INFO-FLOW: Workspace /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1 opened at Thu Nov 14 15:46:21 EST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcvu13p-flga2577-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
Execute       create_platform xcvu13p-flga2577-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
Command       create_platform done; 0.93 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 1.05 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.47 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 8.63 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.85 seconds. CPU system time: 0.61 seconds. Elapsed time: 8.63 seconds; current allocated memory: 0.359 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 229.402 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:65:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:66:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:67:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:68:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:115:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:120:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:172:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:173:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:174:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:197:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:198:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:199:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.22 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 2.36 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/nnet_utils/nnet_multiheadattention.h:285:9)
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (firmware/nnet_utils/nnet_multiheadattention.h:285:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject.cpp
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.65 seconds. CPU system time: 0.7 seconds. Elapsed time: 9.66 seconds; current allocated memory: 234.887 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.17 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.46 sec.
Execute         run_link_or_opt -opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.58 sec.
Execute         run_link_or_opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,355 Compile/Link /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,355 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 355,142 Unroll/Inline (step 1) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 355,142 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 101,947 Unroll/Inline (step 2) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 101,947 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 101,619 Unroll/Inline (step 3) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 101,619 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 97,039 Unroll/Inline (step 4) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 97,039 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 115,302 Array/Struct (step 1) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 115,302 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 84,897 Array/Struct (step 2) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 84,897 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 85,143 Array/Struct (step 3) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 85,143 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 89,005 Array/Struct (step 4) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 89,005 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 87,927 Array/Struct (step 5) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 87,927 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 86,121 Performance (step 1) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 86,121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 86,121 Performance (step 2) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 86,121 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 86,121 Performance (step 3) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 86,121 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 86,121 Performance (step 4) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 86,121 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 85,869 HW Transforms (step 1) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 85,869 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 86,177 HW Transforms (step 2) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 86,177 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' into 'void nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_value, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_multiheadattention.h:204:9)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' into 'void nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_value, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_multiheadattention.h:205:9)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' into 'void nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_value, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_multiheadattention.h:206:9)
INFO: [HLS 214-131] Inlining function 'void nnet::softmax<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [config3::seq_len])' (firmware/nnet_utils/nnet_multiheadattention.h:103:9)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [config3::seq_len])' (firmware/nnet_utils/nnet_multiheadattention.h:98:24)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [config3::seq_len], hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*)' (firmware/nnet_utils/nnet_multiheadattention.h:153:23)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_2::weight_t*, config3_2::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>::dense(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_2::weight_t*, config3_2::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_2::weight_t*, config3_2::bias_t*)' into 'void nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0> (*) [config3::head_dim_value], ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_multiheadattention.h:235:9)
INFO: [HLS 214-291] Loop 'maxtrixmul2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:321:5)
INFO: [HLS 214-291] Loop 'maxtrixmul1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:315:5)
INFO: [HLS 214-291] Loop 'lin_proj' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:304:5)
INFO: [HLS 214-291] Loop 'prepvk' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:298:5)
INFO: [HLS 214-291] Loop 'prepq' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:293:5)
INFO: [HLS 214-291] Loop 'output_dense' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:225:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_228_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:228:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_230_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:230:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_237_3' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:237:27)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'row' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:141:5)
INFO: [HLS 214-291] Loop 'qk' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:144:9)
INFO: [HLS 214-291] Loop 'col' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:149:9)
INFO: [HLS 214-291] Loop 'product' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:152:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_131_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:131:27)
INFO: [HLS 214-291] Loop 'row' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:84:5)
INFO: [HLS 214-291] Loop 'q' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:89:9)
INFO: [HLS 214-291] Loop 'col' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:94:9)
INFO: [HLS 214-291] Loop 'product' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:97:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:104:27)
INFO: [HLS 214-291] Loop 'prep_k' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:74:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_77_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:77:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_351_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:351:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_331_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:331:23)
INFO: [HLS 214-291] Loop 'k_h' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:180:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:40:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_247_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:247:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_248_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:248:27)
INFO: [HLS 214-186] Unrolling loop 'maxtrixmul2' (firmware/nnet_utils/nnet_multiheadattention.h:321:5) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:269:0)
INFO: [HLS 214-186] Unrolling loop 'maxtrixmul1' (firmware/nnet_utils/nnet_multiheadattention.h:315:5) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:269:0)
INFO: [HLS 214-186] Unrolling loop 'lin_proj' (firmware/nnet_utils/nnet_multiheadattention.h:304:5) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:269:0)
INFO: [HLS 214-186] Unrolling loop 'prepvk' (firmware/nnet_utils/nnet_multiheadattention.h:298:5) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:269:0)
INFO: [HLS 214-186] Unrolling loop 'prepq' (firmware/nnet_utils/nnet_multiheadattention.h:293:5) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:269:0)
INFO: [HLS 214-186] Unrolling loop 'output_dense' (firmware/nnet_utils/nnet_multiheadattention.h:225:5) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:219:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'output_dense' (firmware/nnet_utils/nnet_multiheadattention.h:225:5) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_3' (firmware/nnet_utils/nnet_multiheadattention.h:237:27) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 4 (firmware/nnet_utils/nnet_multiheadattention.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_228_1' (firmware/nnet_utils/nnet_multiheadattention.h:228:20) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_230_2' (firmware/nnet_utils/nnet_multiheadattention.h:230:20) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:141:5) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:114:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:141:5) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'col' (firmware/nnet_utils/nnet_multiheadattention.h:149:9) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'product' (firmware/nnet_utils/nnet_multiheadattention.h:152:13) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'qk' (firmware/nnet_utils/nnet_multiheadattention.h:144:9) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_1' (firmware/nnet_utils/nnet_multiheadattention.h:128:20) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:114:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_128_1' (firmware/nnet_utils/nnet_multiheadattention.h:128:20) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_131_2' (firmware/nnet_utils/nnet_multiheadattention.h:131:27) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:84:5) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:84:5) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_2' (firmware/nnet_utils/nnet_multiheadattention.h:104:27) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
INFO: [HLS 214-186] Unrolling loop 'col' (firmware/nnet_utils/nnet_multiheadattention.h:94:9) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
INFO: [HLS 214-186] Unrolling loop 'product' (firmware/nnet_utils/nnet_multiheadattention.h:97:13) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
INFO: [HLS 214-186] Unrolling loop 'q' (firmware/nnet_utils/nnet_multiheadattention.h:89:9) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
INFO: [HLS 214-186] Unrolling loop 'prep_k' (firmware/nnet_utils/nnet_multiheadattention.h:74:5) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'prep_k' (firmware/nnet_utils/nnet_multiheadattention.h:74:5) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (firmware/nnet_utils/nnet_multiheadattention.h:77:26) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_351_2' (firmware/nnet_utils/nnet_activation.h:351:23) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation.h:298:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_331_1' (firmware/nnet_utils/nnet_activation.h:331:23) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation.h:298:0)
INFO: [HLS 214-186] Unrolling loop 'k_h' (firmware/nnet_utils/nnet_multiheadattention.h:180:5) in function 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:171:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'k_h' (firmware/nnet_utils/nnet_multiheadattention.h:180:5) in function 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:171:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_1' (firmware/nnet_utils/nnet_multiheadattention.h:40:22) in function 'nnet::read_stream_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' completely with a factor of 4 (firmware/nnet_utils/nnet_multiheadattention.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_247_1' (firmware/nnet_utils/nnet_multiheadattention.h:247:20) in function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:245:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_248_2' (firmware/nnet_utils/nnet_multiheadattention.h:248:27) in function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 4 (firmware/nnet_utils/nnet_multiheadattention.h:245:0)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' to 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' by setting 'weights' to 'value_weight', 'biases' to 'value_bias' (firmware/nnet_utils/nnet_dense.h:54:2)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' to 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*) (.126)' by setting 'weights' to 'query_weight', 'biases' to 'query_bias' (firmware/nnet_utils/nnet_dense.h:54:2)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' to 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*) (.127)' by setting 'weights' to 'key_weight', 'biases' to 'key_bias' (firmware/nnet_utils/nnet_dense.h:54:2)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(config3_1::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*) (.127)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(config3_1::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*) (.126)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(config3_1::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(config3_2::accum_t)' into 'void nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_2::weight_t*, config3_2::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'value_bias3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/myproject.cpp:39:2)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'query_bias3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/myproject.cpp:39:2)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'key_bias3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/myproject.cpp:39:2)
INFO: [HLS 214-248] Applying array_partition to 'attention_output_bias3': Complete partitioning on dimension 1. (firmware/weights/attention_output_bias3.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'in_q': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'in_v': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'Product': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:55:12)
INFO: [HLS 214-248] Applying array_partition to 'qk_smout': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:56:11)
INFO: [HLS 214-248] Applying array_partition to 'mat_res_con': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:220:12)
INFO: [HLS 214-248] Applying array_partition to 'dense_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:221:11)
INFO: [HLS 214-248] Applying array_partition to 'd_value': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_multiheadattention.h:270:25)
INFO: [HLS 214-248] Applying array_partition to 'd_query': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_multiheadattention.h:271:25)
INFO: [HLS 214-248] Applying array_partition to 'q_proj': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:272:58)
INFO: [HLS 214-248] Applying array_partition to 'k_proj': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:273:58)
INFO: [HLS 214-248] Applying array_partition to 'v_proj': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:274:60)
INFO: [HLS 214-248] Applying array_partition to 'qk_mul': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (firmware/nnet_utils/nnet_multiheadattention.h:275:11)
INFO: [HLS 214-248] Applying array_partition to 'matr_out': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_multiheadattention.h:276:24)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'q_proj_1' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:272:58)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'q_proj_0' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:272:58)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'k_proj_1' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:273:58)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'k_proj_0' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:273:58)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'v_proj_1' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:274:60)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'v_proj_0' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:274:60)
INFO: [HLS 214-248] Applying array_reshape to 'input_1': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_reshape to 'input_2': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 19.42 seconds. CPU system time: 0.7 seconds. Elapsed time: 21.66 seconds; current allocated memory: 247.188 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 247.188 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 3.09 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.09 seconds; current allocated memory: 297.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 2.68 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.77 seconds; current allocated memory: 330.945 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'proj_k_pack' (firmware/nnet_utils/nnet_multiheadattention.h:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_q_pack' (firmware/nnet_utils/nnet_multiheadattention.h:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_v_pack' (firmware/nnet_utils/nnet_multiheadattention.h:196) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_k_pack' (firmware/nnet_utils/nnet_multiheadattention.h:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_q_pack' (firmware/nnet_utils/nnet_multiheadattention.h:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_v_pack' (firmware/nnet_utils/nnet_multiheadattention.h:196) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.1' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.2' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.3' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.4' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.5' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.6' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.7' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.8' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.9' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.10' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.11' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.12' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.13' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.14' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.15' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.16' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.17' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.18' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.19' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.20' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.21' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.22' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.23' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.24' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.25' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.26' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.27' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.28' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.29' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.30' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.31' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.32' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.33' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.34' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.35' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.36' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.37' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.38' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.39' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:270), detected/extracted 11 process function(s): 
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.6'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.7'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.8'
	 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.3'
	 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.4'
	 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.5'
	 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'.
Command           transform done; 7.73 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:332:31) to (firmware/nnet_utils/nnet_activation.h:354:1) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>'... converting 43 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.5' (firmware/nnet_utils/nnet_multiheadattention.h:73:21)...760 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:73:21)...760 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>.2' (firmware/nnet_utils/nnet_dense_latency.h:13:1)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>.1' (firmware/nnet_utils/nnet_dense_latency.h:13:1)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense_latency.h:13:1)...6 expression(s) balanced.
Command           transform done; 2.94 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.67 seconds; current allocated memory: 377.168 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-993] Function 'multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:270:2) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop . Ignoring pipeline directive to allow the dataflow directive to take precedence. 
Execute             auto_get_db
Command           transform done; 5.06 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.93 seconds. CPU system time: 0.12 seconds. Elapsed time: 5.06 seconds; current allocated memory: 715.574 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 21.59 sec.
Command       elaborate done; 52.91 sec.
Execute       ap_eval exec zip -j /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8'.
WARNING: [SYN 201-103] Legalizing function name 'read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>' to 'read_stream_array_ap_fixed_16_6_5_3_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>' to 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1' to 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>' to 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5' to 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>' to 'dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         preproc_iomode -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         preproc_iomode -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
Execute         preproc_iomode -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
Execute         preproc_iomode -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         preproc_iomode -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
Execute         preproc_iomode -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
Execute         preproc_iomode -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         preproc_iomode -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
Execute         preproc_iomode -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         preproc_iomode -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         preproc_iomode -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
Execute         preproc_iomode -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
Execute         preproc_iomode -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
Execute         preproc_iomode -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5} {dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>} {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject
INFO-FLOW: Configuring Module : data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
Execute         apply_spec_resource_limit data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
INFO-FLOW: Configuring Module : data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
Execute         apply_spec_resource_limit data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
INFO-FLOW: Configuring Module : data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
Execute         apply_spec_resource_limit data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
INFO-FLOW: Configuring Module : read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> ...
Execute         set_default_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         apply_spec_resource_limit read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
INFO-FLOW: Configuring Module : lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 ...
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
Execute         apply_spec_resource_limit lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
INFO-FLOW: Configuring Module : softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> ...
Execute         set_default_model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         apply_spec_resource_limit softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
INFO-FLOW: Configuring Module : matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 ...
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
Execute         apply_spec_resource_limit matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
INFO-FLOW: Configuring Module : matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> ...
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
Execute         apply_spec_resource_limit matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
INFO-FLOW: Configuring Module : matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 ...
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
Execute         apply_spec_resource_limit matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> ...
Execute         set_default_model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
INFO-FLOW: Configuring Module : dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5} {dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>} {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject
INFO-FLOW: Preprocessing Module: data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
Execute         cdfg_preprocess -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
INFO-FLOW: Preprocessing Module: data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
Execute         cdfg_preprocess -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
INFO-FLOW: Preprocessing Module: data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
Execute         cdfg_preprocess -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
INFO-FLOW: Preprocessing Module: read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> ...
Execute         set_default_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         cdfg_preprocess -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         rtl_gen_preprocess read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
INFO-FLOW: Preprocessing Module: lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 ...
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
Execute         cdfg_preprocess -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
Execute         rtl_gen_preprocess lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
INFO-FLOW: Preprocessing Module: softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> ...
Execute         set_default_model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         cdfg_preprocess -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         rtl_gen_preprocess softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
INFO-FLOW: Preprocessing Module: matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 ...
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
Execute         cdfg_preprocess -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
Execute         rtl_gen_preprocess matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
INFO-FLOW: Preprocessing Module: matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> ...
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
Execute         cdfg_preprocess -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
Execute         rtl_gen_preprocess matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
INFO-FLOW: Preprocessing Module: matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 ...
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
Execute         cdfg_preprocess -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
Execute         rtl_gen_preprocess matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> ...
Execute         set_default_model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
INFO-FLOW: Preprocessing Module: dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5} {dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>} {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         schedule -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 720.930 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         bind -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 721.164 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
Execute         schedule -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 722.402 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.sched.adb -f 
INFO-FLOW: Finish scheduling data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6.
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
Execute         bind -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 722.691 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.bind.adb -f 
INFO-FLOW: Finish binding data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
Execute         schedule -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 723.969 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.sched.adb -f 
INFO-FLOW: Finish scheduling data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7.
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
Execute         bind -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 724.250 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.bind.adb -f 
INFO-FLOW: Finish binding data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
Execute         schedule -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 725.516 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.sched.adb -f 
INFO-FLOW: Finish scheduling data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8.
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
Execute         bind -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 725.777 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.bind.adb -f 
INFO-FLOW: Finish binding data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_stream_array_ap_fixed_16_6_5_3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         schedule -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 726.051 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>.
Execute         set_default_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         bind -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 726.172 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.bind.adb -f 
INFO-FLOW: Finish binding read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 727.285 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 727.285 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 727.816 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 727.816 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 728.555 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 728.555 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         schedule -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 731.875 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         bind -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 731.875 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
Execute         schedule -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 734.859 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.sched.adb -f 
INFO-FLOW: Finish scheduling lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3.
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
Execute         bind -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 734.859 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.bind.adb -f 
INFO-FLOW: Finish binding lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         schedule -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.55 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 738.434 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>.
Execute         set_default_model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         bind -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 738.727 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.bind.adb -f 
INFO-FLOW: Finish binding softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
Execute         schedule -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 8.79 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.86 seconds; current allocated memory: 777.555 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.sched.adb -f 
Command         db_write done; 0.24 sec.
INFO-FLOW: Finish scheduling matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1.
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
Execute         bind -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.76 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.11 seconds; current allocated memory: 777.555 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.bind.adb -f 
Command         db_write done; 0.3 sec.
INFO-FLOW: Finish binding matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
Execute         schedule -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 8.82 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.32 seconds; current allocated memory: 814.918 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.sched.adb -f 
Command         db_write done; 0.24 sec.
INFO-FLOW: Finish scheduling matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
Execute         bind -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.75 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.1 seconds; current allocated memory: 814.918 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.bind.adb -f 
Command         db_write done; 0.29 sec.
INFO-FLOW: Finish binding matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         schedule -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 6.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.78 seconds; current allocated memory: 841.656 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         bind -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.05 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 841.656 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
Execute         schedule -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 6.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.56 seconds; current allocated memory: 863.738 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5.
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
Execute         bind -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.05 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0 seconds. Elapsed time: 1.29 seconds; current allocated memory: 863.738 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
Execute         schedule -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 863.738 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>.
Execute         set_default_model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
Execute         bind -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.738 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         schedule -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 863.738 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
Execute         set_default_model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         bind -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.738 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         schedule -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 870.051 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
Execute         set_default_model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         bind -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 870.051 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 870.051 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 870.051 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
Execute         rtl_gen_preprocess read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
Execute         rtl_gen_preprocess lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
Execute         rtl_gen_preprocess softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         rtl_gen_preprocess matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
Execute         rtl_gen_preprocess matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
Execute         rtl_gen_preprocess matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
Execute         rtl_gen_preprocess dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5} {dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>} {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 871.066 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         syn_report -csynth -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.adb 
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 875.613 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6 
Execute         syn_report -csynth -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.adb 
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 880.156 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7 
Execute         syn_report -csynth -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.adb 
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 884.648 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8 
Execute         syn_report -csynth -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.adb 
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_stream_array_ap_fixed_16_6_5_3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_stream_array_ap_fixed_16_6_5_3_0_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 887.945 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_read_stream_array_ap_fixed_16_6_5_3_0_4_s 
Execute         gen_rtl read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_read_stream_array_ap_fixed_16_6_5_3_0_4_s 
Execute         syn_report -csynth -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/read_stream_array_ap_fixed_16_6_5_3_0_4_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/read_stream_array_ap_fixed_16_6_5_3_0_4_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.adb 
Execute         db_write -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weight3_ROM_AUTO_1R' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 888.945 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.adb 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weight3_ROM_AUTO_1R' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 890.859 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1 
Execute         syn_report -csynth -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.adb 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weight3_ROM_AUTO_1R' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 892.781 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2 
Execute         syn_report -csynth -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.adb 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
Command         create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 896.723 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         gen_rtl lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         syn_report -csynth -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.adb 
Execute         db_write -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3'.
Command         create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 906.113 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3 
Execute         gen_rtl lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3 
Execute         syn_report -csynth -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.adb 
Execute         db_write -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_AUTO_1R' to 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_ROM_AUTO_1R' to 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s' pipeline 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_21ns_45_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi' using auto ROMs.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 919.418 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s 
Execute         gen_rtl softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s 
Execute         syn_report -csynth -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.adb 
Execute         db_write -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1' is 59200 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_21ns_37_1_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_33s_46_1_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1'.
Command         create_rtl_model done; 9.67 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.64 seconds. CPU system time: 0.26 seconds. Elapsed time: 9.9 seconds; current allocated memory: 1.421 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1 
Execute         syn_report -csynth -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.28 sec.
Execute         db_write -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.adb 
Command         db_write done; 0.39 sec.
Execute         db_write -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 1.57 sec.
Execute         gen_tb_info matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s' is 59200 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_21ns_37_1_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_33s_46_1_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s'.
Command         create_rtl_model done; 9.62 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.6 seconds. CPU system time: 0.33 seconds. Elapsed time: 12.96 seconds; current allocated memory: 1.948 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s 
Execute         syn_report -csynth -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.29 sec.
Execute         db_write -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.adb 
Command         db_write done; 0.4 sec.
Execute         db_write -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 1.65 sec.
Execute         gen_tb_info matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' is 30503 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'mul_33s_33s_53_1_1': 418 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
Command         create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.68 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.81 seconds; current allocated memory: 1.951 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         gen_rtl matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         syn_report -csynth -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.14 sec.
Execute         db_write -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.adb 
Command         db_write done; 0.24 sec.
Execute         db_write -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.25 sec.
Execute         gen_tb_info matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5' is 30503 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'mul_33s_33s_53_1_1': 418 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5'.
Command         create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.71 seconds; current allocated memory: 2.000 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5 
Execute         gen_rtl matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5 
Execute         syn_report -csynth -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.15 sec.
Execute         db_write -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.adb 
Command         db_write done; 0.24 sec.
Execute         db_write -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.26 sec.
Execute         gen_tb_info matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_33s_10ns_36_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_10s_36_1_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_11ns_36_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_11s_36_1_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_7ns_36_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_9ns_36_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_9s_36_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.39 seconds; current allocated memory: 2.059 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s 
Execute         gen_rtl dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.adb 
Execute         db_write -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.082 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         gen_rtl dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         syn_report -csynth -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.adb 
Execute         db_write -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_1_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_2_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_3_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_4_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_5_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_6_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_7_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_1_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_2_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_3_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_4_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_5_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_6_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_7_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'k_proj_0_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'q_proj_0_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'v_proj_0_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'k_proj_1_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'q_proj_1_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'v_proj_1_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0_U(myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0_U(myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0_U(myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0_U(myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0_U(myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0)' using Shift Registers.
Command         create_rtl_model done; 7.08 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.92 seconds. CPU system time: 0.35 seconds. Elapsed time: 7.29 seconds; current allocated memory: 2.119 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         gen_rtl multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         syn_report -csynth -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.38 sec.
Execute         db_write -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.adb 
Command         db_write done; 0.17 sec.
Execute         db_write -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_60' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_61' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_62' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_63' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_64' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_65' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_66' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_67' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_68' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_69' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_70' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_71' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_72' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_73' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_74' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_75' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_76' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_77' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_78' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_79' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.77 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.04 seconds; current allocated memory: 2.154 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.29 sec.
Execute         db_write -model myproject -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         db_write -model myproject -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 0.45 sec.
Execute         syn_report -csynthDesign -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -wcfg -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5} {dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>} {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject
INFO-FLOW: Handling components in module [data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.compgen.tcl 
INFO-FLOW: Handling components in module [data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.compgen.tcl 
INFO-FLOW: Handling components in module [data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.compgen.tcl 
INFO-FLOW: Handling components in module [read_stream_array_ap_fixed_16_6_5_3_0_4_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_11s_26_1_1.
INFO-FLOW: Append model myproject_mul_16s_11s_26_1_1
INFO-FLOW: Found component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb.
INFO-FLOW: Append model myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.compgen.tcl 
INFO-FLOW: Found component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud.
INFO-FLOW: Append model myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.compgen.tcl 
INFO-FLOW: Found component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe.
INFO-FLOW: Append model myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe
INFO-FLOW: Handling components in module [lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_24s_21ns_45_1_1.
INFO-FLOW: Append model myproject_mul_24s_21ns_45_1_1
INFO-FLOW: Found component myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg.
INFO-FLOW: Append model myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg
INFO-FLOW: Found component myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi.
INFO-FLOW: Append model myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi
INFO-FLOW: Handling components in module [matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.compgen.tcl 
INFO-FLOW: Found component myproject_mul_33s_33s_46_1_1.
INFO-FLOW: Append model myproject_mul_33s_33s_46_1_1
INFO-FLOW: Found component myproject_mul_16s_21ns_37_1_1.
INFO-FLOW: Append model myproject_mul_16s_21ns_37_1_1
INFO-FLOW: Handling components in module [matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_33s_33s_53_1_1.
INFO-FLOW: Append model myproject_mul_33s_33s_53_1_1
INFO-FLOW: Handling components in module [matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_33s_9s_36_1_0.
INFO-FLOW: Append model myproject_mul_33s_9s_36_1_0
INFO-FLOW: Found component myproject_mul_33s_7ns_36_1_0.
INFO-FLOW: Append model myproject_mul_33s_7ns_36_1_0
INFO-FLOW: Found component myproject_mul_33s_10s_36_1_0.
INFO-FLOW: Append model myproject_mul_33s_10s_36_1_0
INFO-FLOW: Found component myproject_mul_33s_11s_36_1_0.
INFO-FLOW: Append model myproject_mul_33s_11s_36_1_0
INFO-FLOW: Found component myproject_mul_33s_10ns_36_1_0.
INFO-FLOW: Append model myproject_mul_33s_10ns_36_1_0
INFO-FLOW: Found component myproject_mul_33s_11ns_36_1_0.
INFO-FLOW: Append model myproject_mul_33s_11ns_36_1_0
INFO-FLOW: Found component myproject_mul_33s_9ns_36_1_0.
INFO-FLOW: Append model myproject_mul_33s_9ns_36_1_0
INFO-FLOW: Handling components in module [dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w66_d20_A.
INFO-FLOW: Append model myproject_fifo_w66_d20_A
INFO-FLOW: Found component myproject_fifo_w66_d20_A.
INFO-FLOW: Append model myproject_fifo_w66_d20_A
INFO-FLOW: Found component myproject_fifo_w66_d20_A.
INFO-FLOW: Append model myproject_fifo_w66_d20_A
INFO-FLOW: Found component myproject_fifo_w66_d20_A.
INFO-FLOW: Append model myproject_fifo_w66_d20_A
INFO-FLOW: Found component myproject_fifo_w66_d20_A.
INFO-FLOW: Append model myproject_fifo_w66_d20_A
INFO-FLOW: Found component myproject_fifo_w66_d20_A.
INFO-FLOW: Append model myproject_fifo_w66_d20_A
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0.
INFO-FLOW: Append model myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
INFO-FLOW: Found component myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0.
INFO-FLOW: Append model myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0
INFO-FLOW: Found component myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0.
INFO-FLOW: Append model myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0
INFO-FLOW: Found component myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0.
INFO-FLOW: Append model myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0
INFO-FLOW: Found component myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0.
INFO-FLOW: Append model myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
Command         ap_source done; 0.14 sec.
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: Append model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6
INFO-FLOW: Append model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7
INFO-FLOW: Append model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8
INFO-FLOW: Append model read_stream_array_ap_fixed_16_6_5_3_0_4_s
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2
INFO-FLOW: Append model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: Append model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3
INFO-FLOW: Append model softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s
INFO-FLOW: Append model matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1
INFO-FLOW: Append model matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: Append model matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: Append model matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5
INFO-FLOW: Append model dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s
INFO-FLOW: Append model dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: Append model multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_16s_11s_26_1_1 myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe myproject_mul_24s_21ns_45_1_1 myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi myproject_mul_33s_33s_46_1_1 myproject_mul_16s_21ns_37_1_1 myproject_mul_33s_33s_53_1_1 myproject_mul_33s_9s_36_1_0 myproject_mul_33s_7ns_36_1_0 myproject_mul_33s_10s_36_1_0 myproject_mul_33s_11s_36_1_0 myproject_mul_33s_10ns_36_1_0 myproject_mul_33s_11ns_36_1_0 myproject_mul_33s_9ns_36_1_0 myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w66_d20_A myproject_fifo_w66_d20_A myproject_fifo_w66_d20_A myproject_fifo_w66_d20_A myproject_fifo_w66_d20_A myproject_fifo_w66_d20_A myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0 myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0 myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0 myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8 read_stream_array_ap_fixed_16_6_5_3_0_4_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5 dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s myproject
INFO-FLOW: Generating /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_mul_16s_11s_26_1_1
INFO-FLOW: To file: write model myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb
INFO-FLOW: To file: write model myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud
INFO-FLOW: To file: write model myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe
INFO-FLOW: To file: write model myproject_mul_24s_21ns_45_1_1
INFO-FLOW: To file: write model myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg
INFO-FLOW: To file: write model myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi
INFO-FLOW: To file: write model myproject_mul_33s_33s_46_1_1
INFO-FLOW: To file: write model myproject_mul_16s_21ns_37_1_1
INFO-FLOW: To file: write model myproject_mul_33s_33s_53_1_1
INFO-FLOW: To file: write model myproject_mul_33s_9s_36_1_0
INFO-FLOW: To file: write model myproject_mul_33s_7ns_36_1_0
INFO-FLOW: To file: write model myproject_mul_33s_10s_36_1_0
INFO-FLOW: To file: write model myproject_mul_33s_11s_36_1_0
INFO-FLOW: To file: write model myproject_mul_33s_10ns_36_1_0
INFO-FLOW: To file: write model myproject_mul_33s_11ns_36_1_0
INFO-FLOW: To file: write model myproject_mul_33s_9ns_36_1_0
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w66_d20_A
INFO-FLOW: To file: write model myproject_fifo_w66_d20_A
INFO-FLOW: To file: write model myproject_fifo_w66_d20_A
INFO-FLOW: To file: write model myproject_fifo_w66_d20_A
INFO-FLOW: To file: write model myproject_fifo_w66_d20_A
INFO-FLOW: To file: write model myproject_fifo_w66_d20_A
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
INFO-FLOW: To file: write model myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0
INFO-FLOW: To file: write model myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0
INFO-FLOW: To file: write model myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0
INFO-FLOW: To file: write model myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
INFO-FLOW: To file: write model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: To file: write model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6
INFO-FLOW: To file: write model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7
INFO-FLOW: To file: write model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8
INFO-FLOW: To file: write model read_stream_array_ap_fixed_16_6_5_3_0_4_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2
INFO-FLOW: To file: write model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: To file: write model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3
INFO-FLOW: To file: write model softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s
INFO-FLOW: To file: write model matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1
INFO-FLOW: To file: write model matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: To file: write model matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: To file: write model matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5
INFO-FLOW: To file: write model dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s
INFO-FLOW: To file: write model dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: To file: write model multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db' modelList='myproject_mul_16s_11s_26_1_1
myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb
myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud
myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe
myproject_mul_24s_21ns_45_1_1
myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg
myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi
myproject_mul_33s_33s_46_1_1
myproject_mul_16s_21ns_37_1_1
myproject_mul_33s_33s_53_1_1
myproject_mul_33s_9s_36_1_0
myproject_mul_33s_7ns_36_1_0
myproject_mul_33s_10s_36_1_0
myproject_mul_33s_11s_36_1_0
myproject_mul_33s_10ns_36_1_0
myproject_mul_33s_11ns_36_1_0
myproject_mul_33s_9ns_36_1_0
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0
myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0
myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0
myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6
data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7
data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8
read_stream_array_ap_fixed_16_6_5_3_0_4_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2
lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3
softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s
matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1
matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s
matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5
dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s
dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
myproject
' expOnly='0'
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.35 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.5 seconds; current allocated memory: 2.194 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: No bind nodes found for module_name data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6
INFO-FLOW: No bind nodes found for module_name data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7
INFO-FLOW: No bind nodes found for module_name data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8
INFO-FLOW: No bind nodes found for module_name read_stream_array_ap_fixed_16_6_5_3_0_4_s
INFO-FLOW: No bind nodes found for module_name lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: No bind nodes found for module_name lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3
INFO-FLOW: No bind nodes found for module_name dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: No bind nodes found for module_name myproject
INFO-FLOW: Done: create_csynth_xml bind info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_mul_16s_11s_26_1_1
myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb
myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud
myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe
myproject_mul_24s_21ns_45_1_1
myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg
myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi
myproject_mul_33s_33s_46_1_1
myproject_mul_16s_21ns_37_1_1
myproject_mul_33s_33s_53_1_1
myproject_mul_33s_9s_36_1_0
myproject_mul_33s_7ns_36_1_0
myproject_mul_33s_10s_36_1_0
myproject_mul_33s_11s_36_1_0
myproject_mul_33s_10ns_36_1_0
myproject_mul_33s_11ns_36_1_0
myproject_mul_33s_9ns_36_1_0
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0
myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0
myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0
myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6
data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7
data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8
read_stream_array_ap_fixed_16_6_5_3_0_4_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2
lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3
softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s
matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1
matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s
matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5
dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s
dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_206 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8_U0 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 read_stream_array_ap_fixed_16_6_5_3_0_4_s {grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85 grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85} dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s {grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_fu_97 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_fu_97} dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1 {grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_fu_109 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_fu_109} dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2 {grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_fu_121 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_fu_121} lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s {grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_68 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_96 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_124 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_152 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_180 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_208 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_236 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_264 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_292 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_320 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_348 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_376 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_404 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_432 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_460 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_488 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_516 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_544 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_572 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_600 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_68 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_96 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_124 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_152 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_180 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_208 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_236 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_264 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_292 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_320 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_348 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_376 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_404 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_432 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_460 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_488 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_516 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_544 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_572 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_600} matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0 matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5 matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5_U0 dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s grp_dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s_fu_768} INST2MODULE {myproject myproject grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_206 multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 read_stream_array_ap_fixed_16_6_5_3_0_4_s grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85 read_stream_array_ap_fixed_16_6_5_3_0_4_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_fu_97 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_fu_109 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_fu_121 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_68 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_96 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_124 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_152 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_180 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_208 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_236 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_264 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_292 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_320 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_348 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_376 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_404 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_432 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_460 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_488 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_516 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_544 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_572 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_600 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5_U0 matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5 dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s grp_dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s_fu_768 dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s} INSTDATA {myproject {DEPTH 1 CHILDREN grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_206} grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_206 {DEPTH 2 CHILDREN {data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8_U0 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0 matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5_U0 dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0}} data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 {DEPTH 3 CHILDREN {}} data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6_U0 {DEPTH 3 CHILDREN {}} data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7_U0 {DEPTH 3 CHILDREN {}} data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8_U0 {DEPTH 3 CHILDREN {}} lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 {DEPTH 3 CHILDREN {grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_fu_97 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_fu_109 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_fu_121}} grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 {DEPTH 4 CHILDREN {}} grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85 {DEPTH 4 CHILDREN {}} grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_fu_97 {DEPTH 4 CHILDREN {}} grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_fu_109 {DEPTH 4 CHILDREN {}} grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_fu_121 {DEPTH 4 CHILDREN {}} lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0 {DEPTH 3 CHILDREN {grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_fu_97 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_fu_109 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_fu_121}} matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0 {DEPTH 3 CHILDREN {grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_68 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_96 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_124 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_152 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_180 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_208 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_236 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_264 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_292 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_320 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_348 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_376 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_404 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_432 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_460 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_488 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_516 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_544 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_572 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_600}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_68 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_96 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_124 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_152 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_180 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_208 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_236 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_264 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_292 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_320 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_348 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_376 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_404 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_432 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_460 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_488 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_516 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_544 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_572 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_600 {DEPTH 4 CHILDREN {}} matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0 {DEPTH 3 CHILDREN {grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_68 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_96 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_124 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_152 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_180 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_208 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_236 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_264 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_292 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_320 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_348 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_376 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_404 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_432 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_460 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_488 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_516 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_544 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_572 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_600}} matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 {DEPTH 3 CHILDREN {}} matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5_U0 {DEPTH 3 CHILDREN {}} dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 {DEPTH 3 CHILDREN grp_dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s_fu_768} grp_dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s_fu_768 {DEPTH 4 CHILDREN {}}} MODULEDATA {dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U32 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_439_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U29 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_13_fu_450_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U31 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_14_fu_461_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U25 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_15_fu_472_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U30 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_16_fu_483_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U27 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_17_fu_494_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U28 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_18_fu_505_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U26 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_22_fu_662_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_25_fu_680_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME key_weight3_U SOURCE {} VARIABLE key_weight3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {11 16 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}}} AREA {DSP 8 BRAM 0 URAM 0}} dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U47 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_439_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U44 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_7_fu_450_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U46 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_8_fu_461_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U40 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_9_fu_472_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U45 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_10_fu_483_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U42 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_11_fu_494_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U43 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_12_fu_505_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U41 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_17_fu_662_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_20_fu_680_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME query_weight3_U SOURCE {} VARIABLE query_weight3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {11 16 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}}} AREA {DSP 8 BRAM 0 URAM 0}} dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U61 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_439_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U58 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_450_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U60 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_2_fu_461_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U54 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_3_fu_472_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U59 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_4_fu_483_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U56 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_5_fu_494_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U57 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_6_fu_505_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U55 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_12_fu_662_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_15_fu_680_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME value_weight3_U SOURCE {} VARIABLE value_weight3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {11 16 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}}} AREA {DSP 8 BRAM 0 URAM 0}} softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_fu_620_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_fu_642_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_1_fu_741_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_3_fu_763_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_fu_2947_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_2_fu_862_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_6_fu_884_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_1_fu_2975_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_3_fu_983_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_9_fu_1005_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_2_fu_3003_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_4_fu_1104_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_12_fu_1126_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_3_fu_3050_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_5_fu_1225_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_15_fu_1247_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_4_fu_3077_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_6_fu_1341_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_18_fu_1363_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_5_fu_3105_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_7_fu_1457_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_21_fu_1479_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_6_fu_3133_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_8_fu_1573_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_24_fu_1595_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_7_fu_3184_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_9_fu_1689_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_27_fu_1711_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_8_fu_3207_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_10_fu_1805_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_30_fu_1827_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_9_fu_3234_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_11_fu_1921_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_33_fu_1943_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_10_fu_3262_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_12_fu_2037_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_36_fu_2059_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_11_fu_3290_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_13_fu_2153_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_39_fu_2175_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_12_fu_3341_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_14_fu_2269_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_42_fu_2291_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_13_fu_3364_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_15_fu_2385_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_45_fu_2407_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_14_fu_3391_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_16_fu_2501_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_48_fu_2523_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_15_fu_3419_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_17_fu_2617_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_51_fu_2639_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_16_fu_3447_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_18_fu_2733_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_54_fu_2755_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_17_fu_3478_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_19_fu_2849_p2 SOURCE firmware/nnet_utils/nnet_activation.h:332 VARIABLE add_ln332_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_57_fu_2871_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE index_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_18_fu_3501_p2 SOURCE firmware/nnet_utils/nnet_activation.h:338 VARIABLE add_ln338_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln343_fu_3552_p2 SOURCE firmware/nnet_utils/nnet_activation.h:343 VARIABLE add_ln343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U90 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U91 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U92 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U93 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U94 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U95 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U96 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U97 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U98 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U99 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U100 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U101 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U102 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U103 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U104 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U105 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U106 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U107 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U108 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_45_1_1_U109 SOURCE firmware/nnet_utils/nnet_activation.h:352 VARIABLE mul_ln352_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME exp_table_U SOURCE {} VARIABLE exp_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 40 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME invert_table_U SOURCE {} VARIABLE invert_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {21 2048 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 40 BRAM 44 URAM 0}} matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U133 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U134 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_4128_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U933 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U135 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U136 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_1_fu_4218_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U934 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U137 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U138 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_2_fu_4308_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U935 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U139 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U140 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_3_fu_4398_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U936 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U141 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_8 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U142 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_9 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_4_fu_4488_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U937 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U143 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_10 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U144 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_11 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_5_fu_4578_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U938 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U145 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_12 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U146 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_13 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_6_fu_4668_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U939 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U147 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_14 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U148 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_15 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_7_fu_4758_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U940 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U149 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_16 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U150 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_17 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_8_fu_4848_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U941 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U151 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U152 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_19 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_9_fu_4938_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U942 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U153 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_20 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U154 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_21 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_10_fu_5028_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U943 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U155 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_22 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U156 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_23 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_11_fu_5118_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U944 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U157 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_24 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U158 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_25 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_12_fu_5208_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U945 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U159 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_26 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U160 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_27 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_13_fu_5298_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U946 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U161 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_28 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U162 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_29 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_14_fu_5388_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U947 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U163 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_30 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U164 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_31 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_15_fu_5478_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U948 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U165 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_32 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U166 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_33 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_16_fu_5568_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U949 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U167 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_34 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U168 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_35 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_17_fu_5658_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U950 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U169 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_36 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U170 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_37 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_18_fu_5748_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U951 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U171 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_38 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U172 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_39 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_19_fu_5838_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U952 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U173 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_40 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U174 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_41 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_20_fu_5928_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U953 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U175 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_42 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U176 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_43 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_21_fu_5972_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U954 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U177 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_44 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U178 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_45 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_22_fu_6016_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U955 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U179 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_46 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U180 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_47 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_23_fu_6060_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U956 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U181 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_48 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U182 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_49 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_24_fu_6104_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U957 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U183 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_50 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U184 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_51 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_25_fu_6148_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U958 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U185 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_52 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U186 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_53 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_26_fu_6192_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U959 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U187 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_54 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U188 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_55 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_27_fu_6236_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U960 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U189 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_56 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U190 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_57 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_28_fu_6280_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U961 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U191 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_58 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U192 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_59 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_29_fu_6324_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U962 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U193 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_60 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U194 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_61 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_30_fu_6368_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U963 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U195 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_62 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U196 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_63 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_31_fu_6412_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U964 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U197 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_64 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U198 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_65 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_32_fu_6456_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U965 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U199 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_66 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U200 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_67 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_33_fu_6500_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U966 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U201 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_68 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U202 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_69 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_34_fu_6544_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U967 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U203 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_70 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U204 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_71 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_35_fu_6588_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U968 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U205 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_72 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U206 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_73 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_36_fu_6632_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U969 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U207 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_74 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U208 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_75 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_37_fu_6676_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U970 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U209 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_76 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U210 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_77 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_38_fu_6720_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U971 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U211 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_78 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U212 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_79 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_39_fu_6764_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U972 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U213 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_80 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U214 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_81 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_40_fu_6854_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U973 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U215 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_82 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U216 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_83 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_41_fu_6898_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U974 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U217 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_84 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U218 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_85 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_42_fu_6942_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U975 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U219 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_86 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U220 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_87 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_43_fu_6986_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U976 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U221 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_88 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U222 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_89 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_44_fu_7030_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U977 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U223 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_90 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U224 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_91 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_45_fu_7074_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U978 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U225 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_92 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U226 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_93 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_46_fu_7118_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U979 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U227 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_94 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U228 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_95 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_47_fu_7162_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U980 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U229 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_96 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U230 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_97 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_48_fu_7206_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U981 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U231 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_98 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U232 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_99 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_49_fu_7250_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U982 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U233 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_100 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U234 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_101 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_50_fu_7294_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U983 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U235 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_102 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U236 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_103 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_51_fu_7338_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U984 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U237 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_104 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U238 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_105 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_52_fu_7382_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U985 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U239 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_106 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U240 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_107 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_53_fu_7426_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U986 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U241 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_108 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U242 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_109 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_54_fu_7470_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U987 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U243 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_110 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U244 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_111 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_55_fu_7514_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U988 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U245 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_112 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U246 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_113 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_56_fu_7558_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U989 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U247 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_114 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U248 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_115 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_57_fu_7602_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U990 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U249 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_116 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U250 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_117 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_58_fu_7646_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U991 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U251 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_118 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U252 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_119 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_59_fu_7690_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U992 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U253 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_120 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U254 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_121 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_60_fu_7780_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U993 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U255 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_122 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U256 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_123 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_61_fu_7824_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U994 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U257 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_124 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U258 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_125 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_62_fu_7868_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U995 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U259 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_126 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U260 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_127 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_63_fu_7912_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U996 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U261 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_128 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U262 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_129 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_64_fu_7956_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U997 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U263 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_130 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U264 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_131 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_65_fu_8000_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U998 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U265 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_132 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U266 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_133 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_66_fu_8044_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U999 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U267 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_134 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U268 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_135 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_67_fu_8088_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1000 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U269 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_136 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U270 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_137 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_68_fu_8132_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1001 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U271 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_138 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U272 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_139 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_69_fu_8176_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1002 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U273 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_140 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U274 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_141 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_70_fu_8220_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1003 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U275 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_142 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U276 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_143 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_71_fu_8264_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1004 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U277 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_144 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U278 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_145 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_72_fu_8308_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1005 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U279 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_146 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U280 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_147 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_73_fu_8352_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1006 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U281 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_148 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U282 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_149 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_74_fu_8396_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1007 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U283 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_150 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U284 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_151 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_75_fu_8440_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1008 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U285 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_152 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U286 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_153 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_76_fu_8484_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1009 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U287 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_154 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U288 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_155 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_77_fu_8528_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1010 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U289 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_156 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U290 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_157 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_78_fu_8572_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1011 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U291 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_158 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U292 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_159 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_79_fu_8616_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1012 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U293 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_160 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U294 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_161 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_80_fu_8706_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1013 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U295 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_162 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U296 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_163 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_81_fu_8750_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1014 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U297 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_164 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U298 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_165 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_82_fu_8794_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1015 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U299 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_166 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U300 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_167 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_83_fu_8838_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1016 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U301 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_168 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U302 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_169 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_84_fu_8882_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1017 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U303 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_170 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U304 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_171 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_85_fu_8926_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1018 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U305 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_172 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U306 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_173 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_86_fu_8970_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1019 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U307 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_174 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U308 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_175 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_87_fu_9014_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1020 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U309 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_176 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U310 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_177 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_88_fu_9058_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1021 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U311 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_178 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U312 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_179 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_89_fu_9102_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1022 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U313 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_180 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U314 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_181 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_90_fu_9146_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1023 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U315 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_182 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U316 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_183 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_91_fu_9190_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1024 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U317 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_184 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U318 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_185 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_92_fu_9234_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1025 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U319 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_186 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U320 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_187 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_93_fu_9278_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1026 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U321 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_188 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U322 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_189 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_94_fu_9322_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1027 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U323 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_190 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U324 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_191 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_95_fu_9366_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1028 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U325 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_192 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U326 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_193 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_96_fu_9410_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1029 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U327 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_194 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U328 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_195 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_97_fu_9454_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1030 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U329 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_196 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U330 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_197 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_98_fu_9498_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1031 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U331 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_198 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U332 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_199 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_99_fu_9542_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1032 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U333 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_200 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U334 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_201 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_100_fu_9632_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1033 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U335 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_202 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U336 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_203 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_101_fu_9676_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1034 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U337 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_204 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U338 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_205 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_102_fu_9720_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1035 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U339 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_206 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U340 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_207 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_103_fu_9764_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1036 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U341 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_208 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U342 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_209 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_104_fu_9808_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1037 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U343 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_210 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U344 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_211 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_105_fu_9852_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1038 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U345 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_212 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U346 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_213 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_106_fu_9896_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1039 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U347 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_214 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U348 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_215 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_107_fu_9940_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1040 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U349 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_216 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U350 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_217 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_108_fu_9984_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1041 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U351 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_218 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U352 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_219 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_109_fu_10028_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1042 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U353 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_220 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U354 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_221 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_110_fu_10072_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1043 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U355 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_222 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U356 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_223 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_111_fu_10116_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1044 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U357 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_224 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U358 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_225 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_112_fu_10160_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1045 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U359 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_226 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U360 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_227 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_113_fu_10204_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1046 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U361 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_228 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U362 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_229 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_114_fu_10248_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1047 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U363 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_230 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U364 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_231 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_115_fu_10292_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1048 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U365 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_232 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U366 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_233 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_116_fu_10336_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1049 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U367 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_234 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U368 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_235 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_117_fu_10380_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1050 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U369 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_236 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U370 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_237 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_118_fu_10424_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1051 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U371 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_238 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U372 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_239 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_119_fu_10468_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1052 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U373 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_240 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U374 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_241 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_120_fu_10558_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1053 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U375 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_242 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U376 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_243 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_121_fu_10602_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1054 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U377 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_244 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U378 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_245 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_122_fu_10646_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1055 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U379 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_246 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U380 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_247 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_123_fu_10690_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1056 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U381 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_248 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U382 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_249 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_124_fu_10734_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1057 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U383 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_250 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U384 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_251 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_125_fu_10778_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1058 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U385 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_252 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U386 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_253 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_126_fu_10822_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1059 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U387 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_254 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U388 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_255 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_127_fu_10866_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1060 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U389 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_256 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U390 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_257 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_128_fu_10910_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1061 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U391 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_258 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U392 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_259 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_129_fu_10954_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1062 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U393 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_260 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U394 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_261 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_130_fu_10998_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1063 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U395 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_262 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U396 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_263 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_131_fu_11042_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1064 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U397 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_264 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U398 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_265 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_132_fu_11086_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1065 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U399 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_266 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U400 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_267 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_133_fu_11130_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1066 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U401 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_268 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U402 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_269 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_134_fu_11174_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1067 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U403 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_270 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U404 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_271 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_135_fu_11218_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1068 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U405 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_272 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U406 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_273 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_136_fu_11262_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1069 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U407 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_274 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U408 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_275 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_137_fu_11306_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1070 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U409 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_276 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U410 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_277 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_138_fu_11350_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1071 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U411 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_278 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U412 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_279 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_139_fu_11394_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1072 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U413 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_280 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U414 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_281 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_140_fu_11484_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1073 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U415 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_282 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U416 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_283 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_141_fu_11528_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1074 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U417 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_284 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U418 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_285 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_142_fu_11572_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1075 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U419 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_286 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U420 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_287 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_143_fu_11616_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1076 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U421 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_288 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U422 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_289 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_144_fu_11660_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1077 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U423 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_290 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U424 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_291 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_145_fu_11704_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1078 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U425 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_292 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U426 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_293 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_146_fu_11748_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1079 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U427 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_294 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U428 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_295 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_147_fu_11792_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1080 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U429 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_296 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U430 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_297 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_148_fu_11836_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1081 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U431 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_298 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U432 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_299 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_149_fu_11880_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1082 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U433 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_300 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U434 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_301 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_150_fu_11924_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1083 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U435 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_302 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U436 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_303 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_151_fu_11968_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1084 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U437 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_304 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U438 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_305 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_152_fu_12012_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1085 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U439 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_306 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U440 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_307 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_153_fu_12056_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1086 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U441 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_308 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U442 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_309 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_154_fu_12100_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1087 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U443 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_310 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U444 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_311 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_155_fu_12144_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1088 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U445 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_312 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U446 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_313 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_156_fu_12188_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1089 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U447 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_314 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U448 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_315 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_157_fu_12232_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1090 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U449 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_316 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U450 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_317 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_158_fu_12276_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1091 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U451 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_318 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U452 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_319 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_159_fu_12320_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1092 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U453 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_320 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U454 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_321 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_160_fu_12410_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1093 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U455 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_322 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U456 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_323 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_161_fu_12454_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1094 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U457 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_324 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U458 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_325 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_162_fu_12498_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1095 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U459 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_326 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U460 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_327 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_163_fu_12542_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1096 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U461 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_328 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U462 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_329 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_164_fu_12586_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1097 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U463 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_330 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U464 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_331 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_165_fu_12630_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1098 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U465 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_332 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U466 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_333 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_166_fu_12674_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1099 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U467 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_334 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U468 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_335 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_167_fu_12718_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1100 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U469 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_336 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U470 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_337 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_168_fu_12762_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1101 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U471 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_338 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U472 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_339 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_169_fu_12806_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1102 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_169 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U473 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_340 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U474 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_341 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_170_fu_12850_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1103 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_170 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U475 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_342 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U476 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_343 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_171_fu_12894_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1104 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U477 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_344 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U478 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_345 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_172_fu_12938_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1105 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U479 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_346 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U480 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_347 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_173_fu_12982_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1106 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U481 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_348 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U482 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_349 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_174_fu_13026_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1107 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_174 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U483 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_350 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U484 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_351 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_175_fu_13070_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1108 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U485 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_352 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U486 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_353 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_176_fu_13114_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1109 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U487 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_354 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U488 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_355 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_177_fu_13158_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1110 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_177 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U489 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_356 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U490 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_357 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_178_fu_13202_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1111 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_178 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U491 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_358 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U492 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_359 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_179_fu_13246_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1112 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_179 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U493 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_360 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U494 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_361 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_180_fu_13336_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1113 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U495 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_362 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U496 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_363 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_181_fu_13380_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1114 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U497 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_364 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U498 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_365 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_182_fu_13424_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1115 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_182 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U499 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_366 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U500 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_367 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_183_fu_13468_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1116 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_183 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U501 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_368 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U502 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_369 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_184_fu_13512_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1117 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U503 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_370 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U504 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_371 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_185_fu_13556_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1118 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_185 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U505 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_372 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U506 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_373 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_186_fu_13600_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1119 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U507 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_374 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U508 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_375 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_187_fu_13644_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1120 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_187 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U509 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_376 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U510 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_377 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_188_fu_13688_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1121 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_188 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U511 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_378 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U512 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_379 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_189_fu_13732_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1122 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_189 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U513 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_380 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U514 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_381 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_190_fu_13776_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1123 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_190 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U515 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_382 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U516 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_383 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_191_fu_13820_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1124 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_191 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U517 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_384 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U518 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_385 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_192_fu_13864_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1125 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_192 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U519 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_386 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U520 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_387 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_193_fu_13908_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1126 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_193 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U521 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_388 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U522 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_389 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_194_fu_13952_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1127 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_194 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U523 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_390 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U524 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_391 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_195_fu_13996_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1128 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_195 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U525 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_392 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U526 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_393 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_196_fu_14040_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1129 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_196 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U527 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_394 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U528 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_395 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_197_fu_14084_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1130 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_197 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U529 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_396 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U530 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_397 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_198_fu_14128_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1131 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_198 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U531 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_398 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U532 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_399 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_199_fu_14172_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1132 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_199 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U533 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_400 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U534 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_401 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_200_fu_14262_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1133 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_200 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U535 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_402 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U536 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_403 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_201_fu_14306_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1134 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_201 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U537 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_404 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U538 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_405 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_202_fu_14350_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1135 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_202 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U539 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_406 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U540 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_407 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_203_fu_14394_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1136 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_203 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U541 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_408 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U542 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_409 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_204_fu_14438_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1137 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_204 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U543 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_410 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U544 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_411 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_205_fu_14482_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1138 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_205 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U545 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_412 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U546 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_413 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_206_fu_14526_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1139 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_206 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U547 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_414 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U548 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_415 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_207_fu_14570_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1140 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_207 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U549 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_416 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U550 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_417 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_208_fu_14614_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1141 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_208 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U551 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_418 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U552 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_419 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_209_fu_14658_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1142 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_209 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U553 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_420 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U554 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_421 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_210_fu_14702_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1143 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_210 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U555 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_422 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U556 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_423 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_211_fu_14746_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1144 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_211 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U557 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_424 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U558 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_425 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_212_fu_14790_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1145 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U559 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_426 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U560 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_427 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_213_fu_14834_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1146 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_213 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U561 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_428 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U562 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_429 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_214_fu_14878_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1147 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_214 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U563 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_430 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U564 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_431 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_215_fu_14922_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1148 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U565 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_432 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U566 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_433 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_216_fu_14966_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1149 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_216 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U567 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_434 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U568 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_435 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_217_fu_15010_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1150 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_217 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U569 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_436 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U570 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_437 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_218_fu_15054_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1151 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_218 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U571 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_438 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U572 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_439 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_219_fu_15098_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1152 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_219 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U573 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_440 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U574 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_441 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_220_fu_15188_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1153 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_220 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U575 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_442 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U576 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_443 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_221_fu_15232_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1154 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_221 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U577 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_444 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U578 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_445 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_222_fu_15276_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1155 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_222 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U579 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_446 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U580 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_447 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_223_fu_15320_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1156 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_223 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U581 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_448 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U582 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_449 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_224_fu_15364_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1157 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_224 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U583 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_450 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U584 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_451 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_225_fu_15408_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1158 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_225 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U585 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_452 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U586 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_453 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_226_fu_15452_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1159 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_226 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U587 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_454 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U588 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_455 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_227_fu_15496_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1160 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_227 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U589 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_456 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U590 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_457 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_228_fu_15540_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1161 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_228 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U591 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_458 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U592 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_459 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_229_fu_15584_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1162 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_229 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U593 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_460 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U594 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_461 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_230_fu_15628_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1163 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_230 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U595 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_462 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U596 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_463 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_231_fu_15672_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1164 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_231 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U597 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_464 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U598 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_465 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_232_fu_15716_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1165 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_232 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U599 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_466 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U600 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_467 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_233_fu_15760_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1166 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_233 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U601 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_468 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U602 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_469 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_234_fu_15804_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1167 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_234 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U603 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_470 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U604 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_471 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_235_fu_15848_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1168 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U605 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_472 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U606 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_473 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_236_fu_15892_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1169 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_236 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U607 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_474 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U608 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_475 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_237_fu_15936_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1170 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_237 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U609 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_476 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U610 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_477 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_238_fu_15980_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1171 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_238 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U611 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_478 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U612 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_479 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_239_fu_16024_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1172 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_239 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U613 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_480 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U614 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_481 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_240_fu_16114_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1173 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_240 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U615 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_482 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U616 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_483 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_241_fu_16158_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1174 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_241 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U617 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_484 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U618 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_485 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_242_fu_16202_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1175 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_242 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U619 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_486 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U620 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_487 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_243_fu_16246_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1176 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U621 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_488 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U622 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_489 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_244_fu_16290_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1177 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_244 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U623 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_490 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U624 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_491 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_245_fu_16334_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1178 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_245 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U625 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_492 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U626 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_493 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_246_fu_16378_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1179 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_246 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U627 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_494 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U628 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_495 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_247_fu_16422_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1180 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_247 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U629 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_496 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U630 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_497 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_248_fu_16466_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1181 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_248 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U631 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_498 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U632 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_499 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_249_fu_16510_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1182 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_249 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U633 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_500 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U634 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_501 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_250_fu_16554_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1183 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_250 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U635 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_502 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U636 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_503 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_251_fu_16598_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1184 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_251 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U637 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_504 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U638 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_505 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_252_fu_16642_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1185 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_252 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U639 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_506 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U640 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_507 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_253_fu_16686_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1186 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_253 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U641 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_508 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U642 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_509 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_254_fu_16730_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1187 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_254 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U643 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_510 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U644 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_511 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_255_fu_16774_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1188 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_255 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U645 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_512 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U646 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_513 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_256_fu_16818_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1189 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_256 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U647 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_514 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U648 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_515 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_257_fu_16862_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1190 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_257 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U649 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_516 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U650 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_517 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_258_fu_16906_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1191 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_258 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U651 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_518 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U652 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_519 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_259_fu_16950_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1192 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_259 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U653 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_520 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U654 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_521 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_260_fu_17040_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1193 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_260 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U655 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_522 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U656 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_523 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_261_fu_17084_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1194 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_261 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U657 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_524 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U658 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_525 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_262_fu_17128_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1195 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_262 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U659 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_526 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U660 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_527 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_263_fu_17172_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1196 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_263 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U661 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_528 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U662 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_529 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_264_fu_17216_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1197 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_264 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U663 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_530 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U664 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_531 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_265_fu_17260_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1198 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_265 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U665 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_532 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U666 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_533 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_266_fu_17304_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1199 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_266 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U667 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_534 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U668 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_535 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_267_fu_17348_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1200 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_267 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U669 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_536 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U670 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_537 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_268_fu_17392_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1201 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_268 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U671 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_538 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U672 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_539 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_269_fu_17436_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1202 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_269 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U673 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_540 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U674 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_541 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_270_fu_17480_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1203 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_270 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U675 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_542 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U676 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_543 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_271_fu_17524_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1204 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_271 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U677 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_544 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U678 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_545 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_272_fu_17568_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1205 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_272 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U679 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_546 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U680 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_547 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_273_fu_17612_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1206 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_273 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U681 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_548 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U682 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_549 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_274_fu_17656_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1207 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_274 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U683 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_550 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U684 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_551 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_275_fu_17700_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1208 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_275 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U685 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_552 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U686 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_553 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_276_fu_17744_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1209 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_276 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U687 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_554 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U688 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_555 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_277_fu_17788_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1210 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_277 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U689 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_556 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U690 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_557 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_278_fu_17832_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1211 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_278 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U691 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_558 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U692 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_559 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_279_fu_17876_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1212 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_279 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U693 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_560 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U694 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_561 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_280_fu_17966_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1213 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_280 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U695 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_562 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U696 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_563 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_281_fu_18010_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1214 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_281 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U697 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_564 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U698 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_565 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_282_fu_18054_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1215 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_282 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U699 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_566 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U700 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_567 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_283_fu_18098_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1216 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_283 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U701 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_568 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U702 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_569 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_284_fu_18142_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1217 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_284 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U703 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_570 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U704 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_571 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_285_fu_18186_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1218 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_285 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U705 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_572 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U706 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_573 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_286_fu_18230_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1219 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_286 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U707 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_574 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U708 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_575 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_287_fu_18274_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1220 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_287 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U709 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_576 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U710 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_577 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_288_fu_18318_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1221 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_288 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U711 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_578 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U712 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_579 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_289_fu_18362_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1222 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_289 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U713 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_580 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U714 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_581 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_290_fu_18406_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1223 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_290 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U715 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_582 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U716 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_583 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_291_fu_18450_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1224 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_291 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U717 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_584 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U718 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_585 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_292_fu_18494_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1225 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_292 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U719 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_586 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U720 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_587 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_293_fu_18538_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1226 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_293 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U721 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_588 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U722 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_589 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_294_fu_18582_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1227 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_294 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U723 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_590 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U724 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_591 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_295_fu_18626_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1228 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_295 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U725 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_592 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U726 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_593 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_296_fu_18670_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1229 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_296 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U727 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_594 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U728 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_595 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_297_fu_18714_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1230 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_297 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U729 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_596 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U730 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_597 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_298_fu_18758_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1231 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_298 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U731 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_598 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U732 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_599 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_299_fu_18802_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1232 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_299 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U733 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_600 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U734 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_601 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_300_fu_18892_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1233 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_300 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U735 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_602 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U736 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_603 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_301_fu_18936_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1234 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_301 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U737 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_604 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U738 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_605 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_302_fu_18980_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1235 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_302 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U739 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_606 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U740 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_607 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_303_fu_19024_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1236 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_303 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U741 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_608 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U742 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_609 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_304_fu_19068_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1237 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_304 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U743 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_610 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U744 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_611 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_305_fu_19112_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1238 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_305 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U745 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_612 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U746 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_613 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_306_fu_19156_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1239 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_306 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U747 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_614 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U748 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_615 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_307_fu_19200_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1240 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_307 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U749 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_616 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U750 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_617 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_308_fu_19244_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1241 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_308 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U751 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_618 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U752 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_619 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_309_fu_19288_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1242 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_309 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U753 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_620 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U754 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_621 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_310_fu_19332_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1243 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_310 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U755 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_622 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U756 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_623 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_311_fu_19376_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1244 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_311 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U757 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_624 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U758 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_625 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_312_fu_19420_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1245 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_312 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U759 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_626 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U760 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_627 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_313_fu_19464_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1246 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_313 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U761 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_628 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U762 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_629 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_314_fu_19508_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1247 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_314 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U763 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_630 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U764 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_631 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_315_fu_19552_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1248 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_315 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U765 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_632 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U766 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_633 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_316_fu_19596_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1249 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_316 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U767 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_634 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U768 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_635 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_317_fu_19640_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1250 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_317 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U769 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_636 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U770 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_637 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_318_fu_19684_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1251 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_318 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U771 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_638 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U772 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_639 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_319_fu_19728_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1252 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_319 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U773 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_640 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U774 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_641 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_320_fu_19818_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1253 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_320 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U775 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_642 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U776 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_643 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_321_fu_19862_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1254 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_321 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U777 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_644 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U778 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_645 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_322_fu_19906_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1255 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_322 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U779 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_646 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U780 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_647 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_323_fu_19950_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1256 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_323 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U781 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_648 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U782 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_649 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_324_fu_19994_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1257 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_324 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U783 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_650 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U784 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_651 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_325_fu_20038_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1258 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_325 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U785 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_652 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U786 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_653 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_326_fu_20082_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1259 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_326 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U787 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_654 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U788 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_655 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_327_fu_20126_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1260 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_327 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U789 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_656 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U790 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_657 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_328_fu_20170_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1261 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_328 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U791 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_658 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U792 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_659 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_329_fu_20214_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1262 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_329 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U793 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_660 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U794 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_661 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_330_fu_20258_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1263 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_330 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U795 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_662 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U796 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_663 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_331_fu_20302_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1264 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_331 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U797 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_664 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U798 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_665 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_332_fu_20346_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1265 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_332 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U799 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_666 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U800 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_667 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_333_fu_20390_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1266 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_333 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U801 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_668 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U802 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_669 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_334_fu_20434_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1267 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_334 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U803 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_670 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U804 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_671 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_335_fu_20478_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1268 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_335 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U805 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_672 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U806 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_673 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_336_fu_20522_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1269 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_336 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U807 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_674 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U808 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_675 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_337_fu_20566_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1270 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_337 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U809 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_676 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U810 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_677 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_338_fu_20610_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1271 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_338 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U811 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_678 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U812 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_679 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_339_fu_20654_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1272 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_339 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U813 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_680 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U814 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_681 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_340_fu_20744_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1273 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_340 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U815 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_682 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U816 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_683 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_341_fu_20788_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1274 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_341 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U817 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_684 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U818 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_685 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_342_fu_20832_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1275 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_342 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U819 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_686 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U820 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_687 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_343_fu_20876_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1276 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_343 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U821 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_688 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U822 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_689 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_344_fu_20920_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1277 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_344 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U823 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_690 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U824 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_691 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_345_fu_20964_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1278 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_345 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U825 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_692 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U826 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_693 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_346_fu_21008_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1279 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_346 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U827 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_694 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U828 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_695 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_347_fu_21052_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1280 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_347 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U829 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_696 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U830 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_697 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_348_fu_21096_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1281 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_348 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U831 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_698 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U832 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_699 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_349_fu_21140_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1282 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_349 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U833 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_700 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U834 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_701 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_350_fu_21184_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1283 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_350 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U835 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_702 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U836 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_703 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_351_fu_21228_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1284 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_351 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U837 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_704 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U838 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_705 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_352_fu_21272_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1285 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_352 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U839 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_706 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U840 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_707 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_353_fu_21316_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1286 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_353 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U841 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_708 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U842 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_709 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_354_fu_21360_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1287 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_354 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U843 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_710 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U844 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_711 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_355_fu_21404_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1288 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_355 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U845 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_712 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U846 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_713 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_356_fu_21448_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1289 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_356 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U847 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_714 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U848 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_715 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_357_fu_21492_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1290 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_357 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U849 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_716 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U850 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_717 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_358_fu_21536_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1291 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_358 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U851 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_718 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U852 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_719 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_359_fu_21580_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1292 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_359 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U853 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_720 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U854 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_721 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_360_fu_21670_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1293 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_360 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U855 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_722 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U856 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_723 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_361_fu_21714_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1294 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_361 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U857 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_724 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U858 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_725 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_362_fu_21758_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1295 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_362 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U859 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_726 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U860 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_727 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_363_fu_21802_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1296 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_363 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U861 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_728 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U862 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_729 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_364_fu_21846_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1297 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_364 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U863 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_730 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U864 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_731 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_365_fu_21890_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1298 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_365 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U865 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_732 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U866 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_733 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_366_fu_21934_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1299 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_366 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U867 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_734 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U868 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_735 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_367_fu_21978_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1300 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_367 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U869 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_736 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U870 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_737 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_368_fu_22022_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1301 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_368 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U871 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_738 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U872 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_739 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_369_fu_22066_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1302 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_369 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U873 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_740 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U874 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_741 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_370_fu_22110_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1303 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_370 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U875 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_742 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U876 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_743 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_371_fu_22154_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1304 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_371 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U877 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_744 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U878 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_745 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_372_fu_22198_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1305 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_372 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U879 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_746 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U880 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_747 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_373_fu_22242_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1306 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_373 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U881 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_748 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U882 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_749 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_374_fu_22286_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1307 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_374 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U883 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_750 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U884 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_751 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_375_fu_22330_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1308 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_375 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U885 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_752 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U886 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_753 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_376_fu_22374_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1309 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_376 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U887 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_754 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U888 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_755 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_377_fu_22418_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1310 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_377 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U889 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_756 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U890 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_757 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_378_fu_22462_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1311 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_378 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U891 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_758 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U892 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_759 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_379_fu_22506_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1312 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_379 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U893 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_760 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U894 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_761 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_380_fu_22596_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1313 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_380 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U895 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_762 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U896 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_763 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_381_fu_22640_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1314 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_381 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U897 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_764 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U898 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_765 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_382_fu_22684_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1315 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_382 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U899 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_766 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U900 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_767 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_383_fu_22728_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1316 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_383 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U901 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_768 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U902 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_769 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_384_fu_22772_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1317 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_384 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U903 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_770 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U904 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_771 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_385_fu_22816_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1318 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_385 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U905 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_772 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U906 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_773 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_386_fu_22860_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1319 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_386 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U907 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_774 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U908 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_775 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_387_fu_22904_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1320 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_387 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U909 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_776 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U910 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_777 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_388_fu_22948_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1321 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_388 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U911 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_778 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U912 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_779 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_389_fu_22992_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1322 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_389 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U913 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_780 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U914 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_781 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_390_fu_23036_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1323 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_390 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U915 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_782 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U916 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_783 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_391_fu_23080_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1324 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_391 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U917 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_784 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U918 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_785 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_392_fu_23124_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1325 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_392 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U919 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_786 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U920 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_787 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_393_fu_23168_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1326 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_393 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U921 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_788 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U922 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_789 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_394_fu_23212_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1327 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_394 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U923 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_790 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U924 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_791 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_395_fu_23256_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1328 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_395 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U925 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_792 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U926 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_793 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_396_fu_23300_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1329 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_396 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U927 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_794 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U928 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_795 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_397_fu_23344_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1330 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_397 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U929 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_796 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U930 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_797 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_398_fu_23388_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1331 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_398 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U931 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_798 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U932 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_799 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_399_fu_23432_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1332 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_399 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 4400 BRAM 880 URAM 0}} matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1337 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1338 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_4128_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2137 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1339 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1340 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_1_fu_4218_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2138 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1341 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1342 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_2_fu_4308_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2139 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1343 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1344 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_3_fu_4398_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2140 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1345 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_8 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1346 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_9 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_4_fu_4488_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2141 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1347 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_10 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1348 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_11 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_5_fu_4578_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2142 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1349 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_12 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1350 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_13 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_6_fu_4668_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2143 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1351 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_14 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1352 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_15 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_7_fu_4758_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2144 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1353 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_16 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1354 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_17 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_8_fu_4848_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2145 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1355 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1356 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_19 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_9_fu_4938_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2146 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1357 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_20 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1358 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_21 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_10_fu_5028_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2147 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1359 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_22 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1360 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_23 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_11_fu_5118_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2148 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1361 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_24 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1362 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_25 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_12_fu_5208_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2149 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1363 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_26 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1364 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_27 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_13_fu_5298_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2150 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1365 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_28 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1366 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_29 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_14_fu_5388_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2151 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1367 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_30 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1368 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_31 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_15_fu_5478_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2152 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1369 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_32 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1370 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_33 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_16_fu_5568_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2153 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1371 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_34 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1372 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_35 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_17_fu_5658_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2154 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1373 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_36 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1374 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_37 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_18_fu_5748_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2155 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1375 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_38 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1376 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_39 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_19_fu_5838_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2156 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1377 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_40 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1378 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_41 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_20_fu_5928_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2157 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1379 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_42 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1380 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_43 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_21_fu_5972_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2158 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1381 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_44 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1382 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_45 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_22_fu_6016_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2159 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1383 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_46 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1384 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_47 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_23_fu_6060_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2160 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1385 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_48 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1386 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_49 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_24_fu_6104_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2161 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1387 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_50 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1388 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_51 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_25_fu_6148_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2162 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1389 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_52 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1390 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_53 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_26_fu_6192_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2163 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1391 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_54 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1392 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_55 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_27_fu_6236_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2164 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1393 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_56 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1394 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_57 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_28_fu_6280_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2165 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1395 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_58 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1396 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_59 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_29_fu_6324_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2166 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1397 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_60 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1398 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_61 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_30_fu_6368_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2167 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1399 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_62 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1400 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_63 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_31_fu_6412_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2168 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1401 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_64 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1402 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_65 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_32_fu_6456_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2169 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1403 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_66 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1404 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_67 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_33_fu_6500_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2170 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1405 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_68 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1406 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_69 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_34_fu_6544_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2171 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1407 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_70 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1408 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_71 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_35_fu_6588_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2172 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1409 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_72 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1410 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_73 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_36_fu_6632_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2173 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1411 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_74 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1412 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_75 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_37_fu_6676_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2174 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1413 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_76 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1414 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_77 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_38_fu_6720_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2175 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1415 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_78 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1416 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_79 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_39_fu_6764_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2176 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1417 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_80 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1418 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_81 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_40_fu_6854_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2177 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1419 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_82 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1420 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_83 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_41_fu_6898_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2178 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1421 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_84 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1422 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_85 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_42_fu_6942_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2179 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1423 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_86 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1424 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_87 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_43_fu_6986_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2180 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1425 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_88 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1426 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_89 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_44_fu_7030_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2181 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1427 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_90 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1428 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_91 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_45_fu_7074_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2182 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1429 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_92 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1430 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_93 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_46_fu_7118_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2183 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1431 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_94 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1432 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_95 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_47_fu_7162_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2184 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1433 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_96 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1434 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_97 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_48_fu_7206_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2185 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1435 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_98 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1436 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_99 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_49_fu_7250_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2186 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1437 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_100 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1438 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_101 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_50_fu_7294_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2187 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1439 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_102 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1440 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_103 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_51_fu_7338_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2188 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1441 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_104 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1442 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_105 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_52_fu_7382_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2189 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1443 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_106 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1444 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_107 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_53_fu_7426_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2190 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1445 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_108 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1446 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_109 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_54_fu_7470_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2191 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1447 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_110 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1448 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_111 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_55_fu_7514_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2192 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1449 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_112 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1450 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_113 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_56_fu_7558_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2193 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1451 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_114 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1452 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_115 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_57_fu_7602_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2194 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1453 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_116 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1454 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_117 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_58_fu_7646_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2195 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1455 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_118 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1456 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_119 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_59_fu_7690_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2196 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1457 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_120 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1458 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_121 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_60_fu_7780_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2197 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1459 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_122 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1460 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_123 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_61_fu_7824_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2198 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1461 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_124 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1462 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_125 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_62_fu_7868_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2199 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1463 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_126 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1464 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_127 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_63_fu_7912_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2200 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1465 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_128 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1466 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_129 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_64_fu_7956_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2201 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1467 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_130 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1468 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_131 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_65_fu_8000_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2202 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1469 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_132 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1470 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_133 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_66_fu_8044_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2203 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1471 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_134 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1472 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_135 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_67_fu_8088_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2204 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1473 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_136 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1474 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_137 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_68_fu_8132_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2205 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1475 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_138 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1476 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_139 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_69_fu_8176_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2206 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1477 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_140 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1478 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_141 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_70_fu_8220_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2207 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1479 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_142 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1480 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_143 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_71_fu_8264_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2208 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1481 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_144 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1482 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_145 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_72_fu_8308_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2209 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1483 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_146 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1484 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_147 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_73_fu_8352_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2210 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1485 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_148 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1486 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_149 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_74_fu_8396_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2211 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1487 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_150 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1488 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_151 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_75_fu_8440_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2212 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1489 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_152 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1490 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_153 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_76_fu_8484_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2213 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1491 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_154 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1492 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_155 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_77_fu_8528_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2214 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1493 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_156 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1494 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_157 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_78_fu_8572_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2215 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1495 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_158 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1496 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_159 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_79_fu_8616_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2216 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1497 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_160 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1498 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_161 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_80_fu_8706_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2217 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1499 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_162 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1500 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_163 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_81_fu_8750_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2218 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1501 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_164 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1502 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_165 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_82_fu_8794_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2219 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1503 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_166 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1504 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_167 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_83_fu_8838_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2220 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1505 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_168 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1506 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_169 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_84_fu_8882_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2221 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1507 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_170 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1508 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_171 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_85_fu_8926_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2222 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1509 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_172 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1510 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_173 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_86_fu_8970_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2223 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1511 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_174 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1512 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_175 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_87_fu_9014_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2224 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1513 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_176 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1514 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_177 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_88_fu_9058_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2225 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1515 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_178 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1516 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_179 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_89_fu_9102_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2226 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1517 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_180 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1518 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_181 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_90_fu_9146_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2227 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1519 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_182 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1520 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_183 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_91_fu_9190_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2228 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1521 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_184 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1522 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_185 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_92_fu_9234_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2229 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1523 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_186 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1524 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_187 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_93_fu_9278_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2230 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1525 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_188 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1526 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_189 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_94_fu_9322_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2231 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1527 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_190 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1528 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_191 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_95_fu_9366_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2232 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1529 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_192 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1530 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_193 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_96_fu_9410_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2233 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1531 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_194 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1532 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_195 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_97_fu_9454_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2234 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1533 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_196 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1534 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_197 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_98_fu_9498_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2235 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1535 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_198 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1536 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_199 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_99_fu_9542_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2236 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1537 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_200 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1538 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_201 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_100_fu_9632_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2237 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1539 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_202 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1540 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_203 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_101_fu_9676_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2238 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1541 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_204 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1542 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_205 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_102_fu_9720_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2239 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1543 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_206 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1544 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_207 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_103_fu_9764_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2240 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1545 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_208 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1546 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_209 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_104_fu_9808_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2241 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1547 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_210 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1548 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_211 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_105_fu_9852_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2242 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1549 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_212 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1550 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_213 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_106_fu_9896_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2243 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1551 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_214 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1552 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_215 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_107_fu_9940_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2244 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1553 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_216 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1554 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_217 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_108_fu_9984_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2245 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1555 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_218 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1556 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_219 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_109_fu_10028_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2246 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1557 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_220 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1558 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_221 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_110_fu_10072_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2247 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1559 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_222 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1560 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_223 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_111_fu_10116_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2248 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1561 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_224 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1562 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_225 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_112_fu_10160_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2249 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1563 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_226 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1564 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_227 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_113_fu_10204_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2250 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1565 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_228 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1566 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_229 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_114_fu_10248_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2251 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1567 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_230 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1568 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_231 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_115_fu_10292_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2252 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1569 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_232 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1570 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_233 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_116_fu_10336_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2253 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1571 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_234 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1572 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_235 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_117_fu_10380_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2254 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1573 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_236 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1574 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_237 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_118_fu_10424_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2255 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1575 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_238 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1576 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_239 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_119_fu_10468_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2256 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1577 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_240 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1578 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_241 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_120_fu_10558_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2257 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1579 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_242 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1580 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_243 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_121_fu_10602_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2258 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1581 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_244 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1582 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_245 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_122_fu_10646_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2259 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1583 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_246 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1584 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_247 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_123_fu_10690_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2260 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1585 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_248 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1586 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_249 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_124_fu_10734_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2261 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1587 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_250 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1588 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_251 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_125_fu_10778_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2262 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1589 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_252 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1590 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_253 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_126_fu_10822_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2263 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1591 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_254 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1592 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_255 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_127_fu_10866_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2264 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1593 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_256 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1594 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_257 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_128_fu_10910_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2265 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1595 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_258 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1596 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_259 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_129_fu_10954_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2266 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1597 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_260 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1598 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_261 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_130_fu_10998_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2267 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1599 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_262 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1600 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_263 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_131_fu_11042_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2268 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1601 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_264 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1602 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_265 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_132_fu_11086_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2269 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1603 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_266 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1604 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_267 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_133_fu_11130_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2270 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1605 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_268 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1606 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_269 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_134_fu_11174_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2271 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1607 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_270 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1608 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_271 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_135_fu_11218_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2272 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1609 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_272 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1610 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_273 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_136_fu_11262_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2273 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1611 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_274 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1612 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_275 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_137_fu_11306_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2274 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1613 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_276 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1614 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_277 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_138_fu_11350_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2275 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1615 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_278 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1616 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_279 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_139_fu_11394_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2276 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1617 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_280 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1618 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_281 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_140_fu_11484_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2277 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1619 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_282 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1620 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_283 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_141_fu_11528_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2278 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1621 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_284 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1622 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_285 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_142_fu_11572_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2279 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1623 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_286 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1624 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_287 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_143_fu_11616_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2280 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1625 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_288 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1626 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_289 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_144_fu_11660_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2281 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1627 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_290 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1628 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_291 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_145_fu_11704_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2282 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1629 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_292 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1630 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_293 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_146_fu_11748_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2283 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1631 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_294 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1632 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_295 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_147_fu_11792_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2284 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1633 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_296 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1634 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_297 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_148_fu_11836_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2285 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1635 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_298 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1636 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_299 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_149_fu_11880_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2286 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1637 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_300 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1638 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_301 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_150_fu_11924_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2287 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1639 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_302 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1640 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_303 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_151_fu_11968_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2288 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1641 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_304 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1642 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_305 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_152_fu_12012_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2289 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1643 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_306 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1644 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_307 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_153_fu_12056_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2290 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1645 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_308 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1646 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_309 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_154_fu_12100_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2291 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1647 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_310 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1648 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_311 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_155_fu_12144_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2292 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1649 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_312 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1650 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_313 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_156_fu_12188_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2293 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1651 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_314 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1652 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_315 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_157_fu_12232_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2294 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1653 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_316 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1654 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_317 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_158_fu_12276_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2295 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1655 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_318 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1656 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_319 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_159_fu_12320_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2296 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1657 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_320 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1658 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_321 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_160_fu_12410_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2297 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1659 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_322 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1660 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_323 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_161_fu_12454_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2298 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1661 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_324 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1662 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_325 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_162_fu_12498_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2299 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1663 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_326 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1664 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_327 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_163_fu_12542_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2300 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1665 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_328 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1666 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_329 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_164_fu_12586_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2301 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1667 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_330 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1668 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_331 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_165_fu_12630_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2302 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1669 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_332 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1670 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_333 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_166_fu_12674_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2303 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1671 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_334 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1672 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_335 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_167_fu_12718_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2304 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1673 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_336 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1674 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_337 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_168_fu_12762_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2305 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1675 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_338 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1676 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_339 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_169_fu_12806_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2306 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_169 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1677 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_340 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1678 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_341 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_170_fu_12850_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2307 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_170 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1679 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_342 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1680 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_343 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_171_fu_12894_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2308 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1681 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_344 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1682 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_345 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_172_fu_12938_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2309 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1683 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_346 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1684 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_347 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_173_fu_12982_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2310 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1685 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_348 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1686 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_349 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_174_fu_13026_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2311 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_174 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1687 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_350 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1688 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_351 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_175_fu_13070_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2312 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1689 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_352 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1690 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_353 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_176_fu_13114_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2313 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1691 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_354 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1692 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_355 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_177_fu_13158_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2314 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_177 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1693 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_356 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1694 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_357 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_178_fu_13202_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2315 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_178 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1695 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_358 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1696 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_359 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_179_fu_13246_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2316 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_179 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1697 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_360 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1698 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_361 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_180_fu_13336_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2317 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1699 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_362 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1700 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_363 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_181_fu_13380_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2318 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1701 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_364 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1702 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_365 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_182_fu_13424_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2319 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_182 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1703 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_366 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1704 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_367 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_183_fu_13468_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2320 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_183 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1705 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_368 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1706 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_369 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_184_fu_13512_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2321 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1707 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_370 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1708 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_371 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_185_fu_13556_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2322 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_185 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1709 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_372 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1710 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_373 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_186_fu_13600_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2323 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1711 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_374 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1712 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_375 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_187_fu_13644_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2324 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_187 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1713 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_376 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1714 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_377 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_188_fu_13688_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2325 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_188 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1715 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_378 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1716 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_379 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_189_fu_13732_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2326 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_189 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1717 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_380 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1718 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_381 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_190_fu_13776_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2327 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_190 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1719 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_382 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1720 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_383 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_191_fu_13820_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2328 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_191 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1721 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_384 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1722 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_385 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_192_fu_13864_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2329 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_192 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1723 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_386 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1724 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_387 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_193_fu_13908_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2330 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_193 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1725 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_388 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1726 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_389 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_194_fu_13952_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2331 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_194 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1727 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_390 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1728 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_391 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_195_fu_13996_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2332 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_195 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1729 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_392 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1730 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_393 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_196_fu_14040_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2333 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_196 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1731 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_394 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1732 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_395 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_197_fu_14084_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2334 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_197 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1733 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_396 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1734 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_397 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_198_fu_14128_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2335 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_198 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1735 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_398 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1736 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_399 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_199_fu_14172_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2336 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_199 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1737 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_400 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1738 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_401 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_200_fu_14262_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2337 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_200 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1739 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_402 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1740 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_403 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_201_fu_14306_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2338 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_201 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1741 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_404 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1742 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_405 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_202_fu_14350_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2339 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_202 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1743 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_406 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1744 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_407 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_203_fu_14394_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2340 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_203 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1745 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_408 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1746 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_409 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_204_fu_14438_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2341 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_204 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1747 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_410 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1748 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_411 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_205_fu_14482_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2342 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_205 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1749 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_412 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1750 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_413 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_206_fu_14526_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2343 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_206 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1751 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_414 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1752 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_415 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_207_fu_14570_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2344 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_207 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1753 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_416 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1754 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_417 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_208_fu_14614_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2345 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_208 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1755 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_418 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1756 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_419 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_209_fu_14658_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2346 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_209 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1757 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_420 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1758 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_421 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_210_fu_14702_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2347 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_210 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1759 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_422 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1760 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_423 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_211_fu_14746_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2348 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_211 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1761 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_424 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1762 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_425 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_212_fu_14790_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2349 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1763 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_426 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1764 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_427 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_213_fu_14834_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2350 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_213 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1765 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_428 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1766 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_429 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_214_fu_14878_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2351 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_214 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1767 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_430 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1768 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_431 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_215_fu_14922_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2352 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1769 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_432 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1770 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_433 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_216_fu_14966_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2353 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_216 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1771 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_434 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1772 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_435 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_217_fu_15010_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2354 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_217 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1773 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_436 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1774 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_437 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_218_fu_15054_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2355 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_218 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1775 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_438 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1776 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_439 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_219_fu_15098_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2356 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_219 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1777 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_440 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1778 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_441 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_220_fu_15188_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2357 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_220 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1779 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_442 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1780 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_443 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_221_fu_15232_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2358 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_221 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1781 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_444 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1782 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_445 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_222_fu_15276_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2359 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_222 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1783 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_446 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1784 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_447 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_223_fu_15320_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2360 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_223 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1785 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_448 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1786 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_449 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_224_fu_15364_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2361 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_224 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1787 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_450 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1788 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_451 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_225_fu_15408_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2362 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_225 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1789 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_452 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1790 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_453 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_226_fu_15452_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2363 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_226 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1791 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_454 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1792 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_455 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_227_fu_15496_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2364 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_227 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1793 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_456 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1794 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_457 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_228_fu_15540_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2365 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_228 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1795 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_458 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1796 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_459 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_229_fu_15584_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2366 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_229 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1797 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_460 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1798 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_461 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_230_fu_15628_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2367 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_230 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1799 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_462 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1800 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_463 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_231_fu_15672_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2368 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_231 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1801 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_464 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1802 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_465 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_232_fu_15716_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2369 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_232 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1803 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_466 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1804 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_467 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_233_fu_15760_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2370 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_233 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1805 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_468 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1806 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_469 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_234_fu_15804_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2371 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_234 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1807 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_470 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1808 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_471 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_235_fu_15848_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2372 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1809 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_472 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1810 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_473 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_236_fu_15892_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2373 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_236 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1811 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_474 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1812 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_475 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_237_fu_15936_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2374 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_237 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1813 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_476 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1814 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_477 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_238_fu_15980_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2375 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_238 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1815 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_478 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1816 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_479 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_239_fu_16024_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2376 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_239 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1817 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_480 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1818 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_481 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_240_fu_16114_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2377 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_240 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1819 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_482 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1820 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_483 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_241_fu_16158_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2378 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_241 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1821 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_484 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1822 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_485 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_242_fu_16202_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2379 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_242 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1823 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_486 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1824 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_487 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_243_fu_16246_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2380 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1825 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_488 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1826 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_489 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_244_fu_16290_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2381 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_244 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1827 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_490 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1828 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_491 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_245_fu_16334_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2382 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_245 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1829 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_492 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1830 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_493 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_246_fu_16378_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2383 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_246 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1831 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_494 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1832 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_495 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_247_fu_16422_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2384 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_247 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1833 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_496 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1834 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_497 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_248_fu_16466_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2385 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_248 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1835 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_498 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1836 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_499 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_249_fu_16510_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2386 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_249 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1837 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_500 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1838 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_501 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_250_fu_16554_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2387 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_250 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1839 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_502 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1840 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_503 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_251_fu_16598_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2388 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_251 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1841 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_504 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1842 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_505 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_252_fu_16642_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2389 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_252 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1843 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_506 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1844 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_507 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_253_fu_16686_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2390 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_253 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1845 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_508 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1846 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_509 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_254_fu_16730_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2391 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_254 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1847 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_510 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1848 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_511 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_255_fu_16774_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2392 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_255 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1849 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_512 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1850 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_513 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_256_fu_16818_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2393 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_256 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1851 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_514 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1852 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_515 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_257_fu_16862_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2394 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_257 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1853 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_516 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1854 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_517 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_258_fu_16906_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2395 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_258 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1855 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_518 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1856 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_519 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_259_fu_16950_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2396 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_259 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1857 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_520 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1858 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_521 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_260_fu_17040_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2397 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_260 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1859 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_522 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1860 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_523 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_261_fu_17084_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2398 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_261 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1861 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_524 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1862 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_525 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_262_fu_17128_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2399 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_262 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1863 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_526 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1864 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_527 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_263_fu_17172_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2400 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_263 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1865 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_528 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1866 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_529 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_264_fu_17216_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2401 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_264 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1867 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_530 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1868 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_531 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_265_fu_17260_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2402 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_265 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1869 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_532 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1870 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_533 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_266_fu_17304_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2403 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_266 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1871 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_534 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1872 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_535 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_267_fu_17348_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2404 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_267 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1873 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_536 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1874 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_537 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_268_fu_17392_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2405 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_268 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1875 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_538 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1876 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_539 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_269_fu_17436_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2406 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_269 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1877 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_540 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1878 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_541 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_270_fu_17480_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2407 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_270 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1879 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_542 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1880 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_543 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_271_fu_17524_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2408 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_271 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1881 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_544 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1882 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_545 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_272_fu_17568_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2409 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_272 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1883 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_546 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1884 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_547 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_273_fu_17612_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2410 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_273 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1885 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_548 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1886 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_549 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_274_fu_17656_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2411 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_274 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1887 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_550 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1888 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_551 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_275_fu_17700_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2412 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_275 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1889 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_552 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1890 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_553 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_276_fu_17744_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2413 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_276 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1891 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_554 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1892 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_555 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_277_fu_17788_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2414 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_277 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1893 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_556 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1894 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_557 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_278_fu_17832_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2415 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_278 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1895 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_558 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1896 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_559 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_279_fu_17876_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2416 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_279 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1897 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_560 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1898 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_561 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_280_fu_17966_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2417 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_280 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1899 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_562 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1900 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_563 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_281_fu_18010_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2418 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_281 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1901 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_564 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1902 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_565 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_282_fu_18054_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2419 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_282 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1903 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_566 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1904 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_567 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_283_fu_18098_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2420 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_283 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1905 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_568 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1906 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_569 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_284_fu_18142_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2421 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_284 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1907 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_570 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1908 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_571 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_285_fu_18186_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2422 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_285 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1909 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_572 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1910 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_573 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_286_fu_18230_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2423 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_286 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1911 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_574 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1912 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_575 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_287_fu_18274_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2424 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_287 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1913 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_576 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1914 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_577 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_288_fu_18318_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2425 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_288 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1915 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_578 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1916 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_579 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_289_fu_18362_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2426 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_289 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1917 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_580 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1918 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_581 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_290_fu_18406_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2427 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_290 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1919 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_582 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1920 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_583 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_291_fu_18450_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2428 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_291 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1921 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_584 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1922 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_585 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_292_fu_18494_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2429 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_292 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1923 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_586 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1924 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_587 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_293_fu_18538_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2430 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_293 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1925 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_588 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1926 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_589 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_294_fu_18582_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2431 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_294 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1927 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_590 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1928 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_591 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_295_fu_18626_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2432 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_295 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1929 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_592 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1930 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_593 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_296_fu_18670_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2433 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_296 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1931 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_594 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1932 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_595 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_297_fu_18714_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2434 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_297 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1933 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_596 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1934 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_597 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_298_fu_18758_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2435 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_298 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1935 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_598 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1936 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_599 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_299_fu_18802_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2436 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_299 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1937 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_600 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1938 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_601 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_300_fu_18892_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2437 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_300 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1939 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_602 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1940 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_603 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_301_fu_18936_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2438 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_301 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1941 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_604 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1942 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_605 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_302_fu_18980_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2439 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_302 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1943 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_606 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1944 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_607 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_303_fu_19024_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2440 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_303 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1945 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_608 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1946 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_609 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_304_fu_19068_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2441 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_304 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1947 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_610 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1948 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_611 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_305_fu_19112_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2442 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_305 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1949 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_612 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1950 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_613 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_306_fu_19156_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2443 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_306 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1951 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_614 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1952 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_615 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_307_fu_19200_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2444 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_307 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1953 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_616 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1954 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_617 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_308_fu_19244_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2445 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_308 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1955 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_618 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1956 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_619 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_309_fu_19288_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2446 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_309 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1957 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_620 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1958 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_621 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_310_fu_19332_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2447 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_310 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1959 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_622 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1960 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_623 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_311_fu_19376_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2448 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_311 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1961 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_624 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1962 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_625 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_312_fu_19420_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2449 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_312 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1963 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_626 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1964 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_627 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_313_fu_19464_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2450 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_313 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1965 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_628 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1966 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_629 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_314_fu_19508_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2451 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_314 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1967 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_630 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1968 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_631 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_315_fu_19552_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2452 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_315 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1969 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_632 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1970 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_633 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_316_fu_19596_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2453 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_316 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1971 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_634 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1972 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_635 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_317_fu_19640_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2454 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_317 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1973 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_636 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1974 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_637 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_318_fu_19684_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2455 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_318 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1975 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_638 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1976 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_639 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_319_fu_19728_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2456 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_319 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1977 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_640 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1978 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_641 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_320_fu_19818_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2457 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_320 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1979 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_642 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1980 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_643 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_321_fu_19862_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2458 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_321 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1981 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_644 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1982 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_645 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_322_fu_19906_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2459 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_322 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1983 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_646 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1984 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_647 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_323_fu_19950_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2460 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_323 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1985 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_648 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1986 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_649 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_324_fu_19994_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2461 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_324 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1987 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_650 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1988 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_651 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_325_fu_20038_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2462 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_325 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1989 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_652 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1990 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_653 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_326_fu_20082_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2463 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_326 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1991 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_654 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1992 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_655 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_327_fu_20126_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2464 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_327 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1993 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_656 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1994 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_657 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_328_fu_20170_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2465 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_328 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1995 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_658 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1996 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_659 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_329_fu_20214_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2466 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_329 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1997 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_660 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1998 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_661 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_330_fu_20258_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2467 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_330 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1999 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_662 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2000 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_663 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_331_fu_20302_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2468 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_331 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2001 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_664 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2002 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_665 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_332_fu_20346_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2469 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_332 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2003 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_666 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2004 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_667 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_333_fu_20390_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2470 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_333 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2005 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_668 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2006 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_669 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_334_fu_20434_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2471 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_334 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2007 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_670 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2008 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_671 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_335_fu_20478_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2472 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_335 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2009 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_672 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2010 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_673 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_336_fu_20522_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2473 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_336 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2011 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_674 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2012 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_675 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_337_fu_20566_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2474 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_337 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2013 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_676 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2014 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_677 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_338_fu_20610_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2475 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_338 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2015 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_678 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2016 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_679 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_339_fu_20654_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2476 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_339 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2017 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_680 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2018 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_681 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_340_fu_20744_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2477 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_340 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2019 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_682 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2020 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_683 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_341_fu_20788_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2478 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_341 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2021 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_684 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2022 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_685 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_342_fu_20832_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2479 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_342 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2023 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_686 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2024 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_687 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_343_fu_20876_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2480 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_343 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2025 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_688 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2026 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_689 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_344_fu_20920_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2481 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_344 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2027 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_690 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2028 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_691 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_345_fu_20964_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2482 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_345 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2029 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_692 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2030 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_693 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_346_fu_21008_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2483 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_346 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2031 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_694 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2032 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_695 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_347_fu_21052_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2484 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_347 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2033 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_696 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2034 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_697 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_348_fu_21096_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2485 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_348 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2035 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_698 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2036 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_699 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_349_fu_21140_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2486 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_349 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2037 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_700 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2038 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_701 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_350_fu_21184_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2487 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_350 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2039 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_702 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2040 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_703 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_351_fu_21228_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2488 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_351 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2041 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_704 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2042 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_705 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_352_fu_21272_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2489 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_352 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2043 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_706 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2044 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_707 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_353_fu_21316_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2490 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_353 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2045 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_708 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2046 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_709 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_354_fu_21360_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2491 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_354 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2047 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_710 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2048 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_711 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_355_fu_21404_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2492 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_355 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2049 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_712 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2050 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_713 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_356_fu_21448_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2493 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_356 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2051 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_714 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2052 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_715 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_357_fu_21492_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2494 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_357 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2053 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_716 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2054 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_717 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_358_fu_21536_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2495 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_358 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2055 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_718 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2056 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_719 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_359_fu_21580_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2496 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_359 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2057 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_720 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2058 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_721 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_360_fu_21670_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2497 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_360 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2059 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_722 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2060 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_723 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_361_fu_21714_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2498 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_361 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2061 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_724 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2062 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_725 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_362_fu_21758_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2499 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_362 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2063 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_726 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2064 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_727 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_363_fu_21802_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2500 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_363 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2065 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_728 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2066 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_729 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_364_fu_21846_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2501 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_364 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2067 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_730 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2068 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_731 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_365_fu_21890_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2502 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_365 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2069 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_732 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2070 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_733 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_366_fu_21934_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2503 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_366 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2071 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_734 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2072 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_735 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_367_fu_21978_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2504 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_367 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2073 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_736 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2074 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_737 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_368_fu_22022_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2505 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_368 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2075 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_738 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2076 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_739 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_369_fu_22066_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2506 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_369 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2077 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_740 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2078 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_741 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_370_fu_22110_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2507 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_370 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2079 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_742 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2080 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_743 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_371_fu_22154_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2508 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_371 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2081 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_744 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2082 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_745 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_372_fu_22198_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2509 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_372 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2083 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_746 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2084 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_747 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_373_fu_22242_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2510 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_373 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2085 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_748 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2086 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_749 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_374_fu_22286_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2511 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_374 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2087 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_750 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2088 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_751 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_375_fu_22330_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2512 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_375 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2089 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_752 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2090 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_753 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_376_fu_22374_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2513 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_376 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2091 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_754 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2092 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_755 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_377_fu_22418_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2514 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_377 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2093 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_756 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2094 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_757 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_378_fu_22462_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2515 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_378 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2095 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_758 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2096 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_759 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_379_fu_22506_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2516 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_379 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2097 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_760 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2098 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_761 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_380_fu_22596_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2517 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_380 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2099 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_762 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2100 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_763 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_381_fu_22640_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2518 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_381 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2101 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_764 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2102 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_765 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_382_fu_22684_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2519 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_382 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2103 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_766 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2104 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_767 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_383_fu_22728_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2520 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_383 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2105 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_768 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2106 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_769 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_384_fu_22772_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2521 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_384 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2107 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_770 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2108 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_771 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_385_fu_22816_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2522 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_385 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2109 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_772 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2110 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_773 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_386_fu_22860_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2523 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_386 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2111 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_774 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2112 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_775 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_387_fu_22904_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2524 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_387 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2113 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_776 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2114 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_777 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_388_fu_22948_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2525 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_388 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2115 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_778 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2116 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_779 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_389_fu_22992_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2526 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_389 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2117 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_780 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2118 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_781 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_390_fu_23036_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2527 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_390 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2119 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_782 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2120 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_783 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_391_fu_23080_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2528 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_391 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2121 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_784 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2122 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_785 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_392_fu_23124_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2529 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_392 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2123 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_786 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2124 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_787 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_393_fu_23168_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2530 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_393 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2125 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_788 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2126 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_789 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_394_fu_23212_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2531 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_394 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2127 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_790 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2128 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_791 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_395_fu_23256_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2532 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_395 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2129 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_792 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2130 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_793 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_396_fu_23300_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2533 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_396 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2131 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_794 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2132 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_795 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_397_fu_23344_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2534 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_397 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2133 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_796 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2134 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_797 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_398_fu_23388_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2535 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_398 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2135 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_798 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2136 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_799 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_399_fu_23432_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:99 VARIABLE add_ln99_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2536 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:101 VARIABLE mul_ln101_399 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 4400 BRAM 880 URAM 0}} matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2539 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2540 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1599 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2541 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1600 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2542 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1601 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2543 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1602 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2544 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1603 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2545 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1604 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2546 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1605 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2547 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1606 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2548 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1607 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2549 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1608 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2550 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1609 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2551 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1610 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2552 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1611 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2553 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1612 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2554 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1613 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2555 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1614 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2556 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1615 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2557 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1616 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2558 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1617 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_768_fu_9513_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_768 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2559 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1618 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2560 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1619 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2561 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1620 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2562 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1621 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2563 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1622 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2564 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1623 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2565 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1624 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2566 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1625 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2567 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1626 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2568 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1627 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2569 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1628 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2570 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1629 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2571 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1630 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2572 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1631 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2573 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1632 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2574 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1633 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2575 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1634 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2576 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1635 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2577 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1636 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2578 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1637 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_787_fu_9800_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_787 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2539 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1638 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2540 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1639 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2579 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1640 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2580 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1641 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2581 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1642 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2541 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1643 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2542 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1644 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2582 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1645 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2583 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1646 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2584 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1647 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2543 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1648 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2544 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1649 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2545 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1650 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2546 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1651 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2547 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1652 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2548 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1653 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2549 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1654 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2585 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1655 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2586 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1656 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2587 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1657 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_806_fu_11991_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_806 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2550 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1658 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2551 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1659 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2588 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1660 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2589 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1661 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2590 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1662 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2552 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1663 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2553 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1664 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2591 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1665 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2592 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1666 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2593 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1667 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2554 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1668 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2555 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1669 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2556 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1670 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2557 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1671 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2558 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1672 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2559 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1673 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2560 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1674 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2594 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1675 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2595 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1676 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2596 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1677 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_825_fu_12036_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_825 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2561 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1678 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2562 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1679 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2597 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1680 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2598 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1681 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2599 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1682 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2563 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1683 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2564 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1684 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2600 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1685 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2601 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1686 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2602 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1687 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2565 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1688 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2566 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1689 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2567 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1690 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2568 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1691 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2569 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1692 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2570 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1693 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2571 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1694 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2603 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1695 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2604 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1696 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2605 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1697 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_844_fu_12131_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_844 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2572 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1698 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2573 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1699 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2606 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1700 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2607 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1701 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2608 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1702 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2574 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1703 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2575 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1704 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2609 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1705 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2610 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1706 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2611 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1707 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2576 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1708 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2577 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1709 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2578 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1710 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2579 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1711 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2580 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1712 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2581 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1713 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2582 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1714 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2612 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1715 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2613 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1716 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2614 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1717 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_863_fu_12182_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_863 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2583 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1718 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2584 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1719 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2615 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1720 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2616 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1721 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2617 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1722 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2585 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1723 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2586 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1724 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2618 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1725 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2619 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1726 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2620 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1727 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2587 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1728 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2588 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1729 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2589 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1730 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2590 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1731 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2591 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1732 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2592 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1733 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2593 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1734 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2621 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1735 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2622 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1736 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2623 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1737 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_882_fu_12288_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_882 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2594 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1738 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2595 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1739 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2624 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1740 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2625 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1741 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2626 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1742 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2596 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1743 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2597 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1744 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2627 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1745 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2628 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1746 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2629 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1747 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2598 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1748 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2599 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1749 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2600 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1750 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2601 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1751 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2602 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1752 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2603 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1753 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2604 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1754 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2630 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1755 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2631 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1756 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2632 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1757 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_901_fu_12333_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_901 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2605 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1758 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2606 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1759 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2633 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1760 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2634 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1761 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2635 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1762 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2607 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1763 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2608 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1764 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2636 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1765 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2637 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1766 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2638 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1767 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2609 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1768 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2610 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1769 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2611 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1770 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2612 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1771 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2613 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1772 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2614 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1773 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2615 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1774 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2639 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1775 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2640 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1776 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2641 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1777 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_920_fu_12422_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_920 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2616 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1778 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2617 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1779 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2642 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1780 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2643 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1781 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2644 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1782 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2618 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1783 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2619 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1784 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2645 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1785 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2646 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1786 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2647 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1787 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2620 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1788 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2621 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1789 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2622 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1790 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2623 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1791 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2624 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1792 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2625 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1793 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2626 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1794 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2648 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1795 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2649 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1796 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2650 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1797 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_939_fu_12473_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_939 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2627 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1798 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2628 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1799 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2651 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1800 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2652 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1801 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2653 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1802 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2629 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1803 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2630 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1804 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2654 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1805 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2655 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1806 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2656 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1807 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2631 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1808 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2632 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1809 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2633 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1810 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2634 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1811 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2635 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1812 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2636 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1813 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2637 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1814 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2657 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1815 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2658 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1816 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2659 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1817 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_958_fu_12573_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_958 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2638 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1818 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2639 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1819 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2660 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1820 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2661 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1821 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2662 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1822 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2640 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1823 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2641 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1824 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2663 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1825 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2664 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1826 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2665 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1827 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2642 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1828 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2643 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1829 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2644 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1830 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2645 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1831 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2646 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1832 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2647 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1833 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2648 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1834 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2666 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1835 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2667 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1836 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2668 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1837 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_977_fu_12606_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_977 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2649 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1838 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2650 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1839 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2669 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1840 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2670 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1841 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2671 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1842 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2651 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1843 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2652 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1844 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2672 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1845 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2673 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1846 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2674 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1847 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2653 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1848 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2654 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1849 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2655 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1850 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2656 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1851 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2657 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1852 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2658 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1853 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2659 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1854 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2675 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1855 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2676 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1856 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2677 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1857 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_996_fu_12713_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_996 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2660 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1858 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2661 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1859 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2678 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1860 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2679 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1861 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2680 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1862 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2662 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1863 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2663 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1864 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2681 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1865 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2682 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1866 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2683 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1867 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2664 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1868 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2665 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1869 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2666 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1870 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2667 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1871 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2668 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1872 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2669 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1873 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2670 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1874 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2684 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1875 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2685 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1876 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2686 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1877 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1015_fu_12758_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1015 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2671 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1878 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2672 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1879 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2687 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1880 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2688 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1881 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2689 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1882 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2673 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1883 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2674 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1884 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2690 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1885 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2691 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1886 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2692 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1887 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2675 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1888 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2676 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1889 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2677 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1890 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2678 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1891 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2679 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1892 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2680 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1893 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2681 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1894 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2693 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1895 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2694 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1896 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2695 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1897 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1034_fu_12846_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1034 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2682 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1898 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2683 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1899 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2696 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1900 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2697 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1901 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2698 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1902 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2684 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1903 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2685 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1904 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2699 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1905 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2700 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1906 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2701 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1907 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2686 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1908 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2687 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1909 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2688 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1910 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2689 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1911 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2690 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1912 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2691 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1913 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2692 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1914 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2702 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1915 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2703 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1916 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2704 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1917 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1053_fu_12898_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1053 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2693 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1918 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2694 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1919 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2705 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1920 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2706 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1921 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2707 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1922 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2695 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1923 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2696 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1924 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2708 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1925 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2709 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1926 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2710 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1927 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2697 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1928 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2698 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1929 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2699 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1930 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2700 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1931 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2701 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1932 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2702 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1933 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2703 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1934 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2711 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1935 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2712 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1936 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2713 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1937 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1072_fu_12998_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1072 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2704 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1938 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2705 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1939 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2714 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1940 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2715 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1941 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2716 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1942 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2706 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1943 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2707 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1944 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2717 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1945 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2718 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1946 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2719 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1947 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2708 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1948 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2709 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1949 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2710 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1950 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2711 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1951 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2712 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1952 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2713 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1953 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2714 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1954 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2720 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1955 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2721 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1956 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2722 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1957 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1091_fu_13031_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1091 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2715 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1958 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2716 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1959 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2723 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1960 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2724 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1961 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2725 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1962 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2717 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1963 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2718 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1964 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2726 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1965 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2727 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1966 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2728 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1967 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2719 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1968 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2720 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1969 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2721 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1970 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2722 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1971 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2723 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1972 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2724 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1973 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2725 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1974 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2729 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1975 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2730 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1976 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2731 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1977 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1110_fu_13137_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2726 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1978 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2727 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1979 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2732 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1980 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2733 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1981 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2734 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1982 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2728 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1983 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2729 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1984 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2735 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1985 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2736 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1986 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2737 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1987 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2730 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1988 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2731 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1989 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2732 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1990 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2733 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1991 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2734 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1992 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2735 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1993 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2736 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1994 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2738 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1995 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2739 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1996 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2740 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1997 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1129_fu_13183_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2737 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1998 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2738 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1999 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2741 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2000 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2742 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2001 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2743 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2002 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2739 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2003 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2740 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2004 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2744 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2005 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2745 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2006 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2746 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2007 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2741 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2008 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2742 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2009 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2743 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2010 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2744 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2011 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2745 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2012 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2746 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2013 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2747 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2014 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2747 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2015 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2748 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2016 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2749 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2017 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1148_fu_13271_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2748 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2018 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2749 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2019 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2750 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2020 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2751 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2021 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2752 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2022 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2750 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2023 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2751 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2024 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2753 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2025 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2754 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2026 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2755 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2027 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2752 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2028 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2753 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2029 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2754 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2030 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2755 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2031 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2756 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2032 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2757 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2033 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2758 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2034 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2756 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2035 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2757 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2036 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2758 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2037 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1167_fu_13322_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2759 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2038 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2760 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2039 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2759 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2040 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2760 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2041 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2761 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2042 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2761 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2043 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2762 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2044 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2762 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2045 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2763 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2046 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2764 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2047 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2763 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2048 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2764 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2049 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2765 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2050 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2766 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2051 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2767 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2052 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2768 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2053 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2769 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2054 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2765 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2055 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2766 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2056 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2767 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2057 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1186_fu_13422_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2770 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2058 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2771 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2059 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2768 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2060 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2769 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2061 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2770 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2062 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2772 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2063 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2773 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2064 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2771 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2065 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2772 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2066 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2773 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2067 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2774 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2068 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2775 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2069 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2776 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2070 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2777 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2071 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2778 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2072 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2779 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2073 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2780 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2074 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2774 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2075 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2775 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2076 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2776 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2077 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1205_fu_13456_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2781 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2078 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2782 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2079 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2777 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2080 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2778 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2081 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2779 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2082 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2783 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2083 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2784 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2084 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2780 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2085 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2781 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2086 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2782 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2087 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2785 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2088 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2786 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2089 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2787 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2090 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2788 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2091 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2789 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2092 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2790 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2093 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2791 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2094 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2783 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2095 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2784 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2096 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2785 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2097 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1224_fu_13562_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2792 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2098 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2793 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2099 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2786 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2100 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2787 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2101 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2788 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2102 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2794 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2103 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2795 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2104 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2789 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2105 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2790 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2106 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2791 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2107 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2796 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2108 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2797 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2109 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2798 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2110 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2799 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2111 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2800 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2112 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2801 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2113 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2802 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2114 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2792 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2115 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2793 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2116 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2794 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2117 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1243_fu_13607_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2803 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2118 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2804 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2119 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2795 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2120 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2796 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2121 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2797 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2122 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2805 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2123 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2806 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2124 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2798 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2125 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2799 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2126 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2800 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2127 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2807 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2128 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2808 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2129 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2809 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2130 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2810 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2131 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2811 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2132 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2812 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2133 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2813 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2134 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2801 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2135 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2802 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2136 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2803 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2137 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1262_fu_13696_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2814 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2138 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2815 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2139 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2804 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2140 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2805 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2141 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2806 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2142 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2816 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2143 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2817 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2144 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2807 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2145 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2808 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2146 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2809 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2147 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2818 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2148 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2819 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2149 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2820 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2150 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2821 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2151 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2822 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2152 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2823 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2153 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2824 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2154 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2810 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2155 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2811 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2156 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2812 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2157 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1281_fu_13747_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2825 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2158 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2826 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2159 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2813 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2160 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2814 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2161 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2815 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2162 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2827 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2163 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2828 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2164 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2816 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2165 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2817 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2166 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2818 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2167 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2829 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2168 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2830 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2169 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2831 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2170 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2832 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2171 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2833 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2172 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2834 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2173 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2835 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2174 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2819 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2175 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2820 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2176 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2821 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2177 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1300_fu_13847_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2836 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2178 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2837 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2179 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2822 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2180 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2823 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2181 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2824 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2182 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2838 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2183 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2839 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2184 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2825 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2185 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2826 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2186 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2827 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2187 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2840 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2188 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2841 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2189 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2842 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2190 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2843 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2191 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2844 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2192 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2845 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2193 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2846 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2194 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2828 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2195 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2829 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2196 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2830 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2197 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1319_fu_13880_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2847 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2198 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2848 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2199 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2831 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2200 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2832 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2201 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2833 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2202 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2849 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2203 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2850 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2204 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2834 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2205 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2835 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2206 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2836 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2207 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2851 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2208 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2852 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2209 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2853 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2210 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2854 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2211 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2855 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2212 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2856 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2213 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2857 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2214 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2837 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2215 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2838 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2216 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2839 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2217 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1338_fu_13987_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2858 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2218 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2859 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2219 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2840 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2220 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2841 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2221 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2842 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2222 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2860 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2223 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2861 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2224 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2843 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2225 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2844 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2226 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2845 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2227 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2862 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2228 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2863 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2229 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2864 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2230 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2865 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2231 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2866 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2232 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2867 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2233 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2868 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2234 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2846 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2235 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2847 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2236 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2848 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2237 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1357_fu_14032_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2869 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2238 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2870 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2239 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2849 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2240 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2850 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2241 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2851 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2242 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2871 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2243 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2872 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2244 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2852 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2245 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2853 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2246 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2854 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2247 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2873 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2248 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2874 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2249 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2875 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2250 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2876 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2251 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2877 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2252 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2878 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2253 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2879 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2254 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2855 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2255 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2856 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2256 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2857 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2257 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1376_fu_14120_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2880 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2258 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2881 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2259 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2858 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2260 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2859 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2261 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2860 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2262 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2882 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2263 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2883 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2264 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2861 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2265 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2862 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2266 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2863 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2267 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2884 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2268 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2885 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2269 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2886 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2270 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2887 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2271 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2888 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2272 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2889 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2273 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2890 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2274 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2864 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2275 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2865 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2276 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2866 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2277 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1395_fu_14171_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2891 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2278 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2892 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2279 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2867 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2280 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2868 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2281 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2869 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2282 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2893 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2283 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2894 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2284 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2870 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2285 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2871 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2286 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2872 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2287 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2895 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2288 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2896 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2289 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2897 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2290 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2898 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2291 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2899 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2292 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2900 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2293 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2901 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2294 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2873 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2295 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2874 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2296 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2875 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2297 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1414_fu_14272_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2902 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2298 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2903 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2299 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2876 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2300 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2877 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2301 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2878 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2302 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2904 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2303 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2905 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2304 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2879 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2305 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2880 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2306 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2881 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2307 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2906 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2308 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2907 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2309 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2908 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2310 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2909 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2311 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2910 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2312 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2911 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2313 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2912 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2314 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2882 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2315 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2883 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2316 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2884 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2317 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1433_fu_14305_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2913 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2318 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2914 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2319 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2885 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2320 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2886 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2321 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2887 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2322 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2915 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2323 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2916 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2324 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2888 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2325 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2889 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2326 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2890 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2327 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2917 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2328 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2918 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2329 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2919 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2330 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2920 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2331 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2921 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2332 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2922 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2333 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2923 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2334 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2891 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2335 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2892 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2336 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2893 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2337 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1452_fu_14441_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2924 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2338 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2925 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2339 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2894 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2340 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2895 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2341 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2896 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2342 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2926 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2343 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2927 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2344 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2897 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2345 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2898 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2346 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2899 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2347 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2928 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2348 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2929 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2349 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2930 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2350 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2931 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2351 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2932 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2352 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2933 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2353 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2934 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2354 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2900 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2355 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2901 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2356 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2902 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2357 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1471_fu_14603_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2935 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2358 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2936 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2359 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2903 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2360 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2904 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2361 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2905 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2362 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2937 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2363 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2938 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2364 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2906 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2365 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2907 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2366 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2908 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2367 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2939 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2368 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2940 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2369 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2941 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2370 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2942 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2371 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2943 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2372 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2944 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2373 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2945 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2374 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2909 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2375 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2910 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2376 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2911 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2377 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1490_fu_14819_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2946 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2378 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2947 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2379 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2912 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2380 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2913 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2381 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2914 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2382 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2948 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2383 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2949 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2384 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2915 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2385 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2916 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2386 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2917 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2387 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2950 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2388 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2951 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2389 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2952 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2390 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2953 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2391 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2954 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2392 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2955 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2393 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2956 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2394 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2918 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2395 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2919 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2396 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2920 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2397 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1509_fu_14980_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_1509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1672 BRAM 0 URAM 0}} matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3361 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3362 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_800 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3363 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_801 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3364 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_802 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3365 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_803 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3366 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_804 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3367 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_805 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3368 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_806 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3369 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_807 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3370 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_808 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3371 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_809 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3372 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_810 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3373 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_811 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3374 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_812 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3375 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_813 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3376 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_814 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3377 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_815 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3378 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_816 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3379 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_817 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3380 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_818 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_9_fu_9513_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3381 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_819 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3382 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_820 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3383 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_821 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3384 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_822 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3385 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_823 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3386 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_824 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3387 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_825 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3388 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_826 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3389 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_827 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3390 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_828 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3391 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_829 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3392 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_830 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3393 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_831 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3394 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_832 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3395 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_833 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3396 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_834 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3397 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_835 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3398 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_836 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3399 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_837 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3400 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_838 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_28_fu_9800_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3361 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_839 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3362 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_840 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3401 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_841 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3402 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_842 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3403 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_843 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3363 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_844 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3364 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_845 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3404 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_846 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3405 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_847 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3406 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_848 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3365 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_849 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3366 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_850 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3367 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_851 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3368 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_852 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3369 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_853 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3370 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_854 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3371 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_855 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3407 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_856 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3408 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_857 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3409 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_858 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_47_fu_11991_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3372 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_859 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3373 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_860 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3410 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_861 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3411 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_862 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3412 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_863 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3374 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_864 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3375 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_865 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3413 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_866 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3414 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_867 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3415 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_868 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3376 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_869 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3377 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_870 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3378 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_871 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3379 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_872 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3380 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_873 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3381 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_874 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3382 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_875 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3416 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_876 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3417 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_877 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3418 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_878 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_66_fu_12036_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3383 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_879 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3384 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_880 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3419 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_881 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3420 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_882 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3421 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_883 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3385 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_884 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3386 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_885 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3422 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_886 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3423 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_887 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3424 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_888 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3387 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_889 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3388 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_890 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3389 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_891 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3390 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_892 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3391 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_893 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3392 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_894 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3393 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_895 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3425 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_896 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3426 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_897 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3427 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_898 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_85_fu_12131_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3394 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_899 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3395 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_900 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3428 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_901 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3429 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_902 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3430 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_903 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3396 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_904 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3397 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_905 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3431 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_906 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3432 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_907 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3433 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_908 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3398 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_909 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3399 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_910 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3400 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_911 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3401 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_912 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3402 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_913 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3403 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_914 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3404 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_915 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3434 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_916 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3435 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_917 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3436 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_918 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_104_fu_12182_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3405 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_919 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3406 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_920 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3437 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_921 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3438 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_922 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3439 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_923 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3407 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_924 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3408 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_925 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3440 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_926 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3441 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_927 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3442 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_928 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3409 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_929 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3410 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_930 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3411 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_931 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3412 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_932 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3413 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_933 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3414 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_934 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3415 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_935 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3443 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_936 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3444 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_937 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3445 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_938 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_123_fu_12288_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3416 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_939 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3417 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_940 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3446 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_941 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3447 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_942 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3448 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_943 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3418 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_944 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3419 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_945 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3449 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_946 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3450 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_947 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3451 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_948 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3420 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_949 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3421 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_950 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3422 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_951 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3423 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_952 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3424 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_953 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3425 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_954 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3426 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_955 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3452 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_956 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3453 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_957 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3454 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_958 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_142_fu_12333_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3427 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_959 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3428 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_960 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3455 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_961 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3456 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_962 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3457 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_963 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3429 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_964 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3430 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_965 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3458 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_966 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3459 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_967 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3460 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_968 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3431 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_969 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3432 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_970 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3433 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_971 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3434 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_972 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3435 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_973 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3436 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_974 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3437 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_975 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3461 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_976 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3462 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_977 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3463 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_978 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_161_fu_12422_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3438 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_979 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3439 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_980 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3464 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_981 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3465 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_982 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3466 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_983 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3440 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_984 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3441 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_985 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3467 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_986 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3468 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_987 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3469 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_988 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3442 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_989 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3443 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_990 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3444 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_991 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3445 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_992 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3446 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_993 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3447 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_994 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3448 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_995 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3470 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_996 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3471 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_997 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3472 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_998 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_180_fu_12473_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3449 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_999 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3450 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1000 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3473 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1001 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3474 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1002 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3475 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1003 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3451 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1004 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3452 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1005 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3476 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1006 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3477 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1007 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3478 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1008 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3453 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1009 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3454 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1010 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3455 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1011 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3456 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1012 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3457 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1013 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3458 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1014 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3459 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1015 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3479 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1016 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3480 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1017 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3481 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1018 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_199_fu_12573_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3460 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1019 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3461 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1020 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3482 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1021 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3483 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1022 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3484 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1023 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3462 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1024 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3463 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1025 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3485 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1026 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3486 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1027 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3487 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1028 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3464 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1029 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3465 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1030 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3466 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1031 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3467 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1032 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3468 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1033 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3469 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1034 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3470 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1035 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3488 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1036 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3489 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1037 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3490 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1038 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_218_fu_12606_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3471 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1039 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3472 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1040 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3491 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1041 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3492 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1042 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3493 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1043 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3473 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1044 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3474 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1045 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3494 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1046 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3495 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1047 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3496 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1048 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3475 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1049 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3476 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1050 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3477 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1051 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3478 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1052 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3479 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1053 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3480 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1054 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3481 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1055 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3497 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1056 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3498 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1057 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3499 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1058 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_237_fu_12713_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3482 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1059 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3483 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1060 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3500 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1061 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3501 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1062 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3502 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1063 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3484 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1064 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3485 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1065 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3503 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1066 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3504 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1067 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3505 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1068 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3486 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1069 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3487 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1070 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3488 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1071 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3489 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1072 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3490 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1073 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3491 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1074 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3492 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1075 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3506 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1076 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3507 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1077 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3508 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1078 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_256_fu_12758_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3493 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1079 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3494 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1080 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3509 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1081 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3510 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1082 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3511 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1083 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3495 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1084 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3496 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1085 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3512 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1086 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3513 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1087 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3514 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1088 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3497 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1089 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3498 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1090 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3499 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1091 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3500 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1092 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3501 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1093 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3502 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1094 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3503 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1095 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3515 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1096 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3516 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1097 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3517 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1098 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_275_fu_12846_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3504 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1099 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3505 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1100 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3518 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1101 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3519 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1102 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3520 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1103 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3506 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1104 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3507 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1105 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3521 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1106 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3522 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1107 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3523 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1108 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3508 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1109 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3509 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1110 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3510 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1111 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3511 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1112 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3512 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1113 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3513 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1114 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3514 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1115 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3524 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1116 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3525 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1117 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3526 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1118 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_294_fu_12898_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3515 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1119 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3516 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1120 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3527 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1121 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3528 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1122 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3529 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1123 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3517 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1124 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3518 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1125 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3530 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1126 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3531 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1127 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3532 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1128 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3519 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1129 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3520 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1130 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3521 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1131 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3522 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1132 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3523 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1133 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3524 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1134 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3525 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1135 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3533 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1136 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3534 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1137 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3535 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1138 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_313_fu_12998_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3526 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1139 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3527 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1140 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3536 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1141 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3537 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1142 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3538 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1143 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3528 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1144 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3529 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1145 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3539 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1146 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3540 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1147 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3541 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1148 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3530 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1149 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3531 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1150 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3532 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1151 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3533 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1152 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3534 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1153 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3535 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1154 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3536 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1155 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3542 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1156 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3543 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1157 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3544 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1158 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_332_fu_13031_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3537 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1159 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3538 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1160 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3545 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1161 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3546 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1162 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3547 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1163 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3539 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1164 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3540 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1165 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3548 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1166 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3549 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1167 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3550 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1168 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3541 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1169 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3542 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1170 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3543 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1171 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3544 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1172 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3545 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1173 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3546 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1174 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3547 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1175 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3551 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1176 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3552 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1177 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3553 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1178 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_351_fu_13137_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3548 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1179 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3549 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1180 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3554 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1181 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3555 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1182 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3556 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1183 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3550 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1184 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3551 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1185 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3557 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1186 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3558 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1187 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3559 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1188 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3552 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1189 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3553 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1190 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3554 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1191 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3555 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1192 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3556 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1193 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3557 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1194 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3558 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1195 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3560 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1196 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3561 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1197 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3562 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1198 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_370_fu_13183_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3559 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1199 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3560 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1200 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3563 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1201 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3564 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1202 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3565 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1203 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3561 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1204 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3562 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1205 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3566 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1206 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3567 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1207 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3568 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1208 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3563 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1209 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3564 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1210 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3565 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1211 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3566 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1212 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3567 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1213 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3568 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1214 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3569 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1215 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3569 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1216 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3570 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1217 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3571 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1218 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_389_fu_13271_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3570 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1219 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3571 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1220 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3572 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1221 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3573 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1222 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3574 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1223 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3572 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1224 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3573 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1225 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3575 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1226 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3576 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1227 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3577 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1228 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3574 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1229 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3575 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1230 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3576 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1231 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3577 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1232 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3578 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1233 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3579 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1234 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3580 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1235 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3578 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1236 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3579 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1237 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3580 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1238 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_408_fu_13322_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3581 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1239 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3582 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1240 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3581 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1241 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3582 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1242 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3583 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1243 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3583 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1244 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3584 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1245 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3584 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1246 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3585 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1247 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3586 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1248 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3585 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1249 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3586 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1250 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3587 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1251 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3588 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1252 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3589 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1253 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3590 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1254 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3591 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1255 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3587 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1256 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3588 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1257 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3589 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1258 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_427_fu_13422_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3592 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1259 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3593 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1260 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3590 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1261 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3591 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1262 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3592 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1263 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3594 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1264 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3595 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1265 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3593 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1266 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3594 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1267 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3595 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1268 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3596 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1269 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3597 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1270 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3598 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1271 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3599 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1272 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3600 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1273 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3601 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1274 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3602 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1275 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3596 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1276 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3597 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1277 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3598 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1278 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_446_fu_13456_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3603 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1279 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3604 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1280 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3599 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1281 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3600 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1282 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3601 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1283 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3605 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1284 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3606 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1285 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3602 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1286 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3603 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1287 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3604 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1288 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3607 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1289 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3608 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1290 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3609 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1291 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3610 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1292 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3611 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1293 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3612 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1294 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3613 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1295 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3605 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1296 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3606 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1297 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3607 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1298 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_465_fu_13562_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3614 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1299 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3615 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1300 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3608 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1301 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3609 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1302 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3610 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1303 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3616 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1304 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3617 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1305 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3611 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1306 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3612 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1307 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3613 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1308 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3618 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1309 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3619 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1310 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3620 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1311 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3621 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1312 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3622 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1313 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3623 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1314 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3624 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1315 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3614 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1316 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3615 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1317 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3616 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1318 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_484_fu_13607_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3625 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1319 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3626 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1320 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3617 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1321 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3618 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1322 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3619 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1323 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3627 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1324 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3628 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1325 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3620 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1326 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3621 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1327 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3622 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1328 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3629 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1329 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3630 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1330 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3631 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1331 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3632 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1332 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3633 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1333 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3634 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1334 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3635 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1335 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3623 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1336 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3624 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1337 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3625 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1338 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_503_fu_13696_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3636 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1339 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3637 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1340 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3626 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1341 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3627 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1342 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3628 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1343 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3638 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1344 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3639 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1345 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3629 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1346 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3630 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1347 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3631 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1348 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3640 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1349 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3641 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1350 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3642 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1351 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3643 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1352 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3644 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1353 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3645 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1354 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3646 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1355 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3632 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1356 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3633 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1357 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3634 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1358 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_522_fu_13747_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3647 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1359 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3648 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1360 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3635 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1361 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3636 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1362 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3637 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1363 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3649 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1364 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3650 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1365 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3638 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1366 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3639 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1367 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3640 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1368 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3651 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1369 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3652 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1370 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3653 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1371 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3654 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1372 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3655 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1373 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3656 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1374 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3657 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1375 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3641 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1376 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3642 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1377 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3643 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1378 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_541_fu_13847_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3658 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1379 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3659 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1380 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3644 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1381 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3645 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1382 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3646 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1383 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3660 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1384 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3661 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1385 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3647 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1386 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3648 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1387 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3649 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1388 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3662 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1389 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3663 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1390 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3664 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1391 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3665 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1392 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3666 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1393 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3667 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1394 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3668 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1395 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3650 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1396 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3651 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1397 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3652 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1398 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_560_fu_13880_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_560 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3669 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1399 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3670 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1400 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3653 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1401 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3654 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1402 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3655 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1403 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3671 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1404 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3672 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1405 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3656 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1406 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3657 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1407 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3658 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1408 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3673 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1409 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3674 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1410 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3675 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1411 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3676 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1412 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3677 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1413 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3678 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1414 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3679 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1415 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3659 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1416 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3660 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1417 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3661 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1418 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_579_fu_13987_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3680 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1419 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3681 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1420 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3662 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1421 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3663 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1422 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3664 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1423 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3682 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1424 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3683 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1425 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3665 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1426 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3666 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1427 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3667 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1428 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3684 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1429 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3685 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1430 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3686 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1431 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3687 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1432 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3688 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1433 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3689 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1434 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3690 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1435 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3668 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1436 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3669 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1437 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3670 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1438 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_598_fu_14032_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_598 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3691 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1439 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3692 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1440 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3671 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1441 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3672 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1442 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3673 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1443 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3693 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1444 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3694 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1445 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3674 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1446 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3675 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1447 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3676 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1448 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3695 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1449 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3696 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1450 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3697 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1451 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3698 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1452 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3699 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1453 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3700 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1454 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3701 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1455 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3677 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1456 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3678 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1457 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3679 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1458 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_617_fu_14120_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_617 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3702 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1459 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3703 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1460 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3680 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1461 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3681 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1462 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3682 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1463 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3704 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1464 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3705 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1465 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3683 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1466 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3684 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1467 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3685 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1468 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3706 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1469 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3707 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1470 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3708 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1471 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3709 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1472 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3710 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1473 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3711 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1474 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3712 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1475 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3686 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1476 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3687 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1477 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3688 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1478 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_636_fu_14171_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_636 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3713 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1479 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3714 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1480 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3689 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1481 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3690 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1482 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3691 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1483 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3715 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1484 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3716 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1485 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3692 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1486 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3693 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1487 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3694 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1488 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3717 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1489 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3718 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1490 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3719 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1491 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3720 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1492 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3721 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1493 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3722 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1494 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3723 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1495 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3695 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1496 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3696 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1497 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3697 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1498 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_655_fu_14272_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_655 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3724 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1499 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3725 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1500 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3698 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1501 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3699 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1502 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3700 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1503 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3726 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1504 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3727 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1505 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3701 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1506 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3702 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1507 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3703 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1508 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3728 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1509 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3729 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1510 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3730 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1511 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3731 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1512 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3732 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1513 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3733 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1514 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3734 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1515 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3704 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1516 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3705 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1517 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3706 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1518 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_674_fu_14305_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_674 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3735 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1519 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3736 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1520 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3707 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1521 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3708 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1522 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3709 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1523 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3737 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1524 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3738 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1525 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3710 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1526 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3711 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1527 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3712 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1528 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3739 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1529 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3740 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1530 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3741 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1531 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3742 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1532 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3743 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1533 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3744 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1534 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3745 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1535 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3713 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1536 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3714 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1537 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3715 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1538 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_693_fu_14441_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_693 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3746 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1539 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3747 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1540 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3716 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1541 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3717 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1542 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3718 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1543 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3748 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1544 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3749 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1545 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3719 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1546 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3720 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1547 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3721 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1548 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3750 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1549 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3751 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1550 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3752 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1551 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3753 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1552 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3754 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1553 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3755 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1554 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3756 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1555 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3722 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1556 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3723 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1557 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3724 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1558 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_712_fu_14603_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3757 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1559 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3758 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1560 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3725 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1561 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3726 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1562 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3727 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1563 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3759 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1564 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3760 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1565 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3728 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1566 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3729 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1567 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3730 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1568 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3761 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1569 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3762 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1570 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3763 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1571 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3764 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1572 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3765 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1573 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3766 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1574 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3767 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1575 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3731 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1576 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3732 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1577 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3733 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1578 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_731_fu_14819_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_731 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3768 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1579 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3769 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1580 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3734 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1581 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3735 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1582 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3736 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1583 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3770 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1584 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3771 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1585 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3737 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1586 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3738 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1587 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3739 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1588 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3772 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1589 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3773 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1590 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3774 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1591 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3775 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1592 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3776 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1593 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3777 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1594 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3778 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1595 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3740 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1596 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3741 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1597 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3742 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1598 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_750_fu_14980_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:154 VARIABLE add_ln154_750 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1672 BRAM 0 URAM 0}} dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_11s_36_1_0_U4190 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_10ns_36_1_0_U4191 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_7ns_36_1_0_U4183 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_10ns_36_1_0_U4188 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_10s_36_1_0_U4185 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_1_fu_964_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_11s_36_1_0_U4187 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_11s_36_1_0_U4186 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_1019_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_9s_36_1_0_U4184 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_11ns_36_1_0_U4192 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_10s_36_1_0_U4189 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_2_fu_1084_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_10s_36_1_0_U4193 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_9ns_36_1_0_U4194 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_9s_36_1_0_U4182 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_1136_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_4_fu_1148_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_7_fu_1154_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_10_fu_1160_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 26 BRAM 0 URAM 0}} multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:271 VARIABLE d_query LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:271 VARIABLE d_query_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:271 VARIABLE d_query_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:271 VARIABLE d_query_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:271 VARIABLE d_query_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:271 VARIABLE d_query_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:271 VARIABLE d_query_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:271 VARIABLE d_query_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:270 VARIABLE d_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:270 VARIABLE d_value_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:270 VARIABLE d_value_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:270 VARIABLE d_value_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:270 VARIABLE d_value_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:270 VARIABLE d_value_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:270 VARIABLE d_value_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:270 VARIABLE d_value_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME k_proj_0_U SOURCE :0 VARIABLE k_proj_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {66 20 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME q_proj_0_U SOURCE :0 VARIABLE q_proj_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {66 20 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME v_proj_0_U SOURCE :0 VARIABLE v_proj_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {66 20 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME k_proj_1_U SOURCE :0 VARIABLE k_proj_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {66 20 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME q_proj_1_U SOURCE :0 VARIABLE q_proj_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {66 20 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME v_proj_1_U SOURCE :0 VARIABLE v_proj_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {66 20 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_0_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_1_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_2_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_3_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_4_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_5_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_6_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_7_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_8_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_9_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_10_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_11_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_12_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_13_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_14_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_15_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_16_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_17_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_18_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:317 VARIABLE qk_mul_19_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME matr_out_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:276 VARIABLE matr_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME matr_out_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:276 VARIABLE matr_out_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME matr_out_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:276 VARIABLE matr_out_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME matr_out_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:276 VARIABLE matr_out_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 12218 BRAM 1760 URAM 0}} data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s {AREA {DSP 0 BRAM 0 URAM 0}} data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6 {AREA {DSP 0 BRAM 0 URAM 0}} data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7 {AREA {DSP 0 BRAM 0 URAM 0}} data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8 {AREA {DSP 0 BRAM 0 URAM 0}} read_stream_array_ap_fixed_16_6_5_3_0_4_s {AREA {DSP 0 BRAM 0 URAM 0}} lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s {AREA {DSP 24 BRAM 0 URAM 0}} lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3 {AREA {DSP 24 BRAM 0 URAM 0}} dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s {AREA {DSP 26 BRAM 0 URAM 0}} myproject {AREA {DSP 12218 BRAM 1760 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 9.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.5 seconds; current allocated memory: 2.269 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 225.54 MHz
Command       autosyn done; 97.79 sec.
Command     csynth_design done; 150.86 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 145.26 seconds. CPU system time: 3.48 seconds. Elapsed time: 150.86 seconds; current allocated memory: 2.047 GB.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all -setup 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: TB processing: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_test.cpp /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 2.25 sec.
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: TB processing: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/firmware/myproject.cpp /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 2.83 sec.
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.61 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.DependenceCheck.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 227.34 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 224.71 seconds. CPU system time: 2.52 seconds. Elapsed time: 227.34 seconds; current allocated memory: 12.473 MB.
Execute     source ./project.tcl 
Execute     source run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 45.98 sec.
Execute     cleanup_all 
Command     cleanup_all done; 1.09 sec.
