cpufreq: intel_pstate: Avoid division by 0 in min_perf_pct_min()

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-862.el7
Rebuild_CHGLOG: - [cpufreq] intel_pstate: Avoid division by 0 in min_perf_pct_min() (Prarit Bhargava) [1465349]
Rebuild_FUZZ: 92.44%
commit-author Rafael J. Wysocki <rafael.j.wysocki@intel.com>
commit 57caf4ec2b8bfbcb4f738ab5a12eedf3a8786045
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-862.el7/57caf4ec.failed

Commit c5a2ee7dde89 (cpufreq: intel_pstate: Active mode P-state
limits rework) incorrectly assumed that pstate.turbo_pstate would
always be nonzero for CPU0 in min_perf_pct_min() if
cpufreq_register_driver() had succeeded which may not be the case
in virtualized environments.

If that assumption doesn't hold, it leads to an early crash on boot
in intel_pstate_register_driver(), so add a sanity check to
min_perf_pct_min() to prevent the crash from happening.

Fixes: c5a2ee7dde89 (cpufreq: intel_pstate: Active mode P-state limits rework)
Reported-and-tested-by: Jongman Heo <jongman.heo@samsung.com>
	Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
(cherry picked from commit 57caf4ec2b8bfbcb4f738ab5a12eedf3a8786045)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/cpufreq/intel_pstate.c
diff --cc drivers/cpufreq/intel_pstate.c
index b6f8db18a31a,eb1158532de3..000000000000
--- a/drivers/cpufreq/intel_pstate.c
+++ b/drivers/cpufreq/intel_pstate.c
@@@ -541,40 -568,341 +541,271 @@@ static inline void update_turbo_state(v
  		 cpu->pstate.max_pstate == cpu->pstate.turbo_pstate);
  }
  
 -static int min_perf_pct_min(void)
 +static void intel_pstate_hwp_set(const struct cpumask *cpumask)
  {
++<<<<<<< HEAD
 +	int min, hw_min, max, hw_max, cpu, range, adj_range;
++=======
+ 	struct cpudata *cpu = all_cpu_data[0];
+ 	int turbo_pstate = cpu->pstate.turbo_pstate;
+ 
+ 	return turbo_pstate ?
+ 		DIV_ROUND_UP(cpu->pstate.min_pstate * 100, turbo_pstate) : 0;
+ }
+ 
+ static s16 intel_pstate_get_epb(struct cpudata *cpu_data)
+ {
+ 	u64 epb;
+ 	int ret;
+ 
+ 	if (!static_cpu_has(X86_FEATURE_EPB))
+ 		return -ENXIO;
+ 
+ 	ret = rdmsrl_on_cpu(cpu_data->cpu, MSR_IA32_ENERGY_PERF_BIAS, &epb);
+ 	if (ret)
+ 		return (s16)ret;
+ 
+ 	return (s16)(epb & 0x0f);
+ }
+ 
+ static s16 intel_pstate_get_epp(struct cpudata *cpu_data, u64 hwp_req_data)
+ {
+ 	s16 epp;
+ 
+ 	if (static_cpu_has(X86_FEATURE_HWP_EPP)) {
+ 		/*
+ 		 * When hwp_req_data is 0, means that caller didn't read
+ 		 * MSR_HWP_REQUEST, so need to read and get EPP.
+ 		 */
+ 		if (!hwp_req_data) {
+ 			epp = rdmsrl_on_cpu(cpu_data->cpu, MSR_HWP_REQUEST,
+ 					    &hwp_req_data);
+ 			if (epp)
+ 				return epp;
+ 		}
+ 		epp = (hwp_req_data >> 24) & 0xff;
+ 	} else {
+ 		/* When there is no EPP present, HWP uses EPB settings */
+ 		epp = intel_pstate_get_epb(cpu_data);
+ 	}
+ 
+ 	return epp;
+ }
+ 
+ static int intel_pstate_set_epb(int cpu, s16 pref)
+ {
+ 	u64 epb;
+ 	int ret;
+ 
+ 	if (!static_cpu_has(X86_FEATURE_EPB))
+ 		return -ENXIO;
+ 
+ 	ret = rdmsrl_on_cpu(cpu, MSR_IA32_ENERGY_PERF_BIAS, &epb);
+ 	if (ret)
+ 		return ret;
+ 
+ 	epb = (epb & ~0x0f) | pref;
+ 	wrmsrl_on_cpu(cpu, MSR_IA32_ENERGY_PERF_BIAS, epb);
+ 
+ 	return 0;
+ }
+ 
+ /*
+  * EPP/EPB display strings corresponding to EPP index in the
+  * energy_perf_strings[]
+  *	index		String
+  *-------------------------------------
+  *	0		default
+  *	1		performance
+  *	2		balance_performance
+  *	3		balance_power
+  *	4		power
+  */
+ static const char * const energy_perf_strings[] = {
+ 	"default",
+ 	"performance",
+ 	"balance_performance",
+ 	"balance_power",
+ 	"power",
+ 	NULL
+ };
+ 
+ static int intel_pstate_get_energy_pref_index(struct cpudata *cpu_data)
+ {
+ 	s16 epp;
+ 	int index = -EINVAL;
+ 
+ 	epp = intel_pstate_get_epp(cpu_data, 0);
+ 	if (epp < 0)
+ 		return epp;
+ 
+ 	if (static_cpu_has(X86_FEATURE_HWP_EPP)) {
+ 		/*
+ 		 * Range:
+ 		 *	0x00-0x3F	:	Performance
+ 		 *	0x40-0x7F	:	Balance performance
+ 		 *	0x80-0xBF	:	Balance power
+ 		 *	0xC0-0xFF	:	Power
+ 		 * The EPP is a 8 bit value, but our ranges restrict the
+ 		 * value which can be set. Here only using top two bits
+ 		 * effectively.
+ 		 */
+ 		index = (epp >> 6) + 1;
+ 	} else if (static_cpu_has(X86_FEATURE_EPB)) {
+ 		/*
+ 		 * Range:
+ 		 *	0x00-0x03	:	Performance
+ 		 *	0x04-0x07	:	Balance performance
+ 		 *	0x08-0x0B	:	Balance power
+ 		 *	0x0C-0x0F	:	Power
+ 		 * The EPB is a 4 bit value, but our ranges restrict the
+ 		 * value which can be set. Here only using top two bits
+ 		 * effectively.
+ 		 */
+ 		index = (epp >> 2) + 1;
+ 	}
+ 
+ 	return index;
+ }
+ 
+ static int intel_pstate_set_energy_pref_index(struct cpudata *cpu_data,
+ 					      int pref_index)
+ {
+ 	int epp = -EINVAL;
+ 	int ret;
+ 
+ 	if (!pref_index)
+ 		epp = cpu_data->epp_default;
+ 
+ 	mutex_lock(&intel_pstate_limits_lock);
+ 
+ 	if (static_cpu_has(X86_FEATURE_HWP_EPP)) {
+ 		u64 value;
+ 
+ 		ret = rdmsrl_on_cpu(cpu_data->cpu, MSR_HWP_REQUEST, &value);
+ 		if (ret)
+ 			goto return_pref;
+ 
+ 		value &= ~GENMASK_ULL(31, 24);
+ 
+ 		/*
+ 		 * If epp is not default, convert from index into
+ 		 * energy_perf_strings to epp value, by shifting 6
+ 		 * bits left to use only top two bits in epp.
+ 		 * The resultant epp need to shifted by 24 bits to
+ 		 * epp position in MSR_HWP_REQUEST.
+ 		 */
+ 		if (epp == -EINVAL)
+ 			epp = (pref_index - 1) << 6;
+ 
+ 		value |= (u64)epp << 24;
+ 		ret = wrmsrl_on_cpu(cpu_data->cpu, MSR_HWP_REQUEST, value);
+ 	} else {
+ 		if (epp == -EINVAL)
+ 			epp = (pref_index - 1) << 2;
+ 		ret = intel_pstate_set_epb(cpu_data->cpu, epp);
+ 	}
+ return_pref:
+ 	mutex_unlock(&intel_pstate_limits_lock);
+ 
+ 	return ret;
+ }
+ 
+ static ssize_t show_energy_performance_available_preferences(
+ 				struct cpufreq_policy *policy, char *buf)
+ {
+ 	int i = 0;
+ 	int ret = 0;
+ 
+ 	while (energy_perf_strings[i] != NULL)
+ 		ret += sprintf(&buf[ret], "%s ", energy_perf_strings[i++]);
+ 
+ 	ret += sprintf(&buf[ret], "\n");
+ 
+ 	return ret;
+ }
+ 
+ cpufreq_freq_attr_ro(energy_performance_available_preferences);
+ 
+ static ssize_t store_energy_performance_preference(
+ 		struct cpufreq_policy *policy, const char *buf, size_t count)
+ {
+ 	struct cpudata *cpu_data = all_cpu_data[policy->cpu];
+ 	char str_preference[21];
+ 	int ret, i = 0;
+ 
+ 	ret = sscanf(buf, "%20s", str_preference);
+ 	if (ret != 1)
+ 		return -EINVAL;
+ 
+ 	while (energy_perf_strings[i] != NULL) {
+ 		if (!strcmp(str_preference, energy_perf_strings[i])) {
+ 			intel_pstate_set_energy_pref_index(cpu_data, i);
+ 			return count;
+ 		}
+ 		++i;
+ 	}
+ 
+ 	return -EINVAL;
+ }
+ 
+ static ssize_t show_energy_performance_preference(
+ 				struct cpufreq_policy *policy, char *buf)
+ {
+ 	struct cpudata *cpu_data = all_cpu_data[policy->cpu];
+ 	int preference;
+ 
+ 	preference = intel_pstate_get_energy_pref_index(cpu_data);
+ 	if (preference < 0)
+ 		return preference;
+ 
+ 	return  sprintf(buf, "%s\n", energy_perf_strings[preference]);
+ }
+ 
+ cpufreq_freq_attr_rw(energy_performance_preference);
+ 
+ static struct freq_attr *hwp_cpufreq_attrs[] = {
+ 	&energy_performance_preference,
+ 	&energy_performance_available_preferences,
+ 	NULL,
+ };
+ 
+ static void intel_pstate_hwp_set(unsigned int cpu)
+ {
+ 	struct cpudata *cpu_data = all_cpu_data[cpu];
+ 	int min, hw_min, max, hw_max;
++>>>>>>> 57caf4ec2b8b (cpufreq: intel_pstate: Avoid division by 0 in min_perf_pct_min())
  	u64 value, cap;
 -	s16 epp;
 -
 -	rdmsrl_on_cpu(cpu, MSR_HWP_CAPABILITIES, &cap);
 -	hw_min = HWP_LOWEST_PERF(cap);
 -	if (global.no_turbo)
 -		hw_max = HWP_GUARANTEED_PERF(cap);
 -	else
 -		hw_max = HWP_HIGHEST_PERF(cap);
 -
 -	max = fp_ext_toint(hw_max * cpu_data->max_perf);
 -	if (cpu_data->policy == CPUFREQ_POLICY_PERFORMANCE)
 -		min = max;
 -	else
 -		min = fp_ext_toint(hw_max * cpu_data->min_perf);
 -
 -	rdmsrl_on_cpu(cpu, MSR_HWP_REQUEST, &value);
 -
 -	value &= ~HWP_MIN_PERF(~0L);
 -	value |= HWP_MIN_PERF(min);
 -
 -	value &= ~HWP_MAX_PERF(~0L);
 -	value |= HWP_MAX_PERF(max);
 -
 -	if (cpu_data->epp_policy == cpu_data->policy)
 -		goto skip_epp;
 -
 -	cpu_data->epp_policy = cpu_data->policy;
 -
 -	if (cpu_data->epp_saved >= 0) {
 -		epp = cpu_data->epp_saved;
 -		cpu_data->epp_saved = -EINVAL;
 -		goto update_epp;
 -	}
  
 -	if (cpu_data->policy == CPUFREQ_POLICY_PERFORMANCE) {
 -		epp = intel_pstate_get_epp(cpu_data, value);
 -		cpu_data->epp_powersave = epp;
 -		/* If EPP read was failed, then don't try to write */
 -		if (epp < 0)
 -			goto skip_epp;
 -
 -		epp = 0;
 -	} else {
 -		/* skip setting EPP, when saved value is invalid */
 -		if (cpu_data->epp_powersave < 0)
 -			goto skip_epp;
 -
 -		/*
 -		 * No need to restore EPP when it is not zero. This
 -		 * means:
 -		 *  - Policy is not changed
 -		 *  - user has manually changed
 -		 *  - Error reading EPB
 -		 */
 -		epp = intel_pstate_get_epp(cpu_data, value);
 -		if (epp)
 -			goto skip_epp;
 -
 -		epp = cpu_data->epp_powersave;
 -	}
 -update_epp:
 -	if (static_cpu_has(X86_FEATURE_HWP_EPP)) {
 -		value &= ~GENMASK_ULL(31, 24);
 -		value |= (u64)epp << 24;
 -	} else {
 -		intel_pstate_set_epb(cpu, epp);
 +	for_each_cpu(cpu, cpumask) {
 +		rdmsrl_on_cpu(cpu, MSR_HWP_CAPABILITIES, &cap);
 +		hw_min = HWP_LOWEST_PERF(cap);
 +		if (limits->no_turbo)
 +			hw_max = HWP_GUARANTEED_PERF(cap);
 +		else
 +			hw_max = HWP_HIGHEST_PERF(cap);
 +		range = hw_max - hw_min;
 +
 +		rdmsrl_on_cpu(cpu, MSR_HWP_REQUEST, &value);
 +		adj_range = limits->min_perf_pct * range / 100;
 +		min = hw_min + adj_range;
 +		value &= ~HWP_MIN_PERF(~0L);
 +		value |= HWP_MIN_PERF(min);
 +
 +		adj_range = limits->max_perf_pct * range / 100;
 +		max = hw_min + adj_range;
 +
 +		value &= ~HWP_MAX_PERF(~0L);
 +		value |= HWP_MAX_PERF(max);
 +		wrmsrl_on_cpu(cpu, MSR_HWP_REQUEST, value);
  	}
 -skip_epp:
 -	wrmsrl_on_cpu(cpu, MSR_HWP_REQUEST, value);
 -}
 -
 -static int intel_pstate_hwp_save_state(struct cpufreq_policy *policy)
 -{
 -	struct cpudata *cpu_data = all_cpu_data[policy->cpu];
 -
 -	if (!hwp_active)
 -		return 0;
 -
 -	cpu_data->epp_saved = intel_pstate_get_epp(cpu_data, 0);
 -
 -	return 0;
 -}
 -
 -static int intel_pstate_resume(struct cpufreq_policy *policy)
 -{
 -	if (!hwp_active)
 -		return 0;
 -
 -	mutex_lock(&intel_pstate_limits_lock);
 -
 -	all_cpu_data[policy->cpu]->epp_policy = 0;
 -	intel_pstate_hwp_set(policy->cpu);
 -
 -	mutex_unlock(&intel_pstate_limits_lock);
 -
 -	return 0;
  }
  
 -static void intel_pstate_update_policies(void)
 +static void intel_pstate_hwp_set_online_cpus(void)
  {
 -	int cpu;
 -
 -	for_each_possible_cpu(cpu)
 -		cpufreq_update_policy(cpu);
 +	get_online_cpus();
 +	intel_pstate_hwp_set(cpu_online_mask);
 +	put_online_cpus();
  }
  
  /************************** debugfs begin ************************/
* Unmerged path drivers/cpufreq/intel_pstate.c
