-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_mq_pointer_table_500_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mq_pointerUpdFifo_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    mq_pointerUpdFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_pointerUpdFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_pointerUpdFifo_empty_n : IN STD_LOGIC;
    mq_pointerUpdFifo_read : OUT STD_LOGIC;
    mq_pointerReqFifo_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    mq_pointerReqFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_pointerReqFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_pointerReqFifo_empty_n : IN STD_LOGIC;
    mq_pointerReqFifo_read : OUT STD_LOGIC;
    mq_pointerRspFifo_din : OUT STD_LOGIC_VECTOR (47 downto 0);
    mq_pointerRspFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_pointerRspFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_pointerRspFifo_full_n : IN STD_LOGIC;
    mq_pointerRspFifo_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_mq_pointer_table_500_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv64_30 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_76_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_i_reg_428 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln146_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op38_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal tmp_i_reg_428_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln146_reg_461 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln146_reg_461_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_476 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_476_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op94_write_state4 : BOOLEAN;
    signal mq_isLocked_load_reg_453 : STD_LOGIC_VECTOR (0 downto 0);
    signal mq_isLocked_load_reg_453_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op101_write_state4 : BOOLEAN;
    signal mq_wait_load_reg_457 : STD_LOGIC_VECTOR (0 downto 0);
    signal mq_wait_load_reg_457_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op108_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal mq_lockedKey_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mq_isLocked : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ptr_table_head_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal ptr_table_head_V_ce0 : STD_LOGIC;
    signal ptr_table_head_V_we0 : STD_LOGIC;
    signal ptr_table_head_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ptr_table_head_V_ce1 : STD_LOGIC;
    signal ptr_table_head_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptr_table_tail_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal ptr_table_tail_V_ce0 : STD_LOGIC;
    signal ptr_table_tail_V_we0 : STD_LOGIC;
    signal ptr_table_tail_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ptr_table_tail_V_ce1 : STD_LOGIC;
    signal ptr_table_tail_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptr_table_valid_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal ptr_table_valid_ce0 : STD_LOGIC;
    signal ptr_table_valid_we0 : STD_LOGIC;
    signal ptr_table_valid_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ptr_table_valid_ce1 : STD_LOGIC;
    signal ptr_table_valid_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mq_wait : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal mq_request_key_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mq_pointerUpdFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mq_pointerReqFifo_blk_n : STD_LOGIC;
    signal mq_pointerRspFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_i_reg_428_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal udpate_key_V_fu_234_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal udpate_key_V_reg_432 : STD_LOGIC_VECTOR (15 downto 0);
    signal udpate_entry_head_V_reg_438 : STD_LOGIC_VECTOR (15 downto 0);
    signal udpate_entry_tail_V_reg_443 : STD_LOGIC_VECTOR (15 downto 0);
    signal udpate_entry_valid_reg_448 : STD_LOGIC_VECTOR (0 downto 0);
    signal mq_isLocked_load_load_fu_270_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mq_wait_load_load_fu_280_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mq_request_key_V_load_reg_465 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln148_fu_294_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln148_reg_470 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_304_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln541_fu_348_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_4_fu_365_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_6_fu_371_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_5_fu_377_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln1019_fu_354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_254_nbreadreq_fu_90_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln155_fu_393_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln155_1_fu_408_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln167_fu_423_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal xor_ln146_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_131_i_fu_383_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_133_i_fu_398_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_132_i_fu_413_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_413 : BOOLEAN;
    signal ap_condition_418 : BOOLEAN;
    signal ap_condition_421 : BOOLEAN;
    signal ap_condition_412 : BOOLEAN;
    signal ap_condition_430 : BOOLEAN;
    signal ap_condition_434 : BOOLEAN;
    signal ap_condition_427 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component rocev2_top_mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component rocev2_top_mq_pointer_table_500_s_ptr_table_valid_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    ptr_table_head_V_U : component rocev2_top_mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ptr_table_head_V_address0,
        ce0 => ptr_table_head_V_ce0,
        we0 => ptr_table_head_V_we0,
        d0 => udpate_entry_head_V_reg_438,
        address1 => ptr_table_head_V_address1,
        ce1 => ptr_table_head_V_ce1,
        q1 => ptr_table_head_V_q1);

    ptr_table_tail_V_U : component rocev2_top_mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ptr_table_tail_V_address0,
        ce0 => ptr_table_tail_V_ce0,
        we0 => ptr_table_tail_V_we0,
        d0 => udpate_entry_tail_V_reg_443,
        address1 => ptr_table_tail_V_address1,
        ce1 => ptr_table_tail_V_ce1,
        q1 => ptr_table_tail_V_q1);

    ptr_table_valid_U : component rocev2_top_mq_pointer_table_500_s_ptr_table_valid_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ptr_table_valid_address0,
        ce0 => ptr_table_valid_ce0,
        we0 => ptr_table_valid_we0,
        d0 => udpate_entry_valid_reg_448,
        address1 => ptr_table_valid_address1,
        ce1 => ptr_table_valid_ce1,
        q1 => ptr_table_valid_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    mq_isLocked_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_428 = ap_const_lv1_1) and (icmp_ln1019_fu_354_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                mq_isLocked <= ap_const_lv1_0;
            elsif ((((or_ln146_fu_284_p2 = ap_const_lv1_0) and (tmp_i_reg_428 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_fu_304_p3 = ap_const_lv1_1) and (mq_isLocked_load_load_fu_270_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln146_fu_284_p2 = ap_const_lv1_1) and (tmp_i_reg_428 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (mq_wait_load_load_fu_280_p1 = ap_const_lv1_1) and (mq_isLocked_load_load_fu_270_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                mq_isLocked <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    mq_lockedKey_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_413)) then
                if (((or_ln146_fu_284_p2 = ap_const_lv1_1) and (mq_wait_load_load_fu_280_p1 = ap_const_lv1_1))) then 
                    mq_lockedKey_V <= mq_request_key_V;
                elsif (((or_ln146_fu_284_p2 = ap_const_lv1_0) and (tmp_fu_304_p3 = ap_const_lv1_1))) then 
                    mq_lockedKey_V <= trunc_ln148_fu_294_p1;
                end if;
            end if; 
        end if;
    end process;

    mq_wait_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_412)) then
                if ((ap_const_boolean_1 = ap_condition_421)) then 
                    mq_wait <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_418)) then 
                    mq_wait <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mq_isLocked_load_reg_453 <= mq_isLocked;
                tmp_i_reg_428 <= tmp_i_nbreadreq_fu_76_p3;
                tmp_i_reg_428_pp0_iter1_reg <= tmp_i_reg_428;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                mq_isLocked_load_reg_453_pp0_iter2_reg <= mq_isLocked_load_reg_453;
                mq_wait_load_reg_457_pp0_iter2_reg <= mq_wait_load_reg_457;
                or_ln146_reg_461_pp0_iter2_reg <= or_ln146_reg_461;
                tmp_i_reg_428_pp0_iter2_reg <= tmp_i_reg_428_pp0_iter1_reg;
                tmp_reg_476_pp0_iter2_reg <= tmp_reg_476;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln146_fu_284_p2 = ap_const_lv1_0) and (tmp_i_reg_428 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mq_request_key_V <= trunc_ln148_fu_294_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_428 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mq_request_key_V_load_reg_465 <= mq_request_key_V;
                mq_wait_load_reg_457 <= mq_wait;
                or_ln146_reg_461 <= or_ln146_fu_284_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln146_fu_284_p2 = ap_const_lv1_0) and (tmp_i_reg_428 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_476 <= mq_pointerReqFifo_dout(16 downto 16);
                trunc_ln148_reg_470 <= trunc_ln148_fu_294_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                udpate_entry_head_V_reg_438 <= mq_pointerUpdFifo_dout(31 downto 16);
                udpate_entry_tail_V_reg_443 <= mq_pointerUpdFifo_dout(47 downto 32);
                udpate_entry_valid_reg_448 <= mq_pointerUpdFifo_dout(48 downto 48);
                udpate_key_V_reg_432 <= udpate_key_V_fu_234_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, mq_pointerUpdFifo_empty_n, tmp_i_nbreadreq_fu_76_p3, ap_done_reg, mq_pointerReqFifo_empty_n, ap_predicate_op38_read_state2, mq_pointerRspFifo_full_n, ap_predicate_op94_write_state4, ap_predicate_op101_write_state4, ap_predicate_op108_write_state4)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op38_read_state2 = ap_const_boolean_1) and (mq_pointerReqFifo_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (mq_pointerUpdFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op94_write_state4 = ap_const_boolean_1) and (mq_pointerRspFifo_full_n = ap_const_logic_0)) or ((mq_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op108_write_state4 = ap_const_boolean_1)) or ((mq_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op101_write_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, mq_pointerUpdFifo_empty_n, tmp_i_nbreadreq_fu_76_p3, ap_done_reg, mq_pointerReqFifo_empty_n, ap_predicate_op38_read_state2, mq_pointerRspFifo_full_n, ap_predicate_op94_write_state4, ap_predicate_op101_write_state4, ap_predicate_op108_write_state4)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op38_read_state2 = ap_const_boolean_1) and (mq_pointerReqFifo_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (mq_pointerUpdFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op94_write_state4 = ap_const_boolean_1) and (mq_pointerRspFifo_full_n = ap_const_logic_0)) or ((mq_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op108_write_state4 = ap_const_boolean_1)) or ((mq_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op101_write_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, mq_pointerUpdFifo_empty_n, tmp_i_nbreadreq_fu_76_p3, ap_done_reg, mq_pointerReqFifo_empty_n, ap_predicate_op38_read_state2, mq_pointerRspFifo_full_n, ap_predicate_op94_write_state4, ap_predicate_op101_write_state4, ap_predicate_op108_write_state4)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op38_read_state2 = ap_const_boolean_1) and (mq_pointerReqFifo_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (mq_pointerUpdFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op94_write_state4 = ap_const_boolean_1) and (mq_pointerRspFifo_full_n = ap_const_logic_0)) or ((mq_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op108_write_state4 = ap_const_boolean_1)) or ((mq_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op101_write_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(mq_pointerUpdFifo_empty_n, tmp_i_nbreadreq_fu_76_p3, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (mq_pointerUpdFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(mq_pointerReqFifo_empty_n, ap_predicate_op38_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op38_read_state2 = ap_const_boolean_1) and (mq_pointerReqFifo_empty_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter3_assign_proc : process(mq_pointerRspFifo_full_n, ap_predicate_op94_write_state4, ap_predicate_op101_write_state4, ap_predicate_op108_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter3 <= (((ap_predicate_op94_write_state4 = ap_const_boolean_1) and (mq_pointerRspFifo_full_n = ap_const_logic_0)) or ((mq_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op108_write_state4 = ap_const_boolean_1)) or ((mq_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op101_write_state4 = ap_const_boolean_1)));
    end process;


    ap_condition_412_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_428, ap_block_pp0_stage0_11001)
    begin
                ap_condition_412 <= ((tmp_i_reg_428 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_413_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_428, ap_block_pp0_stage0_11001, mq_isLocked_load_load_fu_270_p1)
    begin
                ap_condition_413 <= ((tmp_i_reg_428 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (mq_isLocked_load_load_fu_270_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_418_assign_proc : process(or_ln146_fu_284_p2, mq_isLocked_load_load_fu_270_p1, tmp_fu_304_p3)
    begin
                ap_condition_418 <= ((or_ln146_fu_284_p2 = ap_const_lv1_0) and (tmp_fu_304_p3 = ap_const_lv1_1) and (mq_isLocked_load_load_fu_270_p1 = ap_const_lv1_1));
    end process;


    ap_condition_421_assign_proc : process(or_ln146_fu_284_p2, mq_isLocked_load_load_fu_270_p1, mq_wait_load_load_fu_280_p1)
    begin
                ap_condition_421 <= ((or_ln146_fu_284_p2 = ap_const_lv1_1) and (mq_wait_load_load_fu_280_p1 = ap_const_lv1_1) and (mq_isLocked_load_load_fu_270_p1 = ap_const_lv1_0));
    end process;


    ap_condition_427_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, tmp_i_reg_428_pp0_iter1_reg)
    begin
                ap_condition_427 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_i_reg_428_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_430_assign_proc : process(or_ln146_reg_461, tmp_reg_476, mq_isLocked_load_reg_453)
    begin
                ap_condition_430 <= ((mq_isLocked_load_reg_453 = ap_const_lv1_0) and (tmp_reg_476 = ap_const_lv1_1) and (or_ln146_reg_461 = ap_const_lv1_0));
    end process;


    ap_condition_434_assign_proc : process(or_ln146_reg_461, mq_isLocked_load_reg_453, mq_wait_load_reg_457)
    begin
                ap_condition_434 <= ((mq_isLocked_load_reg_453 = ap_const_lv1_0) and (or_ln146_reg_461 = ap_const_lv1_1) and (mq_wait_load_reg_457 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op101_write_state4_assign_proc : process(tmp_i_reg_428_pp0_iter2_reg, or_ln146_reg_461_pp0_iter2_reg, tmp_reg_476_pp0_iter2_reg, mq_isLocked_load_reg_453_pp0_iter2_reg)
    begin
                ap_predicate_op101_write_state4 <= ((mq_isLocked_load_reg_453_pp0_iter2_reg = ap_const_lv1_0) and (tmp_reg_476_pp0_iter2_reg = ap_const_lv1_1) and (or_ln146_reg_461_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_428_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op108_write_state4_assign_proc : process(tmp_i_reg_428_pp0_iter2_reg, or_ln146_reg_461_pp0_iter2_reg, mq_isLocked_load_reg_453_pp0_iter2_reg, mq_wait_load_reg_457_pp0_iter2_reg)
    begin
                ap_predicate_op108_write_state4 <= ((mq_isLocked_load_reg_453_pp0_iter2_reg = ap_const_lv1_0) and (or_ln146_reg_461_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_428_pp0_iter2_reg = ap_const_lv1_0) and (mq_wait_load_reg_457_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op38_read_state2_assign_proc : process(tmp_i_reg_428, or_ln146_fu_284_p2)
    begin
                ap_predicate_op38_read_state2 <= ((or_ln146_fu_284_p2 = ap_const_lv1_0) and (tmp_i_reg_428 = ap_const_lv1_0));
    end process;


    ap_predicate_op94_write_state4_assign_proc : process(tmp_i_reg_428_pp0_iter2_reg, or_ln146_reg_461_pp0_iter2_reg, tmp_reg_476_pp0_iter2_reg)
    begin
                ap_predicate_op94_write_state4 <= ((tmp_reg_476_pp0_iter2_reg = ap_const_lv1_0) and (or_ln146_reg_461_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_428_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1019_fu_354_p2 <= "1" when (mq_lockedKey_V = udpate_key_V_reg_432) else "0";
    mq_isLocked_load_load_fu_270_p1 <= mq_isLocked;

    mq_pointerReqFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, mq_pointerReqFifo_empty_n, ap_predicate_op38_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op38_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mq_pointerReqFifo_blk_n <= mq_pointerReqFifo_empty_n;
        else 
            mq_pointerReqFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mq_pointerReqFifo_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op38_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op38_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            mq_pointerReqFifo_read <= ap_const_logic_1;
        else 
            mq_pointerReqFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    mq_pointerRspFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, mq_pointerRspFifo_full_n, ap_predicate_op94_write_state4, ap_predicate_op101_write_state4, ap_predicate_op108_write_state4, ap_block_pp0_stage0)
    begin
        if ((((ap_predicate_op94_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op108_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op101_write_state4 = ap_const_boolean_1)))) then 
            mq_pointerRspFifo_blk_n <= mq_pointerRspFifo_full_n;
        else 
            mq_pointerRspFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mq_pointerRspFifo_din_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op94_write_state4, ap_predicate_op101_write_state4, ap_predicate_op108_write_state4, zext_ln155_fu_393_p1, ap_block_pp0_stage0_01001, zext_ln155_1_fu_408_p1, zext_ln167_fu_423_p1)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((ap_predicate_op108_write_state4 = ap_const_boolean_1)) then 
                mq_pointerRspFifo_din <= zext_ln167_fu_423_p1;
            elsif ((ap_predicate_op101_write_state4 = ap_const_boolean_1)) then 
                mq_pointerRspFifo_din <= zext_ln155_1_fu_408_p1;
            elsif ((ap_predicate_op94_write_state4 = ap_const_boolean_1)) then 
                mq_pointerRspFifo_din <= zext_ln155_fu_393_p1;
            else 
                mq_pointerRspFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            mq_pointerRspFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mq_pointerRspFifo_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op94_write_state4, ap_predicate_op101_write_state4, ap_predicate_op108_write_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op94_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op108_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op101_write_state4 = ap_const_boolean_1)))) then 
            mq_pointerRspFifo_write <= ap_const_logic_1;
        else 
            mq_pointerRspFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    mq_pointerUpdFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, mq_pointerUpdFifo_empty_n, tmp_i_nbreadreq_fu_76_p3, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (tmp_i_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mq_pointerUpdFifo_blk_n <= mq_pointerUpdFifo_empty_n;
        else 
            mq_pointerUpdFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mq_pointerUpdFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_76_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_i_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            mq_pointerUpdFifo_read <= ap_const_logic_1;
        else 
            mq_pointerUpdFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    mq_wait_load_load_fu_280_p1 <= mq_wait;
    or_ln146_fu_284_p2 <= (xor_ln146_fu_274_p2 or mq_wait);
    ptr_table_head_V_address0 <= zext_ln541_fu_348_p1(9 - 1 downto 0);

    ptr_table_head_V_address1_assign_proc : process(or_ln146_reg_461, tmp_reg_476, zext_ln541_4_fu_365_p1, zext_ln541_6_fu_371_p1, zext_ln541_5_fu_377_p1, ap_condition_430, ap_condition_434, ap_condition_427)
    begin
        if ((ap_const_boolean_1 = ap_condition_427)) then
            if ((ap_const_boolean_1 = ap_condition_434)) then 
                ptr_table_head_V_address1 <= zext_ln541_5_fu_377_p1(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_430)) then 
                ptr_table_head_V_address1 <= zext_ln541_6_fu_371_p1(9 - 1 downto 0);
            elsif (((tmp_reg_476 = ap_const_lv1_0) and (or_ln146_reg_461 = ap_const_lv1_0))) then 
                ptr_table_head_V_address1 <= zext_ln541_4_fu_365_p1(9 - 1 downto 0);
            else 
                ptr_table_head_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            ptr_table_head_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    ptr_table_head_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ptr_table_head_V_ce0 <= ap_const_logic_1;
        else 
            ptr_table_head_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ptr_table_head_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln146_reg_461, tmp_reg_476, mq_isLocked_load_reg_453, mq_wait_load_reg_457, ap_block_pp0_stage0_11001, tmp_i_reg_428_pp0_iter1_reg)
    begin
        if ((((mq_isLocked_load_reg_453 = ap_const_lv1_0) and (or_ln146_reg_461 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_i_reg_428_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (mq_wait_load_reg_457 = ap_const_lv1_1)) or ((mq_isLocked_load_reg_453 = ap_const_lv1_0) and (tmp_reg_476 = ap_const_lv1_1) and (or_ln146_reg_461 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_i_reg_428_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_reg_476 = ap_const_lv1_0) and (or_ln146_reg_461 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_i_reg_428_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ptr_table_head_V_ce1 <= ap_const_logic_1;
        else 
            ptr_table_head_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ptr_table_head_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_428, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_i_reg_428 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ptr_table_head_V_we0 <= ap_const_logic_1;
        else 
            ptr_table_head_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ptr_table_tail_V_address0 <= zext_ln541_fu_348_p1(9 - 1 downto 0);

    ptr_table_tail_V_address1_assign_proc : process(or_ln146_reg_461, tmp_reg_476, zext_ln541_4_fu_365_p1, zext_ln541_6_fu_371_p1, zext_ln541_5_fu_377_p1, ap_condition_430, ap_condition_434, ap_condition_427)
    begin
        if ((ap_const_boolean_1 = ap_condition_427)) then
            if ((ap_const_boolean_1 = ap_condition_434)) then 
                ptr_table_tail_V_address1 <= zext_ln541_5_fu_377_p1(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_430)) then 
                ptr_table_tail_V_address1 <= zext_ln541_6_fu_371_p1(9 - 1 downto 0);
            elsif (((tmp_reg_476 = ap_const_lv1_0) and (or_ln146_reg_461 = ap_const_lv1_0))) then 
                ptr_table_tail_V_address1 <= zext_ln541_4_fu_365_p1(9 - 1 downto 0);
            else 
                ptr_table_tail_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            ptr_table_tail_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    ptr_table_tail_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ptr_table_tail_V_ce0 <= ap_const_logic_1;
        else 
            ptr_table_tail_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ptr_table_tail_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln146_reg_461, tmp_reg_476, mq_isLocked_load_reg_453, mq_wait_load_reg_457, ap_block_pp0_stage0_11001, tmp_i_reg_428_pp0_iter1_reg)
    begin
        if ((((mq_isLocked_load_reg_453 = ap_const_lv1_0) and (or_ln146_reg_461 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_i_reg_428_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (mq_wait_load_reg_457 = ap_const_lv1_1)) or ((mq_isLocked_load_reg_453 = ap_const_lv1_0) and (tmp_reg_476 = ap_const_lv1_1) and (or_ln146_reg_461 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_i_reg_428_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_reg_476 = ap_const_lv1_0) and (or_ln146_reg_461 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_i_reg_428_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ptr_table_tail_V_ce1 <= ap_const_logic_1;
        else 
            ptr_table_tail_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ptr_table_tail_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_428, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_i_reg_428 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ptr_table_tail_V_we0 <= ap_const_logic_1;
        else 
            ptr_table_tail_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ptr_table_valid_address0 <= zext_ln541_fu_348_p1(9 - 1 downto 0);

    ptr_table_valid_address1_assign_proc : process(or_ln146_reg_461, tmp_reg_476, zext_ln541_4_fu_365_p1, zext_ln541_6_fu_371_p1, zext_ln541_5_fu_377_p1, ap_condition_430, ap_condition_434, ap_condition_427)
    begin
        if ((ap_const_boolean_1 = ap_condition_427)) then
            if ((ap_const_boolean_1 = ap_condition_434)) then 
                ptr_table_valid_address1 <= zext_ln541_5_fu_377_p1(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_430)) then 
                ptr_table_valid_address1 <= zext_ln541_6_fu_371_p1(9 - 1 downto 0);
            elsif (((tmp_reg_476 = ap_const_lv1_0) and (or_ln146_reg_461 = ap_const_lv1_0))) then 
                ptr_table_valid_address1 <= zext_ln541_4_fu_365_p1(9 - 1 downto 0);
            else 
                ptr_table_valid_address1 <= "XXXXXXXXX";
            end if;
        else 
            ptr_table_valid_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    ptr_table_valid_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ptr_table_valid_ce0 <= ap_const_logic_1;
        else 
            ptr_table_valid_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ptr_table_valid_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln146_reg_461, tmp_reg_476, mq_isLocked_load_reg_453, mq_wait_load_reg_457, ap_block_pp0_stage0_11001, tmp_i_reg_428_pp0_iter1_reg)
    begin
        if ((((mq_isLocked_load_reg_453 = ap_const_lv1_0) and (or_ln146_reg_461 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_i_reg_428_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (mq_wait_load_reg_457 = ap_const_lv1_1)) or ((mq_isLocked_load_reg_453 = ap_const_lv1_0) and (tmp_reg_476 = ap_const_lv1_1) and (or_ln146_reg_461 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_i_reg_428_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_reg_476 = ap_const_lv1_0) and (or_ln146_reg_461 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_i_reg_428_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ptr_table_valid_ce1 <= ap_const_logic_1;
        else 
            ptr_table_valid_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ptr_table_valid_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_428, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_i_reg_428 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ptr_table_valid_we0 <= ap_const_logic_1;
        else 
            ptr_table_valid_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_131_i_fu_383_p4 <= ((ptr_table_valid_q1 & ptr_table_tail_V_q1) & ptr_table_head_V_q1);
    tmp_132_i_fu_413_p4 <= ((ptr_table_valid_q1 & ptr_table_tail_V_q1) & ptr_table_head_V_q1);
    tmp_133_i_fu_398_p4 <= ((ptr_table_valid_q1 & ptr_table_tail_V_q1) & ptr_table_head_V_q1);
    tmp_fu_304_p3 <= mq_pointerReqFifo_dout(16 downto 16);
    tmp_i_254_nbreadreq_fu_90_p3 <= (0=>(mq_pointerReqFifo_empty_n), others=>'-');
    tmp_i_nbreadreq_fu_76_p3 <= (0=>(mq_pointerUpdFifo_empty_n), others=>'-');
    trunc_ln148_fu_294_p1 <= mq_pointerReqFifo_dout(16 - 1 downto 0);
    udpate_key_V_fu_234_p1 <= mq_pointerUpdFifo_dout(16 - 1 downto 0);
    xor_ln146_fu_274_p2 <= (tmp_i_254_nbreadreq_fu_90_p3 xor ap_const_lv1_1);
    zext_ln155_1_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_133_i_fu_398_p4),48));
    zext_ln155_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_131_i_fu_383_p4),48));
    zext_ln167_fu_423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_132_i_fu_413_p4),48));
    zext_ln541_4_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln148_reg_470),64));
    zext_ln541_5_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mq_request_key_V_load_reg_465),64));
    zext_ln541_6_fu_371_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln148_reg_470),64));
    zext_ln541_fu_348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(udpate_key_V_reg_432),64));
end behav;
