
SAMGELHEALERS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000052fc  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004052fc  004052fc  000152fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000085c  20000000  00405304  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000005d4  2000085c  00405b60  0002085c  2**2
                  ALLOC
  4 .stack        00003000  20000e30  00406134  0002085c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0002085c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020886  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000c832  00000000  00000000  000208df  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001ef6  00000000  00000000  0002d111  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006d84  00000000  00000000  0002f007  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c00  00000000  00000000  00035d8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ae0  00000000  00000000  0003698b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013997  00000000  00000000  0003746b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000d8d5  00000000  00000000  0004ae02  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0004cc19  00000000  00000000  000586d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000039d4  00000000  00000000  000a52f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003e30 	.word	0x20003e30
  400004:	004021bd 	.word	0x004021bd
  400008:	00402285 	.word	0x00402285
  40000c:	00402285 	.word	0x00402285
  400010:	00402285 	.word	0x00402285
  400014:	00402285 	.word	0x00402285
  400018:	00402285 	.word	0x00402285
	...
  40002c:	00402285 	.word	0x00402285
  400030:	00402285 	.word	0x00402285
  400034:	00000000 	.word	0x00000000
  400038:	00402285 	.word	0x00402285
  40003c:	00402845 	.word	0x00402845
  400040:	00402285 	.word	0x00402285
  400044:	00402285 	.word	0x00402285
  400048:	00402285 	.word	0x00402285
  40004c:	00402285 	.word	0x00402285
  400050:	00402285 	.word	0x00402285
  400054:	00402285 	.word	0x00402285
  400058:	00402285 	.word	0x00402285
  40005c:	00000000 	.word	0x00000000
  400060:	00402285 	.word	0x00402285
  400064:	00402285 	.word	0x00402285
  400068:	00000000 	.word	0x00000000
  40006c:	00400bbd 	.word	0x00400bbd
  400070:	00400bd5 	.word	0x00400bd5
  400074:	00000000 	.word	0x00000000
  400078:	00402285 	.word	0x00402285
  40007c:	00402285 	.word	0x00402285
	...
  400088:	00402285 	.word	0x00402285
  40008c:	00402285 	.word	0x00402285
  400090:	00402285 	.word	0x00402285
  400094:	00402285 	.word	0x00402285
  400098:	00402285 	.word	0x00402285
  40009c:	00402285 	.word	0x00402285
  4000a0:	00402285 	.word	0x00402285
  4000a4:	00402285 	.word	0x00402285
	...
  4000b4:	00402285 	.word	0x00402285
  4000b8:	00402285 	.word	0x00402285
  4000bc:	00402285 	.word	0x00402285
  4000c0:	00402285 	.word	0x00402285
  4000c4:	00402285 	.word	0x00402285
  4000c8:	00402285 	.word	0x00402285

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000085c 	.word	0x2000085c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00405304 	.word	0x00405304

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4908      	ldr	r1, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4808      	ldr	r0, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	20000860 	.word	0x20000860
  40011c:	00405304 	.word	0x00405304
  400120:	00405304 	.word	0x00405304
  400124:	00000000 	.word	0x00000000

00400128 <CBuffGetRxBytes>:

 #include <asf.h>
 #include "cBuff.h"

  uint32_t CBuffGetRxBytes(struct cBuff_t *cbuff)
 {
  400128:	b480      	push	{r7}
  40012a:	b085      	sub	sp, #20
  40012c:	af00      	add	r7, sp, #0
  40012e:	6078      	str	r0, [r7, #4]
	uint32_t recvdBytes;

	if(cbuff->wPtr>cbuff->rPtr)
  400130:	687b      	ldr	r3, [r7, #4]
  400132:	f893 2065 	ldrb.w	r2, [r3, #101]	; 0x65
  400136:	687b      	ldr	r3, [r7, #4]
  400138:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
  40013c:	429a      	cmp	r2, r3
  40013e:	d909      	bls.n	400154 <CBuffGetRxBytes+0x2c>
	{
		recvdBytes = (cbuff->wPtr - cbuff->rPtr);
  400140:	687b      	ldr	r3, [r7, #4]
  400142:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
  400146:	461a      	mov	r2, r3
  400148:	687b      	ldr	r3, [r7, #4]
  40014a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
  40014e:	1ad3      	subs	r3, r2, r3
  400150:	60fb      	str	r3, [r7, #12]
  400152:	e014      	b.n	40017e <CBuffGetRxBytes+0x56>
	}
	else if(cbuff->wPtr<cbuff->rPtr)
  400154:	687b      	ldr	r3, [r7, #4]
  400156:	f893 2065 	ldrb.w	r2, [r3, #101]	; 0x65
  40015a:	687b      	ldr	r3, [r7, #4]
  40015c:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
  400160:	429a      	cmp	r2, r3
  400162:	d20a      	bcs.n	40017a <CBuffGetRxBytes+0x52>
	{
		recvdBytes = (CBUFF_SIZE - cbuff->rPtr) + cbuff->wPtr;
  400164:	687b      	ldr	r3, [r7, #4]
  400166:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
  40016a:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
  40016e:	687a      	ldr	r2, [r7, #4]
  400170:	f892 2065 	ldrb.w	r2, [r2, #101]	; 0x65
  400174:	4413      	add	r3, r2
  400176:	60fb      	str	r3, [r7, #12]
  400178:	e001      	b.n	40017e <CBuffGetRxBytes+0x56>
	}
	else
	{
		recvdBytes = 0;
  40017a:	2300      	movs	r3, #0
  40017c:	60fb      	str	r3, [r7, #12]
	}
	return recvdBytes;
  40017e:	68fb      	ldr	r3, [r7, #12]
 }
  400180:	4618      	mov	r0, r3
  400182:	3714      	adds	r7, #20
  400184:	46bd      	mov	sp, r7
  400186:	bc80      	pop	{r7}
  400188:	4770      	bx	lr
  40018a:	bf00      	nop

0040018c <CBuffReadByte>:
 
 CBUFF_TYPE CBuffReadByte(struct cBuff_t *cbuff)
 {
  40018c:	b480      	push	{r7}
  40018e:	b085      	sub	sp, #20
  400190:	af00      	add	r7, sp, #0
  400192:	6078      	str	r0, [r7, #4]
	}
	else
	{
		cbuff->rPtr = (cbuff->rPtr+1)%CBUFF_SIZE;
	}*/
	retVal = cbuff->buff[cbuff->rPtr++];
  400194:	687b      	ldr	r3, [r7, #4]
  400196:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
  40019a:	1c5a      	adds	r2, r3, #1
  40019c:	b2d1      	uxtb	r1, r2
  40019e:	687a      	ldr	r2, [r7, #4]
  4001a0:	f882 1064 	strb.w	r1, [r2, #100]	; 0x64
  4001a4:	461a      	mov	r2, r3
  4001a6:	687b      	ldr	r3, [r7, #4]
  4001a8:	5c9b      	ldrb	r3, [r3, r2]
  4001aa:	73fb      	strb	r3, [r7, #15]
	if(cbuff->rPtr>(CBUFF_SIZE-1))
  4001ac:	687b      	ldr	r3, [r7, #4]
  4001ae:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
  4001b2:	2b63      	cmp	r3, #99	; 0x63
  4001b4:	d903      	bls.n	4001be <CBuffReadByte+0x32>
	{
		cbuff->rPtr = 0;
  4001b6:	687b      	ldr	r3, [r7, #4]
  4001b8:	2200      	movs	r2, #0
  4001ba:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	}
	return retVal;
  4001be:	7bfb      	ldrb	r3, [r7, #15]
 }
  4001c0:	4618      	mov	r0, r3
  4001c2:	3714      	adds	r7, #20
  4001c4:	46bd      	mov	sp, r7
  4001c6:	bc80      	pop	{r7}
  4001c8:	4770      	bx	lr
  4001ca:	bf00      	nop

004001cc <CBuffWriteByte>:
  
 void CBuffWriteByte(struct cBuff_t *cbuff, CBUFF_TYPE dByte)
 {
  4001cc:	b480      	push	{r7}
  4001ce:	b083      	sub	sp, #12
  4001d0:	af00      	add	r7, sp, #0
  4001d2:	6078      	str	r0, [r7, #4]
  4001d4:	460b      	mov	r3, r1
  4001d6:	70fb      	strb	r3, [r7, #3]
		//Queue full
		return;
	}
	cbuff->buff[cbuff->wPtr] = dByte;
	cbuff->wPtr = (cbuff->wPtr+1)%CBUFF_SIZE;*/
	cbuff->buff[cbuff->wPtr++] = dByte;
  4001d8:	687b      	ldr	r3, [r7, #4]
  4001da:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
  4001de:	1c5a      	adds	r2, r3, #1
  4001e0:	b2d1      	uxtb	r1, r2
  4001e2:	687a      	ldr	r2, [r7, #4]
  4001e4:	f882 1065 	strb.w	r1, [r2, #101]	; 0x65
  4001e8:	4619      	mov	r1, r3
  4001ea:	687b      	ldr	r3, [r7, #4]
  4001ec:	78fa      	ldrb	r2, [r7, #3]
  4001ee:	545a      	strb	r2, [r3, r1]
	if(cbuff->wPtr>(CBUFF_SIZE-1))
  4001f0:	687b      	ldr	r3, [r7, #4]
  4001f2:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
  4001f6:	2b63      	cmp	r3, #99	; 0x63
  4001f8:	d903      	bls.n	400202 <CBuffWriteByte+0x36>
	{
		cbuff->wPtr = 0;
  4001fa:	687b      	ldr	r3, [r7, #4]
  4001fc:	2200      	movs	r2, #0
  4001fe:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
	}
  400202:	bf00      	nop
  400204:	370c      	adds	r7, #12
  400206:	46bd      	mov	sp, r7
  400208:	bc80      	pop	{r7}
  40020a:	4770      	bx	lr

0040020c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40020c:	b480      	push	{r7}
  40020e:	b083      	sub	sp, #12
  400210:	af00      	add	r7, sp, #0
  400212:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400214:	687b      	ldr	r3, [r7, #4]
  400216:	2b07      	cmp	r3, #7
  400218:	d825      	bhi.n	400266 <osc_get_rate+0x5a>
  40021a:	a201      	add	r2, pc, #4	; (adr r2, 400220 <osc_get_rate+0x14>)
  40021c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400220:	00400241 	.word	0x00400241
  400224:	00400247 	.word	0x00400247
  400228:	0040024d 	.word	0x0040024d
  40022c:	00400253 	.word	0x00400253
  400230:	00400257 	.word	0x00400257
  400234:	0040025b 	.word	0x0040025b
  400238:	0040025f 	.word	0x0040025f
  40023c:	00400263 	.word	0x00400263
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400240:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400244:	e010      	b.n	400268 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400246:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40024a:	e00d      	b.n	400268 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40024c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400250:	e00a      	b.n	400268 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400252:	4b08      	ldr	r3, [pc, #32]	; (400274 <osc_get_rate+0x68>)
  400254:	e008      	b.n	400268 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400256:	4b08      	ldr	r3, [pc, #32]	; (400278 <osc_get_rate+0x6c>)
  400258:	e006      	b.n	400268 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40025a:	4b08      	ldr	r3, [pc, #32]	; (40027c <osc_get_rate+0x70>)
  40025c:	e004      	b.n	400268 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40025e:	4b07      	ldr	r3, [pc, #28]	; (40027c <osc_get_rate+0x70>)
  400260:	e002      	b.n	400268 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400262:	4b06      	ldr	r3, [pc, #24]	; (40027c <osc_get_rate+0x70>)
  400264:	e000      	b.n	400268 <osc_get_rate+0x5c>
	}

	return 0;
  400266:	2300      	movs	r3, #0
}
  400268:	4618      	mov	r0, r3
  40026a:	370c      	adds	r7, #12
  40026c:	46bd      	mov	sp, r7
  40026e:	bc80      	pop	{r7}
  400270:	4770      	bx	lr
  400272:	bf00      	nop
  400274:	003d0900 	.word	0x003d0900
  400278:	007a1200 	.word	0x007a1200
  40027c:	00b71b00 	.word	0x00b71b00

00400280 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400280:	b580      	push	{r7, lr}
  400282:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400284:	2006      	movs	r0, #6
  400286:	4b04      	ldr	r3, [pc, #16]	; (400298 <sysclk_get_main_hz+0x18>)
  400288:	4798      	blx	r3
  40028a:	4602      	mov	r2, r0
  40028c:	4613      	mov	r3, r2
  40028e:	009b      	lsls	r3, r3, #2
  400290:	4413      	add	r3, r2
  400292:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400294:	4618      	mov	r0, r3
  400296:	bd80      	pop	{r7, pc}
  400298:	0040020d 	.word	0x0040020d

0040029c <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  40029c:	b580      	push	{r7, lr}
  40029e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4002a0:	4b02      	ldr	r3, [pc, #8]	; (4002ac <sysclk_get_peripheral_hz+0x10>)
  4002a2:	4798      	blx	r3
  4002a4:	4603      	mov	r3, r0
  4002a6:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4002a8:	4618      	mov	r0, r3
  4002aa:	bd80      	pop	{r7, pc}
  4002ac:	00400281 	.word	0x00400281

004002b0 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4002b0:	b580      	push	{r7, lr}
  4002b2:	b082      	sub	sp, #8
  4002b4:	af00      	add	r7, sp, #0
  4002b6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4002b8:	6878      	ldr	r0, [r7, #4]
  4002ba:	4b03      	ldr	r3, [pc, #12]	; (4002c8 <sysclk_enable_peripheral_clock+0x18>)
  4002bc:	4798      	blx	r3
}
  4002be:	bf00      	nop
  4002c0:	3708      	adds	r7, #8
  4002c2:	46bd      	mov	sp, r7
  4002c4:	bd80      	pop	{r7, pc}
  4002c6:	bf00      	nop
  4002c8:	00401fa1 	.word	0x00401fa1

004002cc <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  4002cc:	b580      	push	{r7, lr}
  4002ce:	b08c      	sub	sp, #48	; 0x30
  4002d0:	af00      	add	r7, sp, #0
  4002d2:	6078      	str	r0, [r7, #4]
  4002d4:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4002d6:	4b31      	ldr	r3, [pc, #196]	; (40039c <usart_serial_init+0xd0>)
  4002d8:	4798      	blx	r3
  4002da:	4603      	mov	r3, r0
  4002dc:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  4002de:	683b      	ldr	r3, [r7, #0]
  4002e0:	681b      	ldr	r3, [r3, #0]
  4002e2:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  4002e4:	683b      	ldr	r3, [r7, #0]
  4002e6:	689b      	ldr	r3, [r3, #8]
  4002e8:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4002ea:	683b      	ldr	r3, [r7, #0]
  4002ec:	681b      	ldr	r3, [r3, #0]
  4002ee:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  4002f0:	683b      	ldr	r3, [r7, #0]
  4002f2:	685b      	ldr	r3, [r3, #4]
  4002f4:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  4002f6:	683b      	ldr	r3, [r7, #0]
  4002f8:	689b      	ldr	r3, [r3, #8]
  4002fa:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  4002fc:	683b      	ldr	r3, [r7, #0]
  4002fe:	68db      	ldr	r3, [r3, #12]
  400300:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400302:	2300      	movs	r3, #0
  400304:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400306:	687b      	ldr	r3, [r7, #4]
  400308:	4a25      	ldr	r2, [pc, #148]	; (4003a0 <usart_serial_init+0xd4>)
  40030a:	4293      	cmp	r3, r2
  40030c:	d108      	bne.n	400320 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  40030e:	2008      	movs	r0, #8
  400310:	4b24      	ldr	r3, [pc, #144]	; (4003a4 <usart_serial_init+0xd8>)
  400312:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400314:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400318:	4619      	mov	r1, r3
  40031a:	6878      	ldr	r0, [r7, #4]
  40031c:	4b22      	ldr	r3, [pc, #136]	; (4003a8 <usart_serial_init+0xdc>)
  40031e:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400320:	687b      	ldr	r3, [r7, #4]
  400322:	4a22      	ldr	r2, [pc, #136]	; (4003ac <usart_serial_init+0xe0>)
  400324:	4293      	cmp	r3, r2
  400326:	d108      	bne.n	40033a <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  400328:	2009      	movs	r0, #9
  40032a:	4b1e      	ldr	r3, [pc, #120]	; (4003a4 <usart_serial_init+0xd8>)
  40032c:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40032e:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400332:	4619      	mov	r1, r3
  400334:	6878      	ldr	r0, [r7, #4]
  400336:	4b1c      	ldr	r3, [pc, #112]	; (4003a8 <usart_serial_init+0xdc>)
  400338:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40033a:	687b      	ldr	r3, [r7, #4]
  40033c:	4a1c      	ldr	r2, [pc, #112]	; (4003b0 <usart_serial_init+0xe4>)
  40033e:	4293      	cmp	r3, r2
  400340:	d111      	bne.n	400366 <usart_serial_init+0x9a>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  400342:	200e      	movs	r0, #14
  400344:	4b17      	ldr	r3, [pc, #92]	; (4003a4 <usart_serial_init+0xd8>)
  400346:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  400348:	4b14      	ldr	r3, [pc, #80]	; (40039c <usart_serial_init+0xd0>)
  40034a:	4798      	blx	r3
  40034c:	4602      	mov	r2, r0
  40034e:	f107 030c 	add.w	r3, r7, #12
  400352:	4619      	mov	r1, r3
  400354:	6878      	ldr	r0, [r7, #4]
  400356:	4b17      	ldr	r3, [pc, #92]	; (4003b4 <usart_serial_init+0xe8>)
  400358:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40035a:	6878      	ldr	r0, [r7, #4]
  40035c:	4b16      	ldr	r3, [pc, #88]	; (4003b8 <usart_serial_init+0xec>)
  40035e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400360:	6878      	ldr	r0, [r7, #4]
  400362:	4b16      	ldr	r3, [pc, #88]	; (4003bc <usart_serial_init+0xf0>)
  400364:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400366:	687b      	ldr	r3, [r7, #4]
  400368:	4a15      	ldr	r2, [pc, #84]	; (4003c0 <usart_serial_init+0xf4>)
  40036a:	4293      	cmp	r3, r2
  40036c:	d111      	bne.n	400392 <usart_serial_init+0xc6>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  40036e:	200f      	movs	r0, #15
  400370:	4b0c      	ldr	r3, [pc, #48]	; (4003a4 <usart_serial_init+0xd8>)
  400372:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  400374:	4b09      	ldr	r3, [pc, #36]	; (40039c <usart_serial_init+0xd0>)
  400376:	4798      	blx	r3
  400378:	4602      	mov	r2, r0
  40037a:	f107 030c 	add.w	r3, r7, #12
  40037e:	4619      	mov	r1, r3
  400380:	6878      	ldr	r0, [r7, #4]
  400382:	4b0c      	ldr	r3, [pc, #48]	; (4003b4 <usart_serial_init+0xe8>)
  400384:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  400386:	6878      	ldr	r0, [r7, #4]
  400388:	4b0b      	ldr	r3, [pc, #44]	; (4003b8 <usart_serial_init+0xec>)
  40038a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40038c:	6878      	ldr	r0, [r7, #4]
  40038e:	4b0b      	ldr	r3, [pc, #44]	; (4003bc <usart_serial_init+0xf0>)
  400390:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  400392:	bf00      	nop
  400394:	3730      	adds	r7, #48	; 0x30
  400396:	46bd      	mov	sp, r7
  400398:	bd80      	pop	{r7, pc}
  40039a:	bf00      	nop
  40039c:	0040029d 	.word	0x0040029d
  4003a0:	400e0600 	.word	0x400e0600
  4003a4:	004002b1 	.word	0x004002b1
  4003a8:	00400e09 	.word	0x00400e09
  4003ac:	400e0800 	.word	0x400e0800
  4003b0:	40024000 	.word	0x40024000
  4003b4:	0040101d 	.word	0x0040101d
  4003b8:	004010a1 	.word	0x004010a1
  4003bc:	004010e9 	.word	0x004010e9
  4003c0:	40028000 	.word	0x40028000

004003c4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4003c4:	b580      	push	{r7, lr}
  4003c6:	b082      	sub	sp, #8
  4003c8:	af00      	add	r7, sp, #0
  4003ca:	6078      	str	r0, [r7, #4]
  4003cc:	460b      	mov	r3, r1
  4003ce:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4003d0:	687b      	ldr	r3, [r7, #4]
  4003d2:	4a20      	ldr	r2, [pc, #128]	; (400454 <usart_serial_putchar+0x90>)
  4003d4:	4293      	cmp	r3, r2
  4003d6:	d10a      	bne.n	4003ee <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4003d8:	bf00      	nop
  4003da:	78fb      	ldrb	r3, [r7, #3]
  4003dc:	4619      	mov	r1, r3
  4003de:	6878      	ldr	r0, [r7, #4]
  4003e0:	4b1d      	ldr	r3, [pc, #116]	; (400458 <usart_serial_putchar+0x94>)
  4003e2:	4798      	blx	r3
  4003e4:	4603      	mov	r3, r0
  4003e6:	2b00      	cmp	r3, #0
  4003e8:	d1f7      	bne.n	4003da <usart_serial_putchar+0x16>
		return 1;
  4003ea:	2301      	movs	r3, #1
  4003ec:	e02d      	b.n	40044a <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4003ee:	687b      	ldr	r3, [r7, #4]
  4003f0:	4a1a      	ldr	r2, [pc, #104]	; (40045c <usart_serial_putchar+0x98>)
  4003f2:	4293      	cmp	r3, r2
  4003f4:	d10a      	bne.n	40040c <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4003f6:	bf00      	nop
  4003f8:	78fb      	ldrb	r3, [r7, #3]
  4003fa:	4619      	mov	r1, r3
  4003fc:	6878      	ldr	r0, [r7, #4]
  4003fe:	4b16      	ldr	r3, [pc, #88]	; (400458 <usart_serial_putchar+0x94>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	2b00      	cmp	r3, #0
  400406:	d1f7      	bne.n	4003f8 <usart_serial_putchar+0x34>
		return 1;
  400408:	2301      	movs	r3, #1
  40040a:	e01e      	b.n	40044a <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40040c:	687b      	ldr	r3, [r7, #4]
  40040e:	4a14      	ldr	r2, [pc, #80]	; (400460 <usart_serial_putchar+0x9c>)
  400410:	4293      	cmp	r3, r2
  400412:	d10a      	bne.n	40042a <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  400414:	bf00      	nop
  400416:	78fb      	ldrb	r3, [r7, #3]
  400418:	4619      	mov	r1, r3
  40041a:	6878      	ldr	r0, [r7, #4]
  40041c:	4b11      	ldr	r3, [pc, #68]	; (400464 <usart_serial_putchar+0xa0>)
  40041e:	4798      	blx	r3
  400420:	4603      	mov	r3, r0
  400422:	2b00      	cmp	r3, #0
  400424:	d1f7      	bne.n	400416 <usart_serial_putchar+0x52>
		return 1;
  400426:	2301      	movs	r3, #1
  400428:	e00f      	b.n	40044a <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40042a:	687b      	ldr	r3, [r7, #4]
  40042c:	4a0e      	ldr	r2, [pc, #56]	; (400468 <usart_serial_putchar+0xa4>)
  40042e:	4293      	cmp	r3, r2
  400430:	d10a      	bne.n	400448 <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  400432:	bf00      	nop
  400434:	78fb      	ldrb	r3, [r7, #3]
  400436:	4619      	mov	r1, r3
  400438:	6878      	ldr	r0, [r7, #4]
  40043a:	4b0a      	ldr	r3, [pc, #40]	; (400464 <usart_serial_putchar+0xa0>)
  40043c:	4798      	blx	r3
  40043e:	4603      	mov	r3, r0
  400440:	2b00      	cmp	r3, #0
  400442:	d1f7      	bne.n	400434 <usart_serial_putchar+0x70>
		return 1;
  400444:	2301      	movs	r3, #1
  400446:	e000      	b.n	40044a <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400448:	2300      	movs	r3, #0
}
  40044a:	4618      	mov	r0, r3
  40044c:	3708      	adds	r7, #8
  40044e:	46bd      	mov	sp, r7
  400450:	bd80      	pop	{r7, pc}
  400452:	bf00      	nop
  400454:	400e0600 	.word	0x400e0600
  400458:	00400e99 	.word	0x00400e99
  40045c:	400e0800 	.word	0x400e0800
  400460:	40024000 	.word	0x40024000
  400464:	0040119d 	.word	0x0040119d
  400468:	40028000 	.word	0x40028000

0040046c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40046c:	b580      	push	{r7, lr}
  40046e:	b084      	sub	sp, #16
  400470:	af00      	add	r7, sp, #0
  400472:	6078      	str	r0, [r7, #4]
  400474:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  400476:	2300      	movs	r3, #0
  400478:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40047a:	687b      	ldr	r3, [r7, #4]
  40047c:	4a1f      	ldr	r2, [pc, #124]	; (4004fc <usart_serial_getchar+0x90>)
  40047e:	4293      	cmp	r3, r2
  400480:	d107      	bne.n	400492 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  400482:	bf00      	nop
  400484:	6839      	ldr	r1, [r7, #0]
  400486:	6878      	ldr	r0, [r7, #4]
  400488:	4b1d      	ldr	r3, [pc, #116]	; (400500 <usart_serial_getchar+0x94>)
  40048a:	4798      	blx	r3
  40048c:	4603      	mov	r3, r0
  40048e:	2b00      	cmp	r3, #0
  400490:	d1f8      	bne.n	400484 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400492:	687b      	ldr	r3, [r7, #4]
  400494:	4a1b      	ldr	r2, [pc, #108]	; (400504 <usart_serial_getchar+0x98>)
  400496:	4293      	cmp	r3, r2
  400498:	d107      	bne.n	4004aa <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40049a:	bf00      	nop
  40049c:	6839      	ldr	r1, [r7, #0]
  40049e:	6878      	ldr	r0, [r7, #4]
  4004a0:	4b17      	ldr	r3, [pc, #92]	; (400500 <usart_serial_getchar+0x94>)
  4004a2:	4798      	blx	r3
  4004a4:	4603      	mov	r3, r0
  4004a6:	2b00      	cmp	r3, #0
  4004a8:	d1f8      	bne.n	40049c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4004aa:	687b      	ldr	r3, [r7, #4]
  4004ac:	4a16      	ldr	r2, [pc, #88]	; (400508 <usart_serial_getchar+0x9c>)
  4004ae:	4293      	cmp	r3, r2
  4004b0:	d10d      	bne.n	4004ce <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  4004b2:	bf00      	nop
  4004b4:	f107 030c 	add.w	r3, r7, #12
  4004b8:	4619      	mov	r1, r3
  4004ba:	6878      	ldr	r0, [r7, #4]
  4004bc:	4b13      	ldr	r3, [pc, #76]	; (40050c <usart_serial_getchar+0xa0>)
  4004be:	4798      	blx	r3
  4004c0:	4603      	mov	r3, r0
  4004c2:	2b00      	cmp	r3, #0
  4004c4:	d1f6      	bne.n	4004b4 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  4004c6:	68fb      	ldr	r3, [r7, #12]
  4004c8:	b2da      	uxtb	r2, r3
  4004ca:	683b      	ldr	r3, [r7, #0]
  4004cc:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4004ce:	687b      	ldr	r3, [r7, #4]
  4004d0:	4a0f      	ldr	r2, [pc, #60]	; (400510 <usart_serial_getchar+0xa4>)
  4004d2:	4293      	cmp	r3, r2
  4004d4:	d10d      	bne.n	4004f2 <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  4004d6:	bf00      	nop
  4004d8:	f107 030c 	add.w	r3, r7, #12
  4004dc:	4619      	mov	r1, r3
  4004de:	6878      	ldr	r0, [r7, #4]
  4004e0:	4b0a      	ldr	r3, [pc, #40]	; (40050c <usart_serial_getchar+0xa0>)
  4004e2:	4798      	blx	r3
  4004e4:	4603      	mov	r3, r0
  4004e6:	2b00      	cmp	r3, #0
  4004e8:	d1f6      	bne.n	4004d8 <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  4004ea:	68fb      	ldr	r3, [r7, #12]
  4004ec:	b2da      	uxtb	r2, r3
  4004ee:	683b      	ldr	r3, [r7, #0]
  4004f0:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4004f2:	bf00      	nop
  4004f4:	3710      	adds	r7, #16
  4004f6:	46bd      	mov	sp, r7
  4004f8:	bd80      	pop	{r7, pc}
  4004fa:	bf00      	nop
  4004fc:	400e0600 	.word	0x400e0600
  400500:	00400ec9 	.word	0x00400ec9
  400504:	400e0800 	.word	0x400e0800
  400508:	40024000 	.word	0x40024000
  40050c:	004011cd 	.word	0x004011cd
  400510:	40028000 	.word	0x40028000

00400514 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  400514:	b580      	push	{r7, lr}
  400516:	b082      	sub	sp, #8
  400518:	af00      	add	r7, sp, #0
  40051a:	6078      	str	r0, [r7, #4]
  40051c:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  40051e:	4a0f      	ldr	r2, [pc, #60]	; (40055c <stdio_serial_init+0x48>)
  400520:	687b      	ldr	r3, [r7, #4]
  400522:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400524:	4b0e      	ldr	r3, [pc, #56]	; (400560 <stdio_serial_init+0x4c>)
  400526:	4a0f      	ldr	r2, [pc, #60]	; (400564 <stdio_serial_init+0x50>)
  400528:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40052a:	4b0f      	ldr	r3, [pc, #60]	; (400568 <stdio_serial_init+0x54>)
  40052c:	4a0f      	ldr	r2, [pc, #60]	; (40056c <stdio_serial_init+0x58>)
  40052e:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  400530:	6839      	ldr	r1, [r7, #0]
  400532:	6878      	ldr	r0, [r7, #4]
  400534:	4b0e      	ldr	r3, [pc, #56]	; (400570 <stdio_serial_init+0x5c>)
  400536:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400538:	4b0e      	ldr	r3, [pc, #56]	; (400574 <stdio_serial_init+0x60>)
  40053a:	681b      	ldr	r3, [r3, #0]
  40053c:	689b      	ldr	r3, [r3, #8]
  40053e:	2100      	movs	r1, #0
  400540:	4618      	mov	r0, r3
  400542:	4b0d      	ldr	r3, [pc, #52]	; (400578 <stdio_serial_init+0x64>)
  400544:	4798      	blx	r3
	setbuf(stdin, NULL);
  400546:	4b0b      	ldr	r3, [pc, #44]	; (400574 <stdio_serial_init+0x60>)
  400548:	681b      	ldr	r3, [r3, #0]
  40054a:	685b      	ldr	r3, [r3, #4]
  40054c:	2100      	movs	r1, #0
  40054e:	4618      	mov	r0, r3
  400550:	4b09      	ldr	r3, [pc, #36]	; (400578 <stdio_serial_init+0x64>)
  400552:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  400554:	bf00      	nop
  400556:	3708      	adds	r7, #8
  400558:	46bd      	mov	sp, r7
  40055a:	bd80      	pop	{r7, pc}
  40055c:	20000b04 	.word	0x20000b04
  400560:	20000b00 	.word	0x20000b00
  400564:	004003c5 	.word	0x004003c5
  400568:	20000afc 	.word	0x20000afc
  40056c:	0040046d 	.word	0x0040046d
  400570:	004002cd 	.word	0x004002cd
  400574:	20000448 	.word	0x20000448
  400578:	00404329 	.word	0x00404329

0040057c <SenInitUsart>:
 pdc_packet_t pdcPkt;// pdcPkt2;
 /* Pointer to PDC register base. */
 Pdc *sen1PdcBase, *sen2PdcBase;

 void SenInitUsart(void)
 {
  40057c:	b5b0      	push	{r4, r5, r7, lr}
  40057e:	b08a      	sub	sp, #40	; 0x28
  400580:	af00      	add	r7, sp, #0
	 const sam_usart_opt_t usart_console_settings = {
  400582:	4b36      	ldr	r3, [pc, #216]	; (40065c <SenInitUsart+0xe0>)
  400584:	f107 0410 	add.w	r4, r7, #16
  400588:	461d      	mov	r5, r3
  40058a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40058c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40058e:	e895 0003 	ldmia.w	r5, {r0, r1}
  400592:	e884 0003 	stmia.w	r4, {r0, r1}
		 /* This field is only used in IrDA mode. */
		 0
	 };

	 /* Enable the peripheral clock in the PMC. */
	 sysclk_enable_peripheral_clock(SEN1_USART_ID);
  400596:	200e      	movs	r0, #14
  400598:	4b31      	ldr	r3, [pc, #196]	; (400660 <SenInitUsart+0xe4>)
  40059a:	4798      	blx	r3

	 /* Configure USART in RS485 mode. */
	 usart_init_rs232(SEN1_USART, &usart_console_settings,
  40059c:	4b31      	ldr	r3, [pc, #196]	; (400664 <SenInitUsart+0xe8>)
  40059e:	4798      	blx	r3
  4005a0:	4602      	mov	r2, r0
  4005a2:	f107 0310 	add.w	r3, r7, #16
  4005a6:	4619      	mov	r1, r3
  4005a8:	482f      	ldr	r0, [pc, #188]	; (400668 <SenInitUsart+0xec>)
  4005aa:	4b30      	ldr	r3, [pc, #192]	; (40066c <SenInitUsart+0xf0>)
  4005ac:	4798      	blx	r3
	 sysclk_get_peripheral_hz());

	 /* Enable RX function. */
	 usart_disable_tx(SEN1_USART);
  4005ae:	482e      	ldr	r0, [pc, #184]	; (400668 <SenInitUsart+0xec>)
  4005b0:	4b2f      	ldr	r3, [pc, #188]	; (400670 <SenInitUsart+0xf4>)
  4005b2:	4798      	blx	r3
	 usart_enable_rx(SEN1_USART);
  4005b4:	482c      	ldr	r0, [pc, #176]	; (400668 <SenInitUsart+0xec>)
  4005b6:	4b2f      	ldr	r3, [pc, #188]	; (400674 <SenInitUsart+0xf8>)
  4005b8:	4798      	blx	r3

	 /* Get board USART PDC base address and enable receiver and transmitter. */
	 sen1PdcBase = usart_get_pdc_base(SEN1_USART);
  4005ba:	482b      	ldr	r0, [pc, #172]	; (400668 <SenInitUsart+0xec>)
  4005bc:	4b2e      	ldr	r3, [pc, #184]	; (400678 <SenInitUsart+0xfc>)
  4005be:	4798      	blx	r3
  4005c0:	4602      	mov	r2, r0
  4005c2:	4b2e      	ldr	r3, [pc, #184]	; (40067c <SenInitUsart+0x100>)
  4005c4:	601a      	str	r2, [r3, #0]
	 pdc_enable_transfer(sen1PdcBase, PERIPH_PTCR_RXTEN);
  4005c6:	4b2d      	ldr	r3, [pc, #180]	; (40067c <SenInitUsart+0x100>)
  4005c8:	681b      	ldr	r3, [r3, #0]
  4005ca:	2101      	movs	r1, #1
  4005cc:	4618      	mov	r0, r3
  4005ce:	4b2c      	ldr	r3, [pc, #176]	; (400680 <SenInitUsart+0x104>)
  4005d0:	4798      	blx	r3

	 pdcPkt.ul_addr = (uint32_t) sen1Buff;
  4005d2:	4a2c      	ldr	r2, [pc, #176]	; (400684 <SenInitUsart+0x108>)
  4005d4:	4b2c      	ldr	r3, [pc, #176]	; (400688 <SenInitUsart+0x10c>)
  4005d6:	601a      	str	r2, [r3, #0]
	 pdcPkt.ul_size = SEN_USART_BUFF_SIZE;
  4005d8:	4b2b      	ldr	r3, [pc, #172]	; (400688 <SenInitUsart+0x10c>)
  4005da:	22c8      	movs	r2, #200	; 0xc8
  4005dc:	605a      	str	r2, [r3, #4]
	 //For circular buffer operation
	 pdc_rx_init(sen1PdcBase, &pdcPkt, &pdcPkt);
  4005de:	4b27      	ldr	r3, [pc, #156]	; (40067c <SenInitUsart+0x100>)
  4005e0:	681b      	ldr	r3, [r3, #0]
  4005e2:	4a29      	ldr	r2, [pc, #164]	; (400688 <SenInitUsart+0x10c>)
  4005e4:	4928      	ldr	r1, [pc, #160]	; (400688 <SenInitUsart+0x10c>)
  4005e6:	4618      	mov	r0, r3
  4005e8:	4b28      	ldr	r3, [pc, #160]	; (40068c <SenInitUsart+0x110>)
  4005ea:	4798      	blx	r3
		 usart_disable_tx(SEN2_USART);
		 usart_enable_rx(SEN2_USART);

		sen2PdcBase = usart_get_pdc_base(SEN2_USART);
	#elif defined(BOARD_NIRA91)
		const usart_serial_options_t uart_serial_options = {
  4005ec:	463b      	mov	r3, r7
  4005ee:	2200      	movs	r2, #0
  4005f0:	601a      	str	r2, [r3, #0]
  4005f2:	605a      	str	r2, [r3, #4]
  4005f4:	609a      	str	r2, [r3, #8]
  4005f6:	60da      	str	r2, [r3, #12]
  4005f8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  4005fc:	603b      	str	r3, [r7, #0]
  4005fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400602:	60bb      	str	r3, [r7, #8]
			.baudrate = SEN2_BAUDRATE,
			.paritytype = UART_MR_PAR_NO
		};

		sysclk_enable_peripheral_clock(SEN2_UART_ID);
  400604:	2008      	movs	r0, #8
  400606:	4b16      	ldr	r3, [pc, #88]	; (400660 <SenInitUsart+0xe4>)
  400608:	4798      	blx	r3
		stdio_serial_init(SEN2_UART, &uart_serial_options);
  40060a:	463b      	mov	r3, r7
  40060c:	4619      	mov	r1, r3
  40060e:	4820      	ldr	r0, [pc, #128]	; (400690 <SenInitUsart+0x114>)
  400610:	4b20      	ldr	r3, [pc, #128]	; (400694 <SenInitUsart+0x118>)
  400612:	4798      	blx	r3
		
		uart_enable_rx(SEN2_UART);
  400614:	481e      	ldr	r0, [pc, #120]	; (400690 <SenInitUsart+0x114>)
  400616:	4b20      	ldr	r3, [pc, #128]	; (400698 <SenInitUsart+0x11c>)
  400618:	4798      	blx	r3
		uart_disable_tx(SEN2_UART);
  40061a:	481d      	ldr	r0, [pc, #116]	; (400690 <SenInitUsart+0x114>)
  40061c:	4b1f      	ldr	r3, [pc, #124]	; (40069c <SenInitUsart+0x120>)
  40061e:	4798      	blx	r3

		sen2PdcBase = uart_get_pdc_base(SEN2_UART);
  400620:	481b      	ldr	r0, [pc, #108]	; (400690 <SenInitUsart+0x114>)
  400622:	4b1f      	ldr	r3, [pc, #124]	; (4006a0 <SenInitUsart+0x124>)
  400624:	4798      	blx	r3
  400626:	4602      	mov	r2, r0
  400628:	4b1e      	ldr	r3, [pc, #120]	; (4006a4 <SenInitUsart+0x128>)
  40062a:	601a      	str	r2, [r3, #0]
	#endif

	pdc_enable_transfer(sen2PdcBase, PERIPH_PTCR_RXTEN);
  40062c:	4b1d      	ldr	r3, [pc, #116]	; (4006a4 <SenInitUsart+0x128>)
  40062e:	681b      	ldr	r3, [r3, #0]
  400630:	2101      	movs	r1, #1
  400632:	4618      	mov	r0, r3
  400634:	4b12      	ldr	r3, [pc, #72]	; (400680 <SenInitUsart+0x104>)
  400636:	4798      	blx	r3

	pdcPkt.ul_addr = (uint32_t) sen2Buff;
  400638:	4a1b      	ldr	r2, [pc, #108]	; (4006a8 <SenInitUsart+0x12c>)
  40063a:	4b13      	ldr	r3, [pc, #76]	; (400688 <SenInitUsart+0x10c>)
  40063c:	601a      	str	r2, [r3, #0]
	pdcPkt.ul_size = SEN_USART_BUFF_SIZE;
  40063e:	4b12      	ldr	r3, [pc, #72]	; (400688 <SenInitUsart+0x10c>)
  400640:	22c8      	movs	r2, #200	; 0xc8
  400642:	605a      	str	r2, [r3, #4]
	//For circular buffer operation
	pdc_rx_init(sen2PdcBase, &pdcPkt, &pdcPkt);
  400644:	4b17      	ldr	r3, [pc, #92]	; (4006a4 <SenInitUsart+0x128>)
  400646:	681b      	ldr	r3, [r3, #0]
  400648:	4a0f      	ldr	r2, [pc, #60]	; (400688 <SenInitUsart+0x10c>)
  40064a:	490f      	ldr	r1, [pc, #60]	; (400688 <SenInitUsart+0x10c>)
  40064c:	4618      	mov	r0, r3
  40064e:	4b0f      	ldr	r3, [pc, #60]	; (40068c <SenInitUsart+0x110>)
  400650:	4798      	blx	r3
 }
  400652:	bf00      	nop
  400654:	3728      	adds	r7, #40	; 0x28
  400656:	46bd      	mov	sp, r7
  400658:	bdb0      	pop	{r4, r5, r7, pc}
  40065a:	bf00      	nop
  40065c:	004052a0 	.word	0x004052a0
  400660:	004002b1 	.word	0x004002b1
  400664:	0040029d 	.word	0x0040029d
  400668:	40024000 	.word	0x40024000
  40066c:	0040101d 	.word	0x0040101d
  400670:	004010b9 	.word	0x004010b9
  400674:	004010e9 	.word	0x004010e9
  400678:	00401201 	.word	0x00401201
  40067c:	20000af8 	.word	0x20000af8
  400680:	00401649 	.word	0x00401649
  400684:	20000878 	.word	0x20000878
  400688:	20000aec 	.word	0x20000aec
  40068c:	00401605 	.word	0x00401605
  400690:	400e0600 	.word	0x400e0600
  400694:	00400515 	.word	0x00400515
  400698:	00400e81 	.word	0x00400e81
  40069c:	00400e69 	.word	0x00400e69
  4006a0:	00400ef9 	.word	0x00400ef9
  4006a4:	20000af4 	.word	0x20000af4
  4006a8:	20000940 	.word	0x20000940

004006ac <SenPdcManageBuff>:

 void SenPdcManageBuff(void)
 {
  4006ac:	b580      	push	{r7, lr}
  4006ae:	af00      	add	r7, sp, #0
	/* If PDC receive next pointer is 0 */
	if(pdc_read_rx_next_counter(sen1PdcBase)==0)
  4006b0:	4b28      	ldr	r3, [pc, #160]	; (400754 <SenPdcManageBuff+0xa8>)
  4006b2:	681b      	ldr	r3, [r3, #0]
  4006b4:	4618      	mov	r0, r3
  4006b6:	4b28      	ldr	r3, [pc, #160]	; (400758 <SenPdcManageBuff+0xac>)
  4006b8:	4798      	blx	r3
  4006ba:	4603      	mov	r3, r0
  4006bc:	2b00      	cmp	r3, #0
  4006be:	d10c      	bne.n	4006da <SenPdcManageBuff+0x2e>
	{
		/* If code reaches here it means current buffer is full and 
		next buffer ptr is assigned to current buffer ptr by PDC. */
		pdcPkt.ul_addr = (uint32_t) sen1Buff;
  4006c0:	4a26      	ldr	r2, [pc, #152]	; (40075c <SenPdcManageBuff+0xb0>)
  4006c2:	4b27      	ldr	r3, [pc, #156]	; (400760 <SenPdcManageBuff+0xb4>)
  4006c4:	601a      	str	r2, [r3, #0]
		pdcPkt.ul_size = SEN_USART_BUFF_SIZE;
  4006c6:	4b26      	ldr	r3, [pc, #152]	; (400760 <SenPdcManageBuff+0xb4>)
  4006c8:	22c8      	movs	r2, #200	; 0xc8
  4006ca:	605a      	str	r2, [r3, #4]
		//For circular buffer operation infinitely
		pdc_rx_init(sen1PdcBase, NULL, &pdcPkt);
  4006cc:	4b21      	ldr	r3, [pc, #132]	; (400754 <SenPdcManageBuff+0xa8>)
  4006ce:	681b      	ldr	r3, [r3, #0]
  4006d0:	4a23      	ldr	r2, [pc, #140]	; (400760 <SenPdcManageBuff+0xb4>)
  4006d2:	2100      	movs	r1, #0
  4006d4:	4618      	mov	r0, r3
  4006d6:	4b23      	ldr	r3, [pc, #140]	; (400764 <SenPdcManageBuff+0xb8>)
  4006d8:	4798      	blx	r3
	}
	sen1Wptr = SEN_USART_BUFF_SIZE - pdc_read_rx_counter(sen1PdcBase);
  4006da:	4b1e      	ldr	r3, [pc, #120]	; (400754 <SenPdcManageBuff+0xa8>)
  4006dc:	681b      	ldr	r3, [r3, #0]
  4006de:	4618      	mov	r0, r3
  4006e0:	4b21      	ldr	r3, [pc, #132]	; (400768 <SenPdcManageBuff+0xbc>)
  4006e2:	4798      	blx	r3
  4006e4:	4603      	mov	r3, r0
  4006e6:	b29b      	uxth	r3, r3
  4006e8:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
  4006ec:	b29a      	uxth	r2, r3
  4006ee:	4b1f      	ldr	r3, [pc, #124]	; (40076c <SenPdcManageBuff+0xc0>)
  4006f0:	801a      	strh	r2, [r3, #0]
	if(sen1Wptr>=SEN_USART_BUFF_SIZE)
  4006f2:	4b1e      	ldr	r3, [pc, #120]	; (40076c <SenPdcManageBuff+0xc0>)
  4006f4:	881b      	ldrh	r3, [r3, #0]
  4006f6:	2bc7      	cmp	r3, #199	; 0xc7
  4006f8:	d902      	bls.n	400700 <SenPdcManageBuff+0x54>
		sen1Wptr = 0;
  4006fa:	4b1c      	ldr	r3, [pc, #112]	; (40076c <SenPdcManageBuff+0xc0>)
  4006fc:	2200      	movs	r2, #0
  4006fe:	801a      	strh	r2, [r3, #0]

	/* If PDC receive next pointer is 0 */
	if(pdc_read_rx_next_counter(sen2PdcBase)==0)
  400700:	4b1b      	ldr	r3, [pc, #108]	; (400770 <SenPdcManageBuff+0xc4>)
  400702:	681b      	ldr	r3, [r3, #0]
  400704:	4618      	mov	r0, r3
  400706:	4b14      	ldr	r3, [pc, #80]	; (400758 <SenPdcManageBuff+0xac>)
  400708:	4798      	blx	r3
  40070a:	4603      	mov	r3, r0
  40070c:	2b00      	cmp	r3, #0
  40070e:	d10c      	bne.n	40072a <SenPdcManageBuff+0x7e>
	{
		/* If code reaches here it means current buffer is full and 
		next buffer ptr is assigned to current buffer ptr by PDC. */
		pdcPkt.ul_addr = (uint32_t) sen2Buff;
  400710:	4a18      	ldr	r2, [pc, #96]	; (400774 <SenPdcManageBuff+0xc8>)
  400712:	4b13      	ldr	r3, [pc, #76]	; (400760 <SenPdcManageBuff+0xb4>)
  400714:	601a      	str	r2, [r3, #0]
		pdcPkt.ul_size = SEN_USART_BUFF_SIZE;
  400716:	4b12      	ldr	r3, [pc, #72]	; (400760 <SenPdcManageBuff+0xb4>)
  400718:	22c8      	movs	r2, #200	; 0xc8
  40071a:	605a      	str	r2, [r3, #4]
		//For circular buffer operation infinitely
		pdc_rx_init(sen2PdcBase, NULL, &pdcPkt);
  40071c:	4b14      	ldr	r3, [pc, #80]	; (400770 <SenPdcManageBuff+0xc4>)
  40071e:	681b      	ldr	r3, [r3, #0]
  400720:	4a0f      	ldr	r2, [pc, #60]	; (400760 <SenPdcManageBuff+0xb4>)
  400722:	2100      	movs	r1, #0
  400724:	4618      	mov	r0, r3
  400726:	4b0f      	ldr	r3, [pc, #60]	; (400764 <SenPdcManageBuff+0xb8>)
  400728:	4798      	blx	r3
	}
	sen2Wptr = SEN_USART_BUFF_SIZE - pdc_read_rx_counter(sen2PdcBase);
  40072a:	4b11      	ldr	r3, [pc, #68]	; (400770 <SenPdcManageBuff+0xc4>)
  40072c:	681b      	ldr	r3, [r3, #0]
  40072e:	4618      	mov	r0, r3
  400730:	4b0d      	ldr	r3, [pc, #52]	; (400768 <SenPdcManageBuff+0xbc>)
  400732:	4798      	blx	r3
  400734:	4603      	mov	r3, r0
  400736:	b29b      	uxth	r3, r3
  400738:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
  40073c:	b29a      	uxth	r2, r3
  40073e:	4b0e      	ldr	r3, [pc, #56]	; (400778 <SenPdcManageBuff+0xcc>)
  400740:	801a      	strh	r2, [r3, #0]
	if(sen2Wptr>=SEN_USART_BUFF_SIZE)
  400742:	4b0d      	ldr	r3, [pc, #52]	; (400778 <SenPdcManageBuff+0xcc>)
  400744:	881b      	ldrh	r3, [r3, #0]
  400746:	2bc7      	cmp	r3, #199	; 0xc7
  400748:	d902      	bls.n	400750 <SenPdcManageBuff+0xa4>
		sen2Wptr = 0;
  40074a:	4b0b      	ldr	r3, [pc, #44]	; (400778 <SenPdcManageBuff+0xcc>)
  40074c:	2200      	movs	r2, #0
  40074e:	801a      	strh	r2, [r3, #0]
 }
  400750:	bf00      	nop
  400752:	bd80      	pop	{r7, pc}
  400754:	20000af8 	.word	0x20000af8
  400758:	00401681 	.word	0x00401681
  40075c:	20000878 	.word	0x20000878
  400760:	20000aec 	.word	0x20000aec
  400764:	00401605 	.word	0x00401605
  400768:	00401669 	.word	0x00401669
  40076c:	20000a0c 	.word	0x20000a0c
  400770:	20000af4 	.word	0x20000af4
  400774:	20000940 	.word	0x20000940
  400778:	20000a0e 	.word	0x20000a0e

0040077c <SenGetRxBytes>:
 
 /* Returns number of bytes in Rx buffer */
 uint32_t SenGetRxBytes(uint8_t senNo)
 {
  40077c:	b480      	push	{r7}
  40077e:	b085      	sub	sp, #20
  400780:	af00      	add	r7, sp, #0
  400782:	4603      	mov	r3, r0
  400784:	71fb      	strb	r3, [r7, #7]
	uint32_t recvdBytes;
	if(senNo == 1)
  400786:	79fb      	ldrb	r3, [r7, #7]
  400788:	2b01      	cmp	r3, #1
  40078a:	d11f      	bne.n	4007cc <SenGetRxBytes+0x50>
	{
		if(sen1Wptr>sen1Rptr)
  40078c:	4b22      	ldr	r3, [pc, #136]	; (400818 <SenGetRxBytes+0x9c>)
  40078e:	881a      	ldrh	r2, [r3, #0]
  400790:	4b22      	ldr	r3, [pc, #136]	; (40081c <SenGetRxBytes+0xa0>)
  400792:	881b      	ldrh	r3, [r3, #0]
  400794:	429a      	cmp	r2, r3
  400796:	d907      	bls.n	4007a8 <SenGetRxBytes+0x2c>
		{
			recvdBytes = (sen1Wptr-sen1Rptr);
  400798:	4b1f      	ldr	r3, [pc, #124]	; (400818 <SenGetRxBytes+0x9c>)
  40079a:	881b      	ldrh	r3, [r3, #0]
  40079c:	461a      	mov	r2, r3
  40079e:	4b1f      	ldr	r3, [pc, #124]	; (40081c <SenGetRxBytes+0xa0>)
  4007a0:	881b      	ldrh	r3, [r3, #0]
  4007a2:	1ad3      	subs	r3, r2, r3
  4007a4:	60fb      	str	r3, [r7, #12]
  4007a6:	e030      	b.n	40080a <SenGetRxBytes+0x8e>
		}
		else if(sen1Wptr<sen1Rptr)
  4007a8:	4b1b      	ldr	r3, [pc, #108]	; (400818 <SenGetRxBytes+0x9c>)
  4007aa:	881a      	ldrh	r2, [r3, #0]
  4007ac:	4b1b      	ldr	r3, [pc, #108]	; (40081c <SenGetRxBytes+0xa0>)
  4007ae:	881b      	ldrh	r3, [r3, #0]
  4007b0:	429a      	cmp	r2, r3
  4007b2:	d208      	bcs.n	4007c6 <SenGetRxBytes+0x4a>
		{
			recvdBytes = (SEN_USART_BUFF_SIZE - sen1Rptr) + sen1Wptr;
  4007b4:	4b19      	ldr	r3, [pc, #100]	; (40081c <SenGetRxBytes+0xa0>)
  4007b6:	881b      	ldrh	r3, [r3, #0]
  4007b8:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
  4007bc:	4a16      	ldr	r2, [pc, #88]	; (400818 <SenGetRxBytes+0x9c>)
  4007be:	8812      	ldrh	r2, [r2, #0]
  4007c0:	4413      	add	r3, r2
  4007c2:	60fb      	str	r3, [r7, #12]
  4007c4:	e021      	b.n	40080a <SenGetRxBytes+0x8e>
		}
		else
		{
			recvdBytes = 0;
  4007c6:	2300      	movs	r3, #0
  4007c8:	60fb      	str	r3, [r7, #12]
  4007ca:	e01e      	b.n	40080a <SenGetRxBytes+0x8e>
		}
	}
	else
	{
		if(sen2Wptr>sen2Rptr)
  4007cc:	4b14      	ldr	r3, [pc, #80]	; (400820 <SenGetRxBytes+0xa4>)
  4007ce:	881a      	ldrh	r2, [r3, #0]
  4007d0:	4b14      	ldr	r3, [pc, #80]	; (400824 <SenGetRxBytes+0xa8>)
  4007d2:	881b      	ldrh	r3, [r3, #0]
  4007d4:	429a      	cmp	r2, r3
  4007d6:	d907      	bls.n	4007e8 <SenGetRxBytes+0x6c>
		{
			recvdBytes = (sen2Wptr-sen2Rptr);
  4007d8:	4b11      	ldr	r3, [pc, #68]	; (400820 <SenGetRxBytes+0xa4>)
  4007da:	881b      	ldrh	r3, [r3, #0]
  4007dc:	461a      	mov	r2, r3
  4007de:	4b11      	ldr	r3, [pc, #68]	; (400824 <SenGetRxBytes+0xa8>)
  4007e0:	881b      	ldrh	r3, [r3, #0]
  4007e2:	1ad3      	subs	r3, r2, r3
  4007e4:	60fb      	str	r3, [r7, #12]
  4007e6:	e010      	b.n	40080a <SenGetRxBytes+0x8e>
		}
		else if(sen2Wptr<sen2Rptr)
  4007e8:	4b0d      	ldr	r3, [pc, #52]	; (400820 <SenGetRxBytes+0xa4>)
  4007ea:	881a      	ldrh	r2, [r3, #0]
  4007ec:	4b0d      	ldr	r3, [pc, #52]	; (400824 <SenGetRxBytes+0xa8>)
  4007ee:	881b      	ldrh	r3, [r3, #0]
  4007f0:	429a      	cmp	r2, r3
  4007f2:	d208      	bcs.n	400806 <SenGetRxBytes+0x8a>
		{
			recvdBytes = (SEN_USART_BUFF_SIZE - sen2Rptr) + sen2Wptr;
  4007f4:	4b0b      	ldr	r3, [pc, #44]	; (400824 <SenGetRxBytes+0xa8>)
  4007f6:	881b      	ldrh	r3, [r3, #0]
  4007f8:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
  4007fc:	4a08      	ldr	r2, [pc, #32]	; (400820 <SenGetRxBytes+0xa4>)
  4007fe:	8812      	ldrh	r2, [r2, #0]
  400800:	4413      	add	r3, r2
  400802:	60fb      	str	r3, [r7, #12]
  400804:	e001      	b.n	40080a <SenGetRxBytes+0x8e>
		}
		else
		{
			recvdBytes = 0;
  400806:	2300      	movs	r3, #0
  400808:	60fb      	str	r3, [r7, #12]
		}
	}
	
	return recvdBytes;
  40080a:	68fb      	ldr	r3, [r7, #12]
 }
  40080c:	4618      	mov	r0, r3
  40080e:	3714      	adds	r7, #20
  400810:	46bd      	mov	sp, r7
  400812:	bc80      	pop	{r7}
  400814:	4770      	bx	lr
  400816:	bf00      	nop
  400818:	20000a0c 	.word	0x20000a0c
  40081c:	20000a08 	.word	0x20000a08
  400820:	20000a0e 	.word	0x20000a0e
  400824:	20000a0a 	.word	0x20000a0a

00400828 <SenGetByte>:

 uint8_t SenGetByte(uint8_t senNo)
 {
  400828:	b480      	push	{r7}
  40082a:	b085      	sub	sp, #20
  40082c:	af00      	add	r7, sp, #0
  40082e:	4603      	mov	r3, r0
  400830:	71fb      	strb	r3, [r7, #7]
	uint8_t dataByte;
	if(senNo==1)
  400832:	79fb      	ldrb	r3, [r7, #7]
  400834:	2b01      	cmp	r3, #1
  400836:	d111      	bne.n	40085c <SenGetByte+0x34>
	{
		dataByte = sen1Buff[sen1Rptr++];
  400838:	4b14      	ldr	r3, [pc, #80]	; (40088c <SenGetByte+0x64>)
  40083a:	881b      	ldrh	r3, [r3, #0]
  40083c:	1c5a      	adds	r2, r3, #1
  40083e:	b291      	uxth	r1, r2
  400840:	4a12      	ldr	r2, [pc, #72]	; (40088c <SenGetByte+0x64>)
  400842:	8011      	strh	r1, [r2, #0]
  400844:	461a      	mov	r2, r3
  400846:	4b12      	ldr	r3, [pc, #72]	; (400890 <SenGetByte+0x68>)
  400848:	5c9b      	ldrb	r3, [r3, r2]
  40084a:	73fb      	strb	r3, [r7, #15]
		if(sen1Rptr>=SEN_USART_BUFF_SIZE)
  40084c:	4b0f      	ldr	r3, [pc, #60]	; (40088c <SenGetByte+0x64>)
  40084e:	881b      	ldrh	r3, [r3, #0]
  400850:	2bc7      	cmp	r3, #199	; 0xc7
  400852:	d914      	bls.n	40087e <SenGetByte+0x56>
			sen1Rptr = 0;
  400854:	4b0d      	ldr	r3, [pc, #52]	; (40088c <SenGetByte+0x64>)
  400856:	2200      	movs	r2, #0
  400858:	801a      	strh	r2, [r3, #0]
  40085a:	e010      	b.n	40087e <SenGetByte+0x56>
	}
	else
	{
		dataByte = sen2Buff[sen2Rptr++];
  40085c:	4b0d      	ldr	r3, [pc, #52]	; (400894 <SenGetByte+0x6c>)
  40085e:	881b      	ldrh	r3, [r3, #0]
  400860:	1c5a      	adds	r2, r3, #1
  400862:	b291      	uxth	r1, r2
  400864:	4a0b      	ldr	r2, [pc, #44]	; (400894 <SenGetByte+0x6c>)
  400866:	8011      	strh	r1, [r2, #0]
  400868:	461a      	mov	r2, r3
  40086a:	4b0b      	ldr	r3, [pc, #44]	; (400898 <SenGetByte+0x70>)
  40086c:	5c9b      	ldrb	r3, [r3, r2]
  40086e:	73fb      	strb	r3, [r7, #15]
		if(sen2Rptr>=SEN_USART_BUFF_SIZE)
  400870:	4b08      	ldr	r3, [pc, #32]	; (400894 <SenGetByte+0x6c>)
  400872:	881b      	ldrh	r3, [r3, #0]
  400874:	2bc7      	cmp	r3, #199	; 0xc7
  400876:	d902      	bls.n	40087e <SenGetByte+0x56>
			sen2Rptr = 0;
  400878:	4b06      	ldr	r3, [pc, #24]	; (400894 <SenGetByte+0x6c>)
  40087a:	2200      	movs	r2, #0
  40087c:	801a      	strh	r2, [r3, #0]
	}
	return dataByte;
  40087e:	7bfb      	ldrb	r3, [r7, #15]
  400880:	4618      	mov	r0, r3
  400882:	3714      	adds	r7, #20
  400884:	46bd      	mov	sp, r7
  400886:	bc80      	pop	{r7}
  400888:	4770      	bx	lr
  40088a:	bf00      	nop
  40088c:	20000a08 	.word	0x20000a08
  400890:	20000878 	.word	0x20000878
  400894:	20000a0a 	.word	0x20000a0a
  400898:	20000940 	.word	0x20000940

0040089c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40089c:	b580      	push	{r7, lr}
  40089e:	b086      	sub	sp, #24
  4008a0:	af00      	add	r7, sp, #0
  4008a2:	60f8      	str	r0, [r7, #12]
  4008a4:	60b9      	str	r1, [r7, #8]
  4008a6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4008a8:	2300      	movs	r3, #0
  4008aa:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  4008ac:	68fb      	ldr	r3, [r7, #12]
  4008ae:	2b00      	cmp	r3, #0
  4008b0:	d012      	beq.n	4008d8 <_read+0x3c>
		return -1;
  4008b2:	f04f 33ff 	mov.w	r3, #4294967295
  4008b6:	e013      	b.n	4008e0 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  4008b8:	4b0b      	ldr	r3, [pc, #44]	; (4008e8 <_read+0x4c>)
  4008ba:	681b      	ldr	r3, [r3, #0]
  4008bc:	4a0b      	ldr	r2, [pc, #44]	; (4008ec <_read+0x50>)
  4008be:	6812      	ldr	r2, [r2, #0]
  4008c0:	68b9      	ldr	r1, [r7, #8]
  4008c2:	4610      	mov	r0, r2
  4008c4:	4798      	blx	r3
		ptr++;
  4008c6:	68bb      	ldr	r3, [r7, #8]
  4008c8:	3301      	adds	r3, #1
  4008ca:	60bb      	str	r3, [r7, #8]
		nChars++;
  4008cc:	697b      	ldr	r3, [r7, #20]
  4008ce:	3301      	adds	r3, #1
  4008d0:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4008d2:	687b      	ldr	r3, [r7, #4]
  4008d4:	3b01      	subs	r3, #1
  4008d6:	607b      	str	r3, [r7, #4]
  4008d8:	687b      	ldr	r3, [r7, #4]
  4008da:	2b00      	cmp	r3, #0
  4008dc:	dcec      	bgt.n	4008b8 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4008de:	697b      	ldr	r3, [r7, #20]
}
  4008e0:	4618      	mov	r0, r3
  4008e2:	3718      	adds	r7, #24
  4008e4:	46bd      	mov	sp, r7
  4008e6:	bd80      	pop	{r7, pc}
  4008e8:	20000afc 	.word	0x20000afc
  4008ec:	20000b04 	.word	0x20000b04

004008f0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4008f0:	b580      	push	{r7, lr}
  4008f2:	b086      	sub	sp, #24
  4008f4:	af00      	add	r7, sp, #0
  4008f6:	60f8      	str	r0, [r7, #12]
  4008f8:	60b9      	str	r1, [r7, #8]
  4008fa:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4008fc:	2300      	movs	r3, #0
  4008fe:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  400900:	68fb      	ldr	r3, [r7, #12]
  400902:	2b01      	cmp	r3, #1
  400904:	d01e      	beq.n	400944 <_write+0x54>
  400906:	68fb      	ldr	r3, [r7, #12]
  400908:	2b02      	cmp	r3, #2
  40090a:	d01b      	beq.n	400944 <_write+0x54>
  40090c:	68fb      	ldr	r3, [r7, #12]
  40090e:	2b03      	cmp	r3, #3
  400910:	d018      	beq.n	400944 <_write+0x54>
		return -1;
  400912:	f04f 33ff 	mov.w	r3, #4294967295
  400916:	e019      	b.n	40094c <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400918:	4b0e      	ldr	r3, [pc, #56]	; (400954 <_write+0x64>)
  40091a:	681a      	ldr	r2, [r3, #0]
  40091c:	4b0e      	ldr	r3, [pc, #56]	; (400958 <_write+0x68>)
  40091e:	6818      	ldr	r0, [r3, #0]
  400920:	68bb      	ldr	r3, [r7, #8]
  400922:	1c59      	adds	r1, r3, #1
  400924:	60b9      	str	r1, [r7, #8]
  400926:	781b      	ldrb	r3, [r3, #0]
  400928:	4619      	mov	r1, r3
  40092a:	4790      	blx	r2
  40092c:	4603      	mov	r3, r0
  40092e:	2b00      	cmp	r3, #0
  400930:	da02      	bge.n	400938 <_write+0x48>
			return -1;
  400932:	f04f 33ff 	mov.w	r3, #4294967295
  400936:	e009      	b.n	40094c <_write+0x5c>
		}
		++nChars;
  400938:	697b      	ldr	r3, [r7, #20]
  40093a:	3301      	adds	r3, #1
  40093c:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40093e:	687b      	ldr	r3, [r7, #4]
  400940:	3b01      	subs	r3, #1
  400942:	607b      	str	r3, [r7, #4]
  400944:	687b      	ldr	r3, [r7, #4]
  400946:	2b00      	cmp	r3, #0
  400948:	d1e6      	bne.n	400918 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  40094a:	697b      	ldr	r3, [r7, #20]
}
  40094c:	4618      	mov	r0, r3
  40094e:	3718      	adds	r7, #24
  400950:	46bd      	mov	sp, r7
  400952:	bd80      	pop	{r7, pc}
  400954:	20000b00 	.word	0x20000b00
  400958:	20000b04 	.word	0x20000b04

0040095c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  40095c:	b480      	push	{r7}
  40095e:	b083      	sub	sp, #12
  400960:	af00      	add	r7, sp, #0
  400962:	4603      	mov	r3, r0
  400964:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400966:	4908      	ldr	r1, [pc, #32]	; (400988 <NVIC_EnableIRQ+0x2c>)
  400968:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40096c:	095b      	lsrs	r3, r3, #5
  40096e:	79fa      	ldrb	r2, [r7, #7]
  400970:	f002 021f 	and.w	r2, r2, #31
  400974:	2001      	movs	r0, #1
  400976:	fa00 f202 	lsl.w	r2, r0, r2
  40097a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40097e:	bf00      	nop
  400980:	370c      	adds	r7, #12
  400982:	46bd      	mov	sp, r7
  400984:	bc80      	pop	{r7}
  400986:	4770      	bx	lr
  400988:	e000e100 	.word	0xe000e100

0040098c <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  40098c:	b480      	push	{r7}
  40098e:	b083      	sub	sp, #12
  400990:	af00      	add	r7, sp, #0
  400992:	4603      	mov	r3, r0
  400994:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400996:	4909      	ldr	r1, [pc, #36]	; (4009bc <NVIC_DisableIRQ+0x30>)
  400998:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40099c:	095b      	lsrs	r3, r3, #5
  40099e:	79fa      	ldrb	r2, [r7, #7]
  4009a0:	f002 021f 	and.w	r2, r2, #31
  4009a4:	2001      	movs	r0, #1
  4009a6:	fa00 f202 	lsl.w	r2, r0, r2
  4009aa:	3320      	adds	r3, #32
  4009ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4009b0:	bf00      	nop
  4009b2:	370c      	adds	r7, #12
  4009b4:	46bd      	mov	sp, r7
  4009b6:	bc80      	pop	{r7}
  4009b8:	4770      	bx	lr
  4009ba:	bf00      	nop
  4009bc:	e000e100 	.word	0xe000e100

004009c0 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4009c0:	b480      	push	{r7}
  4009c2:	b083      	sub	sp, #12
  4009c4:	af00      	add	r7, sp, #0
  4009c6:	4603      	mov	r3, r0
  4009c8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4009ca:	4909      	ldr	r1, [pc, #36]	; (4009f0 <NVIC_ClearPendingIRQ+0x30>)
  4009cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4009d0:	095b      	lsrs	r3, r3, #5
  4009d2:	79fa      	ldrb	r2, [r7, #7]
  4009d4:	f002 021f 	and.w	r2, r2, #31
  4009d8:	2001      	movs	r0, #1
  4009da:	fa00 f202 	lsl.w	r2, r0, r2
  4009de:	3360      	adds	r3, #96	; 0x60
  4009e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4009e4:	bf00      	nop
  4009e6:	370c      	adds	r7, #12
  4009e8:	46bd      	mov	sp, r7
  4009ea:	bc80      	pop	{r7}
  4009ec:	4770      	bx	lr
  4009ee:	bf00      	nop
  4009f0:	e000e100 	.word	0xe000e100

004009f4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4009f4:	b480      	push	{r7}
  4009f6:	b083      	sub	sp, #12
  4009f8:	af00      	add	r7, sp, #0
  4009fa:	4603      	mov	r3, r0
  4009fc:	6039      	str	r1, [r7, #0]
  4009fe:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  400a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400a04:	2b00      	cmp	r3, #0
  400a06:	da0b      	bge.n	400a20 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400a08:	490d      	ldr	r1, [pc, #52]	; (400a40 <NVIC_SetPriority+0x4c>)
  400a0a:	79fb      	ldrb	r3, [r7, #7]
  400a0c:	f003 030f 	and.w	r3, r3, #15
  400a10:	3b04      	subs	r3, #4
  400a12:	683a      	ldr	r2, [r7, #0]
  400a14:	b2d2      	uxtb	r2, r2
  400a16:	0112      	lsls	r2, r2, #4
  400a18:	b2d2      	uxtb	r2, r2
  400a1a:	440b      	add	r3, r1
  400a1c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  400a1e:	e009      	b.n	400a34 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400a20:	4908      	ldr	r1, [pc, #32]	; (400a44 <NVIC_SetPriority+0x50>)
  400a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400a26:	683a      	ldr	r2, [r7, #0]
  400a28:	b2d2      	uxtb	r2, r2
  400a2a:	0112      	lsls	r2, r2, #4
  400a2c:	b2d2      	uxtb	r2, r2
  400a2e:	440b      	add	r3, r1
  400a30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  400a34:	bf00      	nop
  400a36:	370c      	adds	r7, #12
  400a38:	46bd      	mov	sp, r7
  400a3a:	bc80      	pop	{r7}
  400a3c:	4770      	bx	lr
  400a3e:	bf00      	nop
  400a40:	e000ed00 	.word	0xe000ed00
  400a44:	e000e100 	.word	0xe000e100

00400a48 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400a48:	b580      	push	{r7, lr}
  400a4a:	b084      	sub	sp, #16
  400a4c:	af00      	add	r7, sp, #0
  400a4e:	6078      	str	r0, [r7, #4]
  400a50:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400a52:	6878      	ldr	r0, [r7, #4]
  400a54:	4b2c      	ldr	r3, [pc, #176]	; (400b08 <pio_handler_process+0xc0>)
  400a56:	4798      	blx	r3
  400a58:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400a5a:	6878      	ldr	r0, [r7, #4]
  400a5c:	4b2b      	ldr	r3, [pc, #172]	; (400b0c <pio_handler_process+0xc4>)
  400a5e:	4798      	blx	r3
  400a60:	4602      	mov	r2, r0
  400a62:	68fb      	ldr	r3, [r7, #12]
  400a64:	4013      	ands	r3, r2
  400a66:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400a68:	68fb      	ldr	r3, [r7, #12]
  400a6a:	2b00      	cmp	r3, #0
  400a6c:	d03c      	beq.n	400ae8 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400a6e:	2300      	movs	r3, #0
  400a70:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400a72:	e034      	b.n	400ade <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400a74:	4a26      	ldr	r2, [pc, #152]	; (400b10 <pio_handler_process+0xc8>)
  400a76:	68bb      	ldr	r3, [r7, #8]
  400a78:	011b      	lsls	r3, r3, #4
  400a7a:	4413      	add	r3, r2
  400a7c:	681a      	ldr	r2, [r3, #0]
  400a7e:	683b      	ldr	r3, [r7, #0]
  400a80:	429a      	cmp	r2, r3
  400a82:	d126      	bne.n	400ad2 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400a84:	4a22      	ldr	r2, [pc, #136]	; (400b10 <pio_handler_process+0xc8>)
  400a86:	68bb      	ldr	r3, [r7, #8]
  400a88:	011b      	lsls	r3, r3, #4
  400a8a:	4413      	add	r3, r2
  400a8c:	3304      	adds	r3, #4
  400a8e:	681a      	ldr	r2, [r3, #0]
  400a90:	68fb      	ldr	r3, [r7, #12]
  400a92:	4013      	ands	r3, r2
  400a94:	2b00      	cmp	r3, #0
  400a96:	d01c      	beq.n	400ad2 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400a98:	4a1d      	ldr	r2, [pc, #116]	; (400b10 <pio_handler_process+0xc8>)
  400a9a:	68bb      	ldr	r3, [r7, #8]
  400a9c:	011b      	lsls	r3, r3, #4
  400a9e:	4413      	add	r3, r2
  400aa0:	330c      	adds	r3, #12
  400aa2:	681b      	ldr	r3, [r3, #0]
  400aa4:	491a      	ldr	r1, [pc, #104]	; (400b10 <pio_handler_process+0xc8>)
  400aa6:	68ba      	ldr	r2, [r7, #8]
  400aa8:	0112      	lsls	r2, r2, #4
  400aaa:	440a      	add	r2, r1
  400aac:	6810      	ldr	r0, [r2, #0]
  400aae:	4918      	ldr	r1, [pc, #96]	; (400b10 <pio_handler_process+0xc8>)
  400ab0:	68ba      	ldr	r2, [r7, #8]
  400ab2:	0112      	lsls	r2, r2, #4
  400ab4:	440a      	add	r2, r1
  400ab6:	3204      	adds	r2, #4
  400ab8:	6812      	ldr	r2, [r2, #0]
  400aba:	4611      	mov	r1, r2
  400abc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400abe:	4a14      	ldr	r2, [pc, #80]	; (400b10 <pio_handler_process+0xc8>)
  400ac0:	68bb      	ldr	r3, [r7, #8]
  400ac2:	011b      	lsls	r3, r3, #4
  400ac4:	4413      	add	r3, r2
  400ac6:	3304      	adds	r3, #4
  400ac8:	681b      	ldr	r3, [r3, #0]
  400aca:	43db      	mvns	r3, r3
  400acc:	68fa      	ldr	r2, [r7, #12]
  400ace:	4013      	ands	r3, r2
  400ad0:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400ad2:	68bb      	ldr	r3, [r7, #8]
  400ad4:	3301      	adds	r3, #1
  400ad6:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400ad8:	68bb      	ldr	r3, [r7, #8]
  400ada:	2b06      	cmp	r3, #6
  400adc:	d803      	bhi.n	400ae6 <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400ade:	68fb      	ldr	r3, [r7, #12]
  400ae0:	2b00      	cmp	r3, #0
  400ae2:	d1c7      	bne.n	400a74 <pio_handler_process+0x2c>
  400ae4:	e000      	b.n	400ae8 <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  400ae6:	bf00      	nop
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400ae8:	4b0a      	ldr	r3, [pc, #40]	; (400b14 <pio_handler_process+0xcc>)
  400aea:	681b      	ldr	r3, [r3, #0]
  400aec:	2b00      	cmp	r3, #0
  400aee:	d007      	beq.n	400b00 <pio_handler_process+0xb8>
		if (pio_capture_handler) {
  400af0:	4b09      	ldr	r3, [pc, #36]	; (400b18 <pio_handler_process+0xd0>)
  400af2:	681b      	ldr	r3, [r3, #0]
  400af4:	2b00      	cmp	r3, #0
  400af6:	d003      	beq.n	400b00 <pio_handler_process+0xb8>
			pio_capture_handler(p_pio);
  400af8:	4b07      	ldr	r3, [pc, #28]	; (400b18 <pio_handler_process+0xd0>)
  400afa:	681b      	ldr	r3, [r3, #0]
  400afc:	6878      	ldr	r0, [r7, #4]
  400afe:	4798      	blx	r3
		}
	}
#endif
}
  400b00:	bf00      	nop
  400b02:	3710      	adds	r7, #16
  400b04:	46bd      	mov	sp, r7
  400b06:	bd80      	pop	{r7, pc}
  400b08:	00401995 	.word	0x00401995
  400b0c:	004019ad 	.word	0x004019ad
  400b10:	20000a10 	.word	0x20000a10
  400b14:	20000b08 	.word	0x20000b08
  400b18:	20000a84 	.word	0x20000a84

00400b1c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400b1c:	b580      	push	{r7, lr}
  400b1e:	b086      	sub	sp, #24
  400b20:	af00      	add	r7, sp, #0
  400b22:	60f8      	str	r0, [r7, #12]
  400b24:	60b9      	str	r1, [r7, #8]
  400b26:	607a      	str	r2, [r7, #4]
  400b28:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400b2a:	4b21      	ldr	r3, [pc, #132]	; (400bb0 <pio_handler_set+0x94>)
  400b2c:	681b      	ldr	r3, [r3, #0]
  400b2e:	2b06      	cmp	r3, #6
  400b30:	d901      	bls.n	400b36 <pio_handler_set+0x1a>
		return 1;
  400b32:	2301      	movs	r3, #1
  400b34:	e038      	b.n	400ba8 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400b36:	2300      	movs	r3, #0
  400b38:	75fb      	strb	r3, [r7, #23]
  400b3a:	e011      	b.n	400b60 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400b3c:	7dfb      	ldrb	r3, [r7, #23]
  400b3e:	011b      	lsls	r3, r3, #4
  400b40:	4a1c      	ldr	r2, [pc, #112]	; (400bb4 <pio_handler_set+0x98>)
  400b42:	4413      	add	r3, r2
  400b44:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400b46:	693b      	ldr	r3, [r7, #16]
  400b48:	681a      	ldr	r2, [r3, #0]
  400b4a:	68bb      	ldr	r3, [r7, #8]
  400b4c:	429a      	cmp	r2, r3
  400b4e:	d104      	bne.n	400b5a <pio_handler_set+0x3e>
  400b50:	693b      	ldr	r3, [r7, #16]
  400b52:	685a      	ldr	r2, [r3, #4]
  400b54:	687b      	ldr	r3, [r7, #4]
  400b56:	429a      	cmp	r2, r3
  400b58:	d008      	beq.n	400b6c <pio_handler_set+0x50>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400b5a:	7dfb      	ldrb	r3, [r7, #23]
  400b5c:	3301      	adds	r3, #1
  400b5e:	75fb      	strb	r3, [r7, #23]
  400b60:	7dfa      	ldrb	r2, [r7, #23]
  400b62:	4b13      	ldr	r3, [pc, #76]	; (400bb0 <pio_handler_set+0x94>)
  400b64:	681b      	ldr	r3, [r3, #0]
  400b66:	429a      	cmp	r2, r3
  400b68:	d9e8      	bls.n	400b3c <pio_handler_set+0x20>
  400b6a:	e000      	b.n	400b6e <pio_handler_set+0x52>
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
			break;
  400b6c:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400b6e:	693b      	ldr	r3, [r7, #16]
  400b70:	68ba      	ldr	r2, [r7, #8]
  400b72:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400b74:	693b      	ldr	r3, [r7, #16]
  400b76:	687a      	ldr	r2, [r7, #4]
  400b78:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400b7a:	693b      	ldr	r3, [r7, #16]
  400b7c:	683a      	ldr	r2, [r7, #0]
  400b7e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400b80:	693b      	ldr	r3, [r7, #16]
  400b82:	6a3a      	ldr	r2, [r7, #32]
  400b84:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400b86:	7dfa      	ldrb	r2, [r7, #23]
  400b88:	4b09      	ldr	r3, [pc, #36]	; (400bb0 <pio_handler_set+0x94>)
  400b8a:	681b      	ldr	r3, [r3, #0]
  400b8c:	3301      	adds	r3, #1
  400b8e:	429a      	cmp	r2, r3
  400b90:	d104      	bne.n	400b9c <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400b92:	4b07      	ldr	r3, [pc, #28]	; (400bb0 <pio_handler_set+0x94>)
  400b94:	681b      	ldr	r3, [r3, #0]
  400b96:	3301      	adds	r3, #1
  400b98:	4a05      	ldr	r2, [pc, #20]	; (400bb0 <pio_handler_set+0x94>)
  400b9a:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400b9c:	683a      	ldr	r2, [r7, #0]
  400b9e:	6879      	ldr	r1, [r7, #4]
  400ba0:	68f8      	ldr	r0, [r7, #12]
  400ba2:	4b05      	ldr	r3, [pc, #20]	; (400bb8 <pio_handler_set+0x9c>)
  400ba4:	4798      	blx	r3

	return 0;
  400ba6:	2300      	movs	r3, #0
}
  400ba8:	4618      	mov	r0, r3
  400baa:	3718      	adds	r7, #24
  400bac:	46bd      	mov	sp, r7
  400bae:	bd80      	pop	{r7, pc}
  400bb0:	20000a80 	.word	0x20000a80
  400bb4:	20000a10 	.word	0x20000a10
  400bb8:	004018f1 	.word	0x004018f1

00400bbc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400bbc:	b580      	push	{r7, lr}
  400bbe:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400bc0:	210b      	movs	r1, #11
  400bc2:	4802      	ldr	r0, [pc, #8]	; (400bcc <PIOA_Handler+0x10>)
  400bc4:	4b02      	ldr	r3, [pc, #8]	; (400bd0 <PIOA_Handler+0x14>)
  400bc6:	4798      	blx	r3
}
  400bc8:	bf00      	nop
  400bca:	bd80      	pop	{r7, pc}
  400bcc:	400e0e00 	.word	0x400e0e00
  400bd0:	00400a49 	.word	0x00400a49

00400bd4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400bd4:	b580      	push	{r7, lr}
  400bd6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400bd8:	210c      	movs	r1, #12
  400bda:	4802      	ldr	r0, [pc, #8]	; (400be4 <PIOB_Handler+0x10>)
  400bdc:	4b02      	ldr	r3, [pc, #8]	; (400be8 <PIOB_Handler+0x14>)
  400bde:	4798      	blx	r3
}
  400be0:	bf00      	nop
  400be2:	bd80      	pop	{r7, pc}
  400be4:	400e1000 	.word	0x400e1000
  400be8:	00400a49 	.word	0x00400a49

00400bec <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  400bec:	b580      	push	{r7, lr}
  400bee:	b086      	sub	sp, #24
  400bf0:	af00      	add	r7, sp, #0
  400bf2:	60f8      	str	r0, [r7, #12]
  400bf4:	460b      	mov	r3, r1
  400bf6:	607a      	str	r2, [r7, #4]
  400bf8:	72fb      	strb	r3, [r7, #11]
	uint32_t bitmask = 0;
  400bfa:	2300      	movs	r3, #0
  400bfc:	617b      	str	r3, [r7, #20]

	bitmask = pio_get_interrupt_mask(p_pio);
  400bfe:	68f8      	ldr	r0, [r7, #12]
  400c00:	4b13      	ldr	r3, [pc, #76]	; (400c50 <pio_handler_set_priority+0x64>)
  400c02:	4798      	blx	r3
  400c04:	6178      	str	r0, [r7, #20]
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  400c06:	f04f 31ff 	mov.w	r1, #4294967295
  400c0a:	68f8      	ldr	r0, [r7, #12]
  400c0c:	4b11      	ldr	r3, [pc, #68]	; (400c54 <pio_handler_set_priority+0x68>)
  400c0e:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  400c10:	68f8      	ldr	r0, [r7, #12]
  400c12:	4b11      	ldr	r3, [pc, #68]	; (400c58 <pio_handler_set_priority+0x6c>)
  400c14:	4798      	blx	r3
	NVIC_DisableIRQ(ul_irqn);
  400c16:	f997 300b 	ldrsb.w	r3, [r7, #11]
  400c1a:	4618      	mov	r0, r3
  400c1c:	4b0f      	ldr	r3, [pc, #60]	; (400c5c <pio_handler_set_priority+0x70>)
  400c1e:	4798      	blx	r3
	NVIC_ClearPendingIRQ(ul_irqn);
  400c20:	f997 300b 	ldrsb.w	r3, [r7, #11]
  400c24:	4618      	mov	r0, r3
  400c26:	4b0e      	ldr	r3, [pc, #56]	; (400c60 <pio_handler_set_priority+0x74>)
  400c28:	4798      	blx	r3
	NVIC_SetPriority(ul_irqn, ul_priority);
  400c2a:	f997 300b 	ldrsb.w	r3, [r7, #11]
  400c2e:	6879      	ldr	r1, [r7, #4]
  400c30:	4618      	mov	r0, r3
  400c32:	4b0c      	ldr	r3, [pc, #48]	; (400c64 <pio_handler_set_priority+0x78>)
  400c34:	4798      	blx	r3
	NVIC_EnableIRQ(ul_irqn);
  400c36:	f997 300b 	ldrsb.w	r3, [r7, #11]
  400c3a:	4618      	mov	r0, r3
  400c3c:	4b0a      	ldr	r3, [pc, #40]	; (400c68 <pio_handler_set_priority+0x7c>)
  400c3e:	4798      	blx	r3
	pio_enable_interrupt(p_pio, bitmask);
  400c40:	6979      	ldr	r1, [r7, #20]
  400c42:	68f8      	ldr	r0, [r7, #12]
  400c44:	4b09      	ldr	r3, [pc, #36]	; (400c6c <pio_handler_set_priority+0x80>)
  400c46:	4798      	blx	r3
}
  400c48:	bf00      	nop
  400c4a:	3718      	adds	r7, #24
  400c4c:	46bd      	mov	sp, r7
  400c4e:	bd80      	pop	{r7, pc}
  400c50:	004019ad 	.word	0x004019ad
  400c54:	00401979 	.word	0x00401979
  400c58:	00401995 	.word	0x00401995
  400c5c:	0040098d 	.word	0x0040098d
  400c60:	004009c1 	.word	0x004009c1
  400c64:	004009f5 	.word	0x004009f5
  400c68:	0040095d 	.word	0x0040095d
  400c6c:	0040195d 	.word	0x0040195d

00400c70 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  400c70:	b480      	push	{r7}
  400c72:	b083      	sub	sp, #12
  400c74:	af00      	add	r7, sp, #0
  400c76:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400c78:	687b      	ldr	r3, [r7, #4]
  400c7a:	2208      	movs	r2, #8
  400c7c:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400c7e:	687b      	ldr	r3, [r7, #4]
  400c80:	2220      	movs	r2, #32
  400c82:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400c84:	687b      	ldr	r3, [r7, #4]
  400c86:	2204      	movs	r2, #4
  400c88:	601a      	str	r2, [r3, #0]
}
  400c8a:	bf00      	nop
  400c8c:	370c      	adds	r7, #12
  400c8e:	46bd      	mov	sp, r7
  400c90:	bc80      	pop	{r7}
  400c92:	4770      	bx	lr

00400c94 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  400c94:	b580      	push	{r7, lr}
  400c96:	b084      	sub	sp, #16
  400c98:	af00      	add	r7, sp, #0
  400c9a:	6078      	str	r0, [r7, #4]
  400c9c:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
  400c9e:	2300      	movs	r3, #0
  400ca0:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400ca2:	687b      	ldr	r3, [r7, #4]
  400ca4:	f04f 32ff 	mov.w	r2, #4294967295
  400ca8:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  400caa:	687b      	ldr	r3, [r7, #4]
  400cac:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
  400cae:	6878      	ldr	r0, [r7, #4]
  400cb0:	4b0e      	ldr	r3, [pc, #56]	; (400cec <twi_master_init+0x58>)
  400cb2:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
  400cb4:	6878      	ldr	r0, [r7, #4]
  400cb6:	4b0e      	ldr	r3, [pc, #56]	; (400cf0 <twi_master_init+0x5c>)
  400cb8:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  400cba:	683b      	ldr	r3, [r7, #0]
  400cbc:	6859      	ldr	r1, [r3, #4]
  400cbe:	683b      	ldr	r3, [r7, #0]
  400cc0:	681b      	ldr	r3, [r3, #0]
  400cc2:	461a      	mov	r2, r3
  400cc4:	6878      	ldr	r0, [r7, #4]
  400cc6:	4b0b      	ldr	r3, [pc, #44]	; (400cf4 <twi_master_init+0x60>)
  400cc8:	4798      	blx	r3
  400cca:	4603      	mov	r3, r0
  400ccc:	2b01      	cmp	r3, #1
  400cce:	d101      	bne.n	400cd4 <twi_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
  400cd0:	2301      	movs	r3, #1
  400cd2:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
  400cd4:	683b      	ldr	r3, [r7, #0]
  400cd6:	7a5b      	ldrb	r3, [r3, #9]
  400cd8:	2b01      	cmp	r3, #1
  400cda:	d102      	bne.n	400ce2 <twi_master_init+0x4e>
		p_twi->TWI_CR = TWI_CR_QUICK;
  400cdc:	687b      	ldr	r3, [r7, #4]
  400cde:	2240      	movs	r2, #64	; 0x40
  400ce0:	601a      	str	r2, [r3, #0]
	}

	return status;
  400ce2:	68fb      	ldr	r3, [r7, #12]
}
  400ce4:	4618      	mov	r0, r3
  400ce6:	3710      	adds	r7, #16
  400ce8:	46bd      	mov	sp, r7
  400cea:	bd80      	pop	{r7, pc}
  400cec:	00400ded 	.word	0x00400ded
  400cf0:	00400c71 	.word	0x00400c71
  400cf4:	00400cf9 	.word	0x00400cf9

00400cf8 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  400cf8:	b480      	push	{r7}
  400cfa:	b089      	sub	sp, #36	; 0x24
  400cfc:	af00      	add	r7, sp, #0
  400cfe:	60f8      	str	r0, [r7, #12]
  400d00:	60b9      	str	r1, [r7, #8]
  400d02:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  400d04:	2300      	movs	r3, #0
  400d06:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400d08:	68bb      	ldr	r3, [r7, #8]
  400d0a:	4a34      	ldr	r2, [pc, #208]	; (400ddc <twi_set_speed+0xe4>)
  400d0c:	4293      	cmp	r3, r2
  400d0e:	d901      	bls.n	400d14 <twi_set_speed+0x1c>
		return FAIL;
  400d10:	2301      	movs	r3, #1
  400d12:	e05d      	b.n	400dd0 <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  400d14:	68bb      	ldr	r3, [r7, #8]
  400d16:	4a32      	ldr	r2, [pc, #200]	; (400de0 <twi_set_speed+0xe8>)
  400d18:	4293      	cmp	r3, r2
  400d1a:	d937      	bls.n	400d8c <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400d1c:	687b      	ldr	r3, [r7, #4]
  400d1e:	4a31      	ldr	r2, [pc, #196]	; (400de4 <twi_set_speed+0xec>)
  400d20:	fba2 2303 	umull	r2, r3, r2, r3
  400d24:	0b9b      	lsrs	r3, r3, #14
  400d26:	3b04      	subs	r3, #4
  400d28:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400d2a:	68ba      	ldr	r2, [r7, #8]
  400d2c:	4b2e      	ldr	r3, [pc, #184]	; (400de8 <twi_set_speed+0xf0>)
  400d2e:	4413      	add	r3, r2
  400d30:	009b      	lsls	r3, r3, #2
  400d32:	687a      	ldr	r2, [r7, #4]
  400d34:	fbb2 f3f3 	udiv	r3, r2, r3
  400d38:	3b04      	subs	r3, #4
  400d3a:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400d3c:	e005      	b.n	400d4a <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  400d3e:	69fb      	ldr	r3, [r7, #28]
  400d40:	3301      	adds	r3, #1
  400d42:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  400d44:	697b      	ldr	r3, [r7, #20]
  400d46:	085b      	lsrs	r3, r3, #1
  400d48:	617b      	str	r3, [r7, #20]
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400d4a:	697b      	ldr	r3, [r7, #20]
  400d4c:	2bff      	cmp	r3, #255	; 0xff
  400d4e:	d909      	bls.n	400d64 <twi_set_speed+0x6c>
  400d50:	69fb      	ldr	r3, [r7, #28]
  400d52:	2b06      	cmp	r3, #6
  400d54:	d9f3      	bls.n	400d3e <twi_set_speed+0x46>
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400d56:	e005      	b.n	400d64 <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  400d58:	69fb      	ldr	r3, [r7, #28]
  400d5a:	3301      	adds	r3, #1
  400d5c:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
  400d5e:	693b      	ldr	r3, [r7, #16]
  400d60:	085b      	lsrs	r3, r3, #1
  400d62:	613b      	str	r3, [r7, #16]
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400d64:	693b      	ldr	r3, [r7, #16]
  400d66:	2bff      	cmp	r3, #255	; 0xff
  400d68:	d902      	bls.n	400d70 <twi_set_speed+0x78>
  400d6a:	69fb      	ldr	r3, [r7, #28]
  400d6c:	2b06      	cmp	r3, #6
  400d6e:	d9f3      	bls.n	400d58 <twi_set_speed+0x60>
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  400d70:	697b      	ldr	r3, [r7, #20]
  400d72:	b2da      	uxtb	r2, r3
  400d74:	693b      	ldr	r3, [r7, #16]
  400d76:	021b      	lsls	r3, r3, #8
  400d78:	b29b      	uxth	r3, r3
  400d7a:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
  400d7c:	69fb      	ldr	r3, [r7, #28]
  400d7e:	041b      	lsls	r3, r3, #16
  400d80:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  400d84:	431a      	orrs	r2, r3
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
  400d86:	68fb      	ldr	r3, [r7, #12]
  400d88:	611a      	str	r2, [r3, #16]
  400d8a:	e020      	b.n	400dce <twi_set_speed+0xd6>
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400d8c:	68bb      	ldr	r3, [r7, #8]
  400d8e:	005b      	lsls	r3, r3, #1
  400d90:	687a      	ldr	r2, [r7, #4]
  400d92:	fbb2 f3f3 	udiv	r3, r2, r3
  400d96:	3b04      	subs	r3, #4
  400d98:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400d9a:	e005      	b.n	400da8 <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  400d9c:	69fb      	ldr	r3, [r7, #28]
  400d9e:	3301      	adds	r3, #1
  400da0:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
  400da2:	69bb      	ldr	r3, [r7, #24]
  400da4:	085b      	lsrs	r3, r3, #1
  400da6:	61bb      	str	r3, [r7, #24]
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400da8:	69bb      	ldr	r3, [r7, #24]
  400daa:	2bff      	cmp	r3, #255	; 0xff
  400dac:	d902      	bls.n	400db4 <twi_set_speed+0xbc>
  400dae:	69fb      	ldr	r3, [r7, #28]
  400db0:	2b06      	cmp	r3, #6
  400db2:	d9f3      	bls.n	400d9c <twi_set_speed+0xa4>
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400db4:	69bb      	ldr	r3, [r7, #24]
  400db6:	b2da      	uxtb	r2, r3
  400db8:	69bb      	ldr	r3, [r7, #24]
  400dba:	021b      	lsls	r3, r3, #8
  400dbc:	b29b      	uxth	r3, r3
  400dbe:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
  400dc0:	69fb      	ldr	r3, [r7, #28]
  400dc2:	041b      	lsls	r3, r3, #16
  400dc4:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400dc8:	431a      	orrs	r2, r3
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
  400dca:	68fb      	ldr	r3, [r7, #12]
  400dcc:	611a      	str	r2, [r3, #16]
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  400dce:	2300      	movs	r3, #0
}
  400dd0:	4618      	mov	r0, r3
  400dd2:	3724      	adds	r7, #36	; 0x24
  400dd4:	46bd      	mov	sp, r7
  400dd6:	bc80      	pop	{r7}
  400dd8:	4770      	bx	lr
  400dda:	bf00      	nop
  400ddc:	00061a80 	.word	0x00061a80
  400de0:	0005dc00 	.word	0x0005dc00
  400de4:	057619f1 	.word	0x057619f1
  400de8:	3ffd1200 	.word	0x3ffd1200

00400dec <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  400dec:	b480      	push	{r7}
  400dee:	b083      	sub	sp, #12
  400df0:	af00      	add	r7, sp, #0
  400df2:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  400df4:	687b      	ldr	r3, [r7, #4]
  400df6:	2280      	movs	r2, #128	; 0x80
  400df8:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  400dfa:	687b      	ldr	r3, [r7, #4]
  400dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400dfe:	bf00      	nop
  400e00:	370c      	adds	r7, #12
  400e02:	46bd      	mov	sp, r7
  400e04:	bc80      	pop	{r7}
  400e06:	4770      	bx	lr

00400e08 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400e08:	b480      	push	{r7}
  400e0a:	b085      	sub	sp, #20
  400e0c:	af00      	add	r7, sp, #0
  400e0e:	6078      	str	r0, [r7, #4]
  400e10:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  400e12:	2300      	movs	r3, #0
  400e14:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400e16:	687b      	ldr	r3, [r7, #4]
  400e18:	22ac      	movs	r2, #172	; 0xac
  400e1a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400e1c:	683b      	ldr	r3, [r7, #0]
  400e1e:	681a      	ldr	r2, [r3, #0]
  400e20:	683b      	ldr	r3, [r7, #0]
  400e22:	685b      	ldr	r3, [r3, #4]
  400e24:	fbb2 f3f3 	udiv	r3, r2, r3
  400e28:	091b      	lsrs	r3, r3, #4
  400e2a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400e2c:	68fb      	ldr	r3, [r7, #12]
  400e2e:	2b00      	cmp	r3, #0
  400e30:	d003      	beq.n	400e3a <uart_init+0x32>
  400e32:	68fb      	ldr	r3, [r7, #12]
  400e34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400e38:	d301      	bcc.n	400e3e <uart_init+0x36>
		return 1;
  400e3a:	2301      	movs	r3, #1
  400e3c:	e00f      	b.n	400e5e <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  400e3e:	687b      	ldr	r3, [r7, #4]
  400e40:	68fa      	ldr	r2, [r7, #12]
  400e42:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400e44:	683b      	ldr	r3, [r7, #0]
  400e46:	689a      	ldr	r2, [r3, #8]
  400e48:	687b      	ldr	r3, [r7, #4]
  400e4a:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400e4c:	687b      	ldr	r3, [r7, #4]
  400e4e:	f240 2202 	movw	r2, #514	; 0x202
  400e52:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400e56:	687b      	ldr	r3, [r7, #4]
  400e58:	2250      	movs	r2, #80	; 0x50
  400e5a:	601a      	str	r2, [r3, #0]

	return 0;
  400e5c:	2300      	movs	r3, #0
}
  400e5e:	4618      	mov	r0, r3
  400e60:	3714      	adds	r7, #20
  400e62:	46bd      	mov	sp, r7
  400e64:	bc80      	pop	{r7}
  400e66:	4770      	bx	lr

00400e68 <uart_disable_tx>:
 * \brief Disable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_tx(Uart *p_uart)
{
  400e68:	b480      	push	{r7}
  400e6a:	b083      	sub	sp, #12
  400e6c:	af00      	add	r7, sp, #0
  400e6e:	6078      	str	r0, [r7, #4]
	/* Disable transmitter */
	p_uart->UART_CR = UART_CR_TXDIS;
  400e70:	687b      	ldr	r3, [r7, #4]
  400e72:	2280      	movs	r2, #128	; 0x80
  400e74:	601a      	str	r2, [r3, #0]
}
  400e76:	bf00      	nop
  400e78:	370c      	adds	r7, #12
  400e7a:	46bd      	mov	sp, r7
  400e7c:	bc80      	pop	{r7}
  400e7e:	4770      	bx	lr

00400e80 <uart_enable_rx>:
 * \brief Enable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_rx(Uart *p_uart)
{
  400e80:	b480      	push	{r7}
  400e82:	b083      	sub	sp, #12
  400e84:	af00      	add	r7, sp, #0
  400e86:	6078      	str	r0, [r7, #4]
	/* Enable receiver */
	p_uart->UART_CR = UART_CR_RXEN;
  400e88:	687b      	ldr	r3, [r7, #4]
  400e8a:	2210      	movs	r2, #16
  400e8c:	601a      	str	r2, [r3, #0]
}
  400e8e:	bf00      	nop
  400e90:	370c      	adds	r7, #12
  400e92:	46bd      	mov	sp, r7
  400e94:	bc80      	pop	{r7}
  400e96:	4770      	bx	lr

00400e98 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400e98:	b480      	push	{r7}
  400e9a:	b083      	sub	sp, #12
  400e9c:	af00      	add	r7, sp, #0
  400e9e:	6078      	str	r0, [r7, #4]
  400ea0:	460b      	mov	r3, r1
  400ea2:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400ea4:	687b      	ldr	r3, [r7, #4]
  400ea6:	695b      	ldr	r3, [r3, #20]
  400ea8:	f003 0302 	and.w	r3, r3, #2
  400eac:	2b00      	cmp	r3, #0
  400eae:	d101      	bne.n	400eb4 <uart_write+0x1c>
		return 1;
  400eb0:	2301      	movs	r3, #1
  400eb2:	e003      	b.n	400ebc <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  400eb4:	78fa      	ldrb	r2, [r7, #3]
  400eb6:	687b      	ldr	r3, [r7, #4]
  400eb8:	61da      	str	r2, [r3, #28]
	return 0;
  400eba:	2300      	movs	r3, #0
}
  400ebc:	4618      	mov	r0, r3
  400ebe:	370c      	adds	r7, #12
  400ec0:	46bd      	mov	sp, r7
  400ec2:	bc80      	pop	{r7}
  400ec4:	4770      	bx	lr
  400ec6:	bf00      	nop

00400ec8 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400ec8:	b480      	push	{r7}
  400eca:	b083      	sub	sp, #12
  400ecc:	af00      	add	r7, sp, #0
  400ece:	6078      	str	r0, [r7, #4]
  400ed0:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400ed2:	687b      	ldr	r3, [r7, #4]
  400ed4:	695b      	ldr	r3, [r3, #20]
  400ed6:	f003 0301 	and.w	r3, r3, #1
  400eda:	2b00      	cmp	r3, #0
  400edc:	d101      	bne.n	400ee2 <uart_read+0x1a>
		return 1;
  400ede:	2301      	movs	r3, #1
  400ee0:	e005      	b.n	400eee <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400ee2:	687b      	ldr	r3, [r7, #4]
  400ee4:	699b      	ldr	r3, [r3, #24]
  400ee6:	b2da      	uxtb	r2, r3
  400ee8:	683b      	ldr	r3, [r7, #0]
  400eea:	701a      	strb	r2, [r3, #0]
	return 0;
  400eec:	2300      	movs	r3, #0
}
  400eee:	4618      	mov	r0, r3
  400ef0:	370c      	adds	r7, #12
  400ef2:	46bd      	mov	sp, r7
  400ef4:	bc80      	pop	{r7}
  400ef6:	4770      	bx	lr

00400ef8 <uart_get_pdc_base>:
 * \param p_uart Pointer to a UART instance.
 *
 * \return UART PDC registers base for PDC driver to access.
 */
Pdc *uart_get_pdc_base(Uart *p_uart)
{
  400ef8:	b480      	push	{r7}
  400efa:	b085      	sub	sp, #20
  400efc:	af00      	add	r7, sp, #0
  400efe:	6078      	str	r0, [r7, #4]
	Pdc *p_pdc_base;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	if (p_uart == UART0)
  400f00:	687b      	ldr	r3, [r7, #4]
  400f02:	4a08      	ldr	r2, [pc, #32]	; (400f24 <uart_get_pdc_base+0x2c>)
  400f04:	4293      	cmp	r3, r2
  400f06:	d101      	bne.n	400f0c <uart_get_pdc_base+0x14>
		p_pdc_base = PDC_UART0;
  400f08:	4b07      	ldr	r3, [pc, #28]	; (400f28 <uart_get_pdc_base+0x30>)
  400f0a:	60fb      	str	r3, [r7, #12]
#else
#error "Unsupported device"
#endif

#if (SAM3S || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	if (p_uart == UART1)
  400f0c:	687b      	ldr	r3, [r7, #4]
  400f0e:	4a07      	ldr	r2, [pc, #28]	; (400f2c <uart_get_pdc_base+0x34>)
  400f10:	4293      	cmp	r3, r2
  400f12:	d101      	bne.n	400f18 <uart_get_pdc_base+0x20>
		p_pdc_base = PDC_UART1;
  400f14:	4b06      	ldr	r3, [pc, #24]	; (400f30 <uart_get_pdc_base+0x38>)
  400f16:	60fb      	str	r3, [r7, #12]
#if (SAM4N)
	if (p_uart == UART2)
		p_pdc_base = PDC_UART2;
#endif

	return p_pdc_base;
  400f18:	68fb      	ldr	r3, [r7, #12]
}
  400f1a:	4618      	mov	r0, r3
  400f1c:	3714      	adds	r7, #20
  400f1e:	46bd      	mov	sp, r7
  400f20:	bc80      	pop	{r7}
  400f22:	4770      	bx	lr
  400f24:	400e0600 	.word	0x400e0600
  400f28:	400e0700 	.word	0x400e0700
  400f2c:	400e0800 	.word	0x400e0800
  400f30:	400e0900 	.word	0x400e0900

00400f34 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400f34:	b480      	push	{r7}
  400f36:	b089      	sub	sp, #36	; 0x24
  400f38:	af00      	add	r7, sp, #0
  400f3a:	60f8      	str	r0, [r7, #12]
  400f3c:	60b9      	str	r1, [r7, #8]
  400f3e:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400f40:	68bb      	ldr	r3, [r7, #8]
  400f42:	011a      	lsls	r2, r3, #4
  400f44:	687b      	ldr	r3, [r7, #4]
  400f46:	429a      	cmp	r2, r3
  400f48:	d802      	bhi.n	400f50 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400f4a:	2310      	movs	r3, #16
  400f4c:	61fb      	str	r3, [r7, #28]
  400f4e:	e001      	b.n	400f54 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400f50:	2308      	movs	r3, #8
  400f52:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400f54:	687b      	ldr	r3, [r7, #4]
  400f56:	00da      	lsls	r2, r3, #3
  400f58:	69fb      	ldr	r3, [r7, #28]
  400f5a:	68b9      	ldr	r1, [r7, #8]
  400f5c:	fb01 f303 	mul.w	r3, r1, r3
  400f60:	085b      	lsrs	r3, r3, #1
  400f62:	441a      	add	r2, r3
  400f64:	69fb      	ldr	r3, [r7, #28]
  400f66:	68b9      	ldr	r1, [r7, #8]
  400f68:	fb01 f303 	mul.w	r3, r1, r3
  400f6c:	fbb2 f3f3 	udiv	r3, r2, r3
  400f70:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400f72:	69bb      	ldr	r3, [r7, #24]
  400f74:	08db      	lsrs	r3, r3, #3
  400f76:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400f78:	69bb      	ldr	r3, [r7, #24]
  400f7a:	f003 0307 	and.w	r3, r3, #7
  400f7e:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400f80:	697b      	ldr	r3, [r7, #20]
  400f82:	2b00      	cmp	r3, #0
  400f84:	d003      	beq.n	400f8e <usart_set_async_baudrate+0x5a>
  400f86:	697b      	ldr	r3, [r7, #20]
  400f88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400f8c:	d301      	bcc.n	400f92 <usart_set_async_baudrate+0x5e>
		return 1;
  400f8e:	2301      	movs	r3, #1
  400f90:	e00f      	b.n	400fb2 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400f92:	69fb      	ldr	r3, [r7, #28]
  400f94:	2b08      	cmp	r3, #8
  400f96:	d105      	bne.n	400fa4 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400f98:	68fb      	ldr	r3, [r7, #12]
  400f9a:	685b      	ldr	r3, [r3, #4]
  400f9c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400fa0:	68fb      	ldr	r3, [r7, #12]
  400fa2:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400fa4:	693b      	ldr	r3, [r7, #16]
  400fa6:	041a      	lsls	r2, r3, #16
  400fa8:	697b      	ldr	r3, [r7, #20]
  400faa:	431a      	orrs	r2, r3
  400fac:	68fb      	ldr	r3, [r7, #12]
  400fae:	621a      	str	r2, [r3, #32]

	return 0;
  400fb0:	2300      	movs	r3, #0
}
  400fb2:	4618      	mov	r0, r3
  400fb4:	3724      	adds	r7, #36	; 0x24
  400fb6:	46bd      	mov	sp, r7
  400fb8:	bc80      	pop	{r7}
  400fba:	4770      	bx	lr

00400fbc <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400fbc:	b580      	push	{r7, lr}
  400fbe:	b082      	sub	sp, #8
  400fc0:	af00      	add	r7, sp, #0
  400fc2:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400fc4:	6878      	ldr	r0, [r7, #4]
  400fc6:	4b0f      	ldr	r3, [pc, #60]	; (401004 <usart_reset+0x48>)
  400fc8:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400fca:	687b      	ldr	r3, [r7, #4]
  400fcc:	2200      	movs	r2, #0
  400fce:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400fd0:	687b      	ldr	r3, [r7, #4]
  400fd2:	2200      	movs	r2, #0
  400fd4:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400fd6:	687b      	ldr	r3, [r7, #4]
  400fd8:	2200      	movs	r2, #0
  400fda:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400fdc:	6878      	ldr	r0, [r7, #4]
  400fde:	4b0a      	ldr	r3, [pc, #40]	; (401008 <usart_reset+0x4c>)
  400fe0:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400fe2:	6878      	ldr	r0, [r7, #4]
  400fe4:	4b09      	ldr	r3, [pc, #36]	; (40100c <usart_reset+0x50>)
  400fe6:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400fe8:	6878      	ldr	r0, [r7, #4]
  400fea:	4b09      	ldr	r3, [pc, #36]	; (401010 <usart_reset+0x54>)
  400fec:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400fee:	6878      	ldr	r0, [r7, #4]
  400ff0:	4b08      	ldr	r3, [pc, #32]	; (401014 <usart_reset+0x58>)
  400ff2:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  400ff4:	6878      	ldr	r0, [r7, #4]
  400ff6:	4b08      	ldr	r3, [pc, #32]	; (401018 <usart_reset+0x5c>)
  400ff8:	4798      	blx	r3
#endif
}
  400ffa:	bf00      	nop
  400ffc:	3708      	adds	r7, #8
  400ffe:	46bd      	mov	sp, r7
  401000:	bd80      	pop	{r7, pc}
  401002:	bf00      	nop
  401004:	00401249 	.word	0x00401249
  401008:	004010d1 	.word	0x004010d1
  40100c:	00401119 	.word	0x00401119
  401010:	00401149 	.word	0x00401149
  401014:	00401181 	.word	0x00401181
  401018:	00401165 	.word	0x00401165

0040101c <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  40101c:	b580      	push	{r7, lr}
  40101e:	b084      	sub	sp, #16
  401020:	af00      	add	r7, sp, #0
  401022:	60f8      	str	r0, [r7, #12]
  401024:	60b9      	str	r1, [r7, #8]
  401026:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401028:	68f8      	ldr	r0, [r7, #12]
  40102a:	4b1a      	ldr	r3, [pc, #104]	; (401094 <usart_init_rs232+0x78>)
  40102c:	4798      	blx	r3

	ul_reg_val = 0;
  40102e:	4b1a      	ldr	r3, [pc, #104]	; (401098 <usart_init_rs232+0x7c>)
  401030:	2200      	movs	r2, #0
  401032:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401034:	68bb      	ldr	r3, [r7, #8]
  401036:	2b00      	cmp	r3, #0
  401038:	d009      	beq.n	40104e <usart_init_rs232+0x32>
  40103a:	68bb      	ldr	r3, [r7, #8]
  40103c:	681b      	ldr	r3, [r3, #0]
  40103e:	687a      	ldr	r2, [r7, #4]
  401040:	4619      	mov	r1, r3
  401042:	68f8      	ldr	r0, [r7, #12]
  401044:	4b15      	ldr	r3, [pc, #84]	; (40109c <usart_init_rs232+0x80>)
  401046:	4798      	blx	r3
  401048:	4603      	mov	r3, r0
  40104a:	2b00      	cmp	r3, #0
  40104c:	d001      	beq.n	401052 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  40104e:	2301      	movs	r3, #1
  401050:	e01b      	b.n	40108a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401052:	68bb      	ldr	r3, [r7, #8]
  401054:	685a      	ldr	r2, [r3, #4]
  401056:	68bb      	ldr	r3, [r7, #8]
  401058:	689b      	ldr	r3, [r3, #8]
  40105a:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40105c:	68bb      	ldr	r3, [r7, #8]
  40105e:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401060:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401062:	68bb      	ldr	r3, [r7, #8]
  401064:	68db      	ldr	r3, [r3, #12]
  401066:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401068:	4b0b      	ldr	r3, [pc, #44]	; (401098 <usart_init_rs232+0x7c>)
  40106a:	681b      	ldr	r3, [r3, #0]
  40106c:	4313      	orrs	r3, r2
  40106e:	4a0a      	ldr	r2, [pc, #40]	; (401098 <usart_init_rs232+0x7c>)
  401070:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  401072:	4b09      	ldr	r3, [pc, #36]	; (401098 <usart_init_rs232+0x7c>)
  401074:	681b      	ldr	r3, [r3, #0]
  401076:	4a08      	ldr	r2, [pc, #32]	; (401098 <usart_init_rs232+0x7c>)
  401078:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  40107a:	68fb      	ldr	r3, [r7, #12]
  40107c:	685a      	ldr	r2, [r3, #4]
  40107e:	4b06      	ldr	r3, [pc, #24]	; (401098 <usart_init_rs232+0x7c>)
  401080:	681b      	ldr	r3, [r3, #0]
  401082:	431a      	orrs	r2, r3
  401084:	68fb      	ldr	r3, [r7, #12]
  401086:	605a      	str	r2, [r3, #4]

	return 0;
  401088:	2300      	movs	r3, #0
}
  40108a:	4618      	mov	r0, r3
  40108c:	3710      	adds	r7, #16
  40108e:	46bd      	mov	sp, r7
  401090:	bd80      	pop	{r7, pc}
  401092:	bf00      	nop
  401094:	00400fbd 	.word	0x00400fbd
  401098:	20000a88 	.word	0x20000a88
  40109c:	00400f35 	.word	0x00400f35

004010a0 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4010a0:	b480      	push	{r7}
  4010a2:	b083      	sub	sp, #12
  4010a4:	af00      	add	r7, sp, #0
  4010a6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  4010a8:	687b      	ldr	r3, [r7, #4]
  4010aa:	2240      	movs	r2, #64	; 0x40
  4010ac:	601a      	str	r2, [r3, #0]
}
  4010ae:	bf00      	nop
  4010b0:	370c      	adds	r7, #12
  4010b2:	46bd      	mov	sp, r7
  4010b4:	bc80      	pop	{r7}
  4010b6:	4770      	bx	lr

004010b8 <usart_disable_tx>:
 * \brief Disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_tx(Usart *p_usart)
{
  4010b8:	b480      	push	{r7}
  4010ba:	b083      	sub	sp, #12
  4010bc:	af00      	add	r7, sp, #0
  4010be:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXDIS;
  4010c0:	687b      	ldr	r3, [r7, #4]
  4010c2:	2280      	movs	r2, #128	; 0x80
  4010c4:	601a      	str	r2, [r3, #0]
}
  4010c6:	bf00      	nop
  4010c8:	370c      	adds	r7, #12
  4010ca:	46bd      	mov	sp, r7
  4010cc:	bc80      	pop	{r7}
  4010ce:	4770      	bx	lr

004010d0 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4010d0:	b480      	push	{r7}
  4010d2:	b083      	sub	sp, #12
  4010d4:	af00      	add	r7, sp, #0
  4010d6:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4010d8:	687b      	ldr	r3, [r7, #4]
  4010da:	2288      	movs	r2, #136	; 0x88
  4010dc:	601a      	str	r2, [r3, #0]
}
  4010de:	bf00      	nop
  4010e0:	370c      	adds	r7, #12
  4010e2:	46bd      	mov	sp, r7
  4010e4:	bc80      	pop	{r7}
  4010e6:	4770      	bx	lr

004010e8 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4010e8:	b480      	push	{r7}
  4010ea:	b083      	sub	sp, #12
  4010ec:	af00      	add	r7, sp, #0
  4010ee:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4010f0:	687b      	ldr	r3, [r7, #4]
  4010f2:	2210      	movs	r2, #16
  4010f4:	601a      	str	r2, [r3, #0]
}
  4010f6:	bf00      	nop
  4010f8:	370c      	adds	r7, #12
  4010fa:	46bd      	mov	sp, r7
  4010fc:	bc80      	pop	{r7}
  4010fe:	4770      	bx	lr

00401100 <usart_disable_rx>:
 * \brief Disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_rx(Usart *p_usart)
{
  401100:	b480      	push	{r7}
  401102:	b083      	sub	sp, #12
  401104:	af00      	add	r7, sp, #0
  401106:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXDIS;
  401108:	687b      	ldr	r3, [r7, #4]
  40110a:	2220      	movs	r2, #32
  40110c:	601a      	str	r2, [r3, #0]
}
  40110e:	bf00      	nop
  401110:	370c      	adds	r7, #12
  401112:	46bd      	mov	sp, r7
  401114:	bc80      	pop	{r7}
  401116:	4770      	bx	lr

00401118 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  401118:	b480      	push	{r7}
  40111a:	b083      	sub	sp, #12
  40111c:	af00      	add	r7, sp, #0
  40111e:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401120:	687b      	ldr	r3, [r7, #4]
  401122:	2224      	movs	r2, #36	; 0x24
  401124:	601a      	str	r2, [r3, #0]
}
  401126:	bf00      	nop
  401128:	370c      	adds	r7, #12
  40112a:	46bd      	mov	sp, r7
  40112c:	bc80      	pop	{r7}
  40112e:	4770      	bx	lr

00401130 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  401130:	b480      	push	{r7}
  401132:	b083      	sub	sp, #12
  401134:	af00      	add	r7, sp, #0
  401136:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  401138:	687b      	ldr	r3, [r7, #4]
  40113a:	695b      	ldr	r3, [r3, #20]
}
  40113c:	4618      	mov	r0, r3
  40113e:	370c      	adds	r7, #12
  401140:	46bd      	mov	sp, r7
  401142:	bc80      	pop	{r7}
  401144:	4770      	bx	lr
  401146:	bf00      	nop

00401148 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401148:	b480      	push	{r7}
  40114a:	b083      	sub	sp, #12
  40114c:	af00      	add	r7, sp, #0
  40114e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401150:	687b      	ldr	r3, [r7, #4]
  401152:	f44f 7280 	mov.w	r2, #256	; 0x100
  401156:	601a      	str	r2, [r3, #0]
}
  401158:	bf00      	nop
  40115a:	370c      	adds	r7, #12
  40115c:	46bd      	mov	sp, r7
  40115e:	bc80      	pop	{r7}
  401160:	4770      	bx	lr
  401162:	bf00      	nop

00401164 <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  401164:	b480      	push	{r7}
  401166:	b083      	sub	sp, #12
  401168:	af00      	add	r7, sp, #0
  40116a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  40116c:	687b      	ldr	r3, [r7, #4]
  40116e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  401172:	601a      	str	r2, [r3, #0]
}
  401174:	bf00      	nop
  401176:	370c      	adds	r7, #12
  401178:	46bd      	mov	sp, r7
  40117a:	bc80      	pop	{r7}
  40117c:	4770      	bx	lr
  40117e:	bf00      	nop

00401180 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401180:	b480      	push	{r7}
  401182:	b083      	sub	sp, #12
  401184:	af00      	add	r7, sp, #0
  401186:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401188:	687b      	ldr	r3, [r7, #4]
  40118a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40118e:	601a      	str	r2, [r3, #0]
}
  401190:	bf00      	nop
  401192:	370c      	adds	r7, #12
  401194:	46bd      	mov	sp, r7
  401196:	bc80      	pop	{r7}
  401198:	4770      	bx	lr
  40119a:	bf00      	nop

0040119c <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  40119c:	b480      	push	{r7}
  40119e:	b083      	sub	sp, #12
  4011a0:	af00      	add	r7, sp, #0
  4011a2:	6078      	str	r0, [r7, #4]
  4011a4:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4011a6:	687b      	ldr	r3, [r7, #4]
  4011a8:	695b      	ldr	r3, [r3, #20]
  4011aa:	f003 0302 	and.w	r3, r3, #2
  4011ae:	2b00      	cmp	r3, #0
  4011b0:	d101      	bne.n	4011b6 <usart_write+0x1a>
		return 1;
  4011b2:	2301      	movs	r3, #1
  4011b4:	e005      	b.n	4011c2 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4011b6:	683b      	ldr	r3, [r7, #0]
  4011b8:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4011bc:	687b      	ldr	r3, [r7, #4]
  4011be:	61da      	str	r2, [r3, #28]
	return 0;
  4011c0:	2300      	movs	r3, #0
}
  4011c2:	4618      	mov	r0, r3
  4011c4:	370c      	adds	r7, #12
  4011c6:	46bd      	mov	sp, r7
  4011c8:	bc80      	pop	{r7}
  4011ca:	4770      	bx	lr

004011cc <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  4011cc:	b480      	push	{r7}
  4011ce:	b083      	sub	sp, #12
  4011d0:	af00      	add	r7, sp, #0
  4011d2:	6078      	str	r0, [r7, #4]
  4011d4:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4011d6:	687b      	ldr	r3, [r7, #4]
  4011d8:	695b      	ldr	r3, [r3, #20]
  4011da:	f003 0301 	and.w	r3, r3, #1
  4011de:	2b00      	cmp	r3, #0
  4011e0:	d101      	bne.n	4011e6 <usart_read+0x1a>
		return 1;
  4011e2:	2301      	movs	r3, #1
  4011e4:	e006      	b.n	4011f4 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4011e6:	687b      	ldr	r3, [r7, #4]
  4011e8:	699b      	ldr	r3, [r3, #24]
  4011ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4011ee:	683b      	ldr	r3, [r7, #0]
  4011f0:	601a      	str	r2, [r3, #0]

	return 0;
  4011f2:	2300      	movs	r3, #0
}
  4011f4:	4618      	mov	r0, r3
  4011f6:	370c      	adds	r7, #12
  4011f8:	46bd      	mov	sp, r7
  4011fa:	bc80      	pop	{r7}
  4011fc:	4770      	bx	lr
  4011fe:	bf00      	nop

00401200 <usart_get_pdc_base>:
 * \param p_usart Pointer to a UART instance.
 *
 * \return USART PDC registers base for PDC driver to access.
 */
Pdc *usart_get_pdc_base(Usart *p_usart)
{
  401200:	b480      	push	{r7}
  401202:	b085      	sub	sp, #20
  401204:	af00      	add	r7, sp, #0
  401206:	6078      	str	r0, [r7, #4]
	Pdc *p_pdc_base;

	p_pdc_base = (Pdc *)NULL;
  401208:	2300      	movs	r3, #0
  40120a:	60fb      	str	r3, [r7, #12]
		p_pdc_base = PDC_USART;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART0
	if (p_usart == USART0) {
  40120c:	687b      	ldr	r3, [r7, #4]
  40120e:	4a0a      	ldr	r2, [pc, #40]	; (401238 <usart_get_pdc_base+0x38>)
  401210:	4293      	cmp	r3, r2
  401212:	d103      	bne.n	40121c <usart_get_pdc_base+0x1c>
		p_pdc_base = PDC_USART0;
  401214:	4b09      	ldr	r3, [pc, #36]	; (40123c <usart_get_pdc_base+0x3c>)
  401216:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
  401218:	68fb      	ldr	r3, [r7, #12]
  40121a:	e008      	b.n	40122e <usart_get_pdc_base+0x2e>
	}
#endif
#ifdef PDC_USART1
	else if (p_usart == USART1) {
  40121c:	687b      	ldr	r3, [r7, #4]
  40121e:	4a08      	ldr	r2, [pc, #32]	; (401240 <usart_get_pdc_base+0x40>)
  401220:	4293      	cmp	r3, r2
  401222:	d103      	bne.n	40122c <usart_get_pdc_base+0x2c>
		p_pdc_base = PDC_USART1;
  401224:	4b07      	ldr	r3, [pc, #28]	; (401244 <usart_get_pdc_base+0x44>)
  401226:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
  401228:	68fb      	ldr	r3, [r7, #12]
  40122a:	e000      	b.n	40122e <usart_get_pdc_base+0x2e>
		p_pdc_base = PDC_USART7;
		return p_pdc_base;
	}
#endif

	return p_pdc_base;
  40122c:	68fb      	ldr	r3, [r7, #12]
}
  40122e:	4618      	mov	r0, r3
  401230:	3714      	adds	r7, #20
  401232:	46bd      	mov	sp, r7
  401234:	bc80      	pop	{r7}
  401236:	4770      	bx	lr
  401238:	40024000 	.word	0x40024000
  40123c:	40024100 	.word	0x40024100
  401240:	40028000 	.word	0x40028000
  401244:	40028100 	.word	0x40028100

00401248 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401248:	b480      	push	{r7}
  40124a:	b083      	sub	sp, #12
  40124c:	af00      	add	r7, sp, #0
  40124e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401250:	687b      	ldr	r3, [r7, #4]
  401252:	4a04      	ldr	r2, [pc, #16]	; (401264 <usart_disable_writeprotect+0x1c>)
  401254:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401258:	bf00      	nop
  40125a:	370c      	adds	r7, #12
  40125c:	46bd      	mov	sp, r7
  40125e:	bc80      	pop	{r7}
  401260:	4770      	bx	lr
  401262:	bf00      	nop
  401264:	55534100 	.word	0x55534100

00401268 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  401268:	b580      	push	{r7, lr}
  40126a:	b082      	sub	sp, #8
  40126c:	af00      	add	r7, sp, #0
  40126e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401270:	687b      	ldr	r3, [r7, #4]
  401272:	2b07      	cmp	r3, #7
  401274:	d831      	bhi.n	4012da <osc_enable+0x72>
  401276:	a201      	add	r2, pc, #4	; (adr r2, 40127c <osc_enable+0x14>)
  401278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40127c:	004012d9 	.word	0x004012d9
  401280:	0040129d 	.word	0x0040129d
  401284:	004012a5 	.word	0x004012a5
  401288:	004012ad 	.word	0x004012ad
  40128c:	004012b5 	.word	0x004012b5
  401290:	004012bd 	.word	0x004012bd
  401294:	004012c5 	.word	0x004012c5
  401298:	004012cf 	.word	0x004012cf
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40129c:	2000      	movs	r0, #0
  40129e:	4b11      	ldr	r3, [pc, #68]	; (4012e4 <osc_enable+0x7c>)
  4012a0:	4798      	blx	r3
		break;
  4012a2:	e01a      	b.n	4012da <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4012a4:	2001      	movs	r0, #1
  4012a6:	4b0f      	ldr	r3, [pc, #60]	; (4012e4 <osc_enable+0x7c>)
  4012a8:	4798      	blx	r3
		break;
  4012aa:	e016      	b.n	4012da <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4012ac:	2000      	movs	r0, #0
  4012ae:	4b0e      	ldr	r3, [pc, #56]	; (4012e8 <osc_enable+0x80>)
  4012b0:	4798      	blx	r3
		break;
  4012b2:	e012      	b.n	4012da <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4012b4:	2010      	movs	r0, #16
  4012b6:	4b0c      	ldr	r3, [pc, #48]	; (4012e8 <osc_enable+0x80>)
  4012b8:	4798      	blx	r3
		break;
  4012ba:	e00e      	b.n	4012da <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4012bc:	2020      	movs	r0, #32
  4012be:	4b0a      	ldr	r3, [pc, #40]	; (4012e8 <osc_enable+0x80>)
  4012c0:	4798      	blx	r3
		break;
  4012c2:	e00a      	b.n	4012da <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4012c4:	213e      	movs	r1, #62	; 0x3e
  4012c6:	2000      	movs	r0, #0
  4012c8:	4b08      	ldr	r3, [pc, #32]	; (4012ec <osc_enable+0x84>)
  4012ca:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4012cc:	e005      	b.n	4012da <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4012ce:	213e      	movs	r1, #62	; 0x3e
  4012d0:	2001      	movs	r0, #1
  4012d2:	4b06      	ldr	r3, [pc, #24]	; (4012ec <osc_enable+0x84>)
  4012d4:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4012d6:	e000      	b.n	4012da <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  4012d8:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  4012da:	bf00      	nop
  4012dc:	3708      	adds	r7, #8
  4012de:	46bd      	mov	sp, r7
  4012e0:	bd80      	pop	{r7, pc}
  4012e2:	bf00      	nop
  4012e4:	00401dd5 	.word	0x00401dd5
  4012e8:	00401e41 	.word	0x00401e41
  4012ec:	00401eb1 	.word	0x00401eb1

004012f0 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4012f0:	b580      	push	{r7, lr}
  4012f2:	b082      	sub	sp, #8
  4012f4:	af00      	add	r7, sp, #0
  4012f6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4012f8:	687b      	ldr	r3, [r7, #4]
  4012fa:	2b07      	cmp	r3, #7
  4012fc:	d826      	bhi.n	40134c <osc_is_ready+0x5c>
  4012fe:	a201      	add	r2, pc, #4	; (adr r2, 401304 <osc_is_ready+0x14>)
  401300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401304:	00401325 	.word	0x00401325
  401308:	00401329 	.word	0x00401329
  40130c:	00401329 	.word	0x00401329
  401310:	0040133b 	.word	0x0040133b
  401314:	0040133b 	.word	0x0040133b
  401318:	0040133b 	.word	0x0040133b
  40131c:	0040133b 	.word	0x0040133b
  401320:	0040133b 	.word	0x0040133b
	case OSC_SLCK_32K_RC:
		return 1;
  401324:	2301      	movs	r3, #1
  401326:	e012      	b.n	40134e <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  401328:	4b0b      	ldr	r3, [pc, #44]	; (401358 <osc_is_ready+0x68>)
  40132a:	4798      	blx	r3
  40132c:	4603      	mov	r3, r0
  40132e:	2b00      	cmp	r3, #0
  401330:	bf14      	ite	ne
  401332:	2301      	movne	r3, #1
  401334:	2300      	moveq	r3, #0
  401336:	b2db      	uxtb	r3, r3
  401338:	e009      	b.n	40134e <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40133a:	4b08      	ldr	r3, [pc, #32]	; (40135c <osc_is_ready+0x6c>)
  40133c:	4798      	blx	r3
  40133e:	4603      	mov	r3, r0
  401340:	2b00      	cmp	r3, #0
  401342:	bf14      	ite	ne
  401344:	2301      	movne	r3, #1
  401346:	2300      	moveq	r3, #0
  401348:	b2db      	uxtb	r3, r3
  40134a:	e000      	b.n	40134e <osc_is_ready+0x5e>
	}

	return 0;
  40134c:	2300      	movs	r3, #0
}
  40134e:	4618      	mov	r0, r3
  401350:	3708      	adds	r7, #8
  401352:	46bd      	mov	sp, r7
  401354:	bd80      	pop	{r7, pc}
  401356:	bf00      	nop
  401358:	00401e0d 	.word	0x00401e0d
  40135c:	00401f29 	.word	0x00401f29

00401360 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401360:	b480      	push	{r7}
  401362:	b083      	sub	sp, #12
  401364:	af00      	add	r7, sp, #0
  401366:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401368:	687b      	ldr	r3, [r7, #4]
  40136a:	2b07      	cmp	r3, #7
  40136c:	d825      	bhi.n	4013ba <osc_get_rate+0x5a>
  40136e:	a201      	add	r2, pc, #4	; (adr r2, 401374 <osc_get_rate+0x14>)
  401370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401374:	00401395 	.word	0x00401395
  401378:	0040139b 	.word	0x0040139b
  40137c:	004013a1 	.word	0x004013a1
  401380:	004013a7 	.word	0x004013a7
  401384:	004013ab 	.word	0x004013ab
  401388:	004013af 	.word	0x004013af
  40138c:	004013b3 	.word	0x004013b3
  401390:	004013b7 	.word	0x004013b7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401394:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401398:	e010      	b.n	4013bc <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40139a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40139e:	e00d      	b.n	4013bc <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4013a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4013a4:	e00a      	b.n	4013bc <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4013a6:	4b08      	ldr	r3, [pc, #32]	; (4013c8 <osc_get_rate+0x68>)
  4013a8:	e008      	b.n	4013bc <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4013aa:	4b08      	ldr	r3, [pc, #32]	; (4013cc <osc_get_rate+0x6c>)
  4013ac:	e006      	b.n	4013bc <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4013ae:	4b08      	ldr	r3, [pc, #32]	; (4013d0 <osc_get_rate+0x70>)
  4013b0:	e004      	b.n	4013bc <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4013b2:	4b07      	ldr	r3, [pc, #28]	; (4013d0 <osc_get_rate+0x70>)
  4013b4:	e002      	b.n	4013bc <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4013b6:	4b06      	ldr	r3, [pc, #24]	; (4013d0 <osc_get_rate+0x70>)
  4013b8:	e000      	b.n	4013bc <osc_get_rate+0x5c>
	}

	return 0;
  4013ba:	2300      	movs	r3, #0
}
  4013bc:	4618      	mov	r0, r3
  4013be:	370c      	adds	r7, #12
  4013c0:	46bd      	mov	sp, r7
  4013c2:	bc80      	pop	{r7}
  4013c4:	4770      	bx	lr
  4013c6:	bf00      	nop
  4013c8:	003d0900 	.word	0x003d0900
  4013cc:	007a1200 	.word	0x007a1200
  4013d0:	00b71b00 	.word	0x00b71b00

004013d4 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4013d4:	b580      	push	{r7, lr}
  4013d6:	b082      	sub	sp, #8
  4013d8:	af00      	add	r7, sp, #0
  4013da:	4603      	mov	r3, r0
  4013dc:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4013de:	bf00      	nop
  4013e0:	79fb      	ldrb	r3, [r7, #7]
  4013e2:	4618      	mov	r0, r3
  4013e4:	4b05      	ldr	r3, [pc, #20]	; (4013fc <osc_wait_ready+0x28>)
  4013e6:	4798      	blx	r3
  4013e8:	4603      	mov	r3, r0
  4013ea:	f083 0301 	eor.w	r3, r3, #1
  4013ee:	b2db      	uxtb	r3, r3
  4013f0:	2b00      	cmp	r3, #0
  4013f2:	d1f5      	bne.n	4013e0 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4013f4:	bf00      	nop
  4013f6:	3708      	adds	r7, #8
  4013f8:	46bd      	mov	sp, r7
  4013fa:	bd80      	pop	{r7, pc}
  4013fc:	004012f1 	.word	0x004012f1

00401400 <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  401400:	b580      	push	{r7, lr}
  401402:	b086      	sub	sp, #24
  401404:	af00      	add	r7, sp, #0
  401406:	60f8      	str	r0, [r7, #12]
  401408:	607a      	str	r2, [r7, #4]
  40140a:	603b      	str	r3, [r7, #0]
  40140c:	460b      	mov	r3, r1
  40140e:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  401410:	7afb      	ldrb	r3, [r7, #11]
  401412:	4618      	mov	r0, r3
  401414:	4b0d      	ldr	r3, [pc, #52]	; (40144c <pll_config_init+0x4c>)
  401416:	4798      	blx	r3
  401418:	4602      	mov	r2, r0
  40141a:	687b      	ldr	r3, [r7, #4]
  40141c:	fbb2 f3f3 	udiv	r3, r2, r3
  401420:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  401422:	697b      	ldr	r3, [r7, #20]
  401424:	683a      	ldr	r2, [r7, #0]
  401426:	fb02 f303 	mul.w	r3, r2, r3
  40142a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40142c:	683b      	ldr	r3, [r7, #0]
  40142e:	3b01      	subs	r3, #1
  401430:	041a      	lsls	r2, r3, #16
  401432:	4b07      	ldr	r3, [pc, #28]	; (401450 <pll_config_init+0x50>)
  401434:	4013      	ands	r3, r2
  401436:	687a      	ldr	r2, [r7, #4]
  401438:	b2d2      	uxtb	r2, r2
  40143a:	4313      	orrs	r3, r2
  40143c:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  401440:	68fb      	ldr	r3, [r7, #12]
  401442:	601a      	str	r2, [r3, #0]
}
  401444:	bf00      	nop
  401446:	3718      	adds	r7, #24
  401448:	46bd      	mov	sp, r7
  40144a:	bd80      	pop	{r7, pc}
  40144c:	00401361 	.word	0x00401361
  401450:	07ff0000 	.word	0x07ff0000

00401454 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401454:	b580      	push	{r7, lr}
  401456:	b082      	sub	sp, #8
  401458:	af00      	add	r7, sp, #0
  40145a:	6078      	str	r0, [r7, #4]
  40145c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40145e:	683b      	ldr	r3, [r7, #0]
  401460:	2b00      	cmp	r3, #0
  401462:	d108      	bne.n	401476 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401464:	4b09      	ldr	r3, [pc, #36]	; (40148c <pll_enable+0x38>)
  401466:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401468:	4a09      	ldr	r2, [pc, #36]	; (401490 <pll_enable+0x3c>)
  40146a:	687b      	ldr	r3, [r7, #4]
  40146c:	681b      	ldr	r3, [r3, #0]
  40146e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401472:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		pmc_disable_pllbck();
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}
  401474:	e005      	b.n	401482 <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		pmc_disable_pllbck();
  401476:	4b07      	ldr	r3, [pc, #28]	; (401494 <pll_enable+0x40>)
  401478:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  40147a:	4a05      	ldr	r2, [pc, #20]	; (401490 <pll_enable+0x3c>)
  40147c:	687b      	ldr	r3, [r7, #4]
  40147e:	681b      	ldr	r3, [r3, #0]
  401480:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  401482:	bf00      	nop
  401484:	3708      	adds	r7, #8
  401486:	46bd      	mov	sp, r7
  401488:	bd80      	pop	{r7, pc}
  40148a:	bf00      	nop
  40148c:	00401f41 	.word	0x00401f41
  401490:	400e0400 	.word	0x400e0400
  401494:	00401f71 	.word	0x00401f71

00401498 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401498:	b580      	push	{r7, lr}
  40149a:	b082      	sub	sp, #8
  40149c:	af00      	add	r7, sp, #0
  40149e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4014a0:	687b      	ldr	r3, [r7, #4]
  4014a2:	2b00      	cmp	r3, #0
  4014a4:	d103      	bne.n	4014ae <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  4014a6:	4b05      	ldr	r3, [pc, #20]	; (4014bc <pll_is_locked+0x24>)
  4014a8:	4798      	blx	r3
  4014aa:	4603      	mov	r3, r0
  4014ac:	e002      	b.n	4014b4 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  4014ae:	4b04      	ldr	r3, [pc, #16]	; (4014c0 <pll_is_locked+0x28>)
  4014b0:	4798      	blx	r3
  4014b2:	4603      	mov	r3, r0
	}
}
  4014b4:	4618      	mov	r0, r3
  4014b6:	3708      	adds	r7, #8
  4014b8:	46bd      	mov	sp, r7
  4014ba:	bd80      	pop	{r7, pc}
  4014bc:	00401f59 	.word	0x00401f59
  4014c0:	00401f89 	.word	0x00401f89

004014c4 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4014c4:	b580      	push	{r7, lr}
  4014c6:	b082      	sub	sp, #8
  4014c8:	af00      	add	r7, sp, #0
  4014ca:	4603      	mov	r3, r0
  4014cc:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4014ce:	79fb      	ldrb	r3, [r7, #7]
  4014d0:	3b03      	subs	r3, #3
  4014d2:	2b04      	cmp	r3, #4
  4014d4:	d808      	bhi.n	4014e8 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4014d6:	79fb      	ldrb	r3, [r7, #7]
  4014d8:	4618      	mov	r0, r3
  4014da:	4b06      	ldr	r3, [pc, #24]	; (4014f4 <pll_enable_source+0x30>)
  4014dc:	4798      	blx	r3
		osc_wait_ready(e_src);
  4014de:	79fb      	ldrb	r3, [r7, #7]
  4014e0:	4618      	mov	r0, r3
  4014e2:	4b05      	ldr	r3, [pc, #20]	; (4014f8 <pll_enable_source+0x34>)
  4014e4:	4798      	blx	r3
		break;
  4014e6:	e000      	b.n	4014ea <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4014e8:	bf00      	nop
	}
}
  4014ea:	bf00      	nop
  4014ec:	3708      	adds	r7, #8
  4014ee:	46bd      	mov	sp, r7
  4014f0:	bd80      	pop	{r7, pc}
  4014f2:	bf00      	nop
  4014f4:	00401269 	.word	0x00401269
  4014f8:	004013d5 	.word	0x004013d5

004014fc <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4014fc:	b580      	push	{r7, lr}
  4014fe:	b082      	sub	sp, #8
  401500:	af00      	add	r7, sp, #0
  401502:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401504:	bf00      	nop
  401506:	6878      	ldr	r0, [r7, #4]
  401508:	4b04      	ldr	r3, [pc, #16]	; (40151c <pll_wait_for_lock+0x20>)
  40150a:	4798      	blx	r3
  40150c:	4603      	mov	r3, r0
  40150e:	2b00      	cmp	r3, #0
  401510:	d0f9      	beq.n	401506 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  401512:	2300      	movs	r3, #0
}
  401514:	4618      	mov	r0, r3
  401516:	3708      	adds	r7, #8
  401518:	46bd      	mov	sp, r7
  40151a:	bd80      	pop	{r7, pc}
  40151c:	00401499 	.word	0x00401499

00401520 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401520:	b580      	push	{r7, lr}
  401522:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401524:	2006      	movs	r0, #6
  401526:	4b04      	ldr	r3, [pc, #16]	; (401538 <sysclk_get_main_hz+0x18>)
  401528:	4798      	blx	r3
  40152a:	4602      	mov	r2, r0
  40152c:	4613      	mov	r3, r2
  40152e:	009b      	lsls	r3, r3, #2
  401530:	4413      	add	r3, r2
  401532:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401534:	4618      	mov	r0, r3
  401536:	bd80      	pop	{r7, pc}
  401538:	00401361 	.word	0x00401361

0040153c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40153c:	b580      	push	{r7, lr}
  40153e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401540:	4b02      	ldr	r3, [pc, #8]	; (40154c <sysclk_get_cpu_hz+0x10>)
  401542:	4798      	blx	r3
  401544:	4603      	mov	r3, r0
  401546:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401548:	4618      	mov	r0, r3
  40154a:	bd80      	pop	{r7, pc}
  40154c:	00401521 	.word	0x00401521

00401550 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401550:	b590      	push	{r4, r7, lr}
  401552:	b083      	sub	sp, #12
  401554:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401556:	4811      	ldr	r0, [pc, #68]	; (40159c <sysclk_init+0x4c>)
  401558:	4b11      	ldr	r3, [pc, #68]	; (4015a0 <sysclk_init+0x50>)
  40155a:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  40155c:	2006      	movs	r0, #6
  40155e:	4b11      	ldr	r3, [pc, #68]	; (4015a4 <sysclk_init+0x54>)
  401560:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401562:	1d38      	adds	r0, r7, #4
  401564:	2314      	movs	r3, #20
  401566:	2201      	movs	r2, #1
  401568:	2106      	movs	r1, #6
  40156a:	4c0f      	ldr	r4, [pc, #60]	; (4015a8 <sysclk_init+0x58>)
  40156c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  40156e:	1d3b      	adds	r3, r7, #4
  401570:	2100      	movs	r1, #0
  401572:	4618      	mov	r0, r3
  401574:	4b0d      	ldr	r3, [pc, #52]	; (4015ac <sysclk_init+0x5c>)
  401576:	4798      	blx	r3
		pll_wait_for_lock(0);
  401578:	2000      	movs	r0, #0
  40157a:	4b0d      	ldr	r3, [pc, #52]	; (4015b0 <sysclk_init+0x60>)
  40157c:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40157e:	2010      	movs	r0, #16
  401580:	4b0c      	ldr	r3, [pc, #48]	; (4015b4 <sysclk_init+0x64>)
  401582:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401584:	4b0c      	ldr	r3, [pc, #48]	; (4015b8 <sysclk_init+0x68>)
  401586:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401588:	4b0c      	ldr	r3, [pc, #48]	; (4015bc <sysclk_init+0x6c>)
  40158a:	4798      	blx	r3
  40158c:	4603      	mov	r3, r0
  40158e:	4618      	mov	r0, r3
  401590:	4b03      	ldr	r3, [pc, #12]	; (4015a0 <sysclk_init+0x50>)
  401592:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  401594:	bf00      	nop
  401596:	370c      	adds	r7, #12
  401598:	46bd      	mov	sp, r7
  40159a:	bd90      	pop	{r4, r7, pc}
  40159c:	07270e00 	.word	0x07270e00
  4015a0:	00402429 	.word	0x00402429
  4015a4:	004014c5 	.word	0x004014c5
  4015a8:	00401401 	.word	0x00401401
  4015ac:	00401455 	.word	0x00401455
  4015b0:	004014fd 	.word	0x004014fd
  4015b4:	00401d55 	.word	0x00401d55
  4015b8:	0040228d 	.word	0x0040228d
  4015bc:	0040153d 	.word	0x0040153d

004015c0 <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  4015c0:	b480      	push	{r7}
  4015c2:	b085      	sub	sp, #20
  4015c4:	af00      	add	r7, sp, #0
  4015c6:	60f8      	str	r0, [r7, #12]
  4015c8:	60b9      	str	r1, [r7, #8]
  4015ca:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  4015cc:	68bb      	ldr	r3, [r7, #8]
  4015ce:	2b00      	cmp	r3, #0
  4015d0:	d007      	beq.n	4015e2 <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  4015d2:	68bb      	ldr	r3, [r7, #8]
  4015d4:	681a      	ldr	r2, [r3, #0]
  4015d6:	68fb      	ldr	r3, [r7, #12]
  4015d8:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  4015da:	68bb      	ldr	r3, [r7, #8]
  4015dc:	685a      	ldr	r2, [r3, #4]
  4015de:	68fb      	ldr	r3, [r7, #12]
  4015e0:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
  4015e2:	687b      	ldr	r3, [r7, #4]
  4015e4:	2b00      	cmp	r3, #0
  4015e6:	d007      	beq.n	4015f8 <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  4015e8:	687b      	ldr	r3, [r7, #4]
  4015ea:	681a      	ldr	r2, [r3, #0]
  4015ec:	68fb      	ldr	r3, [r7, #12]
  4015ee:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  4015f0:	687b      	ldr	r3, [r7, #4]
  4015f2:	685a      	ldr	r2, [r3, #4]
  4015f4:	68fb      	ldr	r3, [r7, #12]
  4015f6:	61da      	str	r2, [r3, #28]
	}
}
  4015f8:	bf00      	nop
  4015fa:	3714      	adds	r7, #20
  4015fc:	46bd      	mov	sp, r7
  4015fe:	bc80      	pop	{r7}
  401600:	4770      	bx	lr
  401602:	bf00      	nop

00401604 <pdc_rx_init>:
 */
void pdc_rx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  401604:	b480      	push	{r7}
  401606:	b085      	sub	sp, #20
  401608:	af00      	add	r7, sp, #0
  40160a:	60f8      	str	r0, [r7, #12]
  40160c:	60b9      	str	r1, [r7, #8]
  40160e:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  401610:	68bb      	ldr	r3, [r7, #8]
  401612:	2b00      	cmp	r3, #0
  401614:	d007      	beq.n	401626 <pdc_rx_init+0x22>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
  401616:	68bb      	ldr	r3, [r7, #8]
  401618:	681a      	ldr	r2, [r3, #0]
  40161a:	68fb      	ldr	r3, [r7, #12]
  40161c:	601a      	str	r2, [r3, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
  40161e:	68bb      	ldr	r3, [r7, #8]
  401620:	685a      	ldr	r2, [r3, #4]
  401622:	68fb      	ldr	r3, [r7, #12]
  401624:	605a      	str	r2, [r3, #4]
	}
	if (p_next_packet) {
  401626:	687b      	ldr	r3, [r7, #4]
  401628:	2b00      	cmp	r3, #0
  40162a:	d007      	beq.n	40163c <pdc_rx_init+0x38>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  40162c:	687b      	ldr	r3, [r7, #4]
  40162e:	681a      	ldr	r2, [r3, #0]
  401630:	68fb      	ldr	r3, [r7, #12]
  401632:	611a      	str	r2, [r3, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  401634:	687b      	ldr	r3, [r7, #4]
  401636:	685a      	ldr	r2, [r3, #4]
  401638:	68fb      	ldr	r3, [r7, #12]
  40163a:	615a      	str	r2, [r3, #20]
	}
}
  40163c:	bf00      	nop
  40163e:	3714      	adds	r7, #20
  401640:	46bd      	mov	sp, r7
  401642:	bc80      	pop	{r7}
  401644:	4770      	bx	lr
  401646:	bf00      	nop

00401648 <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  401648:	b480      	push	{r7}
  40164a:	b083      	sub	sp, #12
  40164c:	af00      	add	r7, sp, #0
  40164e:	6078      	str	r0, [r7, #4]
  401650:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  401652:	683a      	ldr	r2, [r7, #0]
  401654:	f240 1301 	movw	r3, #257	; 0x101
  401658:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  40165a:	687a      	ldr	r2, [r7, #4]
  40165c:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
}
  40165e:	bf00      	nop
  401660:	370c      	adds	r7, #12
  401662:	46bd      	mov	sp, r7
  401664:	bc80      	pop	{r7}
  401666:	4770      	bx	lr

00401668 <pdc_read_rx_counter>:
 *
 * \return Receive Counter Register value.
 */
uint32_t pdc_read_rx_counter(
		Pdc *p_pdc)
{
  401668:	b480      	push	{r7}
  40166a:	b083      	sub	sp, #12
  40166c:	af00      	add	r7, sp, #0
  40166e:	6078      	str	r0, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	return p_pdc->PERIPH_RCR;
  401670:	687b      	ldr	r3, [r7, #4]
  401672:	685b      	ldr	r3, [r3, #4]
}
  401674:	4618      	mov	r0, r3
  401676:	370c      	adds	r7, #12
  401678:	46bd      	mov	sp, r7
  40167a:	bc80      	pop	{r7}
  40167c:	4770      	bx	lr
  40167e:	bf00      	nop

00401680 <pdc_read_rx_next_counter>:
 *
 * \return Receive Next Counter Register value.
 */
uint32_t pdc_read_rx_next_counter(
		Pdc *p_pdc)
{
  401680:	b480      	push	{r7}
  401682:	b083      	sub	sp, #12
  401684:	af00      	add	r7, sp, #0
  401686:	6078      	str	r0, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	return p_pdc->PERIPH_RNCR;
  401688:	687b      	ldr	r3, [r7, #4]
  40168a:	695b      	ldr	r3, [r3, #20]
}
  40168c:	4618      	mov	r0, r3
  40168e:	370c      	adds	r7, #12
  401690:	46bd      	mov	sp, r7
  401692:	bc80      	pop	{r7}
  401694:	4770      	bx	lr
  401696:	bf00      	nop

00401698 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401698:	b480      	push	{r7}
  40169a:	b085      	sub	sp, #20
  40169c:	af00      	add	r7, sp, #0
  40169e:	60f8      	str	r0, [r7, #12]
  4016a0:	60b9      	str	r1, [r7, #8]
  4016a2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4016a4:	687b      	ldr	r3, [r7, #4]
  4016a6:	2b00      	cmp	r3, #0
  4016a8:	d003      	beq.n	4016b2 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4016aa:	68fb      	ldr	r3, [r7, #12]
  4016ac:	68ba      	ldr	r2, [r7, #8]
  4016ae:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4016b0:	e002      	b.n	4016b8 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4016b2:	68fb      	ldr	r3, [r7, #12]
  4016b4:	68ba      	ldr	r2, [r7, #8]
  4016b6:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4016b8:	bf00      	nop
  4016ba:	3714      	adds	r7, #20
  4016bc:	46bd      	mov	sp, r7
  4016be:	bc80      	pop	{r7}
  4016c0:	4770      	bx	lr
  4016c2:	bf00      	nop

004016c4 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  4016c4:	b480      	push	{r7}
  4016c6:	b085      	sub	sp, #20
  4016c8:	af00      	add	r7, sp, #0
  4016ca:	60f8      	str	r0, [r7, #12]
  4016cc:	60b9      	str	r1, [r7, #8]
  4016ce:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4016d0:	68fb      	ldr	r3, [r7, #12]
  4016d2:	68ba      	ldr	r2, [r7, #8]
  4016d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4016d8:	687b      	ldr	r3, [r7, #4]
  4016da:	005b      	lsls	r3, r3, #1
  4016dc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4016e0:	fbb2 f3f3 	udiv	r3, r2, r3
  4016e4:	3b01      	subs	r3, #1
  4016e6:	f3c3 020d 	ubfx	r2, r3, #0, #14
  4016ea:	68fb      	ldr	r3, [r7, #12]
  4016ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  4016f0:	bf00      	nop
  4016f2:	3714      	adds	r7, #20
  4016f4:	46bd      	mov	sp, r7
  4016f6:	bc80      	pop	{r7}
  4016f8:	4770      	bx	lr
  4016fa:	bf00      	nop

004016fc <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4016fc:	b480      	push	{r7}
  4016fe:	b087      	sub	sp, #28
  401700:	af00      	add	r7, sp, #0
  401702:	60f8      	str	r0, [r7, #12]
  401704:	60b9      	str	r1, [r7, #8]
  401706:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401708:	68fb      	ldr	r3, [r7, #12]
  40170a:	687a      	ldr	r2, [r7, #4]
  40170c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40170e:	68bb      	ldr	r3, [r7, #8]
  401710:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401714:	d04a      	beq.n	4017ac <pio_set_peripheral+0xb0>
  401716:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40171a:	d808      	bhi.n	40172e <pio_set_peripheral+0x32>
  40171c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401720:	d016      	beq.n	401750 <pio_set_peripheral+0x54>
  401722:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401726:	d02c      	beq.n	401782 <pio_set_peripheral+0x86>
  401728:	2b00      	cmp	r3, #0
  40172a:	d069      	beq.n	401800 <pio_set_peripheral+0x104>
  40172c:	e064      	b.n	4017f8 <pio_set_peripheral+0xfc>
  40172e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401732:	d065      	beq.n	401800 <pio_set_peripheral+0x104>
  401734:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401738:	d803      	bhi.n	401742 <pio_set_peripheral+0x46>
  40173a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40173e:	d04a      	beq.n	4017d6 <pio_set_peripheral+0xda>
  401740:	e05a      	b.n	4017f8 <pio_set_peripheral+0xfc>
  401742:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401746:	d05b      	beq.n	401800 <pio_set_peripheral+0x104>
  401748:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40174c:	d058      	beq.n	401800 <pio_set_peripheral+0x104>
  40174e:	e053      	b.n	4017f8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401750:	68fb      	ldr	r3, [r7, #12]
  401752:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401754:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401756:	68fb      	ldr	r3, [r7, #12]
  401758:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40175a:	687b      	ldr	r3, [r7, #4]
  40175c:	43d9      	mvns	r1, r3
  40175e:	697b      	ldr	r3, [r7, #20]
  401760:	400b      	ands	r3, r1
  401762:	401a      	ands	r2, r3
  401764:	68fb      	ldr	r3, [r7, #12]
  401766:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401768:	68fb      	ldr	r3, [r7, #12]
  40176a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40176c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40176e:	68fb      	ldr	r3, [r7, #12]
  401770:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401772:	687b      	ldr	r3, [r7, #4]
  401774:	43d9      	mvns	r1, r3
  401776:	697b      	ldr	r3, [r7, #20]
  401778:	400b      	ands	r3, r1
  40177a:	401a      	ands	r2, r3
  40177c:	68fb      	ldr	r3, [r7, #12]
  40177e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401780:	e03a      	b.n	4017f8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401782:	68fb      	ldr	r3, [r7, #12]
  401784:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401786:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401788:	687a      	ldr	r2, [r7, #4]
  40178a:	697b      	ldr	r3, [r7, #20]
  40178c:	431a      	orrs	r2, r3
  40178e:	68fb      	ldr	r3, [r7, #12]
  401790:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401792:	68fb      	ldr	r3, [r7, #12]
  401794:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401796:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401798:	68fb      	ldr	r3, [r7, #12]
  40179a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40179c:	687b      	ldr	r3, [r7, #4]
  40179e:	43d9      	mvns	r1, r3
  4017a0:	697b      	ldr	r3, [r7, #20]
  4017a2:	400b      	ands	r3, r1
  4017a4:	401a      	ands	r2, r3
  4017a6:	68fb      	ldr	r3, [r7, #12]
  4017a8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4017aa:	e025      	b.n	4017f8 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4017ac:	68fb      	ldr	r3, [r7, #12]
  4017ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4017b0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4017b2:	68fb      	ldr	r3, [r7, #12]
  4017b4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4017b6:	687b      	ldr	r3, [r7, #4]
  4017b8:	43d9      	mvns	r1, r3
  4017ba:	697b      	ldr	r3, [r7, #20]
  4017bc:	400b      	ands	r3, r1
  4017be:	401a      	ands	r2, r3
  4017c0:	68fb      	ldr	r3, [r7, #12]
  4017c2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4017c4:	68fb      	ldr	r3, [r7, #12]
  4017c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4017c8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4017ca:	687a      	ldr	r2, [r7, #4]
  4017cc:	697b      	ldr	r3, [r7, #20]
  4017ce:	431a      	orrs	r2, r3
  4017d0:	68fb      	ldr	r3, [r7, #12]
  4017d2:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4017d4:	e010      	b.n	4017f8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4017d6:	68fb      	ldr	r3, [r7, #12]
  4017d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4017da:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4017dc:	687a      	ldr	r2, [r7, #4]
  4017de:	697b      	ldr	r3, [r7, #20]
  4017e0:	431a      	orrs	r2, r3
  4017e2:	68fb      	ldr	r3, [r7, #12]
  4017e4:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4017e6:	68fb      	ldr	r3, [r7, #12]
  4017e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4017ea:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4017ec:	687a      	ldr	r2, [r7, #4]
  4017ee:	697b      	ldr	r3, [r7, #20]
  4017f0:	431a      	orrs	r2, r3
  4017f2:	68fb      	ldr	r3, [r7, #12]
  4017f4:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4017f6:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4017f8:	68fb      	ldr	r3, [r7, #12]
  4017fa:	687a      	ldr	r2, [r7, #4]
  4017fc:	605a      	str	r2, [r3, #4]
  4017fe:	e000      	b.n	401802 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  401800:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  401802:	371c      	adds	r7, #28
  401804:	46bd      	mov	sp, r7
  401806:	bc80      	pop	{r7}
  401808:	4770      	bx	lr
  40180a:	bf00      	nop

0040180c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40180c:	b580      	push	{r7, lr}
  40180e:	b084      	sub	sp, #16
  401810:	af00      	add	r7, sp, #0
  401812:	60f8      	str	r0, [r7, #12]
  401814:	60b9      	str	r1, [r7, #8]
  401816:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401818:	68b9      	ldr	r1, [r7, #8]
  40181a:	68f8      	ldr	r0, [r7, #12]
  40181c:	4b19      	ldr	r3, [pc, #100]	; (401884 <pio_set_input+0x78>)
  40181e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401820:	687b      	ldr	r3, [r7, #4]
  401822:	f003 0301 	and.w	r3, r3, #1
  401826:	461a      	mov	r2, r3
  401828:	68b9      	ldr	r1, [r7, #8]
  40182a:	68f8      	ldr	r0, [r7, #12]
  40182c:	4b16      	ldr	r3, [pc, #88]	; (401888 <pio_set_input+0x7c>)
  40182e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401830:	687b      	ldr	r3, [r7, #4]
  401832:	f003 030a 	and.w	r3, r3, #10
  401836:	2b00      	cmp	r3, #0
  401838:	d003      	beq.n	401842 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40183a:	68fb      	ldr	r3, [r7, #12]
  40183c:	68ba      	ldr	r2, [r7, #8]
  40183e:	621a      	str	r2, [r3, #32]
  401840:	e002      	b.n	401848 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401842:	68fb      	ldr	r3, [r7, #12]
  401844:	68ba      	ldr	r2, [r7, #8]
  401846:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401848:	687b      	ldr	r3, [r7, #4]
  40184a:	f003 0302 	and.w	r3, r3, #2
  40184e:	2b00      	cmp	r3, #0
  401850:	d004      	beq.n	40185c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  401852:	68fb      	ldr	r3, [r7, #12]
  401854:	68ba      	ldr	r2, [r7, #8]
  401856:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40185a:	e008      	b.n	40186e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40185c:	687b      	ldr	r3, [r7, #4]
  40185e:	f003 0308 	and.w	r3, r3, #8
  401862:	2b00      	cmp	r3, #0
  401864:	d003      	beq.n	40186e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  401866:	68fb      	ldr	r3, [r7, #12]
  401868:	68ba      	ldr	r2, [r7, #8]
  40186a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40186e:	68fb      	ldr	r3, [r7, #12]
  401870:	68ba      	ldr	r2, [r7, #8]
  401872:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  401874:	68fb      	ldr	r3, [r7, #12]
  401876:	68ba      	ldr	r2, [r7, #8]
  401878:	601a      	str	r2, [r3, #0]
}
  40187a:	bf00      	nop
  40187c:	3710      	adds	r7, #16
  40187e:	46bd      	mov	sp, r7
  401880:	bd80      	pop	{r7, pc}
  401882:	bf00      	nop
  401884:	00401979 	.word	0x00401979
  401888:	00401699 	.word	0x00401699

0040188c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40188c:	b580      	push	{r7, lr}
  40188e:	b084      	sub	sp, #16
  401890:	af00      	add	r7, sp, #0
  401892:	60f8      	str	r0, [r7, #12]
  401894:	60b9      	str	r1, [r7, #8]
  401896:	607a      	str	r2, [r7, #4]
  401898:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40189a:	68b9      	ldr	r1, [r7, #8]
  40189c:	68f8      	ldr	r0, [r7, #12]
  40189e:	4b12      	ldr	r3, [pc, #72]	; (4018e8 <pio_set_output+0x5c>)
  4018a0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4018a2:	69ba      	ldr	r2, [r7, #24]
  4018a4:	68b9      	ldr	r1, [r7, #8]
  4018a6:	68f8      	ldr	r0, [r7, #12]
  4018a8:	4b10      	ldr	r3, [pc, #64]	; (4018ec <pio_set_output+0x60>)
  4018aa:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4018ac:	683b      	ldr	r3, [r7, #0]
  4018ae:	2b00      	cmp	r3, #0
  4018b0:	d003      	beq.n	4018ba <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4018b2:	68fb      	ldr	r3, [r7, #12]
  4018b4:	68ba      	ldr	r2, [r7, #8]
  4018b6:	651a      	str	r2, [r3, #80]	; 0x50
  4018b8:	e002      	b.n	4018c0 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4018ba:	68fb      	ldr	r3, [r7, #12]
  4018bc:	68ba      	ldr	r2, [r7, #8]
  4018be:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4018c0:	687b      	ldr	r3, [r7, #4]
  4018c2:	2b00      	cmp	r3, #0
  4018c4:	d003      	beq.n	4018ce <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4018c6:	68fb      	ldr	r3, [r7, #12]
  4018c8:	68ba      	ldr	r2, [r7, #8]
  4018ca:	631a      	str	r2, [r3, #48]	; 0x30
  4018cc:	e002      	b.n	4018d4 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4018ce:	68fb      	ldr	r3, [r7, #12]
  4018d0:	68ba      	ldr	r2, [r7, #8]
  4018d2:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4018d4:	68fb      	ldr	r3, [r7, #12]
  4018d6:	68ba      	ldr	r2, [r7, #8]
  4018d8:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4018da:	68fb      	ldr	r3, [r7, #12]
  4018dc:	68ba      	ldr	r2, [r7, #8]
  4018de:	601a      	str	r2, [r3, #0]
}
  4018e0:	bf00      	nop
  4018e2:	3710      	adds	r7, #16
  4018e4:	46bd      	mov	sp, r7
  4018e6:	bd80      	pop	{r7, pc}
  4018e8:	00401979 	.word	0x00401979
  4018ec:	00401699 	.word	0x00401699

004018f0 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4018f0:	b480      	push	{r7}
  4018f2:	b085      	sub	sp, #20
  4018f4:	af00      	add	r7, sp, #0
  4018f6:	60f8      	str	r0, [r7, #12]
  4018f8:	60b9      	str	r1, [r7, #8]
  4018fa:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4018fc:	687b      	ldr	r3, [r7, #4]
  4018fe:	f003 0310 	and.w	r3, r3, #16
  401902:	2b00      	cmp	r3, #0
  401904:	d020      	beq.n	401948 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401906:	68fb      	ldr	r3, [r7, #12]
  401908:	68ba      	ldr	r2, [r7, #8]
  40190a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40190e:	687b      	ldr	r3, [r7, #4]
  401910:	f003 0320 	and.w	r3, r3, #32
  401914:	2b00      	cmp	r3, #0
  401916:	d004      	beq.n	401922 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401918:	68fb      	ldr	r3, [r7, #12]
  40191a:	68ba      	ldr	r2, [r7, #8]
  40191c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401920:	e003      	b.n	40192a <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401922:	68fb      	ldr	r3, [r7, #12]
  401924:	68ba      	ldr	r2, [r7, #8]
  401926:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40192a:	687b      	ldr	r3, [r7, #4]
  40192c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401930:	2b00      	cmp	r3, #0
  401932:	d004      	beq.n	40193e <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401934:	68fb      	ldr	r3, [r7, #12]
  401936:	68ba      	ldr	r2, [r7, #8]
  401938:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  40193c:	e008      	b.n	401950 <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40193e:	68fb      	ldr	r3, [r7, #12]
  401940:	68ba      	ldr	r2, [r7, #8]
  401942:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  401946:	e003      	b.n	401950 <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  401948:	68fb      	ldr	r3, [r7, #12]
  40194a:	68ba      	ldr	r2, [r7, #8]
  40194c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  401950:	bf00      	nop
  401952:	3714      	adds	r7, #20
  401954:	46bd      	mov	sp, r7
  401956:	bc80      	pop	{r7}
  401958:	4770      	bx	lr
  40195a:	bf00      	nop

0040195c <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40195c:	b480      	push	{r7}
  40195e:	b083      	sub	sp, #12
  401960:	af00      	add	r7, sp, #0
  401962:	6078      	str	r0, [r7, #4]
  401964:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  401966:	687b      	ldr	r3, [r7, #4]
  401968:	683a      	ldr	r2, [r7, #0]
  40196a:	641a      	str	r2, [r3, #64]	; 0x40
}
  40196c:	bf00      	nop
  40196e:	370c      	adds	r7, #12
  401970:	46bd      	mov	sp, r7
  401972:	bc80      	pop	{r7}
  401974:	4770      	bx	lr
  401976:	bf00      	nop

00401978 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401978:	b480      	push	{r7}
  40197a:	b083      	sub	sp, #12
  40197c:	af00      	add	r7, sp, #0
  40197e:	6078      	str	r0, [r7, #4]
  401980:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401982:	687b      	ldr	r3, [r7, #4]
  401984:	683a      	ldr	r2, [r7, #0]
  401986:	645a      	str	r2, [r3, #68]	; 0x44
}
  401988:	bf00      	nop
  40198a:	370c      	adds	r7, #12
  40198c:	46bd      	mov	sp, r7
  40198e:	bc80      	pop	{r7}
  401990:	4770      	bx	lr
  401992:	bf00      	nop

00401994 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401994:	b480      	push	{r7}
  401996:	b083      	sub	sp, #12
  401998:	af00      	add	r7, sp, #0
  40199a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  40199c:	687b      	ldr	r3, [r7, #4]
  40199e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4019a0:	4618      	mov	r0, r3
  4019a2:	370c      	adds	r7, #12
  4019a4:	46bd      	mov	sp, r7
  4019a6:	bc80      	pop	{r7}
  4019a8:	4770      	bx	lr
  4019aa:	bf00      	nop

004019ac <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4019ac:	b480      	push	{r7}
  4019ae:	b083      	sub	sp, #12
  4019b0:	af00      	add	r7, sp, #0
  4019b2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4019b4:	687b      	ldr	r3, [r7, #4]
  4019b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4019b8:	4618      	mov	r0, r3
  4019ba:	370c      	adds	r7, #12
  4019bc:	46bd      	mov	sp, r7
  4019be:	bc80      	pop	{r7}
  4019c0:	4770      	bx	lr
  4019c2:	bf00      	nop

004019c4 <pio_get_pin_value>:
 *       level.
 * \note If pin is input: PIOx must be clocked to sample the signal.
 *       See PMC driver.
 */
uint32_t pio_get_pin_value(uint32_t ul_pin)
{
  4019c4:	b580      	push	{r7, lr}
  4019c6:	b084      	sub	sp, #16
  4019c8:	af00      	add	r7, sp, #0
  4019ca:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4019cc:	6878      	ldr	r0, [r7, #4]
  4019ce:	4b08      	ldr	r3, [pc, #32]	; (4019f0 <pio_get_pin_value+0x2c>)
  4019d0:	4798      	blx	r3
  4019d2:	60f8      	str	r0, [r7, #12]

	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
  4019d4:	68fb      	ldr	r3, [r7, #12]
  4019d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  4019d8:	687b      	ldr	r3, [r7, #4]
  4019da:	f003 031f 	and.w	r3, r3, #31
  4019de:	fa22 f303 	lsr.w	r3, r2, r3
  4019e2:	f003 0301 	and.w	r3, r3, #1
}
  4019e6:	4618      	mov	r0, r3
  4019e8:	3710      	adds	r7, #16
  4019ea:	46bd      	mov	sp, r7
  4019ec:	bd80      	pop	{r7, pc}
  4019ee:	bf00      	nop
  4019f0:	00401d31 	.word	0x00401d31

004019f4 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  4019f4:	b580      	push	{r7, lr}
  4019f6:	b084      	sub	sp, #16
  4019f8:	af00      	add	r7, sp, #0
  4019fa:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4019fc:	6878      	ldr	r0, [r7, #4]
  4019fe:	4b08      	ldr	r3, [pc, #32]	; (401a20 <pio_set_pin_high+0x2c>)
  401a00:	4798      	blx	r3
  401a02:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401a04:	687b      	ldr	r3, [r7, #4]
  401a06:	f003 031f 	and.w	r3, r3, #31
  401a0a:	2201      	movs	r2, #1
  401a0c:	fa02 f303 	lsl.w	r3, r2, r3
  401a10:	461a      	mov	r2, r3
  401a12:	68fb      	ldr	r3, [r7, #12]
  401a14:	631a      	str	r2, [r3, #48]	; 0x30
}
  401a16:	bf00      	nop
  401a18:	3710      	adds	r7, #16
  401a1a:	46bd      	mov	sp, r7
  401a1c:	bd80      	pop	{r7, pc}
  401a1e:	bf00      	nop
  401a20:	00401d31 	.word	0x00401d31

00401a24 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  401a24:	b580      	push	{r7, lr}
  401a26:	b084      	sub	sp, #16
  401a28:	af00      	add	r7, sp, #0
  401a2a:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  401a2c:	6878      	ldr	r0, [r7, #4]
  401a2e:	4b08      	ldr	r3, [pc, #32]	; (401a50 <pio_set_pin_low+0x2c>)
  401a30:	4798      	blx	r3
  401a32:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401a34:	687b      	ldr	r3, [r7, #4]
  401a36:	f003 031f 	and.w	r3, r3, #31
  401a3a:	2201      	movs	r2, #1
  401a3c:	fa02 f303 	lsl.w	r3, r2, r3
  401a40:	461a      	mov	r2, r3
  401a42:	68fb      	ldr	r3, [r7, #12]
  401a44:	635a      	str	r2, [r3, #52]	; 0x34
}
  401a46:	bf00      	nop
  401a48:	3710      	adds	r7, #16
  401a4a:	46bd      	mov	sp, r7
  401a4c:	bd80      	pop	{r7, pc}
  401a4e:	bf00      	nop
  401a50:	00401d31 	.word	0x00401d31

00401a54 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401a54:	b590      	push	{r4, r7, lr}
  401a56:	b087      	sub	sp, #28
  401a58:	af02      	add	r7, sp, #8
  401a5a:	6078      	str	r0, [r7, #4]
  401a5c:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  401a5e:	6878      	ldr	r0, [r7, #4]
  401a60:	4b63      	ldr	r3, [pc, #396]	; (401bf0 <pio_configure_pin+0x19c>)
  401a62:	4798      	blx	r3
  401a64:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401a66:	683b      	ldr	r3, [r7, #0]
  401a68:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401a6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401a70:	d067      	beq.n	401b42 <pio_configure_pin+0xee>
  401a72:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401a76:	d809      	bhi.n	401a8c <pio_configure_pin+0x38>
  401a78:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401a7c:	d02b      	beq.n	401ad6 <pio_configure_pin+0x82>
  401a7e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401a82:	d043      	beq.n	401b0c <pio_configure_pin+0xb8>
  401a84:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401a88:	d00a      	beq.n	401aa0 <pio_configure_pin+0x4c>
  401a8a:	e0a9      	b.n	401be0 <pio_configure_pin+0x18c>
  401a8c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401a90:	d07e      	beq.n	401b90 <pio_configure_pin+0x13c>
  401a92:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401a96:	d07b      	beq.n	401b90 <pio_configure_pin+0x13c>
  401a98:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401a9c:	d06c      	beq.n	401b78 <pio_configure_pin+0x124>
  401a9e:	e09f      	b.n	401be0 <pio_configure_pin+0x18c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401aa0:	687b      	ldr	r3, [r7, #4]
  401aa2:	f003 031f 	and.w	r3, r3, #31
  401aa6:	2201      	movs	r2, #1
  401aa8:	fa02 f303 	lsl.w	r3, r2, r3
  401aac:	461a      	mov	r2, r3
  401aae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401ab2:	68f8      	ldr	r0, [r7, #12]
  401ab4:	4b4f      	ldr	r3, [pc, #316]	; (401bf4 <pio_configure_pin+0x1a0>)
  401ab6:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401ab8:	687b      	ldr	r3, [r7, #4]
  401aba:	f003 031f 	and.w	r3, r3, #31
  401abe:	2201      	movs	r2, #1
  401ac0:	fa02 f303 	lsl.w	r3, r2, r3
  401ac4:	4619      	mov	r1, r3
  401ac6:	683b      	ldr	r3, [r7, #0]
  401ac8:	f003 0301 	and.w	r3, r3, #1
  401acc:	461a      	mov	r2, r3
  401ace:	68f8      	ldr	r0, [r7, #12]
  401ad0:	4b49      	ldr	r3, [pc, #292]	; (401bf8 <pio_configure_pin+0x1a4>)
  401ad2:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401ad4:	e086      	b.n	401be4 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401ad6:	687b      	ldr	r3, [r7, #4]
  401ad8:	f003 031f 	and.w	r3, r3, #31
  401adc:	2201      	movs	r2, #1
  401ade:	fa02 f303 	lsl.w	r3, r2, r3
  401ae2:	461a      	mov	r2, r3
  401ae4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401ae8:	68f8      	ldr	r0, [r7, #12]
  401aea:	4b42      	ldr	r3, [pc, #264]	; (401bf4 <pio_configure_pin+0x1a0>)
  401aec:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401aee:	687b      	ldr	r3, [r7, #4]
  401af0:	f003 031f 	and.w	r3, r3, #31
  401af4:	2201      	movs	r2, #1
  401af6:	fa02 f303 	lsl.w	r3, r2, r3
  401afa:	4619      	mov	r1, r3
  401afc:	683b      	ldr	r3, [r7, #0]
  401afe:	f003 0301 	and.w	r3, r3, #1
  401b02:	461a      	mov	r2, r3
  401b04:	68f8      	ldr	r0, [r7, #12]
  401b06:	4b3c      	ldr	r3, [pc, #240]	; (401bf8 <pio_configure_pin+0x1a4>)
  401b08:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401b0a:	e06b      	b.n	401be4 <pio_configure_pin+0x190>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401b0c:	687b      	ldr	r3, [r7, #4]
  401b0e:	f003 031f 	and.w	r3, r3, #31
  401b12:	2201      	movs	r2, #1
  401b14:	fa02 f303 	lsl.w	r3, r2, r3
  401b18:	461a      	mov	r2, r3
  401b1a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401b1e:	68f8      	ldr	r0, [r7, #12]
  401b20:	4b34      	ldr	r3, [pc, #208]	; (401bf4 <pio_configure_pin+0x1a0>)
  401b22:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401b24:	687b      	ldr	r3, [r7, #4]
  401b26:	f003 031f 	and.w	r3, r3, #31
  401b2a:	2201      	movs	r2, #1
  401b2c:	fa02 f303 	lsl.w	r3, r2, r3
  401b30:	4619      	mov	r1, r3
  401b32:	683b      	ldr	r3, [r7, #0]
  401b34:	f003 0301 	and.w	r3, r3, #1
  401b38:	461a      	mov	r2, r3
  401b3a:	68f8      	ldr	r0, [r7, #12]
  401b3c:	4b2e      	ldr	r3, [pc, #184]	; (401bf8 <pio_configure_pin+0x1a4>)
  401b3e:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401b40:	e050      	b.n	401be4 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401b42:	687b      	ldr	r3, [r7, #4]
  401b44:	f003 031f 	and.w	r3, r3, #31
  401b48:	2201      	movs	r2, #1
  401b4a:	fa02 f303 	lsl.w	r3, r2, r3
  401b4e:	461a      	mov	r2, r3
  401b50:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401b54:	68f8      	ldr	r0, [r7, #12]
  401b56:	4b27      	ldr	r3, [pc, #156]	; (401bf4 <pio_configure_pin+0x1a0>)
  401b58:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401b5a:	687b      	ldr	r3, [r7, #4]
  401b5c:	f003 031f 	and.w	r3, r3, #31
  401b60:	2201      	movs	r2, #1
  401b62:	fa02 f303 	lsl.w	r3, r2, r3
  401b66:	4619      	mov	r1, r3
  401b68:	683b      	ldr	r3, [r7, #0]
  401b6a:	f003 0301 	and.w	r3, r3, #1
  401b6e:	461a      	mov	r2, r3
  401b70:	68f8      	ldr	r0, [r7, #12]
  401b72:	4b21      	ldr	r3, [pc, #132]	; (401bf8 <pio_configure_pin+0x1a4>)
  401b74:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401b76:	e035      	b.n	401be4 <pio_configure_pin+0x190>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401b78:	687b      	ldr	r3, [r7, #4]
  401b7a:	f003 031f 	and.w	r3, r3, #31
  401b7e:	2201      	movs	r2, #1
  401b80:	fa02 f303 	lsl.w	r3, r2, r3
  401b84:	683a      	ldr	r2, [r7, #0]
  401b86:	4619      	mov	r1, r3
  401b88:	68f8      	ldr	r0, [r7, #12]
  401b8a:	4b1c      	ldr	r3, [pc, #112]	; (401bfc <pio_configure_pin+0x1a8>)
  401b8c:	4798      	blx	r3
		break;
  401b8e:	e029      	b.n	401be4 <pio_configure_pin+0x190>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401b90:	687b      	ldr	r3, [r7, #4]
  401b92:	f003 031f 	and.w	r3, r3, #31
  401b96:	2201      	movs	r2, #1
  401b98:	fa02 f303 	lsl.w	r3, r2, r3
  401b9c:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401b9e:	683b      	ldr	r3, [r7, #0]
  401ba0:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401ba4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401ba8:	bf0c      	ite	eq
  401baa:	2301      	moveq	r3, #1
  401bac:	2300      	movne	r3, #0
  401bae:	b2db      	uxtb	r3, r3
  401bb0:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401bb2:	683b      	ldr	r3, [r7, #0]
  401bb4:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401bb8:	2b00      	cmp	r3, #0
  401bba:	bf14      	ite	ne
  401bbc:	2301      	movne	r3, #1
  401bbe:	2300      	moveq	r3, #0
  401bc0:	b2db      	uxtb	r3, r3
  401bc2:	4618      	mov	r0, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401bc4:	683b      	ldr	r3, [r7, #0]
  401bc6:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401bca:	2b00      	cmp	r3, #0
  401bcc:	bf14      	ite	ne
  401bce:	2301      	movne	r3, #1
  401bd0:	2300      	moveq	r3, #0
  401bd2:	b2db      	uxtb	r3, r3
  401bd4:	9300      	str	r3, [sp, #0]
  401bd6:	4603      	mov	r3, r0
  401bd8:	68f8      	ldr	r0, [r7, #12]
  401bda:	4c09      	ldr	r4, [pc, #36]	; (401c00 <pio_configure_pin+0x1ac>)
  401bdc:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401bde:	e001      	b.n	401be4 <pio_configure_pin+0x190>

	default:
		return 0;
  401be0:	2300      	movs	r3, #0
  401be2:	e000      	b.n	401be6 <pio_configure_pin+0x192>
	}

	return 1;
  401be4:	2301      	movs	r3, #1
}
  401be6:	4618      	mov	r0, r3
  401be8:	3714      	adds	r7, #20
  401bea:	46bd      	mov	sp, r7
  401bec:	bd90      	pop	{r4, r7, pc}
  401bee:	bf00      	nop
  401bf0:	00401d31 	.word	0x00401d31
  401bf4:	004016fd 	.word	0x004016fd
  401bf8:	00401699 	.word	0x00401699
  401bfc:	0040180d 	.word	0x0040180d
  401c00:	0040188d 	.word	0x0040188d

00401c04 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401c04:	b590      	push	{r4, r7, lr}
  401c06:	b087      	sub	sp, #28
  401c08:	af02      	add	r7, sp, #8
  401c0a:	60f8      	str	r0, [r7, #12]
  401c0c:	60b9      	str	r1, [r7, #8]
  401c0e:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401c10:	687b      	ldr	r3, [r7, #4]
  401c12:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401c16:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401c1a:	d043      	beq.n	401ca4 <pio_configure_pin_group+0xa0>
  401c1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401c20:	d809      	bhi.n	401c36 <pio_configure_pin_group+0x32>
  401c22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401c26:	d01f      	beq.n	401c68 <pio_configure_pin_group+0x64>
  401c28:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401c2c:	d02b      	beq.n	401c86 <pio_configure_pin_group+0x82>
  401c2e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401c32:	d00a      	beq.n	401c4a <pio_configure_pin_group+0x46>
  401c34:	e06d      	b.n	401d12 <pio_configure_pin_group+0x10e>
  401c36:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401c3a:	d048      	beq.n	401cce <pio_configure_pin_group+0xca>
  401c3c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401c40:	d045      	beq.n	401cce <pio_configure_pin_group+0xca>
  401c42:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401c46:	d03c      	beq.n	401cc2 <pio_configure_pin_group+0xbe>
  401c48:	e063      	b.n	401d12 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401c4a:	68ba      	ldr	r2, [r7, #8]
  401c4c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401c50:	68f8      	ldr	r0, [r7, #12]
  401c52:	4b33      	ldr	r3, [pc, #204]	; (401d20 <pio_configure_pin_group+0x11c>)
  401c54:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401c56:	687b      	ldr	r3, [r7, #4]
  401c58:	f003 0301 	and.w	r3, r3, #1
  401c5c:	461a      	mov	r2, r3
  401c5e:	68b9      	ldr	r1, [r7, #8]
  401c60:	68f8      	ldr	r0, [r7, #12]
  401c62:	4b30      	ldr	r3, [pc, #192]	; (401d24 <pio_configure_pin_group+0x120>)
  401c64:	4798      	blx	r3
		break;
  401c66:	e056      	b.n	401d16 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401c68:	68ba      	ldr	r2, [r7, #8]
  401c6a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401c6e:	68f8      	ldr	r0, [r7, #12]
  401c70:	4b2b      	ldr	r3, [pc, #172]	; (401d20 <pio_configure_pin_group+0x11c>)
  401c72:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401c74:	687b      	ldr	r3, [r7, #4]
  401c76:	f003 0301 	and.w	r3, r3, #1
  401c7a:	461a      	mov	r2, r3
  401c7c:	68b9      	ldr	r1, [r7, #8]
  401c7e:	68f8      	ldr	r0, [r7, #12]
  401c80:	4b28      	ldr	r3, [pc, #160]	; (401d24 <pio_configure_pin_group+0x120>)
  401c82:	4798      	blx	r3
		break;
  401c84:	e047      	b.n	401d16 <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401c86:	68ba      	ldr	r2, [r7, #8]
  401c88:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401c8c:	68f8      	ldr	r0, [r7, #12]
  401c8e:	4b24      	ldr	r3, [pc, #144]	; (401d20 <pio_configure_pin_group+0x11c>)
  401c90:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401c92:	687b      	ldr	r3, [r7, #4]
  401c94:	f003 0301 	and.w	r3, r3, #1
  401c98:	461a      	mov	r2, r3
  401c9a:	68b9      	ldr	r1, [r7, #8]
  401c9c:	68f8      	ldr	r0, [r7, #12]
  401c9e:	4b21      	ldr	r3, [pc, #132]	; (401d24 <pio_configure_pin_group+0x120>)
  401ca0:	4798      	blx	r3
		break;
  401ca2:	e038      	b.n	401d16 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401ca4:	68ba      	ldr	r2, [r7, #8]
  401ca6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401caa:	68f8      	ldr	r0, [r7, #12]
  401cac:	4b1c      	ldr	r3, [pc, #112]	; (401d20 <pio_configure_pin_group+0x11c>)
  401cae:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401cb0:	687b      	ldr	r3, [r7, #4]
  401cb2:	f003 0301 	and.w	r3, r3, #1
  401cb6:	461a      	mov	r2, r3
  401cb8:	68b9      	ldr	r1, [r7, #8]
  401cba:	68f8      	ldr	r0, [r7, #12]
  401cbc:	4b19      	ldr	r3, [pc, #100]	; (401d24 <pio_configure_pin_group+0x120>)
  401cbe:	4798      	blx	r3
		break;
  401cc0:	e029      	b.n	401d16 <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401cc2:	687a      	ldr	r2, [r7, #4]
  401cc4:	68b9      	ldr	r1, [r7, #8]
  401cc6:	68f8      	ldr	r0, [r7, #12]
  401cc8:	4b17      	ldr	r3, [pc, #92]	; (401d28 <pio_configure_pin_group+0x124>)
  401cca:	4798      	blx	r3
		break;
  401ccc:	e023      	b.n	401d16 <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401cce:	687b      	ldr	r3, [r7, #4]
  401cd0:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401cd4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401cd8:	bf0c      	ite	eq
  401cda:	2301      	moveq	r3, #1
  401cdc:	2300      	movne	r3, #0
  401cde:	b2db      	uxtb	r3, r3
  401ce0:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401ce2:	687b      	ldr	r3, [r7, #4]
  401ce4:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401ce8:	2b00      	cmp	r3, #0
  401cea:	bf14      	ite	ne
  401cec:	2301      	movne	r3, #1
  401cee:	2300      	moveq	r3, #0
  401cf0:	b2db      	uxtb	r3, r3
  401cf2:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401cf4:	687b      	ldr	r3, [r7, #4]
  401cf6:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401cfa:	2b00      	cmp	r3, #0
  401cfc:	bf14      	ite	ne
  401cfe:	2301      	movne	r3, #1
  401d00:	2300      	moveq	r3, #0
  401d02:	b2db      	uxtb	r3, r3
  401d04:	9300      	str	r3, [sp, #0]
  401d06:	460b      	mov	r3, r1
  401d08:	68b9      	ldr	r1, [r7, #8]
  401d0a:	68f8      	ldr	r0, [r7, #12]
  401d0c:	4c07      	ldr	r4, [pc, #28]	; (401d2c <pio_configure_pin_group+0x128>)
  401d0e:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401d10:	e001      	b.n	401d16 <pio_configure_pin_group+0x112>

	default:
		return 0;
  401d12:	2300      	movs	r3, #0
  401d14:	e000      	b.n	401d18 <pio_configure_pin_group+0x114>
	}

	return 1;
  401d16:	2301      	movs	r3, #1
}
  401d18:	4618      	mov	r0, r3
  401d1a:	3714      	adds	r7, #20
  401d1c:	46bd      	mov	sp, r7
  401d1e:	bd90      	pop	{r4, r7, pc}
  401d20:	004016fd 	.word	0x004016fd
  401d24:	00401699 	.word	0x00401699
  401d28:	0040180d 	.word	0x0040180d
  401d2c:	0040188d 	.word	0x0040188d

00401d30 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  401d30:	b480      	push	{r7}
  401d32:	b085      	sub	sp, #20
  401d34:	af00      	add	r7, sp, #0
  401d36:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401d38:	687b      	ldr	r3, [r7, #4]
  401d3a:	095b      	lsrs	r3, r3, #5
  401d3c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401d40:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401d44:	025b      	lsls	r3, r3, #9
  401d46:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  401d48:	68fb      	ldr	r3, [r7, #12]
}
  401d4a:	4618      	mov	r0, r3
  401d4c:	3714      	adds	r7, #20
  401d4e:	46bd      	mov	sp, r7
  401d50:	bc80      	pop	{r7}
  401d52:	4770      	bx	lr

00401d54 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401d54:	b480      	push	{r7}
  401d56:	b085      	sub	sp, #20
  401d58:	af00      	add	r7, sp, #0
  401d5a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401d5c:	491c      	ldr	r1, [pc, #112]	; (401dd0 <pmc_switch_mck_to_pllack+0x7c>)
  401d5e:	4b1c      	ldr	r3, [pc, #112]	; (401dd0 <pmc_switch_mck_to_pllack+0x7c>)
  401d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d62:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401d66:	687b      	ldr	r3, [r7, #4]
  401d68:	4313      	orrs	r3, r2
  401d6a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401d6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401d70:	60fb      	str	r3, [r7, #12]
  401d72:	e007      	b.n	401d84 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401d74:	68fb      	ldr	r3, [r7, #12]
  401d76:	2b00      	cmp	r3, #0
  401d78:	d101      	bne.n	401d7e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401d7a:	2301      	movs	r3, #1
  401d7c:	e023      	b.n	401dc6 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401d7e:	68fb      	ldr	r3, [r7, #12]
  401d80:	3b01      	subs	r3, #1
  401d82:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401d84:	4b12      	ldr	r3, [pc, #72]	; (401dd0 <pmc_switch_mck_to_pllack+0x7c>)
  401d86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401d88:	f003 0308 	and.w	r3, r3, #8
  401d8c:	2b00      	cmp	r3, #0
  401d8e:	d0f1      	beq.n	401d74 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401d90:	4a0f      	ldr	r2, [pc, #60]	; (401dd0 <pmc_switch_mck_to_pllack+0x7c>)
  401d92:	4b0f      	ldr	r3, [pc, #60]	; (401dd0 <pmc_switch_mck_to_pllack+0x7c>)
  401d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d96:	f023 0303 	bic.w	r3, r3, #3
  401d9a:	f043 0302 	orr.w	r3, r3, #2
  401d9e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401da0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401da4:	60fb      	str	r3, [r7, #12]
  401da6:	e007      	b.n	401db8 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401da8:	68fb      	ldr	r3, [r7, #12]
  401daa:	2b00      	cmp	r3, #0
  401dac:	d101      	bne.n	401db2 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401dae:	2301      	movs	r3, #1
  401db0:	e009      	b.n	401dc6 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401db2:	68fb      	ldr	r3, [r7, #12]
  401db4:	3b01      	subs	r3, #1
  401db6:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401db8:	4b05      	ldr	r3, [pc, #20]	; (401dd0 <pmc_switch_mck_to_pllack+0x7c>)
  401dba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401dbc:	f003 0308 	and.w	r3, r3, #8
  401dc0:	2b00      	cmp	r3, #0
  401dc2:	d0f1      	beq.n	401da8 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401dc4:	2300      	movs	r3, #0
}
  401dc6:	4618      	mov	r0, r3
  401dc8:	3714      	adds	r7, #20
  401dca:	46bd      	mov	sp, r7
  401dcc:	bc80      	pop	{r7}
  401dce:	4770      	bx	lr
  401dd0:	400e0400 	.word	0x400e0400

00401dd4 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401dd4:	b480      	push	{r7}
  401dd6:	b083      	sub	sp, #12
  401dd8:	af00      	add	r7, sp, #0
  401dda:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401ddc:	687b      	ldr	r3, [r7, #4]
  401dde:	2b01      	cmp	r3, #1
  401de0:	d107      	bne.n	401df2 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401de2:	4a08      	ldr	r2, [pc, #32]	; (401e04 <pmc_switch_sclk_to_32kxtal+0x30>)
  401de4:	4b07      	ldr	r3, [pc, #28]	; (401e04 <pmc_switch_sclk_to_32kxtal+0x30>)
  401de6:	689b      	ldr	r3, [r3, #8]
  401de8:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  401dec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401df0:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  401df2:	4b04      	ldr	r3, [pc, #16]	; (401e04 <pmc_switch_sclk_to_32kxtal+0x30>)
  401df4:	4a04      	ldr	r2, [pc, #16]	; (401e08 <pmc_switch_sclk_to_32kxtal+0x34>)
  401df6:	601a      	str	r2, [r3, #0]
}
  401df8:	bf00      	nop
  401dfa:	370c      	adds	r7, #12
  401dfc:	46bd      	mov	sp, r7
  401dfe:	bc80      	pop	{r7}
  401e00:	4770      	bx	lr
  401e02:	bf00      	nop
  401e04:	400e1410 	.word	0x400e1410
  401e08:	a5000008 	.word	0xa5000008

00401e0c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  401e0c:	b480      	push	{r7}
  401e0e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401e10:	4b09      	ldr	r3, [pc, #36]	; (401e38 <pmc_osc_is_ready_32kxtal+0x2c>)
  401e12:	695b      	ldr	r3, [r3, #20]
  401e14:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401e18:	2b00      	cmp	r3, #0
  401e1a:	d007      	beq.n	401e2c <pmc_osc_is_ready_32kxtal+0x20>
  401e1c:	4b07      	ldr	r3, [pc, #28]	; (401e3c <pmc_osc_is_ready_32kxtal+0x30>)
  401e1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401e20:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401e24:	2b00      	cmp	r3, #0
  401e26:	d001      	beq.n	401e2c <pmc_osc_is_ready_32kxtal+0x20>
  401e28:	2301      	movs	r3, #1
  401e2a:	e000      	b.n	401e2e <pmc_osc_is_ready_32kxtal+0x22>
  401e2c:	2300      	movs	r3, #0
}
  401e2e:	4618      	mov	r0, r3
  401e30:	46bd      	mov	sp, r7
  401e32:	bc80      	pop	{r7}
  401e34:	4770      	bx	lr
  401e36:	bf00      	nop
  401e38:	400e1410 	.word	0x400e1410
  401e3c:	400e0400 	.word	0x400e0400

00401e40 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401e40:	b480      	push	{r7}
  401e42:	b083      	sub	sp, #12
  401e44:	af00      	add	r7, sp, #0
  401e46:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401e48:	4a18      	ldr	r2, [pc, #96]	; (401eac <pmc_switch_mainck_to_fastrc+0x6c>)
  401e4a:	4b18      	ldr	r3, [pc, #96]	; (401eac <pmc_switch_mainck_to_fastrc+0x6c>)
  401e4c:	6a1b      	ldr	r3, [r3, #32]
  401e4e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401e52:	f043 0308 	orr.w	r3, r3, #8
  401e56:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401e58:	bf00      	nop
  401e5a:	4b14      	ldr	r3, [pc, #80]	; (401eac <pmc_switch_mainck_to_fastrc+0x6c>)
  401e5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401e5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401e62:	2b00      	cmp	r3, #0
  401e64:	d0f9      	beq.n	401e5a <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401e66:	4911      	ldr	r1, [pc, #68]	; (401eac <pmc_switch_mainck_to_fastrc+0x6c>)
  401e68:	4b10      	ldr	r3, [pc, #64]	; (401eac <pmc_switch_mainck_to_fastrc+0x6c>)
  401e6a:	6a1b      	ldr	r3, [r3, #32]
  401e6c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401e70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401e74:	687a      	ldr	r2, [r7, #4]
  401e76:	4313      	orrs	r3, r2
  401e78:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401e7c:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401e7e:	bf00      	nop
  401e80:	4b0a      	ldr	r3, [pc, #40]	; (401eac <pmc_switch_mainck_to_fastrc+0x6c>)
  401e82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401e84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401e88:	2b00      	cmp	r3, #0
  401e8a:	d0f9      	beq.n	401e80 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401e8c:	4a07      	ldr	r2, [pc, #28]	; (401eac <pmc_switch_mainck_to_fastrc+0x6c>)
  401e8e:	4b07      	ldr	r3, [pc, #28]	; (401eac <pmc_switch_mainck_to_fastrc+0x6c>)
  401e90:	6a1b      	ldr	r3, [r3, #32]
  401e92:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  401e96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401e9a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401e9e:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401ea0:	bf00      	nop
  401ea2:	370c      	adds	r7, #12
  401ea4:	46bd      	mov	sp, r7
  401ea6:	bc80      	pop	{r7}
  401ea8:	4770      	bx	lr
  401eaa:	bf00      	nop
  401eac:	400e0400 	.word	0x400e0400

00401eb0 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401eb0:	b480      	push	{r7}
  401eb2:	b083      	sub	sp, #12
  401eb4:	af00      	add	r7, sp, #0
  401eb6:	6078      	str	r0, [r7, #4]
  401eb8:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401eba:	687b      	ldr	r3, [r7, #4]
  401ebc:	2b00      	cmp	r3, #0
  401ebe:	d008      	beq.n	401ed2 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401ec0:	4916      	ldr	r1, [pc, #88]	; (401f1c <pmc_switch_mainck_to_xtal+0x6c>)
  401ec2:	4b16      	ldr	r3, [pc, #88]	; (401f1c <pmc_switch_mainck_to_xtal+0x6c>)
  401ec4:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401ec6:	4a16      	ldr	r2, [pc, #88]	; (401f20 <pmc_switch_mainck_to_xtal+0x70>)
  401ec8:	401a      	ands	r2, r3
  401eca:	4b16      	ldr	r3, [pc, #88]	; (401f24 <pmc_switch_mainck_to_xtal+0x74>)
  401ecc:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401ece:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  401ed0:	e01e      	b.n	401f10 <pmc_switch_mainck_to_xtal+0x60>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401ed2:	4912      	ldr	r1, [pc, #72]	; (401f1c <pmc_switch_mainck_to_xtal+0x6c>)
  401ed4:	4b11      	ldr	r3, [pc, #68]	; (401f1c <pmc_switch_mainck_to_xtal+0x6c>)
  401ed6:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401ed8:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401edc:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401ee0:	683a      	ldr	r2, [r7, #0]
  401ee2:	0212      	lsls	r2, r2, #8
  401ee4:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401ee6:	4313      	orrs	r3, r2
  401ee8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401eec:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401ef0:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401ef2:	bf00      	nop
  401ef4:	4b09      	ldr	r3, [pc, #36]	; (401f1c <pmc_switch_mainck_to_xtal+0x6c>)
  401ef6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401ef8:	f003 0301 	and.w	r3, r3, #1
  401efc:	2b00      	cmp	r3, #0
  401efe:	d0f9      	beq.n	401ef4 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401f00:	4a06      	ldr	r2, [pc, #24]	; (401f1c <pmc_switch_mainck_to_xtal+0x6c>)
  401f02:	4b06      	ldr	r3, [pc, #24]	; (401f1c <pmc_switch_mainck_to_xtal+0x6c>)
  401f04:	6a1b      	ldr	r3, [r3, #32]
  401f06:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401f0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401f0e:	6213      	str	r3, [r2, #32]
	}
}
  401f10:	bf00      	nop
  401f12:	370c      	adds	r7, #12
  401f14:	46bd      	mov	sp, r7
  401f16:	bc80      	pop	{r7}
  401f18:	4770      	bx	lr
  401f1a:	bf00      	nop
  401f1c:	400e0400 	.word	0x400e0400
  401f20:	fec8fffc 	.word	0xfec8fffc
  401f24:	01370002 	.word	0x01370002

00401f28 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401f28:	b480      	push	{r7}
  401f2a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401f2c:	4b03      	ldr	r3, [pc, #12]	; (401f3c <pmc_osc_is_ready_mainck+0x14>)
  401f2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401f30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401f34:	4618      	mov	r0, r3
  401f36:	46bd      	mov	sp, r7
  401f38:	bc80      	pop	{r7}
  401f3a:	4770      	bx	lr
  401f3c:	400e0400 	.word	0x400e0400

00401f40 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401f40:	b480      	push	{r7}
  401f42:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401f44:	4b03      	ldr	r3, [pc, #12]	; (401f54 <pmc_disable_pllack+0x14>)
  401f46:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401f4a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401f4c:	bf00      	nop
  401f4e:	46bd      	mov	sp, r7
  401f50:	bc80      	pop	{r7}
  401f52:	4770      	bx	lr
  401f54:	400e0400 	.word	0x400e0400

00401f58 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  401f58:	b480      	push	{r7}
  401f5a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401f5c:	4b03      	ldr	r3, [pc, #12]	; (401f6c <pmc_is_locked_pllack+0x14>)
  401f5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401f60:	f003 0302 	and.w	r3, r3, #2
}
  401f64:	4618      	mov	r0, r3
  401f66:	46bd      	mov	sp, r7
  401f68:	bc80      	pop	{r7}
  401f6a:	4770      	bx	lr
  401f6c:	400e0400 	.word	0x400e0400

00401f70 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  401f70:	b480      	push	{r7}
  401f72:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  401f74:	4b03      	ldr	r3, [pc, #12]	; (401f84 <pmc_disable_pllbck+0x14>)
  401f76:	2200      	movs	r2, #0
  401f78:	62da      	str	r2, [r3, #44]	; 0x2c
}
  401f7a:	bf00      	nop
  401f7c:	46bd      	mov	sp, r7
  401f7e:	bc80      	pop	{r7}
  401f80:	4770      	bx	lr
  401f82:	bf00      	nop
  401f84:	400e0400 	.word	0x400e0400

00401f88 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  401f88:	b480      	push	{r7}
  401f8a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  401f8c:	4b03      	ldr	r3, [pc, #12]	; (401f9c <pmc_is_locked_pllbck+0x14>)
  401f8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401f90:	f003 0304 	and.w	r3, r3, #4
}
  401f94:	4618      	mov	r0, r3
  401f96:	46bd      	mov	sp, r7
  401f98:	bc80      	pop	{r7}
  401f9a:	4770      	bx	lr
  401f9c:	400e0400 	.word	0x400e0400

00401fa0 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401fa0:	b480      	push	{r7}
  401fa2:	b083      	sub	sp, #12
  401fa4:	af00      	add	r7, sp, #0
  401fa6:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  401fa8:	687b      	ldr	r3, [r7, #4]
  401faa:	2b22      	cmp	r3, #34	; 0x22
  401fac:	d901      	bls.n	401fb2 <pmc_enable_periph_clk+0x12>
		return 1;
  401fae:	2301      	movs	r3, #1
  401fb0:	e02f      	b.n	402012 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  401fb2:	687b      	ldr	r3, [r7, #4]
  401fb4:	2b1f      	cmp	r3, #31
  401fb6:	d813      	bhi.n	401fe0 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401fb8:	4b18      	ldr	r3, [pc, #96]	; (40201c <pmc_enable_periph_clk+0x7c>)
  401fba:	699a      	ldr	r2, [r3, #24]
  401fbc:	2101      	movs	r1, #1
  401fbe:	687b      	ldr	r3, [r7, #4]
  401fc0:	fa01 f303 	lsl.w	r3, r1, r3
  401fc4:	401a      	ands	r2, r3
  401fc6:	2101      	movs	r1, #1
  401fc8:	687b      	ldr	r3, [r7, #4]
  401fca:	fa01 f303 	lsl.w	r3, r1, r3
  401fce:	429a      	cmp	r2, r3
  401fd0:	d01e      	beq.n	402010 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  401fd2:	4a12      	ldr	r2, [pc, #72]	; (40201c <pmc_enable_periph_clk+0x7c>)
  401fd4:	2101      	movs	r1, #1
  401fd6:	687b      	ldr	r3, [r7, #4]
  401fd8:	fa01 f303 	lsl.w	r3, r1, r3
  401fdc:	6113      	str	r3, [r2, #16]
  401fde:	e017      	b.n	402010 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401fe0:	687b      	ldr	r3, [r7, #4]
  401fe2:	3b20      	subs	r3, #32
  401fe4:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401fe6:	4b0d      	ldr	r3, [pc, #52]	; (40201c <pmc_enable_periph_clk+0x7c>)
  401fe8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401fec:	2101      	movs	r1, #1
  401fee:	687b      	ldr	r3, [r7, #4]
  401ff0:	fa01 f303 	lsl.w	r3, r1, r3
  401ff4:	401a      	ands	r2, r3
  401ff6:	2101      	movs	r1, #1
  401ff8:	687b      	ldr	r3, [r7, #4]
  401ffa:	fa01 f303 	lsl.w	r3, r1, r3
  401ffe:	429a      	cmp	r2, r3
  402000:	d006      	beq.n	402010 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  402002:	4a06      	ldr	r2, [pc, #24]	; (40201c <pmc_enable_periph_clk+0x7c>)
  402004:	2101      	movs	r1, #1
  402006:	687b      	ldr	r3, [r7, #4]
  402008:	fa01 f303 	lsl.w	r3, r1, r3
  40200c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402010:	2300      	movs	r3, #0
}
  402012:	4618      	mov	r0, r3
  402014:	370c      	adds	r7, #12
  402016:	46bd      	mov	sp, r7
  402018:	bc80      	pop	{r7}
  40201a:	4770      	bx	lr
  40201c:	400e0400 	.word	0x400e0400

00402020 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  402020:	b480      	push	{r7}
  402022:	b083      	sub	sp, #12
  402024:	af00      	add	r7, sp, #0
  402026:	4603      	mov	r3, r0
  402028:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40202a:	4908      	ldr	r1, [pc, #32]	; (40204c <NVIC_EnableIRQ+0x2c>)
  40202c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402030:	095b      	lsrs	r3, r3, #5
  402032:	79fa      	ldrb	r2, [r7, #7]
  402034:	f002 021f 	and.w	r2, r2, #31
  402038:	2001      	movs	r0, #1
  40203a:	fa00 f202 	lsl.w	r2, r0, r2
  40203e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402042:	bf00      	nop
  402044:	370c      	adds	r7, #12
  402046:	46bd      	mov	sp, r7
  402048:	bc80      	pop	{r7}
  40204a:	4770      	bx	lr
  40204c:	e000e100 	.word	0xe000e100

00402050 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  402050:	b580      	push	{r7, lr}
  402052:	b082      	sub	sp, #8
  402054:	af00      	add	r7, sp, #0
  402056:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  402058:	6878      	ldr	r0, [r7, #4]
  40205a:	4b03      	ldr	r3, [pc, #12]	; (402068 <sysclk_enable_peripheral_clock+0x18>)
  40205c:	4798      	blx	r3
}
  40205e:	bf00      	nop
  402060:	3708      	adds	r7, #8
  402062:	46bd      	mov	sp, r7
  402064:	bd80      	pop	{r7, pc}
  402066:	bf00      	nop
  402068:	00401fa1 	.word	0x00401fa1

0040206c <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  40206c:	b580      	push	{r7, lr}
  40206e:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  402070:	200b      	movs	r0, #11
  402072:	4b03      	ldr	r3, [pc, #12]	; (402080 <ioport_init+0x14>)
  402074:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  402076:	200c      	movs	r0, #12
  402078:	4b01      	ldr	r3, [pc, #4]	; (402080 <ioport_init+0x14>)
  40207a:	4798      	blx	r3
	arch_ioport_init();
}
  40207c:	bf00      	nop
  40207e:	bd80      	pop	{r7, pc}
  402080:	00402051 	.word	0x00402051

00402084 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
  402084:	b590      	push	{r4, r7, lr}
  402086:	b083      	sub	sp, #12
  402088:	af02      	add	r7, sp, #8
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40208a:	4b3e      	ldr	r3, [pc, #248]	; (402184 <board_init+0x100>)
  40208c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402090:	605a      	str	r2, [r3, #4]

	/* Init IO Port service to enable configuring pins */
	ioport_init();
  402092:	4b3d      	ldr	r3, [pc, #244]	; (402188 <board_init+0x104>)
  402094:	4798      	blx	r3

	/* Configure UART0 pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  402096:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  40209a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40209e:	483b      	ldr	r0, [pc, #236]	; (40218c <board_init+0x108>)
  4020a0:	4b3b      	ldr	r3, [pc, #236]	; (402190 <board_init+0x10c>)
  4020a2:	4798      	blx	r3

	/* Configure UART1 pins */
	gpio_configure_group(PINS_UART1_PIO, PINS_UART1, PINS_UART1_FLAGS);
  4020a4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4020a8:	210c      	movs	r1, #12
  4020aa:	483a      	ldr	r0, [pc, #232]	; (402194 <board_init+0x110>)
  4020ac:	4b38      	ldr	r3, [pc, #224]	; (402190 <board_init+0x10c>)
  4020ae:	4798      	blx	r3

	/* Configure USART0 pins */
	gpio_configure_group(PINS_USART0_PIO, PINS_USART0, PINS_USART0_FLAGS);
  4020b0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4020b4:	2160      	movs	r1, #96	; 0x60
  4020b6:	4835      	ldr	r0, [pc, #212]	; (40218c <board_init+0x108>)
  4020b8:	4b35      	ldr	r3, [pc, #212]	; (402190 <board_init+0x10c>)
  4020ba:	4798      	blx	r3

	/* Configure USART1 pins */
	gpio_configure_group(PINS_USART1_PIO, PINS_USART1, PINS_USART1_FLAGS);
  4020bc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4020c0:	f44f 01c0 	mov.w	r1, #6291456	; 0x600000
  4020c4:	4831      	ldr	r0, [pc, #196]	; (40218c <board_init+0x108>)
  4020c6:	4b32      	ldr	r3, [pc, #200]	; (402190 <board_init+0x10c>)
  4020c8:	4798      	blx	r3

	#if defined(BOARD_NIRA91)
		/* Configure TWI0 Pins (Pressure sensors) */
		gpio_configure_group(PINS_TWI0_PIO, PINS_TWI0, PINS_TWI0_FLAGS);
  4020ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4020ce:	2118      	movs	r1, #24
  4020d0:	482e      	ldr	r0, [pc, #184]	; (40218c <board_init+0x108>)
  4020d2:	4b2f      	ldr	r3, [pc, #188]	; (402190 <board_init+0x10c>)
  4020d4:	4798      	blx	r3

		/* Enable PIO Clocks (GPIO I/P and Ext Int) */
		pmc_enable_periph_clk(ID_PIOA);
  4020d6:	200b      	movs	r0, #11
  4020d8:	4b2f      	ldr	r3, [pc, #188]	; (402198 <board_init+0x114>)
  4020da:	4798      	blx	r3
		pmc_enable_periph_clk(ID_PIOB);
  4020dc:	200c      	movs	r0, #12
  4020de:	4b2e      	ldr	r3, [pc, #184]	; (402198 <board_init+0x114>)
  4020e0:	4798      	blx	r3

		/* Configure Solenoid Pins */
		gpio_configure_pin(PIN_INAVALVE1_IDX, (PIO_OUTPUT_0 | PIO_DEFAULT));
  4020e2:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4020e6:	200d      	movs	r0, #13
  4020e8:	4b2c      	ldr	r3, [pc, #176]	; (40219c <board_init+0x118>)
  4020ea:	4798      	blx	r3
		gpio_configure_pin(PIN_INAVALVE2_IDX, (PIO_OUTPUT_0 | PIO_DEFAULT));
  4020ec:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4020f0:	200e      	movs	r0, #14
  4020f2:	4b2a      	ldr	r3, [pc, #168]	; (40219c <board_init+0x118>)
  4020f4:	4798      	blx	r3

		/* Configure Air Pump SSRly */
		gpio_configure_pin(PIN_AIR_PUMP_IDX, (PIO_OUTPUT_0 | PIO_DEFAULT));
  4020f6:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4020fa:	2018      	movs	r0, #24
  4020fc:	4b27      	ldr	r3, [pc, #156]	; (40219c <board_init+0x118>)
  4020fe:	4798      	blx	r3

		/* Configure LED Pins */
		gpio_configure_pin(PIN_DEBUGLED_IDX, (PIO_OUTPUT_0 | PIO_DEFAULT));
  402100:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  402104:	2010      	movs	r0, #16
  402106:	4b25      	ldr	r3, [pc, #148]	; (40219c <board_init+0x118>)
  402108:	4798      	blx	r3

		/* Configure SW Pins */
		gpio_configure_pin(PIN_SW_PRESS_UP_IDX, (PIO_INPUT | PIO_OPENDRAIN | PIO_DEBOUNCE));
  40210a:	4925      	ldr	r1, [pc, #148]	; (4021a0 <board_init+0x11c>)
  40210c:	2020      	movs	r0, #32
  40210e:	4b23      	ldr	r3, [pc, #140]	; (40219c <board_init+0x118>)
  402110:	4798      	blx	r3
		gpio_configure_pin(PIN_SW_PRESS_DN_IDX, (PIO_INPUT | PIO_OPENDRAIN | PIO_DEBOUNCE));
  402112:	4923      	ldr	r1, [pc, #140]	; (4021a0 <board_init+0x11c>)
  402114:	2021      	movs	r0, #33	; 0x21
  402116:	4b21      	ldr	r3, [pc, #132]	; (40219c <board_init+0x118>)
  402118:	4798      	blx	r3
		gpio_configure_pin(PIN_SW_DURATION_UP_IDX, (PIO_INPUT | PIO_OPENDRAIN | PIO_DEBOUNCE));
  40211a:	4921      	ldr	r1, [pc, #132]	; (4021a0 <board_init+0x11c>)
  40211c:	2022      	movs	r0, #34	; 0x22
  40211e:	4b1f      	ldr	r3, [pc, #124]	; (40219c <board_init+0x118>)
  402120:	4798      	blx	r3
		gpio_configure_pin(PIN_SW_DURATION_DN_IDX, (PIO_INPUT | PIO_OPENDRAIN | PIO_DEBOUNCE));
  402122:	491f      	ldr	r1, [pc, #124]	; (4021a0 <board_init+0x11c>)
  402124:	2023      	movs	r0, #35	; 0x23
  402126:	4b1d      	ldr	r3, [pc, #116]	; (40219c <board_init+0x118>)
  402128:	4798      	blx	r3
		gpio_configure_pin(PIN_SW_DELAY_UP_IDX, (PIO_INPUT | PIO_OPENDRAIN | PIO_DEBOUNCE));
  40212a:	491d      	ldr	r1, [pc, #116]	; (4021a0 <board_init+0x11c>)
  40212c:	2013      	movs	r0, #19
  40212e:	4b1b      	ldr	r3, [pc, #108]	; (40219c <board_init+0x118>)
  402130:	4798      	blx	r3
		#ifndef BOARD_NIRA91
			/* Delay down pin cannot be utilized as input as this pin is short with DISP UART RX (Schematic mistake) */
			gpio_configure_pin(PIN_SW_DELAY_DN_IDX, (PIO_INPUT | PIO_OPENDRAIN | PIO_DEBOUNCE));
		#endif
		gpio_configure_pin(PIN_SW_SOS_IDX, PIO_INPUT);
  402132:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402136:	2014      	movs	r0, #20
  402138:	4b18      	ldr	r3, [pc, #96]	; (40219c <board_init+0x118>)
  40213a:	4798      	blx	r3
		/*	
		 *Set debounce filter slow clock divider for PIOA and PIOB.
		 *Calling this function with mask value 0 will not disable the already enabled debounce filters.  
		 *Debounce value set for 100ms. (10Hz Filter)
		 */ 
		pio_set_debounce_filter(PIOA, 0, 10);
  40213c:	220a      	movs	r2, #10
  40213e:	2100      	movs	r1, #0
  402140:	4812      	ldr	r0, [pc, #72]	; (40218c <board_init+0x108>)
  402142:	4b18      	ldr	r3, [pc, #96]	; (4021a4 <board_init+0x120>)
  402144:	4798      	blx	r3
		pio_set_debounce_filter(PIOB, 0, 10);
  402146:	220a      	movs	r2, #10
  402148:	2100      	movs	r1, #0
  40214a:	4812      	ldr	r0, [pc, #72]	; (402194 <board_init+0x110>)
  40214c:	4b15      	ldr	r3, [pc, #84]	; (4021a4 <board_init+0x120>)
  40214e:	4798      	blx	r3

		/* Initialize PIOs interrupt handlers (see PIO definition in board.h). */
		pio_handler_set(PIN_SW_SOS_PIO, PIN_SW_SOS_PIO_ID, PIN_SW_SOS_MASK, (PIO_OPENDRAIN | PIO_DEBOUNCE | PIO_IT_LOW_LEVEL), SosIntHandler);
  402150:	4b15      	ldr	r3, [pc, #84]	; (4021a8 <board_init+0x124>)
  402152:	9300      	str	r3, [sp, #0]
  402154:	231c      	movs	r3, #28
  402156:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  40215a:	210b      	movs	r1, #11
  40215c:	480b      	ldr	r0, [pc, #44]	; (40218c <board_init+0x108>)
  40215e:	4c13      	ldr	r4, [pc, #76]	; (4021ac <board_init+0x128>)
  402160:	47a0      	blx	r4
		
		/* Enable PIO controller IRQs. */
		NVIC_EnableIRQ((IRQn_Type) PIN_SW_SOS_PIO_ID);
  402162:	200b      	movs	r0, #11
  402164:	4b12      	ldr	r3, [pc, #72]	; (4021b0 <board_init+0x12c>)
  402166:	4798      	blx	r3

		/* PIO configuration for Buttons. */
		pio_handler_set_priority(PIN_SW_SOS_PIO, (IRQn_Type) PIN_SW_SOS_PIO_ID, 0);
  402168:	2200      	movs	r2, #0
  40216a:	210b      	movs	r1, #11
  40216c:	4807      	ldr	r0, [pc, #28]	; (40218c <board_init+0x108>)
  40216e:	4b11      	ldr	r3, [pc, #68]	; (4021b4 <board_init+0x130>)
  402170:	4798      	blx	r3
		
		/* Enable PIO line interrupts. */
		pio_enable_interrupt(PIN_SW_SOS_PIO, PIN_SW_SOS_MASK);
  402172:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  402176:	4805      	ldr	r0, [pc, #20]	; (40218c <board_init+0x108>)
  402178:	4b0f      	ldr	r3, [pc, #60]	; (4021b8 <board_init+0x134>)
  40217a:	4798      	blx	r3
	#endif
}
  40217c:	bf00      	nop
  40217e:	3704      	adds	r7, #4
  402180:	46bd      	mov	sp, r7
  402182:	bd90      	pop	{r4, r7, pc}
  402184:	400e1450 	.word	0x400e1450
  402188:	0040206d 	.word	0x0040206d
  40218c:	400e0e00 	.word	0x400e0e00
  402190:	00401c05 	.word	0x00401c05
  402194:	400e1000 	.word	0x400e1000
  402198:	00401fa1 	.word	0x00401fa1
  40219c:	00401a55 	.word	0x00401a55
  4021a0:	2800000c 	.word	0x2800000c
  4021a4:	004016c5 	.word	0x004016c5
  4021a8:	0040286d 	.word	0x0040286d
  4021ac:	00400b1d 	.word	0x00400b1d
  4021b0:	00402021 	.word	0x00402021
  4021b4:	00400bed 	.word	0x00400bed
  4021b8:	0040195d 	.word	0x0040195d

004021bc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4021bc:	b580      	push	{r7, lr}
  4021be:	b084      	sub	sp, #16
  4021c0:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  4021c2:	4b27      	ldr	r3, [pc, #156]	; (402260 <Reset_Handler+0xa4>)
  4021c4:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  4021c6:	4b27      	ldr	r3, [pc, #156]	; (402264 <Reset_Handler+0xa8>)
  4021c8:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  4021ca:	68fa      	ldr	r2, [r7, #12]
  4021cc:	68bb      	ldr	r3, [r7, #8]
  4021ce:	429a      	cmp	r2, r3
  4021d0:	d90d      	bls.n	4021ee <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  4021d2:	e007      	b.n	4021e4 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  4021d4:	68bb      	ldr	r3, [r7, #8]
  4021d6:	1d1a      	adds	r2, r3, #4
  4021d8:	60ba      	str	r2, [r7, #8]
  4021da:	68fa      	ldr	r2, [r7, #12]
  4021dc:	1d11      	adds	r1, r2, #4
  4021de:	60f9      	str	r1, [r7, #12]
  4021e0:	6812      	ldr	r2, [r2, #0]
  4021e2:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  4021e4:	68bb      	ldr	r3, [r7, #8]
  4021e6:	4a20      	ldr	r2, [pc, #128]	; (402268 <Reset_Handler+0xac>)
  4021e8:	4293      	cmp	r3, r2
  4021ea:	d3f3      	bcc.n	4021d4 <Reset_Handler+0x18>
  4021ec:	e020      	b.n	402230 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  4021ee:	68fa      	ldr	r2, [r7, #12]
  4021f0:	68bb      	ldr	r3, [r7, #8]
  4021f2:	429a      	cmp	r2, r3
  4021f4:	d21c      	bcs.n	402230 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4021f6:	4a1c      	ldr	r2, [pc, #112]	; (402268 <Reset_Handler+0xac>)
  4021f8:	4b1a      	ldr	r3, [pc, #104]	; (402264 <Reset_Handler+0xa8>)
  4021fa:	1ad3      	subs	r3, r2, r3
  4021fc:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4021fe:	68fa      	ldr	r2, [r7, #12]
  402200:	687b      	ldr	r3, [r7, #4]
  402202:	4413      	add	r3, r2
  402204:	3b04      	subs	r3, #4
  402206:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  402208:	68ba      	ldr	r2, [r7, #8]
  40220a:	687b      	ldr	r3, [r7, #4]
  40220c:	4413      	add	r3, r2
  40220e:	3b04      	subs	r3, #4
  402210:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  402212:	e00a      	b.n	40222a <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  402214:	68bb      	ldr	r3, [r7, #8]
  402216:	1f1a      	subs	r2, r3, #4
  402218:	60ba      	str	r2, [r7, #8]
  40221a:	68fa      	ldr	r2, [r7, #12]
  40221c:	1f11      	subs	r1, r2, #4
  40221e:	60f9      	str	r1, [r7, #12]
  402220:	6812      	ldr	r2, [r2, #0]
  402222:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  402224:	687b      	ldr	r3, [r7, #4]
  402226:	3b04      	subs	r3, #4
  402228:	607b      	str	r3, [r7, #4]
  40222a:	687b      	ldr	r3, [r7, #4]
  40222c:	2b00      	cmp	r3, #0
  40222e:	d1f1      	bne.n	402214 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402230:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  402232:	4b0e      	ldr	r3, [pc, #56]	; (40226c <Reset_Handler+0xb0>)
  402234:	60bb      	str	r3, [r7, #8]
  402236:	e004      	b.n	402242 <Reset_Handler+0x86>
		*pDest++ = 0;
  402238:	68bb      	ldr	r3, [r7, #8]
  40223a:	1d1a      	adds	r2, r3, #4
  40223c:	60ba      	str	r2, [r7, #8]
  40223e:	2200      	movs	r2, #0
  402240:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  402242:	68bb      	ldr	r3, [r7, #8]
  402244:	4a0a      	ldr	r2, [pc, #40]	; (402270 <Reset_Handler+0xb4>)
  402246:	4293      	cmp	r3, r2
  402248:	d3f6      	bcc.n	402238 <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  40224a:	4b0a      	ldr	r3, [pc, #40]	; (402274 <Reset_Handler+0xb8>)
  40224c:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  40224e:	4a0a      	ldr	r2, [pc, #40]	; (402278 <Reset_Handler+0xbc>)
  402250:	68fb      	ldr	r3, [r7, #12]
  402252:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  402254:	4b09      	ldr	r3, [pc, #36]	; (40227c <Reset_Handler+0xc0>)
  402256:	4798      	blx	r3

	/* Branch to main function */
	main();
  402258:	4b09      	ldr	r3, [pc, #36]	; (402280 <Reset_Handler+0xc4>)
  40225a:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  40225c:	e7fe      	b.n	40225c <Reset_Handler+0xa0>
  40225e:	bf00      	nop
  402260:	00405304 	.word	0x00405304
  402264:	20000000 	.word	0x20000000
  402268:	2000085c 	.word	0x2000085c
  40226c:	2000085c 	.word	0x2000085c
  402270:	20000e30 	.word	0x20000e30
  402274:	00400000 	.word	0x00400000
  402278:	e000ed00 	.word	0xe000ed00
  40227c:	0040423d 	.word	0x0040423d
  402280:	004026d5 	.word	0x004026d5

00402284 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402284:	b480      	push	{r7}
  402286:	af00      	add	r7, sp, #0
	while (1) {
	}
  402288:	e7fe      	b.n	402288 <Dummy_Handler+0x4>
  40228a:	bf00      	nop

0040228c <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  40228c:	b480      	push	{r7}
  40228e:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  402290:	4b5d      	ldr	r3, [pc, #372]	; (402408 <SystemCoreClockUpdate+0x17c>)
  402292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402294:	f003 0303 	and.w	r3, r3, #3
  402298:	2b03      	cmp	r3, #3
  40229a:	f200 8096 	bhi.w	4023ca <SystemCoreClockUpdate+0x13e>
  40229e:	a201      	add	r2, pc, #4	; (adr r2, 4022a4 <SystemCoreClockUpdate+0x18>)
  4022a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4022a4:	004022b5 	.word	0x004022b5
  4022a8:	004022d5 	.word	0x004022d5
  4022ac:	0040231f 	.word	0x0040231f
  4022b0:	0040231f 	.word	0x0040231f
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4022b4:	4b55      	ldr	r3, [pc, #340]	; (40240c <SystemCoreClockUpdate+0x180>)
  4022b6:	695b      	ldr	r3, [r3, #20]
  4022b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4022bc:	2b00      	cmp	r3, #0
  4022be:	d004      	beq.n	4022ca <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4022c0:	4b53      	ldr	r3, [pc, #332]	; (402410 <SystemCoreClockUpdate+0x184>)
  4022c2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4022c6:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  4022c8:	e080      	b.n	4023cc <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4022ca:	4b51      	ldr	r3, [pc, #324]	; (402410 <SystemCoreClockUpdate+0x184>)
  4022cc:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4022d0:	601a      	str	r2, [r3, #0]
			}
		break;
  4022d2:	e07b      	b.n	4023cc <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4022d4:	4b4c      	ldr	r3, [pc, #304]	; (402408 <SystemCoreClockUpdate+0x17c>)
  4022d6:	6a1b      	ldr	r3, [r3, #32]
  4022d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4022dc:	2b00      	cmp	r3, #0
  4022de:	d003      	beq.n	4022e8 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4022e0:	4b4b      	ldr	r3, [pc, #300]	; (402410 <SystemCoreClockUpdate+0x184>)
  4022e2:	4a4c      	ldr	r2, [pc, #304]	; (402414 <SystemCoreClockUpdate+0x188>)
  4022e4:	601a      	str	r2, [r3, #0]
			
			default:
			break;
			}
		}
		break;
  4022e6:	e071      	b.n	4023cc <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
			SystemCoreClock = CHIP_FREQ_XTAL;
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4022e8:	4b49      	ldr	r3, [pc, #292]	; (402410 <SystemCoreClockUpdate+0x184>)
  4022ea:	4a4b      	ldr	r2, [pc, #300]	; (402418 <SystemCoreClockUpdate+0x18c>)
  4022ec:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4022ee:	4b46      	ldr	r3, [pc, #280]	; (402408 <SystemCoreClockUpdate+0x17c>)
  4022f0:	6a1b      	ldr	r3, [r3, #32]
  4022f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4022f6:	2b10      	cmp	r3, #16
  4022f8:	d008      	beq.n	40230c <SystemCoreClockUpdate+0x80>
  4022fa:	2b20      	cmp	r3, #32
  4022fc:	d00a      	beq.n	402314 <SystemCoreClockUpdate+0x88>
  4022fe:	2b00      	cmp	r3, #0
  402300:	d000      	beq.n	402304 <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  402302:	e00b      	b.n	40231c <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402304:	4b42      	ldr	r3, [pc, #264]	; (402410 <SystemCoreClockUpdate+0x184>)
  402306:	4a44      	ldr	r2, [pc, #272]	; (402418 <SystemCoreClockUpdate+0x18c>)
  402308:	601a      	str	r2, [r3, #0]
			break;
  40230a:	e007      	b.n	40231c <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40230c:	4b40      	ldr	r3, [pc, #256]	; (402410 <SystemCoreClockUpdate+0x184>)
  40230e:	4a43      	ldr	r2, [pc, #268]	; (40241c <SystemCoreClockUpdate+0x190>)
  402310:	601a      	str	r2, [r3, #0]
			break;
  402312:	e003      	b.n	40231c <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402314:	4b3e      	ldr	r3, [pc, #248]	; (402410 <SystemCoreClockUpdate+0x184>)
  402316:	4a3f      	ldr	r2, [pc, #252]	; (402414 <SystemCoreClockUpdate+0x188>)
  402318:	601a      	str	r2, [r3, #0]
			break;
  40231a:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  40231c:	e056      	b.n	4023cc <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40231e:	4b3a      	ldr	r3, [pc, #232]	; (402408 <SystemCoreClockUpdate+0x17c>)
  402320:	6a1b      	ldr	r3, [r3, #32]
  402322:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402326:	2b00      	cmp	r3, #0
  402328:	d003      	beq.n	402332 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40232a:	4b39      	ldr	r3, [pc, #228]	; (402410 <SystemCoreClockUpdate+0x184>)
  40232c:	4a39      	ldr	r2, [pc, #228]	; (402414 <SystemCoreClockUpdate+0x188>)
  40232e:	601a      	str	r2, [r3, #0]
  402330:	e019      	b.n	402366 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402332:	4b37      	ldr	r3, [pc, #220]	; (402410 <SystemCoreClockUpdate+0x184>)
  402334:	4a38      	ldr	r2, [pc, #224]	; (402418 <SystemCoreClockUpdate+0x18c>)
  402336:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402338:	4b33      	ldr	r3, [pc, #204]	; (402408 <SystemCoreClockUpdate+0x17c>)
  40233a:	6a1b      	ldr	r3, [r3, #32]
  40233c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402340:	2b10      	cmp	r3, #16
  402342:	d008      	beq.n	402356 <SystemCoreClockUpdate+0xca>
  402344:	2b20      	cmp	r3, #32
  402346:	d00a      	beq.n	40235e <SystemCoreClockUpdate+0xd2>
  402348:	2b00      	cmp	r3, #0
  40234a:	d000      	beq.n	40234e <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  40234c:	e00b      	b.n	402366 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40234e:	4b30      	ldr	r3, [pc, #192]	; (402410 <SystemCoreClockUpdate+0x184>)
  402350:	4a31      	ldr	r2, [pc, #196]	; (402418 <SystemCoreClockUpdate+0x18c>)
  402352:	601a      	str	r2, [r3, #0]
					break;
  402354:	e007      	b.n	402366 <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402356:	4b2e      	ldr	r3, [pc, #184]	; (402410 <SystemCoreClockUpdate+0x184>)
  402358:	4a30      	ldr	r2, [pc, #192]	; (40241c <SystemCoreClockUpdate+0x190>)
  40235a:	601a      	str	r2, [r3, #0]
					break;
  40235c:	e003      	b.n	402366 <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40235e:	4b2c      	ldr	r3, [pc, #176]	; (402410 <SystemCoreClockUpdate+0x184>)
  402360:	4a2c      	ldr	r2, [pc, #176]	; (402414 <SystemCoreClockUpdate+0x188>)
  402362:	601a      	str	r2, [r3, #0]
					break;
  402364:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  402366:	4b28      	ldr	r3, [pc, #160]	; (402408 <SystemCoreClockUpdate+0x17c>)
  402368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40236a:	f003 0303 	and.w	r3, r3, #3
  40236e:	2b02      	cmp	r3, #2
  402370:	d115      	bne.n	40239e <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402372:	4b25      	ldr	r3, [pc, #148]	; (402408 <SystemCoreClockUpdate+0x17c>)
  402374:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402376:	4b2a      	ldr	r3, [pc, #168]	; (402420 <SystemCoreClockUpdate+0x194>)
  402378:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  40237a:	0c1b      	lsrs	r3, r3, #16
  40237c:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40237e:	4a24      	ldr	r2, [pc, #144]	; (402410 <SystemCoreClockUpdate+0x184>)
  402380:	6812      	ldr	r2, [r2, #0]
  402382:	fb02 f303 	mul.w	r3, r2, r3
  402386:	4a22      	ldr	r2, [pc, #136]	; (402410 <SystemCoreClockUpdate+0x184>)
  402388:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40238a:	4b1f      	ldr	r3, [pc, #124]	; (402408 <SystemCoreClockUpdate+0x17c>)
  40238c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  40238e:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402390:	4a1f      	ldr	r2, [pc, #124]	; (402410 <SystemCoreClockUpdate+0x184>)
  402392:	6812      	ldr	r2, [r2, #0]
  402394:	fbb2 f3f3 	udiv	r3, r2, r3
  402398:	4a1d      	ldr	r2, [pc, #116]	; (402410 <SystemCoreClockUpdate+0x184>)
  40239a:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  40239c:	e016      	b.n	4023cc <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40239e:	4b1a      	ldr	r3, [pc, #104]	; (402408 <SystemCoreClockUpdate+0x17c>)
  4023a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4023a2:	4b1f      	ldr	r3, [pc, #124]	; (402420 <SystemCoreClockUpdate+0x194>)
  4023a4:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  4023a6:	0c1b      	lsrs	r3, r3, #16
  4023a8:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4023aa:	4a19      	ldr	r2, [pc, #100]	; (402410 <SystemCoreClockUpdate+0x184>)
  4023ac:	6812      	ldr	r2, [r2, #0]
  4023ae:	fb02 f303 	mul.w	r3, r2, r3
  4023b2:	4a17      	ldr	r2, [pc, #92]	; (402410 <SystemCoreClockUpdate+0x184>)
  4023b4:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4023b6:	4b14      	ldr	r3, [pc, #80]	; (402408 <SystemCoreClockUpdate+0x17c>)
  4023b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  4023ba:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4023bc:	4a14      	ldr	r2, [pc, #80]	; (402410 <SystemCoreClockUpdate+0x184>)
  4023be:	6812      	ldr	r2, [r2, #0]
  4023c0:	fbb2 f3f3 	udiv	r3, r2, r3
  4023c4:	4a12      	ldr	r2, [pc, #72]	; (402410 <SystemCoreClockUpdate+0x184>)
  4023c6:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  4023c8:	e000      	b.n	4023cc <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  4023ca:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4023cc:	4b0e      	ldr	r3, [pc, #56]	; (402408 <SystemCoreClockUpdate+0x17c>)
  4023ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4023d0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4023d4:	2b70      	cmp	r3, #112	; 0x70
  4023d6:	d108      	bne.n	4023ea <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  4023d8:	4b0d      	ldr	r3, [pc, #52]	; (402410 <SystemCoreClockUpdate+0x184>)
  4023da:	681b      	ldr	r3, [r3, #0]
  4023dc:	4a11      	ldr	r2, [pc, #68]	; (402424 <SystemCoreClockUpdate+0x198>)
  4023de:	fba2 2303 	umull	r2, r3, r2, r3
  4023e2:	085b      	lsrs	r3, r3, #1
  4023e4:	4a0a      	ldr	r2, [pc, #40]	; (402410 <SystemCoreClockUpdate+0x184>)
  4023e6:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  4023e8:	e00a      	b.n	402400 <SystemCoreClockUpdate+0x174>

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4023ea:	4b07      	ldr	r3, [pc, #28]	; (402408 <SystemCoreClockUpdate+0x17c>)
  4023ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4023ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4023f2:	091b      	lsrs	r3, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4023f4:	4a06      	ldr	r2, [pc, #24]	; (402410 <SystemCoreClockUpdate+0x184>)
  4023f6:	6812      	ldr	r2, [r2, #0]
  4023f8:	fa22 f303 	lsr.w	r3, r2, r3
  4023fc:	4a04      	ldr	r2, [pc, #16]	; (402410 <SystemCoreClockUpdate+0x184>)
  4023fe:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  402400:	bf00      	nop
  402402:	46bd      	mov	sp, r7
  402404:	bc80      	pop	{r7}
  402406:	4770      	bx	lr
  402408:	400e0400 	.word	0x400e0400
  40240c:	400e1410 	.word	0x400e1410
  402410:	2000000c 	.word	0x2000000c
  402414:	00b71b00 	.word	0x00b71b00
  402418:	003d0900 	.word	0x003d0900
  40241c:	007a1200 	.word	0x007a1200
  402420:	07ff0000 	.word	0x07ff0000
  402424:	aaaaaaab 	.word	0xaaaaaaab

00402428 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  402428:	b480      	push	{r7}
  40242a:	b083      	sub	sp, #12
  40242c:	af00      	add	r7, sp, #0
  40242e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  402430:	687b      	ldr	r3, [r7, #4]
  402432:	4a18      	ldr	r2, [pc, #96]	; (402494 <system_init_flash+0x6c>)
  402434:	4293      	cmp	r3, r2
  402436:	d804      	bhi.n	402442 <system_init_flash+0x1a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402438:	4b17      	ldr	r3, [pc, #92]	; (402498 <system_init_flash+0x70>)
  40243a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40243e:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402440:	e023      	b.n	40248a <system_init_flash+0x62>
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  402442:	687b      	ldr	r3, [r7, #4]
  402444:	4a15      	ldr	r2, [pc, #84]	; (40249c <system_init_flash+0x74>)
  402446:	4293      	cmp	r3, r2
  402448:	d803      	bhi.n	402452 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40244a:	4b13      	ldr	r3, [pc, #76]	; (402498 <system_init_flash+0x70>)
  40244c:	4a14      	ldr	r2, [pc, #80]	; (4024a0 <system_init_flash+0x78>)
  40244e:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402450:	e01b      	b.n	40248a <system_init_flash+0x62>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402452:	687b      	ldr	r3, [r7, #4]
  402454:	4a13      	ldr	r2, [pc, #76]	; (4024a4 <system_init_flash+0x7c>)
  402456:	4293      	cmp	r3, r2
  402458:	d803      	bhi.n	402462 <system_init_flash+0x3a>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40245a:	4b0f      	ldr	r3, [pc, #60]	; (402498 <system_init_flash+0x70>)
  40245c:	4a12      	ldr	r2, [pc, #72]	; (4024a8 <system_init_flash+0x80>)
  40245e:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402460:	e013      	b.n	40248a <system_init_flash+0x62>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  402462:	687b      	ldr	r3, [r7, #4]
  402464:	4a11      	ldr	r2, [pc, #68]	; (4024ac <system_init_flash+0x84>)
  402466:	4293      	cmp	r3, r2
  402468:	d803      	bhi.n	402472 <system_init_flash+0x4a>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40246a:	4b0b      	ldr	r3, [pc, #44]	; (402498 <system_init_flash+0x70>)
  40246c:	4a10      	ldr	r2, [pc, #64]	; (4024b0 <system_init_flash+0x88>)
  40246e:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402470:	e00b      	b.n	40248a <system_init_flash+0x62>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402472:	687b      	ldr	r3, [r7, #4]
  402474:	4a0f      	ldr	r2, [pc, #60]	; (4024b4 <system_init_flash+0x8c>)
  402476:	4293      	cmp	r3, r2
  402478:	d804      	bhi.n	402484 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40247a:	4b07      	ldr	r3, [pc, #28]	; (402498 <system_init_flash+0x70>)
  40247c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402480:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402482:	e002      	b.n	40248a <system_init_flash+0x62>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402484:	4b04      	ldr	r3, [pc, #16]	; (402498 <system_init_flash+0x70>)
  402486:	4a0c      	ldr	r2, [pc, #48]	; (4024b8 <system_init_flash+0x90>)
  402488:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  40248a:	bf00      	nop
  40248c:	370c      	adds	r7, #12
  40248e:	46bd      	mov	sp, r7
  402490:	bc80      	pop	{r7}
  402492:	4770      	bx	lr
  402494:	01312cff 	.word	0x01312cff
  402498:	400e0a00 	.word	0x400e0a00
  40249c:	026259ff 	.word	0x026259ff
  4024a0:	04000100 	.word	0x04000100
  4024a4:	039386ff 	.word	0x039386ff
  4024a8:	04000200 	.word	0x04000200
  4024ac:	04c4b3ff 	.word	0x04c4b3ff
  4024b0:	04000300 	.word	0x04000300
  4024b4:	05f5e0ff 	.word	0x05f5e0ff
  4024b8:	04000500 	.word	0x04000500

004024bc <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4024bc:	b480      	push	{r7}
  4024be:	b085      	sub	sp, #20
  4024c0:	af00      	add	r7, sp, #0
  4024c2:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4024c4:	4b10      	ldr	r3, [pc, #64]	; (402508 <_sbrk+0x4c>)
  4024c6:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4024c8:	4b10      	ldr	r3, [pc, #64]	; (40250c <_sbrk+0x50>)
  4024ca:	681b      	ldr	r3, [r3, #0]
  4024cc:	2b00      	cmp	r3, #0
  4024ce:	d102      	bne.n	4024d6 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4024d0:	4b0e      	ldr	r3, [pc, #56]	; (40250c <_sbrk+0x50>)
  4024d2:	4a0f      	ldr	r2, [pc, #60]	; (402510 <_sbrk+0x54>)
  4024d4:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4024d6:	4b0d      	ldr	r3, [pc, #52]	; (40250c <_sbrk+0x50>)
  4024d8:	681b      	ldr	r3, [r3, #0]
  4024da:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4024dc:	68ba      	ldr	r2, [r7, #8]
  4024de:	687b      	ldr	r3, [r7, #4]
  4024e0:	441a      	add	r2, r3
  4024e2:	68fb      	ldr	r3, [r7, #12]
  4024e4:	429a      	cmp	r2, r3
  4024e6:	dd02      	ble.n	4024ee <_sbrk+0x32>
		return (caddr_t) -1;	
  4024e8:	f04f 33ff 	mov.w	r3, #4294967295
  4024ec:	e006      	b.n	4024fc <_sbrk+0x40>
	}

	heap += incr;
  4024ee:	4b07      	ldr	r3, [pc, #28]	; (40250c <_sbrk+0x50>)
  4024f0:	681a      	ldr	r2, [r3, #0]
  4024f2:	687b      	ldr	r3, [r7, #4]
  4024f4:	4413      	add	r3, r2
  4024f6:	4a05      	ldr	r2, [pc, #20]	; (40250c <_sbrk+0x50>)
  4024f8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4024fa:	68bb      	ldr	r3, [r7, #8]
}
  4024fc:	4618      	mov	r0, r3
  4024fe:	3714      	adds	r7, #20
  402500:	46bd      	mov	sp, r7
  402502:	bc80      	pop	{r7}
  402504:	4770      	bx	lr
  402506:	bf00      	nop
  402508:	20027ffc 	.word	0x20027ffc
  40250c:	20000a8c 	.word	0x20000a8c
  402510:	20003e30 	.word	0x20003e30

00402514 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  402514:	b480      	push	{r7}
  402516:	b083      	sub	sp, #12
  402518:	af00      	add	r7, sp, #0
  40251a:	6078      	str	r0, [r7, #4]
	return -1;
  40251c:	f04f 33ff 	mov.w	r3, #4294967295
}
  402520:	4618      	mov	r0, r3
  402522:	370c      	adds	r7, #12
  402524:	46bd      	mov	sp, r7
  402526:	bc80      	pop	{r7}
  402528:	4770      	bx	lr
  40252a:	bf00      	nop

0040252c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  40252c:	b480      	push	{r7}
  40252e:	b083      	sub	sp, #12
  402530:	af00      	add	r7, sp, #0
  402532:	6078      	str	r0, [r7, #4]
  402534:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  402536:	683b      	ldr	r3, [r7, #0]
  402538:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40253c:	605a      	str	r2, [r3, #4]

	return 0;
  40253e:	2300      	movs	r3, #0
}
  402540:	4618      	mov	r0, r3
  402542:	370c      	adds	r7, #12
  402544:	46bd      	mov	sp, r7
  402546:	bc80      	pop	{r7}
  402548:	4770      	bx	lr
  40254a:	bf00      	nop

0040254c <_lseek>:
{
	return 1;
}

extern int _lseek(int file, int ptr, int dir)
{
  40254c:	b480      	push	{r7}
  40254e:	b085      	sub	sp, #20
  402550:	af00      	add	r7, sp, #0
  402552:	60f8      	str	r0, [r7, #12]
  402554:	60b9      	str	r1, [r7, #8]
  402556:	607a      	str	r2, [r7, #4]
	return 0;
  402558:	2300      	movs	r3, #0
}
  40255a:	4618      	mov	r0, r3
  40255c:	3714      	adds	r7, #20
  40255e:	46bd      	mov	sp, r7
  402560:	bc80      	pop	{r7}
  402562:	4770      	bx	lr

00402564 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  402564:	b480      	push	{r7}
  402566:	b083      	sub	sp, #12
  402568:	af00      	add	r7, sp, #0
  40256a:	4603      	mov	r3, r0
  40256c:	6039      	str	r1, [r7, #0]
  40256e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402570:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402574:	2b00      	cmp	r3, #0
  402576:	da0b      	bge.n	402590 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402578:	490d      	ldr	r1, [pc, #52]	; (4025b0 <NVIC_SetPriority+0x4c>)
  40257a:	79fb      	ldrb	r3, [r7, #7]
  40257c:	f003 030f 	and.w	r3, r3, #15
  402580:	3b04      	subs	r3, #4
  402582:	683a      	ldr	r2, [r7, #0]
  402584:	b2d2      	uxtb	r2, r2
  402586:	0112      	lsls	r2, r2, #4
  402588:	b2d2      	uxtb	r2, r2
  40258a:	440b      	add	r3, r1
  40258c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  40258e:	e009      	b.n	4025a4 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  402590:	4908      	ldr	r1, [pc, #32]	; (4025b4 <NVIC_SetPriority+0x50>)
  402592:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402596:	683a      	ldr	r2, [r7, #0]
  402598:	b2d2      	uxtb	r2, r2
  40259a:	0112      	lsls	r2, r2, #4
  40259c:	b2d2      	uxtb	r2, r2
  40259e:	440b      	add	r3, r1
  4025a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4025a4:	bf00      	nop
  4025a6:	370c      	adds	r7, #12
  4025a8:	46bd      	mov	sp, r7
  4025aa:	bc80      	pop	{r7}
  4025ac:	4770      	bx	lr
  4025ae:	bf00      	nop
  4025b0:	e000ed00 	.word	0xe000ed00
  4025b4:	e000e100 	.word	0xe000e100

004025b8 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  4025b8:	b580      	push	{r7, lr}
  4025ba:	b082      	sub	sp, #8
  4025bc:	af00      	add	r7, sp, #0
  4025be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
  4025c0:	687b      	ldr	r3, [r7, #4]
  4025c2:	3b01      	subs	r3, #1
  4025c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  4025c8:	d301      	bcc.n	4025ce <SysTick_Config+0x16>
  4025ca:	2301      	movs	r3, #1
  4025cc:	e00f      	b.n	4025ee <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  4025ce:	4a0a      	ldr	r2, [pc, #40]	; (4025f8 <SysTick_Config+0x40>)
  4025d0:	687b      	ldr	r3, [r7, #4]
  4025d2:	3b01      	subs	r3, #1
  4025d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  4025d6:	210f      	movs	r1, #15
  4025d8:	f04f 30ff 	mov.w	r0, #4294967295
  4025dc:	4b07      	ldr	r3, [pc, #28]	; (4025fc <SysTick_Config+0x44>)
  4025de:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  4025e0:	4b05      	ldr	r3, [pc, #20]	; (4025f8 <SysTick_Config+0x40>)
  4025e2:	2200      	movs	r2, #0
  4025e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  4025e6:	4b04      	ldr	r3, [pc, #16]	; (4025f8 <SysTick_Config+0x40>)
  4025e8:	2207      	movs	r2, #7
  4025ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
  4025ec:	2300      	movs	r3, #0
}
  4025ee:	4618      	mov	r0, r3
  4025f0:	3708      	adds	r7, #8
  4025f2:	46bd      	mov	sp, r7
  4025f4:	bd80      	pop	{r7, pc}
  4025f6:	bf00      	nop
  4025f8:	e000e010 	.word	0xe000e010
  4025fc:	00402565 	.word	0x00402565

00402600 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  402600:	b480      	push	{r7}
  402602:	b083      	sub	sp, #12
  402604:	af00      	add	r7, sp, #0
  402606:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402608:	687b      	ldr	r3, [r7, #4]
  40260a:	2b07      	cmp	r3, #7
  40260c:	d825      	bhi.n	40265a <osc_get_rate+0x5a>
  40260e:	a201      	add	r2, pc, #4	; (adr r2, 402614 <osc_get_rate+0x14>)
  402610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402614:	00402635 	.word	0x00402635
  402618:	0040263b 	.word	0x0040263b
  40261c:	00402641 	.word	0x00402641
  402620:	00402647 	.word	0x00402647
  402624:	0040264b 	.word	0x0040264b
  402628:	0040264f 	.word	0x0040264f
  40262c:	00402653 	.word	0x00402653
  402630:	00402657 	.word	0x00402657
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  402634:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402638:	e010      	b.n	40265c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40263a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40263e:	e00d      	b.n	40265c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  402640:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402644:	e00a      	b.n	40265c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  402646:	4b08      	ldr	r3, [pc, #32]	; (402668 <osc_get_rate+0x68>)
  402648:	e008      	b.n	40265c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40264a:	4b08      	ldr	r3, [pc, #32]	; (40266c <osc_get_rate+0x6c>)
  40264c:	e006      	b.n	40265c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40264e:	4b08      	ldr	r3, [pc, #32]	; (402670 <osc_get_rate+0x70>)
  402650:	e004      	b.n	40265c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  402652:	4b07      	ldr	r3, [pc, #28]	; (402670 <osc_get_rate+0x70>)
  402654:	e002      	b.n	40265c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  402656:	4b06      	ldr	r3, [pc, #24]	; (402670 <osc_get_rate+0x70>)
  402658:	e000      	b.n	40265c <osc_get_rate+0x5c>
	}

	return 0;
  40265a:	2300      	movs	r3, #0
}
  40265c:	4618      	mov	r0, r3
  40265e:	370c      	adds	r7, #12
  402660:	46bd      	mov	sp, r7
  402662:	bc80      	pop	{r7}
  402664:	4770      	bx	lr
  402666:	bf00      	nop
  402668:	003d0900 	.word	0x003d0900
  40266c:	007a1200 	.word	0x007a1200
  402670:	00b71b00 	.word	0x00b71b00

00402674 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  402674:	b580      	push	{r7, lr}
  402676:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  402678:	2006      	movs	r0, #6
  40267a:	4b04      	ldr	r3, [pc, #16]	; (40268c <sysclk_get_main_hz+0x18>)
  40267c:	4798      	blx	r3
  40267e:	4602      	mov	r2, r0
  402680:	4613      	mov	r3, r2
  402682:	009b      	lsls	r3, r3, #2
  402684:	4413      	add	r3, r2
  402686:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  402688:	4618      	mov	r0, r3
  40268a:	bd80      	pop	{r7, pc}
  40268c:	00402601 	.word	0x00402601

00402690 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  402690:	b580      	push	{r7, lr}
  402692:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402694:	4b02      	ldr	r3, [pc, #8]	; (4026a0 <sysclk_get_cpu_hz+0x10>)
  402696:	4798      	blx	r3
  402698:	4603      	mov	r3, r0
  40269a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40269c:	4618      	mov	r0, r3
  40269e:	bd80      	pop	{r7, pc}
  4026a0:	00402675 	.word	0x00402675

004026a4 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4026a4:	b580      	push	{r7, lr}
  4026a6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4026a8:	4b02      	ldr	r3, [pc, #8]	; (4026b4 <sysclk_get_peripheral_hz+0x10>)
  4026aa:	4798      	blx	r3
  4026ac:	4603      	mov	r3, r0
  4026ae:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4026b0:	4618      	mov	r0, r3
  4026b2:	bd80      	pop	{r7, pc}
  4026b4:	00402675 	.word	0x00402675

004026b8 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4026b8:	b580      	push	{r7, lr}
  4026ba:	b082      	sub	sp, #8
  4026bc:	af00      	add	r7, sp, #0
  4026be:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4026c0:	6878      	ldr	r0, [r7, #4]
  4026c2:	4b03      	ldr	r3, [pc, #12]	; (4026d0 <sysclk_enable_peripheral_clock+0x18>)
  4026c4:	4798      	blx	r3
}
  4026c6:	bf00      	nop
  4026c8:	3708      	adds	r7, #8
  4026ca:	46bd      	mov	sp, r7
  4026cc:	bd80      	pop	{r7, pc}
  4026ce:	bf00      	nop
  4026d0:	00401fa1 	.word	0x00401fa1

004026d4 <main>:
#endif
uint32_t holdDur = DEFAULT_DURATION, delayParam = DEFAULT_DELAY; 
float resPVal = 0;

int main (void)
{
  4026d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
  4026d8:	b084      	sub	sp, #16
  4026da:	af00      	add	r7, sp, #0
	uint16_t temp = 0;
  4026dc:	2300      	movs	r3, #0
  4026de:	81fb      	strh	r3, [r7, #14]
	uint32_t tempCount = 0;
  4026e0:	2300      	movs	r3, #0
  4026e2:	60bb      	str	r3, [r7, #8]
	float p1Val = 0, p2Val = 0;
  4026e4:	f04f 0300 	mov.w	r3, #0
  4026e8:	607b      	str	r3, [r7, #4]
  4026ea:	f04f 0300 	mov.w	r3, #0
  4026ee:	603b      	str	r3, [r7, #0]
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
  4026f0:	4b40      	ldr	r3, [pc, #256]	; (4027f4 <main+0x120>)
  4026f2:	4798      	blx	r3
	/* Initialize all peripherals */
	board_init();
  4026f4:	4b40      	ldr	r3, [pc, #256]	; (4027f8 <main+0x124>)
  4026f6:	4798      	blx	r3
	delay_init(sysclk_get_cpu_hz());
	
	SetValveState(s1OpenS2Open);
  4026f8:	2003      	movs	r0, #3
  4026fa:	4b40      	ldr	r3, [pc, #256]	; (4027fc <main+0x128>)
  4026fc:	4798      	blx	r3
	gpio_set_pin_low(PIN_AIR_PUMP_IDX);
  4026fe:	2018      	movs	r0, #24
  402700:	4b3f      	ldr	r3, [pc, #252]	; (402800 <main+0x12c>)
  402702:	4798      	blx	r3
	delay_ms(500);
  402704:	4b3f      	ldr	r3, [pc, #252]	; (402804 <main+0x130>)
  402706:	4798      	blx	r3
  402708:	4603      	mov	r3, r0
  40270a:	4618      	mov	r0, r3
  40270c:	f04f 0100 	mov.w	r1, #0
  402710:	4602      	mov	r2, r0
  402712:	460b      	mov	r3, r1
  402714:	ea4f 0b83 	mov.w	fp, r3, lsl #2
  402718:	ea4b 7b92 	orr.w	fp, fp, r2, lsr #30
  40271c:	ea4f 0a82 	mov.w	sl, r2, lsl #2
  402720:	4652      	mov	r2, sl
  402722:	465b      	mov	r3, fp
  402724:	015d      	lsls	r5, r3, #5
  402726:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
  40272a:	0154      	lsls	r4, r2, #5
  40272c:	1aa4      	subs	r4, r4, r2
  40272e:	eb65 0503 	sbc.w	r5, r5, r3
  402732:	1824      	adds	r4, r4, r0
  402734:	eb45 0501 	adc.w	r5, r5, r1
  402738:	ea4f 0985 	mov.w	r9, r5, lsl #2
  40273c:	ea49 7994 	orr.w	r9, r9, r4, lsr #30
  402740:	ea4f 0884 	mov.w	r8, r4, lsl #2
  402744:	4644      	mov	r4, r8
  402746:	464d      	mov	r5, r9
  402748:	4621      	mov	r1, r4
  40274a:	462a      	mov	r2, r5
  40274c:	f243 63af 	movw	r3, #13999	; 0x36af
  402750:	f04f 0400 	mov.w	r4, #0
  402754:	eb11 0803 	adds.w	r8, r1, r3
  402758:	eb42 0904 	adc.w	r9, r2, r4
  40275c:	4640      	mov	r0, r8
  40275e:	4649      	mov	r1, r9
  402760:	4c29      	ldr	r4, [pc, #164]	; (402808 <main+0x134>)
  402762:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402766:	f04f 0300 	mov.w	r3, #0
  40276a:	47a0      	blx	r4
  40276c:	4603      	mov	r3, r0
  40276e:	460c      	mov	r4, r1
  402770:	4618      	mov	r0, r3
  402772:	4b26      	ldr	r3, [pc, #152]	; (40280c <main+0x138>)
  402774:	4798      	blx	r3

	InitPeripherals();
  402776:	4b26      	ldr	r3, [pc, #152]	; (402810 <main+0x13c>)
  402778:	4798      	blx	r3
			p2Val = ((float)temp/16383.0f)*PSEN2_MAXP;
		}
	#endif

	/* Init. variables */  
	memset(&sen1Data, 0, sizeof(struct senData));
  40277a:	22cd      	movs	r2, #205	; 0xcd
  40277c:	2100      	movs	r1, #0
  40277e:	4825      	ldr	r0, [pc, #148]	; (402814 <main+0x140>)
  402780:	4b25      	ldr	r3, [pc, #148]	; (402818 <main+0x144>)
  402782:	4798      	blx	r3
	memset(&sen2Data, 0, sizeof(struct senData));
  402784:	22cd      	movs	r2, #205	; 0xcd
  402786:	2100      	movs	r1, #0
  402788:	4824      	ldr	r0, [pc, #144]	; (40281c <main+0x148>)
  40278a:	4b23      	ldr	r3, [pc, #140]	; (402818 <main+0x144>)
  40278c:	4798      	blx	r3
	memset(&trigBuff, 0, sizeof(struct cBuff_t));
  40278e:	22ca      	movs	r2, #202	; 0xca
  402790:	2100      	movs	r1, #0
  402792:	4823      	ldr	r0, [pc, #140]	; (402820 <main+0x14c>)
  402794:	4b20      	ldr	r3, [pc, #128]	; (402818 <main+0x144>)
  402796:	4798      	blx	r3
	sen1State.state = q0;
  402798:	4b22      	ldr	r3, [pc, #136]	; (402824 <main+0x150>)
  40279a:	2200      	movs	r2, #0
  40279c:	701a      	strb	r2, [r3, #0]
	sen1State.sum = 0;
  40279e:	4b21      	ldr	r3, [pc, #132]	; (402824 <main+0x150>)
  4027a0:	2200      	movs	r2, #0
  4027a2:	705a      	strb	r2, [r3, #1]
	sen1State.ctr = 0;
  4027a4:	4b1f      	ldr	r3, [pc, #124]	; (402824 <main+0x150>)
  4027a6:	2200      	movs	r2, #0
  4027a8:	709a      	strb	r2, [r3, #2]
	sen2State.state = q0;
  4027aa:	4b1f      	ldr	r3, [pc, #124]	; (402828 <main+0x154>)
  4027ac:	2200      	movs	r2, #0
  4027ae:	701a      	strb	r2, [r3, #0]
	sen2State.sum = 0;
  4027b0:	4b1d      	ldr	r3, [pc, #116]	; (402828 <main+0x154>)
  4027b2:	2200      	movs	r2, #0
  4027b4:	705a      	strb	r2, [r3, #1]
	sen2State.ctr = 0;
  4027b6:	4b1c      	ldr	r3, [pc, #112]	; (402828 <main+0x154>)
  4027b8:	2200      	movs	r2, #0
  4027ba:	709a      	strb	r2, [r3, #2]
		//ManageResP();
		
		/* Emergency switch action already defined in ISR */
		
		/* Call frequently to update next pointer in PDC */
		SenPdcManageBuff();
  4027bc:	4b1b      	ldr	r3, [pc, #108]	; (40282c <main+0x158>)
  4027be:	4798      	blx	r3

		/* Poll switches */
		PollSwitches();
  4027c0:	4b1b      	ldr	r3, [pc, #108]	; (402830 <main+0x15c>)
  4027c2:	4798      	blx	r3

		/* Collect sensor 1 data and run trigger calculation */
		if(SenGetRxBytes(1)>5)
  4027c4:	2001      	movs	r0, #1
  4027c6:	4b1b      	ldr	r3, [pc, #108]	; (402834 <main+0x160>)
  4027c8:	4798      	blx	r3
  4027ca:	4603      	mov	r3, r0
  4027cc:	2b05      	cmp	r3, #5
  4027ce:	d902      	bls.n	4027d6 <main+0x102>
		{
			SenProcessData(1);
  4027d0:	2001      	movs	r0, #1
  4027d2:	4b19      	ldr	r3, [pc, #100]	; (402838 <main+0x164>)
  4027d4:	4798      	blx	r3
		}

		/* Collect sensor 2 data */
		if(SenGetRxBytes(2)>5)
  4027d6:	2002      	movs	r0, #2
  4027d8:	4b16      	ldr	r3, [pc, #88]	; (402834 <main+0x160>)
  4027da:	4798      	blx	r3
  4027dc:	4603      	mov	r3, r0
  4027de:	2b05      	cmp	r3, #5
  4027e0:	d902      	bls.n	4027e8 <main+0x114>
		{
			SenProcessData(2);
  4027e2:	2002      	movs	r0, #2
  4027e4:	4b14      	ldr	r3, [pc, #80]	; (402838 <main+0x164>)
  4027e6:	4798      	blx	r3
		}

		/* Activate valves */
		ActivateValves();
  4027e8:	4b14      	ldr	r3, [pc, #80]	; (40283c <main+0x168>)
  4027ea:	4798      	blx	r3

		/* Send data collected from sensors to display */
		SendDispData();
  4027ec:	4b14      	ldr	r3, [pc, #80]	; (402840 <main+0x16c>)
  4027ee:	4798      	blx	r3

		/* Clear WDT */
	}
  4027f0:	e7e4      	b.n	4027bc <main+0xe8>
  4027f2:	bf00      	nop
  4027f4:	00401551 	.word	0x00401551
  4027f8:	00402085 	.word	0x00402085
  4027fc:	00402fa1 	.word	0x00402fa1
  402800:	00401a25 	.word	0x00401a25
  402804:	00402691 	.word	0x00402691
  402808:	00403f25 	.word	0x00403f25
  40280c:	20000001 	.word	0x20000001
  402810:	004028a5 	.word	0x004028a5
  402814:	20000bdc 	.word	0x20000bdc
  402818:	0040428d 	.word	0x0040428d
  40281c:	20000b0c 	.word	0x20000b0c
  402820:	20000d44 	.word	0x20000d44
  402824:	20000e20 	.word	0x20000e20
  402828:	20000e18 	.word	0x20000e18
  40282c:	004006ad 	.word	0x004006ad
  402830:	00403af9 	.word	0x00403af9
  402834:	0040077d 	.word	0x0040077d
  402838:	004029d9 	.word	0x004029d9
  40283c:	00402e9d 	.word	0x00402e9d
  402840:	00403011 	.word	0x00403011

00402844 <SysTick_Handler>:
 *
 *  Process System Tick Event.
 *  Increment the ul_ms_ticks counter.
 */
void SysTick_Handler(void)
{
  402844:	b480      	push	{r7}
  402846:	af00      	add	r7, sp, #0
	tickCount++;
  402848:	4b06      	ldr	r3, [pc, #24]	; (402864 <SysTick_Handler+0x20>)
  40284a:	681b      	ldr	r3, [r3, #0]
  40284c:	3301      	adds	r3, #1
  40284e:	4a05      	ldr	r2, [pc, #20]	; (402864 <SysTick_Handler+0x20>)
  402850:	6013      	str	r3, [r2, #0]
	cycleTime++;
  402852:	4b05      	ldr	r3, [pc, #20]	; (402868 <SysTick_Handler+0x24>)
  402854:	681b      	ldr	r3, [r3, #0]
  402856:	3301      	adds	r3, #1
  402858:	4a03      	ldr	r2, [pc, #12]	; (402868 <SysTick_Handler+0x24>)
  40285a:	6013      	str	r3, [r2, #0]
	#if defined(CYCLE_AVG_DISP_EN)
		dispTick++;
	#endif
}
  40285c:	bf00      	nop
  40285e:	46bd      	mov	sp, r7
  402860:	bc80      	pop	{r7}
  402862:	4770      	bx	lr
  402864:	20000aac 	.word	0x20000aac
  402868:	20000aa4 	.word	0x20000aa4

0040286c <SosIntHandler>:
 *  Open all valves and turn off the compressor.
 *  Hang up in infinite loop until next reset.
 */

void SosIntHandler(uint32_t ul_id, uint32_t ul_mask)
{
  40286c:	b580      	push	{r7, lr}
  40286e:	b082      	sub	sp, #8
  402870:	af00      	add	r7, sp, #0
  402872:	6078      	str	r0, [r7, #4]
  402874:	6039      	str	r1, [r7, #0]
	if (PIN_SW_SOS_PIO_ID != ul_id || PIN_SW_SOS_MASK != ul_mask)
  402876:	687b      	ldr	r3, [r7, #4]
  402878:	2b0b      	cmp	r3, #11
  40287a:	d10a      	bne.n	402892 <SosIntHandler+0x26>
  40287c:	683b      	ldr	r3, [r7, #0]
  40287e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  402882:	d106      	bne.n	402892 <SosIntHandler+0x26>
		return;

	SetValveState(s1OpenS2Open);
  402884:	2003      	movs	r0, #3
  402886:	4b05      	ldr	r3, [pc, #20]	; (40289c <SosIntHandler+0x30>)
  402888:	4798      	blx	r3
	gpio_set_pin_low(PIN_AIR_PUMP_IDX);
  40288a:	2018      	movs	r0, #24
  40288c:	4b04      	ldr	r3, [pc, #16]	; (4028a0 <SosIntHandler+0x34>)
  40288e:	4798      	blx	r3

	while(1);
  402890:	e7fe      	b.n	402890 <SosIntHandler+0x24>
 */

void SosIntHandler(uint32_t ul_id, uint32_t ul_mask)
{
	if (PIN_SW_SOS_PIO_ID != ul_id || PIN_SW_SOS_MASK != ul_mask)
		return;
  402892:	bf00      	nop

	SetValveState(s1OpenS2Open);
	gpio_set_pin_low(PIN_AIR_PUMP_IDX);

	while(1);
}
  402894:	3708      	adds	r7, #8
  402896:	46bd      	mov	sp, r7
  402898:	bd80      	pop	{r7, pc}
  40289a:	bf00      	nop
  40289c:	00402fa1 	.word	0x00402fa1
  4028a0:	00401a25 	.word	0x00401a25

004028a4 <InitPeripherals>:

void InitPeripherals(void)
{
  4028a4:	b580      	push	{r7, lr}
  4028a6:	af00      	add	r7, sp, #0

	/* Initialize Display UART */
	InitDispUart();
  4028a8:	4b04      	ldr	r3, [pc, #16]	; (4028bc <InitPeripherals+0x18>)
  4028aa:	4798      	blx	r3

	/* Initialize sensor USARTs */
	SenInitUsart();
  4028ac:	4b04      	ldr	r3, [pc, #16]	; (4028c0 <InitPeripherals+0x1c>)
  4028ae:	4798      	blx	r3

	/* Init TWI */
	InitTWI();
  4028b0:	4b04      	ldr	r3, [pc, #16]	; (4028c4 <InitPeripherals+0x20>)
  4028b2:	4798      	blx	r3

	/* Initialize Systick timer to generate interrupts every 10 ms */
	InitSystick();
  4028b4:	4b04      	ldr	r3, [pc, #16]	; (4028c8 <InitPeripherals+0x24>)
  4028b6:	4798      	blx	r3

	/* Enable WDT */

}
  4028b8:	bf00      	nop
  4028ba:	bd80      	pop	{r7, pc}
  4028bc:	00402955 	.word	0x00402955
  4028c0:	0040057d 	.word	0x0040057d
  4028c4:	004028cd 	.word	0x004028cd
  4028c8:	0040291d 	.word	0x0040291d

004028cc <InitTWI>:

void InitTWI(void)
{
  4028cc:	b580      	push	{r7, lr}
  4028ce:	b084      	sub	sp, #16
  4028d0:	af00      	add	r7, sp, #0
	twi_options_t twiSettings = {
		sysclk_get_peripheral_hz(),
  4028d2:	4b0c      	ldr	r3, [pc, #48]	; (402904 <InitTWI+0x38>)
  4028d4:	4798      	blx	r3
  4028d6:	4603      	mov	r3, r0

}

void InitTWI(void)
{
	twi_options_t twiSettings = {
  4028d8:	607b      	str	r3, [r7, #4]
  4028da:	4b0b      	ldr	r3, [pc, #44]	; (402908 <InitTWI+0x3c>)
  4028dc:	60bb      	str	r3, [r7, #8]
  4028de:	2300      	movs	r3, #0
  4028e0:	733b      	strb	r3, [r7, #12]
  4028e2:	2300      	movs	r3, #0
  4028e4:	737b      	strb	r3, [r7, #13]
		100000,
		0,
		0
	};
	/* Enable the peripheral clock in the PMC. */
	sysclk_enable_peripheral_clock(BOARD_TWI_ID);
  4028e6:	2013      	movs	r0, #19
  4028e8:	4b08      	ldr	r3, [pc, #32]	; (40290c <InitTWI+0x40>)
  4028ea:	4798      	blx	r3

	/* Enable TWI master mode */
	twi_enable_master_mode(BOARD_TWI);
  4028ec:	4808      	ldr	r0, [pc, #32]	; (402910 <InitTWI+0x44>)
  4028ee:	4b09      	ldr	r3, [pc, #36]	; (402914 <InitTWI+0x48>)
  4028f0:	4798      	blx	r3

	/* Initialize TWI peripheral */
	twi_master_init(BOARD_TWI, &twiSettings);
  4028f2:	1d3b      	adds	r3, r7, #4
  4028f4:	4619      	mov	r1, r3
  4028f6:	4806      	ldr	r0, [pc, #24]	; (402910 <InitTWI+0x44>)
  4028f8:	4b07      	ldr	r3, [pc, #28]	; (402918 <InitTWI+0x4c>)
  4028fa:	4798      	blx	r3
}
  4028fc:	bf00      	nop
  4028fe:	3710      	adds	r7, #16
  402900:	46bd      	mov	sp, r7
  402902:	bd80      	pop	{r7, pc}
  402904:	004026a5 	.word	0x004026a5
  402908:	000186a0 	.word	0x000186a0
  40290c:	004026b9 	.word	0x004026b9
  402910:	40018000 	.word	0x40018000
  402914:	00400c71 	.word	0x00400c71
  402918:	00400c95 	.word	0x00400c95

0040291c <InitSystick>:
/**
 *  Configure system tick to generate an interrupt every 10 ms.
 */

void InitSystick(void)
{
  40291c:	b580      	push	{r7, lr}
  40291e:	b082      	sub	sp, #8
  402920:	af00      	add	r7, sp, #0
	uint32_t ul_flag;
	ul_flag = SysTick_Config(sysclk_get_cpu_hz() / SYS_TICK_FREQ);
  402922:	4b09      	ldr	r3, [pc, #36]	; (402948 <InitSystick+0x2c>)
  402924:	4798      	blx	r3
  402926:	4602      	mov	r2, r0
  402928:	4b08      	ldr	r3, [pc, #32]	; (40294c <InitSystick+0x30>)
  40292a:	fba3 2302 	umull	r2, r3, r3, r2
  40292e:	099b      	lsrs	r3, r3, #6
  402930:	4618      	mov	r0, r3
  402932:	4b07      	ldr	r3, [pc, #28]	; (402950 <InitSystick+0x34>)
  402934:	4798      	blx	r3
  402936:	6078      	str	r0, [r7, #4]
	if (ul_flag) {
  402938:	687b      	ldr	r3, [r7, #4]
  40293a:	2b00      	cmp	r3, #0
  40293c:	d000      	beq.n	402940 <InitSystick+0x24>
		/* Systick configuration error */
		while (1) {
		}
  40293e:	e7fe      	b.n	40293e <InitSystick+0x22>
	}
}
  402940:	bf00      	nop
  402942:	3708      	adds	r7, #8
  402944:	46bd      	mov	sp, r7
  402946:	bd80      	pop	{r7, pc}
  402948:	00402691 	.word	0x00402691
  40294c:	10624dd3 	.word	0x10624dd3
  402950:	004025b9 	.word	0x004025b9

00402954 <InitDispUart>:

/**
 *  Configure display UART for output.
 */
void InitDispUart(void)
{
  402954:	b5b0      	push	{r4, r5, r7, lr}
  402956:	b086      	sub	sp, #24
  402958:	af00      	add	r7, sp, #0
		uart_disable_rx(DISP_UART);

		dispUartPdcBase = uart_get_pdc_base(DISP_UART);
		pdc_enable_transfer(dispUartPdcBase, PERIPH_PTCR_TXTEN);
	#elif defined(BOARD_NIRA91)
		const sam_usart_opt_t usart_console_settings = {
  40295a:	4b15      	ldr	r3, [pc, #84]	; (4029b0 <InitDispUart+0x5c>)
  40295c:	463c      	mov	r4, r7
  40295e:	461d      	mov	r5, r3
  402960:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  402962:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  402964:	e895 0003 	ldmia.w	r5, {r0, r1}
  402968:	e884 0003 	stmia.w	r4, {r0, r1}
			/* This field is only used in IrDA mode. */
			0
		};

		/* Enable the peripheral clock in the PMC. */
		sysclk_enable_peripheral_clock(DISP_USART_ID);
  40296c:	200f      	movs	r0, #15
  40296e:	4b11      	ldr	r3, [pc, #68]	; (4029b4 <InitDispUart+0x60>)
  402970:	4798      	blx	r3

		/* Configure USART in RS485 mode. */
		usart_init_rs232(DISP_USART, &usart_console_settings,
  402972:	4b11      	ldr	r3, [pc, #68]	; (4029b8 <InitDispUart+0x64>)
  402974:	4798      	blx	r3
  402976:	4602      	mov	r2, r0
  402978:	463b      	mov	r3, r7
  40297a:	4619      	mov	r1, r3
  40297c:	480f      	ldr	r0, [pc, #60]	; (4029bc <InitDispUart+0x68>)
  40297e:	4b10      	ldr	r3, [pc, #64]	; (4029c0 <InitDispUart+0x6c>)
  402980:	4798      	blx	r3
		sysclk_get_peripheral_hz());

		/* Enable TX function. */
		usart_disable_rx(DISP_USART);
  402982:	480e      	ldr	r0, [pc, #56]	; (4029bc <InitDispUart+0x68>)
  402984:	4b0f      	ldr	r3, [pc, #60]	; (4029c4 <InitDispUart+0x70>)
  402986:	4798      	blx	r3
		usart_enable_tx(DISP_USART);
  402988:	480c      	ldr	r0, [pc, #48]	; (4029bc <InitDispUart+0x68>)
  40298a:	4b0f      	ldr	r3, [pc, #60]	; (4029c8 <InitDispUart+0x74>)
  40298c:	4798      	blx	r3

		/* Get board USART PDC base address and enable receiver and transmitter. */
		dispUartPdcBase = usart_get_pdc_base(DISP_USART);
  40298e:	480b      	ldr	r0, [pc, #44]	; (4029bc <InitDispUart+0x68>)
  402990:	4b0e      	ldr	r3, [pc, #56]	; (4029cc <InitDispUart+0x78>)
  402992:	4798      	blx	r3
  402994:	4602      	mov	r2, r0
  402996:	4b0e      	ldr	r3, [pc, #56]	; (4029d0 <InitDispUart+0x7c>)
  402998:	601a      	str	r2, [r3, #0]
		pdc_enable_transfer(dispUartPdcBase, PERIPH_PTCR_TXTEN);
  40299a:	4b0d      	ldr	r3, [pc, #52]	; (4029d0 <InitDispUart+0x7c>)
  40299c:	681b      	ldr	r3, [r3, #0]
  40299e:	f44f 7180 	mov.w	r1, #256	; 0x100
  4029a2:	4618      	mov	r0, r3
  4029a4:	4b0b      	ldr	r3, [pc, #44]	; (4029d4 <InitDispUart+0x80>)
  4029a6:	4798      	blx	r3

	#endif

}
  4029a8:	bf00      	nop
  4029aa:	3718      	adds	r7, #24
  4029ac:	46bd      	mov	sp, r7
  4029ae:	bdb0      	pop	{r4, r5, r7, pc}
  4029b0:	004052b8 	.word	0x004052b8
  4029b4:	004026b9 	.word	0x004026b9
  4029b8:	004026a5 	.word	0x004026a5
  4029bc:	40028000 	.word	0x40028000
  4029c0:	0040101d 	.word	0x0040101d
  4029c4:	00401101 	.word	0x00401101
  4029c8:	004010a1 	.word	0x004010a1
  4029cc:	00401201 	.word	0x00401201
  4029d0:	20000e28 	.word	0x20000e28
  4029d4:	00401649 	.word	0x00401649

004029d8 <SenProcessData>:

void SenProcessData(uint8_t senNo)
{
  4029d8:	b580      	push	{r7, lr}
  4029da:	b084      	sub	sp, #16
  4029dc:	af00      	add	r7, sp, #0
  4029de:	4603      	mov	r3, r0
  4029e0:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	/* Process only 1 frame at a time i.e. 5B */
	for ( i = 0; i < 5; i++)
  4029e2:	2300      	movs	r3, #0
  4029e4:	73fb      	strb	r3, [r7, #15]
  4029e6:	e014      	b.n	402a12 <SenProcessData+0x3a>
	{
		if(SenGetRxBytes(senNo))
  4029e8:	79fb      	ldrb	r3, [r7, #7]
  4029ea:	4618      	mov	r0, r3
  4029ec:	4b0c      	ldr	r3, [pc, #48]	; (402a20 <SenProcessData+0x48>)
  4029ee:	4798      	blx	r3
  4029f0:	4603      	mov	r3, r0
  4029f2:	2b00      	cmp	r3, #0
  4029f4:	d00a      	beq.n	402a0c <SenProcessData+0x34>
		{
			SenParseFrame(senNo, SenGetByte(senNo));
  4029f6:	79fb      	ldrb	r3, [r7, #7]
  4029f8:	4618      	mov	r0, r3
  4029fa:	4b0a      	ldr	r3, [pc, #40]	; (402a24 <SenProcessData+0x4c>)
  4029fc:	4798      	blx	r3
  4029fe:	4603      	mov	r3, r0
  402a00:	461a      	mov	r2, r3
  402a02:	79fb      	ldrb	r3, [r7, #7]
  402a04:	4611      	mov	r1, r2
  402a06:	4618      	mov	r0, r3
  402a08:	4b07      	ldr	r3, [pc, #28]	; (402a28 <SenProcessData+0x50>)
  402a0a:	4798      	blx	r3

void SenProcessData(uint8_t senNo)
{
	uint8_t i;
	/* Process only 1 frame at a time i.e. 5B */
	for ( i = 0; i < 5; i++)
  402a0c:	7bfb      	ldrb	r3, [r7, #15]
  402a0e:	3301      	adds	r3, #1
  402a10:	73fb      	strb	r3, [r7, #15]
  402a12:	7bfb      	ldrb	r3, [r7, #15]
  402a14:	2b04      	cmp	r3, #4
  402a16:	d9e7      	bls.n	4029e8 <SenProcessData+0x10>
		if(SenGetRxBytes(senNo))
		{
			SenParseFrame(senNo, SenGetByte(senNo));
		}
	}
}
  402a18:	bf00      	nop
  402a1a:	3710      	adds	r7, #16
  402a1c:	46bd      	mov	sp, r7
  402a1e:	bd80      	pop	{r7, pc}
  402a20:	0040077d 	.word	0x0040077d
  402a24:	00400829 	.word	0x00400829
  402a28:	00402a2d 	.word	0x00402a2d

00402a2c <SenParseFrame>:

void SenParseFrame(uint8_t senNo, uint8_t data)
{
  402a2c:	b580      	push	{r7, lr}
  402a2e:	b082      	sub	sp, #8
  402a30:	af00      	add	r7, sp, #0
  402a32:	4603      	mov	r3, r0
  402a34:	460a      	mov	r2, r1
  402a36:	71fb      	strb	r3, [r7, #7]
  402a38:	4613      	mov	r3, r2
  402a3a:	71bb      	strb	r3, [r7, #6]
	if(senNo == 1)
  402a3c:	79fb      	ldrb	r3, [r7, #7]
  402a3e:	2b01      	cmp	r3, #1
  402a40:	f040 80e4 	bne.w	402c0c <SenParseFrame+0x1e0>
	{
		switch(sen1State.state)
  402a44:	4ba0      	ldr	r3, [pc, #640]	; (402cc8 <SenParseFrame+0x29c>)
  402a46:	781b      	ldrb	r3, [r3, #0]
  402a48:	2b05      	cmp	r3, #5
  402a4a:	f200 819c 	bhi.w	402d86 <SenParseFrame+0x35a>
  402a4e:	a201      	add	r2, pc, #4	; (adr r2, 402a54 <SenParseFrame+0x28>)
  402a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402a54:	00402a6d 	.word	0x00402a6d
  402a58:	00402a83 	.word	0x00402a83
  402a5c:	00402ab3 	.word	0x00402ab3
  402a60:	00402ad5 	.word	0x00402ad5
  402a64:	00402aff 	.word	0x00402aff
  402a68:	00402b6d 	.word	0x00402b6d
		{
			case q0:
				if(data==0x01)
  402a6c:	79bb      	ldrb	r3, [r7, #6]
  402a6e:	2b01      	cmp	r3, #1
  402a70:	f040 8182 	bne.w	402d78 <SenParseFrame+0x34c>
				{
					sen1State.state = q1;
  402a74:	4b94      	ldr	r3, [pc, #592]	; (402cc8 <SenParseFrame+0x29c>)
  402a76:	2201      	movs	r2, #1
  402a78:	701a      	strb	r2, [r3, #0]
					sen1State.sum = 0x01;
  402a7a:	4b93      	ldr	r3, [pc, #588]	; (402cc8 <SenParseFrame+0x29c>)
  402a7c:	2201      	movs	r2, #1
  402a7e:	705a      	strb	r2, [r3, #1]
				}
				break;
  402a80:	e17a      	b.n	402d78 <SenParseFrame+0x34c>
			case q1:
				if((data>127)&&BIT_IS_SET(data,0))
  402a82:	f997 3006 	ldrsb.w	r3, [r7, #6]
  402a86:	2b00      	cmp	r3, #0
  402a88:	da0f      	bge.n	402aaa <SenParseFrame+0x7e>
  402a8a:	79bb      	ldrb	r3, [r7, #6]
  402a8c:	f003 0301 	and.w	r3, r3, #1
  402a90:	2b00      	cmp	r3, #0
  402a92:	d00a      	beq.n	402aaa <SenParseFrame+0x7e>
				{
					sen1State.state = q2;
  402a94:	4b8c      	ldr	r3, [pc, #560]	; (402cc8 <SenParseFrame+0x29c>)
  402a96:	2202      	movs	r2, #2
  402a98:	701a      	strb	r2, [r3, #0]
					sen1State.sum += data;
  402a9a:	4b8b      	ldr	r3, [pc, #556]	; (402cc8 <SenParseFrame+0x29c>)
  402a9c:	785a      	ldrb	r2, [r3, #1]
  402a9e:	79bb      	ldrb	r3, [r7, #6]
  402aa0:	4413      	add	r3, r2
  402aa2:	b2da      	uxtb	r2, r3
  402aa4:	4b88      	ldr	r3, [pc, #544]	; (402cc8 <SenParseFrame+0x29c>)
  402aa6:	705a      	strb	r2, [r3, #1]
				}
				else
				{
					sen1State.state = q0;
				}
				break;
  402aa8:	e16d      	b.n	402d86 <SenParseFrame+0x35a>
					sen1State.state = q2;
					sen1State.sum += data;
				}
				else
				{
					sen1State.state = q0;
  402aaa:	4b87      	ldr	r3, [pc, #540]	; (402cc8 <SenParseFrame+0x29c>)
  402aac:	2200      	movs	r2, #0
  402aae:	701a      	strb	r2, [r3, #0]
				}
				break;
  402ab0:	e169      	b.n	402d86 <SenParseFrame+0x35a>
			case q2:
				//Pleath Reading
				sen1State.tempPleath = data;
  402ab2:	4a85      	ldr	r2, [pc, #532]	; (402cc8 <SenParseFrame+0x29c>)
  402ab4:	79bb      	ldrb	r3, [r7, #6]
  402ab6:	7113      	strb	r3, [r2, #4]
				sen1State.state = q3;
  402ab8:	4b83      	ldr	r3, [pc, #524]	; (402cc8 <SenParseFrame+0x29c>)
  402aba:	2203      	movs	r2, #3
  402abc:	701a      	strb	r2, [r3, #0]
				sen1State.sum += data;
  402abe:	4b82      	ldr	r3, [pc, #520]	; (402cc8 <SenParseFrame+0x29c>)
  402ac0:	785a      	ldrb	r2, [r3, #1]
  402ac2:	79bb      	ldrb	r3, [r7, #6]
  402ac4:	4413      	add	r3, r2
  402ac6:	b2da      	uxtb	r2, r3
  402ac8:	4b7f      	ldr	r3, [pc, #508]	; (402cc8 <SenParseFrame+0x29c>)
  402aca:	705a      	strb	r2, [r3, #1]
				sen1State.pIndex = 3;
  402acc:	4b7e      	ldr	r3, [pc, #504]	; (402cc8 <SenParseFrame+0x29c>)
  402ace:	2203      	movs	r2, #3
  402ad0:	70da      	strb	r2, [r3, #3]
				break;
  402ad2:	e158      	b.n	402d86 <SenParseFrame+0x35a>
			case q3:
				if(data<127)
  402ad4:	79bb      	ldrb	r3, [r7, #6]
  402ad6:	2b7e      	cmp	r3, #126	; 0x7e
  402ad8:	d80d      	bhi.n	402af6 <SenParseFrame+0xca>
				{
					//HRMSB
					//hrtRate = ((uint16_t)(data&0x03))<<8;
					sen1Data.hrMsb = data;
  402ada:	4a7c      	ldr	r2, [pc, #496]	; (402ccc <SenParseFrame+0x2a0>)
  402adc:	79bb      	ldrb	r3, [r7, #6]
  402ade:	7013      	strb	r3, [r2, #0]
					sen1State.state = q4;
  402ae0:	4b79      	ldr	r3, [pc, #484]	; (402cc8 <SenParseFrame+0x29c>)
  402ae2:	2204      	movs	r2, #4
  402ae4:	701a      	strb	r2, [r3, #0]
					sen1State.sum += data;
  402ae6:	4b78      	ldr	r3, [pc, #480]	; (402cc8 <SenParseFrame+0x29c>)
  402ae8:	785a      	ldrb	r2, [r3, #1]
  402aea:	79bb      	ldrb	r3, [r7, #6]
  402aec:	4413      	add	r3, r2
  402aee:	b2da      	uxtb	r2, r3
  402af0:	4b75      	ldr	r3, [pc, #468]	; (402cc8 <SenParseFrame+0x29c>)
  402af2:	705a      	strb	r2, [r3, #1]
				}
				else
				{
					sen1State.state = q0;
				}
				break;
  402af4:	e147      	b.n	402d86 <SenParseFrame+0x35a>
					sen1State.state = q4;
					sen1State.sum += data;
				}
				else
				{
					sen1State.state = q0;
  402af6:	4b74      	ldr	r3, [pc, #464]	; (402cc8 <SenParseFrame+0x29c>)
  402af8:	2200      	movs	r2, #0
  402afa:	701a      	strb	r2, [r3, #0]
				}
				break;
  402afc:	e143      	b.n	402d86 <SenParseFrame+0x35a>
			case q4:
				/* If Checksum matched */
				if(data==sen1State.sum)
  402afe:	4b72      	ldr	r3, [pc, #456]	; (402cc8 <SenParseFrame+0x29c>)
  402b00:	785b      	ldrb	r3, [r3, #1]
  402b02:	79ba      	ldrb	r2, [r7, #6]
  402b04:	429a      	cmp	r2, r3
  402b06:	d12d      	bne.n	402b64 <SenParseFrame+0x138>
				{
					/* Write data value to pleath circular buffer */
					CBuffWriteByte(&sen1Data.pleathBuff, sen1State.tempPleath);
  402b08:	4b6f      	ldr	r3, [pc, #444]	; (402cc8 <SenParseFrame+0x29c>)
  402b0a:	791b      	ldrb	r3, [r3, #4]
  402b0c:	4619      	mov	r1, r3
  402b0e:	4870      	ldr	r0, [pc, #448]	; (402cd0 <SenParseFrame+0x2a4>)
  402b10:	4b70      	ldr	r3, [pc, #448]	; (402cd4 <SenParseFrame+0x2a8>)
  402b12:	4798      	blx	r3
						{
							/* Write 0 to trigger circular buffer */
							CBuffWriteByte(&trigBuff, 0);
						}
					#else
						if(trigFound)
  402b14:	4b70      	ldr	r3, [pc, #448]	; (402cd8 <SenParseFrame+0x2ac>)
  402b16:	781b      	ldrb	r3, [r3, #0]
  402b18:	2b00      	cmp	r3, #0
  402b1a:	d009      	beq.n	402b30 <SenParseFrame+0x104>
						{
							GetTrigger(sen1State.tempPleath);
  402b1c:	4b6a      	ldr	r3, [pc, #424]	; (402cc8 <SenParseFrame+0x29c>)
  402b1e:	791b      	ldrb	r3, [r3, #4]
  402b20:	4618      	mov	r0, r3
  402b22:	4b6e      	ldr	r3, [pc, #440]	; (402cdc <SenParseFrame+0x2b0>)
  402b24:	4798      	blx	r3
							/* Write 0 to trigger circular buffer */
							CBuffWriteByte(&trigBuff, 0);
  402b26:	2100      	movs	r1, #0
  402b28:	486d      	ldr	r0, [pc, #436]	; (402ce0 <SenParseFrame+0x2b4>)
  402b2a:	4b6a      	ldr	r3, [pc, #424]	; (402cd4 <SenParseFrame+0x2a8>)
  402b2c:	4798      	blx	r3
  402b2e:	e012      	b.n	402b56 <SenParseFrame+0x12a>
						}
						else
						{
							if(GetTrigger(sen1State.tempPleath))
  402b30:	4b65      	ldr	r3, [pc, #404]	; (402cc8 <SenParseFrame+0x29c>)
  402b32:	791b      	ldrb	r3, [r3, #4]
  402b34:	4618      	mov	r0, r3
  402b36:	4b69      	ldr	r3, [pc, #420]	; (402cdc <SenParseFrame+0x2b0>)
  402b38:	4798      	blx	r3
  402b3a:	4603      	mov	r3, r0
  402b3c:	2b00      	cmp	r3, #0
  402b3e:	d006      	beq.n	402b4e <SenParseFrame+0x122>
							{
								/* Write data value to trigger circular buffer */
								CBuffWriteByte(&trigBuff, sen1State.tempPleath);
  402b40:	4b61      	ldr	r3, [pc, #388]	; (402cc8 <SenParseFrame+0x29c>)
  402b42:	791b      	ldrb	r3, [r3, #4]
  402b44:	4619      	mov	r1, r3
  402b46:	4866      	ldr	r0, [pc, #408]	; (402ce0 <SenParseFrame+0x2b4>)
  402b48:	4b62      	ldr	r3, [pc, #392]	; (402cd4 <SenParseFrame+0x2a8>)
  402b4a:	4798      	blx	r3
  402b4c:	e003      	b.n	402b56 <SenParseFrame+0x12a>
							}
							else
							{
								/* Write 0 to trigger circular buffer */
								CBuffWriteByte(&trigBuff, 0);
  402b4e:	2100      	movs	r1, #0
  402b50:	4863      	ldr	r0, [pc, #396]	; (402ce0 <SenParseFrame+0x2b4>)
  402b52:	4b60      	ldr	r3, [pc, #384]	; (402cd4 <SenParseFrame+0x2a8>)
  402b54:	4798      	blx	r3
							}
						}
					#endif
					
					sen1State.state = q5;
  402b56:	4b5c      	ldr	r3, [pc, #368]	; (402cc8 <SenParseFrame+0x29c>)
  402b58:	2205      	movs	r2, #5
  402b5a:	701a      	strb	r2, [r3, #0]
					sen1State.ctr = 0;
  402b5c:	4b5a      	ldr	r3, [pc, #360]	; (402cc8 <SenParseFrame+0x29c>)
  402b5e:	2200      	movs	r2, #0
  402b60:	709a      	strb	r2, [r3, #2]
				}
				else
				{
					sen1State.state = q0;
				}
				break;
  402b62:	e110      	b.n	402d86 <SenParseFrame+0x35a>
					sen1State.state = q5;
					sen1State.ctr = 0;
				}
				else
				{
					sen1State.state = q0;
  402b64:	4b58      	ldr	r3, [pc, #352]	; (402cc8 <SenParseFrame+0x29c>)
  402b66:	2200      	movs	r2, #0
  402b68:	701a      	strb	r2, [r3, #0]
				}
				break;
  402b6a:	e10c      	b.n	402d86 <SenParseFrame+0x35a>
			case q5:
				sen1State.ctr++;
  402b6c:	4b56      	ldr	r3, [pc, #344]	; (402cc8 <SenParseFrame+0x29c>)
  402b6e:	789b      	ldrb	r3, [r3, #2]
  402b70:	3301      	adds	r3, #1
  402b72:	b2da      	uxtb	r2, r3
  402b74:	4b54      	ldr	r3, [pc, #336]	; (402cc8 <SenParseFrame+0x29c>)
  402b76:	709a      	strb	r2, [r3, #2]
				if(sen1State.ctr == sen1State.pIndex)
  402b78:	4b53      	ldr	r3, [pc, #332]	; (402cc8 <SenParseFrame+0x29c>)
  402b7a:	789a      	ldrb	r2, [r3, #2]
  402b7c:	4b52      	ldr	r3, [pc, #328]	; (402cc8 <SenParseFrame+0x29c>)
  402b7e:	78db      	ldrb	r3, [r3, #3]
  402b80:	429a      	cmp	r2, r3
  402b82:	d129      	bne.n	402bd8 <SenParseFrame+0x1ac>
				{
					/* Write data value to pleath circular buffer */
					CBuffWriteByte(&sen1Data.pleathBuff, data);
  402b84:	79bb      	ldrb	r3, [r7, #6]
  402b86:	4619      	mov	r1, r3
  402b88:	4851      	ldr	r0, [pc, #324]	; (402cd0 <SenParseFrame+0x2a4>)
  402b8a:	4b52      	ldr	r3, [pc, #328]	; (402cd4 <SenParseFrame+0x2a8>)
  402b8c:	4798      	blx	r3
						{
							/* Write 0 to trigger circular buffer */
							CBuffWriteByte(&trigBuff, 0);
						}
					#else
						if(trigFound)
  402b8e:	4b52      	ldr	r3, [pc, #328]	; (402cd8 <SenParseFrame+0x2ac>)
  402b90:	781b      	ldrb	r3, [r3, #0]
  402b92:	2b00      	cmp	r3, #0
  402b94:	d008      	beq.n	402ba8 <SenParseFrame+0x17c>
						{
							GetTrigger(data);
  402b96:	79bb      	ldrb	r3, [r7, #6]
  402b98:	4618      	mov	r0, r3
  402b9a:	4b50      	ldr	r3, [pc, #320]	; (402cdc <SenParseFrame+0x2b0>)
  402b9c:	4798      	blx	r3
							/* Write 0 to trigger circular buffer */
							CBuffWriteByte(&trigBuff, 0);
  402b9e:	2100      	movs	r1, #0
  402ba0:	484f      	ldr	r0, [pc, #316]	; (402ce0 <SenParseFrame+0x2b4>)
  402ba2:	4b4c      	ldr	r3, [pc, #304]	; (402cd4 <SenParseFrame+0x2a8>)
  402ba4:	4798      	blx	r3
  402ba6:	e010      	b.n	402bca <SenParseFrame+0x19e>
						}
						else
						{
							if (GetTrigger(data))
  402ba8:	79bb      	ldrb	r3, [r7, #6]
  402baa:	4618      	mov	r0, r3
  402bac:	4b4b      	ldr	r3, [pc, #300]	; (402cdc <SenParseFrame+0x2b0>)
  402bae:	4798      	blx	r3
  402bb0:	4603      	mov	r3, r0
  402bb2:	2b00      	cmp	r3, #0
  402bb4:	d005      	beq.n	402bc2 <SenParseFrame+0x196>
							{
								/* Write data value to trigger circular buffer */
								CBuffWriteByte(&trigBuff, data);
  402bb6:	79bb      	ldrb	r3, [r7, #6]
  402bb8:	4619      	mov	r1, r3
  402bba:	4849      	ldr	r0, [pc, #292]	; (402ce0 <SenParseFrame+0x2b4>)
  402bbc:	4b45      	ldr	r3, [pc, #276]	; (402cd4 <SenParseFrame+0x2a8>)
  402bbe:	4798      	blx	r3
  402bc0:	e003      	b.n	402bca <SenParseFrame+0x19e>
							}
							else
							{
								/* Write 0 to trigger circular buffer */
								CBuffWriteByte(&trigBuff, 0);
  402bc2:	2100      	movs	r1, #0
  402bc4:	4846      	ldr	r0, [pc, #280]	; (402ce0 <SenParseFrame+0x2b4>)
  402bc6:	4b43      	ldr	r3, [pc, #268]	; (402cd4 <SenParseFrame+0x2a8>)
  402bc8:	4798      	blx	r3
							}
						}
					#endif
					
					sen1State.pIndex += 5;
  402bca:	4b3f      	ldr	r3, [pc, #252]	; (402cc8 <SenParseFrame+0x29c>)
  402bcc:	78db      	ldrb	r3, [r3, #3]
  402bce:	3305      	adds	r3, #5
  402bd0:	b2da      	uxtb	r2, r3
  402bd2:	4b3d      	ldr	r3, [pc, #244]	; (402cc8 <SenParseFrame+0x29c>)
  402bd4:	70da      	strb	r2, [r3, #3]
				}
				else if(sen1State.ctr==120)
				{
					sen1State.state = q0;					
				}
				break;
  402bd6:	e0d1      	b.n	402d7c <SenParseFrame+0x350>
						}
					#endif
					
					sen1State.pIndex += 5;
				}
				else if(sen1State.ctr == 4)
  402bd8:	4b3b      	ldr	r3, [pc, #236]	; (402cc8 <SenParseFrame+0x29c>)
  402bda:	789b      	ldrb	r3, [r3, #2]
  402bdc:	2b04      	cmp	r3, #4
  402bde:	d103      	bne.n	402be8 <SenParseFrame+0x1bc>
				{
					sen1Data.hrLsb = data;
  402be0:	4a3a      	ldr	r2, [pc, #232]	; (402ccc <SenParseFrame+0x2a0>)
  402be2:	79bb      	ldrb	r3, [r7, #6]
  402be4:	7053      	strb	r3, [r2, #1]
				}
				else if(sen1State.ctr==120)
				{
					sen1State.state = q0;					
				}
				break;
  402be6:	e0c9      	b.n	402d7c <SenParseFrame+0x350>
				}
				else if(sen1State.ctr == 4)
				{
					sen1Data.hrLsb = data;
				}
				else if(sen1State.ctr == 9)
  402be8:	4b37      	ldr	r3, [pc, #220]	; (402cc8 <SenParseFrame+0x29c>)
  402bea:	789b      	ldrb	r3, [r3, #2]
  402bec:	2b09      	cmp	r3, #9
  402bee:	d103      	bne.n	402bf8 <SenParseFrame+0x1cc>
				{
					sen1Data.spo2 = data;
  402bf0:	4a36      	ldr	r2, [pc, #216]	; (402ccc <SenParseFrame+0x2a0>)
  402bf2:	79bb      	ldrb	r3, [r7, #6]
  402bf4:	7093      	strb	r3, [r2, #2]
				}
				else if(sen1State.ctr==120)
				{
					sen1State.state = q0;					
				}
				break;
  402bf6:	e0c1      	b.n	402d7c <SenParseFrame+0x350>
				}
				else if(sen1State.ctr == 9)
				{
					sen1Data.spo2 = data;
				}
				else if(sen1State.ctr==120)
  402bf8:	4b33      	ldr	r3, [pc, #204]	; (402cc8 <SenParseFrame+0x29c>)
  402bfa:	789b      	ldrb	r3, [r3, #2]
  402bfc:	2b78      	cmp	r3, #120	; 0x78
  402bfe:	f040 80bd 	bne.w	402d7c <SenParseFrame+0x350>
				{
					sen1State.state = q0;					
  402c02:	4b31      	ldr	r3, [pc, #196]	; (402cc8 <SenParseFrame+0x29c>)
  402c04:	2200      	movs	r2, #0
  402c06:	701a      	strb	r2, [r3, #0]
				}
				break;
  402c08:	bf00      	nop
  402c0a:	e0b7      	b.n	402d7c <SenParseFrame+0x350>
		}
	}
	else
	{
		switch(sen2State.state)
  402c0c:	4b35      	ldr	r3, [pc, #212]	; (402ce4 <SenParseFrame+0x2b8>)
  402c0e:	781b      	ldrb	r3, [r3, #0]
  402c10:	2b05      	cmp	r3, #5
  402c12:	f200 80b8 	bhi.w	402d86 <SenParseFrame+0x35a>
  402c16:	a201      	add	r2, pc, #4	; (adr r2, 402c1c <SenParseFrame+0x1f0>)
  402c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402c1c:	00402c35 	.word	0x00402c35
  402c20:	00402c4b 	.word	0x00402c4b
  402c24:	00402c7b 	.word	0x00402c7b
  402c28:	00402c9d 	.word	0x00402c9d
  402c2c:	00402ced 	.word	0x00402ced
  402c30:	00402d19 	.word	0x00402d19
 		{
			case q0:
				if(data==0x01)
  402c34:	79bb      	ldrb	r3, [r7, #6]
  402c36:	2b01      	cmp	r3, #1
  402c38:	f040 80a2 	bne.w	402d80 <SenParseFrame+0x354>
				{
					sen2State.state = q1;
  402c3c:	4b29      	ldr	r3, [pc, #164]	; (402ce4 <SenParseFrame+0x2b8>)
  402c3e:	2201      	movs	r2, #1
  402c40:	701a      	strb	r2, [r3, #0]
					sen2State.sum = 0x01;
  402c42:	4b28      	ldr	r3, [pc, #160]	; (402ce4 <SenParseFrame+0x2b8>)
  402c44:	2201      	movs	r2, #1
  402c46:	705a      	strb	r2, [r3, #1]
				}
				break;
  402c48:	e09a      	b.n	402d80 <SenParseFrame+0x354>
			case q1:
				if((data>127)&&BIT_IS_SET(data,0))
  402c4a:	f997 3006 	ldrsb.w	r3, [r7, #6]
  402c4e:	2b00      	cmp	r3, #0
  402c50:	da0f      	bge.n	402c72 <SenParseFrame+0x246>
  402c52:	79bb      	ldrb	r3, [r7, #6]
  402c54:	f003 0301 	and.w	r3, r3, #1
  402c58:	2b00      	cmp	r3, #0
  402c5a:	d00a      	beq.n	402c72 <SenParseFrame+0x246>
				{
					sen2State.state = q2;
  402c5c:	4b21      	ldr	r3, [pc, #132]	; (402ce4 <SenParseFrame+0x2b8>)
  402c5e:	2202      	movs	r2, #2
  402c60:	701a      	strb	r2, [r3, #0]
					sen2State.sum += data;
  402c62:	4b20      	ldr	r3, [pc, #128]	; (402ce4 <SenParseFrame+0x2b8>)
  402c64:	785a      	ldrb	r2, [r3, #1]
  402c66:	79bb      	ldrb	r3, [r7, #6]
  402c68:	4413      	add	r3, r2
  402c6a:	b2da      	uxtb	r2, r3
  402c6c:	4b1d      	ldr	r3, [pc, #116]	; (402ce4 <SenParseFrame+0x2b8>)
  402c6e:	705a      	strb	r2, [r3, #1]
				}
				else
				{
					sen2State.state = q0;
				}
				break;
  402c70:	e089      	b.n	402d86 <SenParseFrame+0x35a>
					sen2State.state = q2;
					sen2State.sum += data;
				}
				else
				{
					sen2State.state = q0;
  402c72:	4b1c      	ldr	r3, [pc, #112]	; (402ce4 <SenParseFrame+0x2b8>)
  402c74:	2200      	movs	r2, #0
  402c76:	701a      	strb	r2, [r3, #0]
				}
				break;
  402c78:	e085      	b.n	402d86 <SenParseFrame+0x35a>
			case q2:
				//Pleath Reading
				sen2State.tempPleath = data;
  402c7a:	4a1a      	ldr	r2, [pc, #104]	; (402ce4 <SenParseFrame+0x2b8>)
  402c7c:	79bb      	ldrb	r3, [r7, #6]
  402c7e:	7113      	strb	r3, [r2, #4]
				sen2State.state = q3;
  402c80:	4b18      	ldr	r3, [pc, #96]	; (402ce4 <SenParseFrame+0x2b8>)
  402c82:	2203      	movs	r2, #3
  402c84:	701a      	strb	r2, [r3, #0]
				sen2State.sum += data;
  402c86:	4b17      	ldr	r3, [pc, #92]	; (402ce4 <SenParseFrame+0x2b8>)
  402c88:	785a      	ldrb	r2, [r3, #1]
  402c8a:	79bb      	ldrb	r3, [r7, #6]
  402c8c:	4413      	add	r3, r2
  402c8e:	b2da      	uxtb	r2, r3
  402c90:	4b14      	ldr	r3, [pc, #80]	; (402ce4 <SenParseFrame+0x2b8>)
  402c92:	705a      	strb	r2, [r3, #1]
				sen2State.pIndex = 3;
  402c94:	4b13      	ldr	r3, [pc, #76]	; (402ce4 <SenParseFrame+0x2b8>)
  402c96:	2203      	movs	r2, #3
  402c98:	70da      	strb	r2, [r3, #3]
				break;
  402c9a:	e074      	b.n	402d86 <SenParseFrame+0x35a>
			case q3:
				if(data<127)
  402c9c:	79bb      	ldrb	r3, [r7, #6]
  402c9e:	2b7e      	cmp	r3, #126	; 0x7e
  402ca0:	d80d      	bhi.n	402cbe <SenParseFrame+0x292>
				{
					//HRMSB
					//hrtRate = ((uint16_t)(data&0x03))<<8;
					sen2Data.hrMsb = data;
  402ca2:	4a11      	ldr	r2, [pc, #68]	; (402ce8 <SenParseFrame+0x2bc>)
  402ca4:	79bb      	ldrb	r3, [r7, #6]
  402ca6:	7013      	strb	r3, [r2, #0]
					sen2State.state = q4;
  402ca8:	4b0e      	ldr	r3, [pc, #56]	; (402ce4 <SenParseFrame+0x2b8>)
  402caa:	2204      	movs	r2, #4
  402cac:	701a      	strb	r2, [r3, #0]
					sen2State.sum += data;
  402cae:	4b0d      	ldr	r3, [pc, #52]	; (402ce4 <SenParseFrame+0x2b8>)
  402cb0:	785a      	ldrb	r2, [r3, #1]
  402cb2:	79bb      	ldrb	r3, [r7, #6]
  402cb4:	4413      	add	r3, r2
  402cb6:	b2da      	uxtb	r2, r3
  402cb8:	4b0a      	ldr	r3, [pc, #40]	; (402ce4 <SenParseFrame+0x2b8>)
  402cba:	705a      	strb	r2, [r3, #1]
				}
				else
				{
					sen2State.state = q0;
				}
				break;
  402cbc:	e063      	b.n	402d86 <SenParseFrame+0x35a>
					sen2State.state = q4;
					sen2State.sum += data;
				}
				else
				{
					sen2State.state = q0;
  402cbe:	4b09      	ldr	r3, [pc, #36]	; (402ce4 <SenParseFrame+0x2b8>)
  402cc0:	2200      	movs	r2, #0
  402cc2:	701a      	strb	r2, [r3, #0]
				}
				break;
  402cc4:	e05f      	b.n	402d86 <SenParseFrame+0x35a>
  402cc6:	bf00      	nop
  402cc8:	20000e20 	.word	0x20000e20
  402ccc:	20000bdc 	.word	0x20000bdc
  402cd0:	20000bdf 	.word	0x20000bdf
  402cd4:	004001cd 	.word	0x004001cd
  402cd8:	20000a90 	.word	0x20000a90
  402cdc:	00402da1 	.word	0x00402da1
  402ce0:	20000d44 	.word	0x20000d44
  402ce4:	20000e18 	.word	0x20000e18
  402ce8:	20000b0c 	.word	0x20000b0c
			case q4:
				/* If Checksum matched */
				if(data==sen2State.sum)
  402cec:	4b28      	ldr	r3, [pc, #160]	; (402d90 <SenParseFrame+0x364>)
  402cee:	785b      	ldrb	r3, [r3, #1]
  402cf0:	79ba      	ldrb	r2, [r7, #6]
  402cf2:	429a      	cmp	r2, r3
  402cf4:	d10c      	bne.n	402d10 <SenParseFrame+0x2e4>
				{
					/* Write data value to pleath circular buffer */
					CBuffWriteByte(&sen2Data.pleathBuff, sen2State.tempPleath);
  402cf6:	4b26      	ldr	r3, [pc, #152]	; (402d90 <SenParseFrame+0x364>)
  402cf8:	791b      	ldrb	r3, [r3, #4]
  402cfa:	4619      	mov	r1, r3
  402cfc:	4825      	ldr	r0, [pc, #148]	; (402d94 <SenParseFrame+0x368>)
  402cfe:	4b26      	ldr	r3, [pc, #152]	; (402d98 <SenParseFrame+0x36c>)
  402d00:	4798      	blx	r3
					sen2State.state = q5;
  402d02:	4b23      	ldr	r3, [pc, #140]	; (402d90 <SenParseFrame+0x364>)
  402d04:	2205      	movs	r2, #5
  402d06:	701a      	strb	r2, [r3, #0]
					sen2State.ctr = 0;
  402d08:	4b21      	ldr	r3, [pc, #132]	; (402d90 <SenParseFrame+0x364>)
  402d0a:	2200      	movs	r2, #0
  402d0c:	709a      	strb	r2, [r3, #2]
				}
				else
				{
					sen2State.state = q0;
				}
				break;
  402d0e:	e03a      	b.n	402d86 <SenParseFrame+0x35a>
					sen2State.state = q5;
					sen2State.ctr = 0;
				}
				else
				{
					sen2State.state = q0;
  402d10:	4b1f      	ldr	r3, [pc, #124]	; (402d90 <SenParseFrame+0x364>)
  402d12:	2200      	movs	r2, #0
  402d14:	701a      	strb	r2, [r3, #0]
				}
				break;
  402d16:	e036      	b.n	402d86 <SenParseFrame+0x35a>
			case q5:
				sen2State.ctr++;
  402d18:	4b1d      	ldr	r3, [pc, #116]	; (402d90 <SenParseFrame+0x364>)
  402d1a:	789b      	ldrb	r3, [r3, #2]
  402d1c:	3301      	adds	r3, #1
  402d1e:	b2da      	uxtb	r2, r3
  402d20:	4b1b      	ldr	r3, [pc, #108]	; (402d90 <SenParseFrame+0x364>)
  402d22:	709a      	strb	r2, [r3, #2]
				if(sen2State.ctr == sen2State.pIndex)
  402d24:	4b1a      	ldr	r3, [pc, #104]	; (402d90 <SenParseFrame+0x364>)
  402d26:	789a      	ldrb	r2, [r3, #2]
  402d28:	4b19      	ldr	r3, [pc, #100]	; (402d90 <SenParseFrame+0x364>)
  402d2a:	78db      	ldrb	r3, [r3, #3]
  402d2c:	429a      	cmp	r2, r3
  402d2e:	d10b      	bne.n	402d48 <SenParseFrame+0x31c>
				{
					/* Write data value to pleath circular buffer */
					CBuffWriteByte(&sen2Data.pleathBuff, data);
  402d30:	79bb      	ldrb	r3, [r7, #6]
  402d32:	4619      	mov	r1, r3
  402d34:	4817      	ldr	r0, [pc, #92]	; (402d94 <SenParseFrame+0x368>)
  402d36:	4b18      	ldr	r3, [pc, #96]	; (402d98 <SenParseFrame+0x36c>)
  402d38:	4798      	blx	r3
					sen2State.pIndex += 5;
  402d3a:	4b15      	ldr	r3, [pc, #84]	; (402d90 <SenParseFrame+0x364>)
  402d3c:	78db      	ldrb	r3, [r3, #3]
  402d3e:	3305      	adds	r3, #5
  402d40:	b2da      	uxtb	r2, r3
  402d42:	4b13      	ldr	r3, [pc, #76]	; (402d90 <SenParseFrame+0x364>)
  402d44:	70da      	strb	r2, [r3, #3]
				}
				else if(sen2State.ctr==120)
				{
					sen2State.state = q0;
				}
				break;
  402d46:	e01d      	b.n	402d84 <SenParseFrame+0x358>
				{
					/* Write data value to pleath circular buffer */
					CBuffWriteByte(&sen2Data.pleathBuff, data);
					sen2State.pIndex += 5;
				}
				else if(sen2State.ctr == 4)
  402d48:	4b11      	ldr	r3, [pc, #68]	; (402d90 <SenParseFrame+0x364>)
  402d4a:	789b      	ldrb	r3, [r3, #2]
  402d4c:	2b04      	cmp	r3, #4
  402d4e:	d103      	bne.n	402d58 <SenParseFrame+0x32c>
				{
					sen2Data.hrLsb = data;
  402d50:	4a12      	ldr	r2, [pc, #72]	; (402d9c <SenParseFrame+0x370>)
  402d52:	79bb      	ldrb	r3, [r7, #6]
  402d54:	7053      	strb	r3, [r2, #1]
				}
				else if(sen2State.ctr==120)
				{
					sen2State.state = q0;
				}
				break;
  402d56:	e015      	b.n	402d84 <SenParseFrame+0x358>
				}
				else if(sen2State.ctr == 4)
				{
					sen2Data.hrLsb = data;
				}
				else if(sen2State.ctr == 9)
  402d58:	4b0d      	ldr	r3, [pc, #52]	; (402d90 <SenParseFrame+0x364>)
  402d5a:	789b      	ldrb	r3, [r3, #2]
  402d5c:	2b09      	cmp	r3, #9
  402d5e:	d103      	bne.n	402d68 <SenParseFrame+0x33c>
				{
					sen2Data.spo2 = data;
  402d60:	4a0e      	ldr	r2, [pc, #56]	; (402d9c <SenParseFrame+0x370>)
  402d62:	79bb      	ldrb	r3, [r7, #6]
  402d64:	7093      	strb	r3, [r2, #2]
				}
				else if(sen2State.ctr==120)
				{
					sen2State.state = q0;
				}
				break;
  402d66:	e00d      	b.n	402d84 <SenParseFrame+0x358>
				}
				else if(sen2State.ctr == 9)
				{
					sen2Data.spo2 = data;
				}
				else if(sen2State.ctr==120)
  402d68:	4b09      	ldr	r3, [pc, #36]	; (402d90 <SenParseFrame+0x364>)
  402d6a:	789b      	ldrb	r3, [r3, #2]
  402d6c:	2b78      	cmp	r3, #120	; 0x78
  402d6e:	d109      	bne.n	402d84 <SenParseFrame+0x358>
				{
					sen2State.state = q0;
  402d70:	4b07      	ldr	r3, [pc, #28]	; (402d90 <SenParseFrame+0x364>)
  402d72:	2200      	movs	r2, #0
  402d74:	701a      	strb	r2, [r3, #0]
				}
				break;
  402d76:	e005      	b.n	402d84 <SenParseFrame+0x358>
				if(data==0x01)
				{
					sen1State.state = q1;
					sen1State.sum = 0x01;
				}
				break;
  402d78:	bf00      	nop
  402d7a:	e004      	b.n	402d86 <SenParseFrame+0x35a>
				}
				else if(sen1State.ctr==120)
				{
					sen1State.state = q0;					
				}
				break;
  402d7c:	bf00      	nop
  402d7e:	e002      	b.n	402d86 <SenParseFrame+0x35a>
				if(data==0x01)
				{
					sen2State.state = q1;
					sen2State.sum = 0x01;
				}
				break;
  402d80:	bf00      	nop
  402d82:	e000      	b.n	402d86 <SenParseFrame+0x35a>
				}
				else if(sen2State.ctr==120)
				{
					sen2State.state = q0;
				}
				break;
  402d84:	bf00      	nop
 		}
	}
}
  402d86:	bf00      	nop
  402d88:	3708      	adds	r7, #8
  402d8a:	46bd      	mov	sp, r7
  402d8c:	bd80      	pop	{r7, pc}
  402d8e:	bf00      	nop
  402d90:	20000e18 	.word	0x20000e18
  402d94:	20000b0f 	.word	0x20000b0f
  402d98:	004001cd 	.word	0x004001cd
  402d9c:	20000b0c 	.word	0x20000b0c

00402da0 <GetTrigger>:

uint8_t GetTrigger(uint8_t currPleath)
{
  402da0:	b480      	push	{r7}
  402da2:	b085      	sub	sp, #20
  402da4:	af00      	add	r7, sp, #0
  402da6:	4603      	mov	r3, r0
  402da8:	71fb      	strb	r3, [r7, #7]
	int8_t diff = (int8_t)prevPleath - (int8_t)currPleath;
  402daa:	4b35      	ldr	r3, [pc, #212]	; (402e80 <GetTrigger+0xe0>)
  402dac:	781a      	ldrb	r2, [r3, #0]
  402dae:	79fb      	ldrb	r3, [r7, #7]
  402db0:	1ad3      	subs	r3, r2, r3
  402db2:	b2db      	uxtb	r3, r3
  402db4:	73fb      	strb	r3, [r7, #15]
				ctr = 0;
			}
		}
	#else
		/* Use peak detection algorithm for trigger calculation */
		if(rising)
  402db6:	4b33      	ldr	r3, [pc, #204]	; (402e84 <GetTrigger+0xe4>)
  402db8:	781b      	ldrb	r3, [r3, #0]
  402dba:	2b00      	cmp	r3, #0
  402dbc:	d03c      	beq.n	402e38 <GetTrigger+0x98>
		{
			if(diff > 0)
  402dbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
  402dc2:	2b00      	cmp	r3, #0
  402dc4:	dd34      	ble.n	402e30 <GetTrigger+0x90>
			{
				ctr += 1;
  402dc6:	4b30      	ldr	r3, [pc, #192]	; (402e88 <GetTrigger+0xe8>)
  402dc8:	781b      	ldrb	r3, [r3, #0]
  402dca:	3301      	adds	r3, #1
  402dcc:	b2da      	uxtb	r2, r3
  402dce:	4b2e      	ldr	r3, [pc, #184]	; (402e88 <GetTrigger+0xe8>)
  402dd0:	701a      	strb	r2, [r3, #0]
				if(ctr >= PLEATH_DIFF_CYCLES)
  402dd2:	4b2d      	ldr	r3, [pc, #180]	; (402e88 <GetTrigger+0xe8>)
  402dd4:	781b      	ldrb	r3, [r3, #0]
  402dd6:	2b01      	cmp	r3, #1
  402dd8:	d947      	bls.n	402e6a <GetTrigger+0xca>
				{
					/* This flag will be reset in the pressure control loop */
					if(!trigFound)
  402dda:	4b2c      	ldr	r3, [pc, #176]	; (402e8c <GetTrigger+0xec>)
  402ddc:	781b      	ldrb	r3, [r3, #0]
  402dde:	2b00      	cmp	r3, #0
  402de0:	d102      	bne.n	402de8 <GetTrigger+0x48>
						trigFound = 1;
  402de2:	4b2a      	ldr	r3, [pc, #168]	; (402e8c <GetTrigger+0xec>)
  402de4:	2201      	movs	r2, #1
  402de6:	701a      	strb	r2, [r3, #0]
					rising = 0;
  402de8:	4b26      	ldr	r3, [pc, #152]	; (402e84 <GetTrigger+0xe4>)
  402dea:	2200      	movs	r2, #0
  402dec:	701a      	strb	r2, [r3, #0]
					ctr = 0;
  402dee:	4b26      	ldr	r3, [pc, #152]	; (402e88 <GetTrigger+0xe8>)
  402df0:	2200      	movs	r2, #0
  402df2:	701a      	strb	r2, [r3, #0]

					avgCycleTime = (prevCycleTime[0]+prevCycleTime[1]+prevCycleTime[2]+cycleTime)>>2;
  402df4:	4b26      	ldr	r3, [pc, #152]	; (402e90 <GetTrigger+0xf0>)
  402df6:	681a      	ldr	r2, [r3, #0]
  402df8:	4b25      	ldr	r3, [pc, #148]	; (402e90 <GetTrigger+0xf0>)
  402dfa:	685b      	ldr	r3, [r3, #4]
  402dfc:	441a      	add	r2, r3
  402dfe:	4b24      	ldr	r3, [pc, #144]	; (402e90 <GetTrigger+0xf0>)
  402e00:	689b      	ldr	r3, [r3, #8]
  402e02:	441a      	add	r2, r3
  402e04:	4b23      	ldr	r3, [pc, #140]	; (402e94 <GetTrigger+0xf4>)
  402e06:	681b      	ldr	r3, [r3, #0]
  402e08:	4413      	add	r3, r2
  402e0a:	089b      	lsrs	r3, r3, #2
  402e0c:	4a22      	ldr	r2, [pc, #136]	; (402e98 <GetTrigger+0xf8>)
  402e0e:	6013      	str	r3, [r2, #0]
					prevCycleTime[0] = prevCycleTime[1];
  402e10:	4b1f      	ldr	r3, [pc, #124]	; (402e90 <GetTrigger+0xf0>)
  402e12:	685b      	ldr	r3, [r3, #4]
  402e14:	4a1e      	ldr	r2, [pc, #120]	; (402e90 <GetTrigger+0xf0>)
  402e16:	6013      	str	r3, [r2, #0]
					prevCycleTime[1] = prevCycleTime[2];
  402e18:	4b1d      	ldr	r3, [pc, #116]	; (402e90 <GetTrigger+0xf0>)
  402e1a:	689b      	ldr	r3, [r3, #8]
  402e1c:	4a1c      	ldr	r2, [pc, #112]	; (402e90 <GetTrigger+0xf0>)
  402e1e:	6053      	str	r3, [r2, #4]
					prevCycleTime[2] = cycleTime;
  402e20:	4b1c      	ldr	r3, [pc, #112]	; (402e94 <GetTrigger+0xf4>)
  402e22:	681b      	ldr	r3, [r3, #0]
  402e24:	4a1a      	ldr	r2, [pc, #104]	; (402e90 <GetTrigger+0xf0>)
  402e26:	6093      	str	r3, [r2, #8]
					cycleTime = 0;
  402e28:	4b1a      	ldr	r3, [pc, #104]	; (402e94 <GetTrigger+0xf4>)
  402e2a:	2200      	movs	r2, #0
  402e2c:	601a      	str	r2, [r3, #0]
  402e2e:	e01c      	b.n	402e6a <GetTrigger+0xca>
				}
			}
			else
			{
				ctr = 0;
  402e30:	4b15      	ldr	r3, [pc, #84]	; (402e88 <GetTrigger+0xe8>)
  402e32:	2200      	movs	r2, #0
  402e34:	701a      	strb	r2, [r3, #0]
  402e36:	e018      	b.n	402e6a <GetTrigger+0xca>
			}
		}
		else
		{
			if(diff <= -PLEATH_DIFF_THRESHOLD)
  402e38:	f997 300f 	ldrsb.w	r3, [r7, #15]
  402e3c:	f113 0f02 	cmn.w	r3, #2
  402e40:	da10      	bge.n	402e64 <GetTrigger+0xc4>
			{
				ctr += 1;
  402e42:	4b11      	ldr	r3, [pc, #68]	; (402e88 <GetTrigger+0xe8>)
  402e44:	781b      	ldrb	r3, [r3, #0]
  402e46:	3301      	adds	r3, #1
  402e48:	b2da      	uxtb	r2, r3
  402e4a:	4b0f      	ldr	r3, [pc, #60]	; (402e88 <GetTrigger+0xe8>)
  402e4c:	701a      	strb	r2, [r3, #0]
				if(ctr >= PLEATH_DIFF_CYCLES)
  402e4e:	4b0e      	ldr	r3, [pc, #56]	; (402e88 <GetTrigger+0xe8>)
  402e50:	781b      	ldrb	r3, [r3, #0]
  402e52:	2b01      	cmp	r3, #1
  402e54:	d909      	bls.n	402e6a <GetTrigger+0xca>
				{
					rising = 1;
  402e56:	4b0b      	ldr	r3, [pc, #44]	; (402e84 <GetTrigger+0xe4>)
  402e58:	2201      	movs	r2, #1
  402e5a:	701a      	strb	r2, [r3, #0]
					ctr = 0;
  402e5c:	4b0a      	ldr	r3, [pc, #40]	; (402e88 <GetTrigger+0xe8>)
  402e5e:	2200      	movs	r2, #0
  402e60:	701a      	strb	r2, [r3, #0]
  402e62:	e002      	b.n	402e6a <GetTrigger+0xca>
				}
			}
			else
			{
				ctr = 0;
  402e64:	4b08      	ldr	r3, [pc, #32]	; (402e88 <GetTrigger+0xe8>)
  402e66:	2200      	movs	r2, #0
  402e68:	701a      	strb	r2, [r3, #0]
			}
		}
	#endif
	
	prevPleath = currPleath;
  402e6a:	4a05      	ldr	r2, [pc, #20]	; (402e80 <GetTrigger+0xe0>)
  402e6c:	79fb      	ldrb	r3, [r7, #7]
  402e6e:	7013      	strb	r3, [r2, #0]
	return trigFound;
  402e70:	4b06      	ldr	r3, [pc, #24]	; (402e8c <GetTrigger+0xec>)
  402e72:	781b      	ldrb	r3, [r3, #0]
}
  402e74:	4618      	mov	r0, r3
  402e76:	3714      	adds	r7, #20
  402e78:	46bd      	mov	sp, r7
  402e7a:	bc80      	pop	{r7}
  402e7c:	4770      	bx	lr
  402e7e:	bf00      	nop
  402e80:	20000a91 	.word	0x20000a91
  402e84:	20000a92 	.word	0x20000a92
  402e88:	20000ab4 	.word	0x20000ab4
  402e8c:	20000a90 	.word	0x20000a90
  402e90:	20000a94 	.word	0x20000a94
  402e94:	20000aa4 	.word	0x20000aa4
  402e98:	20000aa0 	.word	0x20000aa0

00402e9c <ActivateValves>:

void ActivateValves(void)
{
  402e9c:	b480      	push	{r7}
  402e9e:	b085      	sub	sp, #20
  402ea0:	af00      	add	r7, sp, #0
	#ifdef CTRL_TYPE_PRESSURE
		uint16_t temp = 0;
  402ea2:	2300      	movs	r3, #0
  402ea4:	81fb      	strh	r3, [r7, #14]
		float pVal = 0;
  402ea6:	f04f 0300 	mov.w	r3, #0
  402eaa:	60bb      	str	r3, [r7, #8]
		uint8_t pBuff[3];
	#endif

	if(trigFound)
  402eac:	4b34      	ldr	r3, [pc, #208]	; (402f80 <ActivateValves+0xe4>)
  402eae:	781b      	ldrb	r3, [r3, #0]
  402eb0:	2b00      	cmp	r3, #0
  402eb2:	d060      	beq.n	402f76 <ActivateValves+0xda>
	{
		switch(ctrlState)
  402eb4:	4b33      	ldr	r3, [pc, #204]	; (402f84 <ActivateValves+0xe8>)
  402eb6:	781b      	ldrb	r3, [r3, #0]
  402eb8:	2b04      	cmp	r3, #4
  402eba:	d859      	bhi.n	402f70 <ActivateValves+0xd4>
  402ebc:	a201      	add	r2, pc, #4	; (adr r2, 402ec4 <ActivateValves+0x28>)
  402ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402ec2:	bf00      	nop
  402ec4:	00402ed9 	.word	0x00402ed9
  402ec8:	00402f1d 	.word	0x00402f1d
  402ecc:	00402f25 	.word	0x00402f25
  402ed0:	00402f47 	.word	0x00402f47
  402ed4:	00402f63 	.word	0x00402f63
		{
			#if defined(ALGO_TYPE_PK_DET) 
			case insertDelay:
				tickDur = avgCycleTime - delayParam;
  402ed8:	4b2b      	ldr	r3, [pc, #172]	; (402f88 <ActivateValves+0xec>)
  402eda:	681a      	ldr	r2, [r3, #0]
  402edc:	4b2b      	ldr	r3, [pc, #172]	; (402f8c <ActivateValves+0xf0>)
  402ede:	681b      	ldr	r3, [r3, #0]
  402ee0:	1ad3      	subs	r3, r2, r3
  402ee2:	4a2b      	ldr	r2, [pc, #172]	; (402f90 <ActivateValves+0xf4>)
  402ee4:	6013      	str	r3, [r2, #0]
				/* This indicates overflow occurred */
				if(tickDur>10000)
  402ee6:	4b2a      	ldr	r3, [pc, #168]	; (402f90 <ActivateValves+0xf4>)
  402ee8:	681b      	ldr	r3, [r3, #0]
  402eea:	f242 7210 	movw	r2, #10000	; 0x2710
  402eee:	4293      	cmp	r3, r2
  402ef0:	d906      	bls.n	402f00 <ActivateValves+0x64>
				{
					tickDur = 0;
  402ef2:	4b27      	ldr	r3, [pc, #156]	; (402f90 <ActivateValves+0xf4>)
  402ef4:	2200      	movs	r2, #0
  402ef6:	601a      	str	r2, [r3, #0]
					trigFound = 0;
  402ef8:	4b21      	ldr	r3, [pc, #132]	; (402f80 <ActivateValves+0xe4>)
  402efa:	2200      	movs	r2, #0
  402efc:	701a      	strb	r2, [r3, #0]
					tickCount = 0;
					tickDur = delayParam;
					ctrlState = waitCycles;
					nextCtrlState = fillCuff;
				}
				break;
  402efe:	e03a      	b.n	402f76 <ActivateValves+0xda>
					tickDur = 0;
					trigFound = 0;
				}
				else
				{
					tickCount = 0;
  402f00:	4b24      	ldr	r3, [pc, #144]	; (402f94 <ActivateValves+0xf8>)
  402f02:	2200      	movs	r2, #0
  402f04:	601a      	str	r2, [r3, #0]
					tickDur = delayParam;
  402f06:	4b21      	ldr	r3, [pc, #132]	; (402f8c <ActivateValves+0xf0>)
  402f08:	681b      	ldr	r3, [r3, #0]
  402f0a:	4a21      	ldr	r2, [pc, #132]	; (402f90 <ActivateValves+0xf4>)
  402f0c:	6013      	str	r3, [r2, #0]
					ctrlState = waitCycles;
  402f0e:	4b1d      	ldr	r3, [pc, #116]	; (402f84 <ActivateValves+0xe8>)
  402f10:	2202      	movs	r2, #2
  402f12:	701a      	strb	r2, [r3, #0]
					nextCtrlState = fillCuff;
  402f14:	4b20      	ldr	r3, [pc, #128]	; (402f98 <ActivateValves+0xfc>)
  402f16:	2201      	movs	r2, #1
  402f18:	701a      	strb	r2, [r3, #0]
				}
				break;
  402f1a:	e02c      	b.n	402f76 <ActivateValves+0xda>
						else if(pVal>pSetPt)
						{
							SetValveState(s1CloseS2Open);
						}
					#else
						ctrlState = holdCuff;	
  402f1c:	4b19      	ldr	r3, [pc, #100]	; (402f84 <ActivateValves+0xe8>)
  402f1e:	2203      	movs	r2, #3
  402f20:	701a      	strb	r2, [r3, #0]
					#endif
				#endif
				break;
  402f22:	e028      	b.n	402f76 <ActivateValves+0xda>
			case waitCycles:
				if(tickCount>=tickDur)
  402f24:	4b1b      	ldr	r3, [pc, #108]	; (402f94 <ActivateValves+0xf8>)
  402f26:	681a      	ldr	r2, [r3, #0]
  402f28:	4b19      	ldr	r3, [pc, #100]	; (402f90 <ActivateValves+0xf4>)
  402f2a:	681b      	ldr	r3, [r3, #0]
  402f2c:	429a      	cmp	r2, r3
  402f2e:	d321      	bcc.n	402f74 <ActivateValves+0xd8>
				{
					ctrlState = nextCtrlState;
  402f30:	4b19      	ldr	r3, [pc, #100]	; (402f98 <ActivateValves+0xfc>)
  402f32:	781a      	ldrb	r2, [r3, #0]
  402f34:	4b13      	ldr	r3, [pc, #76]	; (402f84 <ActivateValves+0xe8>)
  402f36:	701a      	strb	r2, [r3, #0]
					tickCount = 0;
  402f38:	4b16      	ldr	r3, [pc, #88]	; (402f94 <ActivateValves+0xf8>)
  402f3a:	2200      	movs	r2, #0
  402f3c:	601a      	str	r2, [r3, #0]
					tickDur = 0;
  402f3e:	4b14      	ldr	r3, [pc, #80]	; (402f90 <ActivateValves+0xf4>)
  402f40:	2200      	movs	r2, #0
  402f42:	601a      	str	r2, [r3, #0]
				}
				break;
  402f44:	e016      	b.n	402f74 <ActivateValves+0xd8>
			case holdCuff:
				#ifndef ALGO_TEST_MODE_EN
					SetValveState(s1CloseS2Close);
				#endif
				tickCount = 0;
  402f46:	4b13      	ldr	r3, [pc, #76]	; (402f94 <ActivateValves+0xf8>)
  402f48:	2200      	movs	r2, #0
  402f4a:	601a      	str	r2, [r3, #0]
				tickDur = holdDur;
  402f4c:	4b13      	ldr	r3, [pc, #76]	; (402f9c <ActivateValves+0x100>)
  402f4e:	681b      	ldr	r3, [r3, #0]
  402f50:	4a0f      	ldr	r2, [pc, #60]	; (402f90 <ActivateValves+0xf4>)
  402f52:	6013      	str	r3, [r2, #0]
				ctrlState = waitCycles;
  402f54:	4b0b      	ldr	r3, [pc, #44]	; (402f84 <ActivateValves+0xe8>)
  402f56:	2202      	movs	r2, #2
  402f58:	701a      	strb	r2, [r3, #0]
				nextCtrlState = releaseCuff;
  402f5a:	4b0f      	ldr	r3, [pc, #60]	; (402f98 <ActivateValves+0xfc>)
  402f5c:	2204      	movs	r2, #4
  402f5e:	701a      	strb	r2, [r3, #0]
				break;
  402f60:	e009      	b.n	402f76 <ActivateValves+0xda>
					SetValveState(s1CloseS2Open);
				#endif
				#ifndef ALGO_TYPE_PK_DET
					ctrlState = fillCuff;
				#else
					ctrlState = insertDelay; 
  402f62:	4b08      	ldr	r3, [pc, #32]	; (402f84 <ActivateValves+0xe8>)
  402f64:	2200      	movs	r2, #0
  402f66:	701a      	strb	r2, [r3, #0]
				#endif
				trigFound = 0;
  402f68:	4b05      	ldr	r3, [pc, #20]	; (402f80 <ActivateValves+0xe4>)
  402f6a:	2200      	movs	r2, #0
  402f6c:	701a      	strb	r2, [r3, #0]
				break;
  402f6e:	e002      	b.n	402f76 <ActivateValves+0xda>
			default:
				break;
  402f70:	bf00      	nop
  402f72:	e000      	b.n	402f76 <ActivateValves+0xda>
				{
					ctrlState = nextCtrlState;
					tickCount = 0;
					tickDur = 0;
				}
				break;
  402f74:	bf00      	nop
				break;
			default:
				break;
		}
	}
}
  402f76:	bf00      	nop
  402f78:	3714      	adds	r7, #20
  402f7a:	46bd      	mov	sp, r7
  402f7c:	bc80      	pop	{r7}
  402f7e:	4770      	bx	lr
  402f80:	20000a90 	.word	0x20000a90
  402f84:	20000aa8 	.word	0x20000aa8
  402f88:	20000aa0 	.word	0x20000aa0
  402f8c:	2000001c 	.word	0x2000001c
  402f90:	20000ab0 	.word	0x20000ab0
  402f94:	20000aac 	.word	0x20000aac
  402f98:	20000010 	.word	0x20000010
  402f9c:	20000018 	.word	0x20000018

00402fa0 <SetValveState>:

void SetValveState(enum valveStates st)
{
  402fa0:	b580      	push	{r7, lr}
  402fa2:	b082      	sub	sp, #8
  402fa4:	af00      	add	r7, sp, #0
  402fa6:	4603      	mov	r3, r0
  402fa8:	71fb      	strb	r3, [r7, #7]
	switch (st)
  402faa:	79fb      	ldrb	r3, [r7, #7]
  402fac:	2b03      	cmp	r3, #3
  402fae:	d827      	bhi.n	403000 <SetValveState+0x60>
  402fb0:	a201      	add	r2, pc, #4	; (adr r2, 402fb8 <SetValveState+0x18>)
  402fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402fb6:	bf00      	nop
  402fb8:	00402fc9 	.word	0x00402fc9
  402fbc:	00402fd7 	.word	0x00402fd7
  402fc0:	00402fe5 	.word	0x00402fe5
  402fc4:	00402ff3 	.word	0x00402ff3
	{
		case s1CloseS2Close:
			gpio_set_pin_low(PIN_INAVALVE1_IDX);
  402fc8:	200d      	movs	r0, #13
  402fca:	4b0f      	ldr	r3, [pc, #60]	; (403008 <SetValveState+0x68>)
  402fcc:	4798      	blx	r3
			gpio_set_pin_low(PIN_INAVALVE2_IDX);
  402fce:	200e      	movs	r0, #14
  402fd0:	4b0d      	ldr	r3, [pc, #52]	; (403008 <SetValveState+0x68>)
  402fd2:	4798      	blx	r3
			break;
  402fd4:	e014      	b.n	403000 <SetValveState+0x60>
		case s1CloseS2Open:
			gpio_set_pin_low(PIN_INAVALVE1_IDX);
  402fd6:	200d      	movs	r0, #13
  402fd8:	4b0b      	ldr	r3, [pc, #44]	; (403008 <SetValveState+0x68>)
  402fda:	4798      	blx	r3
			gpio_set_pin_high(PIN_INAVALVE2_IDX);
  402fdc:	200e      	movs	r0, #14
  402fde:	4b0b      	ldr	r3, [pc, #44]	; (40300c <SetValveState+0x6c>)
  402fe0:	4798      	blx	r3
			break;
  402fe2:	e00d      	b.n	403000 <SetValveState+0x60>
		case s1OpenS2Close:
			gpio_set_pin_high(PIN_INAVALVE1_IDX);
  402fe4:	200d      	movs	r0, #13
  402fe6:	4b09      	ldr	r3, [pc, #36]	; (40300c <SetValveState+0x6c>)
  402fe8:	4798      	blx	r3
			gpio_set_pin_low(PIN_INAVALVE2_IDX);
  402fea:	200e      	movs	r0, #14
  402fec:	4b06      	ldr	r3, [pc, #24]	; (403008 <SetValveState+0x68>)
  402fee:	4798      	blx	r3
			break;
  402ff0:	e006      	b.n	403000 <SetValveState+0x60>
		case s1OpenS2Open:
			gpio_set_pin_high(PIN_INAVALVE1_IDX);
  402ff2:	200d      	movs	r0, #13
  402ff4:	4b05      	ldr	r3, [pc, #20]	; (40300c <SetValveState+0x6c>)
  402ff6:	4798      	blx	r3
			gpio_set_pin_high(PIN_INAVALVE2_IDX);
  402ff8:	200e      	movs	r0, #14
  402ffa:	4b04      	ldr	r3, [pc, #16]	; (40300c <SetValveState+0x6c>)
  402ffc:	4798      	blx	r3
			break;
  402ffe:	bf00      	nop
	}
}
  403000:	bf00      	nop
  403002:	3708      	adds	r7, #8
  403004:	46bd      	mov	sp, r7
  403006:	bd80      	pop	{r7, pc}
  403008:	00401a25 	.word	0x00401a25
  40300c:	004019f5 	.word	0x004019f5

00403010 <SendDispData>:

void SendDispData(void)
{
  403010:	b580      	push	{r7, lr}
  403012:	b082      	sub	sp, #8
  403014:	af00      	add	r7, sp, #0
	/* If previous transfer not complete, return */
	#if defined(BOARD_XPLND)
		if (!(uart_get_status(DISP_UART) & UART_SR_ENDTX)) 
	#elif defined(BOARD_NIRA91)
		if (!(usart_get_status(DISP_USART) & US_CSR_ENDTX)) 
  403016:	48a6      	ldr	r0, [pc, #664]	; (4032b0 <SendDispData+0x2a0>)
  403018:	4ba6      	ldr	r3, [pc, #664]	; (4032b4 <SendDispData+0x2a4>)
  40301a:	4798      	blx	r3
  40301c:	4603      	mov	r3, r0
  40301e:	f003 0310 	and.w	r3, r3, #16
  403022:	2b00      	cmp	r3, #0
  403024:	f000 8527 	beq.w	403a76 <SendDispData+0xa66>
	{
		return;
	}

	#ifndef CYCLE_AVG_DISP_EN
		uint8_t readS2 = 0;
  403028:	2300      	movs	r3, #0
  40302a:	71fb      	strb	r3, [r7, #7]
		
		if(CBuffGetRxBytes(&sen2Data.pleathBuff) > 25)
  40302c:	48a2      	ldr	r0, [pc, #648]	; (4032b8 <SendDispData+0x2a8>)
  40302e:	4ba3      	ldr	r3, [pc, #652]	; (4032bc <SendDispData+0x2ac>)
  403030:	4798      	blx	r3
  403032:	4603      	mov	r3, r0
  403034:	2b19      	cmp	r3, #25
  403036:	d901      	bls.n	40303c <SendDispData+0x2c>
		{
			readS2 = 1;
  403038:	2301      	movs	r3, #1
  40303a:	71fb      	strb	r3, [r7, #7]
			//#warning "Sensor2 display commented"
		}
		
		/* Check if data in sen1Pleath buff >= 25 */
		if(CBuffGetRxBytes(&sen1Data.pleathBuff) > 25 && CBuffGetRxBytes(&trigBuff) > 25)
  40303c:	48a0      	ldr	r0, [pc, #640]	; (4032c0 <SendDispData+0x2b0>)
  40303e:	4b9f      	ldr	r3, [pc, #636]	; (4032bc <SendDispData+0x2ac>)
  403040:	4798      	blx	r3
  403042:	4603      	mov	r3, r0
  403044:	2b19      	cmp	r3, #25
  403046:	f240 8517 	bls.w	403a78 <SendDispData+0xa68>
  40304a:	489e      	ldr	r0, [pc, #632]	; (4032c4 <SendDispData+0x2b4>)
  40304c:	4b9b      	ldr	r3, [pc, #620]	; (4032bc <SendDispData+0x2ac>)
  40304e:	4798      	blx	r3
  403050:	4603      	mov	r3, r0
  403052:	2b19      	cmp	r3, #25
  403054:	f240 8510 	bls.w	403a78 <SendDispData+0xa68>
		{
			/* Frame 1*/
			dispPkt[0] = '$';
  403058:	4b9b      	ldr	r3, [pc, #620]	; (4032c8 <SendDispData+0x2b8>)
  40305a:	2224      	movs	r2, #36	; 0x24
  40305c:	701a      	strb	r2, [r3, #0]
			/* Sensor Status */
			dispPkt[1] = '1';
  40305e:	4b9a      	ldr	r3, [pc, #616]	; (4032c8 <SendDispData+0x2b8>)
  403060:	2231      	movs	r2, #49	; 0x31
  403062:	705a      	strb	r2, [r3, #1]
			/* Sensor 1 Pleath Data */
			dispPkt[2] = CBuffReadByte(&sen1Data.pleathBuff);
  403064:	4896      	ldr	r0, [pc, #600]	; (4032c0 <SendDispData+0x2b0>)
  403066:	4b99      	ldr	r3, [pc, #612]	; (4032cc <SendDispData+0x2bc>)
  403068:	4798      	blx	r3
  40306a:	4603      	mov	r3, r0
  40306c:	461a      	mov	r2, r3
  40306e:	4b96      	ldr	r3, [pc, #600]	; (4032c8 <SendDispData+0x2b8>)
  403070:	709a      	strb	r2, [r3, #2]
			/* Trigger Data */
			dispPkt[3] = CBuffReadByte(&trigBuff);
  403072:	4894      	ldr	r0, [pc, #592]	; (4032c4 <SendDispData+0x2b4>)
  403074:	4b95      	ldr	r3, [pc, #596]	; (4032cc <SendDispData+0x2bc>)
  403076:	4798      	blx	r3
  403078:	4603      	mov	r3, r0
  40307a:	461a      	mov	r2, r3
  40307c:	4b92      	ldr	r3, [pc, #584]	; (4032c8 <SendDispData+0x2b8>)
  40307e:	70da      	strb	r2, [r3, #3]
			/* Sensor 2 Pleath Data */
			if(readS2)
  403080:	79fb      	ldrb	r3, [r7, #7]
  403082:	2b00      	cmp	r3, #0
  403084:	d007      	beq.n	403096 <SendDispData+0x86>
				dispPkt[4] = CBuffReadByte(&sen2Data.pleathBuff);
  403086:	488c      	ldr	r0, [pc, #560]	; (4032b8 <SendDispData+0x2a8>)
  403088:	4b90      	ldr	r3, [pc, #576]	; (4032cc <SendDispData+0x2bc>)
  40308a:	4798      	blx	r3
  40308c:	4603      	mov	r3, r0
  40308e:	461a      	mov	r2, r3
  403090:	4b8d      	ldr	r3, [pc, #564]	; (4032c8 <SendDispData+0x2b8>)
  403092:	711a      	strb	r2, [r3, #4]
  403094:	e002      	b.n	40309c <SendDispData+0x8c>
			else
				dispPkt[4] = 0;
  403096:	4b8c      	ldr	r3, [pc, #560]	; (4032c8 <SendDispData+0x2b8>)
  403098:	2200      	movs	r2, #0
  40309a:	711a      	strb	r2, [r3, #4]
			/* Checksum */
			dispPkt[5] = CalcChkSum(&dispPkt[0],5);
  40309c:	2105      	movs	r1, #5
  40309e:	488a      	ldr	r0, [pc, #552]	; (4032c8 <SendDispData+0x2b8>)
  4030a0:	4b8b      	ldr	r3, [pc, #556]	; (4032d0 <SendDispData+0x2c0>)
  4030a2:	4798      	blx	r3
  4030a4:	4603      	mov	r3, r0
  4030a6:	461a      	mov	r2, r3
  4030a8:	4b87      	ldr	r3, [pc, #540]	; (4032c8 <SendDispData+0x2b8>)
  4030aa:	715a      	strb	r2, [r3, #5]

			/* Frame 2*/
			dispPkt[6] = '$';
  4030ac:	4b86      	ldr	r3, [pc, #536]	; (4032c8 <SendDispData+0x2b8>)
  4030ae:	2224      	movs	r2, #36	; 0x24
  4030b0:	719a      	strb	r2, [r3, #6]
			/* S1 Heart Rate MSB */
			dispPkt[7] = sen1Data.hrMsb;
  4030b2:	4b88      	ldr	r3, [pc, #544]	; (4032d4 <SendDispData+0x2c4>)
  4030b4:	781a      	ldrb	r2, [r3, #0]
  4030b6:	4b84      	ldr	r3, [pc, #528]	; (4032c8 <SendDispData+0x2b8>)
  4030b8:	71da      	strb	r2, [r3, #7]
			/* Sensor 1 Pleath Data */
			dispPkt[8] = CBuffReadByte(&sen1Data.pleathBuff);
  4030ba:	4881      	ldr	r0, [pc, #516]	; (4032c0 <SendDispData+0x2b0>)
  4030bc:	4b83      	ldr	r3, [pc, #524]	; (4032cc <SendDispData+0x2bc>)
  4030be:	4798      	blx	r3
  4030c0:	4603      	mov	r3, r0
  4030c2:	461a      	mov	r2, r3
  4030c4:	4b80      	ldr	r3, [pc, #512]	; (4032c8 <SendDispData+0x2b8>)
  4030c6:	721a      	strb	r2, [r3, #8]
			/* Trigger Data */
			dispPkt[9] = CBuffReadByte(&trigBuff);
  4030c8:	487e      	ldr	r0, [pc, #504]	; (4032c4 <SendDispData+0x2b4>)
  4030ca:	4b80      	ldr	r3, [pc, #512]	; (4032cc <SendDispData+0x2bc>)
  4030cc:	4798      	blx	r3
  4030ce:	4603      	mov	r3, r0
  4030d0:	461a      	mov	r2, r3
  4030d2:	4b7d      	ldr	r3, [pc, #500]	; (4032c8 <SendDispData+0x2b8>)
  4030d4:	725a      	strb	r2, [r3, #9]
			/* Sensor 2 Pleath Data */
			if(readS2)
  4030d6:	79fb      	ldrb	r3, [r7, #7]
  4030d8:	2b00      	cmp	r3, #0
  4030da:	d007      	beq.n	4030ec <SendDispData+0xdc>
				dispPkt[10] = CBuffReadByte(&sen2Data.pleathBuff);
  4030dc:	4876      	ldr	r0, [pc, #472]	; (4032b8 <SendDispData+0x2a8>)
  4030de:	4b7b      	ldr	r3, [pc, #492]	; (4032cc <SendDispData+0x2bc>)
  4030e0:	4798      	blx	r3
  4030e2:	4603      	mov	r3, r0
  4030e4:	461a      	mov	r2, r3
  4030e6:	4b78      	ldr	r3, [pc, #480]	; (4032c8 <SendDispData+0x2b8>)
  4030e8:	729a      	strb	r2, [r3, #10]
  4030ea:	e002      	b.n	4030f2 <SendDispData+0xe2>
			else
				dispPkt[10] = 0;
  4030ec:	4b76      	ldr	r3, [pc, #472]	; (4032c8 <SendDispData+0x2b8>)
  4030ee:	2200      	movs	r2, #0
  4030f0:	729a      	strb	r2, [r3, #10]
			/* Checksum */
			dispPkt[11] = CalcChkSum(&dispPkt[6],5);
  4030f2:	2105      	movs	r1, #5
  4030f4:	4878      	ldr	r0, [pc, #480]	; (4032d8 <SendDispData+0x2c8>)
  4030f6:	4b76      	ldr	r3, [pc, #472]	; (4032d0 <SendDispData+0x2c0>)
  4030f8:	4798      	blx	r3
  4030fa:	4603      	mov	r3, r0
  4030fc:	461a      	mov	r2, r3
  4030fe:	4b72      	ldr	r3, [pc, #456]	; (4032c8 <SendDispData+0x2b8>)
  403100:	72da      	strb	r2, [r3, #11]

			/* Frame 3*/
			dispPkt[12] = '$';
  403102:	4b71      	ldr	r3, [pc, #452]	; (4032c8 <SendDispData+0x2b8>)
  403104:	2224      	movs	r2, #36	; 0x24
  403106:	731a      	strb	r2, [r3, #12]
			/* S1 Heart Rate LSB */
			dispPkt[13] = sen1Data.hrLsb;
  403108:	4b72      	ldr	r3, [pc, #456]	; (4032d4 <SendDispData+0x2c4>)
  40310a:	785a      	ldrb	r2, [r3, #1]
  40310c:	4b6e      	ldr	r3, [pc, #440]	; (4032c8 <SendDispData+0x2b8>)
  40310e:	735a      	strb	r2, [r3, #13]
			/* Sensor 1 Pleath Data */
			dispPkt[14] = CBuffReadByte(&sen1Data.pleathBuff);
  403110:	486b      	ldr	r0, [pc, #428]	; (4032c0 <SendDispData+0x2b0>)
  403112:	4b6e      	ldr	r3, [pc, #440]	; (4032cc <SendDispData+0x2bc>)
  403114:	4798      	blx	r3
  403116:	4603      	mov	r3, r0
  403118:	461a      	mov	r2, r3
  40311a:	4b6b      	ldr	r3, [pc, #428]	; (4032c8 <SendDispData+0x2b8>)
  40311c:	739a      	strb	r2, [r3, #14]
			/* Trigger Data */
			dispPkt[15] = CBuffReadByte(&trigBuff);
  40311e:	4869      	ldr	r0, [pc, #420]	; (4032c4 <SendDispData+0x2b4>)
  403120:	4b6a      	ldr	r3, [pc, #424]	; (4032cc <SendDispData+0x2bc>)
  403122:	4798      	blx	r3
  403124:	4603      	mov	r3, r0
  403126:	461a      	mov	r2, r3
  403128:	4b67      	ldr	r3, [pc, #412]	; (4032c8 <SendDispData+0x2b8>)
  40312a:	73da      	strb	r2, [r3, #15]
			/* Sensor 2 Pleath Data */
			if(readS2)
  40312c:	79fb      	ldrb	r3, [r7, #7]
  40312e:	2b00      	cmp	r3, #0
  403130:	d007      	beq.n	403142 <SendDispData+0x132>
				dispPkt[16] = CBuffReadByte(&sen2Data.pleathBuff);
  403132:	4861      	ldr	r0, [pc, #388]	; (4032b8 <SendDispData+0x2a8>)
  403134:	4b65      	ldr	r3, [pc, #404]	; (4032cc <SendDispData+0x2bc>)
  403136:	4798      	blx	r3
  403138:	4603      	mov	r3, r0
  40313a:	461a      	mov	r2, r3
  40313c:	4b62      	ldr	r3, [pc, #392]	; (4032c8 <SendDispData+0x2b8>)
  40313e:	741a      	strb	r2, [r3, #16]
  403140:	e002      	b.n	403148 <SendDispData+0x138>
			else
				dispPkt[16] = 0;
  403142:	4b61      	ldr	r3, [pc, #388]	; (4032c8 <SendDispData+0x2b8>)
  403144:	2200      	movs	r2, #0
  403146:	741a      	strb	r2, [r3, #16]
			/* Checksum */
			dispPkt[17] = CalcChkSum(&dispPkt[12],5);
  403148:	2105      	movs	r1, #5
  40314a:	4864      	ldr	r0, [pc, #400]	; (4032dc <SendDispData+0x2cc>)
  40314c:	4b60      	ldr	r3, [pc, #384]	; (4032d0 <SendDispData+0x2c0>)
  40314e:	4798      	blx	r3
  403150:	4603      	mov	r3, r0
  403152:	461a      	mov	r2, r3
  403154:	4b5c      	ldr	r3, [pc, #368]	; (4032c8 <SendDispData+0x2b8>)
  403156:	745a      	strb	r2, [r3, #17]

			/* Frame 4*/
			dispPkt[18] = '$';
  403158:	4b5b      	ldr	r3, [pc, #364]	; (4032c8 <SendDispData+0x2b8>)
  40315a:	2224      	movs	r2, #36	; 0x24
  40315c:	749a      	strb	r2, [r3, #18]
			/* S1 SpO2 */
			dispPkt[19] = sen1Data.spo2;
  40315e:	4b5d      	ldr	r3, [pc, #372]	; (4032d4 <SendDispData+0x2c4>)
  403160:	789a      	ldrb	r2, [r3, #2]
  403162:	4b59      	ldr	r3, [pc, #356]	; (4032c8 <SendDispData+0x2b8>)
  403164:	74da      	strb	r2, [r3, #19]
			/* Sensor 1 Pleath Data */
			dispPkt[20] = CBuffReadByte(&sen1Data.pleathBuff);
  403166:	4856      	ldr	r0, [pc, #344]	; (4032c0 <SendDispData+0x2b0>)
  403168:	4b58      	ldr	r3, [pc, #352]	; (4032cc <SendDispData+0x2bc>)
  40316a:	4798      	blx	r3
  40316c:	4603      	mov	r3, r0
  40316e:	461a      	mov	r2, r3
  403170:	4b55      	ldr	r3, [pc, #340]	; (4032c8 <SendDispData+0x2b8>)
  403172:	751a      	strb	r2, [r3, #20]
			/* Trigger Data */
			dispPkt[21] = CBuffReadByte(&trigBuff);
  403174:	4853      	ldr	r0, [pc, #332]	; (4032c4 <SendDispData+0x2b4>)
  403176:	4b55      	ldr	r3, [pc, #340]	; (4032cc <SendDispData+0x2bc>)
  403178:	4798      	blx	r3
  40317a:	4603      	mov	r3, r0
  40317c:	461a      	mov	r2, r3
  40317e:	4b52      	ldr	r3, [pc, #328]	; (4032c8 <SendDispData+0x2b8>)
  403180:	755a      	strb	r2, [r3, #21]
			/* Sensor 2 Pleath Data */
			if(readS2)
  403182:	79fb      	ldrb	r3, [r7, #7]
  403184:	2b00      	cmp	r3, #0
  403186:	d007      	beq.n	403198 <SendDispData+0x188>
				dispPkt[22] = CBuffReadByte(&sen2Data.pleathBuff);
  403188:	484b      	ldr	r0, [pc, #300]	; (4032b8 <SendDispData+0x2a8>)
  40318a:	4b50      	ldr	r3, [pc, #320]	; (4032cc <SendDispData+0x2bc>)
  40318c:	4798      	blx	r3
  40318e:	4603      	mov	r3, r0
  403190:	461a      	mov	r2, r3
  403192:	4b4d      	ldr	r3, [pc, #308]	; (4032c8 <SendDispData+0x2b8>)
  403194:	759a      	strb	r2, [r3, #22]
  403196:	e002      	b.n	40319e <SendDispData+0x18e>
			else
				dispPkt[22] = 0;
  403198:	4b4b      	ldr	r3, [pc, #300]	; (4032c8 <SendDispData+0x2b8>)
  40319a:	2200      	movs	r2, #0
  40319c:	759a      	strb	r2, [r3, #22]
			/* Checksum */
			dispPkt[23] = CalcChkSum(&dispPkt[18],5);
  40319e:	2105      	movs	r1, #5
  4031a0:	484f      	ldr	r0, [pc, #316]	; (4032e0 <SendDispData+0x2d0>)
  4031a2:	4b4b      	ldr	r3, [pc, #300]	; (4032d0 <SendDispData+0x2c0>)
  4031a4:	4798      	blx	r3
  4031a6:	4603      	mov	r3, r0
  4031a8:	461a      	mov	r2, r3
  4031aa:	4b47      	ldr	r3, [pc, #284]	; (4032c8 <SendDispData+0x2b8>)
  4031ac:	75da      	strb	r2, [r3, #23]

			/* Frame 5*/
			dispPkt[24] = '$';
  4031ae:	4b46      	ldr	r3, [pc, #280]	; (4032c8 <SendDispData+0x2b8>)
  4031b0:	2224      	movs	r2, #36	; 0x24
  4031b2:	761a      	strb	r2, [r3, #24]
			/* S2 Heart Rate MSB */
			dispPkt[25] = sen2Data.hrMsb;
  4031b4:	4b4b      	ldr	r3, [pc, #300]	; (4032e4 <SendDispData+0x2d4>)
  4031b6:	781a      	ldrb	r2, [r3, #0]
  4031b8:	4b43      	ldr	r3, [pc, #268]	; (4032c8 <SendDispData+0x2b8>)
  4031ba:	765a      	strb	r2, [r3, #25]
			/* Sensor 1 Pleath Data */
			dispPkt[26] = CBuffReadByte(&sen1Data.pleathBuff);
  4031bc:	4840      	ldr	r0, [pc, #256]	; (4032c0 <SendDispData+0x2b0>)
  4031be:	4b43      	ldr	r3, [pc, #268]	; (4032cc <SendDispData+0x2bc>)
  4031c0:	4798      	blx	r3
  4031c2:	4603      	mov	r3, r0
  4031c4:	461a      	mov	r2, r3
  4031c6:	4b40      	ldr	r3, [pc, #256]	; (4032c8 <SendDispData+0x2b8>)
  4031c8:	769a      	strb	r2, [r3, #26]
			/* Trigger Data */
			dispPkt[27] = CBuffReadByte(&trigBuff);
  4031ca:	483e      	ldr	r0, [pc, #248]	; (4032c4 <SendDispData+0x2b4>)
  4031cc:	4b3f      	ldr	r3, [pc, #252]	; (4032cc <SendDispData+0x2bc>)
  4031ce:	4798      	blx	r3
  4031d0:	4603      	mov	r3, r0
  4031d2:	461a      	mov	r2, r3
  4031d4:	4b3c      	ldr	r3, [pc, #240]	; (4032c8 <SendDispData+0x2b8>)
  4031d6:	76da      	strb	r2, [r3, #27]
			/* Sensor 2 Pleath Data */
			if(readS2)
  4031d8:	79fb      	ldrb	r3, [r7, #7]
  4031da:	2b00      	cmp	r3, #0
  4031dc:	d007      	beq.n	4031ee <SendDispData+0x1de>
				dispPkt[28] = CBuffReadByte(&sen2Data.pleathBuff);
  4031de:	4836      	ldr	r0, [pc, #216]	; (4032b8 <SendDispData+0x2a8>)
  4031e0:	4b3a      	ldr	r3, [pc, #232]	; (4032cc <SendDispData+0x2bc>)
  4031e2:	4798      	blx	r3
  4031e4:	4603      	mov	r3, r0
  4031e6:	461a      	mov	r2, r3
  4031e8:	4b37      	ldr	r3, [pc, #220]	; (4032c8 <SendDispData+0x2b8>)
  4031ea:	771a      	strb	r2, [r3, #28]
  4031ec:	e002      	b.n	4031f4 <SendDispData+0x1e4>
			else
				dispPkt[28] = 0;
  4031ee:	4b36      	ldr	r3, [pc, #216]	; (4032c8 <SendDispData+0x2b8>)
  4031f0:	2200      	movs	r2, #0
  4031f2:	771a      	strb	r2, [r3, #28]
			/* Checksum */
			dispPkt[29] = CalcChkSum(&dispPkt[24],5);
  4031f4:	2105      	movs	r1, #5
  4031f6:	483c      	ldr	r0, [pc, #240]	; (4032e8 <SendDispData+0x2d8>)
  4031f8:	4b35      	ldr	r3, [pc, #212]	; (4032d0 <SendDispData+0x2c0>)
  4031fa:	4798      	blx	r3
  4031fc:	4603      	mov	r3, r0
  4031fe:	461a      	mov	r2, r3
  403200:	4b31      	ldr	r3, [pc, #196]	; (4032c8 <SendDispData+0x2b8>)
  403202:	775a      	strb	r2, [r3, #29]

			/* Frame 6*/
			dispPkt[30] = '$';
  403204:	4b30      	ldr	r3, [pc, #192]	; (4032c8 <SendDispData+0x2b8>)
  403206:	2224      	movs	r2, #36	; 0x24
  403208:	779a      	strb	r2, [r3, #30]
			/* S2 Heart Rate LSB */
			dispPkt[31] = sen2Data.hrLsb;
  40320a:	4b36      	ldr	r3, [pc, #216]	; (4032e4 <SendDispData+0x2d4>)
  40320c:	785a      	ldrb	r2, [r3, #1]
  40320e:	4b2e      	ldr	r3, [pc, #184]	; (4032c8 <SendDispData+0x2b8>)
  403210:	77da      	strb	r2, [r3, #31]
			/* Sensor 1 Pleath Data */
			dispPkt[32] = CBuffReadByte(&sen1Data.pleathBuff);
  403212:	482b      	ldr	r0, [pc, #172]	; (4032c0 <SendDispData+0x2b0>)
  403214:	4b2d      	ldr	r3, [pc, #180]	; (4032cc <SendDispData+0x2bc>)
  403216:	4798      	blx	r3
  403218:	4603      	mov	r3, r0
  40321a:	461a      	mov	r2, r3
  40321c:	4b2a      	ldr	r3, [pc, #168]	; (4032c8 <SendDispData+0x2b8>)
  40321e:	f883 2020 	strb.w	r2, [r3, #32]
			/* Trigger Data */
			dispPkt[33] = CBuffReadByte(&trigBuff);
  403222:	4828      	ldr	r0, [pc, #160]	; (4032c4 <SendDispData+0x2b4>)
  403224:	4b29      	ldr	r3, [pc, #164]	; (4032cc <SendDispData+0x2bc>)
  403226:	4798      	blx	r3
  403228:	4603      	mov	r3, r0
  40322a:	461a      	mov	r2, r3
  40322c:	4b26      	ldr	r3, [pc, #152]	; (4032c8 <SendDispData+0x2b8>)
  40322e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			/* Sensor 2 Pleath Data */
			if(readS2)
  403232:	79fb      	ldrb	r3, [r7, #7]
  403234:	2b00      	cmp	r3, #0
  403236:	d008      	beq.n	40324a <SendDispData+0x23a>
				dispPkt[34] = CBuffReadByte(&sen2Data.pleathBuff);
  403238:	481f      	ldr	r0, [pc, #124]	; (4032b8 <SendDispData+0x2a8>)
  40323a:	4b24      	ldr	r3, [pc, #144]	; (4032cc <SendDispData+0x2bc>)
  40323c:	4798      	blx	r3
  40323e:	4603      	mov	r3, r0
  403240:	461a      	mov	r2, r3
  403242:	4b21      	ldr	r3, [pc, #132]	; (4032c8 <SendDispData+0x2b8>)
  403244:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  403248:	e003      	b.n	403252 <SendDispData+0x242>
			else
				dispPkt[34] = 0;
  40324a:	4b1f      	ldr	r3, [pc, #124]	; (4032c8 <SendDispData+0x2b8>)
  40324c:	2200      	movs	r2, #0
  40324e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			/* Checksum */
			dispPkt[35] = CalcChkSum(&dispPkt[30],5);
  403252:	2105      	movs	r1, #5
  403254:	4825      	ldr	r0, [pc, #148]	; (4032ec <SendDispData+0x2dc>)
  403256:	4b1e      	ldr	r3, [pc, #120]	; (4032d0 <SendDispData+0x2c0>)
  403258:	4798      	blx	r3
  40325a:	4603      	mov	r3, r0
  40325c:	461a      	mov	r2, r3
  40325e:	4b1a      	ldr	r3, [pc, #104]	; (4032c8 <SendDispData+0x2b8>)
  403260:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

			/* Frame 7*/
			dispPkt[36] = '$';
  403264:	4b18      	ldr	r3, [pc, #96]	; (4032c8 <SendDispData+0x2b8>)
  403266:	2224      	movs	r2, #36	; 0x24
  403268:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			/* S2 SpO2 */
			dispPkt[37] = sen2Data.spo2;
  40326c:	4b1d      	ldr	r3, [pc, #116]	; (4032e4 <SendDispData+0x2d4>)
  40326e:	789a      	ldrb	r2, [r3, #2]
  403270:	4b15      	ldr	r3, [pc, #84]	; (4032c8 <SendDispData+0x2b8>)
  403272:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			/* Sensor 1 Pleath Data */
			dispPkt[38] = CBuffReadByte(&sen1Data.pleathBuff);
  403276:	4812      	ldr	r0, [pc, #72]	; (4032c0 <SendDispData+0x2b0>)
  403278:	4b14      	ldr	r3, [pc, #80]	; (4032cc <SendDispData+0x2bc>)
  40327a:	4798      	blx	r3
  40327c:	4603      	mov	r3, r0
  40327e:	461a      	mov	r2, r3
  403280:	4b11      	ldr	r3, [pc, #68]	; (4032c8 <SendDispData+0x2b8>)
  403282:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
			/* Trigger Data */
			dispPkt[39] = CBuffReadByte(&trigBuff);
  403286:	480f      	ldr	r0, [pc, #60]	; (4032c4 <SendDispData+0x2b4>)
  403288:	4b10      	ldr	r3, [pc, #64]	; (4032cc <SendDispData+0x2bc>)
  40328a:	4798      	blx	r3
  40328c:	4603      	mov	r3, r0
  40328e:	461a      	mov	r2, r3
  403290:	4b0d      	ldr	r3, [pc, #52]	; (4032c8 <SendDispData+0x2b8>)
  403292:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			/* Sensor 2 Pleath Data */
			if(readS2)
  403296:	79fb      	ldrb	r3, [r7, #7]
  403298:	2b00      	cmp	r3, #0
  40329a:	d029      	beq.n	4032f0 <SendDispData+0x2e0>
				dispPkt[40] = CBuffReadByte(&sen2Data.pleathBuff);
  40329c:	4806      	ldr	r0, [pc, #24]	; (4032b8 <SendDispData+0x2a8>)
  40329e:	4b0b      	ldr	r3, [pc, #44]	; (4032cc <SendDispData+0x2bc>)
  4032a0:	4798      	blx	r3
  4032a2:	4603      	mov	r3, r0
  4032a4:	461a      	mov	r2, r3
  4032a6:	4b08      	ldr	r3, [pc, #32]	; (4032c8 <SendDispData+0x2b8>)
  4032a8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  4032ac:	e024      	b.n	4032f8 <SendDispData+0x2e8>
  4032ae:	bf00      	nop
  4032b0:	40028000 	.word	0x40028000
  4032b4:	00401131 	.word	0x00401131
  4032b8:	20000b0f 	.word	0x20000b0f
  4032bc:	00400129 	.word	0x00400129
  4032c0:	20000bdf 	.word	0x20000bdf
  4032c4:	20000d44 	.word	0x20000d44
  4032c8:	20000cac 	.word	0x20000cac
  4032cc:	0040018d 	.word	0x0040018d
  4032d0:	00403ab9 	.word	0x00403ab9
  4032d4:	20000bdc 	.word	0x20000bdc
  4032d8:	20000cb2 	.word	0x20000cb2
  4032dc:	20000cb8 	.word	0x20000cb8
  4032e0:	20000cbe 	.word	0x20000cbe
  4032e4:	20000b0c 	.word	0x20000b0c
  4032e8:	20000cc4 	.word	0x20000cc4
  4032ec:	20000cca 	.word	0x20000cca
			else
				dispPkt[40] = 0;
  4032f0:	4bab      	ldr	r3, [pc, #684]	; (4035a0 <SendDispData+0x590>)
  4032f2:	2200      	movs	r2, #0
  4032f4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			/* Checksum */
			dispPkt[41] = CalcChkSum(&dispPkt[36],5);
  4032f8:	2105      	movs	r1, #5
  4032fa:	48aa      	ldr	r0, [pc, #680]	; (4035a4 <SendDispData+0x594>)
  4032fc:	4baa      	ldr	r3, [pc, #680]	; (4035a8 <SendDispData+0x598>)
  4032fe:	4798      	blx	r3
  403300:	4603      	mov	r3, r0
  403302:	461a      	mov	r2, r3
  403304:	4ba6      	ldr	r3, [pc, #664]	; (4035a0 <SendDispData+0x590>)
  403306:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

			/* Frame 8*/
			dispPkt[42] = '$';
  40330a:	4ba5      	ldr	r3, [pc, #660]	; (4035a0 <SendDispData+0x590>)
  40330c:	2224      	movs	r2, #36	; 0x24
  40330e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
			/* Pressure Set Point */
			dispPkt[43] = '0';
  403312:	4ba3      	ldr	r3, [pc, #652]	; (4035a0 <SendDispData+0x590>)
  403314:	2230      	movs	r2, #48	; 0x30
  403316:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
			/* Sensor 1 Pleath Data */
			dispPkt[44] = CBuffReadByte(&sen1Data.pleathBuff);
  40331a:	48a4      	ldr	r0, [pc, #656]	; (4035ac <SendDispData+0x59c>)
  40331c:	4ba4      	ldr	r3, [pc, #656]	; (4035b0 <SendDispData+0x5a0>)
  40331e:	4798      	blx	r3
  403320:	4603      	mov	r3, r0
  403322:	461a      	mov	r2, r3
  403324:	4b9e      	ldr	r3, [pc, #632]	; (4035a0 <SendDispData+0x590>)
  403326:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			/* Trigger Data */
			dispPkt[45] = CBuffReadByte(&trigBuff);
  40332a:	48a2      	ldr	r0, [pc, #648]	; (4035b4 <SendDispData+0x5a4>)
  40332c:	4ba0      	ldr	r3, [pc, #640]	; (4035b0 <SendDispData+0x5a0>)
  40332e:	4798      	blx	r3
  403330:	4603      	mov	r3, r0
  403332:	461a      	mov	r2, r3
  403334:	4b9a      	ldr	r3, [pc, #616]	; (4035a0 <SendDispData+0x590>)
  403336:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
			/* Sensor 2 Pleath Data */
			if(readS2)
  40333a:	79fb      	ldrb	r3, [r7, #7]
  40333c:	2b00      	cmp	r3, #0
  40333e:	d008      	beq.n	403352 <SendDispData+0x342>
				dispPkt[46] = CBuffReadByte(&sen2Data.pleathBuff);
  403340:	489d      	ldr	r0, [pc, #628]	; (4035b8 <SendDispData+0x5a8>)
  403342:	4b9b      	ldr	r3, [pc, #620]	; (4035b0 <SendDispData+0x5a0>)
  403344:	4798      	blx	r3
  403346:	4603      	mov	r3, r0
  403348:	461a      	mov	r2, r3
  40334a:	4b95      	ldr	r3, [pc, #596]	; (4035a0 <SendDispData+0x590>)
  40334c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  403350:	e003      	b.n	40335a <SendDispData+0x34a>
			else
				dispPkt[46] = 0;
  403352:	4b93      	ldr	r3, [pc, #588]	; (4035a0 <SendDispData+0x590>)
  403354:	2200      	movs	r2, #0
  403356:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
			/* Checksum */
			dispPkt[47] = CalcChkSum(&dispPkt[42],5);
  40335a:	2105      	movs	r1, #5
  40335c:	4897      	ldr	r0, [pc, #604]	; (4035bc <SendDispData+0x5ac>)
  40335e:	4b92      	ldr	r3, [pc, #584]	; (4035a8 <SendDispData+0x598>)
  403360:	4798      	blx	r3
  403362:	4603      	mov	r3, r0
  403364:	461a      	mov	r2, r3
  403366:	4b8e      	ldr	r3, [pc, #568]	; (4035a0 <SendDispData+0x590>)
  403368:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

			/* Frame 9*/
			dispPkt[48] = '$';
  40336c:	4b8c      	ldr	r3, [pc, #560]	; (4035a0 <SendDispData+0x590>)
  40336e:	2224      	movs	r2, #36	; 0x24
  403370:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			/* Trigger Delay */
			dispPkt[49] = '0';
  403374:	4b8a      	ldr	r3, [pc, #552]	; (4035a0 <SendDispData+0x590>)
  403376:	2230      	movs	r2, #48	; 0x30
  403378:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			/* Sensor 1 Pleath Data */
			dispPkt[50] = CBuffReadByte(&sen1Data.pleathBuff);
  40337c:	488b      	ldr	r0, [pc, #556]	; (4035ac <SendDispData+0x59c>)
  40337e:	4b8c      	ldr	r3, [pc, #560]	; (4035b0 <SendDispData+0x5a0>)
  403380:	4798      	blx	r3
  403382:	4603      	mov	r3, r0
  403384:	461a      	mov	r2, r3
  403386:	4b86      	ldr	r3, [pc, #536]	; (4035a0 <SendDispData+0x590>)
  403388:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
			/* Trigger Data */
			dispPkt[51] = CBuffReadByte(&trigBuff);
  40338c:	4889      	ldr	r0, [pc, #548]	; (4035b4 <SendDispData+0x5a4>)
  40338e:	4b88      	ldr	r3, [pc, #544]	; (4035b0 <SendDispData+0x5a0>)
  403390:	4798      	blx	r3
  403392:	4603      	mov	r3, r0
  403394:	461a      	mov	r2, r3
  403396:	4b82      	ldr	r3, [pc, #520]	; (4035a0 <SendDispData+0x590>)
  403398:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
			/* Sensor 2 Pleath Data */
			if(readS2)
  40339c:	79fb      	ldrb	r3, [r7, #7]
  40339e:	2b00      	cmp	r3, #0
  4033a0:	d008      	beq.n	4033b4 <SendDispData+0x3a4>
				dispPkt[52] = CBuffReadByte(&sen2Data.pleathBuff);
  4033a2:	4885      	ldr	r0, [pc, #532]	; (4035b8 <SendDispData+0x5a8>)
  4033a4:	4b82      	ldr	r3, [pc, #520]	; (4035b0 <SendDispData+0x5a0>)
  4033a6:	4798      	blx	r3
  4033a8:	4603      	mov	r3, r0
  4033aa:	461a      	mov	r2, r3
  4033ac:	4b7c      	ldr	r3, [pc, #496]	; (4035a0 <SendDispData+0x590>)
  4033ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  4033b2:	e003      	b.n	4033bc <SendDispData+0x3ac>
			else
				dispPkt[52] = 0;
  4033b4:	4b7a      	ldr	r3, [pc, #488]	; (4035a0 <SendDispData+0x590>)
  4033b6:	2200      	movs	r2, #0
  4033b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
			/* Checksum */
			dispPkt[53] = CalcChkSum(&dispPkt[48],5);
  4033bc:	2105      	movs	r1, #5
  4033be:	4880      	ldr	r0, [pc, #512]	; (4035c0 <SendDispData+0x5b0>)
  4033c0:	4b79      	ldr	r3, [pc, #484]	; (4035a8 <SendDispData+0x598>)
  4033c2:	4798      	blx	r3
  4033c4:	4603      	mov	r3, r0
  4033c6:	461a      	mov	r2, r3
  4033c8:	4b75      	ldr	r3, [pc, #468]	; (4035a0 <SendDispData+0x590>)
  4033ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Frame 10 */
			dispPkt[54] = '$';
  4033ce:	4b74      	ldr	r3, [pc, #464]	; (4035a0 <SendDispData+0x590>)
  4033d0:	2224      	movs	r2, #36	; 0x24
  4033d2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
			/* Cuff Hold Duration */
			dispPkt[55] = '0';
  4033d6:	4b72      	ldr	r3, [pc, #456]	; (4035a0 <SendDispData+0x590>)
  4033d8:	2230      	movs	r2, #48	; 0x30
  4033da:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
			/* Sensor 1 Pleath Data */
			dispPkt[56] = CBuffReadByte(&sen1Data.pleathBuff);
  4033de:	4873      	ldr	r0, [pc, #460]	; (4035ac <SendDispData+0x59c>)
  4033e0:	4b73      	ldr	r3, [pc, #460]	; (4035b0 <SendDispData+0x5a0>)
  4033e2:	4798      	blx	r3
  4033e4:	4603      	mov	r3, r0
  4033e6:	461a      	mov	r2, r3
  4033e8:	4b6d      	ldr	r3, [pc, #436]	; (4035a0 <SendDispData+0x590>)
  4033ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			/* Trigger Data */
			dispPkt[57] = CBuffReadByte(&trigBuff);
  4033ee:	4871      	ldr	r0, [pc, #452]	; (4035b4 <SendDispData+0x5a4>)
  4033f0:	4b6f      	ldr	r3, [pc, #444]	; (4035b0 <SendDispData+0x5a0>)
  4033f2:	4798      	blx	r3
  4033f4:	4603      	mov	r3, r0
  4033f6:	461a      	mov	r2, r3
  4033f8:	4b69      	ldr	r3, [pc, #420]	; (4035a0 <SendDispData+0x590>)
  4033fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			/* Sensor 2 Pleath Data */
			if(readS2)
  4033fe:	79fb      	ldrb	r3, [r7, #7]
  403400:	2b00      	cmp	r3, #0
  403402:	d008      	beq.n	403416 <SendDispData+0x406>
				dispPkt[58] = CBuffReadByte(&sen2Data.pleathBuff);
  403404:	486c      	ldr	r0, [pc, #432]	; (4035b8 <SendDispData+0x5a8>)
  403406:	4b6a      	ldr	r3, [pc, #424]	; (4035b0 <SendDispData+0x5a0>)
  403408:	4798      	blx	r3
  40340a:	4603      	mov	r3, r0
  40340c:	461a      	mov	r2, r3
  40340e:	4b64      	ldr	r3, [pc, #400]	; (4035a0 <SendDispData+0x590>)
  403410:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  403414:	e003      	b.n	40341e <SendDispData+0x40e>
			else
				dispPkt[58] = 0;
  403416:	4b62      	ldr	r3, [pc, #392]	; (4035a0 <SendDispData+0x590>)
  403418:	2200      	movs	r2, #0
  40341a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
			/* Checksum */
			dispPkt[59] = CalcChkSum(&dispPkt[54],5);
  40341e:	2105      	movs	r1, #5
  403420:	4868      	ldr	r0, [pc, #416]	; (4035c4 <SendDispData+0x5b4>)
  403422:	4b61      	ldr	r3, [pc, #388]	; (4035a8 <SendDispData+0x598>)
  403424:	4798      	blx	r3
  403426:	4603      	mov	r3, r0
  403428:	461a      	mov	r2, r3
  40342a:	4b5d      	ldr	r3, [pc, #372]	; (4035a0 <SendDispData+0x590>)
  40342c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b

			/* Frame 11 */
			dispPkt[60] = '$';
  403430:	4b5b      	ldr	r3, [pc, #364]	; (4035a0 <SendDispData+0x590>)
  403432:	2224      	movs	r2, #36	; 0x24
  403434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
			/* Cuff Pressure MSB */
			dispPkt[61] = '0';
  403438:	4b59      	ldr	r3, [pc, #356]	; (4035a0 <SendDispData+0x590>)
  40343a:	2230      	movs	r2, #48	; 0x30
  40343c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
			/* Sensor 1 Pleath Data */
			dispPkt[62] = CBuffReadByte(&sen1Data.pleathBuff);
  403440:	485a      	ldr	r0, [pc, #360]	; (4035ac <SendDispData+0x59c>)
  403442:	4b5b      	ldr	r3, [pc, #364]	; (4035b0 <SendDispData+0x5a0>)
  403444:	4798      	blx	r3
  403446:	4603      	mov	r3, r0
  403448:	461a      	mov	r2, r3
  40344a:	4b55      	ldr	r3, [pc, #340]	; (4035a0 <SendDispData+0x590>)
  40344c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
			/* Trigger Data */
			dispPkt[63] = CBuffReadByte(&trigBuff);
  403450:	4858      	ldr	r0, [pc, #352]	; (4035b4 <SendDispData+0x5a4>)
  403452:	4b57      	ldr	r3, [pc, #348]	; (4035b0 <SendDispData+0x5a0>)
  403454:	4798      	blx	r3
  403456:	4603      	mov	r3, r0
  403458:	461a      	mov	r2, r3
  40345a:	4b51      	ldr	r3, [pc, #324]	; (4035a0 <SendDispData+0x590>)
  40345c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
			/* Sensor 2 Pleath Data */
			if(readS2)
  403460:	79fb      	ldrb	r3, [r7, #7]
  403462:	2b00      	cmp	r3, #0
  403464:	d008      	beq.n	403478 <SendDispData+0x468>
				dispPkt[64] = CBuffReadByte(&sen2Data.pleathBuff);
  403466:	4854      	ldr	r0, [pc, #336]	; (4035b8 <SendDispData+0x5a8>)
  403468:	4b51      	ldr	r3, [pc, #324]	; (4035b0 <SendDispData+0x5a0>)
  40346a:	4798      	blx	r3
  40346c:	4603      	mov	r3, r0
  40346e:	461a      	mov	r2, r3
  403470:	4b4b      	ldr	r3, [pc, #300]	; (4035a0 <SendDispData+0x590>)
  403472:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  403476:	e003      	b.n	403480 <SendDispData+0x470>
			else
				dispPkt[64] = 0;
  403478:	4b49      	ldr	r3, [pc, #292]	; (4035a0 <SendDispData+0x590>)
  40347a:	2200      	movs	r2, #0
  40347c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
			/* Checksum */
			dispPkt[65] = CalcChkSum(&dispPkt[60],5);
  403480:	2105      	movs	r1, #5
  403482:	4851      	ldr	r0, [pc, #324]	; (4035c8 <SendDispData+0x5b8>)
  403484:	4b48      	ldr	r3, [pc, #288]	; (4035a8 <SendDispData+0x598>)
  403486:	4798      	blx	r3
  403488:	4603      	mov	r3, r0
  40348a:	461a      	mov	r2, r3
  40348c:	4b44      	ldr	r3, [pc, #272]	; (4035a0 <SendDispData+0x590>)
  40348e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

			/* Frame 12 */
			dispPkt[66] = '$';
  403492:	4b43      	ldr	r3, [pc, #268]	; (4035a0 <SendDispData+0x590>)
  403494:	2224      	movs	r2, #36	; 0x24
  403496:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
			/* Cuff Pressure LSB */
			dispPkt[67] = '0';
  40349a:	4b41      	ldr	r3, [pc, #260]	; (4035a0 <SendDispData+0x590>)
  40349c:	2230      	movs	r2, #48	; 0x30
  40349e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
			/* Sensor 1 Pleath Data */
			dispPkt[68] = CBuffReadByte(&sen1Data.pleathBuff);
  4034a2:	4842      	ldr	r0, [pc, #264]	; (4035ac <SendDispData+0x59c>)
  4034a4:	4b42      	ldr	r3, [pc, #264]	; (4035b0 <SendDispData+0x5a0>)
  4034a6:	4798      	blx	r3
  4034a8:	4603      	mov	r3, r0
  4034aa:	461a      	mov	r2, r3
  4034ac:	4b3c      	ldr	r3, [pc, #240]	; (4035a0 <SendDispData+0x590>)
  4034ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			/* Trigger Data */
			dispPkt[69] = CBuffReadByte(&trigBuff);
  4034b2:	4840      	ldr	r0, [pc, #256]	; (4035b4 <SendDispData+0x5a4>)
  4034b4:	4b3e      	ldr	r3, [pc, #248]	; (4035b0 <SendDispData+0x5a0>)
  4034b6:	4798      	blx	r3
  4034b8:	4603      	mov	r3, r0
  4034ba:	461a      	mov	r2, r3
  4034bc:	4b38      	ldr	r3, [pc, #224]	; (4035a0 <SendDispData+0x590>)
  4034be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			/* Sensor 2 Pleath Data */
			if(readS2)
  4034c2:	79fb      	ldrb	r3, [r7, #7]
  4034c4:	2b00      	cmp	r3, #0
  4034c6:	d008      	beq.n	4034da <SendDispData+0x4ca>
				dispPkt[70] = CBuffReadByte(&sen2Data.pleathBuff);
  4034c8:	483b      	ldr	r0, [pc, #236]	; (4035b8 <SendDispData+0x5a8>)
  4034ca:	4b39      	ldr	r3, [pc, #228]	; (4035b0 <SendDispData+0x5a0>)
  4034cc:	4798      	blx	r3
  4034ce:	4603      	mov	r3, r0
  4034d0:	461a      	mov	r2, r3
  4034d2:	4b33      	ldr	r3, [pc, #204]	; (4035a0 <SendDispData+0x590>)
  4034d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
  4034d8:	e003      	b.n	4034e2 <SendDispData+0x4d2>
			else
				dispPkt[70] = 0;
  4034da:	4b31      	ldr	r3, [pc, #196]	; (4035a0 <SendDispData+0x590>)
  4034dc:	2200      	movs	r2, #0
  4034de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			/* Checksum */
			dispPkt[71] = CalcChkSum(&dispPkt[66],5);
  4034e2:	2105      	movs	r1, #5
  4034e4:	4839      	ldr	r0, [pc, #228]	; (4035cc <SendDispData+0x5bc>)
  4034e6:	4b30      	ldr	r3, [pc, #192]	; (4035a8 <SendDispData+0x598>)
  4034e8:	4798      	blx	r3
  4034ea:	4603      	mov	r3, r0
  4034ec:	461a      	mov	r2, r3
  4034ee:	4b2c      	ldr	r3, [pc, #176]	; (4035a0 <SendDispData+0x590>)
  4034f0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

			/* Frame 13 */
			dispPkt[72] = '$';
  4034f4:	4b2a      	ldr	r3, [pc, #168]	; (4035a0 <SendDispData+0x590>)
  4034f6:	2224      	movs	r2, #36	; 0x24
  4034f8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			/* Reservoir Pressure MSB */
			dispPkt[73] = '0';
  4034fc:	4b28      	ldr	r3, [pc, #160]	; (4035a0 <SendDispData+0x590>)
  4034fe:	2230      	movs	r2, #48	; 0x30
  403500:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
			/* Sensor 1 Pleath Data */
			dispPkt[74] = CBuffReadByte(&sen1Data.pleathBuff);
  403504:	4829      	ldr	r0, [pc, #164]	; (4035ac <SendDispData+0x59c>)
  403506:	4b2a      	ldr	r3, [pc, #168]	; (4035b0 <SendDispData+0x5a0>)
  403508:	4798      	blx	r3
  40350a:	4603      	mov	r3, r0
  40350c:	461a      	mov	r2, r3
  40350e:	4b24      	ldr	r3, [pc, #144]	; (4035a0 <SendDispData+0x590>)
  403510:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
			/* Trigger Data */
			dispPkt[75] = CBuffReadByte(&trigBuff);
  403514:	4827      	ldr	r0, [pc, #156]	; (4035b4 <SendDispData+0x5a4>)
  403516:	4b26      	ldr	r3, [pc, #152]	; (4035b0 <SendDispData+0x5a0>)
  403518:	4798      	blx	r3
  40351a:	4603      	mov	r3, r0
  40351c:	461a      	mov	r2, r3
  40351e:	4b20      	ldr	r3, [pc, #128]	; (4035a0 <SendDispData+0x590>)
  403520:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
			/* Sensor 2 Pleath Data */
			if(readS2)
  403524:	79fb      	ldrb	r3, [r7, #7]
  403526:	2b00      	cmp	r3, #0
  403528:	d008      	beq.n	40353c <SendDispData+0x52c>
				dispPkt[76] = CBuffReadByte(&sen2Data.pleathBuff);
  40352a:	4823      	ldr	r0, [pc, #140]	; (4035b8 <SendDispData+0x5a8>)
  40352c:	4b20      	ldr	r3, [pc, #128]	; (4035b0 <SendDispData+0x5a0>)
  40352e:	4798      	blx	r3
  403530:	4603      	mov	r3, r0
  403532:	461a      	mov	r2, r3
  403534:	4b1a      	ldr	r3, [pc, #104]	; (4035a0 <SendDispData+0x590>)
  403536:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  40353a:	e003      	b.n	403544 <SendDispData+0x534>
			else
				dispPkt[76] = 0;
  40353c:	4b18      	ldr	r3, [pc, #96]	; (4035a0 <SendDispData+0x590>)
  40353e:	2200      	movs	r2, #0
  403540:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			/* Checksum */
			dispPkt[77] = CalcChkSum(&dispPkt[72],5);
  403544:	2105      	movs	r1, #5
  403546:	4822      	ldr	r0, [pc, #136]	; (4035d0 <SendDispData+0x5c0>)
  403548:	4b17      	ldr	r3, [pc, #92]	; (4035a8 <SendDispData+0x598>)
  40354a:	4798      	blx	r3
  40354c:	4603      	mov	r3, r0
  40354e:	461a      	mov	r2, r3
  403550:	4b13      	ldr	r3, [pc, #76]	; (4035a0 <SendDispData+0x590>)
  403552:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

			/* Frame 14 */
			dispPkt[78] = '$';
  403556:	4b12      	ldr	r3, [pc, #72]	; (4035a0 <SendDispData+0x590>)
  403558:	2224      	movs	r2, #36	; 0x24
  40355a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
			/* Reservoir Pressure LSB */
			dispPkt[79] = '0';
  40355e:	4b10      	ldr	r3, [pc, #64]	; (4035a0 <SendDispData+0x590>)
  403560:	2230      	movs	r2, #48	; 0x30
  403562:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
			/* Sensor 1 Pleath Data */
			dispPkt[80] = CBuffReadByte(&sen1Data.pleathBuff);
  403566:	4811      	ldr	r0, [pc, #68]	; (4035ac <SendDispData+0x59c>)
  403568:	4b11      	ldr	r3, [pc, #68]	; (4035b0 <SendDispData+0x5a0>)
  40356a:	4798      	blx	r3
  40356c:	4603      	mov	r3, r0
  40356e:	461a      	mov	r2, r3
  403570:	4b0b      	ldr	r3, [pc, #44]	; (4035a0 <SendDispData+0x590>)
  403572:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			/* Trigger Data */
			dispPkt[81] = CBuffReadByte(&trigBuff);
  403576:	480f      	ldr	r0, [pc, #60]	; (4035b4 <SendDispData+0x5a4>)
  403578:	4b0d      	ldr	r3, [pc, #52]	; (4035b0 <SendDispData+0x5a0>)
  40357a:	4798      	blx	r3
  40357c:	4603      	mov	r3, r0
  40357e:	461a      	mov	r2, r3
  403580:	4b07      	ldr	r3, [pc, #28]	; (4035a0 <SendDispData+0x590>)
  403582:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			/* Sensor 2 Pleath Data */
			if(readS2)
  403586:	79fb      	ldrb	r3, [r7, #7]
  403588:	2b00      	cmp	r3, #0
  40358a:	d023      	beq.n	4035d4 <SendDispData+0x5c4>
				dispPkt[82] = CBuffReadByte(&sen2Data.pleathBuff);
  40358c:	480a      	ldr	r0, [pc, #40]	; (4035b8 <SendDispData+0x5a8>)
  40358e:	4b08      	ldr	r3, [pc, #32]	; (4035b0 <SendDispData+0x5a0>)
  403590:	4798      	blx	r3
  403592:	4603      	mov	r3, r0
  403594:	461a      	mov	r2, r3
  403596:	4b02      	ldr	r3, [pc, #8]	; (4035a0 <SendDispData+0x590>)
  403598:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
  40359c:	e01e      	b.n	4035dc <SendDispData+0x5cc>
  40359e:	bf00      	nop
  4035a0:	20000cac 	.word	0x20000cac
  4035a4:	20000cd0 	.word	0x20000cd0
  4035a8:	00403ab9 	.word	0x00403ab9
  4035ac:	20000bdf 	.word	0x20000bdf
  4035b0:	0040018d 	.word	0x0040018d
  4035b4:	20000d44 	.word	0x20000d44
  4035b8:	20000b0f 	.word	0x20000b0f
  4035bc:	20000cd6 	.word	0x20000cd6
  4035c0:	20000cdc 	.word	0x20000cdc
  4035c4:	20000ce2 	.word	0x20000ce2
  4035c8:	20000ce8 	.word	0x20000ce8
  4035cc:	20000cee 	.word	0x20000cee
  4035d0:	20000cf4 	.word	0x20000cf4
			else
				dispPkt[82] = 0;
  4035d4:	4bab      	ldr	r3, [pc, #684]	; (403884 <SendDispData+0x874>)
  4035d6:	2200      	movs	r2, #0
  4035d8:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
			/* Checksum */
			dispPkt[83] = CalcChkSum(&dispPkt[78],5);
  4035dc:	2105      	movs	r1, #5
  4035de:	48aa      	ldr	r0, [pc, #680]	; (403888 <SendDispData+0x878>)
  4035e0:	4baa      	ldr	r3, [pc, #680]	; (40388c <SendDispData+0x87c>)
  4035e2:	4798      	blx	r3
  4035e4:	4603      	mov	r3, r0
  4035e6:	461a      	mov	r2, r3
  4035e8:	4ba6      	ldr	r3, [pc, #664]	; (403884 <SendDispData+0x874>)
  4035ea:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53

			/* Frame 15 */
			dispPkt[84] = '$';
  4035ee:	4ba5      	ldr	r3, [pc, #660]	; (403884 <SendDispData+0x874>)
  4035f0:	2224      	movs	r2, #36	; 0x24
  4035f2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			/* Blank */
			dispPkt[85] = '0';
  4035f6:	4ba3      	ldr	r3, [pc, #652]	; (403884 <SendDispData+0x874>)
  4035f8:	2230      	movs	r2, #48	; 0x30
  4035fa:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			/* Sensor 1 Pleath Data */
			dispPkt[86] = CBuffReadByte(&sen1Data.pleathBuff);
  4035fe:	48a4      	ldr	r0, [pc, #656]	; (403890 <SendDispData+0x880>)
  403600:	4ba4      	ldr	r3, [pc, #656]	; (403894 <SendDispData+0x884>)
  403602:	4798      	blx	r3
  403604:	4603      	mov	r3, r0
  403606:	461a      	mov	r2, r3
  403608:	4b9e      	ldr	r3, [pc, #632]	; (403884 <SendDispData+0x874>)
  40360a:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
			/* Trigger Data */
			dispPkt[87] = CBuffReadByte(&trigBuff);
  40360e:	48a2      	ldr	r0, [pc, #648]	; (403898 <SendDispData+0x888>)
  403610:	4ba0      	ldr	r3, [pc, #640]	; (403894 <SendDispData+0x884>)
  403612:	4798      	blx	r3
  403614:	4603      	mov	r3, r0
  403616:	461a      	mov	r2, r3
  403618:	4b9a      	ldr	r3, [pc, #616]	; (403884 <SendDispData+0x874>)
  40361a:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
			/* Sensor 2 Pleath Data */
			if(readS2)
  40361e:	79fb      	ldrb	r3, [r7, #7]
  403620:	2b00      	cmp	r3, #0
  403622:	d008      	beq.n	403636 <SendDispData+0x626>
				dispPkt[88] = CBuffReadByte(&sen2Data.pleathBuff);
  403624:	489d      	ldr	r0, [pc, #628]	; (40389c <SendDispData+0x88c>)
  403626:	4b9b      	ldr	r3, [pc, #620]	; (403894 <SendDispData+0x884>)
  403628:	4798      	blx	r3
  40362a:	4603      	mov	r3, r0
  40362c:	461a      	mov	r2, r3
  40362e:	4b95      	ldr	r3, [pc, #596]	; (403884 <SendDispData+0x874>)
  403630:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  403634:	e003      	b.n	40363e <SendDispData+0x62e>
			else
				dispPkt[88] = 0;
  403636:	4b93      	ldr	r3, [pc, #588]	; (403884 <SendDispData+0x874>)
  403638:	2200      	movs	r2, #0
  40363a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			/* Checksum */
			dispPkt[89] = CalcChkSum(&dispPkt[84],5);
  40363e:	2105      	movs	r1, #5
  403640:	4897      	ldr	r0, [pc, #604]	; (4038a0 <SendDispData+0x890>)
  403642:	4b92      	ldr	r3, [pc, #584]	; (40388c <SendDispData+0x87c>)
  403644:	4798      	blx	r3
  403646:	4603      	mov	r3, r0
  403648:	461a      	mov	r2, r3
  40364a:	4b8e      	ldr	r3, [pc, #568]	; (403884 <SendDispData+0x874>)
  40364c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59

			/* Frame 16 */
			dispPkt[90] = '$';
  403650:	4b8c      	ldr	r3, [pc, #560]	; (403884 <SendDispData+0x874>)
  403652:	2224      	movs	r2, #36	; 0x24
  403654:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
			/* Blank */
			dispPkt[91] = '0';
  403658:	4b8a      	ldr	r3, [pc, #552]	; (403884 <SendDispData+0x874>)
  40365a:	2230      	movs	r2, #48	; 0x30
  40365c:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
			/* Sensor 1 Pleath Data */
			dispPkt[92] = CBuffReadByte(&sen1Data.pleathBuff);
  403660:	488b      	ldr	r0, [pc, #556]	; (403890 <SendDispData+0x880>)
  403662:	4b8c      	ldr	r3, [pc, #560]	; (403894 <SendDispData+0x884>)
  403664:	4798      	blx	r3
  403666:	4603      	mov	r3, r0
  403668:	461a      	mov	r2, r3
  40366a:	4b86      	ldr	r3, [pc, #536]	; (403884 <SendDispData+0x874>)
  40366c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
			/* Trigger Data */
			dispPkt[93] = CBuffReadByte(&trigBuff);
  403670:	4889      	ldr	r0, [pc, #548]	; (403898 <SendDispData+0x888>)
  403672:	4b88      	ldr	r3, [pc, #544]	; (403894 <SendDispData+0x884>)
  403674:	4798      	blx	r3
  403676:	4603      	mov	r3, r0
  403678:	461a      	mov	r2, r3
  40367a:	4b82      	ldr	r3, [pc, #520]	; (403884 <SendDispData+0x874>)
  40367c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			/* Sensor 2 Pleath Data */
			if(readS2)
  403680:	79fb      	ldrb	r3, [r7, #7]
  403682:	2b00      	cmp	r3, #0
  403684:	d008      	beq.n	403698 <SendDispData+0x688>
				dispPkt[94] = CBuffReadByte(&sen2Data.pleathBuff);
  403686:	4885      	ldr	r0, [pc, #532]	; (40389c <SendDispData+0x88c>)
  403688:	4b82      	ldr	r3, [pc, #520]	; (403894 <SendDispData+0x884>)
  40368a:	4798      	blx	r3
  40368c:	4603      	mov	r3, r0
  40368e:	461a      	mov	r2, r3
  403690:	4b7c      	ldr	r3, [pc, #496]	; (403884 <SendDispData+0x874>)
  403692:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
  403696:	e003      	b.n	4036a0 <SendDispData+0x690>
			else
				dispPkt[94] = 0;
  403698:	4b7a      	ldr	r3, [pc, #488]	; (403884 <SendDispData+0x874>)
  40369a:	2200      	movs	r2, #0
  40369c:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
			/* Checksum */
			dispPkt[95] = CalcChkSum(&dispPkt[90],5);
  4036a0:	2105      	movs	r1, #5
  4036a2:	4880      	ldr	r0, [pc, #512]	; (4038a4 <SendDispData+0x894>)
  4036a4:	4b79      	ldr	r3, [pc, #484]	; (40388c <SendDispData+0x87c>)
  4036a6:	4798      	blx	r3
  4036a8:	4603      	mov	r3, r0
  4036aa:	461a      	mov	r2, r3
  4036ac:	4b75      	ldr	r3, [pc, #468]	; (403884 <SendDispData+0x874>)
  4036ae:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f

			/* Frame 17 */
			dispPkt[96] = '$';
  4036b2:	4b74      	ldr	r3, [pc, #464]	; (403884 <SendDispData+0x874>)
  4036b4:	2224      	movs	r2, #36	; 0x24
  4036b6:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
			/* Blank */
			dispPkt[97] = '0';
  4036ba:	4b72      	ldr	r3, [pc, #456]	; (403884 <SendDispData+0x874>)
  4036bc:	2230      	movs	r2, #48	; 0x30
  4036be:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			/* Sensor 1 Pleath Data */
			dispPkt[98] = CBuffReadByte(&sen1Data.pleathBuff);
  4036c2:	4873      	ldr	r0, [pc, #460]	; (403890 <SendDispData+0x880>)
  4036c4:	4b73      	ldr	r3, [pc, #460]	; (403894 <SendDispData+0x884>)
  4036c6:	4798      	blx	r3
  4036c8:	4603      	mov	r3, r0
  4036ca:	461a      	mov	r2, r3
  4036cc:	4b6d      	ldr	r3, [pc, #436]	; (403884 <SendDispData+0x874>)
  4036ce:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
			/* Trigger Data */
			dispPkt[99] = CBuffReadByte(&trigBuff);
  4036d2:	4871      	ldr	r0, [pc, #452]	; (403898 <SendDispData+0x888>)
  4036d4:	4b6f      	ldr	r3, [pc, #444]	; (403894 <SendDispData+0x884>)
  4036d6:	4798      	blx	r3
  4036d8:	4603      	mov	r3, r0
  4036da:	461a      	mov	r2, r3
  4036dc:	4b69      	ldr	r3, [pc, #420]	; (403884 <SendDispData+0x874>)
  4036de:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
			/* Sensor 2 Pleath Data */
			if(readS2)
  4036e2:	79fb      	ldrb	r3, [r7, #7]
  4036e4:	2b00      	cmp	r3, #0
  4036e6:	d008      	beq.n	4036fa <SendDispData+0x6ea>
				dispPkt[100] = CBuffReadByte(&sen2Data.pleathBuff);
  4036e8:	486c      	ldr	r0, [pc, #432]	; (40389c <SendDispData+0x88c>)
  4036ea:	4b6a      	ldr	r3, [pc, #424]	; (403894 <SendDispData+0x884>)
  4036ec:	4798      	blx	r3
  4036ee:	4603      	mov	r3, r0
  4036f0:	461a      	mov	r2, r3
  4036f2:	4b64      	ldr	r3, [pc, #400]	; (403884 <SendDispData+0x874>)
  4036f4:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
  4036f8:	e003      	b.n	403702 <SendDispData+0x6f2>
			else
				dispPkt[100] = 0;
  4036fa:	4b62      	ldr	r3, [pc, #392]	; (403884 <SendDispData+0x874>)
  4036fc:	2200      	movs	r2, #0
  4036fe:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			/* Checksum */
			dispPkt[101] = CalcChkSum(&dispPkt[96],5);
  403702:	2105      	movs	r1, #5
  403704:	4868      	ldr	r0, [pc, #416]	; (4038a8 <SendDispData+0x898>)
  403706:	4b61      	ldr	r3, [pc, #388]	; (40388c <SendDispData+0x87c>)
  403708:	4798      	blx	r3
  40370a:	4603      	mov	r3, r0
  40370c:	461a      	mov	r2, r3
  40370e:	4b5d      	ldr	r3, [pc, #372]	; (403884 <SendDispData+0x874>)
  403710:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65

			/* Frame 18 */
			dispPkt[102] = '$';
  403714:	4b5b      	ldr	r3, [pc, #364]	; (403884 <SendDispData+0x874>)
  403716:	2224      	movs	r2, #36	; 0x24
  403718:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
			/* Blank */
			dispPkt[103] = '0';
  40371c:	4b59      	ldr	r3, [pc, #356]	; (403884 <SendDispData+0x874>)
  40371e:	2230      	movs	r2, #48	; 0x30
  403720:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
			/* Sensor 1 Pleath Data */
			dispPkt[104] = CBuffReadByte(&sen1Data.pleathBuff);
  403724:	485a      	ldr	r0, [pc, #360]	; (403890 <SendDispData+0x880>)
  403726:	4b5b      	ldr	r3, [pc, #364]	; (403894 <SendDispData+0x884>)
  403728:	4798      	blx	r3
  40372a:	4603      	mov	r3, r0
  40372c:	461a      	mov	r2, r3
  40372e:	4b55      	ldr	r3, [pc, #340]	; (403884 <SendDispData+0x874>)
  403730:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			/* Trigger Data */
			dispPkt[105] = CBuffReadByte(&trigBuff);
  403734:	4858      	ldr	r0, [pc, #352]	; (403898 <SendDispData+0x888>)
  403736:	4b57      	ldr	r3, [pc, #348]	; (403894 <SendDispData+0x884>)
  403738:	4798      	blx	r3
  40373a:	4603      	mov	r3, r0
  40373c:	461a      	mov	r2, r3
  40373e:	4b51      	ldr	r3, [pc, #324]	; (403884 <SendDispData+0x874>)
  403740:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			/* Sensor 2 Pleath Data */
			if(readS2)
  403744:	79fb      	ldrb	r3, [r7, #7]
  403746:	2b00      	cmp	r3, #0
  403748:	d008      	beq.n	40375c <SendDispData+0x74c>
				dispPkt[106] = CBuffReadByte(&sen2Data.pleathBuff);
  40374a:	4854      	ldr	r0, [pc, #336]	; (40389c <SendDispData+0x88c>)
  40374c:	4b51      	ldr	r3, [pc, #324]	; (403894 <SendDispData+0x884>)
  40374e:	4798      	blx	r3
  403750:	4603      	mov	r3, r0
  403752:	461a      	mov	r2, r3
  403754:	4b4b      	ldr	r3, [pc, #300]	; (403884 <SendDispData+0x874>)
  403756:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
  40375a:	e003      	b.n	403764 <SendDispData+0x754>
			else
				dispPkt[106] = 0;
  40375c:	4b49      	ldr	r3, [pc, #292]	; (403884 <SendDispData+0x874>)
  40375e:	2200      	movs	r2, #0
  403760:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
			/* Checksum */
			dispPkt[107] = CalcChkSum(&dispPkt[102],5);
  403764:	2105      	movs	r1, #5
  403766:	4851      	ldr	r0, [pc, #324]	; (4038ac <SendDispData+0x89c>)
  403768:	4b48      	ldr	r3, [pc, #288]	; (40388c <SendDispData+0x87c>)
  40376a:	4798      	blx	r3
  40376c:	4603      	mov	r3, r0
  40376e:	461a      	mov	r2, r3
  403770:	4b44      	ldr	r3, [pc, #272]	; (403884 <SendDispData+0x874>)
  403772:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b

			/* Frame 19 */
			dispPkt[108] = '$';
  403776:	4b43      	ldr	r3, [pc, #268]	; (403884 <SendDispData+0x874>)
  403778:	2224      	movs	r2, #36	; 0x24
  40377a:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
			/* Blank */
			dispPkt[109] = '0';
  40377e:	4b41      	ldr	r3, [pc, #260]	; (403884 <SendDispData+0x874>)
  403780:	2230      	movs	r2, #48	; 0x30
  403782:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			/* Sensor 1 Pleath Data */
			dispPkt[110] = CBuffReadByte(&sen1Data.pleathBuff);
  403786:	4842      	ldr	r0, [pc, #264]	; (403890 <SendDispData+0x880>)
  403788:	4b42      	ldr	r3, [pc, #264]	; (403894 <SendDispData+0x884>)
  40378a:	4798      	blx	r3
  40378c:	4603      	mov	r3, r0
  40378e:	461a      	mov	r2, r3
  403790:	4b3c      	ldr	r3, [pc, #240]	; (403884 <SendDispData+0x874>)
  403792:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
			/* Trigger Data */
			dispPkt[111] = CBuffReadByte(&trigBuff);
  403796:	4840      	ldr	r0, [pc, #256]	; (403898 <SendDispData+0x888>)
  403798:	4b3e      	ldr	r3, [pc, #248]	; (403894 <SendDispData+0x884>)
  40379a:	4798      	blx	r3
  40379c:	4603      	mov	r3, r0
  40379e:	461a      	mov	r2, r3
  4037a0:	4b38      	ldr	r3, [pc, #224]	; (403884 <SendDispData+0x874>)
  4037a2:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
			/* Sensor 2 Pleath Data */
			if(readS2)
  4037a6:	79fb      	ldrb	r3, [r7, #7]
  4037a8:	2b00      	cmp	r3, #0
  4037aa:	d008      	beq.n	4037be <SendDispData+0x7ae>
				dispPkt[112] = CBuffReadByte(&sen2Data.pleathBuff);
  4037ac:	483b      	ldr	r0, [pc, #236]	; (40389c <SendDispData+0x88c>)
  4037ae:	4b39      	ldr	r3, [pc, #228]	; (403894 <SendDispData+0x884>)
  4037b0:	4798      	blx	r3
  4037b2:	4603      	mov	r3, r0
  4037b4:	461a      	mov	r2, r3
  4037b6:	4b33      	ldr	r3, [pc, #204]	; (403884 <SendDispData+0x874>)
  4037b8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
  4037bc:	e003      	b.n	4037c6 <SendDispData+0x7b6>
			else
				dispPkt[112] = 0;
  4037be:	4b31      	ldr	r3, [pc, #196]	; (403884 <SendDispData+0x874>)
  4037c0:	2200      	movs	r2, #0
  4037c2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
			/* Checksum */
			dispPkt[113] = CalcChkSum(&dispPkt[108],5);
  4037c6:	2105      	movs	r1, #5
  4037c8:	4839      	ldr	r0, [pc, #228]	; (4038b0 <SendDispData+0x8a0>)
  4037ca:	4b30      	ldr	r3, [pc, #192]	; (40388c <SendDispData+0x87c>)
  4037cc:	4798      	blx	r3
  4037ce:	4603      	mov	r3, r0
  4037d0:	461a      	mov	r2, r3
  4037d2:	4b2c      	ldr	r3, [pc, #176]	; (403884 <SendDispData+0x874>)
  4037d4:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

			/* Frame 20 */
			dispPkt[114] = '$';
  4037d8:	4b2a      	ldr	r3, [pc, #168]	; (403884 <SendDispData+0x874>)
  4037da:	2224      	movs	r2, #36	; 0x24
  4037dc:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
			/* Blank */
			dispPkt[115] = '0';
  4037e0:	4b28      	ldr	r3, [pc, #160]	; (403884 <SendDispData+0x874>)
  4037e2:	2230      	movs	r2, #48	; 0x30
  4037e4:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
			/* Sensor 1 Pleath Data */
			dispPkt[116] = CBuffReadByte(&sen1Data.pleathBuff);
  4037e8:	4829      	ldr	r0, [pc, #164]	; (403890 <SendDispData+0x880>)
  4037ea:	4b2a      	ldr	r3, [pc, #168]	; (403894 <SendDispData+0x884>)
  4037ec:	4798      	blx	r3
  4037ee:	4603      	mov	r3, r0
  4037f0:	461a      	mov	r2, r3
  4037f2:	4b24      	ldr	r3, [pc, #144]	; (403884 <SendDispData+0x874>)
  4037f4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
			/* Trigger Data */
			dispPkt[117] = CBuffReadByte(&trigBuff);
  4037f8:	4827      	ldr	r0, [pc, #156]	; (403898 <SendDispData+0x888>)
  4037fa:	4b26      	ldr	r3, [pc, #152]	; (403894 <SendDispData+0x884>)
  4037fc:	4798      	blx	r3
  4037fe:	4603      	mov	r3, r0
  403800:	461a      	mov	r2, r3
  403802:	4b20      	ldr	r3, [pc, #128]	; (403884 <SendDispData+0x874>)
  403804:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
			/* Sensor 2 Pleath Data */
			if(readS2)
  403808:	79fb      	ldrb	r3, [r7, #7]
  40380a:	2b00      	cmp	r3, #0
  40380c:	d008      	beq.n	403820 <SendDispData+0x810>
				dispPkt[118] = CBuffReadByte(&sen2Data.pleathBuff);
  40380e:	4823      	ldr	r0, [pc, #140]	; (40389c <SendDispData+0x88c>)
  403810:	4b20      	ldr	r3, [pc, #128]	; (403894 <SendDispData+0x884>)
  403812:	4798      	blx	r3
  403814:	4603      	mov	r3, r0
  403816:	461a      	mov	r2, r3
  403818:	4b1a      	ldr	r3, [pc, #104]	; (403884 <SendDispData+0x874>)
  40381a:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
  40381e:	e003      	b.n	403828 <SendDispData+0x818>
			else
				dispPkt[118] = 0;
  403820:	4b18      	ldr	r3, [pc, #96]	; (403884 <SendDispData+0x874>)
  403822:	2200      	movs	r2, #0
  403824:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
			/* Checksum */
			dispPkt[119] = CalcChkSum(&dispPkt[114],5);
  403828:	2105      	movs	r1, #5
  40382a:	4822      	ldr	r0, [pc, #136]	; (4038b4 <SendDispData+0x8a4>)
  40382c:	4b17      	ldr	r3, [pc, #92]	; (40388c <SendDispData+0x87c>)
  40382e:	4798      	blx	r3
  403830:	4603      	mov	r3, r0
  403832:	461a      	mov	r2, r3
  403834:	4b13      	ldr	r3, [pc, #76]	; (403884 <SendDispData+0x874>)
  403836:	f883 2077 	strb.w	r2, [r3, #119]	; 0x77

			/* Frame 21 */
			dispPkt[120] = '$';
  40383a:	4b12      	ldr	r3, [pc, #72]	; (403884 <SendDispData+0x874>)
  40383c:	2224      	movs	r2, #36	; 0x24
  40383e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
			/* Blank */
			dispPkt[121] = '0';
  403842:	4b10      	ldr	r3, [pc, #64]	; (403884 <SendDispData+0x874>)
  403844:	2230      	movs	r2, #48	; 0x30
  403846:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
			/* Sensor 1 Pleath Data */
			dispPkt[122] = CBuffReadByte(&sen1Data.pleathBuff);
  40384a:	4811      	ldr	r0, [pc, #68]	; (403890 <SendDispData+0x880>)
  40384c:	4b11      	ldr	r3, [pc, #68]	; (403894 <SendDispData+0x884>)
  40384e:	4798      	blx	r3
  403850:	4603      	mov	r3, r0
  403852:	461a      	mov	r2, r3
  403854:	4b0b      	ldr	r3, [pc, #44]	; (403884 <SendDispData+0x874>)
  403856:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
			/* Trigger Data */
			dispPkt[123] = CBuffReadByte(&trigBuff);
  40385a:	480f      	ldr	r0, [pc, #60]	; (403898 <SendDispData+0x888>)
  40385c:	4b0d      	ldr	r3, [pc, #52]	; (403894 <SendDispData+0x884>)
  40385e:	4798      	blx	r3
  403860:	4603      	mov	r3, r0
  403862:	461a      	mov	r2, r3
  403864:	4b07      	ldr	r3, [pc, #28]	; (403884 <SendDispData+0x874>)
  403866:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
			/* Sensor 2 Pleath Data */
			if(readS2)
  40386a:	79fb      	ldrb	r3, [r7, #7]
  40386c:	2b00      	cmp	r3, #0
  40386e:	d023      	beq.n	4038b8 <SendDispData+0x8a8>
				dispPkt[124] = CBuffReadByte(&sen2Data.pleathBuff);
  403870:	480a      	ldr	r0, [pc, #40]	; (40389c <SendDispData+0x88c>)
  403872:	4b08      	ldr	r3, [pc, #32]	; (403894 <SendDispData+0x884>)
  403874:	4798      	blx	r3
  403876:	4603      	mov	r3, r0
  403878:	461a      	mov	r2, r3
  40387a:	4b02      	ldr	r3, [pc, #8]	; (403884 <SendDispData+0x874>)
  40387c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  403880:	e01e      	b.n	4038c0 <SendDispData+0x8b0>
  403882:	bf00      	nop
  403884:	20000cac 	.word	0x20000cac
  403888:	20000cfa 	.word	0x20000cfa
  40388c:	00403ab9 	.word	0x00403ab9
  403890:	20000bdf 	.word	0x20000bdf
  403894:	0040018d 	.word	0x0040018d
  403898:	20000d44 	.word	0x20000d44
  40389c:	20000b0f 	.word	0x20000b0f
  4038a0:	20000d00 	.word	0x20000d00
  4038a4:	20000d06 	.word	0x20000d06
  4038a8:	20000d0c 	.word	0x20000d0c
  4038ac:	20000d12 	.word	0x20000d12
  4038b0:	20000d18 	.word	0x20000d18
  4038b4:	20000d1e 	.word	0x20000d1e
			else
				dispPkt[124] = 0;
  4038b8:	4b71      	ldr	r3, [pc, #452]	; (403a80 <SendDispData+0xa70>)
  4038ba:	2200      	movs	r2, #0
  4038bc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
			/* Checksum */
			dispPkt[125] = CalcChkSum(&dispPkt[120],5);
  4038c0:	2105      	movs	r1, #5
  4038c2:	4870      	ldr	r0, [pc, #448]	; (403a84 <SendDispData+0xa74>)
  4038c4:	4b70      	ldr	r3, [pc, #448]	; (403a88 <SendDispData+0xa78>)
  4038c6:	4798      	blx	r3
  4038c8:	4603      	mov	r3, r0
  4038ca:	461a      	mov	r2, r3
  4038cc:	4b6c      	ldr	r3, [pc, #432]	; (403a80 <SendDispData+0xa70>)
  4038ce:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

			/* Frame 22 */
			dispPkt[126] = '$';
  4038d2:	4b6b      	ldr	r3, [pc, #428]	; (403a80 <SendDispData+0xa70>)
  4038d4:	2224      	movs	r2, #36	; 0x24
  4038d6:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
			/* Blank */
			dispPkt[127] = '0';
  4038da:	4b69      	ldr	r3, [pc, #420]	; (403a80 <SendDispData+0xa70>)
  4038dc:	2230      	movs	r2, #48	; 0x30
  4038de:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
			/* Sensor 1 Pleath Data */
			dispPkt[128] = CBuffReadByte(&sen1Data.pleathBuff);
  4038e2:	486a      	ldr	r0, [pc, #424]	; (403a8c <SendDispData+0xa7c>)
  4038e4:	4b6a      	ldr	r3, [pc, #424]	; (403a90 <SendDispData+0xa80>)
  4038e6:	4798      	blx	r3
  4038e8:	4603      	mov	r3, r0
  4038ea:	461a      	mov	r2, r3
  4038ec:	4b64      	ldr	r3, [pc, #400]	; (403a80 <SendDispData+0xa70>)
  4038ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
			/* Trigger Data */
			dispPkt[129] = CBuffReadByte(&trigBuff);
  4038f2:	4868      	ldr	r0, [pc, #416]	; (403a94 <SendDispData+0xa84>)
  4038f4:	4b66      	ldr	r3, [pc, #408]	; (403a90 <SendDispData+0xa80>)
  4038f6:	4798      	blx	r3
  4038f8:	4603      	mov	r3, r0
  4038fa:	461a      	mov	r2, r3
  4038fc:	4b60      	ldr	r3, [pc, #384]	; (403a80 <SendDispData+0xa70>)
  4038fe:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
			/* Sensor 2 Pleath Data */
			if(readS2)
  403902:	79fb      	ldrb	r3, [r7, #7]
  403904:	2b00      	cmp	r3, #0
  403906:	d008      	beq.n	40391a <SendDispData+0x90a>
				dispPkt[130] = CBuffReadByte(&sen2Data.pleathBuff);
  403908:	4863      	ldr	r0, [pc, #396]	; (403a98 <SendDispData+0xa88>)
  40390a:	4b61      	ldr	r3, [pc, #388]	; (403a90 <SendDispData+0xa80>)
  40390c:	4798      	blx	r3
  40390e:	4603      	mov	r3, r0
  403910:	461a      	mov	r2, r3
  403912:	4b5b      	ldr	r3, [pc, #364]	; (403a80 <SendDispData+0xa70>)
  403914:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
  403918:	e003      	b.n	403922 <SendDispData+0x912>
			else
				dispPkt[130] = 0;
  40391a:	4b59      	ldr	r3, [pc, #356]	; (403a80 <SendDispData+0xa70>)
  40391c:	2200      	movs	r2, #0
  40391e:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
			/* Checksum */
			dispPkt[131] = CalcChkSum(&dispPkt[126],5);
  403922:	2105      	movs	r1, #5
  403924:	485d      	ldr	r0, [pc, #372]	; (403a9c <SendDispData+0xa8c>)
  403926:	4b58      	ldr	r3, [pc, #352]	; (403a88 <SendDispData+0xa78>)
  403928:	4798      	blx	r3
  40392a:	4603      	mov	r3, r0
  40392c:	461a      	mov	r2, r3
  40392e:	4b54      	ldr	r3, [pc, #336]	; (403a80 <SendDispData+0xa70>)
  403930:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83

			/* Frame 23 */
			dispPkt[132] = '$';
  403934:	4b52      	ldr	r3, [pc, #328]	; (403a80 <SendDispData+0xa70>)
  403936:	2224      	movs	r2, #36	; 0x24
  403938:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
			/* Blank */
			dispPkt[133] = '0';
  40393c:	4b50      	ldr	r3, [pc, #320]	; (403a80 <SendDispData+0xa70>)
  40393e:	2230      	movs	r2, #48	; 0x30
  403940:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
			/* Sensor 1 Pleath Data */
			dispPkt[134] = CBuffReadByte(&sen1Data.pleathBuff);
  403944:	4851      	ldr	r0, [pc, #324]	; (403a8c <SendDispData+0xa7c>)
  403946:	4b52      	ldr	r3, [pc, #328]	; (403a90 <SendDispData+0xa80>)
  403948:	4798      	blx	r3
  40394a:	4603      	mov	r3, r0
  40394c:	461a      	mov	r2, r3
  40394e:	4b4c      	ldr	r3, [pc, #304]	; (403a80 <SendDispData+0xa70>)
  403950:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
			/* Trigger Data */
			dispPkt[135] = CBuffReadByte(&trigBuff);
  403954:	484f      	ldr	r0, [pc, #316]	; (403a94 <SendDispData+0xa84>)
  403956:	4b4e      	ldr	r3, [pc, #312]	; (403a90 <SendDispData+0xa80>)
  403958:	4798      	blx	r3
  40395a:	4603      	mov	r3, r0
  40395c:	461a      	mov	r2, r3
  40395e:	4b48      	ldr	r3, [pc, #288]	; (403a80 <SendDispData+0xa70>)
  403960:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
			/* Sensor 2 Pleath Data */
			if(readS2)
  403964:	79fb      	ldrb	r3, [r7, #7]
  403966:	2b00      	cmp	r3, #0
  403968:	d008      	beq.n	40397c <SendDispData+0x96c>
				dispPkt[136] = CBuffReadByte(&sen2Data.pleathBuff);
  40396a:	484b      	ldr	r0, [pc, #300]	; (403a98 <SendDispData+0xa88>)
  40396c:	4b48      	ldr	r3, [pc, #288]	; (403a90 <SendDispData+0xa80>)
  40396e:	4798      	blx	r3
  403970:	4603      	mov	r3, r0
  403972:	461a      	mov	r2, r3
  403974:	4b42      	ldr	r3, [pc, #264]	; (403a80 <SendDispData+0xa70>)
  403976:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
  40397a:	e003      	b.n	403984 <SendDispData+0x974>
			else
				dispPkt[136] = 0;
  40397c:	4b40      	ldr	r3, [pc, #256]	; (403a80 <SendDispData+0xa70>)
  40397e:	2200      	movs	r2, #0
  403980:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
			/* Checksum */
			dispPkt[137] = CalcChkSum(&dispPkt[132],5);
  403984:	2105      	movs	r1, #5
  403986:	4846      	ldr	r0, [pc, #280]	; (403aa0 <SendDispData+0xa90>)
  403988:	4b3f      	ldr	r3, [pc, #252]	; (403a88 <SendDispData+0xa78>)
  40398a:	4798      	blx	r3
  40398c:	4603      	mov	r3, r0
  40398e:	461a      	mov	r2, r3
  403990:	4b3b      	ldr	r3, [pc, #236]	; (403a80 <SendDispData+0xa70>)
  403992:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
		
			/* Frame 24 */
			dispPkt[138] = '$';
  403996:	4b3a      	ldr	r3, [pc, #232]	; (403a80 <SendDispData+0xa70>)
  403998:	2224      	movs	r2, #36	; 0x24
  40399a:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
			/* Blank */
			dispPkt[139] = '0';
  40399e:	4b38      	ldr	r3, [pc, #224]	; (403a80 <SendDispData+0xa70>)
  4039a0:	2230      	movs	r2, #48	; 0x30
  4039a2:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
			/* Sensor 1 Pleath Data */
			dispPkt[140] = CBuffReadByte(&sen1Data.pleathBuff);
  4039a6:	4839      	ldr	r0, [pc, #228]	; (403a8c <SendDispData+0xa7c>)
  4039a8:	4b39      	ldr	r3, [pc, #228]	; (403a90 <SendDispData+0xa80>)
  4039aa:	4798      	blx	r3
  4039ac:	4603      	mov	r3, r0
  4039ae:	461a      	mov	r2, r3
  4039b0:	4b33      	ldr	r3, [pc, #204]	; (403a80 <SendDispData+0xa70>)
  4039b2:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
			/* Trigger Data */
			dispPkt[141] = CBuffReadByte(&trigBuff);
  4039b6:	4837      	ldr	r0, [pc, #220]	; (403a94 <SendDispData+0xa84>)
  4039b8:	4b35      	ldr	r3, [pc, #212]	; (403a90 <SendDispData+0xa80>)
  4039ba:	4798      	blx	r3
  4039bc:	4603      	mov	r3, r0
  4039be:	461a      	mov	r2, r3
  4039c0:	4b2f      	ldr	r3, [pc, #188]	; (403a80 <SendDispData+0xa70>)
  4039c2:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
			/* Sensor 2 Pleath Data */
			if(readS2)
  4039c6:	79fb      	ldrb	r3, [r7, #7]
  4039c8:	2b00      	cmp	r3, #0
  4039ca:	d008      	beq.n	4039de <SendDispData+0x9ce>
				dispPkt[142] = CBuffReadByte(&sen2Data.pleathBuff);
  4039cc:	4832      	ldr	r0, [pc, #200]	; (403a98 <SendDispData+0xa88>)
  4039ce:	4b30      	ldr	r3, [pc, #192]	; (403a90 <SendDispData+0xa80>)
  4039d0:	4798      	blx	r3
  4039d2:	4603      	mov	r3, r0
  4039d4:	461a      	mov	r2, r3
  4039d6:	4b2a      	ldr	r3, [pc, #168]	; (403a80 <SendDispData+0xa70>)
  4039d8:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
  4039dc:	e003      	b.n	4039e6 <SendDispData+0x9d6>
			else
				dispPkt[142] = 0;
  4039de:	4b28      	ldr	r3, [pc, #160]	; (403a80 <SendDispData+0xa70>)
  4039e0:	2200      	movs	r2, #0
  4039e2:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
			/* Checksum */
			dispPkt[143] = CalcChkSum(&dispPkt[138],5);
  4039e6:	2105      	movs	r1, #5
  4039e8:	482e      	ldr	r0, [pc, #184]	; (403aa4 <SendDispData+0xa94>)
  4039ea:	4b27      	ldr	r3, [pc, #156]	; (403a88 <SendDispData+0xa78>)
  4039ec:	4798      	blx	r3
  4039ee:	4603      	mov	r3, r0
  4039f0:	461a      	mov	r2, r3
  4039f2:	4b23      	ldr	r3, [pc, #140]	; (403a80 <SendDispData+0xa70>)
  4039f4:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f

			/* Frame 25 */
			dispPkt[144] = '$';
  4039f8:	4b21      	ldr	r3, [pc, #132]	; (403a80 <SendDispData+0xa70>)
  4039fa:	2224      	movs	r2, #36	; 0x24
  4039fc:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
			/* Blank */
			dispPkt[145] = '0';
  403a00:	4b1f      	ldr	r3, [pc, #124]	; (403a80 <SendDispData+0xa70>)
  403a02:	2230      	movs	r2, #48	; 0x30
  403a04:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
			/* Sensor 1 Pleath Data */
			dispPkt[146] = CBuffReadByte(&sen1Data.pleathBuff);
  403a08:	4820      	ldr	r0, [pc, #128]	; (403a8c <SendDispData+0xa7c>)
  403a0a:	4b21      	ldr	r3, [pc, #132]	; (403a90 <SendDispData+0xa80>)
  403a0c:	4798      	blx	r3
  403a0e:	4603      	mov	r3, r0
  403a10:	461a      	mov	r2, r3
  403a12:	4b1b      	ldr	r3, [pc, #108]	; (403a80 <SendDispData+0xa70>)
  403a14:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
			/* Trigger Data */
			dispPkt[147] = CBuffReadByte(&trigBuff);
  403a18:	481e      	ldr	r0, [pc, #120]	; (403a94 <SendDispData+0xa84>)
  403a1a:	4b1d      	ldr	r3, [pc, #116]	; (403a90 <SendDispData+0xa80>)
  403a1c:	4798      	blx	r3
  403a1e:	4603      	mov	r3, r0
  403a20:	461a      	mov	r2, r3
  403a22:	4b17      	ldr	r3, [pc, #92]	; (403a80 <SendDispData+0xa70>)
  403a24:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
			/* Sensor 2 Pleath Data */
			if(readS2)
  403a28:	79fb      	ldrb	r3, [r7, #7]
  403a2a:	2b00      	cmp	r3, #0
  403a2c:	d008      	beq.n	403a40 <SendDispData+0xa30>
				dispPkt[148] = CBuffReadByte(&sen2Data.pleathBuff);
  403a2e:	481a      	ldr	r0, [pc, #104]	; (403a98 <SendDispData+0xa88>)
  403a30:	4b17      	ldr	r3, [pc, #92]	; (403a90 <SendDispData+0xa80>)
  403a32:	4798      	blx	r3
  403a34:	4603      	mov	r3, r0
  403a36:	461a      	mov	r2, r3
  403a38:	4b11      	ldr	r3, [pc, #68]	; (403a80 <SendDispData+0xa70>)
  403a3a:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
  403a3e:	e003      	b.n	403a48 <SendDispData+0xa38>
			else
				dispPkt[148] = 0;
  403a40:	4b0f      	ldr	r3, [pc, #60]	; (403a80 <SendDispData+0xa70>)
  403a42:	2200      	movs	r2, #0
  403a44:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
			/* Checksum */
			dispPkt[149] = CalcChkSum(&dispPkt[144],5);
  403a48:	2105      	movs	r1, #5
  403a4a:	4817      	ldr	r0, [pc, #92]	; (403aa8 <SendDispData+0xa98>)
  403a4c:	4b0e      	ldr	r3, [pc, #56]	; (403a88 <SendDispData+0xa78>)
  403a4e:	4798      	blx	r3
  403a50:	4603      	mov	r3, r0
  403a52:	461a      	mov	r2, r3
  403a54:	4b0a      	ldr	r3, [pc, #40]	; (403a80 <SendDispData+0xa70>)
  403a56:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
		
			/* Initiate PDC Transfer for 150 bytes */
			dispPdcPkt.ul_addr = (uint32_t) dispPkt;
  403a5a:	4a09      	ldr	r2, [pc, #36]	; (403a80 <SendDispData+0xa70>)
  403a5c:	4b13      	ldr	r3, [pc, #76]	; (403aac <SendDispData+0xa9c>)
  403a5e:	601a      	str	r2, [r3, #0]
			dispPdcPkt.ul_size = 150;
  403a60:	4b12      	ldr	r3, [pc, #72]	; (403aac <SendDispData+0xa9c>)
  403a62:	2296      	movs	r2, #150	; 0x96
  403a64:	605a      	str	r2, [r3, #4]
			pdc_tx_init(dispUartPdcBase, &dispPdcPkt, NULL);
  403a66:	4b12      	ldr	r3, [pc, #72]	; (403ab0 <SendDispData+0xaa0>)
  403a68:	681b      	ldr	r3, [r3, #0]
  403a6a:	2200      	movs	r2, #0
  403a6c:	490f      	ldr	r1, [pc, #60]	; (403aac <SendDispData+0xa9c>)
  403a6e:	4618      	mov	r0, r3
  403a70:	4b10      	ldr	r3, [pc, #64]	; (403ab4 <SendDispData+0xaa4>)
  403a72:	4798      	blx	r3
  403a74:	e000      	b.n	403a78 <SendDispData+0xa68>
		if (!(uart_get_status(DISP_UART) & UART_SR_ENDTX)) 
	#elif defined(BOARD_NIRA91)
		if (!(usart_get_status(DISP_USART) & US_CSR_ENDTX)) 
	#endif
	{
		return;
  403a76:	bf00      	nop
				pdc_tx_init(dispUartPdcBase, &dispPdcPkt, NULL);
				dispTick = 0;
			}
		#endif
	#endif
}
  403a78:	3708      	adds	r7, #8
  403a7a:	46bd      	mov	sp, r7
  403a7c:	bd80      	pop	{r7, pc}
  403a7e:	bf00      	nop
  403a80:	20000cac 	.word	0x20000cac
  403a84:	20000d24 	.word	0x20000d24
  403a88:	00403ab9 	.word	0x00403ab9
  403a8c:	20000bdf 	.word	0x20000bdf
  403a90:	0040018d 	.word	0x0040018d
  403a94:	20000d44 	.word	0x20000d44
  403a98:	20000b0f 	.word	0x20000b0f
  403a9c:	20000d2a 	.word	0x20000d2a
  403aa0:	20000d30 	.word	0x20000d30
  403aa4:	20000d36 	.word	0x20000d36
  403aa8:	20000d3c 	.word	0x20000d3c
  403aac:	20000e10 	.word	0x20000e10
  403ab0:	20000e28 	.word	0x20000e28
  403ab4:	004015c1 	.word	0x004015c1

00403ab8 <CalcChkSum>:

uint8_t CalcChkSum (uint8_t * buff, uint8_t len)
{
  403ab8:	b480      	push	{r7}
  403aba:	b085      	sub	sp, #20
  403abc:	af00      	add	r7, sp, #0
  403abe:	6078      	str	r0, [r7, #4]
  403ac0:	460b      	mov	r3, r1
  403ac2:	70fb      	strb	r3, [r7, #3]
	uint8_t sum = buff[0], i;
  403ac4:	687b      	ldr	r3, [r7, #4]
  403ac6:	781b      	ldrb	r3, [r3, #0]
  403ac8:	73fb      	strb	r3, [r7, #15]
	for (i = 1; i < len; i++)
  403aca:	2301      	movs	r3, #1
  403acc:	73bb      	strb	r3, [r7, #14]
  403ace:	e009      	b.n	403ae4 <CalcChkSum+0x2c>
	{
		sum += buff[i];
  403ad0:	7bbb      	ldrb	r3, [r7, #14]
  403ad2:	687a      	ldr	r2, [r7, #4]
  403ad4:	4413      	add	r3, r2
  403ad6:	781a      	ldrb	r2, [r3, #0]
  403ad8:	7bfb      	ldrb	r3, [r7, #15]
  403ada:	4413      	add	r3, r2
  403adc:	73fb      	strb	r3, [r7, #15]
}

uint8_t CalcChkSum (uint8_t * buff, uint8_t len)
{
	uint8_t sum = buff[0], i;
	for (i = 1; i < len; i++)
  403ade:	7bbb      	ldrb	r3, [r7, #14]
  403ae0:	3301      	adds	r3, #1
  403ae2:	73bb      	strb	r3, [r7, #14]
  403ae4:	7bba      	ldrb	r2, [r7, #14]
  403ae6:	78fb      	ldrb	r3, [r7, #3]
  403ae8:	429a      	cmp	r2, r3
  403aea:	d3f1      	bcc.n	403ad0 <CalcChkSum+0x18>
	{
		sum += buff[i];
	}
	return sum;	
  403aec:	7bfb      	ldrb	r3, [r7, #15]
}
  403aee:	4618      	mov	r0, r3
  403af0:	3714      	adds	r7, #20
  403af2:	46bd      	mov	sp, r7
  403af4:	bc80      	pop	{r7}
  403af6:	4770      	bx	lr

00403af8 <PollSwitches>:
		}
	#endif
}

void PollSwitches(void)
{
  403af8:	b580      	push	{r7, lr}
  403afa:	af00      	add	r7, sp, #0
	#if defined(BOARD_NIRA91) 
		if(gpio_pin_is_low(PIN_SW_PRESS_UP_IDX))
  403afc:	2020      	movs	r0, #32
  403afe:	4b3d      	ldr	r3, [pc, #244]	; (403bf4 <PollSwitches+0xfc>)
  403b00:	4798      	blx	r3
  403b02:	4603      	mov	r3, r0
  403b04:	2b00      	cmp	r3, #0
  403b06:	d117      	bne.n	403b38 <PollSwitches+0x40>
		{
			pSetPt +=PRESSURE_INCR;
  403b08:	4b3b      	ldr	r3, [pc, #236]	; (403bf8 <PollSwitches+0x100>)
  403b0a:	681a      	ldr	r2, [r3, #0]
  403b0c:	4b3b      	ldr	r3, [pc, #236]	; (403bfc <PollSwitches+0x104>)
  403b0e:	493c      	ldr	r1, [pc, #240]	; (403c00 <PollSwitches+0x108>)
  403b10:	4610      	mov	r0, r2
  403b12:	4798      	blx	r3
  403b14:	4603      	mov	r3, r0
  403b16:	461a      	mov	r2, r3
  403b18:	4b37      	ldr	r3, [pc, #220]	; (403bf8 <PollSwitches+0x100>)
  403b1a:	601a      	str	r2, [r3, #0]
			if(pSetPt>MAX_PSET_POINT)
  403b1c:	4b36      	ldr	r3, [pc, #216]	; (403bf8 <PollSwitches+0x100>)
  403b1e:	681a      	ldr	r2, [r3, #0]
  403b20:	4b38      	ldr	r3, [pc, #224]	; (403c04 <PollSwitches+0x10c>)
  403b22:	4939      	ldr	r1, [pc, #228]	; (403c08 <PollSwitches+0x110>)
  403b24:	4610      	mov	r0, r2
  403b26:	4798      	blx	r3
  403b28:	4603      	mov	r3, r0
  403b2a:	2b00      	cmp	r3, #0
  403b2c:	d100      	bne.n	403b30 <PollSwitches+0x38>
				if(holdDur>MIN_DELAY_DUR)
					holdDur = MIN_DELAY_DUR;
			}
		#endif
	#endif
  403b2e:	e05f      	b.n	403bf0 <PollSwitches+0xf8>
	#if defined(BOARD_NIRA91) 
		if(gpio_pin_is_low(PIN_SW_PRESS_UP_IDX))
		{
			pSetPt +=PRESSURE_INCR;
			if(pSetPt>MAX_PSET_POINT)
				pSetPt = MAX_PSET_POINT;
  403b30:	4b31      	ldr	r3, [pc, #196]	; (403bf8 <PollSwitches+0x100>)
  403b32:	4a35      	ldr	r2, [pc, #212]	; (403c08 <PollSwitches+0x110>)
  403b34:	601a      	str	r2, [r3, #0]
				if(holdDur>MIN_DELAY_DUR)
					holdDur = MIN_DELAY_DUR;
			}
		#endif
	#endif
  403b36:	e05b      	b.n	403bf0 <PollSwitches+0xf8>
		{
			pSetPt +=PRESSURE_INCR;
			if(pSetPt>MAX_PSET_POINT)
				pSetPt = MAX_PSET_POINT;
		}
		else if(gpio_pin_is_low(PIN_SW_PRESS_DN_IDX))
  403b38:	2021      	movs	r0, #33	; 0x21
  403b3a:	4b2e      	ldr	r3, [pc, #184]	; (403bf4 <PollSwitches+0xfc>)
  403b3c:	4798      	blx	r3
  403b3e:	4603      	mov	r3, r0
  403b40:	2b00      	cmp	r3, #0
  403b42:	d119      	bne.n	403b78 <PollSwitches+0x80>
		{
			pSetPt -=PRESSURE_INCR;
  403b44:	4b2c      	ldr	r3, [pc, #176]	; (403bf8 <PollSwitches+0x100>)
  403b46:	681a      	ldr	r2, [r3, #0]
  403b48:	4b30      	ldr	r3, [pc, #192]	; (403c0c <PollSwitches+0x114>)
  403b4a:	492d      	ldr	r1, [pc, #180]	; (403c00 <PollSwitches+0x108>)
  403b4c:	4610      	mov	r0, r2
  403b4e:	4798      	blx	r3
  403b50:	4603      	mov	r3, r0
  403b52:	461a      	mov	r2, r3
  403b54:	4b28      	ldr	r3, [pc, #160]	; (403bf8 <PollSwitches+0x100>)
  403b56:	601a      	str	r2, [r3, #0]
			if(pSetPt<MIN_PSET_POINT)
  403b58:	4b27      	ldr	r3, [pc, #156]	; (403bf8 <PollSwitches+0x100>)
  403b5a:	681a      	ldr	r2, [r3, #0]
  403b5c:	4b2c      	ldr	r3, [pc, #176]	; (403c10 <PollSwitches+0x118>)
  403b5e:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  403b62:	4610      	mov	r0, r2
  403b64:	4798      	blx	r3
  403b66:	4603      	mov	r3, r0
  403b68:	2b00      	cmp	r3, #0
  403b6a:	d100      	bne.n	403b6e <PollSwitches+0x76>
				if(holdDur>MIN_DELAY_DUR)
					holdDur = MIN_DELAY_DUR;
			}
		#endif
	#endif
  403b6c:	e040      	b.n	403bf0 <PollSwitches+0xf8>
		}
		else if(gpio_pin_is_low(PIN_SW_PRESS_DN_IDX))
		{
			pSetPt -=PRESSURE_INCR;
			if(pSetPt<MIN_PSET_POINT)
				pSetPt = MIN_PSET_POINT;
  403b6e:	4b22      	ldr	r3, [pc, #136]	; (403bf8 <PollSwitches+0x100>)
  403b70:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
  403b74:	601a      	str	r2, [r3, #0]
				if(holdDur>MIN_DELAY_DUR)
					holdDur = MIN_DELAY_DUR;
			}
		#endif
	#endif
  403b76:	e03b      	b.n	403bf0 <PollSwitches+0xf8>
		{
			pSetPt -=PRESSURE_INCR;
			if(pSetPt<MIN_PSET_POINT)
				pSetPt = MIN_PSET_POINT;
		}
		else if(gpio_pin_is_low(PIN_SW_DURATION_UP_IDX))
  403b78:	2022      	movs	r0, #34	; 0x22
  403b7a:	4b1e      	ldr	r3, [pc, #120]	; (403bf4 <PollSwitches+0xfc>)
  403b7c:	4798      	blx	r3
  403b7e:	4603      	mov	r3, r0
  403b80:	2b00      	cmp	r3, #0
  403b82:	d10e      	bne.n	403ba2 <PollSwitches+0xaa>
		{
			holdDur += HOLD_INCR;
  403b84:	4b23      	ldr	r3, [pc, #140]	; (403c14 <PollSwitches+0x11c>)
  403b86:	681b      	ldr	r3, [r3, #0]
  403b88:	3305      	adds	r3, #5
  403b8a:	4a22      	ldr	r2, [pc, #136]	; (403c14 <PollSwitches+0x11c>)
  403b8c:	6013      	str	r3, [r2, #0]
			if(holdDur>MAX_HOLD_DUR)
  403b8e:	4b21      	ldr	r3, [pc, #132]	; (403c14 <PollSwitches+0x11c>)
  403b90:	681b      	ldr	r3, [r3, #0]
  403b92:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  403b96:	d92b      	bls.n	403bf0 <PollSwitches+0xf8>
				holdDur = MAX_HOLD_DUR;
  403b98:	4b1e      	ldr	r3, [pc, #120]	; (403c14 <PollSwitches+0x11c>)
  403b9a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  403b9e:	601a      	str	r2, [r3, #0]
				if(holdDur>MIN_DELAY_DUR)
					holdDur = MIN_DELAY_DUR;
			}
		#endif
	#endif
  403ba0:	e026      	b.n	403bf0 <PollSwitches+0xf8>
		{
			holdDur += HOLD_INCR;
			if(holdDur>MAX_HOLD_DUR)
				holdDur = MAX_HOLD_DUR;
		}
		else if(gpio_pin_is_low(PIN_SW_DURATION_DN_IDX))
  403ba2:	2023      	movs	r0, #35	; 0x23
  403ba4:	4b13      	ldr	r3, [pc, #76]	; (403bf4 <PollSwitches+0xfc>)
  403ba6:	4798      	blx	r3
  403ba8:	4603      	mov	r3, r0
  403baa:	2b00      	cmp	r3, #0
  403bac:	d10c      	bne.n	403bc8 <PollSwitches+0xd0>
		{
			holdDur -= HOLD_INCR;
  403bae:	4b19      	ldr	r3, [pc, #100]	; (403c14 <PollSwitches+0x11c>)
  403bb0:	681b      	ldr	r3, [r3, #0]
  403bb2:	3b05      	subs	r3, #5
  403bb4:	4a17      	ldr	r2, [pc, #92]	; (403c14 <PollSwitches+0x11c>)
  403bb6:	6013      	str	r3, [r2, #0]
			if(holdDur>MIN_HOLD_DUR)
  403bb8:	4b16      	ldr	r3, [pc, #88]	; (403c14 <PollSwitches+0x11c>)
  403bba:	681b      	ldr	r3, [r3, #0]
  403bbc:	2b00      	cmp	r3, #0
  403bbe:	d017      	beq.n	403bf0 <PollSwitches+0xf8>
				holdDur = MIN_HOLD_DUR;
  403bc0:	4b14      	ldr	r3, [pc, #80]	; (403c14 <PollSwitches+0x11c>)
  403bc2:	2200      	movs	r2, #0
  403bc4:	601a      	str	r2, [r3, #0]
				if(holdDur>MIN_DELAY_DUR)
					holdDur = MIN_DELAY_DUR;
			}
		#endif
	#endif
  403bc6:	e013      	b.n	403bf0 <PollSwitches+0xf8>
		{
			holdDur -= HOLD_INCR;
			if(holdDur>MIN_HOLD_DUR)
				holdDur = MIN_HOLD_DUR;
		}
		else if(gpio_pin_is_low(PIN_SW_DELAY_UP_IDX))
  403bc8:	2013      	movs	r0, #19
  403bca:	4b0a      	ldr	r3, [pc, #40]	; (403bf4 <PollSwitches+0xfc>)
  403bcc:	4798      	blx	r3
  403bce:	4603      	mov	r3, r0
  403bd0:	2b00      	cmp	r3, #0
  403bd2:	d10d      	bne.n	403bf0 <PollSwitches+0xf8>
		{
			delayParam+=DELAY_INCR;
  403bd4:	4b10      	ldr	r3, [pc, #64]	; (403c18 <PollSwitches+0x120>)
  403bd6:	681b      	ldr	r3, [r3, #0]
  403bd8:	3305      	adds	r3, #5
  403bda:	4a0f      	ldr	r2, [pc, #60]	; (403c18 <PollSwitches+0x120>)
  403bdc:	6013      	str	r3, [r2, #0]
			if(delayParam>MAX_DELAY_DUR)
  403bde:	4b0e      	ldr	r3, [pc, #56]	; (403c18 <PollSwitches+0x120>)
  403be0:	681b      	ldr	r3, [r3, #0]
  403be2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
  403be6:	d903      	bls.n	403bf0 <PollSwitches+0xf8>
				delayParam = MAX_DELAY_DUR;
  403be8:	4b0b      	ldr	r3, [pc, #44]	; (403c18 <PollSwitches+0x120>)
  403bea:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
  403bee:	601a      	str	r2, [r3, #0]
				if(holdDur>MIN_DELAY_DUR)
					holdDur = MIN_DELAY_DUR;
			}
		#endif
	#endif
  403bf0:	bf00      	nop
  403bf2:	bd80      	pop	{r7, pc}
  403bf4:	004019c5 	.word	0x004019c5
  403bf8:	20000014 	.word	0x20000014
  403bfc:	00403c29 	.word	0x00403c29
  403c00:	3dcccccd 	.word	0x3dcccccd
  403c04:	00403f11 	.word	0x00403f11
  403c08:	40c00000 	.word	0x40c00000
  403c0c:	00403c25 	.word	0x00403c25
  403c10:	00403ed5 	.word	0x00403ed5
  403c14:	20000018 	.word	0x20000018
  403c18:	2000001c 	.word	0x2000001c

00403c1c <__aeabi_frsub>:
  403c1c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  403c20:	e002      	b.n	403c28 <__addsf3>
  403c22:	bf00      	nop

00403c24 <__aeabi_fsub>:
  403c24:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00403c28 <__addsf3>:
  403c28:	0042      	lsls	r2, r0, #1
  403c2a:	bf1f      	itttt	ne
  403c2c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  403c30:	ea92 0f03 	teqne	r2, r3
  403c34:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  403c38:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  403c3c:	d06a      	beq.n	403d14 <__addsf3+0xec>
  403c3e:	ea4f 6212 	mov.w	r2, r2, lsr #24
  403c42:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  403c46:	bfc1      	itttt	gt
  403c48:	18d2      	addgt	r2, r2, r3
  403c4a:	4041      	eorgt	r1, r0
  403c4c:	4048      	eorgt	r0, r1
  403c4e:	4041      	eorgt	r1, r0
  403c50:	bfb8      	it	lt
  403c52:	425b      	neglt	r3, r3
  403c54:	2b19      	cmp	r3, #25
  403c56:	bf88      	it	hi
  403c58:	4770      	bxhi	lr
  403c5a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  403c5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403c62:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  403c66:	bf18      	it	ne
  403c68:	4240      	negne	r0, r0
  403c6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403c6e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  403c72:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  403c76:	bf18      	it	ne
  403c78:	4249      	negne	r1, r1
  403c7a:	ea92 0f03 	teq	r2, r3
  403c7e:	d03f      	beq.n	403d00 <__addsf3+0xd8>
  403c80:	f1a2 0201 	sub.w	r2, r2, #1
  403c84:	fa41 fc03 	asr.w	ip, r1, r3
  403c88:	eb10 000c 	adds.w	r0, r0, ip
  403c8c:	f1c3 0320 	rsb	r3, r3, #32
  403c90:	fa01 f103 	lsl.w	r1, r1, r3
  403c94:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  403c98:	d502      	bpl.n	403ca0 <__addsf3+0x78>
  403c9a:	4249      	negs	r1, r1
  403c9c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  403ca0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  403ca4:	d313      	bcc.n	403cce <__addsf3+0xa6>
  403ca6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  403caa:	d306      	bcc.n	403cba <__addsf3+0x92>
  403cac:	0840      	lsrs	r0, r0, #1
  403cae:	ea4f 0131 	mov.w	r1, r1, rrx
  403cb2:	f102 0201 	add.w	r2, r2, #1
  403cb6:	2afe      	cmp	r2, #254	; 0xfe
  403cb8:	d251      	bcs.n	403d5e <__addsf3+0x136>
  403cba:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  403cbe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  403cc2:	bf08      	it	eq
  403cc4:	f020 0001 	biceq.w	r0, r0, #1
  403cc8:	ea40 0003 	orr.w	r0, r0, r3
  403ccc:	4770      	bx	lr
  403cce:	0049      	lsls	r1, r1, #1
  403cd0:	eb40 0000 	adc.w	r0, r0, r0
  403cd4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  403cd8:	f1a2 0201 	sub.w	r2, r2, #1
  403cdc:	d1ed      	bne.n	403cba <__addsf3+0x92>
  403cde:	fab0 fc80 	clz	ip, r0
  403ce2:	f1ac 0c08 	sub.w	ip, ip, #8
  403ce6:	ebb2 020c 	subs.w	r2, r2, ip
  403cea:	fa00 f00c 	lsl.w	r0, r0, ip
  403cee:	bfaa      	itet	ge
  403cf0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  403cf4:	4252      	neglt	r2, r2
  403cf6:	4318      	orrge	r0, r3
  403cf8:	bfbc      	itt	lt
  403cfa:	40d0      	lsrlt	r0, r2
  403cfc:	4318      	orrlt	r0, r3
  403cfe:	4770      	bx	lr
  403d00:	f092 0f00 	teq	r2, #0
  403d04:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  403d08:	bf06      	itte	eq
  403d0a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  403d0e:	3201      	addeq	r2, #1
  403d10:	3b01      	subne	r3, #1
  403d12:	e7b5      	b.n	403c80 <__addsf3+0x58>
  403d14:	ea4f 0341 	mov.w	r3, r1, lsl #1
  403d18:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  403d1c:	bf18      	it	ne
  403d1e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  403d22:	d021      	beq.n	403d68 <__addsf3+0x140>
  403d24:	ea92 0f03 	teq	r2, r3
  403d28:	d004      	beq.n	403d34 <__addsf3+0x10c>
  403d2a:	f092 0f00 	teq	r2, #0
  403d2e:	bf08      	it	eq
  403d30:	4608      	moveq	r0, r1
  403d32:	4770      	bx	lr
  403d34:	ea90 0f01 	teq	r0, r1
  403d38:	bf1c      	itt	ne
  403d3a:	2000      	movne	r0, #0
  403d3c:	4770      	bxne	lr
  403d3e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  403d42:	d104      	bne.n	403d4e <__addsf3+0x126>
  403d44:	0040      	lsls	r0, r0, #1
  403d46:	bf28      	it	cs
  403d48:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  403d4c:	4770      	bx	lr
  403d4e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  403d52:	bf3c      	itt	cc
  403d54:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  403d58:	4770      	bxcc	lr
  403d5a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  403d5e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  403d62:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403d66:	4770      	bx	lr
  403d68:	ea7f 6222 	mvns.w	r2, r2, asr #24
  403d6c:	bf16      	itet	ne
  403d6e:	4608      	movne	r0, r1
  403d70:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  403d74:	4601      	movne	r1, r0
  403d76:	0242      	lsls	r2, r0, #9
  403d78:	bf06      	itte	eq
  403d7a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  403d7e:	ea90 0f01 	teqeq	r0, r1
  403d82:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  403d86:	4770      	bx	lr

00403d88 <__aeabi_ui2f>:
  403d88:	f04f 0300 	mov.w	r3, #0
  403d8c:	e004      	b.n	403d98 <__aeabi_i2f+0x8>
  403d8e:	bf00      	nop

00403d90 <__aeabi_i2f>:
  403d90:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  403d94:	bf48      	it	mi
  403d96:	4240      	negmi	r0, r0
  403d98:	ea5f 0c00 	movs.w	ip, r0
  403d9c:	bf08      	it	eq
  403d9e:	4770      	bxeq	lr
  403da0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  403da4:	4601      	mov	r1, r0
  403da6:	f04f 0000 	mov.w	r0, #0
  403daa:	e01c      	b.n	403de6 <__aeabi_l2f+0x2a>

00403dac <__aeabi_ul2f>:
  403dac:	ea50 0201 	orrs.w	r2, r0, r1
  403db0:	bf08      	it	eq
  403db2:	4770      	bxeq	lr
  403db4:	f04f 0300 	mov.w	r3, #0
  403db8:	e00a      	b.n	403dd0 <__aeabi_l2f+0x14>
  403dba:	bf00      	nop

00403dbc <__aeabi_l2f>:
  403dbc:	ea50 0201 	orrs.w	r2, r0, r1
  403dc0:	bf08      	it	eq
  403dc2:	4770      	bxeq	lr
  403dc4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  403dc8:	d502      	bpl.n	403dd0 <__aeabi_l2f+0x14>
  403dca:	4240      	negs	r0, r0
  403dcc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403dd0:	ea5f 0c01 	movs.w	ip, r1
  403dd4:	bf02      	ittt	eq
  403dd6:	4684      	moveq	ip, r0
  403dd8:	4601      	moveq	r1, r0
  403dda:	2000      	moveq	r0, #0
  403ddc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  403de0:	bf08      	it	eq
  403de2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  403de6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  403dea:	fabc f28c 	clz	r2, ip
  403dee:	3a08      	subs	r2, #8
  403df0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  403df4:	db10      	blt.n	403e18 <__aeabi_l2f+0x5c>
  403df6:	fa01 fc02 	lsl.w	ip, r1, r2
  403dfa:	4463      	add	r3, ip
  403dfc:	fa00 fc02 	lsl.w	ip, r0, r2
  403e00:	f1c2 0220 	rsb	r2, r2, #32
  403e04:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  403e08:	fa20 f202 	lsr.w	r2, r0, r2
  403e0c:	eb43 0002 	adc.w	r0, r3, r2
  403e10:	bf08      	it	eq
  403e12:	f020 0001 	biceq.w	r0, r0, #1
  403e16:	4770      	bx	lr
  403e18:	f102 0220 	add.w	r2, r2, #32
  403e1c:	fa01 fc02 	lsl.w	ip, r1, r2
  403e20:	f1c2 0220 	rsb	r2, r2, #32
  403e24:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  403e28:	fa21 f202 	lsr.w	r2, r1, r2
  403e2c:	eb43 0002 	adc.w	r0, r3, r2
  403e30:	bf08      	it	eq
  403e32:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  403e36:	4770      	bx	lr

00403e38 <__gesf2>:
  403e38:	f04f 3cff 	mov.w	ip, #4294967295
  403e3c:	e006      	b.n	403e4c <__cmpsf2+0x4>
  403e3e:	bf00      	nop

00403e40 <__lesf2>:
  403e40:	f04f 0c01 	mov.w	ip, #1
  403e44:	e002      	b.n	403e4c <__cmpsf2+0x4>
  403e46:	bf00      	nop

00403e48 <__cmpsf2>:
  403e48:	f04f 0c01 	mov.w	ip, #1
  403e4c:	f84d cd04 	str.w	ip, [sp, #-4]!
  403e50:	ea4f 0240 	mov.w	r2, r0, lsl #1
  403e54:	ea4f 0341 	mov.w	r3, r1, lsl #1
  403e58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  403e5c:	bf18      	it	ne
  403e5e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  403e62:	d011      	beq.n	403e88 <__cmpsf2+0x40>
  403e64:	b001      	add	sp, #4
  403e66:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  403e6a:	bf18      	it	ne
  403e6c:	ea90 0f01 	teqne	r0, r1
  403e70:	bf58      	it	pl
  403e72:	ebb2 0003 	subspl.w	r0, r2, r3
  403e76:	bf88      	it	hi
  403e78:	17c8      	asrhi	r0, r1, #31
  403e7a:	bf38      	it	cc
  403e7c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  403e80:	bf18      	it	ne
  403e82:	f040 0001 	orrne.w	r0, r0, #1
  403e86:	4770      	bx	lr
  403e88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  403e8c:	d102      	bne.n	403e94 <__cmpsf2+0x4c>
  403e8e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  403e92:	d105      	bne.n	403ea0 <__cmpsf2+0x58>
  403e94:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  403e98:	d1e4      	bne.n	403e64 <__cmpsf2+0x1c>
  403e9a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  403e9e:	d0e1      	beq.n	403e64 <__cmpsf2+0x1c>
  403ea0:	f85d 0b04 	ldr.w	r0, [sp], #4
  403ea4:	4770      	bx	lr
  403ea6:	bf00      	nop

00403ea8 <__aeabi_cfrcmple>:
  403ea8:	4684      	mov	ip, r0
  403eaa:	4608      	mov	r0, r1
  403eac:	4661      	mov	r1, ip
  403eae:	e7ff      	b.n	403eb0 <__aeabi_cfcmpeq>

00403eb0 <__aeabi_cfcmpeq>:
  403eb0:	b50f      	push	{r0, r1, r2, r3, lr}
  403eb2:	f7ff ffc9 	bl	403e48 <__cmpsf2>
  403eb6:	2800      	cmp	r0, #0
  403eb8:	bf48      	it	mi
  403eba:	f110 0f00 	cmnmi.w	r0, #0
  403ebe:	bd0f      	pop	{r0, r1, r2, r3, pc}

00403ec0 <__aeabi_fcmpeq>:
  403ec0:	f84d ed08 	str.w	lr, [sp, #-8]!
  403ec4:	f7ff fff4 	bl	403eb0 <__aeabi_cfcmpeq>
  403ec8:	bf0c      	ite	eq
  403eca:	2001      	moveq	r0, #1
  403ecc:	2000      	movne	r0, #0
  403ece:	f85d fb08 	ldr.w	pc, [sp], #8
  403ed2:	bf00      	nop

00403ed4 <__aeabi_fcmplt>:
  403ed4:	f84d ed08 	str.w	lr, [sp, #-8]!
  403ed8:	f7ff ffea 	bl	403eb0 <__aeabi_cfcmpeq>
  403edc:	bf34      	ite	cc
  403ede:	2001      	movcc	r0, #1
  403ee0:	2000      	movcs	r0, #0
  403ee2:	f85d fb08 	ldr.w	pc, [sp], #8
  403ee6:	bf00      	nop

00403ee8 <__aeabi_fcmple>:
  403ee8:	f84d ed08 	str.w	lr, [sp, #-8]!
  403eec:	f7ff ffe0 	bl	403eb0 <__aeabi_cfcmpeq>
  403ef0:	bf94      	ite	ls
  403ef2:	2001      	movls	r0, #1
  403ef4:	2000      	movhi	r0, #0
  403ef6:	f85d fb08 	ldr.w	pc, [sp], #8
  403efa:	bf00      	nop

00403efc <__aeabi_fcmpge>:
  403efc:	f84d ed08 	str.w	lr, [sp, #-8]!
  403f00:	f7ff ffd2 	bl	403ea8 <__aeabi_cfrcmple>
  403f04:	bf94      	ite	ls
  403f06:	2001      	movls	r0, #1
  403f08:	2000      	movhi	r0, #0
  403f0a:	f85d fb08 	ldr.w	pc, [sp], #8
  403f0e:	bf00      	nop

00403f10 <__aeabi_fcmpgt>:
  403f10:	f84d ed08 	str.w	lr, [sp, #-8]!
  403f14:	f7ff ffc8 	bl	403ea8 <__aeabi_cfrcmple>
  403f18:	bf34      	ite	cc
  403f1a:	2001      	movcc	r0, #1
  403f1c:	2000      	movcs	r0, #0
  403f1e:	f85d fb08 	ldr.w	pc, [sp], #8
  403f22:	bf00      	nop

00403f24 <__aeabi_uldivmod>:
  403f24:	b953      	cbnz	r3, 403f3c <__aeabi_uldivmod+0x18>
  403f26:	b94a      	cbnz	r2, 403f3c <__aeabi_uldivmod+0x18>
  403f28:	2900      	cmp	r1, #0
  403f2a:	bf08      	it	eq
  403f2c:	2800      	cmpeq	r0, #0
  403f2e:	bf1c      	itt	ne
  403f30:	f04f 31ff 	movne.w	r1, #4294967295
  403f34:	f04f 30ff 	movne.w	r0, #4294967295
  403f38:	f000 b97e 	b.w	404238 <__aeabi_idiv0>
  403f3c:	f1ad 0c08 	sub.w	ip, sp, #8
  403f40:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403f44:	f000 f806 	bl	403f54 <__udivmoddi4>
  403f48:	f8dd e004 	ldr.w	lr, [sp, #4]
  403f4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403f50:	b004      	add	sp, #16
  403f52:	4770      	bx	lr

00403f54 <__udivmoddi4>:
  403f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403f58:	468c      	mov	ip, r1
  403f5a:	460e      	mov	r6, r1
  403f5c:	4604      	mov	r4, r0
  403f5e:	9d08      	ldr	r5, [sp, #32]
  403f60:	2b00      	cmp	r3, #0
  403f62:	d150      	bne.n	404006 <__udivmoddi4+0xb2>
  403f64:	428a      	cmp	r2, r1
  403f66:	4617      	mov	r7, r2
  403f68:	d96c      	bls.n	404044 <__udivmoddi4+0xf0>
  403f6a:	fab2 fe82 	clz	lr, r2
  403f6e:	f1be 0f00 	cmp.w	lr, #0
  403f72:	d00b      	beq.n	403f8c <__udivmoddi4+0x38>
  403f74:	f1ce 0420 	rsb	r4, lr, #32
  403f78:	fa20 f404 	lsr.w	r4, r0, r4
  403f7c:	fa01 f60e 	lsl.w	r6, r1, lr
  403f80:	ea44 0c06 	orr.w	ip, r4, r6
  403f84:	fa02 f70e 	lsl.w	r7, r2, lr
  403f88:	fa00 f40e 	lsl.w	r4, r0, lr
  403f8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
  403f90:	0c22      	lsrs	r2, r4, #16
  403f92:	fbbc f0f9 	udiv	r0, ip, r9
  403f96:	fa1f f887 	uxth.w	r8, r7
  403f9a:	fb09 c610 	mls	r6, r9, r0, ip
  403f9e:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  403fa2:	fb00 f308 	mul.w	r3, r0, r8
  403fa6:	42b3      	cmp	r3, r6
  403fa8:	d909      	bls.n	403fbe <__udivmoddi4+0x6a>
  403faa:	19f6      	adds	r6, r6, r7
  403fac:	f100 32ff 	add.w	r2, r0, #4294967295
  403fb0:	f080 8122 	bcs.w	4041f8 <__udivmoddi4+0x2a4>
  403fb4:	42b3      	cmp	r3, r6
  403fb6:	f240 811f 	bls.w	4041f8 <__udivmoddi4+0x2a4>
  403fba:	3802      	subs	r0, #2
  403fbc:	443e      	add	r6, r7
  403fbe:	1af6      	subs	r6, r6, r3
  403fc0:	b2a2      	uxth	r2, r4
  403fc2:	fbb6 f3f9 	udiv	r3, r6, r9
  403fc6:	fb09 6613 	mls	r6, r9, r3, r6
  403fca:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  403fce:	fb03 f808 	mul.w	r8, r3, r8
  403fd2:	45a0      	cmp	r8, r4
  403fd4:	d909      	bls.n	403fea <__udivmoddi4+0x96>
  403fd6:	19e4      	adds	r4, r4, r7
  403fd8:	f103 32ff 	add.w	r2, r3, #4294967295
  403fdc:	f080 810a 	bcs.w	4041f4 <__udivmoddi4+0x2a0>
  403fe0:	45a0      	cmp	r8, r4
  403fe2:	f240 8107 	bls.w	4041f4 <__udivmoddi4+0x2a0>
  403fe6:	3b02      	subs	r3, #2
  403fe8:	443c      	add	r4, r7
  403fea:	ebc8 0404 	rsb	r4, r8, r4
  403fee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403ff2:	2100      	movs	r1, #0
  403ff4:	2d00      	cmp	r5, #0
  403ff6:	d062      	beq.n	4040be <__udivmoddi4+0x16a>
  403ff8:	fa24 f40e 	lsr.w	r4, r4, lr
  403ffc:	2300      	movs	r3, #0
  403ffe:	602c      	str	r4, [r5, #0]
  404000:	606b      	str	r3, [r5, #4]
  404002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404006:	428b      	cmp	r3, r1
  404008:	d907      	bls.n	40401a <__udivmoddi4+0xc6>
  40400a:	2d00      	cmp	r5, #0
  40400c:	d055      	beq.n	4040ba <__udivmoddi4+0x166>
  40400e:	2100      	movs	r1, #0
  404010:	e885 0041 	stmia.w	r5, {r0, r6}
  404014:	4608      	mov	r0, r1
  404016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40401a:	fab3 f183 	clz	r1, r3
  40401e:	2900      	cmp	r1, #0
  404020:	f040 8090 	bne.w	404144 <__udivmoddi4+0x1f0>
  404024:	42b3      	cmp	r3, r6
  404026:	d302      	bcc.n	40402e <__udivmoddi4+0xda>
  404028:	4282      	cmp	r2, r0
  40402a:	f200 80f8 	bhi.w	40421e <__udivmoddi4+0x2ca>
  40402e:	1a84      	subs	r4, r0, r2
  404030:	eb66 0603 	sbc.w	r6, r6, r3
  404034:	2001      	movs	r0, #1
  404036:	46b4      	mov	ip, r6
  404038:	2d00      	cmp	r5, #0
  40403a:	d040      	beq.n	4040be <__udivmoddi4+0x16a>
  40403c:	e885 1010 	stmia.w	r5, {r4, ip}
  404040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404044:	b912      	cbnz	r2, 40404c <__udivmoddi4+0xf8>
  404046:	2701      	movs	r7, #1
  404048:	fbb7 f7f2 	udiv	r7, r7, r2
  40404c:	fab7 fe87 	clz	lr, r7
  404050:	f1be 0f00 	cmp.w	lr, #0
  404054:	d135      	bne.n	4040c2 <__udivmoddi4+0x16e>
  404056:	1bf3      	subs	r3, r6, r7
  404058:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40405c:	fa1f fc87 	uxth.w	ip, r7
  404060:	2101      	movs	r1, #1
  404062:	fbb3 f0f8 	udiv	r0, r3, r8
  404066:	0c22      	lsrs	r2, r4, #16
  404068:	fb08 3610 	mls	r6, r8, r0, r3
  40406c:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  404070:	fb0c f300 	mul.w	r3, ip, r0
  404074:	42b3      	cmp	r3, r6
  404076:	d907      	bls.n	404088 <__udivmoddi4+0x134>
  404078:	19f6      	adds	r6, r6, r7
  40407a:	f100 32ff 	add.w	r2, r0, #4294967295
  40407e:	d202      	bcs.n	404086 <__udivmoddi4+0x132>
  404080:	42b3      	cmp	r3, r6
  404082:	f200 80ce 	bhi.w	404222 <__udivmoddi4+0x2ce>
  404086:	4610      	mov	r0, r2
  404088:	1af6      	subs	r6, r6, r3
  40408a:	b2a2      	uxth	r2, r4
  40408c:	fbb6 f3f8 	udiv	r3, r6, r8
  404090:	fb08 6613 	mls	r6, r8, r3, r6
  404094:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  404098:	fb0c fc03 	mul.w	ip, ip, r3
  40409c:	45a4      	cmp	ip, r4
  40409e:	d907      	bls.n	4040b0 <__udivmoddi4+0x15c>
  4040a0:	19e4      	adds	r4, r4, r7
  4040a2:	f103 32ff 	add.w	r2, r3, #4294967295
  4040a6:	d202      	bcs.n	4040ae <__udivmoddi4+0x15a>
  4040a8:	45a4      	cmp	ip, r4
  4040aa:	f200 80b5 	bhi.w	404218 <__udivmoddi4+0x2c4>
  4040ae:	4613      	mov	r3, r2
  4040b0:	ebcc 0404 	rsb	r4, ip, r4
  4040b4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4040b8:	e79c      	b.n	403ff4 <__udivmoddi4+0xa0>
  4040ba:	4629      	mov	r1, r5
  4040bc:	4628      	mov	r0, r5
  4040be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040c2:	f1ce 0120 	rsb	r1, lr, #32
  4040c6:	fa06 f30e 	lsl.w	r3, r6, lr
  4040ca:	fa07 f70e 	lsl.w	r7, r7, lr
  4040ce:	fa20 f901 	lsr.w	r9, r0, r1
  4040d2:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4040d6:	40ce      	lsrs	r6, r1
  4040d8:	ea49 0903 	orr.w	r9, r9, r3
  4040dc:	fbb6 faf8 	udiv	sl, r6, r8
  4040e0:	ea4f 4419 	mov.w	r4, r9, lsr #16
  4040e4:	fb08 661a 	mls	r6, r8, sl, r6
  4040e8:	fa1f fc87 	uxth.w	ip, r7
  4040ec:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  4040f0:	fb0a f20c 	mul.w	r2, sl, ip
  4040f4:	429a      	cmp	r2, r3
  4040f6:	fa00 f40e 	lsl.w	r4, r0, lr
  4040fa:	d90a      	bls.n	404112 <__udivmoddi4+0x1be>
  4040fc:	19db      	adds	r3, r3, r7
  4040fe:	f10a 31ff 	add.w	r1, sl, #4294967295
  404102:	f080 8087 	bcs.w	404214 <__udivmoddi4+0x2c0>
  404106:	429a      	cmp	r2, r3
  404108:	f240 8084 	bls.w	404214 <__udivmoddi4+0x2c0>
  40410c:	f1aa 0a02 	sub.w	sl, sl, #2
  404110:	443b      	add	r3, r7
  404112:	1a9b      	subs	r3, r3, r2
  404114:	fa1f f989 	uxth.w	r9, r9
  404118:	fbb3 f1f8 	udiv	r1, r3, r8
  40411c:	fb08 3311 	mls	r3, r8, r1, r3
  404120:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  404124:	fb01 f60c 	mul.w	r6, r1, ip
  404128:	429e      	cmp	r6, r3
  40412a:	d907      	bls.n	40413c <__udivmoddi4+0x1e8>
  40412c:	19db      	adds	r3, r3, r7
  40412e:	f101 32ff 	add.w	r2, r1, #4294967295
  404132:	d26b      	bcs.n	40420c <__udivmoddi4+0x2b8>
  404134:	429e      	cmp	r6, r3
  404136:	d969      	bls.n	40420c <__udivmoddi4+0x2b8>
  404138:	3902      	subs	r1, #2
  40413a:	443b      	add	r3, r7
  40413c:	1b9b      	subs	r3, r3, r6
  40413e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  404142:	e78e      	b.n	404062 <__udivmoddi4+0x10e>
  404144:	f1c1 0e20 	rsb	lr, r1, #32
  404148:	fa22 f40e 	lsr.w	r4, r2, lr
  40414c:	408b      	lsls	r3, r1
  40414e:	4323      	orrs	r3, r4
  404150:	fa20 f70e 	lsr.w	r7, r0, lr
  404154:	fa06 f401 	lsl.w	r4, r6, r1
  404158:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40415c:	fa26 f60e 	lsr.w	r6, r6, lr
  404160:	433c      	orrs	r4, r7
  404162:	fbb6 f9fc 	udiv	r9, r6, ip
  404166:	0c27      	lsrs	r7, r4, #16
  404168:	fb0c 6619 	mls	r6, ip, r9, r6
  40416c:	fa1f f883 	uxth.w	r8, r3
  404170:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  404174:	fb09 f708 	mul.w	r7, r9, r8
  404178:	42b7      	cmp	r7, r6
  40417a:	fa02 f201 	lsl.w	r2, r2, r1
  40417e:	fa00 fa01 	lsl.w	sl, r0, r1
  404182:	d908      	bls.n	404196 <__udivmoddi4+0x242>
  404184:	18f6      	adds	r6, r6, r3
  404186:	f109 30ff 	add.w	r0, r9, #4294967295
  40418a:	d241      	bcs.n	404210 <__udivmoddi4+0x2bc>
  40418c:	42b7      	cmp	r7, r6
  40418e:	d93f      	bls.n	404210 <__udivmoddi4+0x2bc>
  404190:	f1a9 0902 	sub.w	r9, r9, #2
  404194:	441e      	add	r6, r3
  404196:	1bf6      	subs	r6, r6, r7
  404198:	b2a0      	uxth	r0, r4
  40419a:	fbb6 f4fc 	udiv	r4, r6, ip
  40419e:	fb0c 6614 	mls	r6, ip, r4, r6
  4041a2:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  4041a6:	fb04 f808 	mul.w	r8, r4, r8
  4041aa:	45b8      	cmp	r8, r7
  4041ac:	d907      	bls.n	4041be <__udivmoddi4+0x26a>
  4041ae:	18ff      	adds	r7, r7, r3
  4041b0:	f104 30ff 	add.w	r0, r4, #4294967295
  4041b4:	d228      	bcs.n	404208 <__udivmoddi4+0x2b4>
  4041b6:	45b8      	cmp	r8, r7
  4041b8:	d926      	bls.n	404208 <__udivmoddi4+0x2b4>
  4041ba:	3c02      	subs	r4, #2
  4041bc:	441f      	add	r7, r3
  4041be:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  4041c2:	ebc8 0707 	rsb	r7, r8, r7
  4041c6:	fba0 8902 	umull	r8, r9, r0, r2
  4041ca:	454f      	cmp	r7, r9
  4041cc:	4644      	mov	r4, r8
  4041ce:	464e      	mov	r6, r9
  4041d0:	d314      	bcc.n	4041fc <__udivmoddi4+0x2a8>
  4041d2:	d029      	beq.n	404228 <__udivmoddi4+0x2d4>
  4041d4:	b365      	cbz	r5, 404230 <__udivmoddi4+0x2dc>
  4041d6:	ebba 0304 	subs.w	r3, sl, r4
  4041da:	eb67 0706 	sbc.w	r7, r7, r6
  4041de:	fa07 fe0e 	lsl.w	lr, r7, lr
  4041e2:	40cb      	lsrs	r3, r1
  4041e4:	40cf      	lsrs	r7, r1
  4041e6:	ea4e 0303 	orr.w	r3, lr, r3
  4041ea:	e885 0088 	stmia.w	r5, {r3, r7}
  4041ee:	2100      	movs	r1, #0
  4041f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4041f4:	4613      	mov	r3, r2
  4041f6:	e6f8      	b.n	403fea <__udivmoddi4+0x96>
  4041f8:	4610      	mov	r0, r2
  4041fa:	e6e0      	b.n	403fbe <__udivmoddi4+0x6a>
  4041fc:	ebb8 0402 	subs.w	r4, r8, r2
  404200:	eb69 0603 	sbc.w	r6, r9, r3
  404204:	3801      	subs	r0, #1
  404206:	e7e5      	b.n	4041d4 <__udivmoddi4+0x280>
  404208:	4604      	mov	r4, r0
  40420a:	e7d8      	b.n	4041be <__udivmoddi4+0x26a>
  40420c:	4611      	mov	r1, r2
  40420e:	e795      	b.n	40413c <__udivmoddi4+0x1e8>
  404210:	4681      	mov	r9, r0
  404212:	e7c0      	b.n	404196 <__udivmoddi4+0x242>
  404214:	468a      	mov	sl, r1
  404216:	e77c      	b.n	404112 <__udivmoddi4+0x1be>
  404218:	3b02      	subs	r3, #2
  40421a:	443c      	add	r4, r7
  40421c:	e748      	b.n	4040b0 <__udivmoddi4+0x15c>
  40421e:	4608      	mov	r0, r1
  404220:	e70a      	b.n	404038 <__udivmoddi4+0xe4>
  404222:	3802      	subs	r0, #2
  404224:	443e      	add	r6, r7
  404226:	e72f      	b.n	404088 <__udivmoddi4+0x134>
  404228:	45c2      	cmp	sl, r8
  40422a:	d3e7      	bcc.n	4041fc <__udivmoddi4+0x2a8>
  40422c:	463e      	mov	r6, r7
  40422e:	e7d1      	b.n	4041d4 <__udivmoddi4+0x280>
  404230:	4629      	mov	r1, r5
  404232:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404236:	bf00      	nop

00404238 <__aeabi_idiv0>:
  404238:	4770      	bx	lr
  40423a:	bf00      	nop

0040423c <__libc_init_array>:
  40423c:	b570      	push	{r4, r5, r6, lr}
  40423e:	4e0f      	ldr	r6, [pc, #60]	; (40427c <__libc_init_array+0x40>)
  404240:	4d0f      	ldr	r5, [pc, #60]	; (404280 <__libc_init_array+0x44>)
  404242:	1b76      	subs	r6, r6, r5
  404244:	10b6      	asrs	r6, r6, #2
  404246:	bf18      	it	ne
  404248:	2400      	movne	r4, #0
  40424a:	d005      	beq.n	404258 <__libc_init_array+0x1c>
  40424c:	3401      	adds	r4, #1
  40424e:	f855 3b04 	ldr.w	r3, [r5], #4
  404252:	4798      	blx	r3
  404254:	42a6      	cmp	r6, r4
  404256:	d1f9      	bne.n	40424c <__libc_init_array+0x10>
  404258:	4e0a      	ldr	r6, [pc, #40]	; (404284 <__libc_init_array+0x48>)
  40425a:	4d0b      	ldr	r5, [pc, #44]	; (404288 <__libc_init_array+0x4c>)
  40425c:	1b76      	subs	r6, r6, r5
  40425e:	f001 f83b 	bl	4052d8 <_init>
  404262:	10b6      	asrs	r6, r6, #2
  404264:	bf18      	it	ne
  404266:	2400      	movne	r4, #0
  404268:	d006      	beq.n	404278 <__libc_init_array+0x3c>
  40426a:	3401      	adds	r4, #1
  40426c:	f855 3b04 	ldr.w	r3, [r5], #4
  404270:	4798      	blx	r3
  404272:	42a6      	cmp	r6, r4
  404274:	d1f9      	bne.n	40426a <__libc_init_array+0x2e>
  404276:	bd70      	pop	{r4, r5, r6, pc}
  404278:	bd70      	pop	{r4, r5, r6, pc}
  40427a:	bf00      	nop
  40427c:	004052e4 	.word	0x004052e4
  404280:	004052e4 	.word	0x004052e4
  404284:	004052ec 	.word	0x004052ec
  404288:	004052e4 	.word	0x004052e4

0040428c <memset>:
  40428c:	b470      	push	{r4, r5, r6}
  40428e:	0784      	lsls	r4, r0, #30
  404290:	d046      	beq.n	404320 <memset+0x94>
  404292:	1e54      	subs	r4, r2, #1
  404294:	2a00      	cmp	r2, #0
  404296:	d041      	beq.n	40431c <memset+0x90>
  404298:	b2cd      	uxtb	r5, r1
  40429a:	4603      	mov	r3, r0
  40429c:	e002      	b.n	4042a4 <memset+0x18>
  40429e:	1e62      	subs	r2, r4, #1
  4042a0:	b3e4      	cbz	r4, 40431c <memset+0x90>
  4042a2:	4614      	mov	r4, r2
  4042a4:	f803 5b01 	strb.w	r5, [r3], #1
  4042a8:	079a      	lsls	r2, r3, #30
  4042aa:	d1f8      	bne.n	40429e <memset+0x12>
  4042ac:	2c03      	cmp	r4, #3
  4042ae:	d92e      	bls.n	40430e <memset+0x82>
  4042b0:	b2cd      	uxtb	r5, r1
  4042b2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4042b6:	2c0f      	cmp	r4, #15
  4042b8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4042bc:	d919      	bls.n	4042f2 <memset+0x66>
  4042be:	f103 0210 	add.w	r2, r3, #16
  4042c2:	4626      	mov	r6, r4
  4042c4:	3e10      	subs	r6, #16
  4042c6:	2e0f      	cmp	r6, #15
  4042c8:	f842 5c10 	str.w	r5, [r2, #-16]
  4042cc:	f842 5c0c 	str.w	r5, [r2, #-12]
  4042d0:	f842 5c08 	str.w	r5, [r2, #-8]
  4042d4:	f842 5c04 	str.w	r5, [r2, #-4]
  4042d8:	f102 0210 	add.w	r2, r2, #16
  4042dc:	d8f2      	bhi.n	4042c4 <memset+0x38>
  4042de:	f1a4 0210 	sub.w	r2, r4, #16
  4042e2:	f022 020f 	bic.w	r2, r2, #15
  4042e6:	f004 040f 	and.w	r4, r4, #15
  4042ea:	3210      	adds	r2, #16
  4042ec:	2c03      	cmp	r4, #3
  4042ee:	4413      	add	r3, r2
  4042f0:	d90d      	bls.n	40430e <memset+0x82>
  4042f2:	461e      	mov	r6, r3
  4042f4:	4622      	mov	r2, r4
  4042f6:	3a04      	subs	r2, #4
  4042f8:	2a03      	cmp	r2, #3
  4042fa:	f846 5b04 	str.w	r5, [r6], #4
  4042fe:	d8fa      	bhi.n	4042f6 <memset+0x6a>
  404300:	1f22      	subs	r2, r4, #4
  404302:	f022 0203 	bic.w	r2, r2, #3
  404306:	3204      	adds	r2, #4
  404308:	4413      	add	r3, r2
  40430a:	f004 0403 	and.w	r4, r4, #3
  40430e:	b12c      	cbz	r4, 40431c <memset+0x90>
  404310:	b2c9      	uxtb	r1, r1
  404312:	441c      	add	r4, r3
  404314:	f803 1b01 	strb.w	r1, [r3], #1
  404318:	42a3      	cmp	r3, r4
  40431a:	d1fb      	bne.n	404314 <memset+0x88>
  40431c:	bc70      	pop	{r4, r5, r6}
  40431e:	4770      	bx	lr
  404320:	4614      	mov	r4, r2
  404322:	4603      	mov	r3, r0
  404324:	e7c2      	b.n	4042ac <memset+0x20>
  404326:	bf00      	nop

00404328 <setbuf>:
  404328:	2900      	cmp	r1, #0
  40432a:	bf0c      	ite	eq
  40432c:	2202      	moveq	r2, #2
  40432e:	2200      	movne	r2, #0
  404330:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404334:	f000 b800 	b.w	404338 <setvbuf>

00404338 <setvbuf>:
  404338:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40433c:	4c51      	ldr	r4, [pc, #324]	; (404484 <setvbuf+0x14c>)
  40433e:	6825      	ldr	r5, [r4, #0]
  404340:	b083      	sub	sp, #12
  404342:	4604      	mov	r4, r0
  404344:	460f      	mov	r7, r1
  404346:	4690      	mov	r8, r2
  404348:	461e      	mov	r6, r3
  40434a:	b115      	cbz	r5, 404352 <setvbuf+0x1a>
  40434c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40434e:	2b00      	cmp	r3, #0
  404350:	d079      	beq.n	404446 <setvbuf+0x10e>
  404352:	f1b8 0f02 	cmp.w	r8, #2
  404356:	d004      	beq.n	404362 <setvbuf+0x2a>
  404358:	f1b8 0f01 	cmp.w	r8, #1
  40435c:	d87f      	bhi.n	40445e <setvbuf+0x126>
  40435e:	2e00      	cmp	r6, #0
  404360:	db7d      	blt.n	40445e <setvbuf+0x126>
  404362:	4621      	mov	r1, r4
  404364:	4628      	mov	r0, r5
  404366:	f000 f943 	bl	4045f0 <_fflush_r>
  40436a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40436c:	b141      	cbz	r1, 404380 <setvbuf+0x48>
  40436e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404372:	4299      	cmp	r1, r3
  404374:	d002      	beq.n	40437c <setvbuf+0x44>
  404376:	4628      	mov	r0, r5
  404378:	f000 fa3a 	bl	4047f0 <_free_r>
  40437c:	2300      	movs	r3, #0
  40437e:	6323      	str	r3, [r4, #48]	; 0x30
  404380:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404384:	2200      	movs	r2, #0
  404386:	61a2      	str	r2, [r4, #24]
  404388:	6062      	str	r2, [r4, #4]
  40438a:	061a      	lsls	r2, r3, #24
  40438c:	d454      	bmi.n	404438 <setvbuf+0x100>
  40438e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  404392:	f023 0303 	bic.w	r3, r3, #3
  404396:	f1b8 0f02 	cmp.w	r8, #2
  40439a:	81a3      	strh	r3, [r4, #12]
  40439c:	d039      	beq.n	404412 <setvbuf+0xda>
  40439e:	ab01      	add	r3, sp, #4
  4043a0:	466a      	mov	r2, sp
  4043a2:	4621      	mov	r1, r4
  4043a4:	4628      	mov	r0, r5
  4043a6:	f000 fb35 	bl	404a14 <__swhatbuf_r>
  4043aa:	89a3      	ldrh	r3, [r4, #12]
  4043ac:	4318      	orrs	r0, r3
  4043ae:	81a0      	strh	r0, [r4, #12]
  4043b0:	b326      	cbz	r6, 4043fc <setvbuf+0xc4>
  4043b2:	b327      	cbz	r7, 4043fe <setvbuf+0xc6>
  4043b4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4043b6:	2b00      	cmp	r3, #0
  4043b8:	d04d      	beq.n	404456 <setvbuf+0x11e>
  4043ba:	9b00      	ldr	r3, [sp, #0]
  4043bc:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  4043c0:	6027      	str	r7, [r4, #0]
  4043c2:	429e      	cmp	r6, r3
  4043c4:	bf1c      	itt	ne
  4043c6:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  4043ca:	81a0      	strhne	r0, [r4, #12]
  4043cc:	f1b8 0f01 	cmp.w	r8, #1
  4043d0:	bf08      	it	eq
  4043d2:	f040 0001 	orreq.w	r0, r0, #1
  4043d6:	b283      	uxth	r3, r0
  4043d8:	bf08      	it	eq
  4043da:	81a0      	strheq	r0, [r4, #12]
  4043dc:	f003 0008 	and.w	r0, r3, #8
  4043e0:	b280      	uxth	r0, r0
  4043e2:	6127      	str	r7, [r4, #16]
  4043e4:	6166      	str	r6, [r4, #20]
  4043e6:	b318      	cbz	r0, 404430 <setvbuf+0xf8>
  4043e8:	f013 0001 	ands.w	r0, r3, #1
  4043ec:	d02f      	beq.n	40444e <setvbuf+0x116>
  4043ee:	2000      	movs	r0, #0
  4043f0:	4276      	negs	r6, r6
  4043f2:	61a6      	str	r6, [r4, #24]
  4043f4:	60a0      	str	r0, [r4, #8]
  4043f6:	b003      	add	sp, #12
  4043f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4043fc:	9e00      	ldr	r6, [sp, #0]
  4043fe:	4630      	mov	r0, r6
  404400:	f000 fb38 	bl	404a74 <malloc>
  404404:	4607      	mov	r7, r0
  404406:	b368      	cbz	r0, 404464 <setvbuf+0x12c>
  404408:	89a3      	ldrh	r3, [r4, #12]
  40440a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40440e:	81a3      	strh	r3, [r4, #12]
  404410:	e7d0      	b.n	4043b4 <setvbuf+0x7c>
  404412:	2000      	movs	r0, #0
  404414:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404418:	f043 0302 	orr.w	r3, r3, #2
  40441c:	2500      	movs	r5, #0
  40441e:	2101      	movs	r1, #1
  404420:	81a3      	strh	r3, [r4, #12]
  404422:	60a5      	str	r5, [r4, #8]
  404424:	6022      	str	r2, [r4, #0]
  404426:	6122      	str	r2, [r4, #16]
  404428:	6161      	str	r1, [r4, #20]
  40442a:	b003      	add	sp, #12
  40442c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404430:	60a0      	str	r0, [r4, #8]
  404432:	b003      	add	sp, #12
  404434:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404438:	6921      	ldr	r1, [r4, #16]
  40443a:	4628      	mov	r0, r5
  40443c:	f000 f9d8 	bl	4047f0 <_free_r>
  404440:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404444:	e7a3      	b.n	40438e <setvbuf+0x56>
  404446:	4628      	mov	r0, r5
  404448:	f000 f966 	bl	404718 <__sinit>
  40444c:	e781      	b.n	404352 <setvbuf+0x1a>
  40444e:	60a6      	str	r6, [r4, #8]
  404450:	b003      	add	sp, #12
  404452:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404456:	4628      	mov	r0, r5
  404458:	f000 f95e 	bl	404718 <__sinit>
  40445c:	e7ad      	b.n	4043ba <setvbuf+0x82>
  40445e:	f04f 30ff 	mov.w	r0, #4294967295
  404462:	e7e2      	b.n	40442a <setvbuf+0xf2>
  404464:	f8dd 9000 	ldr.w	r9, [sp]
  404468:	45b1      	cmp	r9, r6
  40446a:	d006      	beq.n	40447a <setvbuf+0x142>
  40446c:	4648      	mov	r0, r9
  40446e:	f000 fb01 	bl	404a74 <malloc>
  404472:	4607      	mov	r7, r0
  404474:	b108      	cbz	r0, 40447a <setvbuf+0x142>
  404476:	464e      	mov	r6, r9
  404478:	e7c6      	b.n	404408 <setvbuf+0xd0>
  40447a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40447e:	f04f 30ff 	mov.w	r0, #4294967295
  404482:	e7c7      	b.n	404414 <setvbuf+0xdc>
  404484:	20000448 	.word	0x20000448

00404488 <register_fini>:
  404488:	4b02      	ldr	r3, [pc, #8]	; (404494 <register_fini+0xc>)
  40448a:	b113      	cbz	r3, 404492 <register_fini+0xa>
  40448c:	4802      	ldr	r0, [pc, #8]	; (404498 <register_fini+0x10>)
  40448e:	f000 b805 	b.w	40449c <atexit>
  404492:	4770      	bx	lr
  404494:	00000000 	.word	0x00000000
  404498:	0040472d 	.word	0x0040472d

0040449c <atexit>:
  40449c:	2300      	movs	r3, #0
  40449e:	4601      	mov	r1, r0
  4044a0:	461a      	mov	r2, r3
  4044a2:	4618      	mov	r0, r3
  4044a4:	f000 be16 	b.w	4050d4 <__register_exitproc>

004044a8 <__sflush_r>:
  4044a8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4044ac:	b29a      	uxth	r2, r3
  4044ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4044b2:	460d      	mov	r5, r1
  4044b4:	0711      	lsls	r1, r2, #28
  4044b6:	4680      	mov	r8, r0
  4044b8:	d43c      	bmi.n	404534 <__sflush_r+0x8c>
  4044ba:	686a      	ldr	r2, [r5, #4]
  4044bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4044c0:	2a00      	cmp	r2, #0
  4044c2:	81ab      	strh	r3, [r5, #12]
  4044c4:	dd73      	ble.n	4045ae <__sflush_r+0x106>
  4044c6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4044c8:	2c00      	cmp	r4, #0
  4044ca:	d04b      	beq.n	404564 <__sflush_r+0xbc>
  4044cc:	b29b      	uxth	r3, r3
  4044ce:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4044d2:	2100      	movs	r1, #0
  4044d4:	b292      	uxth	r2, r2
  4044d6:	f8d8 6000 	ldr.w	r6, [r8]
  4044da:	f8c8 1000 	str.w	r1, [r8]
  4044de:	2a00      	cmp	r2, #0
  4044e0:	d069      	beq.n	4045b6 <__sflush_r+0x10e>
  4044e2:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4044e4:	075f      	lsls	r7, r3, #29
  4044e6:	d505      	bpl.n	4044f4 <__sflush_r+0x4c>
  4044e8:	6869      	ldr	r1, [r5, #4]
  4044ea:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4044ec:	1a52      	subs	r2, r2, r1
  4044ee:	b10b      	cbz	r3, 4044f4 <__sflush_r+0x4c>
  4044f0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4044f2:	1ad2      	subs	r2, r2, r3
  4044f4:	2300      	movs	r3, #0
  4044f6:	69e9      	ldr	r1, [r5, #28]
  4044f8:	4640      	mov	r0, r8
  4044fa:	47a0      	blx	r4
  4044fc:	1c44      	adds	r4, r0, #1
  4044fe:	d03c      	beq.n	40457a <__sflush_r+0xd2>
  404500:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404504:	692a      	ldr	r2, [r5, #16]
  404506:	602a      	str	r2, [r5, #0]
  404508:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40450c:	2200      	movs	r2, #0
  40450e:	81ab      	strh	r3, [r5, #12]
  404510:	04db      	lsls	r3, r3, #19
  404512:	606a      	str	r2, [r5, #4]
  404514:	d449      	bmi.n	4045aa <__sflush_r+0x102>
  404516:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404518:	f8c8 6000 	str.w	r6, [r8]
  40451c:	b311      	cbz	r1, 404564 <__sflush_r+0xbc>
  40451e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  404522:	4299      	cmp	r1, r3
  404524:	d002      	beq.n	40452c <__sflush_r+0x84>
  404526:	4640      	mov	r0, r8
  404528:	f000 f962 	bl	4047f0 <_free_r>
  40452c:	2000      	movs	r0, #0
  40452e:	6328      	str	r0, [r5, #48]	; 0x30
  404530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404534:	692e      	ldr	r6, [r5, #16]
  404536:	b1ae      	cbz	r6, 404564 <__sflush_r+0xbc>
  404538:	682c      	ldr	r4, [r5, #0]
  40453a:	602e      	str	r6, [r5, #0]
  40453c:	0790      	lsls	r0, r2, #30
  40453e:	bf0c      	ite	eq
  404540:	696b      	ldreq	r3, [r5, #20]
  404542:	2300      	movne	r3, #0
  404544:	1ba4      	subs	r4, r4, r6
  404546:	60ab      	str	r3, [r5, #8]
  404548:	e00a      	b.n	404560 <__sflush_r+0xb8>
  40454a:	4623      	mov	r3, r4
  40454c:	4632      	mov	r2, r6
  40454e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404550:	69e9      	ldr	r1, [r5, #28]
  404552:	4640      	mov	r0, r8
  404554:	47b8      	blx	r7
  404556:	2800      	cmp	r0, #0
  404558:	eba4 0400 	sub.w	r4, r4, r0
  40455c:	4406      	add	r6, r0
  40455e:	dd04      	ble.n	40456a <__sflush_r+0xc2>
  404560:	2c00      	cmp	r4, #0
  404562:	dcf2      	bgt.n	40454a <__sflush_r+0xa2>
  404564:	2000      	movs	r0, #0
  404566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40456a:	89ab      	ldrh	r3, [r5, #12]
  40456c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404570:	81ab      	strh	r3, [r5, #12]
  404572:	f04f 30ff 	mov.w	r0, #4294967295
  404576:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40457a:	f8d8 2000 	ldr.w	r2, [r8]
  40457e:	2a1d      	cmp	r2, #29
  404580:	d8f3      	bhi.n	40456a <__sflush_r+0xc2>
  404582:	4b1a      	ldr	r3, [pc, #104]	; (4045ec <__sflush_r+0x144>)
  404584:	40d3      	lsrs	r3, r2
  404586:	f003 0301 	and.w	r3, r3, #1
  40458a:	f083 0401 	eor.w	r4, r3, #1
  40458e:	2b00      	cmp	r3, #0
  404590:	d0eb      	beq.n	40456a <__sflush_r+0xc2>
  404592:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404596:	6929      	ldr	r1, [r5, #16]
  404598:	6029      	str	r1, [r5, #0]
  40459a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40459e:	04d9      	lsls	r1, r3, #19
  4045a0:	606c      	str	r4, [r5, #4]
  4045a2:	81ab      	strh	r3, [r5, #12]
  4045a4:	d5b7      	bpl.n	404516 <__sflush_r+0x6e>
  4045a6:	2a00      	cmp	r2, #0
  4045a8:	d1b5      	bne.n	404516 <__sflush_r+0x6e>
  4045aa:	6528      	str	r0, [r5, #80]	; 0x50
  4045ac:	e7b3      	b.n	404516 <__sflush_r+0x6e>
  4045ae:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4045b0:	2a00      	cmp	r2, #0
  4045b2:	dc88      	bgt.n	4044c6 <__sflush_r+0x1e>
  4045b4:	e7d6      	b.n	404564 <__sflush_r+0xbc>
  4045b6:	2301      	movs	r3, #1
  4045b8:	69e9      	ldr	r1, [r5, #28]
  4045ba:	4640      	mov	r0, r8
  4045bc:	47a0      	blx	r4
  4045be:	1c43      	adds	r3, r0, #1
  4045c0:	4602      	mov	r2, r0
  4045c2:	d002      	beq.n	4045ca <__sflush_r+0x122>
  4045c4:	89ab      	ldrh	r3, [r5, #12]
  4045c6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4045c8:	e78c      	b.n	4044e4 <__sflush_r+0x3c>
  4045ca:	f8d8 3000 	ldr.w	r3, [r8]
  4045ce:	2b00      	cmp	r3, #0
  4045d0:	d0f8      	beq.n	4045c4 <__sflush_r+0x11c>
  4045d2:	2b1d      	cmp	r3, #29
  4045d4:	d001      	beq.n	4045da <__sflush_r+0x132>
  4045d6:	2b16      	cmp	r3, #22
  4045d8:	d102      	bne.n	4045e0 <__sflush_r+0x138>
  4045da:	f8c8 6000 	str.w	r6, [r8]
  4045de:	e7c1      	b.n	404564 <__sflush_r+0xbc>
  4045e0:	89ab      	ldrh	r3, [r5, #12]
  4045e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4045e6:	81ab      	strh	r3, [r5, #12]
  4045e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4045ec:	20400001 	.word	0x20400001

004045f0 <_fflush_r>:
  4045f0:	b510      	push	{r4, lr}
  4045f2:	4604      	mov	r4, r0
  4045f4:	b082      	sub	sp, #8
  4045f6:	b108      	cbz	r0, 4045fc <_fflush_r+0xc>
  4045f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4045fa:	b153      	cbz	r3, 404612 <_fflush_r+0x22>
  4045fc:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  404600:	b908      	cbnz	r0, 404606 <_fflush_r+0x16>
  404602:	b002      	add	sp, #8
  404604:	bd10      	pop	{r4, pc}
  404606:	4620      	mov	r0, r4
  404608:	b002      	add	sp, #8
  40460a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40460e:	f7ff bf4b 	b.w	4044a8 <__sflush_r>
  404612:	9101      	str	r1, [sp, #4]
  404614:	f000 f880 	bl	404718 <__sinit>
  404618:	9901      	ldr	r1, [sp, #4]
  40461a:	e7ef      	b.n	4045fc <_fflush_r+0xc>

0040461c <_cleanup_r>:
  40461c:	4901      	ldr	r1, [pc, #4]	; (404624 <_cleanup_r+0x8>)
  40461e:	f000 b9cf 	b.w	4049c0 <_fwalk_reent>
  404622:	bf00      	nop
  404624:	0040519d 	.word	0x0040519d

00404628 <__sinit.part.1>:
  404628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40462c:	4b35      	ldr	r3, [pc, #212]	; (404704 <__sinit.part.1+0xdc>)
  40462e:	6845      	ldr	r5, [r0, #4]
  404630:	63c3      	str	r3, [r0, #60]	; 0x3c
  404632:	2400      	movs	r4, #0
  404634:	4607      	mov	r7, r0
  404636:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  40463a:	2304      	movs	r3, #4
  40463c:	2103      	movs	r1, #3
  40463e:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  404642:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  404646:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40464a:	b083      	sub	sp, #12
  40464c:	602c      	str	r4, [r5, #0]
  40464e:	606c      	str	r4, [r5, #4]
  404650:	60ac      	str	r4, [r5, #8]
  404652:	666c      	str	r4, [r5, #100]	; 0x64
  404654:	81ec      	strh	r4, [r5, #14]
  404656:	612c      	str	r4, [r5, #16]
  404658:	616c      	str	r4, [r5, #20]
  40465a:	61ac      	str	r4, [r5, #24]
  40465c:	81ab      	strh	r3, [r5, #12]
  40465e:	4621      	mov	r1, r4
  404660:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  404664:	2208      	movs	r2, #8
  404666:	f7ff fe11 	bl	40428c <memset>
  40466a:	68be      	ldr	r6, [r7, #8]
  40466c:	f8df b098 	ldr.w	fp, [pc, #152]	; 404708 <__sinit.part.1+0xe0>
  404670:	f8df a098 	ldr.w	sl, [pc, #152]	; 40470c <__sinit.part.1+0xe4>
  404674:	f8df 9098 	ldr.w	r9, [pc, #152]	; 404710 <__sinit.part.1+0xe8>
  404678:	f8df 8098 	ldr.w	r8, [pc, #152]	; 404714 <__sinit.part.1+0xec>
  40467c:	f8c5 b020 	str.w	fp, [r5, #32]
  404680:	2301      	movs	r3, #1
  404682:	2209      	movs	r2, #9
  404684:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  404688:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40468c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  404690:	61ed      	str	r5, [r5, #28]
  404692:	4621      	mov	r1, r4
  404694:	81f3      	strh	r3, [r6, #14]
  404696:	81b2      	strh	r2, [r6, #12]
  404698:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40469c:	6034      	str	r4, [r6, #0]
  40469e:	6074      	str	r4, [r6, #4]
  4046a0:	60b4      	str	r4, [r6, #8]
  4046a2:	6674      	str	r4, [r6, #100]	; 0x64
  4046a4:	6134      	str	r4, [r6, #16]
  4046a6:	6174      	str	r4, [r6, #20]
  4046a8:	61b4      	str	r4, [r6, #24]
  4046aa:	2208      	movs	r2, #8
  4046ac:	9301      	str	r3, [sp, #4]
  4046ae:	f7ff fded 	bl	40428c <memset>
  4046b2:	68fd      	ldr	r5, [r7, #12]
  4046b4:	61f6      	str	r6, [r6, #28]
  4046b6:	2012      	movs	r0, #18
  4046b8:	2202      	movs	r2, #2
  4046ba:	f8c6 b020 	str.w	fp, [r6, #32]
  4046be:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4046c2:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4046c6:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4046ca:	4621      	mov	r1, r4
  4046cc:	81a8      	strh	r0, [r5, #12]
  4046ce:	81ea      	strh	r2, [r5, #14]
  4046d0:	602c      	str	r4, [r5, #0]
  4046d2:	606c      	str	r4, [r5, #4]
  4046d4:	60ac      	str	r4, [r5, #8]
  4046d6:	666c      	str	r4, [r5, #100]	; 0x64
  4046d8:	612c      	str	r4, [r5, #16]
  4046da:	616c      	str	r4, [r5, #20]
  4046dc:	61ac      	str	r4, [r5, #24]
  4046de:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4046e2:	2208      	movs	r2, #8
  4046e4:	f7ff fdd2 	bl	40428c <memset>
  4046e8:	9b01      	ldr	r3, [sp, #4]
  4046ea:	61ed      	str	r5, [r5, #28]
  4046ec:	f8c5 b020 	str.w	fp, [r5, #32]
  4046f0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4046f4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4046f8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4046fc:	63bb      	str	r3, [r7, #56]	; 0x38
  4046fe:	b003      	add	sp, #12
  404700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404704:	0040461d 	.word	0x0040461d
  404708:	00405021 	.word	0x00405021
  40470c:	00405045 	.word	0x00405045
  404710:	00405081 	.word	0x00405081
  404714:	004050a1 	.word	0x004050a1

00404718 <__sinit>:
  404718:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40471a:	b103      	cbz	r3, 40471e <__sinit+0x6>
  40471c:	4770      	bx	lr
  40471e:	f7ff bf83 	b.w	404628 <__sinit.part.1>
  404722:	bf00      	nop

00404724 <__sfp_lock_acquire>:
  404724:	4770      	bx	lr
  404726:	bf00      	nop

00404728 <__sfp_lock_release>:
  404728:	4770      	bx	lr
  40472a:	bf00      	nop

0040472c <__libc_fini_array>:
  40472c:	b538      	push	{r3, r4, r5, lr}
  40472e:	4d07      	ldr	r5, [pc, #28]	; (40474c <__libc_fini_array+0x20>)
  404730:	4c07      	ldr	r4, [pc, #28]	; (404750 <__libc_fini_array+0x24>)
  404732:	1b2c      	subs	r4, r5, r4
  404734:	10a4      	asrs	r4, r4, #2
  404736:	d005      	beq.n	404744 <__libc_fini_array+0x18>
  404738:	3c01      	subs	r4, #1
  40473a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40473e:	4798      	blx	r3
  404740:	2c00      	cmp	r4, #0
  404742:	d1f9      	bne.n	404738 <__libc_fini_array+0xc>
  404744:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404748:	f000 bdd0 	b.w	4052ec <_fini>
  40474c:	004052fc 	.word	0x004052fc
  404750:	004052f8 	.word	0x004052f8

00404754 <_malloc_trim_r>:
  404754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404756:	4f23      	ldr	r7, [pc, #140]	; (4047e4 <_malloc_trim_r+0x90>)
  404758:	460c      	mov	r4, r1
  40475a:	4606      	mov	r6, r0
  40475c:	f000 fc4a 	bl	404ff4 <__malloc_lock>
  404760:	68bb      	ldr	r3, [r7, #8]
  404762:	685d      	ldr	r5, [r3, #4]
  404764:	f025 0503 	bic.w	r5, r5, #3
  404768:	1b29      	subs	r1, r5, r4
  40476a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40476e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404772:	f021 010f 	bic.w	r1, r1, #15
  404776:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40477a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40477e:	db07      	blt.n	404790 <_malloc_trim_r+0x3c>
  404780:	2100      	movs	r1, #0
  404782:	4630      	mov	r0, r6
  404784:	f000 fc3a 	bl	404ffc <_sbrk_r>
  404788:	68bb      	ldr	r3, [r7, #8]
  40478a:	442b      	add	r3, r5
  40478c:	4298      	cmp	r0, r3
  40478e:	d004      	beq.n	40479a <_malloc_trim_r+0x46>
  404790:	4630      	mov	r0, r6
  404792:	f000 fc31 	bl	404ff8 <__malloc_unlock>
  404796:	2000      	movs	r0, #0
  404798:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40479a:	4261      	negs	r1, r4
  40479c:	4630      	mov	r0, r6
  40479e:	f000 fc2d 	bl	404ffc <_sbrk_r>
  4047a2:	3001      	adds	r0, #1
  4047a4:	d00d      	beq.n	4047c2 <_malloc_trim_r+0x6e>
  4047a6:	4b10      	ldr	r3, [pc, #64]	; (4047e8 <_malloc_trim_r+0x94>)
  4047a8:	68ba      	ldr	r2, [r7, #8]
  4047aa:	6819      	ldr	r1, [r3, #0]
  4047ac:	1b2d      	subs	r5, r5, r4
  4047ae:	f045 0501 	orr.w	r5, r5, #1
  4047b2:	4630      	mov	r0, r6
  4047b4:	1b09      	subs	r1, r1, r4
  4047b6:	6055      	str	r5, [r2, #4]
  4047b8:	6019      	str	r1, [r3, #0]
  4047ba:	f000 fc1d 	bl	404ff8 <__malloc_unlock>
  4047be:	2001      	movs	r0, #1
  4047c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4047c2:	2100      	movs	r1, #0
  4047c4:	4630      	mov	r0, r6
  4047c6:	f000 fc19 	bl	404ffc <_sbrk_r>
  4047ca:	68ba      	ldr	r2, [r7, #8]
  4047cc:	1a83      	subs	r3, r0, r2
  4047ce:	2b0f      	cmp	r3, #15
  4047d0:	ddde      	ble.n	404790 <_malloc_trim_r+0x3c>
  4047d2:	4c06      	ldr	r4, [pc, #24]	; (4047ec <_malloc_trim_r+0x98>)
  4047d4:	4904      	ldr	r1, [pc, #16]	; (4047e8 <_malloc_trim_r+0x94>)
  4047d6:	6824      	ldr	r4, [r4, #0]
  4047d8:	f043 0301 	orr.w	r3, r3, #1
  4047dc:	1b00      	subs	r0, r0, r4
  4047de:	6053      	str	r3, [r2, #4]
  4047e0:	6008      	str	r0, [r1, #0]
  4047e2:	e7d5      	b.n	404790 <_malloc_trim_r+0x3c>
  4047e4:	2000044c 	.word	0x2000044c
  4047e8:	20000ac4 	.word	0x20000ac4
  4047ec:	20000858 	.word	0x20000858

004047f0 <_free_r>:
  4047f0:	2900      	cmp	r1, #0
  4047f2:	d045      	beq.n	404880 <_free_r+0x90>
  4047f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4047f8:	460d      	mov	r5, r1
  4047fa:	4680      	mov	r8, r0
  4047fc:	f000 fbfa 	bl	404ff4 <__malloc_lock>
  404800:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404804:	496a      	ldr	r1, [pc, #424]	; (4049b0 <_free_r+0x1c0>)
  404806:	f027 0301 	bic.w	r3, r7, #1
  40480a:	f1a5 0408 	sub.w	r4, r5, #8
  40480e:	18e2      	adds	r2, r4, r3
  404810:	688e      	ldr	r6, [r1, #8]
  404812:	6850      	ldr	r0, [r2, #4]
  404814:	42b2      	cmp	r2, r6
  404816:	f020 0003 	bic.w	r0, r0, #3
  40481a:	d062      	beq.n	4048e2 <_free_r+0xf2>
  40481c:	07fe      	lsls	r6, r7, #31
  40481e:	6050      	str	r0, [r2, #4]
  404820:	d40b      	bmi.n	40483a <_free_r+0x4a>
  404822:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404826:	1be4      	subs	r4, r4, r7
  404828:	f101 0e08 	add.w	lr, r1, #8
  40482c:	68a5      	ldr	r5, [r4, #8]
  40482e:	4575      	cmp	r5, lr
  404830:	443b      	add	r3, r7
  404832:	d06f      	beq.n	404914 <_free_r+0x124>
  404834:	68e7      	ldr	r7, [r4, #12]
  404836:	60ef      	str	r7, [r5, #12]
  404838:	60bd      	str	r5, [r7, #8]
  40483a:	1815      	adds	r5, r2, r0
  40483c:	686d      	ldr	r5, [r5, #4]
  40483e:	07ed      	lsls	r5, r5, #31
  404840:	d542      	bpl.n	4048c8 <_free_r+0xd8>
  404842:	f043 0201 	orr.w	r2, r3, #1
  404846:	6062      	str	r2, [r4, #4]
  404848:	50e3      	str	r3, [r4, r3]
  40484a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40484e:	d218      	bcs.n	404882 <_free_r+0x92>
  404850:	08db      	lsrs	r3, r3, #3
  404852:	1c5a      	adds	r2, r3, #1
  404854:	684d      	ldr	r5, [r1, #4]
  404856:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  40485a:	60a7      	str	r7, [r4, #8]
  40485c:	2001      	movs	r0, #1
  40485e:	109b      	asrs	r3, r3, #2
  404860:	fa00 f303 	lsl.w	r3, r0, r3
  404864:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  404868:	431d      	orrs	r5, r3
  40486a:	3808      	subs	r0, #8
  40486c:	60e0      	str	r0, [r4, #12]
  40486e:	604d      	str	r5, [r1, #4]
  404870:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  404874:	60fc      	str	r4, [r7, #12]
  404876:	4640      	mov	r0, r8
  404878:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40487c:	f000 bbbc 	b.w	404ff8 <__malloc_unlock>
  404880:	4770      	bx	lr
  404882:	0a5a      	lsrs	r2, r3, #9
  404884:	2a04      	cmp	r2, #4
  404886:	d853      	bhi.n	404930 <_free_r+0x140>
  404888:	099a      	lsrs	r2, r3, #6
  40488a:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40488e:	007f      	lsls	r7, r7, #1
  404890:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404894:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  404898:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  40489c:	4944      	ldr	r1, [pc, #272]	; (4049b0 <_free_r+0x1c0>)
  40489e:	3808      	subs	r0, #8
  4048a0:	4290      	cmp	r0, r2
  4048a2:	d04d      	beq.n	404940 <_free_r+0x150>
  4048a4:	6851      	ldr	r1, [r2, #4]
  4048a6:	f021 0103 	bic.w	r1, r1, #3
  4048aa:	428b      	cmp	r3, r1
  4048ac:	d202      	bcs.n	4048b4 <_free_r+0xc4>
  4048ae:	6892      	ldr	r2, [r2, #8]
  4048b0:	4290      	cmp	r0, r2
  4048b2:	d1f7      	bne.n	4048a4 <_free_r+0xb4>
  4048b4:	68d0      	ldr	r0, [r2, #12]
  4048b6:	60e0      	str	r0, [r4, #12]
  4048b8:	60a2      	str	r2, [r4, #8]
  4048ba:	6084      	str	r4, [r0, #8]
  4048bc:	60d4      	str	r4, [r2, #12]
  4048be:	4640      	mov	r0, r8
  4048c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4048c4:	f000 bb98 	b.w	404ff8 <__malloc_unlock>
  4048c8:	6895      	ldr	r5, [r2, #8]
  4048ca:	4f3a      	ldr	r7, [pc, #232]	; (4049b4 <_free_r+0x1c4>)
  4048cc:	42bd      	cmp	r5, r7
  4048ce:	4403      	add	r3, r0
  4048d0:	d03f      	beq.n	404952 <_free_r+0x162>
  4048d2:	68d0      	ldr	r0, [r2, #12]
  4048d4:	60e8      	str	r0, [r5, #12]
  4048d6:	f043 0201 	orr.w	r2, r3, #1
  4048da:	6085      	str	r5, [r0, #8]
  4048dc:	6062      	str	r2, [r4, #4]
  4048de:	50e3      	str	r3, [r4, r3]
  4048e0:	e7b3      	b.n	40484a <_free_r+0x5a>
  4048e2:	07ff      	lsls	r7, r7, #31
  4048e4:	4403      	add	r3, r0
  4048e6:	d407      	bmi.n	4048f8 <_free_r+0x108>
  4048e8:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4048ec:	1aa4      	subs	r4, r4, r2
  4048ee:	4413      	add	r3, r2
  4048f0:	68a0      	ldr	r0, [r4, #8]
  4048f2:	68e2      	ldr	r2, [r4, #12]
  4048f4:	60c2      	str	r2, [r0, #12]
  4048f6:	6090      	str	r0, [r2, #8]
  4048f8:	4a2f      	ldr	r2, [pc, #188]	; (4049b8 <_free_r+0x1c8>)
  4048fa:	6812      	ldr	r2, [r2, #0]
  4048fc:	f043 0001 	orr.w	r0, r3, #1
  404900:	4293      	cmp	r3, r2
  404902:	6060      	str	r0, [r4, #4]
  404904:	608c      	str	r4, [r1, #8]
  404906:	d3b6      	bcc.n	404876 <_free_r+0x86>
  404908:	4b2c      	ldr	r3, [pc, #176]	; (4049bc <_free_r+0x1cc>)
  40490a:	4640      	mov	r0, r8
  40490c:	6819      	ldr	r1, [r3, #0]
  40490e:	f7ff ff21 	bl	404754 <_malloc_trim_r>
  404912:	e7b0      	b.n	404876 <_free_r+0x86>
  404914:	1811      	adds	r1, r2, r0
  404916:	6849      	ldr	r1, [r1, #4]
  404918:	07c9      	lsls	r1, r1, #31
  40491a:	d444      	bmi.n	4049a6 <_free_r+0x1b6>
  40491c:	6891      	ldr	r1, [r2, #8]
  40491e:	68d2      	ldr	r2, [r2, #12]
  404920:	60ca      	str	r2, [r1, #12]
  404922:	4403      	add	r3, r0
  404924:	f043 0001 	orr.w	r0, r3, #1
  404928:	6091      	str	r1, [r2, #8]
  40492a:	6060      	str	r0, [r4, #4]
  40492c:	50e3      	str	r3, [r4, r3]
  40492e:	e7a2      	b.n	404876 <_free_r+0x86>
  404930:	2a14      	cmp	r2, #20
  404932:	d817      	bhi.n	404964 <_free_r+0x174>
  404934:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404938:	007f      	lsls	r7, r7, #1
  40493a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40493e:	e7a9      	b.n	404894 <_free_r+0xa4>
  404940:	10aa      	asrs	r2, r5, #2
  404942:	684b      	ldr	r3, [r1, #4]
  404944:	2501      	movs	r5, #1
  404946:	fa05 f202 	lsl.w	r2, r5, r2
  40494a:	4313      	orrs	r3, r2
  40494c:	604b      	str	r3, [r1, #4]
  40494e:	4602      	mov	r2, r0
  404950:	e7b1      	b.n	4048b6 <_free_r+0xc6>
  404952:	f043 0201 	orr.w	r2, r3, #1
  404956:	614c      	str	r4, [r1, #20]
  404958:	610c      	str	r4, [r1, #16]
  40495a:	60e5      	str	r5, [r4, #12]
  40495c:	60a5      	str	r5, [r4, #8]
  40495e:	6062      	str	r2, [r4, #4]
  404960:	50e3      	str	r3, [r4, r3]
  404962:	e788      	b.n	404876 <_free_r+0x86>
  404964:	2a54      	cmp	r2, #84	; 0x54
  404966:	d806      	bhi.n	404976 <_free_r+0x186>
  404968:	0b1a      	lsrs	r2, r3, #12
  40496a:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40496e:	007f      	lsls	r7, r7, #1
  404970:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404974:	e78e      	b.n	404894 <_free_r+0xa4>
  404976:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40497a:	d806      	bhi.n	40498a <_free_r+0x19a>
  40497c:	0bda      	lsrs	r2, r3, #15
  40497e:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404982:	007f      	lsls	r7, r7, #1
  404984:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404988:	e784      	b.n	404894 <_free_r+0xa4>
  40498a:	f240 5054 	movw	r0, #1364	; 0x554
  40498e:	4282      	cmp	r2, r0
  404990:	d806      	bhi.n	4049a0 <_free_r+0x1b0>
  404992:	0c9a      	lsrs	r2, r3, #18
  404994:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404998:	007f      	lsls	r7, r7, #1
  40499a:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40499e:	e779      	b.n	404894 <_free_r+0xa4>
  4049a0:	27fe      	movs	r7, #254	; 0xfe
  4049a2:	257e      	movs	r5, #126	; 0x7e
  4049a4:	e776      	b.n	404894 <_free_r+0xa4>
  4049a6:	f043 0201 	orr.w	r2, r3, #1
  4049aa:	6062      	str	r2, [r4, #4]
  4049ac:	50e3      	str	r3, [r4, r3]
  4049ae:	e762      	b.n	404876 <_free_r+0x86>
  4049b0:	2000044c 	.word	0x2000044c
  4049b4:	20000454 	.word	0x20000454
  4049b8:	20000854 	.word	0x20000854
  4049bc:	20000ac0 	.word	0x20000ac0

004049c0 <_fwalk_reent>:
  4049c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4049c4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4049c8:	d01f      	beq.n	404a0a <_fwalk_reent+0x4a>
  4049ca:	4688      	mov	r8, r1
  4049cc:	4606      	mov	r6, r0
  4049ce:	f04f 0900 	mov.w	r9, #0
  4049d2:	687d      	ldr	r5, [r7, #4]
  4049d4:	68bc      	ldr	r4, [r7, #8]
  4049d6:	3d01      	subs	r5, #1
  4049d8:	d411      	bmi.n	4049fe <_fwalk_reent+0x3e>
  4049da:	89a3      	ldrh	r3, [r4, #12]
  4049dc:	2b01      	cmp	r3, #1
  4049de:	f105 35ff 	add.w	r5, r5, #4294967295
  4049e2:	d908      	bls.n	4049f6 <_fwalk_reent+0x36>
  4049e4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4049e8:	3301      	adds	r3, #1
  4049ea:	4621      	mov	r1, r4
  4049ec:	4630      	mov	r0, r6
  4049ee:	d002      	beq.n	4049f6 <_fwalk_reent+0x36>
  4049f0:	47c0      	blx	r8
  4049f2:	ea49 0900 	orr.w	r9, r9, r0
  4049f6:	1c6b      	adds	r3, r5, #1
  4049f8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4049fc:	d1ed      	bne.n	4049da <_fwalk_reent+0x1a>
  4049fe:	683f      	ldr	r7, [r7, #0]
  404a00:	2f00      	cmp	r7, #0
  404a02:	d1e6      	bne.n	4049d2 <_fwalk_reent+0x12>
  404a04:	4648      	mov	r0, r9
  404a06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404a0a:	46b9      	mov	r9, r7
  404a0c:	4648      	mov	r0, r9
  404a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404a12:	bf00      	nop

00404a14 <__swhatbuf_r>:
  404a14:	b570      	push	{r4, r5, r6, lr}
  404a16:	460d      	mov	r5, r1
  404a18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404a1c:	2900      	cmp	r1, #0
  404a1e:	b090      	sub	sp, #64	; 0x40
  404a20:	4614      	mov	r4, r2
  404a22:	461e      	mov	r6, r3
  404a24:	db14      	blt.n	404a50 <__swhatbuf_r+0x3c>
  404a26:	aa01      	add	r2, sp, #4
  404a28:	f000 fbfa 	bl	405220 <_fstat_r>
  404a2c:	2800      	cmp	r0, #0
  404a2e:	db0f      	blt.n	404a50 <__swhatbuf_r+0x3c>
  404a30:	9a02      	ldr	r2, [sp, #8]
  404a32:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  404a36:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  404a3a:	fab2 f282 	clz	r2, r2
  404a3e:	0952      	lsrs	r2, r2, #5
  404a40:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404a44:	f44f 6000 	mov.w	r0, #2048	; 0x800
  404a48:	6032      	str	r2, [r6, #0]
  404a4a:	6023      	str	r3, [r4, #0]
  404a4c:	b010      	add	sp, #64	; 0x40
  404a4e:	bd70      	pop	{r4, r5, r6, pc}
  404a50:	89a8      	ldrh	r0, [r5, #12]
  404a52:	f000 0080 	and.w	r0, r0, #128	; 0x80
  404a56:	b282      	uxth	r2, r0
  404a58:	2000      	movs	r0, #0
  404a5a:	6030      	str	r0, [r6, #0]
  404a5c:	b11a      	cbz	r2, 404a66 <__swhatbuf_r+0x52>
  404a5e:	2340      	movs	r3, #64	; 0x40
  404a60:	6023      	str	r3, [r4, #0]
  404a62:	b010      	add	sp, #64	; 0x40
  404a64:	bd70      	pop	{r4, r5, r6, pc}
  404a66:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404a6a:	4610      	mov	r0, r2
  404a6c:	6023      	str	r3, [r4, #0]
  404a6e:	b010      	add	sp, #64	; 0x40
  404a70:	bd70      	pop	{r4, r5, r6, pc}
  404a72:	bf00      	nop

00404a74 <malloc>:
  404a74:	4b02      	ldr	r3, [pc, #8]	; (404a80 <malloc+0xc>)
  404a76:	4601      	mov	r1, r0
  404a78:	6818      	ldr	r0, [r3, #0]
  404a7a:	f000 b803 	b.w	404a84 <_malloc_r>
  404a7e:	bf00      	nop
  404a80:	20000448 	.word	0x20000448

00404a84 <_malloc_r>:
  404a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a88:	f101 050b 	add.w	r5, r1, #11
  404a8c:	2d16      	cmp	r5, #22
  404a8e:	b083      	sub	sp, #12
  404a90:	4606      	mov	r6, r0
  404a92:	f240 809f 	bls.w	404bd4 <_malloc_r+0x150>
  404a96:	f035 0507 	bics.w	r5, r5, #7
  404a9a:	f100 80bf 	bmi.w	404c1c <_malloc_r+0x198>
  404a9e:	42a9      	cmp	r1, r5
  404aa0:	f200 80bc 	bhi.w	404c1c <_malloc_r+0x198>
  404aa4:	f000 faa6 	bl	404ff4 <__malloc_lock>
  404aa8:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  404aac:	f0c0 829c 	bcc.w	404fe8 <_malloc_r+0x564>
  404ab0:	0a6b      	lsrs	r3, r5, #9
  404ab2:	f000 80ba 	beq.w	404c2a <_malloc_r+0x1a6>
  404ab6:	2b04      	cmp	r3, #4
  404ab8:	f200 8183 	bhi.w	404dc2 <_malloc_r+0x33e>
  404abc:	09a8      	lsrs	r0, r5, #6
  404abe:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  404ac2:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404ac6:	3038      	adds	r0, #56	; 0x38
  404ac8:	4fc4      	ldr	r7, [pc, #784]	; (404ddc <_malloc_r+0x358>)
  404aca:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  404ace:	f1a3 0108 	sub.w	r1, r3, #8
  404ad2:	685c      	ldr	r4, [r3, #4]
  404ad4:	42a1      	cmp	r1, r4
  404ad6:	d107      	bne.n	404ae8 <_malloc_r+0x64>
  404ad8:	e0ac      	b.n	404c34 <_malloc_r+0x1b0>
  404ada:	2a00      	cmp	r2, #0
  404adc:	f280 80ac 	bge.w	404c38 <_malloc_r+0x1b4>
  404ae0:	68e4      	ldr	r4, [r4, #12]
  404ae2:	42a1      	cmp	r1, r4
  404ae4:	f000 80a6 	beq.w	404c34 <_malloc_r+0x1b0>
  404ae8:	6863      	ldr	r3, [r4, #4]
  404aea:	f023 0303 	bic.w	r3, r3, #3
  404aee:	1b5a      	subs	r2, r3, r5
  404af0:	2a0f      	cmp	r2, #15
  404af2:	ddf2      	ble.n	404ada <_malloc_r+0x56>
  404af4:	49b9      	ldr	r1, [pc, #740]	; (404ddc <_malloc_r+0x358>)
  404af6:	693c      	ldr	r4, [r7, #16]
  404af8:	f101 0e08 	add.w	lr, r1, #8
  404afc:	4574      	cmp	r4, lr
  404afe:	f000 81b3 	beq.w	404e68 <_malloc_r+0x3e4>
  404b02:	6863      	ldr	r3, [r4, #4]
  404b04:	f023 0303 	bic.w	r3, r3, #3
  404b08:	1b5a      	subs	r2, r3, r5
  404b0a:	2a0f      	cmp	r2, #15
  404b0c:	f300 8199 	bgt.w	404e42 <_malloc_r+0x3be>
  404b10:	2a00      	cmp	r2, #0
  404b12:	f8c1 e014 	str.w	lr, [r1, #20]
  404b16:	f8c1 e010 	str.w	lr, [r1, #16]
  404b1a:	f280 809e 	bge.w	404c5a <_malloc_r+0x1d6>
  404b1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404b22:	f080 8167 	bcs.w	404df4 <_malloc_r+0x370>
  404b26:	08db      	lsrs	r3, r3, #3
  404b28:	f103 0c01 	add.w	ip, r3, #1
  404b2c:	2201      	movs	r2, #1
  404b2e:	109b      	asrs	r3, r3, #2
  404b30:	fa02 f303 	lsl.w	r3, r2, r3
  404b34:	684a      	ldr	r2, [r1, #4]
  404b36:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  404b3a:	f8c4 8008 	str.w	r8, [r4, #8]
  404b3e:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  404b42:	431a      	orrs	r2, r3
  404b44:	f1a9 0308 	sub.w	r3, r9, #8
  404b48:	60e3      	str	r3, [r4, #12]
  404b4a:	604a      	str	r2, [r1, #4]
  404b4c:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  404b50:	f8c8 400c 	str.w	r4, [r8, #12]
  404b54:	1083      	asrs	r3, r0, #2
  404b56:	2401      	movs	r4, #1
  404b58:	409c      	lsls	r4, r3
  404b5a:	4294      	cmp	r4, r2
  404b5c:	f200 808a 	bhi.w	404c74 <_malloc_r+0x1f0>
  404b60:	4214      	tst	r4, r2
  404b62:	d106      	bne.n	404b72 <_malloc_r+0xee>
  404b64:	f020 0003 	bic.w	r0, r0, #3
  404b68:	0064      	lsls	r4, r4, #1
  404b6a:	4214      	tst	r4, r2
  404b6c:	f100 0004 	add.w	r0, r0, #4
  404b70:	d0fa      	beq.n	404b68 <_malloc_r+0xe4>
  404b72:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404b76:	46cc      	mov	ip, r9
  404b78:	4680      	mov	r8, r0
  404b7a:	f8dc 100c 	ldr.w	r1, [ip, #12]
  404b7e:	458c      	cmp	ip, r1
  404b80:	d107      	bne.n	404b92 <_malloc_r+0x10e>
  404b82:	e173      	b.n	404e6c <_malloc_r+0x3e8>
  404b84:	2a00      	cmp	r2, #0
  404b86:	f280 8181 	bge.w	404e8c <_malloc_r+0x408>
  404b8a:	68c9      	ldr	r1, [r1, #12]
  404b8c:	458c      	cmp	ip, r1
  404b8e:	f000 816d 	beq.w	404e6c <_malloc_r+0x3e8>
  404b92:	684b      	ldr	r3, [r1, #4]
  404b94:	f023 0303 	bic.w	r3, r3, #3
  404b98:	1b5a      	subs	r2, r3, r5
  404b9a:	2a0f      	cmp	r2, #15
  404b9c:	ddf2      	ble.n	404b84 <_malloc_r+0x100>
  404b9e:	460c      	mov	r4, r1
  404ba0:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  404ba4:	f854 8f08 	ldr.w	r8, [r4, #8]!
  404ba8:	194b      	adds	r3, r1, r5
  404baa:	f045 0501 	orr.w	r5, r5, #1
  404bae:	604d      	str	r5, [r1, #4]
  404bb0:	f042 0101 	orr.w	r1, r2, #1
  404bb4:	f8c8 c00c 	str.w	ip, [r8, #12]
  404bb8:	4630      	mov	r0, r6
  404bba:	f8cc 8008 	str.w	r8, [ip, #8]
  404bbe:	617b      	str	r3, [r7, #20]
  404bc0:	613b      	str	r3, [r7, #16]
  404bc2:	f8c3 e00c 	str.w	lr, [r3, #12]
  404bc6:	f8c3 e008 	str.w	lr, [r3, #8]
  404bca:	6059      	str	r1, [r3, #4]
  404bcc:	509a      	str	r2, [r3, r2]
  404bce:	f000 fa13 	bl	404ff8 <__malloc_unlock>
  404bd2:	e01f      	b.n	404c14 <_malloc_r+0x190>
  404bd4:	2910      	cmp	r1, #16
  404bd6:	d821      	bhi.n	404c1c <_malloc_r+0x198>
  404bd8:	f000 fa0c 	bl	404ff4 <__malloc_lock>
  404bdc:	2510      	movs	r5, #16
  404bde:	2306      	movs	r3, #6
  404be0:	2002      	movs	r0, #2
  404be2:	4f7e      	ldr	r7, [pc, #504]	; (404ddc <_malloc_r+0x358>)
  404be4:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  404be8:	f1a3 0208 	sub.w	r2, r3, #8
  404bec:	685c      	ldr	r4, [r3, #4]
  404bee:	4294      	cmp	r4, r2
  404bf0:	f000 8145 	beq.w	404e7e <_malloc_r+0x3fa>
  404bf4:	6863      	ldr	r3, [r4, #4]
  404bf6:	68e1      	ldr	r1, [r4, #12]
  404bf8:	68a5      	ldr	r5, [r4, #8]
  404bfa:	f023 0303 	bic.w	r3, r3, #3
  404bfe:	4423      	add	r3, r4
  404c00:	4630      	mov	r0, r6
  404c02:	685a      	ldr	r2, [r3, #4]
  404c04:	60e9      	str	r1, [r5, #12]
  404c06:	f042 0201 	orr.w	r2, r2, #1
  404c0a:	608d      	str	r5, [r1, #8]
  404c0c:	605a      	str	r2, [r3, #4]
  404c0e:	f000 f9f3 	bl	404ff8 <__malloc_unlock>
  404c12:	3408      	adds	r4, #8
  404c14:	4620      	mov	r0, r4
  404c16:	b003      	add	sp, #12
  404c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c1c:	2400      	movs	r4, #0
  404c1e:	230c      	movs	r3, #12
  404c20:	4620      	mov	r0, r4
  404c22:	6033      	str	r3, [r6, #0]
  404c24:	b003      	add	sp, #12
  404c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c2a:	2380      	movs	r3, #128	; 0x80
  404c2c:	f04f 0e40 	mov.w	lr, #64	; 0x40
  404c30:	203f      	movs	r0, #63	; 0x3f
  404c32:	e749      	b.n	404ac8 <_malloc_r+0x44>
  404c34:	4670      	mov	r0, lr
  404c36:	e75d      	b.n	404af4 <_malloc_r+0x70>
  404c38:	4423      	add	r3, r4
  404c3a:	68e1      	ldr	r1, [r4, #12]
  404c3c:	685a      	ldr	r2, [r3, #4]
  404c3e:	68a5      	ldr	r5, [r4, #8]
  404c40:	f042 0201 	orr.w	r2, r2, #1
  404c44:	60e9      	str	r1, [r5, #12]
  404c46:	4630      	mov	r0, r6
  404c48:	608d      	str	r5, [r1, #8]
  404c4a:	605a      	str	r2, [r3, #4]
  404c4c:	f000 f9d4 	bl	404ff8 <__malloc_unlock>
  404c50:	3408      	adds	r4, #8
  404c52:	4620      	mov	r0, r4
  404c54:	b003      	add	sp, #12
  404c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c5a:	4423      	add	r3, r4
  404c5c:	4630      	mov	r0, r6
  404c5e:	685a      	ldr	r2, [r3, #4]
  404c60:	f042 0201 	orr.w	r2, r2, #1
  404c64:	605a      	str	r2, [r3, #4]
  404c66:	f000 f9c7 	bl	404ff8 <__malloc_unlock>
  404c6a:	3408      	adds	r4, #8
  404c6c:	4620      	mov	r0, r4
  404c6e:	b003      	add	sp, #12
  404c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c74:	68bc      	ldr	r4, [r7, #8]
  404c76:	6863      	ldr	r3, [r4, #4]
  404c78:	f023 0803 	bic.w	r8, r3, #3
  404c7c:	45a8      	cmp	r8, r5
  404c7e:	d304      	bcc.n	404c8a <_malloc_r+0x206>
  404c80:	ebc5 0308 	rsb	r3, r5, r8
  404c84:	2b0f      	cmp	r3, #15
  404c86:	f300 808c 	bgt.w	404da2 <_malloc_r+0x31e>
  404c8a:	4b55      	ldr	r3, [pc, #340]	; (404de0 <_malloc_r+0x35c>)
  404c8c:	f8df 9160 	ldr.w	r9, [pc, #352]	; 404df0 <_malloc_r+0x36c>
  404c90:	681a      	ldr	r2, [r3, #0]
  404c92:	f8d9 3000 	ldr.w	r3, [r9]
  404c96:	3301      	adds	r3, #1
  404c98:	442a      	add	r2, r5
  404c9a:	eb04 0a08 	add.w	sl, r4, r8
  404c9e:	f000 8160 	beq.w	404f62 <_malloc_r+0x4de>
  404ca2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  404ca6:	320f      	adds	r2, #15
  404ca8:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  404cac:	f022 020f 	bic.w	r2, r2, #15
  404cb0:	4611      	mov	r1, r2
  404cb2:	4630      	mov	r0, r6
  404cb4:	9201      	str	r2, [sp, #4]
  404cb6:	f000 f9a1 	bl	404ffc <_sbrk_r>
  404cba:	f1b0 3fff 	cmp.w	r0, #4294967295
  404cbe:	4683      	mov	fp, r0
  404cc0:	9a01      	ldr	r2, [sp, #4]
  404cc2:	f000 8158 	beq.w	404f76 <_malloc_r+0x4f2>
  404cc6:	4582      	cmp	sl, r0
  404cc8:	f200 80fc 	bhi.w	404ec4 <_malloc_r+0x440>
  404ccc:	4b45      	ldr	r3, [pc, #276]	; (404de4 <_malloc_r+0x360>)
  404cce:	6819      	ldr	r1, [r3, #0]
  404cd0:	45da      	cmp	sl, fp
  404cd2:	4411      	add	r1, r2
  404cd4:	6019      	str	r1, [r3, #0]
  404cd6:	f000 8153 	beq.w	404f80 <_malloc_r+0x4fc>
  404cda:	f8d9 0000 	ldr.w	r0, [r9]
  404cde:	f8df e110 	ldr.w	lr, [pc, #272]	; 404df0 <_malloc_r+0x36c>
  404ce2:	3001      	adds	r0, #1
  404ce4:	bf1b      	ittet	ne
  404ce6:	ebca 0a0b 	rsbne	sl, sl, fp
  404cea:	4451      	addne	r1, sl
  404cec:	f8ce b000 	streq.w	fp, [lr]
  404cf0:	6019      	strne	r1, [r3, #0]
  404cf2:	f01b 0107 	ands.w	r1, fp, #7
  404cf6:	f000 8117 	beq.w	404f28 <_malloc_r+0x4a4>
  404cfa:	f1c1 0008 	rsb	r0, r1, #8
  404cfe:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404d02:	4483      	add	fp, r0
  404d04:	3108      	adds	r1, #8
  404d06:	445a      	add	r2, fp
  404d08:	f3c2 020b 	ubfx	r2, r2, #0, #12
  404d0c:	ebc2 0901 	rsb	r9, r2, r1
  404d10:	4649      	mov	r1, r9
  404d12:	4630      	mov	r0, r6
  404d14:	9301      	str	r3, [sp, #4]
  404d16:	f000 f971 	bl	404ffc <_sbrk_r>
  404d1a:	1c43      	adds	r3, r0, #1
  404d1c:	9b01      	ldr	r3, [sp, #4]
  404d1e:	f000 813f 	beq.w	404fa0 <_malloc_r+0x51c>
  404d22:	ebcb 0200 	rsb	r2, fp, r0
  404d26:	444a      	add	r2, r9
  404d28:	f042 0201 	orr.w	r2, r2, #1
  404d2c:	6819      	ldr	r1, [r3, #0]
  404d2e:	f8c7 b008 	str.w	fp, [r7, #8]
  404d32:	4449      	add	r1, r9
  404d34:	42bc      	cmp	r4, r7
  404d36:	f8cb 2004 	str.w	r2, [fp, #4]
  404d3a:	6019      	str	r1, [r3, #0]
  404d3c:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 404de4 <_malloc_r+0x360>
  404d40:	d016      	beq.n	404d70 <_malloc_r+0x2ec>
  404d42:	f1b8 0f0f 	cmp.w	r8, #15
  404d46:	f240 80fd 	bls.w	404f44 <_malloc_r+0x4c0>
  404d4a:	6862      	ldr	r2, [r4, #4]
  404d4c:	f1a8 030c 	sub.w	r3, r8, #12
  404d50:	f023 0307 	bic.w	r3, r3, #7
  404d54:	18e0      	adds	r0, r4, r3
  404d56:	f002 0201 	and.w	r2, r2, #1
  404d5a:	f04f 0e05 	mov.w	lr, #5
  404d5e:	431a      	orrs	r2, r3
  404d60:	2b0f      	cmp	r3, #15
  404d62:	6062      	str	r2, [r4, #4]
  404d64:	f8c0 e004 	str.w	lr, [r0, #4]
  404d68:	f8c0 e008 	str.w	lr, [r0, #8]
  404d6c:	f200 811c 	bhi.w	404fa8 <_malloc_r+0x524>
  404d70:	4b1d      	ldr	r3, [pc, #116]	; (404de8 <_malloc_r+0x364>)
  404d72:	68bc      	ldr	r4, [r7, #8]
  404d74:	681a      	ldr	r2, [r3, #0]
  404d76:	4291      	cmp	r1, r2
  404d78:	bf88      	it	hi
  404d7a:	6019      	strhi	r1, [r3, #0]
  404d7c:	4b1b      	ldr	r3, [pc, #108]	; (404dec <_malloc_r+0x368>)
  404d7e:	681a      	ldr	r2, [r3, #0]
  404d80:	4291      	cmp	r1, r2
  404d82:	6862      	ldr	r2, [r4, #4]
  404d84:	bf88      	it	hi
  404d86:	6019      	strhi	r1, [r3, #0]
  404d88:	f022 0203 	bic.w	r2, r2, #3
  404d8c:	4295      	cmp	r5, r2
  404d8e:	eba2 0305 	sub.w	r3, r2, r5
  404d92:	d801      	bhi.n	404d98 <_malloc_r+0x314>
  404d94:	2b0f      	cmp	r3, #15
  404d96:	dc04      	bgt.n	404da2 <_malloc_r+0x31e>
  404d98:	4630      	mov	r0, r6
  404d9a:	f000 f92d 	bl	404ff8 <__malloc_unlock>
  404d9e:	2400      	movs	r4, #0
  404da0:	e738      	b.n	404c14 <_malloc_r+0x190>
  404da2:	1962      	adds	r2, r4, r5
  404da4:	f043 0301 	orr.w	r3, r3, #1
  404da8:	f045 0501 	orr.w	r5, r5, #1
  404dac:	6065      	str	r5, [r4, #4]
  404dae:	4630      	mov	r0, r6
  404db0:	60ba      	str	r2, [r7, #8]
  404db2:	6053      	str	r3, [r2, #4]
  404db4:	f000 f920 	bl	404ff8 <__malloc_unlock>
  404db8:	3408      	adds	r4, #8
  404dba:	4620      	mov	r0, r4
  404dbc:	b003      	add	sp, #12
  404dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404dc2:	2b14      	cmp	r3, #20
  404dc4:	d971      	bls.n	404eaa <_malloc_r+0x426>
  404dc6:	2b54      	cmp	r3, #84	; 0x54
  404dc8:	f200 80a4 	bhi.w	404f14 <_malloc_r+0x490>
  404dcc:	0b28      	lsrs	r0, r5, #12
  404dce:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  404dd2:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404dd6:	306e      	adds	r0, #110	; 0x6e
  404dd8:	e676      	b.n	404ac8 <_malloc_r+0x44>
  404dda:	bf00      	nop
  404ddc:	2000044c 	.word	0x2000044c
  404de0:	20000ac0 	.word	0x20000ac0
  404de4:	20000ac4 	.word	0x20000ac4
  404de8:	20000abc 	.word	0x20000abc
  404dec:	20000ab8 	.word	0x20000ab8
  404df0:	20000858 	.word	0x20000858
  404df4:	0a5a      	lsrs	r2, r3, #9
  404df6:	2a04      	cmp	r2, #4
  404df8:	d95e      	bls.n	404eb8 <_malloc_r+0x434>
  404dfa:	2a14      	cmp	r2, #20
  404dfc:	f200 80b3 	bhi.w	404f66 <_malloc_r+0x4e2>
  404e00:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404e04:	0049      	lsls	r1, r1, #1
  404e06:	325b      	adds	r2, #91	; 0x5b
  404e08:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  404e0c:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  404e10:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 404ff0 <_malloc_r+0x56c>
  404e14:	f1ac 0c08 	sub.w	ip, ip, #8
  404e18:	458c      	cmp	ip, r1
  404e1a:	f000 8088 	beq.w	404f2e <_malloc_r+0x4aa>
  404e1e:	684a      	ldr	r2, [r1, #4]
  404e20:	f022 0203 	bic.w	r2, r2, #3
  404e24:	4293      	cmp	r3, r2
  404e26:	d202      	bcs.n	404e2e <_malloc_r+0x3aa>
  404e28:	6889      	ldr	r1, [r1, #8]
  404e2a:	458c      	cmp	ip, r1
  404e2c:	d1f7      	bne.n	404e1e <_malloc_r+0x39a>
  404e2e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  404e32:	687a      	ldr	r2, [r7, #4]
  404e34:	f8c4 c00c 	str.w	ip, [r4, #12]
  404e38:	60a1      	str	r1, [r4, #8]
  404e3a:	f8cc 4008 	str.w	r4, [ip, #8]
  404e3e:	60cc      	str	r4, [r1, #12]
  404e40:	e688      	b.n	404b54 <_malloc_r+0xd0>
  404e42:	1963      	adds	r3, r4, r5
  404e44:	f042 0701 	orr.w	r7, r2, #1
  404e48:	f045 0501 	orr.w	r5, r5, #1
  404e4c:	6065      	str	r5, [r4, #4]
  404e4e:	4630      	mov	r0, r6
  404e50:	614b      	str	r3, [r1, #20]
  404e52:	610b      	str	r3, [r1, #16]
  404e54:	f8c3 e00c 	str.w	lr, [r3, #12]
  404e58:	f8c3 e008 	str.w	lr, [r3, #8]
  404e5c:	605f      	str	r7, [r3, #4]
  404e5e:	509a      	str	r2, [r3, r2]
  404e60:	3408      	adds	r4, #8
  404e62:	f000 f8c9 	bl	404ff8 <__malloc_unlock>
  404e66:	e6d5      	b.n	404c14 <_malloc_r+0x190>
  404e68:	684a      	ldr	r2, [r1, #4]
  404e6a:	e673      	b.n	404b54 <_malloc_r+0xd0>
  404e6c:	f108 0801 	add.w	r8, r8, #1
  404e70:	f018 0f03 	tst.w	r8, #3
  404e74:	f10c 0c08 	add.w	ip, ip, #8
  404e78:	f47f ae7f 	bne.w	404b7a <_malloc_r+0xf6>
  404e7c:	e030      	b.n	404ee0 <_malloc_r+0x45c>
  404e7e:	68dc      	ldr	r4, [r3, #12]
  404e80:	42a3      	cmp	r3, r4
  404e82:	bf08      	it	eq
  404e84:	3002      	addeq	r0, #2
  404e86:	f43f ae35 	beq.w	404af4 <_malloc_r+0x70>
  404e8a:	e6b3      	b.n	404bf4 <_malloc_r+0x170>
  404e8c:	440b      	add	r3, r1
  404e8e:	460c      	mov	r4, r1
  404e90:	685a      	ldr	r2, [r3, #4]
  404e92:	68c9      	ldr	r1, [r1, #12]
  404e94:	f854 5f08 	ldr.w	r5, [r4, #8]!
  404e98:	f042 0201 	orr.w	r2, r2, #1
  404e9c:	605a      	str	r2, [r3, #4]
  404e9e:	4630      	mov	r0, r6
  404ea0:	60e9      	str	r1, [r5, #12]
  404ea2:	608d      	str	r5, [r1, #8]
  404ea4:	f000 f8a8 	bl	404ff8 <__malloc_unlock>
  404ea8:	e6b4      	b.n	404c14 <_malloc_r+0x190>
  404eaa:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  404eae:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  404eb2:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404eb6:	e607      	b.n	404ac8 <_malloc_r+0x44>
  404eb8:	099a      	lsrs	r2, r3, #6
  404eba:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404ebe:	0049      	lsls	r1, r1, #1
  404ec0:	3238      	adds	r2, #56	; 0x38
  404ec2:	e7a1      	b.n	404e08 <_malloc_r+0x384>
  404ec4:	42bc      	cmp	r4, r7
  404ec6:	4b4a      	ldr	r3, [pc, #296]	; (404ff0 <_malloc_r+0x56c>)
  404ec8:	f43f af00 	beq.w	404ccc <_malloc_r+0x248>
  404ecc:	689c      	ldr	r4, [r3, #8]
  404ece:	6862      	ldr	r2, [r4, #4]
  404ed0:	f022 0203 	bic.w	r2, r2, #3
  404ed4:	e75a      	b.n	404d8c <_malloc_r+0x308>
  404ed6:	f859 3908 	ldr.w	r3, [r9], #-8
  404eda:	4599      	cmp	r9, r3
  404edc:	f040 8082 	bne.w	404fe4 <_malloc_r+0x560>
  404ee0:	f010 0f03 	tst.w	r0, #3
  404ee4:	f100 30ff 	add.w	r0, r0, #4294967295
  404ee8:	d1f5      	bne.n	404ed6 <_malloc_r+0x452>
  404eea:	687b      	ldr	r3, [r7, #4]
  404eec:	ea23 0304 	bic.w	r3, r3, r4
  404ef0:	607b      	str	r3, [r7, #4]
  404ef2:	0064      	lsls	r4, r4, #1
  404ef4:	429c      	cmp	r4, r3
  404ef6:	f63f aebd 	bhi.w	404c74 <_malloc_r+0x1f0>
  404efa:	2c00      	cmp	r4, #0
  404efc:	f43f aeba 	beq.w	404c74 <_malloc_r+0x1f0>
  404f00:	421c      	tst	r4, r3
  404f02:	4640      	mov	r0, r8
  404f04:	f47f ae35 	bne.w	404b72 <_malloc_r+0xee>
  404f08:	0064      	lsls	r4, r4, #1
  404f0a:	421c      	tst	r4, r3
  404f0c:	f100 0004 	add.w	r0, r0, #4
  404f10:	d0fa      	beq.n	404f08 <_malloc_r+0x484>
  404f12:	e62e      	b.n	404b72 <_malloc_r+0xee>
  404f14:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404f18:	d818      	bhi.n	404f4c <_malloc_r+0x4c8>
  404f1a:	0be8      	lsrs	r0, r5, #15
  404f1c:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  404f20:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404f24:	3077      	adds	r0, #119	; 0x77
  404f26:	e5cf      	b.n	404ac8 <_malloc_r+0x44>
  404f28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404f2c:	e6eb      	b.n	404d06 <_malloc_r+0x282>
  404f2e:	2101      	movs	r1, #1
  404f30:	f8d8 3004 	ldr.w	r3, [r8, #4]
  404f34:	1092      	asrs	r2, r2, #2
  404f36:	fa01 f202 	lsl.w	r2, r1, r2
  404f3a:	431a      	orrs	r2, r3
  404f3c:	f8c8 2004 	str.w	r2, [r8, #4]
  404f40:	4661      	mov	r1, ip
  404f42:	e777      	b.n	404e34 <_malloc_r+0x3b0>
  404f44:	2301      	movs	r3, #1
  404f46:	f8cb 3004 	str.w	r3, [fp, #4]
  404f4a:	e725      	b.n	404d98 <_malloc_r+0x314>
  404f4c:	f240 5254 	movw	r2, #1364	; 0x554
  404f50:	4293      	cmp	r3, r2
  404f52:	d820      	bhi.n	404f96 <_malloc_r+0x512>
  404f54:	0ca8      	lsrs	r0, r5, #18
  404f56:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  404f5a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404f5e:	307c      	adds	r0, #124	; 0x7c
  404f60:	e5b2      	b.n	404ac8 <_malloc_r+0x44>
  404f62:	3210      	adds	r2, #16
  404f64:	e6a4      	b.n	404cb0 <_malloc_r+0x22c>
  404f66:	2a54      	cmp	r2, #84	; 0x54
  404f68:	d826      	bhi.n	404fb8 <_malloc_r+0x534>
  404f6a:	0b1a      	lsrs	r2, r3, #12
  404f6c:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404f70:	0049      	lsls	r1, r1, #1
  404f72:	326e      	adds	r2, #110	; 0x6e
  404f74:	e748      	b.n	404e08 <_malloc_r+0x384>
  404f76:	68bc      	ldr	r4, [r7, #8]
  404f78:	6862      	ldr	r2, [r4, #4]
  404f7a:	f022 0203 	bic.w	r2, r2, #3
  404f7e:	e705      	b.n	404d8c <_malloc_r+0x308>
  404f80:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404f84:	2800      	cmp	r0, #0
  404f86:	f47f aea8 	bne.w	404cda <_malloc_r+0x256>
  404f8a:	4442      	add	r2, r8
  404f8c:	68bb      	ldr	r3, [r7, #8]
  404f8e:	f042 0201 	orr.w	r2, r2, #1
  404f92:	605a      	str	r2, [r3, #4]
  404f94:	e6ec      	b.n	404d70 <_malloc_r+0x2ec>
  404f96:	23fe      	movs	r3, #254	; 0xfe
  404f98:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  404f9c:	207e      	movs	r0, #126	; 0x7e
  404f9e:	e593      	b.n	404ac8 <_malloc_r+0x44>
  404fa0:	2201      	movs	r2, #1
  404fa2:	f04f 0900 	mov.w	r9, #0
  404fa6:	e6c1      	b.n	404d2c <_malloc_r+0x2a8>
  404fa8:	f104 0108 	add.w	r1, r4, #8
  404fac:	4630      	mov	r0, r6
  404fae:	f7ff fc1f 	bl	4047f0 <_free_r>
  404fb2:	f8d9 1000 	ldr.w	r1, [r9]
  404fb6:	e6db      	b.n	404d70 <_malloc_r+0x2ec>
  404fb8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404fbc:	d805      	bhi.n	404fca <_malloc_r+0x546>
  404fbe:	0bda      	lsrs	r2, r3, #15
  404fc0:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404fc4:	0049      	lsls	r1, r1, #1
  404fc6:	3277      	adds	r2, #119	; 0x77
  404fc8:	e71e      	b.n	404e08 <_malloc_r+0x384>
  404fca:	f240 5154 	movw	r1, #1364	; 0x554
  404fce:	428a      	cmp	r2, r1
  404fd0:	d805      	bhi.n	404fde <_malloc_r+0x55a>
  404fd2:	0c9a      	lsrs	r2, r3, #18
  404fd4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404fd8:	0049      	lsls	r1, r1, #1
  404fda:	327c      	adds	r2, #124	; 0x7c
  404fdc:	e714      	b.n	404e08 <_malloc_r+0x384>
  404fde:	21fe      	movs	r1, #254	; 0xfe
  404fe0:	227e      	movs	r2, #126	; 0x7e
  404fe2:	e711      	b.n	404e08 <_malloc_r+0x384>
  404fe4:	687b      	ldr	r3, [r7, #4]
  404fe6:	e784      	b.n	404ef2 <_malloc_r+0x46e>
  404fe8:	08e8      	lsrs	r0, r5, #3
  404fea:	1c43      	adds	r3, r0, #1
  404fec:	005b      	lsls	r3, r3, #1
  404fee:	e5f8      	b.n	404be2 <_malloc_r+0x15e>
  404ff0:	2000044c 	.word	0x2000044c

00404ff4 <__malloc_lock>:
  404ff4:	4770      	bx	lr
  404ff6:	bf00      	nop

00404ff8 <__malloc_unlock>:
  404ff8:	4770      	bx	lr
  404ffa:	bf00      	nop

00404ffc <_sbrk_r>:
  404ffc:	b538      	push	{r3, r4, r5, lr}
  404ffe:	4c07      	ldr	r4, [pc, #28]	; (40501c <_sbrk_r+0x20>)
  405000:	2300      	movs	r3, #0
  405002:	4605      	mov	r5, r0
  405004:	4608      	mov	r0, r1
  405006:	6023      	str	r3, [r4, #0]
  405008:	f7fd fa58 	bl	4024bc <_sbrk>
  40500c:	1c43      	adds	r3, r0, #1
  40500e:	d000      	beq.n	405012 <_sbrk_r+0x16>
  405010:	bd38      	pop	{r3, r4, r5, pc}
  405012:	6823      	ldr	r3, [r4, #0]
  405014:	2b00      	cmp	r3, #0
  405016:	d0fb      	beq.n	405010 <_sbrk_r+0x14>
  405018:	602b      	str	r3, [r5, #0]
  40501a:	bd38      	pop	{r3, r4, r5, pc}
  40501c:	20000e2c 	.word	0x20000e2c

00405020 <__sread>:
  405020:	b510      	push	{r4, lr}
  405022:	460c      	mov	r4, r1
  405024:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405028:	f000 f924 	bl	405274 <_read_r>
  40502c:	2800      	cmp	r0, #0
  40502e:	db03      	blt.n	405038 <__sread+0x18>
  405030:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405032:	4403      	add	r3, r0
  405034:	6523      	str	r3, [r4, #80]	; 0x50
  405036:	bd10      	pop	{r4, pc}
  405038:	89a3      	ldrh	r3, [r4, #12]
  40503a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40503e:	81a3      	strh	r3, [r4, #12]
  405040:	bd10      	pop	{r4, pc}
  405042:	bf00      	nop

00405044 <__swrite>:
  405044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405048:	4616      	mov	r6, r2
  40504a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40504e:	461f      	mov	r7, r3
  405050:	05d3      	lsls	r3, r2, #23
  405052:	460c      	mov	r4, r1
  405054:	4605      	mov	r5, r0
  405056:	d507      	bpl.n	405068 <__swrite+0x24>
  405058:	2200      	movs	r2, #0
  40505a:	2302      	movs	r3, #2
  40505c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405060:	f000 f8f2 	bl	405248 <_lseek_r>
  405064:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405068:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40506c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405070:	81a2      	strh	r2, [r4, #12]
  405072:	463b      	mov	r3, r7
  405074:	4632      	mov	r2, r6
  405076:	4628      	mov	r0, r5
  405078:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40507c:	f000 b814 	b.w	4050a8 <_write_r>

00405080 <__sseek>:
  405080:	b510      	push	{r4, lr}
  405082:	460c      	mov	r4, r1
  405084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405088:	f000 f8de 	bl	405248 <_lseek_r>
  40508c:	89a3      	ldrh	r3, [r4, #12]
  40508e:	1c42      	adds	r2, r0, #1
  405090:	bf0e      	itee	eq
  405092:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  405096:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40509a:	6520      	strne	r0, [r4, #80]	; 0x50
  40509c:	81a3      	strh	r3, [r4, #12]
  40509e:	bd10      	pop	{r4, pc}

004050a0 <__sclose>:
  4050a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4050a4:	f000 b868 	b.w	405178 <_close_r>

004050a8 <_write_r>:
  4050a8:	b570      	push	{r4, r5, r6, lr}
  4050aa:	460d      	mov	r5, r1
  4050ac:	4c08      	ldr	r4, [pc, #32]	; (4050d0 <_write_r+0x28>)
  4050ae:	4611      	mov	r1, r2
  4050b0:	4606      	mov	r6, r0
  4050b2:	461a      	mov	r2, r3
  4050b4:	4628      	mov	r0, r5
  4050b6:	2300      	movs	r3, #0
  4050b8:	6023      	str	r3, [r4, #0]
  4050ba:	f7fb fc19 	bl	4008f0 <_write>
  4050be:	1c43      	adds	r3, r0, #1
  4050c0:	d000      	beq.n	4050c4 <_write_r+0x1c>
  4050c2:	bd70      	pop	{r4, r5, r6, pc}
  4050c4:	6823      	ldr	r3, [r4, #0]
  4050c6:	2b00      	cmp	r3, #0
  4050c8:	d0fb      	beq.n	4050c2 <_write_r+0x1a>
  4050ca:	6033      	str	r3, [r6, #0]
  4050cc:	bd70      	pop	{r4, r5, r6, pc}
  4050ce:	bf00      	nop
  4050d0:	20000e2c 	.word	0x20000e2c

004050d4 <__register_exitproc>:
  4050d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4050d8:	4c25      	ldr	r4, [pc, #148]	; (405170 <__register_exitproc+0x9c>)
  4050da:	6825      	ldr	r5, [r4, #0]
  4050dc:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4050e0:	4606      	mov	r6, r0
  4050e2:	4688      	mov	r8, r1
  4050e4:	4692      	mov	sl, r2
  4050e6:	4699      	mov	r9, r3
  4050e8:	b3c4      	cbz	r4, 40515c <__register_exitproc+0x88>
  4050ea:	6860      	ldr	r0, [r4, #4]
  4050ec:	281f      	cmp	r0, #31
  4050ee:	dc17      	bgt.n	405120 <__register_exitproc+0x4c>
  4050f0:	1c43      	adds	r3, r0, #1
  4050f2:	b176      	cbz	r6, 405112 <__register_exitproc+0x3e>
  4050f4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4050f8:	2201      	movs	r2, #1
  4050fa:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4050fe:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  405102:	4082      	lsls	r2, r0
  405104:	4311      	orrs	r1, r2
  405106:	2e02      	cmp	r6, #2
  405108:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  40510c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405110:	d01e      	beq.n	405150 <__register_exitproc+0x7c>
  405112:	3002      	adds	r0, #2
  405114:	6063      	str	r3, [r4, #4]
  405116:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40511a:	2000      	movs	r0, #0
  40511c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405120:	4b14      	ldr	r3, [pc, #80]	; (405174 <__register_exitproc+0xa0>)
  405122:	b303      	cbz	r3, 405166 <__register_exitproc+0x92>
  405124:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405128:	f7ff fca4 	bl	404a74 <malloc>
  40512c:	4604      	mov	r4, r0
  40512e:	b1d0      	cbz	r0, 405166 <__register_exitproc+0x92>
  405130:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  405134:	2700      	movs	r7, #0
  405136:	e880 0088 	stmia.w	r0, {r3, r7}
  40513a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40513e:	4638      	mov	r0, r7
  405140:	2301      	movs	r3, #1
  405142:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  405146:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40514a:	2e00      	cmp	r6, #0
  40514c:	d0e1      	beq.n	405112 <__register_exitproc+0x3e>
  40514e:	e7d1      	b.n	4050f4 <__register_exitproc+0x20>
  405150:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  405154:	430a      	orrs	r2, r1
  405156:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40515a:	e7da      	b.n	405112 <__register_exitproc+0x3e>
  40515c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  405160:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405164:	e7c1      	b.n	4050ea <__register_exitproc+0x16>
  405166:	f04f 30ff 	mov.w	r0, #4294967295
  40516a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40516e:	bf00      	nop
  405170:	004052d4 	.word	0x004052d4
  405174:	00404a75 	.word	0x00404a75

00405178 <_close_r>:
  405178:	b538      	push	{r3, r4, r5, lr}
  40517a:	4c07      	ldr	r4, [pc, #28]	; (405198 <_close_r+0x20>)
  40517c:	2300      	movs	r3, #0
  40517e:	4605      	mov	r5, r0
  405180:	4608      	mov	r0, r1
  405182:	6023      	str	r3, [r4, #0]
  405184:	f7fd f9c6 	bl	402514 <_close>
  405188:	1c43      	adds	r3, r0, #1
  40518a:	d000      	beq.n	40518e <_close_r+0x16>
  40518c:	bd38      	pop	{r3, r4, r5, pc}
  40518e:	6823      	ldr	r3, [r4, #0]
  405190:	2b00      	cmp	r3, #0
  405192:	d0fb      	beq.n	40518c <_close_r+0x14>
  405194:	602b      	str	r3, [r5, #0]
  405196:	bd38      	pop	{r3, r4, r5, pc}
  405198:	20000e2c 	.word	0x20000e2c

0040519c <_fclose_r>:
  40519c:	2900      	cmp	r1, #0
  40519e:	d03d      	beq.n	40521c <_fclose_r+0x80>
  4051a0:	b570      	push	{r4, r5, r6, lr}
  4051a2:	4605      	mov	r5, r0
  4051a4:	460c      	mov	r4, r1
  4051a6:	b108      	cbz	r0, 4051ac <_fclose_r+0x10>
  4051a8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4051aa:	b37b      	cbz	r3, 40520c <_fclose_r+0x70>
  4051ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4051b0:	b90b      	cbnz	r3, 4051b6 <_fclose_r+0x1a>
  4051b2:	2000      	movs	r0, #0
  4051b4:	bd70      	pop	{r4, r5, r6, pc}
  4051b6:	4621      	mov	r1, r4
  4051b8:	4628      	mov	r0, r5
  4051ba:	f7ff f975 	bl	4044a8 <__sflush_r>
  4051be:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4051c0:	4606      	mov	r6, r0
  4051c2:	b133      	cbz	r3, 4051d2 <_fclose_r+0x36>
  4051c4:	69e1      	ldr	r1, [r4, #28]
  4051c6:	4628      	mov	r0, r5
  4051c8:	4798      	blx	r3
  4051ca:	2800      	cmp	r0, #0
  4051cc:	bfb8      	it	lt
  4051ce:	f04f 36ff 	movlt.w	r6, #4294967295
  4051d2:	89a3      	ldrh	r3, [r4, #12]
  4051d4:	061b      	lsls	r3, r3, #24
  4051d6:	d41c      	bmi.n	405212 <_fclose_r+0x76>
  4051d8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4051da:	b141      	cbz	r1, 4051ee <_fclose_r+0x52>
  4051dc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4051e0:	4299      	cmp	r1, r3
  4051e2:	d002      	beq.n	4051ea <_fclose_r+0x4e>
  4051e4:	4628      	mov	r0, r5
  4051e6:	f7ff fb03 	bl	4047f0 <_free_r>
  4051ea:	2300      	movs	r3, #0
  4051ec:	6323      	str	r3, [r4, #48]	; 0x30
  4051ee:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4051f0:	b121      	cbz	r1, 4051fc <_fclose_r+0x60>
  4051f2:	4628      	mov	r0, r5
  4051f4:	f7ff fafc 	bl	4047f0 <_free_r>
  4051f8:	2300      	movs	r3, #0
  4051fa:	6463      	str	r3, [r4, #68]	; 0x44
  4051fc:	f7ff fa92 	bl	404724 <__sfp_lock_acquire>
  405200:	2300      	movs	r3, #0
  405202:	81a3      	strh	r3, [r4, #12]
  405204:	f7ff fa90 	bl	404728 <__sfp_lock_release>
  405208:	4630      	mov	r0, r6
  40520a:	bd70      	pop	{r4, r5, r6, pc}
  40520c:	f7ff fa84 	bl	404718 <__sinit>
  405210:	e7cc      	b.n	4051ac <_fclose_r+0x10>
  405212:	6921      	ldr	r1, [r4, #16]
  405214:	4628      	mov	r0, r5
  405216:	f7ff faeb 	bl	4047f0 <_free_r>
  40521a:	e7dd      	b.n	4051d8 <_fclose_r+0x3c>
  40521c:	2000      	movs	r0, #0
  40521e:	4770      	bx	lr

00405220 <_fstat_r>:
  405220:	b538      	push	{r3, r4, r5, lr}
  405222:	460b      	mov	r3, r1
  405224:	4c07      	ldr	r4, [pc, #28]	; (405244 <_fstat_r+0x24>)
  405226:	4605      	mov	r5, r0
  405228:	4611      	mov	r1, r2
  40522a:	4618      	mov	r0, r3
  40522c:	2300      	movs	r3, #0
  40522e:	6023      	str	r3, [r4, #0]
  405230:	f7fd f97c 	bl	40252c <_fstat>
  405234:	1c43      	adds	r3, r0, #1
  405236:	d000      	beq.n	40523a <_fstat_r+0x1a>
  405238:	bd38      	pop	{r3, r4, r5, pc}
  40523a:	6823      	ldr	r3, [r4, #0]
  40523c:	2b00      	cmp	r3, #0
  40523e:	d0fb      	beq.n	405238 <_fstat_r+0x18>
  405240:	602b      	str	r3, [r5, #0]
  405242:	bd38      	pop	{r3, r4, r5, pc}
  405244:	20000e2c 	.word	0x20000e2c

00405248 <_lseek_r>:
  405248:	b570      	push	{r4, r5, r6, lr}
  40524a:	460d      	mov	r5, r1
  40524c:	4c08      	ldr	r4, [pc, #32]	; (405270 <_lseek_r+0x28>)
  40524e:	4611      	mov	r1, r2
  405250:	4606      	mov	r6, r0
  405252:	461a      	mov	r2, r3
  405254:	4628      	mov	r0, r5
  405256:	2300      	movs	r3, #0
  405258:	6023      	str	r3, [r4, #0]
  40525a:	f7fd f977 	bl	40254c <_lseek>
  40525e:	1c43      	adds	r3, r0, #1
  405260:	d000      	beq.n	405264 <_lseek_r+0x1c>
  405262:	bd70      	pop	{r4, r5, r6, pc}
  405264:	6823      	ldr	r3, [r4, #0]
  405266:	2b00      	cmp	r3, #0
  405268:	d0fb      	beq.n	405262 <_lseek_r+0x1a>
  40526a:	6033      	str	r3, [r6, #0]
  40526c:	bd70      	pop	{r4, r5, r6, pc}
  40526e:	bf00      	nop
  405270:	20000e2c 	.word	0x20000e2c

00405274 <_read_r>:
  405274:	b570      	push	{r4, r5, r6, lr}
  405276:	460d      	mov	r5, r1
  405278:	4c08      	ldr	r4, [pc, #32]	; (40529c <_read_r+0x28>)
  40527a:	4611      	mov	r1, r2
  40527c:	4606      	mov	r6, r0
  40527e:	461a      	mov	r2, r3
  405280:	4628      	mov	r0, r5
  405282:	2300      	movs	r3, #0
  405284:	6023      	str	r3, [r4, #0]
  405286:	f7fb fb09 	bl	40089c <_read>
  40528a:	1c43      	adds	r3, r0, #1
  40528c:	d000      	beq.n	405290 <_read_r+0x1c>
  40528e:	bd70      	pop	{r4, r5, r6, pc}
  405290:	6823      	ldr	r3, [r4, #0]
  405292:	2b00      	cmp	r3, #0
  405294:	d0fb      	beq.n	40528e <_read_r+0x1a>
  405296:	6033      	str	r3, [r6, #0]
  405298:	bd70      	pop	{r4, r5, r6, pc}
  40529a:	bf00      	nop
  40529c:	20000e2c 	.word	0x20000e2c
  4052a0:	00002580 	.word	0x00002580
  4052a4:	000000c0 	.word	0x000000c0
  4052a8:	00000800 	.word	0x00000800
	...
  4052b8:	000e1000 	.word	0x000e1000
  4052bc:	000000c0 	.word	0x000000c0
  4052c0:	00000800 	.word	0x00000800
	...
  4052d0:	00000043 	.word	0x00000043

004052d4 <_global_impure_ptr>:
  4052d4:	20000020                                 .. 

004052d8 <_init>:
  4052d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4052da:	bf00      	nop
  4052dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4052de:	bc08      	pop	{r3}
  4052e0:	469e      	mov	lr, r3
  4052e2:	4770      	bx	lr

004052e4 <__init_array_start>:
  4052e4:	00404489 	.word	0x00404489

004052e8 <__frame_dummy_init_array_entry>:
  4052e8:	004000f1                                ..@.

004052ec <_fini>:
  4052ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4052ee:	bf00      	nop
  4052f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4052f2:	bc08      	pop	{r3}
  4052f4:	469e      	mov	lr, r3
  4052f6:	4770      	bx	lr

004052f8 <__fini_array_start>:
  4052f8:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <nextCtrlState>:
20000010:	0002 0000                                   ....

20000014 <pSetPt>:
20000014:	0000 40a0                                   ...@

20000018 <holdDur>:
20000018:	0064 0000                                   d...

2000001c <delayParam>:
2000001c:	00c8 0000                                   ....

20000020 <impure_data>:
20000020:	0000 0000 030c 2000 0374 2000 03dc 2000     ....... t.. ... 
	...
20000054:	52d0 0040 0000 0000 0000 0000 0000 0000     .R@.............
	...
200000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000448 <_impure_ptr>:
20000448:	0020 2000                                    .. 

2000044c <__malloc_av_>:
	...
20000454:	044c 2000 044c 2000 0454 2000 0454 2000     L.. L.. T.. T.. 
20000464:	045c 2000 045c 2000 0464 2000 0464 2000     \.. \.. d.. d.. 
20000474:	046c 2000 046c 2000 0474 2000 0474 2000     l.. l.. t.. t.. 
20000484:	047c 2000 047c 2000 0484 2000 0484 2000     |.. |.. ... ... 
20000494:	048c 2000 048c 2000 0494 2000 0494 2000     ... ... ... ... 
200004a4:	049c 2000 049c 2000 04a4 2000 04a4 2000     ... ... ... ... 
200004b4:	04ac 2000 04ac 2000 04b4 2000 04b4 2000     ... ... ... ... 
200004c4:	04bc 2000 04bc 2000 04c4 2000 04c4 2000     ... ... ... ... 
200004d4:	04cc 2000 04cc 2000 04d4 2000 04d4 2000     ... ... ... ... 
200004e4:	04dc 2000 04dc 2000 04e4 2000 04e4 2000     ... ... ... ... 
200004f4:	04ec 2000 04ec 2000 04f4 2000 04f4 2000     ... ... ... ... 
20000504:	04fc 2000 04fc 2000 0504 2000 0504 2000     ... ... ... ... 
20000514:	050c 2000 050c 2000 0514 2000 0514 2000     ... ... ... ... 
20000524:	051c 2000 051c 2000 0524 2000 0524 2000     ... ... $.. $.. 
20000534:	052c 2000 052c 2000 0534 2000 0534 2000     ,.. ,.. 4.. 4.. 
20000544:	053c 2000 053c 2000 0544 2000 0544 2000     <.. <.. D.. D.. 
20000554:	054c 2000 054c 2000 0554 2000 0554 2000     L.. L.. T.. T.. 
20000564:	055c 2000 055c 2000 0564 2000 0564 2000     \.. \.. d.. d.. 
20000574:	056c 2000 056c 2000 0574 2000 0574 2000     l.. l.. t.. t.. 
20000584:	057c 2000 057c 2000 0584 2000 0584 2000     |.. |.. ... ... 
20000594:	058c 2000 058c 2000 0594 2000 0594 2000     ... ... ... ... 
200005a4:	059c 2000 059c 2000 05a4 2000 05a4 2000     ... ... ... ... 
200005b4:	05ac 2000 05ac 2000 05b4 2000 05b4 2000     ... ... ... ... 
200005c4:	05bc 2000 05bc 2000 05c4 2000 05c4 2000     ... ... ... ... 
200005d4:	05cc 2000 05cc 2000 05d4 2000 05d4 2000     ... ... ... ... 
200005e4:	05dc 2000 05dc 2000 05e4 2000 05e4 2000     ... ... ... ... 
200005f4:	05ec 2000 05ec 2000 05f4 2000 05f4 2000     ... ... ... ... 
20000604:	05fc 2000 05fc 2000 0604 2000 0604 2000     ... ... ... ... 
20000614:	060c 2000 060c 2000 0614 2000 0614 2000     ... ... ... ... 
20000624:	061c 2000 061c 2000 0624 2000 0624 2000     ... ... $.. $.. 
20000634:	062c 2000 062c 2000 0634 2000 0634 2000     ,.. ,.. 4.. 4.. 
20000644:	063c 2000 063c 2000 0644 2000 0644 2000     <.. <.. D.. D.. 
20000654:	064c 2000 064c 2000 0654 2000 0654 2000     L.. L.. T.. T.. 
20000664:	065c 2000 065c 2000 0664 2000 0664 2000     \.. \.. d.. d.. 
20000674:	066c 2000 066c 2000 0674 2000 0674 2000     l.. l.. t.. t.. 
20000684:	067c 2000 067c 2000 0684 2000 0684 2000     |.. |.. ... ... 
20000694:	068c 2000 068c 2000 0694 2000 0694 2000     ... ... ... ... 
200006a4:	069c 2000 069c 2000 06a4 2000 06a4 2000     ... ... ... ... 
200006b4:	06ac 2000 06ac 2000 06b4 2000 06b4 2000     ... ... ... ... 
200006c4:	06bc 2000 06bc 2000 06c4 2000 06c4 2000     ... ... ... ... 
200006d4:	06cc 2000 06cc 2000 06d4 2000 06d4 2000     ... ... ... ... 
200006e4:	06dc 2000 06dc 2000 06e4 2000 06e4 2000     ... ... ... ... 
200006f4:	06ec 2000 06ec 2000 06f4 2000 06f4 2000     ... ... ... ... 
20000704:	06fc 2000 06fc 2000 0704 2000 0704 2000     ... ... ... ... 
20000714:	070c 2000 070c 2000 0714 2000 0714 2000     ... ... ... ... 
20000724:	071c 2000 071c 2000 0724 2000 0724 2000     ... ... $.. $.. 
20000734:	072c 2000 072c 2000 0734 2000 0734 2000     ,.. ,.. 4.. 4.. 
20000744:	073c 2000 073c 2000 0744 2000 0744 2000     <.. <.. D.. D.. 
20000754:	074c 2000 074c 2000 0754 2000 0754 2000     L.. L.. T.. T.. 
20000764:	075c 2000 075c 2000 0764 2000 0764 2000     \.. \.. d.. d.. 
20000774:	076c 2000 076c 2000 0774 2000 0774 2000     l.. l.. t.. t.. 
20000784:	077c 2000 077c 2000 0784 2000 0784 2000     |.. |.. ... ... 
20000794:	078c 2000 078c 2000 0794 2000 0794 2000     ... ... ... ... 
200007a4:	079c 2000 079c 2000 07a4 2000 07a4 2000     ... ... ... ... 
200007b4:	07ac 2000 07ac 2000 07b4 2000 07b4 2000     ... ... ... ... 
200007c4:	07bc 2000 07bc 2000 07c4 2000 07c4 2000     ... ... ... ... 
200007d4:	07cc 2000 07cc 2000 07d4 2000 07d4 2000     ... ... ... ... 
200007e4:	07dc 2000 07dc 2000 07e4 2000 07e4 2000     ... ... ... ... 
200007f4:	07ec 2000 07ec 2000 07f4 2000 07f4 2000     ... ... ... ... 
20000804:	07fc 2000 07fc 2000 0804 2000 0804 2000     ... ... ... ... 
20000814:	080c 2000 080c 2000 0814 2000 0814 2000     ... ... ... ... 
20000824:	081c 2000 081c 2000 0824 2000 0824 2000     ... ... $.. $.. 
20000834:	082c 2000 082c 2000 0834 2000 0834 2000     ,.. ,.. 4.. 4.. 
20000844:	083c 2000 083c 2000 0844 2000 0844 2000     <.. <.. D.. D.. 

20000854 <__malloc_trim_threshold>:
20000854:	0000 0002                                   ....

20000858 <__malloc_sbrk_base>:
20000858:	ffff ffff                                   ....
