Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec  5 10:29:15 2025
| Host         : Shlab17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tetris_top_timing_summary_routed.rpt -pb tetris_top_timing_summary_routed.pb -rpx tetris_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tetris_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 949         
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  26          
TIMING-18  Warning           Missing input or output delay               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (949)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2666)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (949)
--------------------------
 There are 949 register/latch pins with no clock driven by root clock pin: cd0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2666)
---------------------------------------------------
 There are 2666 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.556        0.000                      0                   17        0.151        0.000                      0                   17        4.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.556        0.000                      0                   17        0.151        0.000                      0                   17        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 cd0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.766ns (25.932%)  route 2.188ns (74.068%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.615     5.166    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  cd0/counter_reg[6]/Q
                         net (fo=3, routed)           0.691     6.376    cd0/counter_reg[6]
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.124     6.500 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.820     7.320    cd0/counter[7]_i_3_n_0
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.444 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.677     8.120    cd0/counter[7]_i_1__3_n_0
    SLICE_X65Y81         FDRE                                         r  cd0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.496    14.867    cd0/clk
    SLICE_X65Y81         FDRE                                         r  cd0/counter_reg[2]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X65Y81         FDRE (Setup_fdre_C_R)       -0.429    14.676    cd0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 cd0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.766ns (27.132%)  route 2.057ns (72.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.615     5.166    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  cd0/counter_reg[6]/Q
                         net (fo=3, routed)           0.691     6.376    cd0/counter_reg[6]
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.124     6.500 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.820     7.320    cd0/counter[7]_i_3_n_0
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.444 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.546     7.990    cd0/counter[7]_i_1__3_n_0
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498    14.869    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[5]/C
                         clock pessimism              0.297    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X64Y82         FDRE (Setup_fdre_C_R)       -0.524    14.607    cd0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 cd0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.766ns (27.132%)  route 2.057ns (72.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.615     5.166    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  cd0/counter_reg[6]/Q
                         net (fo=3, routed)           0.691     6.376    cd0/counter_reg[6]
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.124     6.500 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.820     7.320    cd0/counter[7]_i_3_n_0
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.444 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.546     7.990    cd0/counter[7]_i_1__3_n_0
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498    14.869    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[6]/C
                         clock pessimism              0.297    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X64Y82         FDRE (Setup_fdre_C_R)       -0.524    14.607    cd0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 cd0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.766ns (27.132%)  route 2.057ns (72.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.615     5.166    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  cd0/counter_reg[6]/Q
                         net (fo=3, routed)           0.691     6.376    cd0/counter_reg[6]
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.124     6.500 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.820     7.320    cd0/counter[7]_i_3_n_0
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.444 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.546     7.990    cd0/counter[7]_i_1__3_n_0
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498    14.869    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[7]/C
                         clock pessimism              0.297    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X64Y82         FDRE (Setup_fdre_C_R)       -0.524    14.607    cd0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 cd0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.766ns (27.132%)  route 2.057ns (72.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.615     5.166    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  cd0/counter_reg[6]/Q
                         net (fo=3, routed)           0.691     6.376    cd0/counter_reg[6]
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.124     6.500 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.820     7.320    cd0/counter[7]_i_3_n_0
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.444 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.546     7.990    cd0/counter[7]_i_1__3_n_0
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498    14.869    cd0/clk
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[0]/C
                         clock pessimism              0.275    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X65Y82         FDRE (Setup_fdre_C_R)       -0.429    14.680    cd0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 cd0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.766ns (27.132%)  route 2.057ns (72.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.615     5.166    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  cd0/counter_reg[6]/Q
                         net (fo=3, routed)           0.691     6.376    cd0/counter_reg[6]
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.124     6.500 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.820     7.320    cd0/counter[7]_i_3_n_0
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.444 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.546     7.990    cd0/counter[7]_i_1__3_n_0
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498    14.869    cd0/clk
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[1]/C
                         clock pessimism              0.275    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X65Y82         FDRE (Setup_fdre_C_R)       -0.429    14.680    cd0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 cd0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.766ns (27.132%)  route 2.057ns (72.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.615     5.166    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  cd0/counter_reg[6]/Q
                         net (fo=3, routed)           0.691     6.376    cd0/counter_reg[6]
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.124     6.500 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.820     7.320    cd0/counter[7]_i_3_n_0
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.444 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.546     7.990    cd0/counter[7]_i_1__3_n_0
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498    14.869    cd0/clk
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[3]/C
                         clock pessimism              0.275    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X65Y82         FDRE (Setup_fdre_C_R)       -0.429    14.680    cd0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 cd0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.766ns (27.132%)  route 2.057ns (72.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.615     5.166    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  cd0/counter_reg[6]/Q
                         net (fo=3, routed)           0.691     6.376    cd0/counter_reg[6]
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.124     6.500 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.820     7.320    cd0/counter[7]_i_3_n_0
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.444 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.546     7.990    cd0/counter[7]_i_1__3_n_0
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498    14.869    cd0/clk
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[4]/C
                         clock pessimism              0.275    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X65Y82         FDRE (Setup_fdre_C_R)       -0.429    14.680    cd0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 cd0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.842ns (34.595%)  route 1.592ns (65.405%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.615     5.166    cd0/clk
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.419     5.585 r  cd0/counter_reg[1]/Q
                         net (fo=8, routed)           0.772     6.357    cd0/counter_reg[1]
    SLICE_X65Y81         LUT3 (Prop_lut3_I1_O)        0.299     6.656 r  cd0/counter[7]_i_4/O
                         net (fo=2, routed)           0.820     7.476    cd0/counter[7]_i_4_n_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I2_O)        0.124     7.600 r  cd0/counter[6]_i_1__3/O
                         net (fo=1, routed)           0.000     7.600    cd0/counter[6]_i_1__3_n_0
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498    14.869    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[6]/C
                         clock pessimism              0.275    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X64Y82         FDRE (Setup_fdre_C_D)        0.079    15.188    cd0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.728ns  (required time - arrival time)
  Source:                 cd0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.766ns (33.490%)  route 1.521ns (66.510%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.615     5.166    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  cd0/counter_reg[6]/Q
                         net (fo=3, routed)           0.691     6.376    cd0/counter_reg[6]
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.124     6.500 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.830     7.330    cd0/counter[7]_i_3_n_0
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.454 r  cd0/clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.454    cd0/clk_out_i_1_n_0
    SLICE_X64Y81         FDRE                                         r  cd0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.496    14.867    cd0/clk
    SLICE_X64Y81         FDRE                                         r  cd0/clk_out_reg/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)        0.077    15.182    cd0/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  7.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cd0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.231%)  route 0.099ns (34.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.585     1.498    cd0/clk
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  cd0/counter_reg[3]/Q
                         net (fo=7, routed)           0.099     1.739    cd0/counter_reg[3]
    SLICE_X64Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.784 r  cd0/counter[6]_i_1__3/O
                         net (fo=1, routed)           0.000     1.784    cd0/counter[6]_i_1__3_n_0
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.854     2.012    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[6]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.121     1.632    cd0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cd0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.584     1.497    cd0/clk
    SLICE_X65Y81         FDRE                                         r  cd0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.638 f  cd0/counter_reg[2]/Q
                         net (fo=7, routed)           0.121     1.760    cd0/counter_reg[2]
    SLICE_X64Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  cd0/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.805    cd0/clk_out_i_1_n_0
    SLICE_X64Y81         FDRE                                         r  cd0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.853     2.011    cd0/clk
    SLICE_X64Y81         FDRE                                         r  cd0/clk_out_reg/C
                         clock pessimism             -0.500     1.510    
    SLICE_X64Y81         FDRE (Hold_fdre_C_D)         0.120     1.630    cd0/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cd0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.182%)  route 0.166ns (46.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.585     1.498    cd0/clk
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  cd0/counter_reg[0]/Q
                         net (fo=9, routed)           0.166     1.806    cd0/counter_reg[0]
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.048     1.854 r  cd0/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.854    cd0/counter[2]_i_1__3_n_0
    SLICE_X65Y81         FDRE                                         r  cd0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.853     2.011    cd0/clk
    SLICE_X65Y81         FDRE                                         r  cd0/counter_reg[2]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105     1.616    cd0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 cd0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.116%)  route 0.185ns (49.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.585     1.498    cd0/clk
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  cd0/counter_reg[3]/Q
                         net (fo=7, routed)           0.185     1.825    cd0/counter_reg[3]
    SLICE_X64Y82         LUT6 (Prop_lut6_I2_O)        0.045     1.870 r  cd0/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.870    cd0/counter[7]_i_2_n_0
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.854     2.012    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[7]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.120     1.631    cd0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cd0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.644%)  route 0.204ns (52.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.584     1.497    cd0/clk
    SLICE_X65Y81         FDRE                                         r  cd0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  cd0/counter_reg[2]/Q
                         net (fo=7, routed)           0.204     1.843    cd0/counter_reg[2]
    SLICE_X64Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.888 r  cd0/counter[5]_i_1__3/O
                         net (fo=1, routed)           0.000     1.888    cd0/counter[5]_i_1__3_n_0
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.854     2.012    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[5]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.121     1.633    cd0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 cd0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.190ns (50.182%)  route 0.189ns (49.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.585     1.498    cd0/clk
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  cd0/counter_reg[3]/Q
                         net (fo=7, routed)           0.189     1.828    cd0/counter_reg[3]
    SLICE_X65Y82         LUT5 (Prop_lut5_I4_O)        0.049     1.877 r  cd0/counter[4]_i_1__3/O
                         net (fo=1, routed)           0.000     1.877    cd0/counter[4]_i_1__3_n_0
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.854     2.012    cd0/clk
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[4]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.107     1.605    cd0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 cd0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.650%)  route 0.189ns (50.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.585     1.498    cd0/clk
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  cd0/counter_reg[3]/Q
                         net (fo=7, routed)           0.189     1.828    cd0/counter_reg[3]
    SLICE_X65Y82         LUT4 (Prop_lut4_I0_O)        0.045     1.873 r  cd0/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000     1.873    cd0/counter[3]_i_1__3_n_0
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.854     2.012    cd0/clk
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[3]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.092     1.590    cd0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 cd0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.224ns (46.235%)  route 0.260ns (53.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.585     1.498    cd0/clk
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  cd0/counter_reg[1]/Q
                         net (fo=8, routed)           0.260     1.887    cd0/counter_reg[1]
    SLICE_X65Y82         LUT2 (Prop_lut2_I1_O)        0.096     1.983 r  cd0/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.983    cd0/counter[1]_i_1__3_n_0
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.854     2.012    cd0/clk
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[1]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.107     1.605    cd0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 cd0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.865%)  route 0.305ns (62.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.585     1.498    cd0/clk
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  cd0/counter_reg[0]/Q
                         net (fo=9, routed)           0.305     1.945    cd0/counter_reg[0]
    SLICE_X65Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.990 r  cd0/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.990    cd0/counter[0]_i_1__3_n_0
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.854     2.012    cd0/clk
    SLICE_X65Y82         FDRE                                         r  cd0/counter_reg[0]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.091     1.589    cd0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 cd0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.667%)  route 0.335ns (64.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.584     1.497    cd0/clk
    SLICE_X65Y81         FDRE                                         r  cd0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.638 f  cd0/counter_reg[2]/Q
                         net (fo=7, routed)           0.125     1.764    cd0/counter_reg[2]
    SLICE_X64Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.210     2.019    cd0/counter[7]_i_1__3_n_0
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.854     2.012    cd0/clk
    SLICE_X64Y82         FDRE                                         r  cd0/counter_reg[5]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X64Y82         FDRE (Hold_fdre_C_R)         0.009     1.521    cd0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.497    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y81    cd0/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y82    cd0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y82    cd0/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y81    cd0/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y82    cd0/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y82    cd0/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y82    cd0/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y82    cd0/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y82    cd0/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81    cd0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81    cd0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82    cd0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82    cd0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82    cd0/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82    cd0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81    cd0/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81    cd0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82    cd0/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82    cd0/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81    cd0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81    cd0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82    cd0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82    cd0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82    cd0/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82    cd0/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81    cd0/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81    cd0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82    cd0/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82    cd0/counter_reg[3]/C



