# Pipelined AES256

## License and Usage

This implementation is provided for **educational purposes only** and **must not be used for commercial applications**. Any unauthorized commercial use is strictly prohibited.

## Platform Information

The design was compiled and tested on the **Cyclone V 5CEBA4F23C7** FPGA platform. The achieved throughput is approximately **19 Gb/s**, demonstrating efficient performance for educational and research projects.

## Encryption and Decryption

During decryption, the key used is derived from a processed version of the **AES key** that has been modified through multiple rounds of the algorithm. This ensures enhanced security and robustness in the decryption process.

## Disclaimer

Please ensure compliance with all relevant licenses and regulations when using this implementation for any purpose. This project is intended for **learning** and **non-commercial research** only.
