<stg><name>fir</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="18">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="4">
<condition id="22">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="4">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="4" to="5">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="5" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %x) nounwind

]]></node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32 %x, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %acc = phi i32 [ 0, %0 ], [ %acc_1, %5 ]

]]></node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %i = phi i5 [ 10, %0 ], [ %i_1, %5 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="5">
<![CDATA[
:2  %i_cast = sext i5 %i to i32

]]></node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i, i32 4)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %6, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp_1 = icmp eq i5 %i, 0

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_1, label %3, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp_2 = add i5 %i, -1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_3 = zext i5 %tmp_2 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="4">
<![CDATA[
:3  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_4 = zext i32 %i_cast to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="4" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %c_addr = getelementptr [11 x i7]* @c, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="7" op_0_bw="4">
<![CDATA[
:8  %c_load = load i7* %c_addr, align 1

]]></node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %y, i32 %acc) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0">
<![CDATA[
:1  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="4">
<![CDATA[
:3  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:6  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="7" op_0_bw="4">
<![CDATA[
:8  %c_load = load i7* %c_addr, align 1

]]></node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="7">
<![CDATA[
:9  %c_load_cast = sext i7 %c_load to i32

]]></node>
<StgValue><ssdm name="c_load_cast"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5 = mul nsw i32 %shift_reg_load, %c_load_cast

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %i_1 = add i5 %i, -1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_pn = phi i32 [ 0, %3 ], [ %tmp_5, %4 ]

]]></node>
<StgValue><ssdm name="p_pn"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %acc_1 = add nsw i32 %p_pn, %acc

]]></node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="54" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="55" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="c" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="58" from="_ssdm_op_SpecBitsMap" to="stg_6" fromId="57" toId="6">
</dataflow>
<dataflow id="59" from="y" to="stg_6" fromId="53" toId="6">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecBitsMap" to="stg_7" fromId="57" toId="7">
</dataflow>
<dataflow id="61" from="x" to="stg_7" fromId="54" toId="7">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecTopModule" to="stg_8" fromId="62" toId="8">
</dataflow>
<dataflow id="65" from="fir_str" to="stg_8" fromId="64" toId="8">
</dataflow>
<dataflow id="67" from="_ssdm_op_Read.s_axilite.i32" to="x_read" fromId="66" toId="9">
</dataflow>
<dataflow id="68" from="x" to="x_read" fromId="54" toId="9">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecInterface" to="stg_10" fromId="69" toId="10">
</dataflow>
<dataflow id="71" from="y" to="stg_10" fromId="53" toId="10">
</dataflow>
<dataflow id="73" from="p_str" to="stg_10" fromId="72" toId="10">
</dataflow>
<dataflow id="75" from="stg_74" to="stg_10" fromId="74" toId="10">
</dataflow>
<dataflow id="76" from="stg_74" to="stg_10" fromId="74" toId="10">
</dataflow>
<dataflow id="77" from="stg_74" to="stg_10" fromId="74" toId="10">
</dataflow>
<dataflow id="78" from="stg_74" to="stg_10" fromId="74" toId="10">
</dataflow>
<dataflow id="80" from="p_str1" to="stg_10" fromId="79" toId="10">
</dataflow>
<dataflow id="82" from="p_str2" to="stg_10" fromId="81" toId="10">
</dataflow>
<dataflow id="83" from="p_str2" to="stg_10" fromId="81" toId="10">
</dataflow>
<dataflow id="84" from="stg_74" to="stg_10" fromId="74" toId="10">
</dataflow>
<dataflow id="85" from="stg_74" to="stg_10" fromId="74" toId="10">
</dataflow>
<dataflow id="86" from="stg_74" to="stg_10" fromId="74" toId="10">
</dataflow>
<dataflow id="87" from="stg_74" to="stg_10" fromId="74" toId="10">
</dataflow>
<dataflow id="88" from="p_str2" to="stg_10" fromId="81" toId="10">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecInterface" to="stg_11" fromId="69" toId="11">
</dataflow>
<dataflow id="90" from="stg_74" to="stg_11" fromId="74" toId="11">
</dataflow>
<dataflow id="91" from="p_str" to="stg_11" fromId="72" toId="11">
</dataflow>
<dataflow id="92" from="stg_74" to="stg_11" fromId="74" toId="11">
</dataflow>
<dataflow id="93" from="stg_74" to="stg_11" fromId="74" toId="11">
</dataflow>
<dataflow id="94" from="stg_74" to="stg_11" fromId="74" toId="11">
</dataflow>
<dataflow id="95" from="stg_74" to="stg_11" fromId="74" toId="11">
</dataflow>
<dataflow id="96" from="p_str1" to="stg_11" fromId="79" toId="11">
</dataflow>
<dataflow id="97" from="p_str2" to="stg_11" fromId="81" toId="11">
</dataflow>
<dataflow id="98" from="p_str2" to="stg_11" fromId="81" toId="11">
</dataflow>
<dataflow id="99" from="stg_74" to="stg_11" fromId="74" toId="11">
</dataflow>
<dataflow id="100" from="stg_74" to="stg_11" fromId="74" toId="11">
</dataflow>
<dataflow id="101" from="stg_74" to="stg_11" fromId="74" toId="11">
</dataflow>
<dataflow id="102" from="stg_74" to="stg_11" fromId="74" toId="11">
</dataflow>
<dataflow id="103" from="p_str2" to="stg_11" fromId="81" toId="11">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecInterface" to="stg_12" fromId="69" toId="12">
</dataflow>
<dataflow id="105" from="x" to="stg_12" fromId="54" toId="12">
</dataflow>
<dataflow id="106" from="p_str" to="stg_12" fromId="72" toId="12">
</dataflow>
<dataflow id="107" from="stg_74" to="stg_12" fromId="74" toId="12">
</dataflow>
<dataflow id="108" from="stg_74" to="stg_12" fromId="74" toId="12">
</dataflow>
<dataflow id="109" from="stg_74" to="stg_12" fromId="74" toId="12">
</dataflow>
<dataflow id="110" from="stg_74" to="stg_12" fromId="74" toId="12">
</dataflow>
<dataflow id="111" from="p_str1" to="stg_12" fromId="79" toId="12">
</dataflow>
<dataflow id="112" from="p_str2" to="stg_12" fromId="81" toId="12">
</dataflow>
<dataflow id="113" from="p_str2" to="stg_12" fromId="81" toId="12">
</dataflow>
<dataflow id="114" from="stg_74" to="stg_12" fromId="74" toId="12">
</dataflow>
<dataflow id="115" from="stg_74" to="stg_12" fromId="74" toId="12">
</dataflow>
<dataflow id="116" from="stg_74" to="stg_12" fromId="74" toId="12">
</dataflow>
<dataflow id="117" from="stg_74" to="stg_12" fromId="74" toId="12">
</dataflow>
<dataflow id="118" from="p_str2" to="stg_12" fromId="81" toId="12">
</dataflow>
<dataflow id="119" from="stg_74" to="acc" fromId="74" toId="14">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="stg_13" to="acc" fromId="13" toId="14">
</dataflow>
<dataflow id="121" from="acc_1" to="acc" fromId="43" toId="14">
<BackEdge/>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="122" from="stg_44" to="acc" fromId="44" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="124" from="stg_123" to="i" fromId="123" toId="15">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="stg_13" to="i" fromId="13" toId="15">
</dataflow>
<dataflow id="126" from="i_1" to="i" fromId="41" toId="15">
<BackEdge/>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="stg_44" to="i" fromId="44" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="128" from="i" to="i_cast" fromId="15" toId="16">
</dataflow>
<dataflow id="130" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="129" toId="17">
</dataflow>
<dataflow id="131" from="i" to="tmp" fromId="15" toId="17">
</dataflow>
<dataflow id="133" from="stg_132" to="tmp" fromId="132" toId="17">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="134" toId="18">
</dataflow>
<dataflow id="137" from="stg_136" to="empty" fromId="136" toId="18">
</dataflow>
<dataflow id="138" from="stg_136" to="empty" fromId="136" toId="18">
</dataflow>
<dataflow id="139" from="stg_136" to="empty" fromId="136" toId="18">
</dataflow>
<dataflow id="140" from="tmp" to="stg_19" fromId="17" toId="19">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopName" to="stg_20" fromId="141" toId="20">
</dataflow>
<dataflow id="144" from="p_str3" to="stg_20" fromId="143" toId="20">
</dataflow>
<dataflow id="145" from="i" to="tmp_1" fromId="15" toId="21">
</dataflow>
<dataflow id="147" from="stg_146" to="tmp_1" fromId="146" toId="21">
</dataflow>
<dataflow id="148" from="tmp_1" to="stg_22" fromId="21" toId="22">
</dataflow>
<dataflow id="149" from="i" to="tmp_2" fromId="15" toId="23">
</dataflow>
<dataflow id="151" from="stg_150" to="tmp_2" fromId="150" toId="23">
</dataflow>
<dataflow id="152" from="tmp_2" to="tmp_3" fromId="23" toId="24">
</dataflow>
<dataflow id="153" from="shift_reg" to="shift_reg_addr" fromId="55" toId="25">
</dataflow>
<dataflow id="155" from="stg_154" to="shift_reg_addr" fromId="154" toId="25">
</dataflow>
<dataflow id="156" from="tmp_3" to="shift_reg_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="157" from="shift_reg_addr" to="shift_reg_load" fromId="25" toId="26">
</dataflow>
<dataflow id="158" from="i_cast" to="tmp_4" fromId="16" toId="27">
</dataflow>
<dataflow id="159" from="c" to="c_addr" fromId="56" toId="28">
</dataflow>
<dataflow id="160" from="stg_154" to="c_addr" fromId="154" toId="28">
</dataflow>
<dataflow id="161" from="tmp_4" to="c_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="162" from="c_addr" to="c_load" fromId="28" toId="29">
</dataflow>
<dataflow id="163" from="x_read" to="stg_30" fromId="9" toId="30">
</dataflow>
<dataflow id="165" from="stg_164" to="stg_30" fromId="164" toId="30">
</dataflow>
<dataflow id="167" from="_ssdm_op_Write.s_axilite.i32P" to="stg_32" fromId="166" toId="32">
</dataflow>
<dataflow id="168" from="y" to="stg_32" fromId="53" toId="32">
</dataflow>
<dataflow id="169" from="acc" to="stg_32" fromId="14" toId="32">
</dataflow>
<dataflow id="170" from="shift_reg_addr" to="shift_reg_load" fromId="25" toId="34">
</dataflow>
<dataflow id="171" from="shift_reg" to="shift_reg_addr_1" fromId="55" toId="35">
</dataflow>
<dataflow id="172" from="stg_154" to="shift_reg_addr_1" fromId="154" toId="35">
</dataflow>
<dataflow id="173" from="tmp_4" to="shift_reg_addr_1" fromId="27" toId="35">
</dataflow>
<dataflow id="174" from="shift_reg_load" to="stg_36" fromId="34" toId="36">
</dataflow>
<dataflow id="175" from="shift_reg_addr_1" to="stg_36" fromId="35" toId="36">
</dataflow>
<dataflow id="176" from="c_addr" to="c_load" fromId="28" toId="37">
</dataflow>
<dataflow id="177" from="c_load" to="c_load_cast" fromId="37" toId="38">
</dataflow>
<dataflow id="178" from="shift_reg_load" to="tmp_5" fromId="34" toId="39">
</dataflow>
<dataflow id="179" from="c_load_cast" to="tmp_5" fromId="38" toId="39">
</dataflow>
<dataflow id="180" from="i" to="i_1" fromId="15" toId="41">
</dataflow>
<dataflow id="181" from="stg_150" to="i_1" fromId="150" toId="41">
</dataflow>
<dataflow id="182" from="stg_74" to="p_pn" fromId="74" toId="42">
<condition id="35">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="183" from="stg_31" to="p_pn" fromId="31" toId="42">
</dataflow>
<dataflow id="184" from="tmp_5" to="p_pn" fromId="39" toId="42">
<condition id="36">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="185" from="stg_40" to="p_pn" fromId="40" toId="42">
</dataflow>
<dataflow id="186" from="p_pn" to="acc_1" fromId="42" toId="43">
</dataflow>
<dataflow id="187" from="acc" to="acc_1" fromId="14" toId="43">
</dataflow>
<dataflow id="188" from="tmp" to="stg_2" fromId="17" toId="2">
</dataflow>
<dataflow id="189" from="tmp_1" to="stg_2" fromId="21" toId="2">
</dataflow>
<dataflow id="190" from="tmp_1" to="stg_4" fromId="21" toId="4">
</dataflow>
</dataflows>


</stg>
