# Five Staged Pipelined CPU

An implementation of a Five Staged Pipelined CPU in Verilog.

<br>
**_Disclaimer:_** This repo is no longer maintained and was submitted as part of the coursework assignment for CE/CZ 3001 at NTU in AY15/16 Semester 2.
