<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_myMAXSONAR_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">6</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myMAXSONAR_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 14 12:37:49 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5af7eb26</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5af7eb26</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_myMAXSONAR_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 14 12:37:49 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5af7eb26</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myMAXSONAR_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 14 12:37:49 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4424a57d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_myMAXSONAR_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 14 12:37:49 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4424a57d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 14 12:37:50 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5af7eb26</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>PWM</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RX</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>distance</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/89eb/hdl/myMAXSONAR_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/89eb/hdl/myMAXSONAR_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_myMAXSONAR_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/89eb/hdl/myMAXSONAR_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/89eb/hdl/myMAXSONAR_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_myMAXSONAR_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_myMAXSONAR_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myMAXSONAR_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myMAXSONAR_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myMAXSONAR_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myMAXSONAR_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_myMAXSONAR_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>myMAXSONAR_v1.0</xilinx:displayName>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a19f87_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b81562d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31cab4c1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e88daa0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc339c2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a9b6410_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4640fa87_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f29acb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f83fe9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ebadbb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aaf29d1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3deed165_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326fbfbc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d30840f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b167513_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ab958f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@86db906_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a8ca52_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f21b535_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ab5124_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcb9602_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d17865_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d00660_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ec1c7b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc8c69f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780116fb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6381733b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43741131_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4d2296_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3827c8c7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1beb24_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5afa5def_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57fba051_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e68cd77_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f35921e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7c4db_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba126dd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7442aa2e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1d8128_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf9e43d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e9bba8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f3b31c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3c37fd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b8cccf1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67723dbd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8ebb01_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44595ee2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26377f19_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c062c3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34bcfd26_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5704d06d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522e30e8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b3501b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6d0663_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@866ac2f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd99159_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d2e968_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7b1b60_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1e84db_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2874e4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525d8ade_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5b14f8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34127aba_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416464e5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdb804b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa7a805_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75976364_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3de814f7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f14fa27_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ceed8d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc93dd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d896005_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb4c03e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c21eec_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@354b5c32_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59852d8e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64977946_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b2a78_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a951a90_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e815a84_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663d789a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f93bd7b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f704b5f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3c1766_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67546b9f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449c0c7c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c10096c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3938d84c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127bb86e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa1e056_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c6b187_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f11462_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ca1bbc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fd6393_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515f2451_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4891fc8f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650762c3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405de282_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239af9a8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fee82_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf84f64_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@210cc3f0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ad1cf2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a764f8b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1045c0e0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11cc4da6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ae7f83_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27411651_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c42594_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773f772c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fbf25ad_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f506ac0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76775dae_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595b7581_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2f1d51_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718c0e69_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b2bd950_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9788092_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c809a21_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47019973_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571ed53a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@243f262e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@135a807b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212bdd5e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a2e8ea_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406b4c7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1019a207_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3874ccbd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fffd74b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df44363_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22668ab_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626db693_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e14f964_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521fbefc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ca2c6d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b364c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a55d91_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fab5b0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670c5770_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498eb07_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56869e4a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45138fc8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9252de_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ffedd1e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550bcc70_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42eec767_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf5e0e8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f58444_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46cb72de_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c53064_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1699b2f0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49005209_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592b35a0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e798b4a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6503ea26_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4642ed2f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469df144_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@541268af_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65289f12_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad93906_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad037ce_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38fff429_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67646433_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6913a928_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3de9b700_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myMAXSONAR_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="616027be"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="414978b3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a19d2047"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="072902f2"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
