

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'
================================================================
* Date:           Tue Mar 11 17:47:45 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.252 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.96>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 10 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 11 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 12 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 13 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 14 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 15 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 16 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 17 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 18 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node sum_cache)   --->   "%trunc_ln81 = trunc i16 %data_0_val_read" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 19 'trunc' 'trunc_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 20 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp4 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %data_0_val_read, i32 14, i32 15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 21 'partselect' 'tmp4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.43ns)   --->   "%icmp_ln81 = icmp_ne  i2 %tmp4, i2 0" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 22 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node and_ln81)   --->   "%or_ln81 = or i1 %tmp_1, i1 %icmp_ln81" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 23 'or' 'or_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln81)   --->   "%xor_ln81 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 24 'xor' 'xor_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81 = and i1 %or_ln81, i1 %xor_ln81" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 25 'and' 'and_ln81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node sum_cache)   --->   "%xor_ln81_1 = xor i1 %tmp_1, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 26 'xor' 'xor_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.43ns)   --->   "%icmp_ln81_1 = icmp_ne  i2 %tmp4, i2 3" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 27 'icmp' 'icmp_ln81_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node sum_cache)   --->   "%or_ln81_1 = or i1 %icmp_ln81_1, i1 %xor_ln81_1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 28 'or' 'or_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node sum_cache)   --->   "%and_ln81_1 = and i1 %or_ln81_1, i1 %tmp" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 29 'and' 'and_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node sum_cache)   --->   "%select_ln81 = select i1 %and_ln81, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 30 'select' 'select_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node sum_cache)   --->   "%or_ln81_2 = or i1 %and_ln81, i1 %and_ln81_1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 31 'or' 'or_ln81_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.34ns) (out node of the LUT)   --->   "%sum_cache = select i1 %or_ln81_2, i14 %select_ln81, i14 %trunc_ln81" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 32 'select' 'sum_cache' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 33 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_3)   --->   "%trunc_ln81_1 = trunc i16 %data_1_val_read" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 34 'trunc' 'trunc_ln81_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 35 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %data_1_val_read, i32 14, i32 15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 36 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.43ns)   --->   "%icmp_ln81_2 = icmp_ne  i2 %tmp_s, i2 0" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 37 'icmp' 'icmp_ln81_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_2)   --->   "%or_ln81_3 = or i1 %tmp_3, i1 %icmp_ln81_2" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 38 'or' 'or_ln81_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_2)   --->   "%xor_ln81_2 = xor i1 %tmp_2, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 39 'xor' 'xor_ln81_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_2 = and i1 %or_ln81_3, i1 %xor_ln81_2" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 40 'and' 'and_ln81_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_3)   --->   "%xor_ln81_3 = xor i1 %tmp_3, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 41 'xor' 'xor_ln81_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.43ns)   --->   "%icmp_ln81_3 = icmp_ne  i2 %tmp_s, i2 3" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 42 'icmp' 'icmp_ln81_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_3)   --->   "%or_ln81_4 = or i1 %icmp_ln81_3, i1 %xor_ln81_3" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 43 'or' 'or_ln81_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_3)   --->   "%and_ln81_3 = and i1 %or_ln81_4, i1 %tmp_2" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 44 'and' 'and_ln81_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_3)   --->   "%select_ln81_2 = select i1 %and_ln81_2, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 45 'select' 'select_ln81_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_3)   --->   "%or_ln81_5 = or i1 %and_ln81_2, i1 %and_ln81_3" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 46 'or' 'or_ln81_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln81_3 = select i1 %or_ln81_5, i14 %select_ln81_2, i14 %trunc_ln81_1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 47 'select' 'select_ln81_3' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i14 %sum_cache" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 48 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln81_1 = sext i14 %select_ln81_3" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 49 'sext' 'sext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.76ns)   --->   "%add_ln81 = add i15 %sext_ln81_1, i15 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 50 'add' 'add_ln81' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81, i32 14" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 51 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_1)   --->   "%sum_cache_1 = trunc i15 %add_ln81" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 52 'trunc' 'sum_cache_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81, i32 13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 53 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_1)   --->   "%xor_ln81_4 = xor i1 %tmp_4, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 54 'xor' 'xor_ln81_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_1)   --->   "%and_ln81_4 = and i1 %tmp_5, i1 %xor_ln81_4" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 55 'and' 'and_ln81_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_1)   --->   "%xor_ln81_5 = xor i1 %tmp_4, i1 %tmp_5" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 56 'xor' 'xor_ln81_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_1)   --->   "%select_ln81_4 = select i1 %and_ln81_4, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 57 'select' 'select_ln81_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_1)   --->   "%sum_cache_2 = select i1 %xor_ln81_5, i14 %select_ln81_4, i14 %sum_cache_1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 58 'select' 'sum_cache_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 59 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_7)   --->   "%trunc_ln81_3 = trunc i16 %data_2_val_read" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 60 'trunc' 'trunc_ln81_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 61 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %data_2_val_read, i32 14, i32 15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 62 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.43ns)   --->   "%icmp_ln81_4 = icmp_ne  i2 %tmp_9, i2 0" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 63 'icmp' 'icmp_ln81_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_5)   --->   "%or_ln81_6 = or i1 %tmp_8, i1 %icmp_ln81_4" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 64 'or' 'or_ln81_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_5)   --->   "%xor_ln81_6 = xor i1 %tmp_6, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 65 'xor' 'xor_ln81_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_5 = and i1 %or_ln81_6, i1 %xor_ln81_6" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 66 'and' 'and_ln81_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_7)   --->   "%xor_ln81_7 = xor i1 %tmp_8, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 67 'xor' 'xor_ln81_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.43ns)   --->   "%icmp_ln81_5 = icmp_ne  i2 %tmp_9, i2 3" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 68 'icmp' 'icmp_ln81_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_7)   --->   "%or_ln81_7 = or i1 %icmp_ln81_5, i1 %xor_ln81_7" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 69 'or' 'or_ln81_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_7)   --->   "%and_ln81_6 = and i1 %or_ln81_7, i1 %tmp_6" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 70 'and' 'and_ln81_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_7)   --->   "%select_ln81_6 = select i1 %and_ln81_5, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 71 'select' 'select_ln81_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_7)   --->   "%or_ln81_8 = or i1 %and_ln81_5, i1 %and_ln81_6" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 72 'or' 'or_ln81_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln81_7 = select i1 %or_ln81_8, i14 %select_ln81_6, i14 %trunc_ln81_3" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 73 'select' 'select_ln81_7' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_1)   --->   "%sext_ln81_2 = sext i14 %sum_cache_2" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 74 'sext' 'sext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln81_3 = sext i14 %select_ln81_7" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 75 'sext' 'sext_ln81_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln81_1 = add i15 %sext_ln81_2, i15 %sext_ln81_3" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 76 'add' 'add_ln81_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_1, i32 14" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 77 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_2)   --->   "%sum_cache_3 = trunc i15 %add_ln81_1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 78 'trunc' 'sum_cache_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_1, i32 13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 79 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_2)   --->   "%xor_ln81_8 = xor i1 %tmp_10, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 80 'xor' 'xor_ln81_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_2)   --->   "%and_ln81_7 = and i1 %tmp_11, i1 %xor_ln81_8" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 81 'and' 'and_ln81_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_2)   --->   "%xor_ln81_9 = xor i1 %tmp_10, i1 %tmp_11" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 82 'xor' 'xor_ln81_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_2)   --->   "%select_ln81_8 = select i1 %and_ln81_7, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 83 'select' 'select_ln81_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_2)   --->   "%sum_cache_4 = select i1 %xor_ln81_9, i14 %select_ln81_8, i14 %sum_cache_3" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 84 'select' 'sum_cache_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 85 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_11)   --->   "%trunc_ln81_5 = trunc i16 %data_3_val_read" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 86 'trunc' 'trunc_ln81_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 87 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %data_3_val_read, i32 14, i32 15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 88 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.43ns)   --->   "%icmp_ln81_6 = icmp_ne  i2 %tmp_14, i2 0" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 89 'icmp' 'icmp_ln81_6' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_8)   --->   "%or_ln81_9 = or i1 %tmp_13, i1 %icmp_ln81_6" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 90 'or' 'or_ln81_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_8)   --->   "%xor_ln81_10 = xor i1 %tmp_12, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 91 'xor' 'xor_ln81_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_8 = and i1 %or_ln81_9, i1 %xor_ln81_10" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 92 'and' 'and_ln81_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_11)   --->   "%xor_ln81_11 = xor i1 %tmp_13, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 93 'xor' 'xor_ln81_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.43ns)   --->   "%icmp_ln81_7 = icmp_ne  i2 %tmp_14, i2 3" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 94 'icmp' 'icmp_ln81_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_11)   --->   "%or_ln81_10 = or i1 %icmp_ln81_7, i1 %xor_ln81_11" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 95 'or' 'or_ln81_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_11)   --->   "%and_ln81_9 = and i1 %or_ln81_10, i1 %tmp_12" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 96 'and' 'and_ln81_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_11)   --->   "%select_ln81_10 = select i1 %and_ln81_8, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 97 'select' 'select_ln81_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_11)   --->   "%or_ln81_11 = or i1 %and_ln81_8, i1 %and_ln81_9" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 98 'or' 'or_ln81_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln81_11 = select i1 %or_ln81_11, i14 %select_ln81_10, i14 %trunc_ln81_5" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 99 'select' 'select_ln81_11' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_2)   --->   "%sext_ln81_4 = sext i14 %sum_cache_4" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 100 'sext' 'sext_ln81_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln81_5 = sext i14 %select_ln81_11" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 101 'sext' 'sext_ln81_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln81_2 = add i15 %sext_ln81_4, i15 %sext_ln81_5" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 102 'add' 'add_ln81_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_2, i32 14" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 103 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_3)   --->   "%sum_cache_5 = trunc i15 %add_ln81_2" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 104 'trunc' 'sum_cache_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_2, i32 13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 105 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_3)   --->   "%xor_ln81_12 = xor i1 %tmp_15, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 106 'xor' 'xor_ln81_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_3)   --->   "%and_ln81_10 = and i1 %tmp_16, i1 %xor_ln81_12" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 107 'and' 'and_ln81_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_3)   --->   "%xor_ln81_13 = xor i1 %tmp_15, i1 %tmp_16" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 108 'xor' 'xor_ln81_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_3)   --->   "%select_ln81_12 = select i1 %and_ln81_10, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 109 'select' 'select_ln81_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_3)   --->   "%sum_cache_6 = select i1 %xor_ln81_13, i14 %select_ln81_12, i14 %sum_cache_5" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 110 'select' 'sum_cache_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_4_val_read, i32 15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 111 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_15)   --->   "%trunc_ln81_7 = trunc i16 %data_4_val_read" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 112 'trunc' 'trunc_ln81_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_4_val_read, i32 13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 113 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %data_4_val_read, i32 14, i32 15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 114 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.43ns)   --->   "%icmp_ln81_8 = icmp_ne  i2 %tmp_19, i2 0" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 115 'icmp' 'icmp_ln81_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_11)   --->   "%or_ln81_12 = or i1 %tmp_18, i1 %icmp_ln81_8" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 116 'or' 'or_ln81_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_11)   --->   "%xor_ln81_14 = xor i1 %tmp_17, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 117 'xor' 'xor_ln81_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_11 = and i1 %or_ln81_12, i1 %xor_ln81_14" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 118 'and' 'and_ln81_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_15)   --->   "%xor_ln81_15 = xor i1 %tmp_18, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 119 'xor' 'xor_ln81_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.43ns)   --->   "%icmp_ln81_9 = icmp_ne  i2 %tmp_19, i2 3" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 120 'icmp' 'icmp_ln81_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_15)   --->   "%or_ln81_13 = or i1 %icmp_ln81_9, i1 %xor_ln81_15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 121 'or' 'or_ln81_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_15)   --->   "%and_ln81_12 = and i1 %or_ln81_13, i1 %tmp_17" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 122 'and' 'and_ln81_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_15)   --->   "%select_ln81_14 = select i1 %and_ln81_11, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 123 'select' 'select_ln81_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_15)   --->   "%or_ln81_14 = or i1 %and_ln81_11, i1 %and_ln81_12" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 124 'or' 'or_ln81_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln81_15 = select i1 %or_ln81_14, i14 %select_ln81_14, i14 %trunc_ln81_7" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 125 'select' 'select_ln81_15' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_3)   --->   "%sext_ln81_6 = sext i14 %sum_cache_6" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 126 'sext' 'sext_ln81_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln81_7 = sext i14 %select_ln81_15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 127 'sext' 'sext_ln81_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln81_3 = add i15 %sext_ln81_6, i15 %sext_ln81_7" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 128 'add' 'add_ln81_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_3, i32 14" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 129 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_3, i32 13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 130 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_5_val_read, i32 15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 131 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_19)   --->   "%trunc_ln81_9 = trunc i16 %data_5_val_read" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 132 'trunc' 'trunc_ln81_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_5_val_read, i32 13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 133 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %data_5_val_read, i32 14, i32 15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 134 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.43ns)   --->   "%icmp_ln81_10 = icmp_ne  i2 %tmp_24, i2 0" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 135 'icmp' 'icmp_ln81_10' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_14)   --->   "%or_ln81_15 = or i1 %tmp_23, i1 %icmp_ln81_10" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 136 'or' 'or_ln81_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_14)   --->   "%xor_ln81_18 = xor i1 %tmp_22, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 137 'xor' 'xor_ln81_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_14 = and i1 %or_ln81_15, i1 %xor_ln81_18" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 138 'and' 'and_ln81_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_19)   --->   "%xor_ln81_19 = xor i1 %tmp_23, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 139 'xor' 'xor_ln81_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.43ns)   --->   "%icmp_ln81_11 = icmp_ne  i2 %tmp_24, i2 3" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 140 'icmp' 'icmp_ln81_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_19)   --->   "%or_ln81_16 = or i1 %icmp_ln81_11, i1 %xor_ln81_19" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 141 'or' 'or_ln81_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_19)   --->   "%and_ln81_15 = and i1 %or_ln81_16, i1 %tmp_22" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 142 'and' 'and_ln81_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_19)   --->   "%select_ln81_18 = select i1 %and_ln81_14, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 143 'select' 'select_ln81_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_19)   --->   "%or_ln81_17 = or i1 %and_ln81_14, i1 %and_ln81_15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 144 'or' 'or_ln81_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln81_19 = select i1 %or_ln81_17, i14 %select_ln81_18, i14 %trunc_ln81_9" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 145 'select' 'select_ln81_19' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_6_val_read, i32 15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 146 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_23)   --->   "%trunc_ln81_11 = trunc i16 %data_6_val_read" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 147 'trunc' 'trunc_ln81_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_6_val_read, i32 13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 148 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %data_6_val_read, i32 14, i32 15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 149 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.43ns)   --->   "%icmp_ln81_12 = icmp_ne  i2 %tmp_29, i2 0" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 150 'icmp' 'icmp_ln81_12' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_17)   --->   "%or_ln81_18 = or i1 %tmp_28, i1 %icmp_ln81_12" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 151 'or' 'or_ln81_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_17)   --->   "%xor_ln81_22 = xor i1 %tmp_27, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 152 'xor' 'xor_ln81_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_17 = and i1 %or_ln81_18, i1 %xor_ln81_22" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 153 'and' 'and_ln81_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_23)   --->   "%xor_ln81_23 = xor i1 %tmp_28, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 154 'xor' 'xor_ln81_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.43ns)   --->   "%icmp_ln81_13 = icmp_ne  i2 %tmp_29, i2 3" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 155 'icmp' 'icmp_ln81_13' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_23)   --->   "%or_ln81_19 = or i1 %icmp_ln81_13, i1 %xor_ln81_23" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 156 'or' 'or_ln81_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_23)   --->   "%and_ln81_18 = and i1 %or_ln81_19, i1 %tmp_27" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 157 'and' 'and_ln81_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_23)   --->   "%select_ln81_22 = select i1 %and_ln81_17, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 158 'select' 'select_ln81_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_23)   --->   "%or_ln81_20 = or i1 %and_ln81_17, i1 %and_ln81_18" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 159 'or' 'or_ln81_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln81_23 = select i1 %or_ln81_20, i14 %select_ln81_22, i14 %trunc_ln81_11" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 160 'select' 'select_ln81_23' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_7_val_read, i32 15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 161 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_27)   --->   "%trunc_ln81_13 = trunc i16 %data_7_val_read" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 162 'trunc' 'trunc_ln81_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_7_val_read, i32 13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 163 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %data_7_val_read, i32 14, i32 15" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 164 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.43ns)   --->   "%icmp_ln81_14 = icmp_ne  i2 %tmp_35, i2 0" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 165 'icmp' 'icmp_ln81_14' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_20)   --->   "%or_ln81_21 = or i1 %tmp_33, i1 %icmp_ln81_14" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 166 'or' 'or_ln81_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_20)   --->   "%xor_ln81_26 = xor i1 %tmp_32, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 167 'xor' 'xor_ln81_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_20 = and i1 %or_ln81_21, i1 %xor_ln81_26" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 168 'and' 'and_ln81_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_27)   --->   "%xor_ln81_27 = xor i1 %tmp_33, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 169 'xor' 'xor_ln81_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.43ns)   --->   "%icmp_ln81_15 = icmp_ne  i2 %tmp_35, i2 3" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 170 'icmp' 'icmp_ln81_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_27)   --->   "%or_ln81_22 = or i1 %icmp_ln81_15, i1 %xor_ln81_27" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 171 'or' 'or_ln81_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_27)   --->   "%and_ln81_21 = and i1 %or_ln81_22, i1 %tmp_32" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 172 'and' 'and_ln81_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_27)   --->   "%select_ln81_26 = select i1 %and_ln81_20, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 173 'select' 'select_ln81_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_27)   --->   "%or_ln81_23 = or i1 %and_ln81_20, i1 %and_ln81_21" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 174 'or' 'or_ln81_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln81_27 = select i1 %or_ln81_23, i14 %select_ln81_26, i14 %trunc_ln81_13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 175 'select' 'select_ln81_27' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.08>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_4)   --->   "%sum_cache_7 = trunc i15 %add_ln81_3" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 176 'trunc' 'sum_cache_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_4)   --->   "%xor_ln81_16 = xor i1 %tmp_20, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 177 'xor' 'xor_ln81_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_4)   --->   "%and_ln81_13 = and i1 %tmp_21, i1 %xor_ln81_16" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 178 'and' 'and_ln81_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_4)   --->   "%xor_ln81_17 = xor i1 %tmp_20, i1 %tmp_21" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 179 'xor' 'xor_ln81_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_4)   --->   "%select_ln81_16 = select i1 %and_ln81_13, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 180 'select' 'select_ln81_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_4)   --->   "%sum_cache_8 = select i1 %xor_ln81_17, i14 %select_ln81_16, i14 %sum_cache_7" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 181 'select' 'sum_cache_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_4)   --->   "%sext_ln81_8 = sext i14 %sum_cache_8" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 182 'sext' 'sext_ln81_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln81_9 = sext i14 %select_ln81_19" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 183 'sext' 'sext_ln81_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln81_4 = add i15 %sext_ln81_8, i15 %sext_ln81_9" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 184 'add' 'add_ln81_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_4, i32 14" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 185 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_5)   --->   "%sum_cache_9 = trunc i15 %add_ln81_4" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 186 'trunc' 'sum_cache_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_4, i32 13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 187 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_5)   --->   "%xor_ln81_20 = xor i1 %tmp_25, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 188 'xor' 'xor_ln81_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_5)   --->   "%and_ln81_16 = and i1 %tmp_26, i1 %xor_ln81_20" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 189 'and' 'and_ln81_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_5)   --->   "%xor_ln81_21 = xor i1 %tmp_25, i1 %tmp_26" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 190 'xor' 'xor_ln81_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_5)   --->   "%select_ln81_20 = select i1 %and_ln81_16, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 191 'select' 'select_ln81_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_5)   --->   "%sum_cache_10 = select i1 %xor_ln81_21, i14 %select_ln81_20, i14 %sum_cache_9" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 192 'select' 'sum_cache_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_5)   --->   "%sext_ln81_10 = sext i14 %sum_cache_10" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 193 'sext' 'sext_ln81_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln81_11 = sext i14 %select_ln81_23" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 194 'sext' 'sext_ln81_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln81_5 = add i15 %sext_ln81_10, i15 %sext_ln81_11" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 195 'add' 'add_ln81_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_5, i32 14" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 196 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_6)   --->   "%sum_cache_11 = trunc i15 %add_ln81_5" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 197 'trunc' 'sum_cache_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_5, i32 13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 198 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_6)   --->   "%xor_ln81_24 = xor i1 %tmp_30, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 199 'xor' 'xor_ln81_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_6)   --->   "%and_ln81_19 = and i1 %tmp_31, i1 %xor_ln81_24" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 200 'and' 'and_ln81_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_6)   --->   "%xor_ln81_25 = xor i1 %tmp_30, i1 %tmp_31" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 201 'xor' 'xor_ln81_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_6)   --->   "%select_ln81_24 = select i1 %and_ln81_19, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 202 'select' 'select_ln81_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_6)   --->   "%sum_cache_12 = select i1 %xor_ln81_25, i14 %select_ln81_24, i14 %sum_cache_11" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 203 'select' 'sum_cache_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_6)   --->   "%sext_ln81_12 = sext i14 %sum_cache_12" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 204 'sext' 'sext_ln81_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln81_13 = sext i14 %select_ln81_27" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 205 'sext' 'sext_ln81_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln81_6 = add i15 %sext_ln81_12, i15 %sext_ln81_13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 206 'add' 'add_ln81_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_6, i32 14" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 207 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node sum_cache_14)   --->   "%sum_cache_13 = trunc i15 %add_ln81_6" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 208 'trunc' 'sum_cache_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_6, i32 13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 209 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node sum_cache_14)   --->   "%xor_ln81_28 = xor i1 %tmp_36, i1 1" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 210 'xor' 'xor_ln81_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node sum_cache_14)   --->   "%and_ln81_22 = and i1 %tmp_37, i1 %xor_ln81_28" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 211 'and' 'and_ln81_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node sum_cache_14)   --->   "%xor_ln81_29 = xor i1 %tmp_36, i1 %tmp_37" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 212 'xor' 'xor_ln81_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node sum_cache_14)   --->   "%select_ln81_28 = select i1 %and_ln81_22, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 213 'select' 'select_ln81_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.34ns) (out node of the LUT)   --->   "%sum_cache_14 = select i1 %xor_ln81_29, i14 %select_ln81_28, i14 %sum_cache_13" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 214 'select' 'sum_cache_14' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache_14, i32 13" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 215 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln83)   --->   "%trunc_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sum_cache_14, i32 3, i32 13" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 216 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln83)   --->   "%sext_ln83 = sext i11 %trunc_ln1" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 217 'sext' 'sext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln83)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache_14, i32 3" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 218 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln83)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache_14, i32 2" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 219 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i14 %sum_cache_14" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 220 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln83, i7 0" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 221 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.71ns)   --->   "%icmp_ln83 = icmp_ne  i9 %tmp_7, i9 0" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 222 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln83)   --->   "%or_ln83 = or i1 %tmp_39, i1 %icmp_ln83" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 223 'or' 'or_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln83)   --->   "%and_ln83 = and i1 %or_ln83, i1 %tmp_40" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 224 'and' 'and_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln83)   --->   "%zext_ln83 = zext i1 %and_ln83" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 225 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.73ns) (out node of the LUT)   --->   "%add_ln83 = add i12 %sext_ln83, i12 %zext_ln83" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 226 'add' 'add_ln83' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln83, i32 11" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 227 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.57>
ST_3 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node mean)   --->   "%sext_ln83_1 = sext i12 %add_ln83" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 228 'sext' 'sext_ln83_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.12ns)   --->   "%xor_ln83 = xor i1 %tmp_38, i1 1" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 229 'xor' 'xor_ln83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node mean)   --->   "%or_ln83_2 = or i1 %tmp_41, i1 %xor_ln83" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 230 'or' 'or_ln83_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node mean)   --->   "%xor_ln83_1 = xor i1 %tmp_38, i1 %or_ln83_2" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 231 'xor' 'xor_ln83_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node mean)   --->   "%xor_ln83_2 = xor i1 %xor_ln83_1, i1 1" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 232 'xor' 'xor_ln83_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node mean)   --->   "%or_ln83_1 = or i1 %tmp_41, i1 %xor_ln83_2" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 233 'or' 'or_ln83_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node mean)   --->   "%and_ln83_1 = and i1 %or_ln83_1, i1 %xor_ln83" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 234 'and' 'and_ln83_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.34ns) (out node of the LUT)   --->   "%mean = select i1 %and_ln83_1, i14 8191, i14 %sext_ln83_1" [firmware/nnet_utils/nnet_layernorm.h:83]   --->   Operation 235 'select' 'mean' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i14 %mean" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 236 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.76ns)   --->   "%sub_ln87 = sub i15 %sext_ln81, i15 %sext_ln87" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 237 'sub' 'sub_ln87' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87, i32 14" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 238 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_1)   --->   "%trunc_ln87 = trunc i15 %sub_ln87" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 239 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87, i32 13" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 240 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_1)   --->   "%xor_ln87 = xor i1 %tmp_42, i1 1" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 241 'xor' 'xor_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_1)   --->   "%and_ln87 = and i1 %tmp_43, i1 %xor_ln87" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 242 'and' 'and_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_1)   --->   "%xor_ln87_1 = xor i1 %tmp_42, i1 %tmp_43" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 243 'xor' 'xor_ln87_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_1)   --->   "%select_ln87 = select i1 %and_ln87, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 244 'select' 'select_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln87_1 = select i1 %xor_ln87_1, i14 %select_ln87, i14 %trunc_ln87" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 245 'select' 'select_ln87_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.76ns)   --->   "%sub_ln87_1 = sub i15 %sext_ln81_1, i15 %sext_ln87" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 246 'sub' 'sub_ln87_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_1, i32 14" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 247 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_3)   --->   "%trunc_ln87_1 = trunc i15 %sub_ln87_1" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 248 'trunc' 'trunc_ln87_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_1, i32 13" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 249 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_3)   --->   "%xor_ln87_2 = xor i1 %tmp_52, i1 1" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 250 'xor' 'xor_ln87_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_3)   --->   "%and_ln87_1 = and i1 %tmp_53, i1 %xor_ln87_2" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 251 'and' 'and_ln87_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_3)   --->   "%xor_ln87_3 = xor i1 %tmp_52, i1 %tmp_53" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 252 'xor' 'xor_ln87_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_3)   --->   "%select_ln87_2 = select i1 %and_ln87_1, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 253 'select' 'select_ln87_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln87_3 = select i1 %xor_ln87_3, i14 %select_ln87_2, i14 %trunc_ln87_1" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 254 'select' 'select_ln87_3' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.76ns)   --->   "%sub_ln87_2 = sub i15 %sext_ln81_3, i15 %sext_ln87" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 255 'sub' 'sub_ln87_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_2, i32 14" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 256 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_5)   --->   "%trunc_ln87_2 = trunc i15 %sub_ln87_2" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 257 'trunc' 'trunc_ln87_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_2, i32 13" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 258 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_5)   --->   "%xor_ln87_4 = xor i1 %tmp_64, i1 1" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 259 'xor' 'xor_ln87_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_5)   --->   "%and_ln87_2 = and i1 %tmp_65, i1 %xor_ln87_4" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 260 'and' 'and_ln87_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_5)   --->   "%xor_ln87_5 = xor i1 %tmp_64, i1 %tmp_65" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 261 'xor' 'xor_ln87_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_5)   --->   "%select_ln87_4 = select i1 %and_ln87_2, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 262 'select' 'select_ln87_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln87_5 = select i1 %xor_ln87_5, i14 %select_ln87_4, i14 %trunc_ln87_2" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 263 'select' 'select_ln87_5' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.76ns)   --->   "%sub_ln87_3 = sub i15 %sext_ln81_5, i15 %sext_ln87" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 264 'sub' 'sub_ln87_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_3, i32 14" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 265 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_7)   --->   "%trunc_ln87_3 = trunc i15 %sub_ln87_3" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 266 'trunc' 'trunc_ln87_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_3, i32 13" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 267 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_7)   --->   "%xor_ln87_6 = xor i1 %tmp_76, i1 1" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 268 'xor' 'xor_ln87_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_7)   --->   "%and_ln87_3 = and i1 %tmp_77, i1 %xor_ln87_6" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 269 'and' 'and_ln87_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_7)   --->   "%xor_ln87_7 = xor i1 %tmp_76, i1 %tmp_77" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 270 'xor' 'xor_ln87_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_7)   --->   "%select_ln87_6 = select i1 %and_ln87_3, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 271 'select' 'select_ln87_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln87_7 = select i1 %xor_ln87_7, i14 %select_ln87_6, i14 %trunc_ln87_3" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 272 'select' 'select_ln87_7' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.76ns)   --->   "%sub_ln87_4 = sub i15 %sext_ln81_7, i15 %sext_ln87" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 273 'sub' 'sub_ln87_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_4, i32 14" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 274 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_9)   --->   "%trunc_ln87_4 = trunc i15 %sub_ln87_4" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 275 'trunc' 'trunc_ln87_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_4, i32 13" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 276 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_9)   --->   "%xor_ln87_8 = xor i1 %tmp_88, i1 1" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 277 'xor' 'xor_ln87_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_9)   --->   "%and_ln87_4 = and i1 %tmp_89, i1 %xor_ln87_8" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 278 'and' 'and_ln87_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_9)   --->   "%xor_ln87_9 = xor i1 %tmp_88, i1 %tmp_89" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 279 'xor' 'xor_ln87_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_9)   --->   "%select_ln87_8 = select i1 %and_ln87_4, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 280 'select' 'select_ln87_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln87_9 = select i1 %xor_ln87_9, i14 %select_ln87_8, i14 %trunc_ln87_4" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 281 'select' 'select_ln87_9' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.76ns)   --->   "%sub_ln87_5 = sub i15 %sext_ln81_9, i15 %sext_ln87" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 282 'sub' 'sub_ln87_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_5, i32 14" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 283 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_11)   --->   "%trunc_ln87_5 = trunc i15 %sub_ln87_5" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 284 'trunc' 'trunc_ln87_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_5, i32 13" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 285 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_11)   --->   "%xor_ln87_10 = xor i1 %tmp_100, i1 1" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 286 'xor' 'xor_ln87_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_11)   --->   "%and_ln87_5 = and i1 %tmp_101, i1 %xor_ln87_10" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 287 'and' 'and_ln87_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_11)   --->   "%xor_ln87_11 = xor i1 %tmp_100, i1 %tmp_101" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 288 'xor' 'xor_ln87_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_11)   --->   "%select_ln87_10 = select i1 %and_ln87_5, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 289 'select' 'select_ln87_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln87_11 = select i1 %xor_ln87_11, i14 %select_ln87_10, i14 %trunc_ln87_5" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 290 'select' 'select_ln87_11' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.76ns)   --->   "%sub_ln87_6 = sub i15 %sext_ln81_11, i15 %sext_ln87" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 291 'sub' 'sub_ln87_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_6, i32 14" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 292 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_13)   --->   "%trunc_ln87_6 = trunc i15 %sub_ln87_6" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 293 'trunc' 'trunc_ln87_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_6, i32 13" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 294 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_13)   --->   "%xor_ln87_12 = xor i1 %tmp_112, i1 1" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 295 'xor' 'xor_ln87_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_13)   --->   "%and_ln87_6 = and i1 %tmp_113, i1 %xor_ln87_12" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 296 'and' 'and_ln87_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_13)   --->   "%xor_ln87_13 = xor i1 %tmp_112, i1 %tmp_113" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 297 'xor' 'xor_ln87_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_13)   --->   "%select_ln87_12 = select i1 %and_ln87_6, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 298 'select' 'select_ln87_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln87_13 = select i1 %xor_ln87_13, i14 %select_ln87_12, i14 %trunc_ln87_6" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 299 'select' 'select_ln87_13' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.76ns)   --->   "%sub_ln87_7 = sub i15 %sext_ln81_13, i15 %sext_ln87" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 300 'sub' 'sub_ln87_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_7, i32 14" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 301 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_15)   --->   "%trunc_ln87_7 = trunc i15 %sub_ln87_7" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 302 'trunc' 'trunc_ln87_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_7, i32 13" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 303 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_15)   --->   "%xor_ln87_14 = xor i1 %tmp_124, i1 1" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 304 'xor' 'xor_ln87_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_15)   --->   "%and_ln87_7 = and i1 %tmp_125, i1 %xor_ln87_14" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 305 'and' 'and_ln87_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_15)   --->   "%xor_ln87_15 = xor i1 %tmp_124, i1 %tmp_125" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 306 'xor' 'xor_ln87_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln87_15)   --->   "%select_ln87_14 = select i1 %and_ln87_7, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 307 'select' 'select_ln87_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln87_15 = select i1 %xor_ln87_15, i14 %select_ln87_14, i14 %trunc_ln87_7" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 308 'select' 'select_ln87_15' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.25>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i14 %select_ln87_1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 309 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (1.90ns)   --->   "%mul_ln88 = mul i28 %sext_ln88, i28 %sext_ln88" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 310 'mul' 'mul_ln88' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 311 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node add_ln88)   --->   "%trunc_ln3 = partselect i14 @_ssdm_op_PartSelect.i14.i28.i32.i32, i28 %mul_ln88, i32 10, i32 23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 312 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln88)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88, i32 10" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 313 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln88)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88, i32 9" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 314 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i28 %mul_ln88" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 315 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.71ns)   --->   "%icmp_ln88 = icmp_ne  i9 %trunc_ln88, i9 0" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 316 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_1)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88, i32 23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 317 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln88)   --->   "%or_ln88 = or i1 %tmp_45, i1 %icmp_ln88" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 318 'or' 'or_ln88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln88)   --->   "%and_ln88 = and i1 %or_ln88, i1 %tmp_46" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 319 'and' 'and_ln88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln88)   --->   "%zext_ln88 = zext i1 %and_ln88" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 320 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln88 = add i14 %trunc_ln3, i14 %zext_ln88" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 321 'add' 'add_ln88' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln88, i32 13" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 322 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_1)   --->   "%xor_ln88 = xor i1 %tmp_48, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 323 'xor' 'xor_ln88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln88_1 = and i1 %tmp_47, i1 %xor_ln88" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 324 'and' 'and_ln88_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i3 @_ssdm_op_PartSelect.i3.i28.i32.i32, i28 %mul_ln88, i32 25, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 325 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (0.57ns)   --->   "%icmp_ln88_1 = icmp_eq  i3 %tmp_49, i3 7" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 326 'icmp' 'icmp_ln88_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %mul_ln88, i32 24, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 327 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.70ns)   --->   "%icmp_ln88_2 = icmp_eq  i4 %tmp_50, i4 15" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 328 'icmp' 'icmp_ln88_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.70ns)   --->   "%icmp_ln88_3 = icmp_eq  i4 %tmp_50, i4 0" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 329 'icmp' 'icmp_ln88_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_4)   --->   "%select_ln88 = select i1 %and_ln88_1, i1 %icmp_ln88_2, i1 %icmp_ln88_3" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 330 'select' 'select_ln88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_5)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88, i32 24" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 331 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_5)   --->   "%xor_ln88_32 = xor i1 %tmp_51, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 332 'xor' 'xor_ln88_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_5)   --->   "%and_ln88_2 = and i1 %icmp_ln88_1, i1 %xor_ln88_32" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 333 'and' 'and_ln88_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_5)   --->   "%select_ln88_1 = select i1 %and_ln88_1, i1 %and_ln88_2, i1 %icmp_ln88_2" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 334 'select' 'select_ln88_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_2)   --->   "%and_ln88_3 = and i1 %and_ln88_1, i1 %icmp_ln88_2" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 335 'and' 'and_ln88_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_4)   --->   "%xor_ln88_1 = xor i1 %select_ln88, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 336 'xor' 'xor_ln88_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_4)   --->   "%or_ln88_1 = or i1 %tmp_48, i1 %xor_ln88_1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 337 'or' 'or_ln88_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_4)   --->   "%xor_ln88_2 = xor i1 %tmp_44, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 338 'xor' 'xor_ln88_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln88_4 = and i1 %or_ln88_1, i1 %xor_ln88_2" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 339 'and' 'and_ln88_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln88_5 = and i1 %tmp_48, i1 %select_ln88_1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 340 'and' 'and_ln88_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_2)   --->   "%or_ln88_24 = or i1 %and_ln88_3, i1 %and_ln88_5" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 341 'or' 'or_ln88_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_2)   --->   "%xor_ln88_3 = xor i1 %or_ln88_24, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 342 'xor' 'xor_ln88_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_2)   --->   "%and_ln88_6 = and i1 %tmp_44, i1 %xor_ln88_3" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 343 'and' 'and_ln88_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node diff_8)   --->   "%select_ln88_2 = select i1 %and_ln88_4, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 344 'select' 'select_ln88_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln88_2 = or i1 %and_ln88_4, i1 %and_ln88_6" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 345 'or' 'or_ln88_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.34ns) (out node of the LUT)   --->   "%diff_8 = select i1 %or_ln88_2, i14 %select_ln88_2, i14 %add_ln88" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 346 'select' 'diff_8' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln88_1 = sext i14 %select_ln87_3" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 347 'sext' 'sext_ln88_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (1.90ns)   --->   "%mul_ln88_1 = mul i28 %sext_ln88_1, i28 %sext_ln88_1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 348 'mul' 'mul_ln88_1' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_1, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 349 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_1)   --->   "%trunc_ln88_1 = partselect i14 @_ssdm_op_PartSelect.i14.i28.i32.i32, i28 %mul_ln88_1, i32 10, i32 23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 350 'partselect' 'trunc_ln88_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_1)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_1, i32 10" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 351 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_1)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_1, i32 9" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 352 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln88_8 = trunc i28 %mul_ln88_1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 353 'trunc' 'trunc_ln88_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.71ns)   --->   "%icmp_ln88_4 = icmp_ne  i9 %trunc_ln88_8, i9 0" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 354 'icmp' 'icmp_ln88_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_8)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_1, i32 23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 355 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_1)   --->   "%or_ln88_3 = or i1 %tmp_55, i1 %icmp_ln88_4" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 356 'or' 'or_ln88_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_1)   --->   "%and_ln88_7 = and i1 %or_ln88_3, i1 %tmp_56" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 357 'and' 'and_ln88_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_1)   --->   "%zext_ln88_1 = zext i1 %and_ln88_7" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 358 'zext' 'zext_ln88_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln88_1 = add i14 %trunc_ln88_1, i14 %zext_ln88_1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 359 'add' 'add_ln88_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln88_1, i32 13" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 360 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_8)   --->   "%xor_ln88_4 = xor i1 %tmp_58, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 361 'xor' 'xor_ln88_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln88_8 = and i1 %tmp_57, i1 %xor_ln88_4" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 362 'and' 'and_ln88_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i3 @_ssdm_op_PartSelect.i3.i28.i32.i32, i28 %mul_ln88_1, i32 25, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 363 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.57ns)   --->   "%icmp_ln88_5 = icmp_eq  i3 %tmp_59, i3 7" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 364 'icmp' 'icmp_ln88_5' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %mul_ln88_1, i32 24, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 365 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.70ns)   --->   "%icmp_ln88_6 = icmp_eq  i4 %tmp_60, i4 15" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 366 'icmp' 'icmp_ln88_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.70ns)   --->   "%icmp_ln88_7 = icmp_eq  i4 %tmp_60, i4 0" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 367 'icmp' 'icmp_ln88_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_11)   --->   "%select_ln88_4 = select i1 %and_ln88_8, i1 %icmp_ln88_6, i1 %icmp_ln88_7" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 368 'select' 'select_ln88_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_12)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_1, i32 24" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 369 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_12)   --->   "%xor_ln88_33 = xor i1 %tmp_61, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 370 'xor' 'xor_ln88_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_12)   --->   "%and_ln88_9 = and i1 %icmp_ln88_5, i1 %xor_ln88_33" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 371 'and' 'and_ln88_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_12)   --->   "%select_ln88_5 = select i1 %and_ln88_8, i1 %and_ln88_9, i1 %icmp_ln88_6" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 372 'select' 'select_ln88_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_5)   --->   "%and_ln88_10 = and i1 %and_ln88_8, i1 %icmp_ln88_6" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 373 'and' 'and_ln88_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_11)   --->   "%xor_ln88_5 = xor i1 %select_ln88_4, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 374 'xor' 'xor_ln88_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_11)   --->   "%or_ln88_4 = or i1 %tmp_58, i1 %xor_ln88_5" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 375 'or' 'or_ln88_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_11)   --->   "%xor_ln88_6 = xor i1 %tmp_54, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 376 'xor' 'xor_ln88_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln88_11 = and i1 %or_ln88_4, i1 %xor_ln88_6" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 377 'and' 'and_ln88_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln88_12 = and i1 %tmp_58, i1 %select_ln88_5" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 378 'and' 'and_ln88_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_5)   --->   "%or_ln88_25 = or i1 %and_ln88_10, i1 %and_ln88_12" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 379 'or' 'or_ln88_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_5)   --->   "%xor_ln88_7 = xor i1 %or_ln88_25, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 380 'xor' 'xor_ln88_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_5)   --->   "%and_ln88_13 = and i1 %tmp_54, i1 %xor_ln88_7" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 381 'and' 'and_ln88_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node diff)   --->   "%select_ln88_6 = select i1 %and_ln88_11, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 382 'select' 'select_ln88_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln88_5 = or i1 %and_ln88_11, i1 %and_ln88_13" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 383 'or' 'or_ln88_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.34ns) (out node of the LUT)   --->   "%diff = select i1 %or_ln88_5, i14 %select_ln88_6, i14 %add_ln88_1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 384 'select' 'diff' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln88_2 = sext i14 %select_ln87_5" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 385 'sext' 'sext_ln88_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (1.90ns)   --->   "%mul_ln88_2 = mul i28 %sext_ln88_2, i28 %sext_ln88_2" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 386 'mul' 'mul_ln88_2' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_2, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 387 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_2)   --->   "%trunc_ln88_2 = partselect i14 @_ssdm_op_PartSelect.i14.i28.i32.i32, i28 %mul_ln88_2, i32 10, i32 23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 388 'partselect' 'trunc_ln88_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_2)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_2, i32 10" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 389 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_2)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_2, i32 9" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 390 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln88_9 = trunc i28 %mul_ln88_2" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 391 'trunc' 'trunc_ln88_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.71ns)   --->   "%icmp_ln88_8 = icmp_ne  i9 %trunc_ln88_9, i9 0" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 392 'icmp' 'icmp_ln88_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_15)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_2, i32 23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 393 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_2)   --->   "%or_ln88_6 = or i1 %tmp_67, i1 %icmp_ln88_8" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 394 'or' 'or_ln88_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_2)   --->   "%and_ln88_14 = and i1 %or_ln88_6, i1 %tmp_68" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 395 'and' 'and_ln88_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_2)   --->   "%zext_ln88_2 = zext i1 %and_ln88_14" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 396 'zext' 'zext_ln88_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln88_2 = add i14 %trunc_ln88_2, i14 %zext_ln88_2" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 397 'add' 'add_ln88_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln88_2, i32 13" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 398 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_15)   --->   "%xor_ln88_8 = xor i1 %tmp_70, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 399 'xor' 'xor_ln88_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln88_15 = and i1 %tmp_69, i1 %xor_ln88_8" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 400 'and' 'and_ln88_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i3 @_ssdm_op_PartSelect.i3.i28.i32.i32, i28 %mul_ln88_2, i32 25, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 401 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.57ns)   --->   "%icmp_ln88_9 = icmp_eq  i3 %tmp_71, i3 7" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 402 'icmp' 'icmp_ln88_9' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %mul_ln88_2, i32 24, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 403 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.70ns)   --->   "%icmp_ln88_10 = icmp_eq  i4 %tmp_72, i4 15" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 404 'icmp' 'icmp_ln88_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (0.70ns)   --->   "%icmp_ln88_11 = icmp_eq  i4 %tmp_72, i4 0" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 405 'icmp' 'icmp_ln88_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_18)   --->   "%select_ln88_8 = select i1 %and_ln88_15, i1 %icmp_ln88_10, i1 %icmp_ln88_11" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 406 'select' 'select_ln88_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_19)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_2, i32 24" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 407 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_19)   --->   "%xor_ln88_34 = xor i1 %tmp_73, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 408 'xor' 'xor_ln88_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_19)   --->   "%and_ln88_16 = and i1 %icmp_ln88_9, i1 %xor_ln88_34" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 409 'and' 'and_ln88_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_19)   --->   "%select_ln88_9 = select i1 %and_ln88_15, i1 %and_ln88_16, i1 %icmp_ln88_10" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 410 'select' 'select_ln88_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_8)   --->   "%and_ln88_17 = and i1 %and_ln88_15, i1 %icmp_ln88_10" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 411 'and' 'and_ln88_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_18)   --->   "%xor_ln88_9 = xor i1 %select_ln88_8, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 412 'xor' 'xor_ln88_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_18)   --->   "%or_ln88_7 = or i1 %tmp_70, i1 %xor_ln88_9" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 413 'or' 'or_ln88_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_18)   --->   "%xor_ln88_10 = xor i1 %tmp_66, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 414 'xor' 'xor_ln88_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 415 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln88_18 = and i1 %or_ln88_7, i1 %xor_ln88_10" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 415 'and' 'and_ln88_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln88_19 = and i1 %tmp_70, i1 %select_ln88_9" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 416 'and' 'and_ln88_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_8)   --->   "%or_ln88_26 = or i1 %and_ln88_17, i1 %and_ln88_19" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 417 'or' 'or_ln88_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_8)   --->   "%xor_ln88_11 = xor i1 %or_ln88_26, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 418 'xor' 'xor_ln88_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_8)   --->   "%and_ln88_20 = and i1 %tmp_66, i1 %xor_ln88_11" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 419 'and' 'and_ln88_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node diff_2)   --->   "%select_ln88_10 = select i1 %and_ln88_18, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 420 'select' 'select_ln88_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 421 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln88_8 = or i1 %and_ln88_18, i1 %and_ln88_20" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 421 'or' 'or_ln88_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (0.34ns) (out node of the LUT)   --->   "%diff_2 = select i1 %or_ln88_8, i14 %select_ln88_10, i14 %add_ln88_2" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 422 'select' 'diff_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln88_3 = sext i14 %select_ln87_7" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 423 'sext' 'sext_ln88_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (1.90ns)   --->   "%mul_ln88_3 = mul i28 %sext_ln88_3, i28 %sext_ln88_3" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 424 'mul' 'mul_ln88_3' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_3, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 425 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_3)   --->   "%trunc_ln88_3 = partselect i14 @_ssdm_op_PartSelect.i14.i28.i32.i32, i28 %mul_ln88_3, i32 10, i32 23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 426 'partselect' 'trunc_ln88_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_3)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_3, i32 10" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 427 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_3)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_3, i32 9" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 428 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln88_10 = trunc i28 %mul_ln88_3" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 429 'trunc' 'trunc_ln88_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.71ns)   --->   "%icmp_ln88_12 = icmp_ne  i9 %trunc_ln88_10, i9 0" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 430 'icmp' 'icmp_ln88_12' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_22)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_3, i32 23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 431 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_3)   --->   "%or_ln88_9 = or i1 %tmp_79, i1 %icmp_ln88_12" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 432 'or' 'or_ln88_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_3)   --->   "%and_ln88_21 = and i1 %or_ln88_9, i1 %tmp_80" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 433 'and' 'and_ln88_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_3)   --->   "%zext_ln88_3 = zext i1 %and_ln88_21" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 434 'zext' 'zext_ln88_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln88_3 = add i14 %trunc_ln88_3, i14 %zext_ln88_3" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 435 'add' 'add_ln88_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln88_3, i32 13" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 436 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_22)   --->   "%xor_ln88_12 = xor i1 %tmp_82, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 437 'xor' 'xor_ln88_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln88_22 = and i1 %tmp_81, i1 %xor_ln88_12" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 438 'and' 'and_ln88_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i3 @_ssdm_op_PartSelect.i3.i28.i32.i32, i28 %mul_ln88_3, i32 25, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 439 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.57ns)   --->   "%icmp_ln88_13 = icmp_eq  i3 %tmp_83, i3 7" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 440 'icmp' 'icmp_ln88_13' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %mul_ln88_3, i32 24, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 441 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.70ns)   --->   "%icmp_ln88_14 = icmp_eq  i4 %tmp_84, i4 15" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 442 'icmp' 'icmp_ln88_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 443 [1/1] (0.70ns)   --->   "%icmp_ln88_15 = icmp_eq  i4 %tmp_84, i4 0" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 443 'icmp' 'icmp_ln88_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_25)   --->   "%select_ln88_12 = select i1 %and_ln88_22, i1 %icmp_ln88_14, i1 %icmp_ln88_15" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 444 'select' 'select_ln88_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_26)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_3, i32 24" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 445 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_26)   --->   "%xor_ln88_35 = xor i1 %tmp_85, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 446 'xor' 'xor_ln88_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_26)   --->   "%and_ln88_23 = and i1 %icmp_ln88_13, i1 %xor_ln88_35" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 447 'and' 'and_ln88_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_26)   --->   "%select_ln88_13 = select i1 %and_ln88_22, i1 %and_ln88_23, i1 %icmp_ln88_14" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 448 'select' 'select_ln88_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_11)   --->   "%and_ln88_24 = and i1 %and_ln88_22, i1 %icmp_ln88_14" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 449 'and' 'and_ln88_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_25)   --->   "%xor_ln88_13 = xor i1 %select_ln88_12, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 450 'xor' 'xor_ln88_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_25)   --->   "%or_ln88_10 = or i1 %tmp_82, i1 %xor_ln88_13" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 451 'or' 'or_ln88_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_25)   --->   "%xor_ln88_14 = xor i1 %tmp_78, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 452 'xor' 'xor_ln88_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 453 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln88_25 = and i1 %or_ln88_10, i1 %xor_ln88_14" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 453 'and' 'and_ln88_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln88_26 = and i1 %tmp_82, i1 %select_ln88_13" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 454 'and' 'and_ln88_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_11)   --->   "%or_ln88_27 = or i1 %and_ln88_24, i1 %and_ln88_26" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 455 'or' 'or_ln88_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_11)   --->   "%xor_ln88_15 = xor i1 %or_ln88_27, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 456 'xor' 'xor_ln88_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_11)   --->   "%and_ln88_27 = and i1 %tmp_78, i1 %xor_ln88_15" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 457 'and' 'and_ln88_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node diff_3)   --->   "%select_ln88_14 = select i1 %and_ln88_25, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 458 'select' 'select_ln88_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 459 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln88_11 = or i1 %and_ln88_25, i1 %and_ln88_27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 459 'or' 'or_ln88_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.34ns) (out node of the LUT)   --->   "%diff_3 = select i1 %or_ln88_11, i14 %select_ln88_14, i14 %add_ln88_3" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 460 'select' 'diff_3' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln88_4 = sext i14 %select_ln87_9" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 461 'sext' 'sext_ln88_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (1.90ns)   --->   "%mul_ln88_4 = mul i28 %sext_ln88_4, i28 %sext_ln88_4" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 462 'mul' 'mul_ln88_4' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_4, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 463 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_4)   --->   "%trunc_ln88_4 = partselect i14 @_ssdm_op_PartSelect.i14.i28.i32.i32, i28 %mul_ln88_4, i32 10, i32 23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 464 'partselect' 'trunc_ln88_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_4)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_4, i32 10" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 465 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_4)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_4, i32 9" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 466 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln88_11 = trunc i28 %mul_ln88_4" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 467 'trunc' 'trunc_ln88_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.71ns)   --->   "%icmp_ln88_16 = icmp_ne  i9 %trunc_ln88_11, i9 0" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 468 'icmp' 'icmp_ln88_16' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_29)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_4, i32 23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 469 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_4)   --->   "%or_ln88_12 = or i1 %tmp_91, i1 %icmp_ln88_16" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 470 'or' 'or_ln88_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_4)   --->   "%and_ln88_28 = and i1 %or_ln88_12, i1 %tmp_92" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 471 'and' 'and_ln88_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_4)   --->   "%zext_ln88_4 = zext i1 %and_ln88_28" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 472 'zext' 'zext_ln88_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln88_4 = add i14 %trunc_ln88_4, i14 %zext_ln88_4" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 473 'add' 'add_ln88_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln88_4, i32 13" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 474 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_29)   --->   "%xor_ln88_16 = xor i1 %tmp_94, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 475 'xor' 'xor_ln88_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 476 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln88_29 = and i1 %tmp_93, i1 %xor_ln88_16" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 476 'and' 'and_ln88_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i3 @_ssdm_op_PartSelect.i3.i28.i32.i32, i28 %mul_ln88_4, i32 25, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 477 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.57ns)   --->   "%icmp_ln88_17 = icmp_eq  i3 %tmp_95, i3 7" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 478 'icmp' 'icmp_ln88_17' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %mul_ln88_4, i32 24, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 479 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.70ns)   --->   "%icmp_ln88_18 = icmp_eq  i4 %tmp_96, i4 15" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 480 'icmp' 'icmp_ln88_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 481 [1/1] (0.70ns)   --->   "%icmp_ln88_19 = icmp_eq  i4 %tmp_96, i4 0" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 481 'icmp' 'icmp_ln88_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_32)   --->   "%select_ln88_16 = select i1 %and_ln88_29, i1 %icmp_ln88_18, i1 %icmp_ln88_19" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 482 'select' 'select_ln88_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_33)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_4, i32 24" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 483 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_33)   --->   "%xor_ln88_36 = xor i1 %tmp_97, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 484 'xor' 'xor_ln88_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_33)   --->   "%and_ln88_30 = and i1 %icmp_ln88_17, i1 %xor_ln88_36" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 485 'and' 'and_ln88_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_33)   --->   "%select_ln88_17 = select i1 %and_ln88_29, i1 %and_ln88_30, i1 %icmp_ln88_18" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 486 'select' 'select_ln88_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_14)   --->   "%and_ln88_31 = and i1 %and_ln88_29, i1 %icmp_ln88_18" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 487 'and' 'and_ln88_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_32)   --->   "%xor_ln88_17 = xor i1 %select_ln88_16, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 488 'xor' 'xor_ln88_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_32)   --->   "%or_ln88_13 = or i1 %tmp_94, i1 %xor_ln88_17" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 489 'or' 'or_ln88_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_32)   --->   "%xor_ln88_18 = xor i1 %tmp_90, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 490 'xor' 'xor_ln88_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 491 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln88_32 = and i1 %or_ln88_13, i1 %xor_ln88_18" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 491 'and' 'and_ln88_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln88_33 = and i1 %tmp_94, i1 %select_ln88_17" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 492 'and' 'and_ln88_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_14)   --->   "%or_ln88_28 = or i1 %and_ln88_31, i1 %and_ln88_33" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 493 'or' 'or_ln88_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_14)   --->   "%xor_ln88_19 = xor i1 %or_ln88_28, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 494 'xor' 'xor_ln88_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_14)   --->   "%and_ln88_34 = and i1 %tmp_90, i1 %xor_ln88_19" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 495 'and' 'and_ln88_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node diff_4)   --->   "%select_ln88_18 = select i1 %and_ln88_32, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 496 'select' 'select_ln88_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 497 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln88_14 = or i1 %and_ln88_32, i1 %and_ln88_34" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 497 'or' 'or_ln88_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 498 [1/1] (0.34ns) (out node of the LUT)   --->   "%diff_4 = select i1 %or_ln88_14, i14 %select_ln88_18, i14 %add_ln88_4" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 498 'select' 'diff_4' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.25>
ST_5 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i14 %diff_8" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 499 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i14 %diff" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 500 'sext' 'sext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 501 [1/1] (0.76ns)   --->   "%sum_cache2_1 = add i14 %diff, i14 %diff_8" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 501 'add' 'sum_cache2_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 502 [1/1] (0.76ns)   --->   "%add_ln89 = add i15 %sext_ln89_1, i15 %sext_ln89" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 502 'add' 'add_ln89' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln89, i32 14" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 503 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_1, i32 13" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 504 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_2)   --->   "%xor_ln89 = xor i1 %tmp_62, i1 1" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 505 'xor' 'xor_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_2)   --->   "%and_ln89 = and i1 %tmp_63, i1 %xor_ln89" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 506 'and' 'and_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_2)   --->   "%xor_ln89_1 = xor i1 %tmp_62, i1 %tmp_63" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 507 'xor' 'xor_ln89_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_2)   --->   "%select_ln89 = select i1 %and_ln89, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 508 'select' 'select_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 509 [1/1] (0.34ns) (out node of the LUT)   --->   "%sum_cache2_2 = select i1 %xor_ln89_1, i14 %select_ln89, i14 %sum_cache2_1" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 509 'select' 'sum_cache2_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln89_2 = sext i14 %sum_cache2_2" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 510 'sext' 'sext_ln89_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln89_3 = sext i14 %diff_2" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 511 'sext' 'sext_ln89_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 512 [1/1] (0.76ns)   --->   "%sum_cache2_3 = add i14 %diff_2, i14 %sum_cache2_2" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 512 'add' 'sum_cache2_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 513 [1/1] (0.76ns)   --->   "%add_ln89_1 = add i15 %sext_ln89_3, i15 %sext_ln89_2" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 513 'add' 'add_ln89_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln89_1, i32 14" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 514 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_3, i32 13" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 515 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_4)   --->   "%xor_ln89_2 = xor i1 %tmp_74, i1 1" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 516 'xor' 'xor_ln89_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_4)   --->   "%and_ln89_1 = and i1 %tmp_75, i1 %xor_ln89_2" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 517 'and' 'and_ln89_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_4)   --->   "%xor_ln89_3 = xor i1 %tmp_74, i1 %tmp_75" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 518 'xor' 'xor_ln89_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_4)   --->   "%select_ln89_2 = select i1 %and_ln89_1, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 519 'select' 'select_ln89_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 520 [1/1] (0.34ns) (out node of the LUT)   --->   "%sum_cache2_4 = select i1 %xor_ln89_3, i14 %select_ln89_2, i14 %sum_cache2_3" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 520 'select' 'sum_cache2_4' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln89_4 = sext i14 %sum_cache2_4" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 521 'sext' 'sext_ln89_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln89_5 = sext i14 %diff_3" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 522 'sext' 'sext_ln89_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 523 [1/1] (0.76ns)   --->   "%sum_cache2_5 = add i14 %diff_3, i14 %sum_cache2_4" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 523 'add' 'sum_cache2_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 524 [1/1] (0.76ns)   --->   "%add_ln89_2 = add i15 %sext_ln89_5, i15 %sext_ln89_4" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 524 'add' 'add_ln89_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln89_2, i32 14" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 525 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_5, i32 13" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 526 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_6)   --->   "%xor_ln89_4 = xor i1 %tmp_86, i1 1" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 527 'xor' 'xor_ln89_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_6)   --->   "%and_ln89_2 = and i1 %tmp_87, i1 %xor_ln89_4" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 528 'and' 'and_ln89_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_6)   --->   "%xor_ln89_5 = xor i1 %tmp_86, i1 %tmp_87" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 529 'xor' 'xor_ln89_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_6)   --->   "%select_ln89_4 = select i1 %and_ln89_2, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 530 'select' 'select_ln89_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 531 [1/1] (0.34ns) (out node of the LUT)   --->   "%sum_cache2_6 = select i1 %xor_ln89_5, i14 %select_ln89_4, i14 %sum_cache2_5" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 531 'select' 'sum_cache2_6' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln89_6 = sext i14 %sum_cache2_6" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 532 'sext' 'sext_ln89_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln89_7 = sext i14 %diff_4" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 533 'sext' 'sext_ln89_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 534 [1/1] (0.76ns)   --->   "%sum_cache2_7 = add i14 %diff_4, i14 %sum_cache2_6" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 534 'add' 'sum_cache2_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 535 [1/1] (0.76ns)   --->   "%add_ln89_3 = add i15 %sext_ln89_7, i15 %sext_ln89_6" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 535 'add' 'add_ln89_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln89_3, i32 14" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 536 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_7, i32 13" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 537 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln88_5 = sext i14 %select_ln87_11" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 538 'sext' 'sext_ln88_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 539 [1/1] (1.90ns)   --->   "%mul_ln88_5 = mul i28 %sext_ln88_5, i28 %sext_ln88_5" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 539 'mul' 'mul_ln88_5' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_5, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 540 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_5)   --->   "%trunc_ln88_5 = partselect i14 @_ssdm_op_PartSelect.i14.i28.i32.i32, i28 %mul_ln88_5, i32 10, i32 23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 541 'partselect' 'trunc_ln88_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_5)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_5, i32 10" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 542 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_5)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_5, i32 9" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 543 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln88_12 = trunc i28 %mul_ln88_5" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 544 'trunc' 'trunc_ln88_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 545 [1/1] (0.71ns)   --->   "%icmp_ln88_20 = icmp_ne  i9 %trunc_ln88_12, i9 0" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 545 'icmp' 'icmp_ln88_20' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_36)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_5, i32 23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 546 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_5)   --->   "%or_ln88_15 = or i1 %tmp_103, i1 %icmp_ln88_20" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 547 'or' 'or_ln88_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_5)   --->   "%and_ln88_35 = and i1 %or_ln88_15, i1 %tmp_104" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 548 'and' 'and_ln88_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_5)   --->   "%zext_ln88_5 = zext i1 %and_ln88_35" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 549 'zext' 'zext_ln88_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln88_5 = add i14 %trunc_ln88_5, i14 %zext_ln88_5" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 550 'add' 'add_ln88_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln88_5, i32 13" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 551 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_36)   --->   "%xor_ln88_20 = xor i1 %tmp_106, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 552 'xor' 'xor_ln88_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 553 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln88_36 = and i1 %tmp_105, i1 %xor_ln88_20" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 553 'and' 'and_ln88_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i3 @_ssdm_op_PartSelect.i3.i28.i32.i32, i28 %mul_ln88_5, i32 25, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 554 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 555 [1/1] (0.57ns)   --->   "%icmp_ln88_21 = icmp_eq  i3 %tmp_107, i3 7" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 555 'icmp' 'icmp_ln88_21' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %mul_ln88_5, i32 24, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 556 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 557 [1/1] (0.70ns)   --->   "%icmp_ln88_22 = icmp_eq  i4 %tmp_108, i4 15" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 557 'icmp' 'icmp_ln88_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 558 [1/1] (0.70ns)   --->   "%icmp_ln88_23 = icmp_eq  i4 %tmp_108, i4 0" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 558 'icmp' 'icmp_ln88_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_39)   --->   "%select_ln88_20 = select i1 %and_ln88_36, i1 %icmp_ln88_22, i1 %icmp_ln88_23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 559 'select' 'select_ln88_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_40)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_5, i32 24" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 560 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_40)   --->   "%xor_ln88_37 = xor i1 %tmp_109, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 561 'xor' 'xor_ln88_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_40)   --->   "%and_ln88_37 = and i1 %icmp_ln88_21, i1 %xor_ln88_37" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 562 'and' 'and_ln88_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_40)   --->   "%select_ln88_21 = select i1 %and_ln88_36, i1 %and_ln88_37, i1 %icmp_ln88_22" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 563 'select' 'select_ln88_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_17)   --->   "%and_ln88_38 = and i1 %and_ln88_36, i1 %icmp_ln88_22" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 564 'and' 'and_ln88_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_39)   --->   "%xor_ln88_21 = xor i1 %select_ln88_20, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 565 'xor' 'xor_ln88_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_39)   --->   "%or_ln88_16 = or i1 %tmp_106, i1 %xor_ln88_21" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 566 'or' 'or_ln88_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_39)   --->   "%xor_ln88_22 = xor i1 %tmp_102, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 567 'xor' 'xor_ln88_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 568 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln88_39 = and i1 %or_ln88_16, i1 %xor_ln88_22" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 568 'and' 'and_ln88_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 569 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln88_40 = and i1 %tmp_106, i1 %select_ln88_21" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 569 'and' 'and_ln88_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_17)   --->   "%or_ln88_29 = or i1 %and_ln88_38, i1 %and_ln88_40" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 570 'or' 'or_ln88_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_17)   --->   "%xor_ln88_23 = xor i1 %or_ln88_29, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 571 'xor' 'xor_ln88_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_17)   --->   "%and_ln88_41 = and i1 %tmp_102, i1 %xor_ln88_23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 572 'and' 'and_ln88_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node diff_5)   --->   "%select_ln88_22 = select i1 %and_ln88_39, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 573 'select' 'select_ln88_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 574 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln88_17 = or i1 %and_ln88_39, i1 %and_ln88_41" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 574 'or' 'or_ln88_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 575 [1/1] (0.34ns) (out node of the LUT)   --->   "%diff_5 = select i1 %or_ln88_17, i14 %select_ln88_22, i14 %add_ln88_5" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 575 'select' 'diff_5' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln88_6 = sext i14 %select_ln87_13" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 576 'sext' 'sext_ln88_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 577 [1/1] (1.90ns)   --->   "%mul_ln88_6 = mul i28 %sext_ln88_6, i28 %sext_ln88_6" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 577 'mul' 'mul_ln88_6' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_6, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 578 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_6)   --->   "%trunc_ln88_6 = partselect i14 @_ssdm_op_PartSelect.i14.i28.i32.i32, i28 %mul_ln88_6, i32 10, i32 23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 579 'partselect' 'trunc_ln88_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_6)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_6, i32 10" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 580 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_6)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_6, i32 9" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 581 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln88_13 = trunc i28 %mul_ln88_6" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 582 'trunc' 'trunc_ln88_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 583 [1/1] (0.71ns)   --->   "%icmp_ln88_24 = icmp_ne  i9 %trunc_ln88_13, i9 0" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 583 'icmp' 'icmp_ln88_24' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_43)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_6, i32 23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 584 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_6)   --->   "%or_ln88_18 = or i1 %tmp_115, i1 %icmp_ln88_24" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 585 'or' 'or_ln88_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_6)   --->   "%and_ln88_42 = and i1 %or_ln88_18, i1 %tmp_116" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 586 'and' 'and_ln88_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_6)   --->   "%zext_ln88_6 = zext i1 %and_ln88_42" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 587 'zext' 'zext_ln88_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 588 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln88_6 = add i14 %trunc_ln88_6, i14 %zext_ln88_6" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 588 'add' 'add_ln88_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln88_6, i32 13" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 589 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_43)   --->   "%xor_ln88_24 = xor i1 %tmp_118, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 590 'xor' 'xor_ln88_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 591 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln88_43 = and i1 %tmp_117, i1 %xor_ln88_24" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 591 'and' 'and_ln88_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i3 @_ssdm_op_PartSelect.i3.i28.i32.i32, i28 %mul_ln88_6, i32 25, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 592 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 593 [1/1] (0.57ns)   --->   "%icmp_ln88_25 = icmp_eq  i3 %tmp_119, i3 7" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 593 'icmp' 'icmp_ln88_25' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %mul_ln88_6, i32 24, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 594 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 595 [1/1] (0.70ns)   --->   "%icmp_ln88_26 = icmp_eq  i4 %tmp_120, i4 15" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 595 'icmp' 'icmp_ln88_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 596 [1/1] (0.70ns)   --->   "%icmp_ln88_27 = icmp_eq  i4 %tmp_120, i4 0" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 596 'icmp' 'icmp_ln88_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_46)   --->   "%select_ln88_24 = select i1 %and_ln88_43, i1 %icmp_ln88_26, i1 %icmp_ln88_27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 597 'select' 'select_ln88_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_47)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_6, i32 24" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 598 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_47)   --->   "%xor_ln88_38 = xor i1 %tmp_121, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 599 'xor' 'xor_ln88_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_47)   --->   "%and_ln88_44 = and i1 %icmp_ln88_25, i1 %xor_ln88_38" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 600 'and' 'and_ln88_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_47)   --->   "%select_ln88_25 = select i1 %and_ln88_43, i1 %and_ln88_44, i1 %icmp_ln88_26" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 601 'select' 'select_ln88_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_20)   --->   "%and_ln88_45 = and i1 %and_ln88_43, i1 %icmp_ln88_26" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 602 'and' 'and_ln88_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_46)   --->   "%xor_ln88_25 = xor i1 %select_ln88_24, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 603 'xor' 'xor_ln88_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_46)   --->   "%or_ln88_19 = or i1 %tmp_118, i1 %xor_ln88_25" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 604 'or' 'or_ln88_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_46)   --->   "%xor_ln88_26 = xor i1 %tmp_114, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 605 'xor' 'xor_ln88_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 606 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln88_46 = and i1 %or_ln88_19, i1 %xor_ln88_26" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 606 'and' 'and_ln88_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 607 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln88_47 = and i1 %tmp_118, i1 %select_ln88_25" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 607 'and' 'and_ln88_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_20)   --->   "%or_ln88_30 = or i1 %and_ln88_45, i1 %and_ln88_47" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 608 'or' 'or_ln88_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_20)   --->   "%xor_ln88_27 = xor i1 %or_ln88_30, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 609 'xor' 'xor_ln88_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_20)   --->   "%and_ln88_48 = and i1 %tmp_114, i1 %xor_ln88_27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 610 'and' 'and_ln88_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node diff_6)   --->   "%select_ln88_26 = select i1 %and_ln88_46, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 611 'select' 'select_ln88_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 612 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln88_20 = or i1 %and_ln88_46, i1 %and_ln88_48" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 612 'or' 'or_ln88_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 613 [1/1] (0.34ns) (out node of the LUT)   --->   "%diff_6 = select i1 %or_ln88_20, i14 %select_ln88_26, i14 %add_ln88_6" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 613 'select' 'diff_6' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln88_7 = sext i14 %select_ln87_15" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 614 'sext' 'sext_ln88_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 615 [1/1] (1.90ns)   --->   "%mul_ln88_7 = mul i28 %sext_ln88_7, i28 %sext_ln88_7" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 615 'mul' 'mul_ln88_7' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_7, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 616 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_7)   --->   "%trunc_ln88_7 = partselect i14 @_ssdm_op_PartSelect.i14.i28.i32.i32, i28 %mul_ln88_7, i32 10, i32 23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 617 'partselect' 'trunc_ln88_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_7)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_7, i32 10" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 618 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_7)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_7, i32 9" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 619 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln88_14 = trunc i28 %mul_ln88_7" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 620 'trunc' 'trunc_ln88_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 621 [1/1] (0.71ns)   --->   "%icmp_ln88_28 = icmp_ne  i9 %trunc_ln88_14, i9 0" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 621 'icmp' 'icmp_ln88_28' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_50)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_7, i32 23" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 622 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_7)   --->   "%or_ln88_21 = or i1 %tmp_127, i1 %icmp_ln88_28" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 623 'or' 'or_ln88_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_7)   --->   "%and_ln88_49 = and i1 %or_ln88_21, i1 %tmp_128" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 624 'and' 'and_ln88_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_7)   --->   "%zext_ln88_7 = zext i1 %and_ln88_49" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 625 'zext' 'zext_ln88_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 626 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln88_7 = add i14 %trunc_ln88_7, i14 %zext_ln88_7" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 626 'add' 'add_ln88_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln88_7, i32 13" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 627 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_50)   --->   "%xor_ln88_28 = xor i1 %tmp_130, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 628 'xor' 'xor_ln88_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 629 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln88_50 = and i1 %tmp_129, i1 %xor_ln88_28" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 629 'and' 'and_ln88_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i3 @_ssdm_op_PartSelect.i3.i28.i32.i32, i28 %mul_ln88_7, i32 25, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 630 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 631 [1/1] (0.57ns)   --->   "%icmp_ln88_29 = icmp_eq  i3 %tmp_131, i3 7" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 631 'icmp' 'icmp_ln88_29' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %mul_ln88_7, i32 24, i32 27" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 632 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 633 [1/1] (0.70ns)   --->   "%icmp_ln88_30 = icmp_eq  i4 %tmp_132, i4 15" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 633 'icmp' 'icmp_ln88_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 634 [1/1] (0.70ns)   --->   "%icmp_ln88_31 = icmp_eq  i4 %tmp_132, i4 0" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 634 'icmp' 'icmp_ln88_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_53)   --->   "%select_ln88_28 = select i1 %and_ln88_50, i1 %icmp_ln88_30, i1 %icmp_ln88_31" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 635 'select' 'select_ln88_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_54)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_7, i32 24" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 636 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_54)   --->   "%xor_ln88_39 = xor i1 %tmp_133, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 637 'xor' 'xor_ln88_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_54)   --->   "%and_ln88_51 = and i1 %icmp_ln88_29, i1 %xor_ln88_39" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 638 'and' 'and_ln88_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_54)   --->   "%select_ln88_29 = select i1 %and_ln88_50, i1 %and_ln88_51, i1 %icmp_ln88_30" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 639 'select' 'select_ln88_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_23)   --->   "%and_ln88_52 = and i1 %and_ln88_50, i1 %icmp_ln88_30" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 640 'and' 'and_ln88_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_53)   --->   "%xor_ln88_29 = xor i1 %select_ln88_28, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 641 'xor' 'xor_ln88_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_53)   --->   "%or_ln88_22 = or i1 %tmp_130, i1 %xor_ln88_29" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 642 'or' 'or_ln88_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node and_ln88_53)   --->   "%xor_ln88_30 = xor i1 %tmp_126, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 643 'xor' 'xor_ln88_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 644 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln88_53 = and i1 %or_ln88_22, i1 %xor_ln88_30" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 644 'and' 'and_ln88_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 645 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln88_54 = and i1 %tmp_130, i1 %select_ln88_29" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 645 'and' 'and_ln88_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_23)   --->   "%or_ln88_31 = or i1 %and_ln88_52, i1 %and_ln88_54" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 646 'or' 'or_ln88_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_23)   --->   "%xor_ln88_31 = xor i1 %or_ln88_31, i1 1" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 647 'xor' 'xor_ln88_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_23)   --->   "%and_ln88_55 = and i1 %tmp_126, i1 %xor_ln88_31" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 648 'and' 'and_ln88_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node diff_7)   --->   "%select_ln88_30 = select i1 %and_ln88_53, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 649 'select' 'select_ln88_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 650 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln88_23 = or i1 %and_ln88_53, i1 %and_ln88_55" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 650 'or' 'or_ln88_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 651 [1/1] (0.34ns) (out node of the LUT)   --->   "%diff_7 = select i1 %or_ln88_23, i14 %select_ln88_30, i14 %add_ln88_7" [firmware/nnet_utils/nnet_layernorm.h:88]   --->   Operation 651 'select' 'diff_7' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.66>
ST_6 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_8)   --->   "%xor_ln89_6 = xor i1 %tmp_98, i1 1" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 652 'xor' 'xor_ln89_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_8)   --->   "%and_ln89_3 = and i1 %tmp_99, i1 %xor_ln89_6" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 653 'and' 'and_ln89_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_8)   --->   "%xor_ln89_7 = xor i1 %tmp_98, i1 %tmp_99" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 654 'xor' 'xor_ln89_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_8)   --->   "%select_ln89_6 = select i1 %and_ln89_3, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 655 'select' 'select_ln89_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 656 [1/1] (0.34ns) (out node of the LUT)   --->   "%sum_cache2_8 = select i1 %xor_ln89_7, i14 %select_ln89_6, i14 %sum_cache2_7" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 656 'select' 'sum_cache2_8' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln89_8 = sext i14 %sum_cache2_8" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 657 'sext' 'sext_ln89_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln89_9 = sext i14 %diff_5" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 658 'sext' 'sext_ln89_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 659 [1/1] (0.76ns)   --->   "%sum_cache2_9 = add i14 %diff_5, i14 %sum_cache2_8" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 659 'add' 'sum_cache2_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 660 [1/1] (0.76ns)   --->   "%add_ln89_4 = add i15 %sext_ln89_9, i15 %sext_ln89_8" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 660 'add' 'add_ln89_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln89_4, i32 14" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 661 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_9, i32 13" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 662 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_10)   --->   "%xor_ln89_8 = xor i1 %tmp_110, i1 1" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 663 'xor' 'xor_ln89_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_10)   --->   "%and_ln89_4 = and i1 %tmp_111, i1 %xor_ln89_8" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 664 'and' 'and_ln89_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_10)   --->   "%xor_ln89_9 = xor i1 %tmp_110, i1 %tmp_111" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 665 'xor' 'xor_ln89_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_10)   --->   "%select_ln89_8 = select i1 %and_ln89_4, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 666 'select' 'select_ln89_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 667 [1/1] (0.34ns) (out node of the LUT)   --->   "%sum_cache2_10 = select i1 %xor_ln89_9, i14 %select_ln89_8, i14 %sum_cache2_9" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 667 'select' 'sum_cache2_10' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln89_10 = sext i14 %sum_cache2_10" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 668 'sext' 'sext_ln89_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln89_11 = sext i14 %diff_6" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 669 'sext' 'sext_ln89_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 670 [1/1] (0.76ns)   --->   "%sum_cache2_11 = add i14 %diff_6, i14 %sum_cache2_10" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 670 'add' 'sum_cache2_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 671 [1/1] (0.76ns)   --->   "%add_ln89_5 = add i15 %sext_ln89_11, i15 %sext_ln89_10" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 671 'add' 'add_ln89_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln89_5, i32 14" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 672 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_11, i32 13" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 673 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_12)   --->   "%xor_ln89_10 = xor i1 %tmp_122, i1 1" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 674 'xor' 'xor_ln89_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_12)   --->   "%and_ln89_5 = and i1 %tmp_123, i1 %xor_ln89_10" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 675 'and' 'and_ln89_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_12)   --->   "%xor_ln89_11 = xor i1 %tmp_122, i1 %tmp_123" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 676 'xor' 'xor_ln89_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_12)   --->   "%select_ln89_10 = select i1 %and_ln89_5, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 677 'select' 'select_ln89_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 678 [1/1] (0.34ns) (out node of the LUT)   --->   "%sum_cache2_12 = select i1 %xor_ln89_11, i14 %select_ln89_10, i14 %sum_cache2_11" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 678 'select' 'sum_cache2_12' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln89_12 = sext i14 %sum_cache2_12" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 679 'sext' 'sext_ln89_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln89_13 = sext i14 %diff_7" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 680 'sext' 'sext_ln89_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 681 [1/1] (0.76ns)   --->   "%sum_cache2_13 = add i14 %diff_7, i14 %sum_cache2_12" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 681 'add' 'sum_cache2_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 682 [1/1] (0.76ns)   --->   "%add_ln89_6 = add i15 %sext_ln89_13, i15 %sext_ln89_12" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 682 'add' 'add_ln89_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln89_6, i32 14" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 683 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_13, i32 13" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 684 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_14)   --->   "%xor_ln89_12 = xor i1 %tmp_134, i1 1" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 685 'xor' 'xor_ln89_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_14)   --->   "%and_ln89_6 = and i1 %tmp_135, i1 %xor_ln89_12" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 686 'and' 'and_ln89_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_14)   --->   "%xor_ln89_13 = xor i1 %tmp_134, i1 %tmp_135" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 687 'xor' 'xor_ln89_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node sum_cache2_14)   --->   "%select_ln89_12 = select i1 %and_ln89_6, i14 8191, i14 8192" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 688 'select' 'select_ln89_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 689 [1/1] (0.34ns) (out node of the LUT)   --->   "%sum_cache2_14 = select i1 %xor_ln89_13, i14 %select_ln89_12, i14 %sum_cache2_13" [firmware/nnet_utils/nnet_layernorm.h:89]   --->   Operation 689 'select' 'sum_cache2_14' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_14, i32 13" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 690 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i14 %sum_cache2_14" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 691 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.18>
ST_7 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%trunc_ln4 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sum_cache2_14, i32 3, i32 13" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 692 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%sext_ln91 = sext i11 %trunc_ln4" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 693 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_14, i32 3" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 694 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_14, i32 2" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 695 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln91, i7 0" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 696 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 697 [1/1] (0.71ns)   --->   "%icmp_ln91 = icmp_ne  i9 %tmp_34, i9 0" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 697 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%or_ln91 = or i1 %tmp_137, i1 %icmp_ln91" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 698 'or' 'or_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%and_ln91 = and i1 %or_ln91, i1 %tmp_138" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 699 'and' 'and_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%zext_ln91 = zext i1 %and_ln91" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 700 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 701 [1/1] (0.73ns) (out node of the LUT)   --->   "%add_ln91 = add i12 %sext_ln91, i12 %zext_ln91" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 701 'add' 'add_ln91' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node var)   --->   "%sext_ln91_1 = sext i12 %add_ln91" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 702 'sext' 'sext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln91, i32 11" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 703 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 704 [1/1] (0.12ns)   --->   "%xor_ln91 = xor i1 %tmp_136, i1 1" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 704 'xor' 'xor_ln91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node var)   --->   "%or_ln91_2 = or i1 %tmp_139, i1 %xor_ln91" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 705 'or' 'or_ln91_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node var)   --->   "%xor_ln91_1 = xor i1 %tmp_136, i1 %or_ln91_2" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 706 'xor' 'xor_ln91_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node var)   --->   "%xor_ln91_2 = xor i1 %xor_ln91_1, i1 1" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 707 'xor' 'xor_ln91_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node var)   --->   "%or_ln91_1 = or i1 %tmp_139, i1 %xor_ln91_2" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 708 'or' 'or_ln91_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node var)   --->   "%and_ln91_1 = and i1 %or_ln91_1, i1 %xor_ln91" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 709 'and' 'and_ln91_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 710 [1/1] (0.34ns) (out node of the LUT)   --->   "%var = select i1 %and_ln91_1, i14 8191, i14 %sext_ln91_1" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 710 'select' 'var' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i14 %var" [firmware/nnet_utils/nnet_layernorm.h:93]   --->   Operation 711 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_37_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln93, i2 0" [firmware/nnet_utils/nnet_layernorm.h:93]   --->   Operation 712 'bitconcatenate' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %var, i32 13" [firmware/nnet_utils/nnet_layernorm.h:94]   --->   Operation 713 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 714 [1/1] (0.29ns)   --->   "%index = select i1 %tmp_140, i15 0, i15 %tmp_37_cast" [firmware/nnet_utils/nnet_layernorm.h:94]   --->   Operation 714 'select' 'index' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i15 %index" [firmware/nnet_utils/nnet_layernorm.h:93]   --->   Operation 715 'trunc' 'trunc_ln93_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %index, i32 12, i32 14" [firmware/nnet_utils/nnet_layernorm.h:96]   --->   Operation 716 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 717 [1/1] (0.57ns)   --->   "%icmp_ln96 = icmp_ne  i3 %tmp_141, i3 0" [firmware/nnet_utils/nnet_layernorm.h:96]   --->   Operation 717 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 718 [1/1] (0.29ns)   --->   "%index_1 = select i1 %icmp_ln96, i12 4095, i12 %trunc_ln93_1" [firmware/nnet_utils/nnet_layernorm.h:96]   --->   Operation 718 'select' 'index_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i12 %index_1" [firmware/nnet_utils/nnet_layernorm.h:98]   --->   Operation 719 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 720 [1/1] (0.00ns)   --->   "%invert_sqr_table_addr = getelementptr i8 %invert_sqr_table, i64 0, i64 %zext_ln98" [firmware/nnet_utils/nnet_layernorm.h:98]   --->   Operation 720 'getelementptr' 'invert_sqr_table_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 721 [2/2] (1.23ns)   --->   "%deno_inver = load i12 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:98]   --->   Operation 721 'load' 'deno_inver' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>

State 8 <SV = 7> <Delay = 3.13>
ST_8 : Operation 722 [1/2] (1.23ns)   --->   "%deno_inver = load i12 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:98]   --->   Operation 722 'load' 'deno_inver' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>
ST_8 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i14 %select_ln87_1" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 723 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i8 %deno_inver" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 724 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 725 [1/1] (1.90ns)   --->   "%mul_ln102 = mul i22 %sext_ln102, i22 %zext_ln102" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 725 'mul' 'mul_ln102' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i14 %select_ln87_3" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 726 'sext' 'sext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 727 [1/1] (1.90ns)   --->   "%mul_ln102_2 = mul i22 %sext_ln102_2, i22 %zext_ln102" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 727 'mul' 'mul_ln102_2' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln102_4 = sext i14 %select_ln87_5" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 728 'sext' 'sext_ln102_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 729 [1/1] (1.90ns)   --->   "%mul_ln102_4 = mul i22 %sext_ln102_4, i22 %zext_ln102" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 729 'mul' 'mul_ln102_4' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln102_6 = sext i14 %select_ln87_7" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 730 'sext' 'sext_ln102_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 731 [1/1] (1.90ns)   --->   "%mul_ln102_6 = mul i22 %sext_ln102_6, i22 %zext_ln102" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 731 'mul' 'mul_ln102_6' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln102_8 = sext i14 %select_ln87_9" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 732 'sext' 'sext_ln102_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 733 [1/1] (1.90ns)   --->   "%mul_ln102_8 = mul i22 %sext_ln102_8, i22 %zext_ln102" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 733 'mul' 'mul_ln102_8' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln102_10 = sext i14 %select_ln87_11" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 734 'sext' 'sext_ln102_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 735 [1/1] (1.90ns)   --->   "%mul_ln102_10 = mul i22 %sext_ln102_10, i22 %zext_ln102" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 735 'mul' 'mul_ln102_10' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln102_12 = sext i14 %select_ln87_13" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 736 'sext' 'sext_ln102_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 737 [1/1] (1.90ns)   --->   "%mul_ln102_12 = mul i22 %sext_ln102_12, i22 %zext_ln102" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 737 'mul' 'mul_ln102_12' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln102_14 = sext i14 %select_ln87_15" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 738 'sext' 'sext_ln102_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 739 [1/1] (1.90ns)   --->   "%mul_ln102_14 = mul i22 %sext_ln102_14, i22 %zext_ln102" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 739 'mul' 'mul_ln102_14' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.53>
ST_9 : Operation 740 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 740 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i22 %mul_ln102" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 741 'sext' 'sext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 742 [1/1] (0.49ns) (grouped into DSP with root node add_ln102)   --->   "%mul_ln102_1 = mul i33 %sext_ln102_1, i33 1204" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 742 'mul' 'mul_ln102_1' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 743 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln102 = add i33 %mul_ln102_1, i33 8589844480" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 743 'add' 'add_ln102' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 744 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i30 @_ssdm_op_PartSelect.i30.i33.i32.i32, i33 %add_ln102, i32 3, i32 32" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 744 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln102_3 = sext i30 %trunc_ln6" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 745 'sext' 'sext_ln102_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln102_5 = sext i22 %mul_ln102_2" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 746 'sext' 'sext_ln102_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 747 [1/1] (0.49ns) (grouped into DSP with root node add_ln102_1)   --->   "%mul_ln102_3 = mul i33 %sext_ln102_5, i33 1064" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 747 'mul' 'mul_ln102_3' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 748 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln102_1 = add i33 %mul_ln102_3, i33 344064" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 748 'add' 'add_ln102_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = partselect i30 @_ssdm_op_PartSelect.i30.i33.i32.i32, i33 %add_ln102_1, i32 3, i32 32" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 749 'partselect' 'trunc_ln102_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln102_7 = sext i30 %trunc_ln102_1" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 750 'sext' 'sext_ln102_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln102_9 = sext i22 %mul_ln102_4" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 751 'sext' 'sext_ln102_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 752 [1/1] (0.49ns) (grouped into DSP with root node add_ln102_2)   --->   "%mul_ln102_5 = mul i33 %sext_ln102_9, i33 1124" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 752 'mul' 'mul_ln102_5' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 753 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln102_2 = add i33 %mul_ln102_5, i33 114688" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 753 'add' 'add_ln102_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln102_2 = partselect i30 @_ssdm_op_PartSelect.i30.i33.i32.i32, i33 %add_ln102_2, i32 3, i32 32" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 754 'partselect' 'trunc_ln102_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln102_11 = sext i30 %trunc_ln102_2" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 755 'sext' 'sext_ln102_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln102_13 = sext i22 %mul_ln102_6" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 756 'sext' 'sext_ln102_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 757 [1/1] (0.49ns) (grouped into DSP with root node add_ln102_3)   --->   "%mul_ln102_7 = mul i33 %sext_ln102_13, i33 1253" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 757 'mul' 'mul_ln102_7' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 758 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln102_3 = add i33 %mul_ln102_7, i33 1212416" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 758 'add' 'add_ln102_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln102_3 = partselect i30 @_ssdm_op_PartSelect.i30.i33.i32.i32, i33 %add_ln102_3, i32 3, i32 32" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 759 'partselect' 'trunc_ln102_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln102_15 = sext i30 %trunc_ln102_3" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 760 'sext' 'sext_ln102_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln102_16 = sext i22 %mul_ln102_8" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 761 'sext' 'sext_ln102_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 762 [1/1] (0.49ns) (grouped into DSP with root node add_ln102_4)   --->   "%mul_ln102_9 = mul i33 %sext_ln102_16, i33 1215" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 762 'mul' 'mul_ln102_9' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 763 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln102_4 = add i33 %mul_ln102_9, i33 630784" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 763 'add' 'add_ln102_4' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln102_4 = partselect i30 @_ssdm_op_PartSelect.i30.i33.i32.i32, i33 %add_ln102_4, i32 3, i32 32" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 764 'partselect' 'trunc_ln102_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln102_17 = sext i30 %trunc_ln102_4" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 765 'sext' 'sext_ln102_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln102_18 = sext i22 %mul_ln102_10" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 766 'sext' 'sext_ln102_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 767 [1/1] (0.49ns) (grouped into DSP with root node add_ln102_5)   --->   "%mul_ln102_11 = mul i32 %sext_ln102_18, i32 923" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 767 'mul' 'mul_ln102_11' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 768 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln102_5 = add i32 %mul_ln102_11, i32 98304" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 768 'add' 'add_ln102_5' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 769 [1/1] (0.00ns)   --->   "%trunc_ln102_5 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln102_5, i32 3, i32 31" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 769 'partselect' 'trunc_ln102_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln102_19 = sext i29 %trunc_ln102_5" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 770 'sext' 'sext_ln102_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln102_20 = sext i22 %mul_ln102_12" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 771 'sext' 'sext_ln102_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 772 [1/1] (0.49ns) (grouped into DSP with root node add_ln102_6)   --->   "%mul_ln102_13 = mul i33 %sext_ln102_20, i33 1121" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 772 'mul' 'mul_ln102_13' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 773 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln102_6 = add i33 %mul_ln102_13, i33 368640" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 773 'add' 'add_ln102_6' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln102_6 = partselect i30 @_ssdm_op_PartSelect.i30.i33.i32.i32, i33 %add_ln102_6, i32 3, i32 32" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 774 'partselect' 'trunc_ln102_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln102_21 = sext i30 %trunc_ln102_6" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 775 'sext' 'sext_ln102_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 776 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %mul_ln102_14, i10 0" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 776 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln102_22 = sext i32 %shl_ln1" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 777 'sext' 'sext_ln102_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 778 [1/1] (0.00ns)   --->   "%shl_ln102_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i22.i4, i22 %mul_ln102_14, i4 0" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 778 'bitconcatenate' 'shl_ln102_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln102_23 = sext i26 %shl_ln102_1" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 779 'sext' 'sext_ln102_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln102 = sub i33 %sext_ln102_22, i33 %sext_ln102_23" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 780 'sub' 'sub_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 781 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln102_7 = add i33 %sub_ln102, i33 278528" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 781 'add' 'add_ln102_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 782 [1/1] (0.00ns)   --->   "%trunc_ln102_7 = partselect i30 @_ssdm_op_PartSelect.i30.i33.i32.i32, i33 %add_ln102_7, i32 3, i32 32" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 782 'partselect' 'trunc_ln102_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln102_24 = sext i30 %trunc_ln102_7" [firmware/nnet_utils/nnet_layernorm.h:102]   --->   Operation 783 'sext' 'sext_ln102_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 784 [1/1] (0.00ns)   --->   "%mrv = insertvalue i264 <undef>, i33 %sext_ln102_3" [firmware/nnet_utils/nnet_layernorm.h:104]   --->   Operation 784 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 785 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i264 %mrv, i33 %sext_ln102_7" [firmware/nnet_utils/nnet_layernorm.h:104]   --->   Operation 785 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 786 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i264 %mrv_1, i33 %sext_ln102_11" [firmware/nnet_utils/nnet_layernorm.h:104]   --->   Operation 786 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 787 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i264 %mrv_2, i33 %sext_ln102_15" [firmware/nnet_utils/nnet_layernorm.h:104]   --->   Operation 787 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 788 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i264 %mrv_3, i33 %sext_ln102_17" [firmware/nnet_utils/nnet_layernorm.h:104]   --->   Operation 788 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 789 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i264 %mrv_4, i33 %sext_ln102_19" [firmware/nnet_utils/nnet_layernorm.h:104]   --->   Operation 789 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 790 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i264 %mrv_5, i33 %sext_ln102_21" [firmware/nnet_utils/nnet_layernorm.h:104]   --->   Operation 790 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 791 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i264 %mrv_6, i33 %sext_ln102_24" [firmware/nnet_utils/nnet_layernorm.h:104]   --->   Operation 791 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 792 [1/1] (0.00ns)   --->   "%ret_ln104 = ret i264 %mrv_7" [firmware/nnet_utils/nnet_layernorm.h:104]   --->   Operation 792 'ret' 'ret_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.960ns
The critical path consists of the following:
	wire read operation ('data_1_val_read', firmware/nnet_utils/nnet_layernorm.h:81) on port 'data_1_val' (firmware/nnet_utils/nnet_layernorm.h:81) [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln81_2', firmware/nnet_utils/nnet_layernorm.h:81) [38]  (0.436 ns)
	'or' operation 1 bit ('or_ln81_3', firmware/nnet_utils/nnet_layernorm.h:81) [39]  (0.000 ns)
	'and' operation 1 bit ('and_ln81_2', firmware/nnet_utils/nnet_layernorm.h:81) [41]  (0.122 ns)
	'select' operation 14 bit ('select_ln81_2', firmware/nnet_utils/nnet_layernorm.h:81) [46]  (0.000 ns)
	'select' operation 14 bit ('select_ln81_3', firmware/nnet_utils/nnet_layernorm.h:81) [48]  (0.342 ns)
	'add' operation 15 bit ('add_ln81', firmware/nnet_utils/nnet_layernorm.h:81) [51]  (0.765 ns)
	'xor' operation 1 bit ('xor_ln81_5', firmware/nnet_utils/nnet_layernorm.h:81) [57]  (0.000 ns)
	'select' operation 14 bit ('sum_cache', firmware/nnet_utils/nnet_layernorm.h:81) [59]  (0.000 ns)
	'add' operation 15 bit ('add_ln81_1', firmware/nnet_utils/nnet_layernorm.h:81) [77]  (0.765 ns)
	'xor' operation 1 bit ('xor_ln81_9', firmware/nnet_utils/nnet_layernorm.h:81) [83]  (0.000 ns)
	'select' operation 14 bit ('sum_cache', firmware/nnet_utils/nnet_layernorm.h:81) [85]  (0.000 ns)
	'add' operation 15 bit ('add_ln81_2', firmware/nnet_utils/nnet_layernorm.h:81) [103]  (0.765 ns)
	'and' operation 1 bit ('and_ln81_10', firmware/nnet_utils/nnet_layernorm.h:81) [108]  (0.000 ns)
	'select' operation 14 bit ('select_ln81_12', firmware/nnet_utils/nnet_layernorm.h:81) [110]  (0.000 ns)
	'select' operation 14 bit ('sum_cache', firmware/nnet_utils/nnet_layernorm.h:81) [111]  (0.000 ns)
	'add' operation 15 bit ('add_ln81_3', firmware/nnet_utils/nnet_layernorm.h:81) [129]  (0.765 ns)

 <State 2>: 4.087ns
The critical path consists of the following:
	'select' operation 14 bit ('sum_cache', firmware/nnet_utils/nnet_layernorm.h:81) [137]  (0.000 ns)
	'add' operation 15 bit ('add_ln81_4', firmware/nnet_utils/nnet_layernorm.h:81) [155]  (0.765 ns)
	'xor' operation 1 bit ('xor_ln81_21', firmware/nnet_utils/nnet_layernorm.h:81) [161]  (0.000 ns)
	'select' operation 14 bit ('sum_cache', firmware/nnet_utils/nnet_layernorm.h:81) [163]  (0.000 ns)
	'add' operation 15 bit ('add_ln81_5', firmware/nnet_utils/nnet_layernorm.h:81) [181]  (0.765 ns)
	'xor' operation 1 bit ('xor_ln81_25', firmware/nnet_utils/nnet_layernorm.h:81) [187]  (0.000 ns)
	'select' operation 14 bit ('sum_cache', firmware/nnet_utils/nnet_layernorm.h:81) [189]  (0.000 ns)
	'add' operation 15 bit ('add_ln81_6', firmware/nnet_utils/nnet_layernorm.h:81) [207]  (0.765 ns)
	'select' operation 14 bit ('sum_cache', firmware/nnet_utils/nnet_layernorm.h:81) [215]  (0.342 ns)
	'icmp' operation 1 bit ('icmp_ln83', firmware/nnet_utils/nnet_layernorm.h:83) [223]  (0.715 ns)
	'or' operation 1 bit ('or_ln83', firmware/nnet_utils/nnet_layernorm.h:83) [224]  (0.000 ns)
	'and' operation 1 bit ('and_ln83', firmware/nnet_utils/nnet_layernorm.h:83) [225]  (0.000 ns)
	'add' operation 12 bit ('add_ln83', firmware/nnet_utils/nnet_layernorm.h:83) [227]  (0.735 ns)

 <State 3>: 1.571ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln83', firmware/nnet_utils/nnet_layernorm.h:83) [230]  (0.122 ns)
	'and' operation 1 bit ('and_ln83_1', firmware/nnet_utils/nnet_layernorm.h:83) [235]  (0.000 ns)
	'select' operation 14 bit ('mean', firmware/nnet_utils/nnet_layernorm.h:83) [236]  (0.342 ns)
	'sub' operation 15 bit ('sub_ln87', firmware/nnet_utils/nnet_layernorm.h:87) [238]  (0.765 ns)
	'select' operation 14 bit ('select_ln87_1', firmware/nnet_utils/nnet_layernorm.h:87) [246]  (0.342 ns)

 <State 4>: 4.252ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln88', firmware/nnet_utils/nnet_layernorm.h:88) [248]  (1.908 ns)
	'icmp' operation 1 bit ('icmp_ln88', firmware/nnet_utils/nnet_layernorm.h:88) [254]  (0.715 ns)
	'or' operation 1 bit ('or_ln88', firmware/nnet_utils/nnet_layernorm.h:88) [256]  (0.000 ns)
	'and' operation 1 bit ('and_ln88', firmware/nnet_utils/nnet_layernorm.h:88) [257]  (0.000 ns)
	'add' operation 14 bit ('add_ln88', firmware/nnet_utils/nnet_layernorm.h:88) [259]  (0.765 ns)
	'xor' operation 1 bit ('xor_ln88', firmware/nnet_utils/nnet_layernorm.h:88) [261]  (0.000 ns)
	'and' operation 1 bit ('and_ln88_1', firmware/nnet_utils/nnet_layernorm.h:88) [262]  (0.122 ns)
	'select' operation 1 bit ('select_ln88_1', firmware/nnet_utils/nnet_layernorm.h:88) [272]  (0.000 ns)
	'and' operation 1 bit ('and_ln88_5', firmware/nnet_utils/nnet_layernorm.h:88) [278]  (0.278 ns)
	'or' operation 1 bit ('or_ln88_24', firmware/nnet_utils/nnet_layernorm.h:88) [279]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln88_3', firmware/nnet_utils/nnet_layernorm.h:88) [280]  (0.000 ns)
	'and' operation 1 bit ('and_ln88_6', firmware/nnet_utils/nnet_layernorm.h:88) [281]  (0.000 ns)
	'or' operation 1 bit ('or_ln88_2', firmware/nnet_utils/nnet_layernorm.h:88) [283]  (0.122 ns)
	'select' operation 14 bit ('diff', firmware/nnet_utils/nnet_layernorm.h:88) [284]  (0.342 ns)

 <State 5>: 4.252ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln88_5', firmware/nnet_utils/nnet_layernorm.h:88) [527]  (1.908 ns)
	'icmp' operation 1 bit ('icmp_ln88_20', firmware/nnet_utils/nnet_layernorm.h:88) [533]  (0.715 ns)
	'or' operation 1 bit ('or_ln88_15', firmware/nnet_utils/nnet_layernorm.h:88) [535]  (0.000 ns)
	'and' operation 1 bit ('and_ln88_35', firmware/nnet_utils/nnet_layernorm.h:88) [536]  (0.000 ns)
	'add' operation 14 bit ('add_ln88_5', firmware/nnet_utils/nnet_layernorm.h:88) [538]  (0.765 ns)
	'xor' operation 1 bit ('xor_ln88_20', firmware/nnet_utils/nnet_layernorm.h:88) [540]  (0.000 ns)
	'and' operation 1 bit ('and_ln88_36', firmware/nnet_utils/nnet_layernorm.h:88) [541]  (0.122 ns)
	'select' operation 1 bit ('select_ln88_20', firmware/nnet_utils/nnet_layernorm.h:88) [547]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln88_21', firmware/nnet_utils/nnet_layernorm.h:88) [553]  (0.000 ns)
	'or' operation 1 bit ('or_ln88_16', firmware/nnet_utils/nnet_layernorm.h:88) [554]  (0.000 ns)
	'and' operation 1 bit ('and_ln88_39', firmware/nnet_utils/nnet_layernorm.h:88) [556]  (0.278 ns)
	'or' operation 1 bit ('or_ln88_17', firmware/nnet_utils/nnet_layernorm.h:88) [562]  (0.122 ns)
	'select' operation 14 bit ('diff', firmware/nnet_utils/nnet_layernorm.h:88) [563]  (0.342 ns)

 <State 6>: 3.663ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln89_6', firmware/nnet_utils/nnet_layernorm.h:89) [512]  (0.000 ns)
	'and' operation 1 bit ('and_ln89_3', firmware/nnet_utils/nnet_layernorm.h:89) [513]  (0.000 ns)
	'select' operation 14 bit ('select_ln89_6', firmware/nnet_utils/nnet_layernorm.h:89) [515]  (0.000 ns)
	'select' operation 14 bit ('sum_cache2', firmware/nnet_utils/nnet_layernorm.h:89) [516]  (0.342 ns)
	'add' operation 14 bit ('sum_cache2', firmware/nnet_utils/nnet_layernorm.h:89) [566]  (0.765 ns)
	'select' operation 14 bit ('sum_cache2', firmware/nnet_utils/nnet_layernorm.h:89) [574]  (0.342 ns)
	'add' operation 14 bit ('sum_cache2', firmware/nnet_utils/nnet_layernorm.h:89) [624]  (0.765 ns)
	'select' operation 14 bit ('sum_cache2', firmware/nnet_utils/nnet_layernorm.h:89) [632]  (0.342 ns)
	'add' operation 14 bit ('sum_cache2', firmware/nnet_utils/nnet_layernorm.h:89) [682]  (0.765 ns)
	'select' operation 14 bit ('sum_cache2', firmware/nnet_utils/nnet_layernorm.h:89) [690]  (0.342 ns)

 <State 7>: 4.186ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln91', firmware/nnet_utils/nnet_layernorm.h:91) [698]  (0.715 ns)
	'or' operation 1 bit ('or_ln91', firmware/nnet_utils/nnet_layernorm.h:91) [699]  (0.000 ns)
	'and' operation 1 bit ('and_ln91', firmware/nnet_utils/nnet_layernorm.h:91) [700]  (0.000 ns)
	'add' operation 12 bit ('add_ln91', firmware/nnet_utils/nnet_layernorm.h:91) [702]  (0.735 ns)
	'select' operation 14 bit ('var', firmware/nnet_utils/nnet_layernorm.h:91) [711]  (0.342 ns)
	'select' operation 15 bit ('index', firmware/nnet_utils/nnet_layernorm.h:94) [715]  (0.292 ns)
	'icmp' operation 1 bit ('icmp_ln96', firmware/nnet_utils/nnet_layernorm.h:96) [718]  (0.572 ns)
	'select' operation 12 bit ('index', firmware/nnet_utils/nnet_layernorm.h:96) [719]  (0.299 ns)
	'getelementptr' operation 12 bit ('invert_sqr_table_addr', firmware/nnet_utils/nnet_layernorm.h:98) [721]  (0.000 ns)
	'load' operation 8 bit ('deno_inver', firmware/nnet_utils/nnet_layernorm.h:98) on array 'invert_sqr_table' [722]  (1.230 ns)

 <State 8>: 3.138ns
The critical path consists of the following:
	'load' operation 8 bit ('deno_inver', firmware/nnet_utils/nnet_layernorm.h:98) on array 'invert_sqr_table' [722]  (1.230 ns)
	'mul' operation 22 bit ('mul_ln102', firmware/nnet_utils/nnet_layernorm.h:102) [725]  (1.908 ns)

 <State 9>: 2.533ns
The critical path consists of the following:
	'mul' operation 33 bit of DSP[728] ('mul_ln102_1', firmware/nnet_utils/nnet_layernorm.h:102) [727]  (0.494 ns)
	'add' operation 33 bit of DSP[728] ('add_ln102', firmware/nnet_utils/nnet_layernorm.h:102) [728]  (2.039 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
