// Seed: 2526376724
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output tri1 id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  inout wand id_1;
  wire id_10;
  parameter id_11 = 1 < 1 * 1;
  assign id_8 = 1'h0 ? 1 : id_1;
  assign id_9 = id_2 + module_0 ? -1 == 1 : id_5 !== -1;
  assign id_6 = id_10;
  assign id_3[-1] = id_5;
  assign id_1 = -1 - (id_11) == -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd38
) (
    input tri1 id_0,
    input wor  _id_1
);
  logic [7:0][id_1 : 1] id_3;
  id_4 :
  assert property (@(posedge id_0) -1'd0)
  else $clog2(1);
  ;
  assign id_4 = -1;
  assign id_3[-1'b0] = id_3 + 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
