
reserach_dc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000abc0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  0800ada0  0800ada0  0000bda0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b154  0800b154  0000d1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b154  0800b154  0000c154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b15c  0800b15c  0000d1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b15c  0800b15c  0000c15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b160  0800b160  0000c160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800b164  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c4  200001e8  0800b34c  0000d1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005ac  0800b34c  0000d5ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019b9c  00000000  00000000  0000d218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fa7  00000000  00000000  00026db4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001760  00000000  00000000  00029d60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000123b  00000000  00000000  0002b4c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029dbb  00000000  00000000  0002c6fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a337  00000000  00000000  000564b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011705e  00000000  00000000  000707ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018784b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007598  00000000  00000000  00187890  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0018ee28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e8 	.word	0x200001e8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ad88 	.word	0x0800ad88

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001ec 	.word	0x200001ec
 800021c:	0800ad88 	.word	0x0800ad88

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <sign>:
    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
}

//функция sign

float sign(float x) {
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (x > 0) return 1.0f;
 8000f2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f32:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f3a:	dd02      	ble.n	8000f42 <sign+0x1e>
 8000f3c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000f40:	e00a      	b.n	8000f58 <sign+0x34>
    if (x < 0) return -1.0f;
 8000f42:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f46:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f4e:	d501      	bpl.n	8000f54 <sign+0x30>
 8000f50:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <sign+0x48>)
 8000f52:	e001      	b.n	8000f58 <sign+0x34>
    return 0.0f;
 8000f54:	f04f 0300 	mov.w	r3, #0
}
 8000f58:	ee07 3a90 	vmov	s15, r3
 8000f5c:	eeb0 0a67 	vmov.f32	s0, s15
 8000f60:	370c      	adds	r7, #12
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	bf800000 	.word	0xbf800000

08000f70 <Prev_angle_Init>:
//функция инициализирует угол. то есть до начала цикла в переменной предыдущего угла кладется значение с энкодера
 float Prev_angle_Init () {
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af02      	add	r7, sp, #8

		command = 0xFFFF;
 8000f76:	4b2b      	ldr	r3, [pc, #172]	@ (8001024 <Prev_angle_Init+0xb4>)
 8000f78:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f7c:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // CS LOW
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f88:	f003 fc32 	bl	80047f0 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&command, (uint8_t*)&feedback, 1, 100);
 8000f8c:	2364      	movs	r3, #100	@ 0x64
 8000f8e:	9300      	str	r3, [sp, #0]
 8000f90:	2301      	movs	r3, #1
 8000f92:	4a25      	ldr	r2, [pc, #148]	@ (8001028 <Prev_angle_Init+0xb8>)
 8000f94:	4923      	ldr	r1, [pc, #140]	@ (8001024 <Prev_angle_Init+0xb4>)
 8000f96:	4825      	ldr	r0, [pc, #148]	@ (800102c <Prev_angle_Init+0xbc>)
 8000f98:	f004 fd1d 	bl	80059d6 <HAL_SPI_TransmitReceive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);   // CS HIGH
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fa2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fa6:	f003 fc23 	bl	80047f0 <HAL_GPIO_WritePin>

		command = 0xFFFF;
 8000faa:	4b1e      	ldr	r3, [pc, #120]	@ (8001024 <Prev_angle_Init+0xb4>)
 8000fac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fb0:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // CS LOW
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fbc:	f003 fc18 	bl	80047f0 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&command, (uint8_t*)&feedback, 1, 100);
 8000fc0:	2364      	movs	r3, #100	@ 0x64
 8000fc2:	9300      	str	r3, [sp, #0]
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	4a18      	ldr	r2, [pc, #96]	@ (8001028 <Prev_angle_Init+0xb8>)
 8000fc8:	4916      	ldr	r1, [pc, #88]	@ (8001024 <Prev_angle_Init+0xb4>)
 8000fca:	4818      	ldr	r0, [pc, #96]	@ (800102c <Prev_angle_Init+0xbc>)
 8000fcc:	f004 fd03 	bl	80059d6 <HAL_SPI_TransmitReceive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);   // CS HIGH
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fda:	f003 fc09 	bl	80047f0 <HAL_GPIO_WritePin>

		uint16_t raw = feedback & 0x3FFF; // 14 бит
 8000fde:	4b12      	ldr	r3, [pc, #72]	@ (8001028 <Prev_angle_Init+0xb8>)
 8000fe0:	881b      	ldrh	r3, [r3, #0]
 8000fe2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000fe6:	80fb      	strh	r3, [r7, #6]
		angle_deg = (raw * 360.0f) / 16384.0f;
 8000fe8:	88fb      	ldrh	r3, [r7, #6]
 8000fea:	ee07 3a90 	vmov	s15, r3
 8000fee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ff2:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001030 <Prev_angle_Init+0xc0>
 8000ff6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ffa:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001034 <Prev_angle_Init+0xc4>
 8000ffe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001002:	4b0d      	ldr	r3, [pc, #52]	@ (8001038 <Prev_angle_Init+0xc8>)
 8001004:	edc3 7a00 	vstr	s15, [r3]
		prev_angle_deg = angle_deg;
 8001008:	4b0b      	ldr	r3, [pc, #44]	@ (8001038 <Prev_angle_Init+0xc8>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a0b      	ldr	r2, [pc, #44]	@ (800103c <Prev_angle_Init+0xcc>)
 800100e:	6013      	str	r3, [r2, #0]

	  return (prev_angle_deg);
 8001010:	4b0a      	ldr	r3, [pc, #40]	@ (800103c <Prev_angle_Init+0xcc>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	ee07 3a90 	vmov	s15, r3
}
 8001018:	eeb0 0a67 	vmov.f32	s0, s15
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	20000428 	.word	0x20000428
 8001028:	2000042a 	.word	0x2000042a
 800102c:	200002d0 	.word	0x200002d0
 8001030:	43b40000 	.word	0x43b40000
 8001034:	46800000 	.word	0x46800000
 8001038:	20000438 	.word	0x20000438
 800103c:	2000042c 	.word	0x2000042c

08001040 <mode_direction>:
// функция выбора направления двигателя в зависимости от знака управления
void mode_direction(float u){
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	ed87 0a01 	vstr	s0, [r7, #4]
	if (u >= 0.0f){
 800104a:	edd7 7a01 	vldr	s15, [r7, #4]
 800104e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001056:	db06      	blt.n	8001066 <mode_direction+0x26>
		HAL_GPIO_WritePin(GPIOA, DIR1_Pin, GPIO_PIN_RESET); //forward
 8001058:	2200      	movs	r2, #0
 800105a:	2180      	movs	r1, #128	@ 0x80
 800105c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001060:	f003 fbc6 	bl	80047f0 <HAL_GPIO_WritePin>
		}
	else {
		HAL_GPIO_WritePin(GPIOA, DIR1_Pin, GPIO_PIN_SET); //reverse
	}
}
 8001064:	e005      	b.n	8001072 <mode_direction+0x32>
		HAL_GPIO_WritePin(GPIOA, DIR1_Pin, GPIO_PIN_SET); //reverse
 8001066:	2201      	movs	r2, #1
 8001068:	2180      	movs	r1, #128	@ 0x80
 800106a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800106e:	f003 fbbf 	bl	80047f0 <HAL_GPIO_WritePin>
}
 8001072:	bf00      	nop
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <saturation>:
// функция ограничения интеграла и управления

float saturation(float x){
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	ed87 0a01 	vstr	s0, [r7, #4]
if (fabsf(x) >= 0.95f){
 8001086:	edd7 7a01 	vldr	s15, [r7, #4]
 800108a:	eef0 7ae7 	vabs.f32	s15, s15
 800108e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80010c4 <saturation+0x48>
 8001092:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800109a:	db0b      	blt.n	80010b4 <saturation+0x38>
	x = 0.95f * sign(x);
 800109c:	ed97 0a01 	vldr	s0, [r7, #4]
 80010a0:	f7ff ff40 	bl	8000f24 <sign>
 80010a4:	eef0 7a40 	vmov.f32	s15, s0
 80010a8:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80010c4 <saturation+0x48>
 80010ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010b0:	edc7 7a01 	vstr	s15, [r7, #4]
}
return x;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	ee07 3a90 	vmov	s15, r3
}
 80010ba:	eeb0 0a67 	vmov.f32	s0, s15
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	3f733333 	.word	0x3f733333

080010c8 <ADC_autocalibrate>:

float ADC_autocalibrate(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
    // --- сохранить старые настройки ---
    uint32_t oldTrig    = hadc1.Init.ExternalTrigConv;
 80010ce:	4b3a      	ldr	r3, [pc, #232]	@ (80011b8 <ADC_autocalibrate+0xf0>)
 80010d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010d2:	60fb      	str	r3, [r7, #12]
    uint32_t oldTrigEdge = hadc1.Init.ExternalTrigConvEdge;
 80010d4:	4b38      	ldr	r3, [pc, #224]	@ (80011b8 <ADC_autocalibrate+0xf0>)
 80010d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d8:	60bb      	str	r3, [r7, #8]

    // --- временно софтовый запуск ---
    hadc1.Init.ExternalTrigConv     = ADC_SOFTWARE_START;
 80010da:	4b37      	ldr	r3, [pc, #220]	@ (80011b8 <ADC_autocalibrate+0xf0>)
 80010dc:	2200      	movs	r2, #0
 80010de:	62da      	str	r2, [r3, #44]	@ 0x2c
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010e0:	4b35      	ldr	r3, [pc, #212]	@ (80011b8 <ADC_autocalibrate+0xf0>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80010e6:	4834      	ldr	r0, [pc, #208]	@ (80011b8 <ADC_autocalibrate+0xf0>)
 80010e8:	f001 fa5c 	bl	80025a4 <HAL_ADC_Init>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d005      	beq.n	80010fe <ADC_autocalibrate+0x36>
        adc_fault_init_calibr = 1;
 80010f2:	4b32      	ldr	r3, [pc, #200]	@ (80011bc <ADC_autocalibrate+0xf4>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	701a      	strb	r2, [r3, #0]

        return 0.0f;
 80010f8:	f04f 0300 	mov.w	r3, #0
 80010fc:	e054      	b.n	80011a8 <ADC_autocalibrate+0xe0>
    }

	uint32_t adc_value_calibr = 0;
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
	int i;
	for (i = 0; i < 200; i++) {
 8001102:	2300      	movs	r3, #0
 8001104:	613b      	str	r3, [r7, #16]
 8001106:	e01e      	b.n	8001146 <ADC_autocalibrate+0x7e>
        if (HAL_ADC_Start(&hadc1) != HAL_OK) {
 8001108:	482b      	ldr	r0, [pc, #172]	@ (80011b8 <ADC_autocalibrate+0xf0>)
 800110a:	f001 fc07 	bl	800291c <HAL_ADC_Start>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d003      	beq.n	800111c <ADC_autocalibrate+0x54>
        	adc_start_failed = 1;
 8001114:	4b2a      	ldr	r3, [pc, #168]	@ (80011c0 <ADC_autocalibrate+0xf8>)
 8001116:	2201      	movs	r2, #1
 8001118:	701a      	strb	r2, [r3, #0]
            continue;
 800111a:	e011      	b.n	8001140 <ADC_autocalibrate+0x78>
        }

	    if (HAL_ADC_PollForConversion(&hadc1, 10) != HAL_OK) {
 800111c:	210a      	movs	r1, #10
 800111e:	4826      	ldr	r0, [pc, #152]	@ (80011b8 <ADC_autocalibrate+0xf0>)
 8001120:	f001 fce0 	bl	8002ae4 <HAL_ADC_PollForConversion>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d003      	beq.n	8001132 <ADC_autocalibrate+0x6a>
	    	calibration_poll_timeout = 1;
 800112a:	4b26      	ldr	r3, [pc, #152]	@ (80011c4 <ADC_autocalibrate+0xfc>)
 800112c:	2201      	movs	r2, #1
 800112e:	701a      	strb	r2, [r3, #0]
	        continue;
 8001130:	e006      	b.n	8001140 <ADC_autocalibrate+0x78>
	    }

	    adc_value_calibr += HAL_ADC_GetValue(&hadc1);
 8001132:	4821      	ldr	r0, [pc, #132]	@ (80011b8 <ADC_autocalibrate+0xf0>)
 8001134:	f001 feb0 	bl	8002e98 <HAL_ADC_GetValue>
 8001138:	4602      	mov	r2, r0
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	4413      	add	r3, r2
 800113e:	617b      	str	r3, [r7, #20]
	for (i = 0; i < 200; i++) {
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	3301      	adds	r3, #1
 8001144:	613b      	str	r3, [r7, #16]
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	2bc7      	cmp	r3, #199	@ 0xc7
 800114a:	dddd      	ble.n	8001108 <ADC_autocalibrate+0x40>

	  }
	  float adc_zero_value = (float)adc_value_calibr / 200.0f;
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	ee07 3a90 	vmov	s15, r3
 8001152:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001156:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80011c8 <ADC_autocalibrate+0x100>
 800115a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800115e:	edc7 7a01 	vstr	s15, [r7, #4]
	  Vadc_zero = (adc_zero_value / adcdiskr) * Vref;
 8001162:	4b1a      	ldr	r3, [pc, #104]	@ (80011cc <ADC_autocalibrate+0x104>)
 8001164:	edd3 7a00 	vldr	s15, [r3]
 8001168:	edd7 6a01 	vldr	s13, [r7, #4]
 800116c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001170:	4b17      	ldr	r3, [pc, #92]	@ (80011d0 <ADC_autocalibrate+0x108>)
 8001172:	edd3 7a00 	vldr	s15, [r3]
 8001176:	ee67 7a27 	vmul.f32	s15, s14, s15
 800117a:	4b16      	ldr	r3, [pc, #88]	@ (80011d4 <ADC_autocalibrate+0x10c>)
 800117c:	edc3 7a00 	vstr	s15, [r3]
	  calibration_done = 1;
 8001180:	4b15      	ldr	r3, [pc, #84]	@ (80011d8 <ADC_autocalibrate+0x110>)
 8001182:	2201      	movs	r2, #1
 8001184:	701a      	strb	r2, [r3, #0]

	  // --- вернуть старые настройки (TIM3 TRGO) ---
	  hadc1.Init.ExternalTrigConv     = oldTrig;
 8001186:	4a0c      	ldr	r2, [pc, #48]	@ (80011b8 <ADC_autocalibrate+0xf0>)
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	62d3      	str	r3, [r2, #44]	@ 0x2c
	  hadc1.Init.ExternalTrigConvEdge = oldTrigEdge;
 800118c:	4a0a      	ldr	r2, [pc, #40]	@ (80011b8 <ADC_autocalibrate+0xf0>)
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	6313      	str	r3, [r2, #48]	@ 0x30
	  if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001192:	4809      	ldr	r0, [pc, #36]	@ (80011b8 <ADC_autocalibrate+0xf0>)
 8001194:	f001 fa06 	bl	80025a4 <HAL_ADC_Init>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d002      	beq.n	80011a4 <ADC_autocalibrate+0xdc>
	     reinit = 1;
 800119e:	4b0f      	ldr	r3, [pc, #60]	@ (80011dc <ADC_autocalibrate+0x114>)
 80011a0:	2201      	movs	r2, #1
 80011a2:	701a      	strb	r2, [r3, #0]
	    }
	  return Vadc_zero;
 80011a4:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <ADC_autocalibrate+0x10c>)
 80011a6:	681b      	ldr	r3, [r3, #0]

}
 80011a8:	ee07 3a90 	vmov	s15, r3
 80011ac:	eeb0 0a67 	vmov.f32	s0, s15
 80011b0:	3718      	adds	r7, #24
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000204 	.word	0x20000204
 80011bc:	20000452 	.word	0x20000452
 80011c0:	20000453 	.word	0x20000453
 80011c4:	20000454 	.word	0x20000454
 80011c8:	43480000 	.word	0x43480000
 80011cc:	20000004 	.word	0x20000004
 80011d0:	20000000 	.word	0x20000000
 80011d4:	20000418 	.word	0x20000418
 80011d8:	20000455 	.word	0x20000455
 80011dc:	20000456 	.word	0x20000456

080011e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	ed2d 8b02 	vpush	{d8}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ea:	f000 ff18 	bl	800201e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011ee:	f000 f983 	bl	80014f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f2:	f000 fb73 	bl	80018dc <MX_GPIO_Init>
  MX_DMA_Init();
 80011f6:	f000 fb47 	bl	8001888 <MX_DMA_Init>
  MX_ADC1_Init();
 80011fa:	f000 f9c9 	bl	8001590 <MX_ADC1_Init>
  MX_TIM3_Init();
 80011fe:	f000 fa7f 	bl	8001700 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001202:	f000 faf5 	bl	80017f0 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001206:	f000 fa3d 	bl	8001684 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  Vadc_zero = ADC_autocalibrate();
 800120a:	f7ff ff5d 	bl	80010c8 <ADC_autocalibrate>
 800120e:	eef0 7a40 	vmov.f32	s15, s0
 8001212:	4b9b      	ldr	r3, [pc, #620]	@ (8001480 <main+0x2a0>)
 8001214:	edc3 7a00 	vstr	s15, [r3]
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001218:	217f      	movs	r1, #127	@ 0x7f
 800121a:	489a      	ldr	r0, [pc, #616]	@ (8001484 <main+0x2a4>)
 800121c:	f002 fc7a 	bl	8003b14 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcbuf, adc_arr_n);
 8001220:	2201      	movs	r2, #1
 8001222:	4999      	ldr	r1, [pc, #612]	@ (8001488 <main+0x2a8>)
 8001224:	4897      	ldr	r0, [pc, #604]	@ (8001484 <main+0x2a4>)
 8001226:	f001 fd63 	bl	8002cf0 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start_IT(&htim3);
 800122a:	4898      	ldr	r0, [pc, #608]	@ (800148c <main+0x2ac>)
 800122c:	f004 ffb2 	bl	8006194 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001230:	2100      	movs	r1, #0
 8001232:	4896      	ldr	r0, [pc, #600]	@ (800148c <main+0x2ac>)
 8001234:	f005 f888 	bl	8006348 <HAL_TIM_PWM_Start>

// вызов функция инициализации предыдущего угла
  prev_angle_deg = Prev_angle_Init(); // кладем в prev_angle_deg угол, переменная != 0
 8001238:	f7ff fe9a 	bl	8000f70 <Prev_angle_Init>
 800123c:	eef0 7a40 	vmov.f32	s15, s0
 8001240:	4b93      	ldr	r3, [pc, #588]	@ (8001490 <main+0x2b0>)
 8001242:	edc3 7a00 	vstr	s15, [r3]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Vadc = (adcbuf[0] / adcdiskr) * Vref;
 8001246:	4b90      	ldr	r3, [pc, #576]	@ (8001488 <main+0x2a8>)
 8001248:	881b      	ldrh	r3, [r3, #0]
 800124a:	ee07 3a90 	vmov	s15, r3
 800124e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001252:	4b90      	ldr	r3, [pc, #576]	@ (8001494 <main+0x2b4>)
 8001254:	edd3 7a00 	vldr	s15, [r3]
 8001258:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800125c:	4b8e      	ldr	r3, [pc, #568]	@ (8001498 <main+0x2b8>)
 800125e:	edd3 7a00 	vldr	s15, [r3]
 8001262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001266:	4b8d      	ldr	r3, [pc, #564]	@ (800149c <main+0x2bc>)
 8001268:	edc3 7a00 	vstr	s15, [r3]
      I = (Vadc - Vadc_zero) / sens_cur;
 800126c:	4b8b      	ldr	r3, [pc, #556]	@ (800149c <main+0x2bc>)
 800126e:	ed93 7a00 	vldr	s14, [r3]
 8001272:	4b83      	ldr	r3, [pc, #524]	@ (8001480 <main+0x2a0>)
 8001274:	edd3 7a00 	vldr	s15, [r3]
 8001278:	ee77 6a67 	vsub.f32	s13, s14, s15
 800127c:	4b88      	ldr	r3, [pc, #544]	@ (80014a0 <main+0x2c0>)
 800127e:	ed93 7a00 	vldr	s14, [r3]
 8001282:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001286:	4b87      	ldr	r3, [pc, #540]	@ (80014a4 <main+0x2c4>)
 8001288:	edc3 7a00 	vstr	s15, [r3]

	  static uint16_t uart_div = 0; // uart в цикле не юзать
// apb1 = 120 кГц; arr = 999; prescaler = 11 -> 10кГц
	  if(tick) {
 800128c:	4b86      	ldr	r3, [pc, #536]	@ (80014a8 <main+0x2c8>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d03d      	beq.n	8001310 <main+0x130>
		  tick = 0;
 8001294:	4b84      	ldr	r3, [pc, #528]	@ (80014a8 <main+0x2c8>)
 8001296:	2200      	movs	r2, #0
 8001298:	701a      	strb	r2, [r3, #0]
		  meow ++; // отладка
 800129a:	4b84      	ldr	r3, [pc, #528]	@ (80014ac <main+0x2cc>)
 800129c:	881b      	ldrh	r3, [r3, #0]
 800129e:	3301      	adds	r3, #1
 80012a0:	b29a      	uxth	r2, r3
 80012a2:	4b82      	ldr	r3, [pc, #520]	@ (80014ac <main+0x2cc>)
 80012a4:	801a      	strh	r2, [r3, #0]
		  tick_counter ++; // переменная для чтения скорости на частоте, которая ниже чем у таймера
 80012a6:	4b82      	ldr	r3, [pc, #520]	@ (80014b0 <main+0x2d0>)
 80012a8:	881b      	ldrh	r3, [r3, #0]
 80012aa:	3301      	adds	r3, #1
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	4b80      	ldr	r3, [pc, #512]	@ (80014b0 <main+0x2d0>)
 80012b0:	801a      	strh	r2, [r3, #0]
		  command = 0xFFFF; // READ ANGLE
 80012b2:	4b80      	ldr	r3, [pc, #512]	@ (80014b4 <main+0x2d4>)
 80012b4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012b8:	801a      	strh	r2, [r3, #0]
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // CS LOW
 80012ba:	2200      	movs	r2, #0
 80012bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012c4:	f003 fa94 	bl	80047f0 <HAL_GPIO_WritePin>
		  HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&command, (uint8_t*)&feedback, 1, 100);
 80012c8:	2364      	movs	r3, #100	@ 0x64
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	2301      	movs	r3, #1
 80012ce:	4a7a      	ldr	r2, [pc, #488]	@ (80014b8 <main+0x2d8>)
 80012d0:	4978      	ldr	r1, [pc, #480]	@ (80014b4 <main+0x2d4>)
 80012d2:	487a      	ldr	r0, [pc, #488]	@ (80014bc <main+0x2dc>)
 80012d4:	f004 fb7f 	bl	80059d6 <HAL_SPI_TransmitReceive>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);   // CS HIGH
 80012d8:	2201      	movs	r2, #1
 80012da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012e2:	f003 fa85 	bl	80047f0 <HAL_GPIO_WritePin>

		  /*command = 0xAAAA; // NOP
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // CS LOW
		  HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&command, (uint8_t*)&feedback, 1, 100);
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);   // CS HIGH */
		  uint16_t raw = feedback & 0x3FFF; // 14 бит
 80012e6:	4b74      	ldr	r3, [pc, #464]	@ (80014b8 <main+0x2d8>)
 80012e8:	881b      	ldrh	r3, [r3, #0]
 80012ea:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80012ee:	81fb      	strh	r3, [r7, #14]
		  angle_deg = (raw * 360.0f) / 16384.0f;
 80012f0:	89fb      	ldrh	r3, [r7, #14]
 80012f2:	ee07 3a90 	vmov	s15, r3
 80012f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012fa:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 80014c0 <main+0x2e0>
 80012fe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001302:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80014c4 <main+0x2e4>
 8001306:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800130a:	4b6f      	ldr	r3, [pc, #444]	@ (80014c8 <main+0x2e8>)
 800130c:	edc3 7a00 	vstr	s15, [r3]
	  	 }
	  //ПИ -регулятор и чтение скорости на частоте
	  if (tick_counter >= 20) {
 8001310:	4b67      	ldr	r3, [pc, #412]	@ (80014b0 <main+0x2d0>)
 8001312:	881b      	ldrh	r3, [r3, #0]
 8001314:	2b13      	cmp	r3, #19
 8001316:	d996      	bls.n	8001246 <main+0x66>
		  tick_counter = 0;
 8001318:	4b65      	ldr	r3, [pc, #404]	@ (80014b0 <main+0x2d0>)
 800131a:	2200      	movs	r2, #0
 800131c:	801a      	strh	r2, [r3, #0]

		  delta_grad = (angle_deg - prev_angle_deg); //
 800131e:	4b6a      	ldr	r3, [pc, #424]	@ (80014c8 <main+0x2e8>)
 8001320:	ed93 7a00 	vldr	s14, [r3]
 8001324:	4b5a      	ldr	r3, [pc, #360]	@ (8001490 <main+0x2b0>)
 8001326:	edd3 7a00 	vldr	s15, [r3]
 800132a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800132e:	4b67      	ldr	r3, [pc, #412]	@ (80014cc <main+0x2ec>)
 8001330:	edc3 7a00 	vstr	s15, [r3]
// нужно убрать пульсации при расчете скорости. для этотго выше мы определяем дельту исключительно как разность текущего и предыдущего
// когда оборот проходит 360 градусов, разность текущего и предыдущего становится максимальной так как вычитается 0.
// корректируем в соответствии со знаком
		  // if (fabsf(delta_grad) > 180.0f)
		  if (abs(delta_grad) > 180.0f){
 8001334:	4b65      	ldr	r3, [pc, #404]	@ (80014cc <main+0x2ec>)
 8001336:	edd3 7a00 	vldr	s15, [r3]
 800133a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800133e:	ee17 3a90 	vmov	r3, s15
 8001342:	2b00      	cmp	r3, #0
 8001344:	bfb8      	it	lt
 8001346:	425b      	neglt	r3, r3
 8001348:	ee07 3a90 	vmov	s15, r3
 800134c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001350:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 80014d0 <main+0x2f0>
 8001354:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135c:	dd14      	ble.n	8001388 <main+0x1a8>
			  delta_grad = delta_grad - 360.0f * sign(delta_grad); //легендарная формула
 800135e:	4b5b      	ldr	r3, [pc, #364]	@ (80014cc <main+0x2ec>)
 8001360:	ed93 8a00 	vldr	s16, [r3]
 8001364:	4b59      	ldr	r3, [pc, #356]	@ (80014cc <main+0x2ec>)
 8001366:	edd3 7a00 	vldr	s15, [r3]
 800136a:	eeb0 0a67 	vmov.f32	s0, s15
 800136e:	f7ff fdd9 	bl	8000f24 <sign>
 8001372:	eef0 7a40 	vmov.f32	s15, s0
 8001376:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80014c0 <main+0x2e0>
 800137a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800137e:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001382:	4b52      	ldr	r3, [pc, #328]	@ (80014cc <main+0x2ec>)
 8001384:	edc3 7a00 	vstr	s15, [r3]
		  }
		  delta = (delta_grad * 500.0f) * 60.0f / 360.0f; //об/мин
 8001388:	4b50      	ldr	r3, [pc, #320]	@ (80014cc <main+0x2ec>)
 800138a:	edd3 7a00 	vldr	s15, [r3]
 800138e:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 80014d4 <main+0x2f4>
 8001392:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001396:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 80014d8 <main+0x2f8>
 800139a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800139e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80014c0 <main+0x2e0>
 80013a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013a6:	4b4d      	ldr	r3, [pc, #308]	@ (80014dc <main+0x2fc>)
 80013a8:	edc3 7a00 	vstr	s15, [r3]
		  prev_angle_deg = angle_deg;
 80013ac:	4b46      	ldr	r3, [pc, #280]	@ (80014c8 <main+0x2e8>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a37      	ldr	r2, [pc, #220]	@ (8001490 <main+0x2b0>)
 80013b2:	6013      	str	r3, [r2, #0]

		  er = n_ref - delta;
 80013b4:	4b4a      	ldr	r3, [pc, #296]	@ (80014e0 <main+0x300>)
 80013b6:	ed93 7a00 	vldr	s14, [r3]
 80013ba:	4b48      	ldr	r3, [pc, #288]	@ (80014dc <main+0x2fc>)
 80013bc:	edd3 7a00 	vldr	s15, [r3]
 80013c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013c4:	4b47      	ldr	r3, [pc, #284]	@ (80014e4 <main+0x304>)
 80013c6:	edc3 7a00 	vstr	s15, [r3]
		  Int_e += Ki * er;
 80013ca:	4b47      	ldr	r3, [pc, #284]	@ (80014e8 <main+0x308>)
 80013cc:	ed93 7a00 	vldr	s14, [r3]
 80013d0:	4b44      	ldr	r3, [pc, #272]	@ (80014e4 <main+0x304>)
 80013d2:	edd3 7a00 	vldr	s15, [r3]
 80013d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013da:	4b44      	ldr	r3, [pc, #272]	@ (80014ec <main+0x30c>)
 80013dc:	edd3 7a00 	vldr	s15, [r3]
 80013e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013e4:	4b41      	ldr	r3, [pc, #260]	@ (80014ec <main+0x30c>)
 80013e6:	edc3 7a00 	vstr	s15, [r3]
		  Int_e = saturation(Int_e);
 80013ea:	4b40      	ldr	r3, [pc, #256]	@ (80014ec <main+0x30c>)
 80013ec:	edd3 7a00 	vldr	s15, [r3]
 80013f0:	eeb0 0a67 	vmov.f32	s0, s15
 80013f4:	f7ff fe42 	bl	800107c <saturation>
 80013f8:	eef0 7a40 	vmov.f32	s15, s0
 80013fc:	4b3b      	ldr	r3, [pc, #236]	@ (80014ec <main+0x30c>)
 80013fe:	edc3 7a00 	vstr	s15, [r3]
		  u = Kp * er + Int_e;
 8001402:	4b3b      	ldr	r3, [pc, #236]	@ (80014f0 <main+0x310>)
 8001404:	ed93 7a00 	vldr	s14, [r3]
 8001408:	4b36      	ldr	r3, [pc, #216]	@ (80014e4 <main+0x304>)
 800140a:	edd3 7a00 	vldr	s15, [r3]
 800140e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001412:	4b36      	ldr	r3, [pc, #216]	@ (80014ec <main+0x30c>)
 8001414:	edd3 7a00 	vldr	s15, [r3]
 8001418:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141c:	4b35      	ldr	r3, [pc, #212]	@ (80014f4 <main+0x314>)
 800141e:	edc3 7a00 	vstr	s15, [r3]
		  u = saturation(u);
 8001422:	4b34      	ldr	r3, [pc, #208]	@ (80014f4 <main+0x314>)
 8001424:	edd3 7a00 	vldr	s15, [r3]
 8001428:	eeb0 0a67 	vmov.f32	s0, s15
 800142c:	f7ff fe26 	bl	800107c <saturation>
 8001430:	eef0 7a40 	vmov.f32	s15, s0
 8001434:	4b2f      	ldr	r3, [pc, #188]	@ (80014f4 <main+0x314>)
 8001436:	edc3 7a00 	vstr	s15, [r3]
		  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim3);
 800143a:	4b14      	ldr	r3, [pc, #80]	@ (800148c <main+0x2ac>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001440:	60bb      	str	r3, [r7, #8]
		  mode_direction(u);
 8001442:	4b2c      	ldr	r3, [pc, #176]	@ (80014f4 <main+0x314>)
 8001444:	edd3 7a00 	vldr	s15, [r3]
 8001448:	eeb0 0a67 	vmov.f32	s0, s15
 800144c:	f7ff fdf8 	bl	8001040 <mode_direction>

		  uint32_t pulse = (uint32_t)(fabsf(u) * (arr + 1));
 8001450:	4b28      	ldr	r3, [pc, #160]	@ (80014f4 <main+0x314>)
 8001452:	edd3 7a00 	vldr	s15, [r3]
 8001456:	eeb0 7ae7 	vabs.f32	s14, s15
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	3301      	adds	r3, #1
 800145e:	ee07 3a90 	vmov	s15, r3
 8001462:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001466:	ee67 7a27 	vmul.f32	s15, s14, s15
 800146a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800146e:	ee17 3a90 	vmov	r3, s15
 8001472:	607b      	str	r3, [r7, #4]
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pulse);
 8001474:	4b05      	ldr	r3, [pc, #20]	@ (800148c <main+0x2ac>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	635a      	str	r2, [r3, #52]	@ 0x34
  {
 800147c:	e6e3      	b.n	8001246 <main+0x66>
 800147e:	bf00      	nop
 8001480:	20000418 	.word	0x20000418
 8001484:	20000204 	.word	0x20000204
 8001488:	20000414 	.word	0x20000414
 800148c:	20000334 	.word	0x20000334
 8001490:	2000042c 	.word	0x2000042c
 8001494:	20000004 	.word	0x20000004
 8001498:	20000000 	.word	0x20000000
 800149c:	2000041c 	.word	0x2000041c
 80014a0:	20000008 	.word	0x20000008
 80014a4:	20000420 	.word	0x20000420
 80014a8:	20000424 	.word	0x20000424
 80014ac:	20000434 	.word	0x20000434
 80014b0:	20000450 	.word	0x20000450
 80014b4:	20000428 	.word	0x20000428
 80014b8:	2000042a 	.word	0x2000042a
 80014bc:	200002d0 	.word	0x200002d0
 80014c0:	43b40000 	.word	0x43b40000
 80014c4:	46800000 	.word	0x46800000
 80014c8:	20000438 	.word	0x20000438
 80014cc:	2000043c 	.word	0x2000043c
 80014d0:	43340000 	.word	0x43340000
 80014d4:	43fa0000 	.word	0x43fa0000
 80014d8:	42700000 	.word	0x42700000
 80014dc:	20000430 	.word	0x20000430
 80014e0:	20000440 	.word	0x20000440
 80014e4:	20000444 	.word	0x20000444
 80014e8:	20000010 	.word	0x20000010
 80014ec:	2000044c 	.word	0x2000044c
 80014f0:	2000000c 	.word	0x2000000c
 80014f4:	20000448 	.word	0x20000448

080014f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b094      	sub	sp, #80	@ 0x50
 80014fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014fe:	f107 0318 	add.w	r3, r7, #24
 8001502:	2238      	movs	r2, #56	@ 0x38
 8001504:	2100      	movs	r1, #0
 8001506:	4618      	mov	r0, r3
 8001508:	f007 fd17 	bl	8008f3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800150c:	1d3b      	adds	r3, r7, #4
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	605a      	str	r2, [r3, #4]
 8001514:	609a      	str	r2, [r3, #8]
 8001516:	60da      	str	r2, [r3, #12]
 8001518:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800151a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800151e:	f003 f97f 	bl	8004820 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001522:	2302      	movs	r3, #2
 8001524:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001526:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800152a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800152c:	2340      	movs	r3, #64	@ 0x40
 800152e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001530:	2302      	movs	r3, #2
 8001532:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001534:	2302      	movs	r3, #2
 8001536:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001538:	2301      	movs	r3, #1
 800153a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 15;
 800153c:	230f      	movs	r3, #15
 800153e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001540:	2302      	movs	r3, #2
 8001542:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001544:	2302      	movs	r3, #2
 8001546:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001548:	2302      	movs	r3, #2
 800154a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800154c:	f107 0318 	add.w	r3, r7, #24
 8001550:	4618      	mov	r0, r3
 8001552:	f003 fa19 	bl	8004988 <HAL_RCC_OscConfig>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <SystemClock_Config+0x68>
  {
    Error_Handler();
 800155c:	f000 fa58 	bl	8001a10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001560:	230f      	movs	r3, #15
 8001562:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001564:	2303      	movs	r3, #3
 8001566:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001568:	2300      	movs	r3, #0
 800156a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800156c:	2300      	movs	r3, #0
 800156e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001574:	1d3b      	adds	r3, r7, #4
 8001576:	2103      	movs	r1, #3
 8001578:	4618      	mov	r0, r3
 800157a:	f003 fd17 	bl	8004fac <HAL_RCC_ClockConfig>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001584:	f000 fa44 	bl	8001a10 <Error_Handler>
  }
}
 8001588:	bf00      	nop
 800158a:	3750      	adds	r7, #80	@ 0x50
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b08c      	sub	sp, #48	@ 0x30
 8001594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001596:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80015a2:	1d3b      	adds	r3, r7, #4
 80015a4:	2220      	movs	r2, #32
 80015a6:	2100      	movs	r1, #0
 80015a8:	4618      	mov	r0, r3
 80015aa:	f007 fcc6 	bl	8008f3a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80015ae:	4b33      	ldr	r3, [pc, #204]	@ (800167c <MX_ADC1_Init+0xec>)
 80015b0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80015b4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80015b6:	4b31      	ldr	r3, [pc, #196]	@ (800167c <MX_ADC1_Init+0xec>)
 80015b8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80015bc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015be:	4b2f      	ldr	r3, [pc, #188]	@ (800167c <MX_ADC1_Init+0xec>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015c4:	4b2d      	ldr	r3, [pc, #180]	@ (800167c <MX_ADC1_Init+0xec>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80015ca:	4b2c      	ldr	r3, [pc, #176]	@ (800167c <MX_ADC1_Init+0xec>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80015d0:	4b2a      	ldr	r3, [pc, #168]	@ (800167c <MX_ADC1_Init+0xec>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015d6:	4b29      	ldr	r3, [pc, #164]	@ (800167c <MX_ADC1_Init+0xec>)
 80015d8:	2204      	movs	r2, #4
 80015da:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80015dc:	4b27      	ldr	r3, [pc, #156]	@ (800167c <MX_ADC1_Init+0xec>)
 80015de:	2200      	movs	r2, #0
 80015e0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015e2:	4b26      	ldr	r3, [pc, #152]	@ (800167c <MX_ADC1_Init+0xec>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80015e8:	4b24      	ldr	r3, [pc, #144]	@ (800167c <MX_ADC1_Init+0xec>)
 80015ea:	2201      	movs	r2, #1
 80015ec:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015ee:	4b23      	ldr	r3, [pc, #140]	@ (800167c <MX_ADC1_Init+0xec>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 80015f6:	4b21      	ldr	r3, [pc, #132]	@ (800167c <MX_ADC1_Init+0xec>)
 80015f8:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 80015fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80015fe:	4b1f      	ldr	r3, [pc, #124]	@ (800167c <MX_ADC1_Init+0xec>)
 8001600:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001604:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001606:	4b1d      	ldr	r3, [pc, #116]	@ (800167c <MX_ADC1_Init+0xec>)
 8001608:	2201      	movs	r2, #1
 800160a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800160e:	4b1b      	ldr	r3, [pc, #108]	@ (800167c <MX_ADC1_Init+0xec>)
 8001610:	2200      	movs	r2, #0
 8001612:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001614:	4b19      	ldr	r3, [pc, #100]	@ (800167c <MX_ADC1_Init+0xec>)
 8001616:	2200      	movs	r2, #0
 8001618:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800161c:	4817      	ldr	r0, [pc, #92]	@ (800167c <MX_ADC1_Init+0xec>)
 800161e:	f000 ffc1 	bl	80025a4 <HAL_ADC_Init>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8001628:	f000 f9f2 	bl	8001a10 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800162c:	2300      	movs	r3, #0
 800162e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001630:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001634:	4619      	mov	r1, r3
 8001636:	4811      	ldr	r0, [pc, #68]	@ (800167c <MX_ADC1_Init+0xec>)
 8001638:	f002 face 	bl	8003bd8 <HAL_ADCEx_MultiModeConfigChannel>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001642:	f000 f9e5 	bl	8001a10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001646:	4b0e      	ldr	r3, [pc, #56]	@ (8001680 <MX_ADC1_Init+0xf0>)
 8001648:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800164a:	2306      	movs	r3, #6
 800164c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 800164e:	2303      	movs	r3, #3
 8001650:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001652:	237f      	movs	r3, #127	@ 0x7f
 8001654:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001656:	2304      	movs	r3, #4
 8001658:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800165e:	1d3b      	adds	r3, r7, #4
 8001660:	4619      	mov	r1, r3
 8001662:	4806      	ldr	r0, [pc, #24]	@ (800167c <MX_ADC1_Init+0xec>)
 8001664:	f001 fc3a 	bl	8002edc <HAL_ADC_ConfigChannel>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800166e:	f000 f9cf 	bl	8001a10 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001672:	bf00      	nop
 8001674:	3730      	adds	r7, #48	@ 0x30
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	20000204 	.word	0x20000204
 8001680:	04300002 	.word	0x04300002

08001684 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001688:	4b1b      	ldr	r3, [pc, #108]	@ (80016f8 <MX_SPI1_Init+0x74>)
 800168a:	4a1c      	ldr	r2, [pc, #112]	@ (80016fc <MX_SPI1_Init+0x78>)
 800168c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800168e:	4b1a      	ldr	r3, [pc, #104]	@ (80016f8 <MX_SPI1_Init+0x74>)
 8001690:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001694:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001696:	4b18      	ldr	r3, [pc, #96]	@ (80016f8 <MX_SPI1_Init+0x74>)
 8001698:	2200      	movs	r2, #0
 800169a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800169c:	4b16      	ldr	r3, [pc, #88]	@ (80016f8 <MX_SPI1_Init+0x74>)
 800169e:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 80016a2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016a4:	4b14      	ldr	r3, [pc, #80]	@ (80016f8 <MX_SPI1_Init+0x74>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80016aa:	4b13      	ldr	r3, [pc, #76]	@ (80016f8 <MX_SPI1_Init+0x74>)
 80016ac:	2201      	movs	r2, #1
 80016ae:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016b0:	4b11      	ldr	r3, [pc, #68]	@ (80016f8 <MX_SPI1_Init+0x74>)
 80016b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016b6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80016b8:	4b0f      	ldr	r3, [pc, #60]	@ (80016f8 <MX_SPI1_Init+0x74>)
 80016ba:	2210      	movs	r2, #16
 80016bc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016be:	4b0e      	ldr	r3, [pc, #56]	@ (80016f8 <MX_SPI1_Init+0x74>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016c4:	4b0c      	ldr	r3, [pc, #48]	@ (80016f8 <MX_SPI1_Init+0x74>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ca:	4b0b      	ldr	r3, [pc, #44]	@ (80016f8 <MX_SPI1_Init+0x74>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80016d0:	4b09      	ldr	r3, [pc, #36]	@ (80016f8 <MX_SPI1_Init+0x74>)
 80016d2:	2207      	movs	r2, #7
 80016d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80016d6:	4b08      	ldr	r3, [pc, #32]	@ (80016f8 <MX_SPI1_Init+0x74>)
 80016d8:	2200      	movs	r2, #0
 80016da:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80016dc:	4b06      	ldr	r3, [pc, #24]	@ (80016f8 <MX_SPI1_Init+0x74>)
 80016de:	2200      	movs	r2, #0
 80016e0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016e2:	4805      	ldr	r0, [pc, #20]	@ (80016f8 <MX_SPI1_Init+0x74>)
 80016e4:	f004 f8cc 	bl	8005880 <HAL_SPI_Init>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80016ee:	f000 f98f 	bl	8001a10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016f2:	bf00      	nop
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	200002d0 	.word	0x200002d0
 80016fc:	40013000 	.word	0x40013000

08001700 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b08e      	sub	sp, #56	@ 0x38
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001706:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]
 8001710:	609a      	str	r2, [r3, #8]
 8001712:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001714:	f107 031c 	add.w	r3, r7, #28
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	605a      	str	r2, [r3, #4]
 800171e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001720:	463b      	mov	r3, r7
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	60da      	str	r2, [r3, #12]
 800172c:	611a      	str	r2, [r3, #16]
 800172e:	615a      	str	r2, [r3, #20]
 8001730:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001732:	4b2d      	ldr	r3, [pc, #180]	@ (80017e8 <MX_TIM3_Init+0xe8>)
 8001734:	4a2d      	ldr	r2, [pc, #180]	@ (80017ec <MX_TIM3_Init+0xec>)
 8001736:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 11;
 8001738:	4b2b      	ldr	r3, [pc, #172]	@ (80017e8 <MX_TIM3_Init+0xe8>)
 800173a:	220b      	movs	r2, #11
 800173c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800173e:	4b2a      	ldr	r3, [pc, #168]	@ (80017e8 <MX_TIM3_Init+0xe8>)
 8001740:	2200      	movs	r2, #0
 8001742:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001744:	4b28      	ldr	r3, [pc, #160]	@ (80017e8 <MX_TIM3_Init+0xe8>)
 8001746:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800174a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800174c:	4b26      	ldr	r3, [pc, #152]	@ (80017e8 <MX_TIM3_Init+0xe8>)
 800174e:	2200      	movs	r2, #0
 8001750:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001752:	4b25      	ldr	r3, [pc, #148]	@ (80017e8 <MX_TIM3_Init+0xe8>)
 8001754:	2200      	movs	r2, #0
 8001756:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001758:	4823      	ldr	r0, [pc, #140]	@ (80017e8 <MX_TIM3_Init+0xe8>)
 800175a:	f004 fcc3 	bl	80060e4 <HAL_TIM_Base_Init>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001764:	f000 f954 	bl	8001a10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001768:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800176c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800176e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001772:	4619      	mov	r1, r3
 8001774:	481c      	ldr	r0, [pc, #112]	@ (80017e8 <MX_TIM3_Init+0xe8>)
 8001776:	f005 f95d 	bl	8006a34 <HAL_TIM_ConfigClockSource>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001780:	f000 f946 	bl	8001a10 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001784:	4818      	ldr	r0, [pc, #96]	@ (80017e8 <MX_TIM3_Init+0xe8>)
 8001786:	f004 fd7d 	bl	8006284 <HAL_TIM_PWM_Init>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001790:	f000 f93e 	bl	8001a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001794:	2320      	movs	r3, #32
 8001796:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001798:	2300      	movs	r3, #0
 800179a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800179c:	f107 031c 	add.w	r3, r7, #28
 80017a0:	4619      	mov	r1, r3
 80017a2:	4811      	ldr	r0, [pc, #68]	@ (80017e8 <MX_TIM3_Init+0xe8>)
 80017a4:	f005 ff24 	bl	80075f0 <HAL_TIMEx_MasterConfigSynchronization>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80017ae:	f000 f92f 	bl	8001a10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017b2:	2360      	movs	r3, #96	@ 0x60
 80017b4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 80017b6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80017ba:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017bc:	2300      	movs	r3, #0
 80017be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017c0:	2300      	movs	r3, #0
 80017c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017c4:	463b      	mov	r3, r7
 80017c6:	2200      	movs	r2, #0
 80017c8:	4619      	mov	r1, r3
 80017ca:	4807      	ldr	r0, [pc, #28]	@ (80017e8 <MX_TIM3_Init+0xe8>)
 80017cc:	f005 f81e 	bl	800680c <HAL_TIM_PWM_ConfigChannel>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 80017d6:	f000 f91b 	bl	8001a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80017da:	4803      	ldr	r0, [pc, #12]	@ (80017e8 <MX_TIM3_Init+0xe8>)
 80017dc:	f000 fa4a 	bl	8001c74 <HAL_TIM_MspPostInit>

}
 80017e0:	bf00      	nop
 80017e2:	3738      	adds	r7, #56	@ 0x38
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20000334 	.word	0x20000334
 80017ec:	40000400 	.word	0x40000400

080017f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017f4:	4b22      	ldr	r3, [pc, #136]	@ (8001880 <MX_USART2_UART_Init+0x90>)
 80017f6:	4a23      	ldr	r2, [pc, #140]	@ (8001884 <MX_USART2_UART_Init+0x94>)
 80017f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017fa:	4b21      	ldr	r3, [pc, #132]	@ (8001880 <MX_USART2_UART_Init+0x90>)
 80017fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001800:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001802:	4b1f      	ldr	r3, [pc, #124]	@ (8001880 <MX_USART2_UART_Init+0x90>)
 8001804:	2200      	movs	r2, #0
 8001806:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001808:	4b1d      	ldr	r3, [pc, #116]	@ (8001880 <MX_USART2_UART_Init+0x90>)
 800180a:	2200      	movs	r2, #0
 800180c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800180e:	4b1c      	ldr	r3, [pc, #112]	@ (8001880 <MX_USART2_UART_Init+0x90>)
 8001810:	2200      	movs	r2, #0
 8001812:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001814:	4b1a      	ldr	r3, [pc, #104]	@ (8001880 <MX_USART2_UART_Init+0x90>)
 8001816:	220c      	movs	r2, #12
 8001818:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800181a:	4b19      	ldr	r3, [pc, #100]	@ (8001880 <MX_USART2_UART_Init+0x90>)
 800181c:	2200      	movs	r2, #0
 800181e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001820:	4b17      	ldr	r3, [pc, #92]	@ (8001880 <MX_USART2_UART_Init+0x90>)
 8001822:	2200      	movs	r2, #0
 8001824:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001826:	4b16      	ldr	r3, [pc, #88]	@ (8001880 <MX_USART2_UART_Init+0x90>)
 8001828:	2200      	movs	r2, #0
 800182a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800182c:	4b14      	ldr	r3, [pc, #80]	@ (8001880 <MX_USART2_UART_Init+0x90>)
 800182e:	2200      	movs	r2, #0
 8001830:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001832:	4b13      	ldr	r3, [pc, #76]	@ (8001880 <MX_USART2_UART_Init+0x90>)
 8001834:	2200      	movs	r2, #0
 8001836:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001838:	4811      	ldr	r0, [pc, #68]	@ (8001880 <MX_USART2_UART_Init+0x90>)
 800183a:	f005 ffb5 	bl	80077a8 <HAL_UART_Init>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001844:	f000 f8e4 	bl	8001a10 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001848:	2100      	movs	r1, #0
 800184a:	480d      	ldr	r0, [pc, #52]	@ (8001880 <MX_USART2_UART_Init+0x90>)
 800184c:	f006 fd50 	bl	80082f0 <HAL_UARTEx_SetTxFifoThreshold>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001856:	f000 f8db 	bl	8001a10 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800185a:	2100      	movs	r1, #0
 800185c:	4808      	ldr	r0, [pc, #32]	@ (8001880 <MX_USART2_UART_Init+0x90>)
 800185e:	f006 fd85 	bl	800836c <HAL_UARTEx_SetRxFifoThreshold>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001868:	f000 f8d2 	bl	8001a10 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800186c:	4804      	ldr	r0, [pc, #16]	@ (8001880 <MX_USART2_UART_Init+0x90>)
 800186e:	f006 fd06 	bl	800827e <HAL_UARTEx_DisableFifoMode>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001878:	f000 f8ca 	bl	8001a10 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20000380 	.word	0x20000380
 8001884:	40004400 	.word	0x40004400

08001888 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800188e:	4b12      	ldr	r3, [pc, #72]	@ (80018d8 <MX_DMA_Init+0x50>)
 8001890:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001892:	4a11      	ldr	r2, [pc, #68]	@ (80018d8 <MX_DMA_Init+0x50>)
 8001894:	f043 0304 	orr.w	r3, r3, #4
 8001898:	6493      	str	r3, [r2, #72]	@ 0x48
 800189a:	4b0f      	ldr	r3, [pc, #60]	@ (80018d8 <MX_DMA_Init+0x50>)
 800189c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800189e:	f003 0304 	and.w	r3, r3, #4
 80018a2:	607b      	str	r3, [r7, #4]
 80018a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018a6:	4b0c      	ldr	r3, [pc, #48]	@ (80018d8 <MX_DMA_Init+0x50>)
 80018a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018aa:	4a0b      	ldr	r2, [pc, #44]	@ (80018d8 <MX_DMA_Init+0x50>)
 80018ac:	f043 0301 	orr.w	r3, r3, #1
 80018b0:	6493      	str	r3, [r2, #72]	@ 0x48
 80018b2:	4b09      	ldr	r3, [pc, #36]	@ (80018d8 <MX_DMA_Init+0x50>)
 80018b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	603b      	str	r3, [r7, #0]
 80018bc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80018be:	2200      	movs	r2, #0
 80018c0:	2100      	movs	r1, #0
 80018c2:	200b      	movs	r0, #11
 80018c4:	f002 fb6b 	bl	8003f9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80018c8:	200b      	movs	r0, #11
 80018ca:	f002 fb82 	bl	8003fd2 <HAL_NVIC_EnableIRQ>

}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40021000 	.word	0x40021000

080018dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08a      	sub	sp, #40	@ 0x28
 80018e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e2:	f107 0314 	add.w	r3, r7, #20
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	60da      	str	r2, [r3, #12]
 80018f0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018f2:	4b2d      	ldr	r3, [pc, #180]	@ (80019a8 <MX_GPIO_Init+0xcc>)
 80018f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f6:	4a2c      	ldr	r2, [pc, #176]	@ (80019a8 <MX_GPIO_Init+0xcc>)
 80018f8:	f043 0320 	orr.w	r3, r3, #32
 80018fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018fe:	4b2a      	ldr	r3, [pc, #168]	@ (80019a8 <MX_GPIO_Init+0xcc>)
 8001900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001902:	f003 0320 	and.w	r3, r3, #32
 8001906:	613b      	str	r3, [r7, #16]
 8001908:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800190a:	4b27      	ldr	r3, [pc, #156]	@ (80019a8 <MX_GPIO_Init+0xcc>)
 800190c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800190e:	4a26      	ldr	r2, [pc, #152]	@ (80019a8 <MX_GPIO_Init+0xcc>)
 8001910:	f043 0301 	orr.w	r3, r3, #1
 8001914:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001916:	4b24      	ldr	r3, [pc, #144]	@ (80019a8 <MX_GPIO_Init+0xcc>)
 8001918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001922:	4b21      	ldr	r3, [pc, #132]	@ (80019a8 <MX_GPIO_Init+0xcc>)
 8001924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001926:	4a20      	ldr	r2, [pc, #128]	@ (80019a8 <MX_GPIO_Init+0xcc>)
 8001928:	f043 0304 	orr.w	r3, r3, #4
 800192c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800192e:	4b1e      	ldr	r3, [pc, #120]	@ (80019a8 <MX_GPIO_Init+0xcc>)
 8001930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001932:	f003 0304 	and.w	r3, r3, #4
 8001936:	60bb      	str	r3, [r7, #8]
 8001938:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800193a:	4b1b      	ldr	r3, [pc, #108]	@ (80019a8 <MX_GPIO_Init+0xcc>)
 800193c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800193e:	4a1a      	ldr	r2, [pc, #104]	@ (80019a8 <MX_GPIO_Init+0xcc>)
 8001940:	f043 0302 	orr.w	r3, r3, #2
 8001944:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001946:	4b18      	ldr	r3, [pc, #96]	@ (80019a8 <MX_GPIO_Init+0xcc>)
 8001948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800194a:	f003 0302 	and.w	r3, r3, #2
 800194e:	607b      	str	r3, [r7, #4]
 8001950:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR1_Pin|Interrupt_TIM_3_Pin|CS_Pin, GPIO_PIN_RESET);
 8001952:	2200      	movs	r2, #0
 8001954:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8001958:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800195c:	f002 ff48 	bl	80047f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DIR1_Pin Interrupt_TIM_3_Pin */
  GPIO_InitStruct.Pin = DIR1_Pin|Interrupt_TIM_3_Pin;
 8001960:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001964:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001966:	2301      	movs	r3, #1
 8001968:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196a:	2300      	movs	r3, #0
 800196c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196e:	2300      	movs	r3, #0
 8001970:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001972:	f107 0314 	add.w	r3, r7, #20
 8001976:	4619      	mov	r1, r3
 8001978:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800197c:	f002 fdb6 	bl	80044ec <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 8001980:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001984:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001986:	2301      	movs	r3, #1
 8001988:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198a:	2300      	movs	r3, #0
 800198c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800198e:	2303      	movs	r3, #3
 8001990:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8001992:	f107 0314 	add.w	r3, r7, #20
 8001996:	4619      	mov	r1, r3
 8001998:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800199c:	f002 fda6 	bl	80044ec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019a0:	bf00      	nop
 80019a2:	3728      	adds	r7, #40	@ 0x28
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	40021000 	.word	0x40021000

080019ac <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a08      	ldr	r2, [pc, #32]	@ (80019dc <HAL_TIM_PeriodElapsedCallback+0x30>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d108      	bne.n	80019d0 <HAL_TIM_PeriodElapsedCallback+0x24>
    {
    	tick = 1;
 80019be:	4b08      	ldr	r3, [pc, #32]	@ (80019e0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80019c0:	2201      	movs	r2, #1
 80019c2:	701a      	strb	r2, [r3, #0]
    	ticks_init ++;
 80019c4:	4b07      	ldr	r3, [pc, #28]	@ (80019e4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	3301      	adds	r3, #1
 80019ca:	b2da      	uxtb	r2, r3
 80019cc:	4b05      	ldr	r3, [pc, #20]	@ (80019e4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80019ce:	701a      	strb	r2, [r3, #0]


    }
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	40000400 	.word	0x40000400
 80019e0:	20000424 	.word	0x20000424
 80019e4:	20000425 	.word	0x20000425

080019e8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019f8:	d102      	bne.n	8001a00 <HAL_ADC_ConvCpltCallback+0x18>
        buffer_complete = 1;
 80019fa:	4b04      	ldr	r3, [pc, #16]	@ (8001a0c <HAL_ADC_ConvCpltCallback+0x24>)
 80019fc:	2201      	movs	r2, #1
 80019fe:	701a      	strb	r2, [r3, #0]


    }
}
 8001a00:	bf00      	nop
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	20000426 	.word	0x20000426

08001a10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a14:	b672      	cpsid	i
}
 8001a16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a18:	bf00      	nop
 8001a1a:	e7fd      	b.n	8001a18 <Error_Handler+0x8>

08001a1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a22:	4b0f      	ldr	r3, [pc, #60]	@ (8001a60 <HAL_MspInit+0x44>)
 8001a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a26:	4a0e      	ldr	r2, [pc, #56]	@ (8001a60 <HAL_MspInit+0x44>)
 8001a28:	f043 0301 	orr.w	r3, r3, #1
 8001a2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a60 <HAL_MspInit+0x44>)
 8001a30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	607b      	str	r3, [r7, #4]
 8001a38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a3a:	4b09      	ldr	r3, [pc, #36]	@ (8001a60 <HAL_MspInit+0x44>)
 8001a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a3e:	4a08      	ldr	r2, [pc, #32]	@ (8001a60 <HAL_MspInit+0x44>)
 8001a40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a44:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a46:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <HAL_MspInit+0x44>)
 8001a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a4e:	603b      	str	r3, [r7, #0]
 8001a50:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001a52:	f002 ff89 	bl	8004968 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40021000 	.word	0x40021000

08001a64 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b09e      	sub	sp, #120	@ 0x78
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a6c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	60da      	str	r2, [r3, #12]
 8001a7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a7c:	f107 0310 	add.w	r3, r7, #16
 8001a80:	2254      	movs	r2, #84	@ 0x54
 8001a82:	2100      	movs	r1, #0
 8001a84:	4618      	mov	r0, r3
 8001a86:	f007 fa58 	bl	8008f3a <memset>
  if(hadc->Instance==ADC1)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a92:	d15f      	bne.n	8001b54 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001a94:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a98:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001a9a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001a9e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001aa0:	f107 0310 	add.w	r3, r7, #16
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f003 fc9d 	bl	80053e4 <HAL_RCCEx_PeriphCLKConfig>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001ab0:	f7ff ffae 	bl	8001a10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001ab4:	4b29      	ldr	r3, [pc, #164]	@ (8001b5c <HAL_ADC_MspInit+0xf8>)
 8001ab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab8:	4a28      	ldr	r2, [pc, #160]	@ (8001b5c <HAL_ADC_MspInit+0xf8>)
 8001aba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001abe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ac0:	4b26      	ldr	r3, [pc, #152]	@ (8001b5c <HAL_ADC_MspInit+0xf8>)
 8001ac2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001acc:	4b23      	ldr	r3, [pc, #140]	@ (8001b5c <HAL_ADC_MspInit+0xf8>)
 8001ace:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad0:	4a22      	ldr	r2, [pc, #136]	@ (8001b5c <HAL_ADC_MspInit+0xf8>)
 8001ad2:	f043 0301 	orr.w	r3, r3, #1
 8001ad6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ad8:	4b20      	ldr	r3, [pc, #128]	@ (8001b5c <HAL_ADC_MspInit+0xf8>)
 8001ada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001adc:	f003 0301 	and.w	r3, r3, #1
 8001ae0:	60bb      	str	r3, [r7, #8]
 8001ae2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aec:	2300      	movs	r3, #0
 8001aee:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001af4:	4619      	mov	r1, r3
 8001af6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001afa:	f002 fcf7 	bl	80044ec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001afe:	4b18      	ldr	r3, [pc, #96]	@ (8001b60 <HAL_ADC_MspInit+0xfc>)
 8001b00:	4a18      	ldr	r2, [pc, #96]	@ (8001b64 <HAL_ADC_MspInit+0x100>)
 8001b02:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001b04:	4b16      	ldr	r3, [pc, #88]	@ (8001b60 <HAL_ADC_MspInit+0xfc>)
 8001b06:	2205      	movs	r2, #5
 8001b08:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b0a:	4b15      	ldr	r3, [pc, #84]	@ (8001b60 <HAL_ADC_MspInit+0xfc>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b10:	4b13      	ldr	r3, [pc, #76]	@ (8001b60 <HAL_ADC_MspInit+0xfc>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001b16:	4b12      	ldr	r3, [pc, #72]	@ (8001b60 <HAL_ADC_MspInit+0xfc>)
 8001b18:	2280      	movs	r2, #128	@ 0x80
 8001b1a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b1c:	4b10      	ldr	r3, [pc, #64]	@ (8001b60 <HAL_ADC_MspInit+0xfc>)
 8001b1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b22:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b24:	4b0e      	ldr	r3, [pc, #56]	@ (8001b60 <HAL_ADC_MspInit+0xfc>)
 8001b26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b2a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b60 <HAL_ADC_MspInit+0xfc>)
 8001b2e:	2220      	movs	r2, #32
 8001b30:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001b32:	4b0b      	ldr	r3, [pc, #44]	@ (8001b60 <HAL_ADC_MspInit+0xfc>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001b38:	4809      	ldr	r0, [pc, #36]	@ (8001b60 <HAL_ADC_MspInit+0xfc>)
 8001b3a:	f002 fa65 	bl	8004008 <HAL_DMA_Init>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001b44:	f7ff ff64 	bl	8001a10 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a05      	ldr	r2, [pc, #20]	@ (8001b60 <HAL_ADC_MspInit+0xfc>)
 8001b4c:	655a      	str	r2, [r3, #84]	@ 0x54
 8001b4e:	4a04      	ldr	r2, [pc, #16]	@ (8001b60 <HAL_ADC_MspInit+0xfc>)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001b54:	bf00      	nop
 8001b56:	3778      	adds	r7, #120	@ 0x78
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	20000270 	.word	0x20000270
 8001b64:	40020008 	.word	0x40020008

08001b68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08a      	sub	sp, #40	@ 0x28
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	f107 0314 	add.w	r3, r7, #20
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a25      	ldr	r2, [pc, #148]	@ (8001c1c <HAL_SPI_MspInit+0xb4>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d144      	bne.n	8001c14 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b8a:	4b25      	ldr	r3, [pc, #148]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b8e:	4a24      	ldr	r2, [pc, #144]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001b90:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b94:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b96:	4b22      	ldr	r3, [pc, #136]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001b98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b9e:	613b      	str	r3, [r7, #16]
 8001ba0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ba6:	4a1e      	ldr	r2, [pc, #120]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001ba8:	f043 0301 	orr.w	r3, r3, #1
 8001bac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bae:	4b1c      	ldr	r3, [pc, #112]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bba:	4b19      	ldr	r3, [pc, #100]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bbe:	4a18      	ldr	r2, [pc, #96]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001bc0:	f043 0302 	orr.w	r3, r3, #2
 8001bc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bc6:	4b16      	ldr	r3, [pc, #88]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	60bb      	str	r3, [r7, #8]
 8001bd0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001bd2:	2360      	movs	r3, #96	@ 0x60
 8001bd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bde:	2300      	movs	r3, #0
 8001be0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001be2:	2305      	movs	r3, #5
 8001be4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be6:	f107 0314 	add.w	r3, r7, #20
 8001bea:	4619      	mov	r1, r3
 8001bec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bf0:	f002 fc7c 	bl	80044ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001bf4:	2320      	movs	r3, #32
 8001bf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c00:	2300      	movs	r3, #0
 8001c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c04:	2305      	movs	r3, #5
 8001c06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c08:	f107 0314 	add.w	r3, r7, #20
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4805      	ldr	r0, [pc, #20]	@ (8001c24 <HAL_SPI_MspInit+0xbc>)
 8001c10:	f002 fc6c 	bl	80044ec <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001c14:	bf00      	nop
 8001c16:	3728      	adds	r7, #40	@ 0x28
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40013000 	.word	0x40013000
 8001c20:	40021000 	.word	0x40021000
 8001c24:	48000400 	.word	0x48000400

08001c28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a0d      	ldr	r2, [pc, #52]	@ (8001c6c <HAL_TIM_Base_MspInit+0x44>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d113      	bne.n	8001c62 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c70 <HAL_TIM_Base_MspInit+0x48>)
 8001c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c3e:	4a0c      	ldr	r2, [pc, #48]	@ (8001c70 <HAL_TIM_Base_MspInit+0x48>)
 8001c40:	f043 0302 	orr.w	r3, r3, #2
 8001c44:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c46:	4b0a      	ldr	r3, [pc, #40]	@ (8001c70 <HAL_TIM_Base_MspInit+0x48>)
 8001c48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c4a:	f003 0302 	and.w	r3, r3, #2
 8001c4e:	60fb      	str	r3, [r7, #12]
 8001c50:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001c52:	2200      	movs	r2, #0
 8001c54:	2100      	movs	r1, #0
 8001c56:	201d      	movs	r0, #29
 8001c58:	f002 f9a1 	bl	8003f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c5c:	201d      	movs	r0, #29
 8001c5e:	f002 f9b8 	bl	8003fd2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001c62:	bf00      	nop
 8001c64:	3710      	adds	r7, #16
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40000400 	.word	0x40000400
 8001c70:	40021000 	.word	0x40021000

08001c74 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b088      	sub	sp, #32
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c7c:	f107 030c 	add.w	r3, r7, #12
 8001c80:	2200      	movs	r2, #0
 8001c82:	601a      	str	r2, [r3, #0]
 8001c84:	605a      	str	r2, [r3, #4]
 8001c86:	609a      	str	r2, [r3, #8]
 8001c88:	60da      	str	r2, [r3, #12]
 8001c8a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a11      	ldr	r2, [pc, #68]	@ (8001cd8 <HAL_TIM_MspPostInit+0x64>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d11b      	bne.n	8001cce <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c96:	4b11      	ldr	r3, [pc, #68]	@ (8001cdc <HAL_TIM_MspPostInit+0x68>)
 8001c98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c9a:	4a10      	ldr	r2, [pc, #64]	@ (8001cdc <HAL_TIM_MspPostInit+0x68>)
 8001c9c:	f043 0304 	orr.w	r3, r3, #4
 8001ca0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cdc <HAL_TIM_MspPostInit+0x68>)
 8001ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca6:	f003 0304 	and.w	r3, r3, #4
 8001caa:	60bb      	str	r3, [r7, #8]
 8001cac:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001cae:	2340      	movs	r3, #64	@ 0x40
 8001cb0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cc2:	f107 030c 	add.w	r3, r7, #12
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	4805      	ldr	r0, [pc, #20]	@ (8001ce0 <HAL_TIM_MspPostInit+0x6c>)
 8001cca:	f002 fc0f 	bl	80044ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001cce:	bf00      	nop
 8001cd0:	3720      	adds	r7, #32
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	40000400 	.word	0x40000400
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	48000800 	.word	0x48000800

08001ce4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b09e      	sub	sp, #120	@ 0x78
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cec:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cfc:	f107 0310 	add.w	r3, r7, #16
 8001d00:	2254      	movs	r2, #84	@ 0x54
 8001d02:	2100      	movs	r1, #0
 8001d04:	4618      	mov	r0, r3
 8001d06:	f007 f918 	bl	8008f3a <memset>
  if(huart->Instance==USART2)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a1f      	ldr	r2, [pc, #124]	@ (8001d8c <HAL_UART_MspInit+0xa8>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d136      	bne.n	8001d82 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001d14:	2302      	movs	r3, #2
 8001d16:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d1c:	f107 0310 	add.w	r3, r7, #16
 8001d20:	4618      	mov	r0, r3
 8001d22:	f003 fb5f 	bl	80053e4 <HAL_RCCEx_PeriphCLKConfig>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d2c:	f7ff fe70 	bl	8001a10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d30:	4b17      	ldr	r3, [pc, #92]	@ (8001d90 <HAL_UART_MspInit+0xac>)
 8001d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d34:	4a16      	ldr	r2, [pc, #88]	@ (8001d90 <HAL_UART_MspInit+0xac>)
 8001d36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d3c:	4b14      	ldr	r3, [pc, #80]	@ (8001d90 <HAL_UART_MspInit+0xac>)
 8001d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d44:	60fb      	str	r3, [r7, #12]
 8001d46:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d48:	4b11      	ldr	r3, [pc, #68]	@ (8001d90 <HAL_UART_MspInit+0xac>)
 8001d4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d4c:	4a10      	ldr	r2, [pc, #64]	@ (8001d90 <HAL_UART_MspInit+0xac>)
 8001d4e:	f043 0301 	orr.w	r3, r3, #1
 8001d52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d54:	4b0e      	ldr	r3, [pc, #56]	@ (8001d90 <HAL_UART_MspInit+0xac>)
 8001d56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d58:	f003 0301 	and.w	r3, r3, #1
 8001d5c:	60bb      	str	r3, [r7, #8]
 8001d5e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d60:	230c      	movs	r3, #12
 8001d62:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d64:	2302      	movs	r3, #2
 8001d66:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d70:	2307      	movs	r3, #7
 8001d72:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d74:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001d78:	4619      	mov	r1, r3
 8001d7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d7e:	f002 fbb5 	bl	80044ec <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001d82:	bf00      	nop
 8001d84:	3778      	adds	r7, #120	@ 0x78
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40004400 	.word	0x40004400
 8001d90:	40021000 	.word	0x40021000

08001d94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d98:	bf00      	nop
 8001d9a:	e7fd      	b.n	8001d98 <NMI_Handler+0x4>

08001d9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001da0:	bf00      	nop
 8001da2:	e7fd      	b.n	8001da0 <HardFault_Handler+0x4>

08001da4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001da8:	bf00      	nop
 8001daa:	e7fd      	b.n	8001da8 <MemManage_Handler+0x4>

08001dac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001db0:	bf00      	nop
 8001db2:	e7fd      	b.n	8001db0 <BusFault_Handler+0x4>

08001db4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001db8:	bf00      	nop
 8001dba:	e7fd      	b.n	8001db8 <UsageFault_Handler+0x4>

08001dbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dc0:	bf00      	nop
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr

08001dca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dce:	bf00      	nop
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ddc:	bf00      	nop
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr

08001de6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001de6:	b580      	push	{r7, lr}
 8001de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dea:	f000 f96b 	bl	80020c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dee:	bf00      	nop
 8001df0:	bd80      	pop	{r7, pc}
	...

08001df4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001df8:	4802      	ldr	r0, [pc, #8]	@ (8001e04 <DMA1_Channel1_IRQHandler+0x10>)
 8001dfa:	f002 fa28 	bl	800424e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	20000270 	.word	0x20000270

08001e08 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e0c:	4802      	ldr	r0, [pc, #8]	@ (8001e18 <TIM3_IRQHandler+0x10>)
 8001e0e:	f004 fbad 	bl	800656c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	20000334 	.word	0x20000334

08001e1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  return 1;
 8001e20:	2301      	movs	r3, #1
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <_kill>:

int _kill(int pid, int sig)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e36:	f007 f8d3 	bl	8008fe0 <__errno>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2216      	movs	r2, #22
 8001e3e:	601a      	str	r2, [r3, #0]
  return -1;
 8001e40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3708      	adds	r7, #8
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}

08001e4c <_exit>:

void _exit (int status)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e54:	f04f 31ff 	mov.w	r1, #4294967295
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f7ff ffe7 	bl	8001e2c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e5e:	bf00      	nop
 8001e60:	e7fd      	b.n	8001e5e <_exit+0x12>

08001e62 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b086      	sub	sp, #24
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	60f8      	str	r0, [r7, #12]
 8001e6a:	60b9      	str	r1, [r7, #8]
 8001e6c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e6e:	2300      	movs	r3, #0
 8001e70:	617b      	str	r3, [r7, #20]
 8001e72:	e00a      	b.n	8001e8a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e74:	f3af 8000 	nop.w
 8001e78:	4601      	mov	r1, r0
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	1c5a      	adds	r2, r3, #1
 8001e7e:	60ba      	str	r2, [r7, #8]
 8001e80:	b2ca      	uxtb	r2, r1
 8001e82:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	3301      	adds	r3, #1
 8001e88:	617b      	str	r3, [r7, #20]
 8001e8a:	697a      	ldr	r2, [r7, #20]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	dbf0      	blt.n	8001e74 <_read+0x12>
  }

  return len;
 8001e92:	687b      	ldr	r3, [r7, #4]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3718      	adds	r7, #24
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b086      	sub	sp, #24
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]
 8001eac:	e009      	b.n	8001ec2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	1c5a      	adds	r2, r3, #1
 8001eb2:	60ba      	str	r2, [r7, #8]
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	617b      	str	r3, [r7, #20]
 8001ec2:	697a      	ldr	r2, [r7, #20]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	dbf1      	blt.n	8001eae <_write+0x12>
  }
  return len;
 8001eca:	687b      	ldr	r3, [r7, #4]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3718      	adds	r7, #24
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <_close>:

int _close(int file)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001edc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001efc:	605a      	str	r2, [r3, #4]
  return 0;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <_isatty>:

int _isatty(int file)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f14:	2301      	movs	r3, #1
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	370c      	adds	r7, #12
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f22:	b480      	push	{r7}
 8001f24:	b085      	sub	sp, #20
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	60f8      	str	r0, [r7, #12]
 8001f2a:	60b9      	str	r1, [r7, #8]
 8001f2c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3714      	adds	r7, #20
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f44:	4a14      	ldr	r2, [pc, #80]	@ (8001f98 <_sbrk+0x5c>)
 8001f46:	4b15      	ldr	r3, [pc, #84]	@ (8001f9c <_sbrk+0x60>)
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f50:	4b13      	ldr	r3, [pc, #76]	@ (8001fa0 <_sbrk+0x64>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d102      	bne.n	8001f5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f58:	4b11      	ldr	r3, [pc, #68]	@ (8001fa0 <_sbrk+0x64>)
 8001f5a:	4a12      	ldr	r2, [pc, #72]	@ (8001fa4 <_sbrk+0x68>)
 8001f5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f5e:	4b10      	ldr	r3, [pc, #64]	@ (8001fa0 <_sbrk+0x64>)
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4413      	add	r3, r2
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d207      	bcs.n	8001f7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f6c:	f007 f838 	bl	8008fe0 <__errno>
 8001f70:	4603      	mov	r3, r0
 8001f72:	220c      	movs	r2, #12
 8001f74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f76:	f04f 33ff 	mov.w	r3, #4294967295
 8001f7a:	e009      	b.n	8001f90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f7c:	4b08      	ldr	r3, [pc, #32]	@ (8001fa0 <_sbrk+0x64>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f82:	4b07      	ldr	r3, [pc, #28]	@ (8001fa0 <_sbrk+0x64>)
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4413      	add	r3, r2
 8001f8a:	4a05      	ldr	r2, [pc, #20]	@ (8001fa0 <_sbrk+0x64>)
 8001f8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3718      	adds	r7, #24
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20020000 	.word	0x20020000
 8001f9c:	00000400 	.word	0x00000400
 8001fa0:	20000458 	.word	0x20000458
 8001fa4:	200005b0 	.word	0x200005b0

08001fa8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001fac:	4b06      	ldr	r3, [pc, #24]	@ (8001fc8 <SystemInit+0x20>)
 8001fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fb2:	4a05      	ldr	r2, [pc, #20]	@ (8001fc8 <SystemInit+0x20>)
 8001fb4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fb8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fbc:	bf00      	nop
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	e000ed00 	.word	0xe000ed00

08001fcc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001fcc:	480d      	ldr	r0, [pc, #52]	@ (8002004 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001fce:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fd0:	f7ff ffea 	bl	8001fa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fd4:	480c      	ldr	r0, [pc, #48]	@ (8002008 <LoopForever+0x6>)
  ldr r1, =_edata
 8001fd6:	490d      	ldr	r1, [pc, #52]	@ (800200c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fd8:	4a0d      	ldr	r2, [pc, #52]	@ (8002010 <LoopForever+0xe>)
  movs r3, #0
 8001fda:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001fdc:	e002      	b.n	8001fe4 <LoopCopyDataInit>

08001fde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fe0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fe2:	3304      	adds	r3, #4

08001fe4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fe4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fe6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fe8:	d3f9      	bcc.n	8001fde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fea:	4a0a      	ldr	r2, [pc, #40]	@ (8002014 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001fec:	4c0a      	ldr	r4, [pc, #40]	@ (8002018 <LoopForever+0x16>)
  movs r3, #0
 8001fee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ff0:	e001      	b.n	8001ff6 <LoopFillZerobss>

08001ff2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ff2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ff4:	3204      	adds	r2, #4

08001ff6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ff6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ff8:	d3fb      	bcc.n	8001ff2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ffa:	f006 fff7 	bl	8008fec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ffe:	f7ff f8ef 	bl	80011e0 <main>

08002002 <LoopForever>:

LoopForever:
    b LoopForever
 8002002:	e7fe      	b.n	8002002 <LoopForever>
  ldr   r0, =_estack
 8002004:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002008:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800200c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002010:	0800b164 	.word	0x0800b164
  ldr r2, =_sbss
 8002014:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002018:	200005ac 	.word	0x200005ac

0800201c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800201c:	e7fe      	b.n	800201c <ADC1_2_IRQHandler>

0800201e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	b082      	sub	sp, #8
 8002022:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002024:	2300      	movs	r3, #0
 8002026:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002028:	2003      	movs	r0, #3
 800202a:	f001 ffad 	bl	8003f88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800202e:	200f      	movs	r0, #15
 8002030:	f000 f80e 	bl	8002050 <HAL_InitTick>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d002      	beq.n	8002040 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	71fb      	strb	r3, [r7, #7]
 800203e:	e001      	b.n	8002044 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002040:	f7ff fcec 	bl	8001a1c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002044:	79fb      	ldrb	r3, [r7, #7]

}
 8002046:	4618      	mov	r0, r3
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
	...

08002050 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002058:	2300      	movs	r3, #0
 800205a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800205c:	4b16      	ldr	r3, [pc, #88]	@ (80020b8 <HAL_InitTick+0x68>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d022      	beq.n	80020aa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002064:	4b15      	ldr	r3, [pc, #84]	@ (80020bc <HAL_InitTick+0x6c>)
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	4b13      	ldr	r3, [pc, #76]	@ (80020b8 <HAL_InitTick+0x68>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002070:	fbb1 f3f3 	udiv	r3, r1, r3
 8002074:	fbb2 f3f3 	udiv	r3, r2, r3
 8002078:	4618      	mov	r0, r3
 800207a:	f001 ffb8 	bl	8003fee <HAL_SYSTICK_Config>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d10f      	bne.n	80020a4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b0f      	cmp	r3, #15
 8002088:	d809      	bhi.n	800209e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800208a:	2200      	movs	r2, #0
 800208c:	6879      	ldr	r1, [r7, #4]
 800208e:	f04f 30ff 	mov.w	r0, #4294967295
 8002092:	f001 ff84 	bl	8003f9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002096:	4a0a      	ldr	r2, [pc, #40]	@ (80020c0 <HAL_InitTick+0x70>)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6013      	str	r3, [r2, #0]
 800209c:	e007      	b.n	80020ae <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	73fb      	strb	r3, [r7, #15]
 80020a2:	e004      	b.n	80020ae <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	73fb      	strb	r3, [r7, #15]
 80020a8:	e001      	b.n	80020ae <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3710      	adds	r7, #16
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	2000001c 	.word	0x2000001c
 80020bc:	20000014 	.word	0x20000014
 80020c0:	20000018 	.word	0x20000018

080020c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020c8:	4b05      	ldr	r3, [pc, #20]	@ (80020e0 <HAL_IncTick+0x1c>)
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	4b05      	ldr	r3, [pc, #20]	@ (80020e4 <HAL_IncTick+0x20>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4413      	add	r3, r2
 80020d2:	4a03      	ldr	r2, [pc, #12]	@ (80020e0 <HAL_IncTick+0x1c>)
 80020d4:	6013      	str	r3, [r2, #0]
}
 80020d6:	bf00      	nop
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	2000045c 	.word	0x2000045c
 80020e4:	2000001c 	.word	0x2000001c

080020e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  return uwTick;
 80020ec:	4b03      	ldr	r3, [pc, #12]	@ (80020fc <HAL_GetTick+0x14>)
 80020ee:	681b      	ldr	r3, [r3, #0]
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	2000045c 	.word	0x2000045c

08002100 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	431a      	orrs	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	609a      	str	r2, [r3, #8]
}
 800211a:	bf00      	nop
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002126:	b480      	push	{r7}
 8002128:	b083      	sub	sp, #12
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
 800212e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	431a      	orrs	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	609a      	str	r2, [r3, #8]
}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800215c:	4618      	mov	r0, r3
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002168:	b480      	push	{r7}
 800216a:	b087      	sub	sp, #28
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	607a      	str	r2, [r7, #4]
 8002174:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	3360      	adds	r3, #96	@ 0x60
 800217a:	461a      	mov	r2, r3
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	4413      	add	r3, r2
 8002182:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	4b08      	ldr	r3, [pc, #32]	@ (80021ac <LL_ADC_SetOffset+0x44>)
 800218a:	4013      	ands	r3, r2
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002192:	683a      	ldr	r2, [r7, #0]
 8002194:	430a      	orrs	r2, r1
 8002196:	4313      	orrs	r3, r2
 8002198:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80021a0:	bf00      	nop
 80021a2:	371c      	adds	r7, #28
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr
 80021ac:	03fff000 	.word	0x03fff000

080021b0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b085      	sub	sp, #20
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	3360      	adds	r3, #96	@ 0x60
 80021be:	461a      	mov	r2, r3
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	4413      	add	r3, r2
 80021c6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3714      	adds	r7, #20
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80021dc:	b480      	push	{r7}
 80021de:	b087      	sub	sp, #28
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	60f8      	str	r0, [r7, #12]
 80021e4:	60b9      	str	r1, [r7, #8]
 80021e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	3360      	adds	r3, #96	@ 0x60
 80021ec:	461a      	mov	r2, r3
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	4413      	add	r3, r2
 80021f4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	431a      	orrs	r2, r3
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002206:	bf00      	nop
 8002208:	371c      	adds	r7, #28
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr

08002212 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002212:	b480      	push	{r7}
 8002214:	b087      	sub	sp, #28
 8002216:	af00      	add	r7, sp, #0
 8002218:	60f8      	str	r0, [r7, #12]
 800221a:	60b9      	str	r1, [r7, #8]
 800221c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	3360      	adds	r3, #96	@ 0x60
 8002222:	461a      	mov	r2, r3
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	4413      	add	r3, r2
 800222a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	431a      	orrs	r2, r3
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800223c:	bf00      	nop
 800223e:	371c      	adds	r7, #28
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002248:	b480      	push	{r7}
 800224a:	b087      	sub	sp, #28
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	60b9      	str	r1, [r7, #8]
 8002252:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	3360      	adds	r3, #96	@ 0x60
 8002258:	461a      	mov	r2, r3
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	4413      	add	r3, r2
 8002260:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	431a      	orrs	r2, r3
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002272:	bf00      	nop
 8002274:	371c      	adds	r7, #28
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr

0800227e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800227e:	b480      	push	{r7}
 8002280:	b083      	sub	sp, #12
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	695b      	ldr	r3, [r3, #20]
 800228c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	431a      	orrs	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	615a      	str	r2, [r3, #20]
}
 8002298:	bf00      	nop
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	68db      	ldr	r3, [r3, #12]
 80022b0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d101      	bne.n	80022bc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80022b8:	2301      	movs	r3, #1
 80022ba:	e000      	b.n	80022be <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80022bc:	2300      	movs	r3, #0
}
 80022be:	4618      	mov	r0, r3
 80022c0:	370c      	adds	r7, #12
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr

080022ca <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80022ca:	b480      	push	{r7}
 80022cc:	b087      	sub	sp, #28
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	60f8      	str	r0, [r7, #12]
 80022d2:	60b9      	str	r1, [r7, #8]
 80022d4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	3330      	adds	r3, #48	@ 0x30
 80022da:	461a      	mov	r2, r3
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	0a1b      	lsrs	r3, r3, #8
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	f003 030c 	and.w	r3, r3, #12
 80022e6:	4413      	add	r3, r2
 80022e8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	f003 031f 	and.w	r3, r3, #31
 80022f4:	211f      	movs	r1, #31
 80022f6:	fa01 f303 	lsl.w	r3, r1, r3
 80022fa:	43db      	mvns	r3, r3
 80022fc:	401a      	ands	r2, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	0e9b      	lsrs	r3, r3, #26
 8002302:	f003 011f 	and.w	r1, r3, #31
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	f003 031f 	and.w	r3, r3, #31
 800230c:	fa01 f303 	lsl.w	r3, r1, r3
 8002310:	431a      	orrs	r2, r3
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002316:	bf00      	nop
 8002318:	371c      	adds	r7, #28
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr

08002322 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002322:	b480      	push	{r7}
 8002324:	b087      	sub	sp, #28
 8002326:	af00      	add	r7, sp, #0
 8002328:	60f8      	str	r0, [r7, #12]
 800232a:	60b9      	str	r1, [r7, #8]
 800232c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	3314      	adds	r3, #20
 8002332:	461a      	mov	r2, r3
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	0e5b      	lsrs	r3, r3, #25
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	f003 0304 	and.w	r3, r3, #4
 800233e:	4413      	add	r3, r2
 8002340:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	0d1b      	lsrs	r3, r3, #20
 800234a:	f003 031f 	and.w	r3, r3, #31
 800234e:	2107      	movs	r1, #7
 8002350:	fa01 f303 	lsl.w	r3, r1, r3
 8002354:	43db      	mvns	r3, r3
 8002356:	401a      	ands	r2, r3
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	0d1b      	lsrs	r3, r3, #20
 800235c:	f003 031f 	and.w	r3, r3, #31
 8002360:	6879      	ldr	r1, [r7, #4]
 8002362:	fa01 f303 	lsl.w	r3, r1, r3
 8002366:	431a      	orrs	r2, r3
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800236c:	bf00      	nop
 800236e:	371c      	adds	r7, #28
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr

08002378 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002378:	b480      	push	{r7}
 800237a:	b085      	sub	sp, #20
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002390:	43db      	mvns	r3, r3
 8002392:	401a      	ands	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f003 0318 	and.w	r3, r3, #24
 800239a:	4908      	ldr	r1, [pc, #32]	@ (80023bc <LL_ADC_SetChannelSingleDiff+0x44>)
 800239c:	40d9      	lsrs	r1, r3
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	400b      	ands	r3, r1
 80023a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023a6:	431a      	orrs	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80023ae:	bf00      	nop
 80023b0:	3714      	adds	r7, #20
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	0007ffff 	.word	0x0007ffff

080023c0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f003 031f 	and.w	r3, r3, #31
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002408:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	6093      	str	r3, [r2, #8]
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800242c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002430:	d101      	bne.n	8002436 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002432:	2301      	movs	r3, #1
 8002434:	e000      	b.n	8002438 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002454:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002458:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002460:	bf00      	nop
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800247c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002480:	d101      	bne.n	8002486 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002482:	2301      	movs	r3, #1
 8002484:	e000      	b.n	8002488 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002486:	2300      	movs	r3, #0
}
 8002488:	4618      	mov	r0, r3
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024a8:	f043 0201 	orr.w	r2, r3, #1
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80024b0:	bf00      	nop
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024d0:	f043 0202 	orr.w	r2, r3, #2
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80024d8:	bf00      	nop
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	f003 0301 	and.w	r3, r3, #1
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d101      	bne.n	80024fc <LL_ADC_IsEnabled+0x18>
 80024f8:	2301      	movs	r3, #1
 80024fa:	e000      	b.n	80024fe <LL_ADC_IsEnabled+0x1a>
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	370c      	adds	r7, #12
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr

0800250a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800250a:	b480      	push	{r7}
 800250c:	b083      	sub	sp, #12
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f003 0302 	and.w	r3, r3, #2
 800251a:	2b02      	cmp	r3, #2
 800251c:	d101      	bne.n	8002522 <LL_ADC_IsDisableOngoing+0x18>
 800251e:	2301      	movs	r3, #1
 8002520:	e000      	b.n	8002524 <LL_ADC_IsDisableOngoing+0x1a>
 8002522:	2300      	movs	r3, #0
}
 8002524:	4618      	mov	r0, r3
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002540:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002544:	f043 0204 	orr.w	r2, r3, #4
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800254c:	bf00      	nop
 800254e:	370c      	adds	r7, #12
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr

08002558 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	f003 0304 	and.w	r3, r3, #4
 8002568:	2b04      	cmp	r3, #4
 800256a:	d101      	bne.n	8002570 <LL_ADC_REG_IsConversionOngoing+0x18>
 800256c:	2301      	movs	r3, #1
 800256e:	e000      	b.n	8002572 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr

0800257e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800257e:	b480      	push	{r7}
 8002580:	b083      	sub	sp, #12
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f003 0308 	and.w	r3, r3, #8
 800258e:	2b08      	cmp	r3, #8
 8002590:	d101      	bne.n	8002596 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002592:	2301      	movs	r3, #1
 8002594:	e000      	b.n	8002598 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002596:	2300      	movs	r3, #0
}
 8002598:	4618      	mov	r0, r3
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025a4:	b590      	push	{r4, r7, lr}
 80025a6:	b089      	sub	sp, #36	@ 0x24
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025ac:	2300      	movs	r3, #0
 80025ae:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80025b0:	2300      	movs	r3, #0
 80025b2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e1a9      	b.n	8002912 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	695b      	ldr	r3, [r3, #20]
 80025c2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d109      	bne.n	80025e0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f7ff fa49 	bl	8001a64 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff ff19 	bl	800241c <LL_ADC_IsDeepPowerDownEnabled>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d004      	beq.n	80025fa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff feff 	bl	80023f8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4618      	mov	r0, r3
 8002600:	f7ff ff34 	bl	800246c <LL_ADC_IsInternalRegulatorEnabled>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d115      	bne.n	8002636 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4618      	mov	r0, r3
 8002610:	f7ff ff18 	bl	8002444 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002614:	4b9c      	ldr	r3, [pc, #624]	@ (8002888 <HAL_ADC_Init+0x2e4>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	099b      	lsrs	r3, r3, #6
 800261a:	4a9c      	ldr	r2, [pc, #624]	@ (800288c <HAL_ADC_Init+0x2e8>)
 800261c:	fba2 2303 	umull	r2, r3, r2, r3
 8002620:	099b      	lsrs	r3, r3, #6
 8002622:	3301      	adds	r3, #1
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002628:	e002      	b.n	8002630 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	3b01      	subs	r3, #1
 800262e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1f9      	bne.n	800262a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff ff16 	bl	800246c <LL_ADC_IsInternalRegulatorEnabled>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d10d      	bne.n	8002662 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800264a:	f043 0210 	orr.w	r2, r3, #16
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002656:	f043 0201 	orr.w	r2, r3, #1
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff ff76 	bl	8002558 <LL_ADC_REG_IsConversionOngoing>
 800266c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002672:	f003 0310 	and.w	r3, r3, #16
 8002676:	2b00      	cmp	r3, #0
 8002678:	f040 8142 	bne.w	8002900 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	2b00      	cmp	r3, #0
 8002680:	f040 813e 	bne.w	8002900 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002688:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800268c:	f043 0202 	orr.w	r2, r3, #2
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4618      	mov	r0, r3
 800269a:	f7ff ff23 	bl	80024e4 <LL_ADC_IsEnabled>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d141      	bne.n	8002728 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026ac:	d004      	beq.n	80026b8 <HAL_ADC_Init+0x114>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a77      	ldr	r2, [pc, #476]	@ (8002890 <HAL_ADC_Init+0x2ec>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d10f      	bne.n	80026d8 <HAL_ADC_Init+0x134>
 80026b8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80026bc:	f7ff ff12 	bl	80024e4 <LL_ADC_IsEnabled>
 80026c0:	4604      	mov	r4, r0
 80026c2:	4873      	ldr	r0, [pc, #460]	@ (8002890 <HAL_ADC_Init+0x2ec>)
 80026c4:	f7ff ff0e 	bl	80024e4 <LL_ADC_IsEnabled>
 80026c8:	4603      	mov	r3, r0
 80026ca:	4323      	orrs	r3, r4
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	bf0c      	ite	eq
 80026d0:	2301      	moveq	r3, #1
 80026d2:	2300      	movne	r3, #0
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	e012      	b.n	80026fe <HAL_ADC_Init+0x15a>
 80026d8:	486e      	ldr	r0, [pc, #440]	@ (8002894 <HAL_ADC_Init+0x2f0>)
 80026da:	f7ff ff03 	bl	80024e4 <LL_ADC_IsEnabled>
 80026de:	4604      	mov	r4, r0
 80026e0:	486d      	ldr	r0, [pc, #436]	@ (8002898 <HAL_ADC_Init+0x2f4>)
 80026e2:	f7ff feff 	bl	80024e4 <LL_ADC_IsEnabled>
 80026e6:	4603      	mov	r3, r0
 80026e8:	431c      	orrs	r4, r3
 80026ea:	486c      	ldr	r0, [pc, #432]	@ (800289c <HAL_ADC_Init+0x2f8>)
 80026ec:	f7ff fefa 	bl	80024e4 <LL_ADC_IsEnabled>
 80026f0:	4603      	mov	r3, r0
 80026f2:	4323      	orrs	r3, r4
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	bf0c      	ite	eq
 80026f8:	2301      	moveq	r3, #1
 80026fa:	2300      	movne	r3, #0
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d012      	beq.n	8002728 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800270a:	d004      	beq.n	8002716 <HAL_ADC_Init+0x172>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a5f      	ldr	r2, [pc, #380]	@ (8002890 <HAL_ADC_Init+0x2ec>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d101      	bne.n	800271a <HAL_ADC_Init+0x176>
 8002716:	4a62      	ldr	r2, [pc, #392]	@ (80028a0 <HAL_ADC_Init+0x2fc>)
 8002718:	e000      	b.n	800271c <HAL_ADC_Init+0x178>
 800271a:	4a62      	ldr	r2, [pc, #392]	@ (80028a4 <HAL_ADC_Init+0x300>)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	4619      	mov	r1, r3
 8002722:	4610      	mov	r0, r2
 8002724:	f7ff fcec 	bl	8002100 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	7f5b      	ldrb	r3, [r3, #29]
 800272c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002732:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002738:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800273e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002746:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002748:	4313      	orrs	r3, r2
 800274a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002752:	2b01      	cmp	r3, #1
 8002754:	d106      	bne.n	8002764 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800275a:	3b01      	subs	r3, #1
 800275c:	045b      	lsls	r3, r3, #17
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	4313      	orrs	r3, r2
 8002762:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002768:	2b00      	cmp	r3, #0
 800276a:	d009      	beq.n	8002780 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002770:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002778:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	4313      	orrs	r3, r2
 800277e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	68da      	ldr	r2, [r3, #12]
 8002786:	4b48      	ldr	r3, [pc, #288]	@ (80028a8 <HAL_ADC_Init+0x304>)
 8002788:	4013      	ands	r3, r2
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	6812      	ldr	r2, [r2, #0]
 800278e:	69b9      	ldr	r1, [r7, #24]
 8002790:	430b      	orrs	r3, r1
 8002792:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	430a      	orrs	r2, r1
 80027a8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7ff fee5 	bl	800257e <LL_ADC_INJ_IsConversionOngoing>
 80027b4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d17f      	bne.n	80028bc <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d17c      	bne.n	80028bc <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80027c6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80027ce:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80027d0:	4313      	orrs	r3, r2
 80027d2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80027de:	f023 0302 	bic.w	r3, r3, #2
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	6812      	ldr	r2, [r2, #0]
 80027e6:	69b9      	ldr	r1, [r7, #24]
 80027e8:	430b      	orrs	r3, r1
 80027ea:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	691b      	ldr	r3, [r3, #16]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d017      	beq.n	8002824 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	691a      	ldr	r2, [r3, #16]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002802:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800280c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002810:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	6911      	ldr	r1, [r2, #16]
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	6812      	ldr	r2, [r2, #0]
 800281c:	430b      	orrs	r3, r1
 800281e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002822:	e013      	b.n	800284c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	691a      	ldr	r2, [r3, #16]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002832:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	6812      	ldr	r2, [r2, #0]
 8002840:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002844:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002848:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002852:	2b01      	cmp	r3, #1
 8002854:	d12a      	bne.n	80028ac <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	691b      	ldr	r3, [r3, #16]
 800285c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002860:	f023 0304 	bic.w	r3, r3, #4
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800286c:	4311      	orrs	r1, r2
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002872:	4311      	orrs	r1, r2
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002878:	430a      	orrs	r2, r1
 800287a:	431a      	orrs	r2, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f042 0201 	orr.w	r2, r2, #1
 8002884:	611a      	str	r2, [r3, #16]
 8002886:	e019      	b.n	80028bc <HAL_ADC_Init+0x318>
 8002888:	20000014 	.word	0x20000014
 800288c:	053e2d63 	.word	0x053e2d63
 8002890:	50000100 	.word	0x50000100
 8002894:	50000400 	.word	0x50000400
 8002898:	50000500 	.word	0x50000500
 800289c:	50000600 	.word	0x50000600
 80028a0:	50000300 	.word	0x50000300
 80028a4:	50000700 	.word	0x50000700
 80028a8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	691a      	ldr	r2, [r3, #16]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0201 	bic.w	r2, r2, #1
 80028ba:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	695b      	ldr	r3, [r3, #20]
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d10c      	bne.n	80028de <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ca:	f023 010f 	bic.w	r1, r3, #15
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a1b      	ldr	r3, [r3, #32]
 80028d2:	1e5a      	subs	r2, r3, #1
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	430a      	orrs	r2, r1
 80028da:	631a      	str	r2, [r3, #48]	@ 0x30
 80028dc:	e007      	b.n	80028ee <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f022 020f 	bic.w	r2, r2, #15
 80028ec:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f2:	f023 0303 	bic.w	r3, r3, #3
 80028f6:	f043 0201 	orr.w	r2, r3, #1
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028fe:	e007      	b.n	8002910 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002904:	f043 0210 	orr.w	r2, r3, #16
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002910:	7ffb      	ldrb	r3, [r7, #31]
}
 8002912:	4618      	mov	r0, r3
 8002914:	3724      	adds	r7, #36	@ 0x24
 8002916:	46bd      	mov	sp, r7
 8002918:	bd90      	pop	{r4, r7, pc}
 800291a:	bf00      	nop

0800291c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800292c:	d004      	beq.n	8002938 <HAL_ADC_Start+0x1c>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a67      	ldr	r2, [pc, #412]	@ (8002ad0 <HAL_ADC_Start+0x1b4>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d101      	bne.n	800293c <HAL_ADC_Start+0x20>
 8002938:	4b66      	ldr	r3, [pc, #408]	@ (8002ad4 <HAL_ADC_Start+0x1b8>)
 800293a:	e000      	b.n	800293e <HAL_ADC_Start+0x22>
 800293c:	4b66      	ldr	r3, [pc, #408]	@ (8002ad8 <HAL_ADC_Start+0x1bc>)
 800293e:	4618      	mov	r0, r3
 8002940:	f7ff fd3e 	bl	80023c0 <LL_ADC_GetMultimode>
 8002944:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff fe04 	bl	8002558 <LL_ADC_REG_IsConversionOngoing>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	f040 80b4 	bne.w	8002ac0 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800295e:	2b01      	cmp	r3, #1
 8002960:	d101      	bne.n	8002966 <HAL_ADC_Start+0x4a>
 8002962:	2302      	movs	r3, #2
 8002964:	e0af      	b.n	8002ac6 <HAL_ADC_Start+0x1aa>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f000 fef4 	bl	800375c <ADC_Enable>
 8002974:	4603      	mov	r3, r0
 8002976:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002978:	7dfb      	ldrb	r3, [r7, #23]
 800297a:	2b00      	cmp	r3, #0
 800297c:	f040 809b 	bne.w	8002ab6 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002984:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002988:	f023 0301 	bic.w	r3, r3, #1
 800298c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a4d      	ldr	r2, [pc, #308]	@ (8002ad0 <HAL_ADC_Start+0x1b4>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d009      	beq.n	80029b2 <HAL_ADC_Start+0x96>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a4e      	ldr	r2, [pc, #312]	@ (8002adc <HAL_ADC_Start+0x1c0>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d002      	beq.n	80029ae <HAL_ADC_Start+0x92>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	e003      	b.n	80029b6 <HAL_ADC_Start+0x9a>
 80029ae:	4b4c      	ldr	r3, [pc, #304]	@ (8002ae0 <HAL_ADC_Start+0x1c4>)
 80029b0:	e001      	b.n	80029b6 <HAL_ADC_Start+0x9a>
 80029b2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	6812      	ldr	r2, [r2, #0]
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d002      	beq.n	80029c4 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d105      	bne.n	80029d0 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029dc:	d106      	bne.n	80029ec <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029e2:	f023 0206 	bic.w	r2, r3, #6
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	661a      	str	r2, [r3, #96]	@ 0x60
 80029ea:	e002      	b.n	80029f2 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	221c      	movs	r2, #28
 80029f8:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a32      	ldr	r2, [pc, #200]	@ (8002ad0 <HAL_ADC_Start+0x1b4>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d009      	beq.n	8002a20 <HAL_ADC_Start+0x104>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a32      	ldr	r2, [pc, #200]	@ (8002adc <HAL_ADC_Start+0x1c0>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d002      	beq.n	8002a1c <HAL_ADC_Start+0x100>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	e003      	b.n	8002a24 <HAL_ADC_Start+0x108>
 8002a1c:	4b30      	ldr	r3, [pc, #192]	@ (8002ae0 <HAL_ADC_Start+0x1c4>)
 8002a1e:	e001      	b.n	8002a24 <HAL_ADC_Start+0x108>
 8002a20:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	6812      	ldr	r2, [r2, #0]
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d008      	beq.n	8002a3e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d005      	beq.n	8002a3e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	2b05      	cmp	r3, #5
 8002a36:	d002      	beq.n	8002a3e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	2b09      	cmp	r3, #9
 8002a3c:	d114      	bne.n	8002a68 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d007      	beq.n	8002a5c <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a50:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a54:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff fd65 	bl	8002530 <LL_ADC_REG_StartConversion>
 8002a66:	e02d      	b.n	8002ac4 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a6c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a15      	ldr	r2, [pc, #84]	@ (8002ad0 <HAL_ADC_Start+0x1b4>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d009      	beq.n	8002a92 <HAL_ADC_Start+0x176>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a16      	ldr	r2, [pc, #88]	@ (8002adc <HAL_ADC_Start+0x1c0>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d002      	beq.n	8002a8e <HAL_ADC_Start+0x172>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	e003      	b.n	8002a96 <HAL_ADC_Start+0x17a>
 8002a8e:	4b14      	ldr	r3, [pc, #80]	@ (8002ae0 <HAL_ADC_Start+0x1c4>)
 8002a90:	e001      	b.n	8002a96 <HAL_ADC_Start+0x17a>
 8002a92:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002a96:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d00f      	beq.n	8002ac4 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002aac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002ab4:	e006      	b.n	8002ac4 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002abe:	e001      	b.n	8002ac4 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ac4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3718      	adds	r7, #24
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	50000100 	.word	0x50000100
 8002ad4:	50000300 	.word	0x50000300
 8002ad8:	50000700 	.word	0x50000700
 8002adc:	50000500 	.word	0x50000500
 8002ae0:	50000400 	.word	0x50000400

08002ae4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b088      	sub	sp, #32
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002af6:	d004      	beq.n	8002b02 <HAL_ADC_PollForConversion+0x1e>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a77      	ldr	r2, [pc, #476]	@ (8002cdc <HAL_ADC_PollForConversion+0x1f8>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d101      	bne.n	8002b06 <HAL_ADC_PollForConversion+0x22>
 8002b02:	4b77      	ldr	r3, [pc, #476]	@ (8002ce0 <HAL_ADC_PollForConversion+0x1fc>)
 8002b04:	e000      	b.n	8002b08 <HAL_ADC_PollForConversion+0x24>
 8002b06:	4b77      	ldr	r3, [pc, #476]	@ (8002ce4 <HAL_ADC_PollForConversion+0x200>)
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7ff fc59 	bl	80023c0 <LL_ADC_GetMultimode>
 8002b0e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	2b08      	cmp	r3, #8
 8002b16:	d102      	bne.n	8002b1e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002b18:	2308      	movs	r3, #8
 8002b1a:	61fb      	str	r3, [r7, #28]
 8002b1c:	e037      	b.n	8002b8e <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d005      	beq.n	8002b30 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	2b05      	cmp	r3, #5
 8002b28:	d002      	beq.n	8002b30 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	2b09      	cmp	r3, #9
 8002b2e:	d111      	bne.n	8002b54 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d007      	beq.n	8002b4e <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b42:	f043 0220 	orr.w	r2, r3, #32
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e0c1      	b.n	8002cd2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002b4e:	2304      	movs	r3, #4
 8002b50:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002b52:	e01c      	b.n	8002b8e <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b5c:	d004      	beq.n	8002b68 <HAL_ADC_PollForConversion+0x84>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a5e      	ldr	r2, [pc, #376]	@ (8002cdc <HAL_ADC_PollForConversion+0x1f8>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d101      	bne.n	8002b6c <HAL_ADC_PollForConversion+0x88>
 8002b68:	4b5d      	ldr	r3, [pc, #372]	@ (8002ce0 <HAL_ADC_PollForConversion+0x1fc>)
 8002b6a:	e000      	b.n	8002b6e <HAL_ADC_PollForConversion+0x8a>
 8002b6c:	4b5d      	ldr	r3, [pc, #372]	@ (8002ce4 <HAL_ADC_PollForConversion+0x200>)
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7ff fc34 	bl	80023dc <LL_ADC_GetMultiDMATransfer>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d007      	beq.n	8002b8a <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b7e:	f043 0220 	orr.w	r2, r3, #32
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e0a3      	b.n	8002cd2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002b8a:	2304      	movs	r3, #4
 8002b8c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002b8e:	f7ff faab 	bl	80020e8 <HAL_GetTick>
 8002b92:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002b94:	e021      	b.n	8002bda <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b9c:	d01d      	beq.n	8002bda <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002b9e:	f7ff faa3 	bl	80020e8 <HAL_GetTick>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	683a      	ldr	r2, [r7, #0]
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d302      	bcc.n	8002bb4 <HAL_ADC_PollForConversion+0xd0>
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d112      	bne.n	8002bda <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d10b      	bne.n	8002bda <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bc6:	f043 0204 	orr.w	r2, r3, #4
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e07b      	b.n	8002cd2 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	4013      	ands	r3, r2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d0d6      	beq.n	8002b96 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bec:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7ff fb53 	bl	80022a4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d01c      	beq.n	8002c3e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	7f5b      	ldrb	r3, [r3, #29]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d118      	bne.n	8002c3e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0308 	and.w	r3, r3, #8
 8002c16:	2b08      	cmp	r3, #8
 8002c18:	d111      	bne.n	8002c3e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c1e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d105      	bne.n	8002c3e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c36:	f043 0201 	orr.w	r2, r3, #1
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a26      	ldr	r2, [pc, #152]	@ (8002cdc <HAL_ADC_PollForConversion+0x1f8>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d009      	beq.n	8002c5c <HAL_ADC_PollForConversion+0x178>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a26      	ldr	r2, [pc, #152]	@ (8002ce8 <HAL_ADC_PollForConversion+0x204>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d002      	beq.n	8002c58 <HAL_ADC_PollForConversion+0x174>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	e003      	b.n	8002c60 <HAL_ADC_PollForConversion+0x17c>
 8002c58:	4b24      	ldr	r3, [pc, #144]	@ (8002cec <HAL_ADC_PollForConversion+0x208>)
 8002c5a:	e001      	b.n	8002c60 <HAL_ADC_PollForConversion+0x17c>
 8002c5c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002c60:	687a      	ldr	r2, [r7, #4]
 8002c62:	6812      	ldr	r2, [r2, #0]
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d008      	beq.n	8002c7a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d005      	beq.n	8002c7a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	2b05      	cmp	r3, #5
 8002c72:	d002      	beq.n	8002c7a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	2b09      	cmp	r3, #9
 8002c78:	d104      	bne.n	8002c84 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	61bb      	str	r3, [r7, #24]
 8002c82:	e014      	b.n	8002cae <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a14      	ldr	r2, [pc, #80]	@ (8002cdc <HAL_ADC_PollForConversion+0x1f8>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d009      	beq.n	8002ca2 <HAL_ADC_PollForConversion+0x1be>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a15      	ldr	r2, [pc, #84]	@ (8002ce8 <HAL_ADC_PollForConversion+0x204>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d002      	beq.n	8002c9e <HAL_ADC_PollForConversion+0x1ba>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	e003      	b.n	8002ca6 <HAL_ADC_PollForConversion+0x1c2>
 8002c9e:	4b13      	ldr	r3, [pc, #76]	@ (8002cec <HAL_ADC_PollForConversion+0x208>)
 8002ca0:	e001      	b.n	8002ca6 <HAL_ADC_PollForConversion+0x1c2>
 8002ca2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002ca6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	2b08      	cmp	r3, #8
 8002cb2:	d104      	bne.n	8002cbe <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2208      	movs	r2, #8
 8002cba:	601a      	str	r2, [r3, #0]
 8002cbc:	e008      	b.n	8002cd0 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d103      	bne.n	8002cd0 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	220c      	movs	r2, #12
 8002cce:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002cd0:	2300      	movs	r3, #0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3720      	adds	r7, #32
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	50000100 	.word	0x50000100
 8002ce0:	50000300 	.word	0x50000300
 8002ce4:	50000700 	.word	0x50000700
 8002ce8:	50000500 	.word	0x50000500
 8002cec:	50000400 	.word	0x50000400

08002cf0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	60f8      	str	r0, [r7, #12]
 8002cf8:	60b9      	str	r1, [r7, #8]
 8002cfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d04:	d004      	beq.n	8002d10 <HAL_ADC_Start_DMA+0x20>
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a5a      	ldr	r2, [pc, #360]	@ (8002e74 <HAL_ADC_Start_DMA+0x184>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d101      	bne.n	8002d14 <HAL_ADC_Start_DMA+0x24>
 8002d10:	4b59      	ldr	r3, [pc, #356]	@ (8002e78 <HAL_ADC_Start_DMA+0x188>)
 8002d12:	e000      	b.n	8002d16 <HAL_ADC_Start_DMA+0x26>
 8002d14:	4b59      	ldr	r3, [pc, #356]	@ (8002e7c <HAL_ADC_Start_DMA+0x18c>)
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7ff fb52 	bl	80023c0 <LL_ADC_GetMultimode>
 8002d1c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7ff fc18 	bl	8002558 <LL_ADC_REG_IsConversionOngoing>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f040 809b 	bne.w	8002e66 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d101      	bne.n	8002d3e <HAL_ADC_Start_DMA+0x4e>
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	e096      	b.n	8002e6c <HAL_ADC_Start_DMA+0x17c>
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a4d      	ldr	r2, [pc, #308]	@ (8002e80 <HAL_ADC_Start_DMA+0x190>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d008      	beq.n	8002d62 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d005      	beq.n	8002d62 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	2b05      	cmp	r3, #5
 8002d5a:	d002      	beq.n	8002d62 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	2b09      	cmp	r3, #9
 8002d60:	d17a      	bne.n	8002e58 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002d62:	68f8      	ldr	r0, [r7, #12]
 8002d64:	f000 fcfa 	bl	800375c <ADC_Enable>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002d6c:	7dfb      	ldrb	r3, [r7, #23]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d16d      	bne.n	8002e4e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d76:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002d7a:	f023 0301 	bic.w	r3, r3, #1
 8002d7e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a3a      	ldr	r2, [pc, #232]	@ (8002e74 <HAL_ADC_Start_DMA+0x184>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d009      	beq.n	8002da4 <HAL_ADC_Start_DMA+0xb4>
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a3b      	ldr	r2, [pc, #236]	@ (8002e84 <HAL_ADC_Start_DMA+0x194>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d002      	beq.n	8002da0 <HAL_ADC_Start_DMA+0xb0>
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	e003      	b.n	8002da8 <HAL_ADC_Start_DMA+0xb8>
 8002da0:	4b39      	ldr	r3, [pc, #228]	@ (8002e88 <HAL_ADC_Start_DMA+0x198>)
 8002da2:	e001      	b.n	8002da8 <HAL_ADC_Start_DMA+0xb8>
 8002da4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002da8:	68fa      	ldr	r2, [r7, #12]
 8002daa:	6812      	ldr	r2, [r2, #0]
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d002      	beq.n	8002db6 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d105      	bne.n	8002dc2 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dba:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d006      	beq.n	8002ddc <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dd2:	f023 0206 	bic.w	r2, r3, #6
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	661a      	str	r2, [r3, #96]	@ 0x60
 8002dda:	e002      	b.n	8002de2 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002de6:	4a29      	ldr	r2, [pc, #164]	@ (8002e8c <HAL_ADC_Start_DMA+0x19c>)
 8002de8:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dee:	4a28      	ldr	r2, [pc, #160]	@ (8002e90 <HAL_ADC_Start_DMA+0x1a0>)
 8002df0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002df6:	4a27      	ldr	r2, [pc, #156]	@ (8002e94 <HAL_ADC_Start_DMA+0x1a4>)
 8002df8:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	221c      	movs	r2, #28
 8002e00:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2200      	movs	r2, #0
 8002e06:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f042 0210 	orr.w	r2, r2, #16
 8002e18:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68da      	ldr	r2, [r3, #12]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f042 0201 	orr.w	r2, r2, #1
 8002e28:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	3340      	adds	r3, #64	@ 0x40
 8002e34:	4619      	mov	r1, r3
 8002e36:	68ba      	ldr	r2, [r7, #8]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f001 f98d 	bl	8004158 <HAL_DMA_Start_IT>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7ff fb72 	bl	8002530 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002e4c:	e00d      	b.n	8002e6a <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8002e56:	e008      	b.n	8002e6a <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002e64:	e001      	b.n	8002e6a <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002e66:	2302      	movs	r3, #2
 8002e68:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3718      	adds	r7, #24
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	50000100 	.word	0x50000100
 8002e78:	50000300 	.word	0x50000300
 8002e7c:	50000700 	.word	0x50000700
 8002e80:	50000600 	.word	0x50000600
 8002e84:	50000500 	.word	0x50000500
 8002e88:	50000400 	.word	0x50000400
 8002e8c:	08003947 	.word	0x08003947
 8002e90:	08003a1f 	.word	0x08003a1f
 8002e94:	08003a3b 	.word	0x08003a3b

08002e98 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr

08002eb2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	b083      	sub	sp, #12
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002eba:	bf00      	nop
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr

08002ec6 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	b083      	sub	sp, #12
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002ece:	bf00      	nop
 8002ed0:	370c      	adds	r7, #12
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
	...

08002edc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b0b6      	sub	sp, #216	@ 0xd8
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002eec:	2300      	movs	r3, #0
 8002eee:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d102      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x24>
 8002efa:	2302      	movs	r3, #2
 8002efc:	f000 bc13 	b.w	8003726 <HAL_ADC_ConfigChannel+0x84a>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7ff fb23 	bl	8002558 <LL_ADC_REG_IsConversionOngoing>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f040 83f3 	bne.w	8003700 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6818      	ldr	r0, [r3, #0]
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	6859      	ldr	r1, [r3, #4]
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	461a      	mov	r2, r3
 8002f28:	f7ff f9cf 	bl	80022ca <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7ff fb11 	bl	8002558 <LL_ADC_REG_IsConversionOngoing>
 8002f36:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7ff fb1d 	bl	800257e <LL_ADC_INJ_IsConversionOngoing>
 8002f44:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f48:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	f040 81d9 	bne.w	8003304 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f52:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	f040 81d4 	bne.w	8003304 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002f64:	d10f      	bne.n	8002f86 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6818      	ldr	r0, [r3, #0]
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	4619      	mov	r1, r3
 8002f72:	f7ff f9d6 	bl	8002322 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7ff f97d 	bl	800227e <LL_ADC_SetSamplingTimeCommonConfig>
 8002f84:	e00e      	b.n	8002fa4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6818      	ldr	r0, [r3, #0]
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	6819      	ldr	r1, [r3, #0]
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	461a      	mov	r2, r3
 8002f94:	f7ff f9c5 	bl	8002322 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7ff f96d 	bl	800227e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	695a      	ldr	r2, [r3, #20]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	08db      	lsrs	r3, r3, #3
 8002fb0:	f003 0303 	and.w	r3, r3, #3
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	2b04      	cmp	r3, #4
 8002fc4:	d022      	beq.n	800300c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6818      	ldr	r0, [r3, #0]
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	6919      	ldr	r1, [r3, #16]
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002fd6:	f7ff f8c7 	bl	8002168 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6818      	ldr	r0, [r3, #0]
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	6919      	ldr	r1, [r3, #16]
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	f7ff f913 	bl	8002212 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6818      	ldr	r0, [r3, #0]
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d102      	bne.n	8003002 <HAL_ADC_ConfigChannel+0x126>
 8002ffc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003000:	e000      	b.n	8003004 <HAL_ADC_ConfigChannel+0x128>
 8003002:	2300      	movs	r3, #0
 8003004:	461a      	mov	r2, r3
 8003006:	f7ff f91f 	bl	8002248 <LL_ADC_SetOffsetSaturation>
 800300a:	e17b      	b.n	8003304 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2100      	movs	r1, #0
 8003012:	4618      	mov	r0, r3
 8003014:	f7ff f8cc 	bl	80021b0 <LL_ADC_GetOffsetChannel>
 8003018:	4603      	mov	r3, r0
 800301a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800301e:	2b00      	cmp	r3, #0
 8003020:	d10a      	bne.n	8003038 <HAL_ADC_ConfigChannel+0x15c>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	2100      	movs	r1, #0
 8003028:	4618      	mov	r0, r3
 800302a:	f7ff f8c1 	bl	80021b0 <LL_ADC_GetOffsetChannel>
 800302e:	4603      	mov	r3, r0
 8003030:	0e9b      	lsrs	r3, r3, #26
 8003032:	f003 021f 	and.w	r2, r3, #31
 8003036:	e01e      	b.n	8003076 <HAL_ADC_ConfigChannel+0x19a>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2100      	movs	r1, #0
 800303e:	4618      	mov	r0, r3
 8003040:	f7ff f8b6 	bl	80021b0 <LL_ADC_GetOffsetChannel>
 8003044:	4603      	mov	r3, r0
 8003046:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800304a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800304e:	fa93 f3a3 	rbit	r3, r3
 8003052:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003056:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800305a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800305e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003062:	2b00      	cmp	r3, #0
 8003064:	d101      	bne.n	800306a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003066:	2320      	movs	r3, #32
 8003068:	e004      	b.n	8003074 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800306a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800306e:	fab3 f383 	clz	r3, r3
 8003072:	b2db      	uxtb	r3, r3
 8003074:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800307e:	2b00      	cmp	r3, #0
 8003080:	d105      	bne.n	800308e <HAL_ADC_ConfigChannel+0x1b2>
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	0e9b      	lsrs	r3, r3, #26
 8003088:	f003 031f 	and.w	r3, r3, #31
 800308c:	e018      	b.n	80030c0 <HAL_ADC_ConfigChannel+0x1e4>
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003096:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800309a:	fa93 f3a3 	rbit	r3, r3
 800309e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80030a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80030a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80030aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d101      	bne.n	80030b6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80030b2:	2320      	movs	r3, #32
 80030b4:	e004      	b.n	80030c0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80030b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80030ba:	fab3 f383 	clz	r3, r3
 80030be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d106      	bne.n	80030d2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	2200      	movs	r2, #0
 80030ca:	2100      	movs	r1, #0
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7ff f885 	bl	80021dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2101      	movs	r1, #1
 80030d8:	4618      	mov	r0, r3
 80030da:	f7ff f869 	bl	80021b0 <LL_ADC_GetOffsetChannel>
 80030de:	4603      	mov	r3, r0
 80030e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10a      	bne.n	80030fe <HAL_ADC_ConfigChannel+0x222>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	2101      	movs	r1, #1
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7ff f85e 	bl	80021b0 <LL_ADC_GetOffsetChannel>
 80030f4:	4603      	mov	r3, r0
 80030f6:	0e9b      	lsrs	r3, r3, #26
 80030f8:	f003 021f 	and.w	r2, r3, #31
 80030fc:	e01e      	b.n	800313c <HAL_ADC_ConfigChannel+0x260>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	2101      	movs	r1, #1
 8003104:	4618      	mov	r0, r3
 8003106:	f7ff f853 	bl	80021b0 <LL_ADC_GetOffsetChannel>
 800310a:	4603      	mov	r3, r0
 800310c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003110:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003114:	fa93 f3a3 	rbit	r3, r3
 8003118:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800311c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003120:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003124:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003128:	2b00      	cmp	r3, #0
 800312a:	d101      	bne.n	8003130 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800312c:	2320      	movs	r3, #32
 800312e:	e004      	b.n	800313a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003130:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003134:	fab3 f383 	clz	r3, r3
 8003138:	b2db      	uxtb	r3, r3
 800313a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003144:	2b00      	cmp	r3, #0
 8003146:	d105      	bne.n	8003154 <HAL_ADC_ConfigChannel+0x278>
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	0e9b      	lsrs	r3, r3, #26
 800314e:	f003 031f 	and.w	r3, r3, #31
 8003152:	e018      	b.n	8003186 <HAL_ADC_ConfigChannel+0x2aa>
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800315c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003160:	fa93 f3a3 	rbit	r3, r3
 8003164:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003168:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800316c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003170:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003174:	2b00      	cmp	r3, #0
 8003176:	d101      	bne.n	800317c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003178:	2320      	movs	r3, #32
 800317a:	e004      	b.n	8003186 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800317c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003180:	fab3 f383 	clz	r3, r3
 8003184:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003186:	429a      	cmp	r2, r3
 8003188:	d106      	bne.n	8003198 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	2200      	movs	r2, #0
 8003190:	2101      	movs	r1, #1
 8003192:	4618      	mov	r0, r3
 8003194:	f7ff f822 	bl	80021dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2102      	movs	r1, #2
 800319e:	4618      	mov	r0, r3
 80031a0:	f7ff f806 	bl	80021b0 <LL_ADC_GetOffsetChannel>
 80031a4:	4603      	mov	r3, r0
 80031a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d10a      	bne.n	80031c4 <HAL_ADC_ConfigChannel+0x2e8>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2102      	movs	r1, #2
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7fe fffb 	bl	80021b0 <LL_ADC_GetOffsetChannel>
 80031ba:	4603      	mov	r3, r0
 80031bc:	0e9b      	lsrs	r3, r3, #26
 80031be:	f003 021f 	and.w	r2, r3, #31
 80031c2:	e01e      	b.n	8003202 <HAL_ADC_ConfigChannel+0x326>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2102      	movs	r1, #2
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7fe fff0 	bl	80021b0 <LL_ADC_GetOffsetChannel>
 80031d0:	4603      	mov	r3, r0
 80031d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80031da:	fa93 f3a3 	rbit	r3, r3
 80031de:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80031e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80031e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80031ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80031f2:	2320      	movs	r3, #32
 80031f4:	e004      	b.n	8003200 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80031f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80031fa:	fab3 f383 	clz	r3, r3
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800320a:	2b00      	cmp	r3, #0
 800320c:	d105      	bne.n	800321a <HAL_ADC_ConfigChannel+0x33e>
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	0e9b      	lsrs	r3, r3, #26
 8003214:	f003 031f 	and.w	r3, r3, #31
 8003218:	e016      	b.n	8003248 <HAL_ADC_ConfigChannel+0x36c>
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003222:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003226:	fa93 f3a3 	rbit	r3, r3
 800322a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800322c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800322e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003232:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800323a:	2320      	movs	r3, #32
 800323c:	e004      	b.n	8003248 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800323e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003242:	fab3 f383 	clz	r3, r3
 8003246:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003248:	429a      	cmp	r2, r3
 800324a:	d106      	bne.n	800325a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2200      	movs	r2, #0
 8003252:	2102      	movs	r1, #2
 8003254:	4618      	mov	r0, r3
 8003256:	f7fe ffc1 	bl	80021dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2103      	movs	r1, #3
 8003260:	4618      	mov	r0, r3
 8003262:	f7fe ffa5 	bl	80021b0 <LL_ADC_GetOffsetChannel>
 8003266:	4603      	mov	r3, r0
 8003268:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800326c:	2b00      	cmp	r3, #0
 800326e:	d10a      	bne.n	8003286 <HAL_ADC_ConfigChannel+0x3aa>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2103      	movs	r1, #3
 8003276:	4618      	mov	r0, r3
 8003278:	f7fe ff9a 	bl	80021b0 <LL_ADC_GetOffsetChannel>
 800327c:	4603      	mov	r3, r0
 800327e:	0e9b      	lsrs	r3, r3, #26
 8003280:	f003 021f 	and.w	r2, r3, #31
 8003284:	e017      	b.n	80032b6 <HAL_ADC_ConfigChannel+0x3da>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	2103      	movs	r1, #3
 800328c:	4618      	mov	r0, r3
 800328e:	f7fe ff8f 	bl	80021b0 <LL_ADC_GetOffsetChannel>
 8003292:	4603      	mov	r3, r0
 8003294:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003296:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003298:	fa93 f3a3 	rbit	r3, r3
 800329c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800329e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80032a0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80032a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d101      	bne.n	80032ac <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80032a8:	2320      	movs	r3, #32
 80032aa:	e003      	b.n	80032b4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80032ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80032ae:	fab3 f383 	clz	r3, r3
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d105      	bne.n	80032ce <HAL_ADC_ConfigChannel+0x3f2>
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	0e9b      	lsrs	r3, r3, #26
 80032c8:	f003 031f 	and.w	r3, r3, #31
 80032cc:	e011      	b.n	80032f2 <HAL_ADC_ConfigChannel+0x416>
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80032d6:	fa93 f3a3 	rbit	r3, r3
 80032da:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80032dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80032de:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80032e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d101      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80032e6:	2320      	movs	r3, #32
 80032e8:	e003      	b.n	80032f2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80032ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80032ec:	fab3 f383 	clz	r3, r3
 80032f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d106      	bne.n	8003304 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	2200      	movs	r2, #0
 80032fc:	2103      	movs	r1, #3
 80032fe:	4618      	mov	r0, r3
 8003300:	f7fe ff6c 	bl	80021dc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff f8eb 	bl	80024e4 <LL_ADC_IsEnabled>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	f040 813d 	bne.w	8003590 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6818      	ldr	r0, [r3, #0]
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	6819      	ldr	r1, [r3, #0]
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	461a      	mov	r2, r3
 8003324:	f7ff f828 	bl	8002378 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	4aa2      	ldr	r2, [pc, #648]	@ (80035b8 <HAL_ADC_ConfigChannel+0x6dc>)
 800332e:	4293      	cmp	r3, r2
 8003330:	f040 812e 	bne.w	8003590 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003340:	2b00      	cmp	r3, #0
 8003342:	d10b      	bne.n	800335c <HAL_ADC_ConfigChannel+0x480>
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	0e9b      	lsrs	r3, r3, #26
 800334a:	3301      	adds	r3, #1
 800334c:	f003 031f 	and.w	r3, r3, #31
 8003350:	2b09      	cmp	r3, #9
 8003352:	bf94      	ite	ls
 8003354:	2301      	movls	r3, #1
 8003356:	2300      	movhi	r3, #0
 8003358:	b2db      	uxtb	r3, r3
 800335a:	e019      	b.n	8003390 <HAL_ADC_ConfigChannel+0x4b4>
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003362:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003364:	fa93 f3a3 	rbit	r3, r3
 8003368:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800336a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800336c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800336e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003370:	2b00      	cmp	r3, #0
 8003372:	d101      	bne.n	8003378 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003374:	2320      	movs	r3, #32
 8003376:	e003      	b.n	8003380 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003378:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800337a:	fab3 f383 	clz	r3, r3
 800337e:	b2db      	uxtb	r3, r3
 8003380:	3301      	adds	r3, #1
 8003382:	f003 031f 	and.w	r3, r3, #31
 8003386:	2b09      	cmp	r3, #9
 8003388:	bf94      	ite	ls
 800338a:	2301      	movls	r3, #1
 800338c:	2300      	movhi	r3, #0
 800338e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003390:	2b00      	cmp	r3, #0
 8003392:	d079      	beq.n	8003488 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800339c:	2b00      	cmp	r3, #0
 800339e:	d107      	bne.n	80033b0 <HAL_ADC_ConfigChannel+0x4d4>
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	0e9b      	lsrs	r3, r3, #26
 80033a6:	3301      	adds	r3, #1
 80033a8:	069b      	lsls	r3, r3, #26
 80033aa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80033ae:	e015      	b.n	80033dc <HAL_ADC_ConfigChannel+0x500>
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033b8:	fa93 f3a3 	rbit	r3, r3
 80033bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80033be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80033c0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80033c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d101      	bne.n	80033cc <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80033c8:	2320      	movs	r3, #32
 80033ca:	e003      	b.n	80033d4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80033cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033ce:	fab3 f383 	clz	r3, r3
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	3301      	adds	r3, #1
 80033d6:	069b      	lsls	r3, r3, #26
 80033d8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d109      	bne.n	80033fc <HAL_ADC_ConfigChannel+0x520>
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	0e9b      	lsrs	r3, r3, #26
 80033ee:	3301      	adds	r3, #1
 80033f0:	f003 031f 	and.w	r3, r3, #31
 80033f4:	2101      	movs	r1, #1
 80033f6:	fa01 f303 	lsl.w	r3, r1, r3
 80033fa:	e017      	b.n	800342c <HAL_ADC_ConfigChannel+0x550>
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003402:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003404:	fa93 f3a3 	rbit	r3, r3
 8003408:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800340a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800340c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800340e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003410:	2b00      	cmp	r3, #0
 8003412:	d101      	bne.n	8003418 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003414:	2320      	movs	r3, #32
 8003416:	e003      	b.n	8003420 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003418:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800341a:	fab3 f383 	clz	r3, r3
 800341e:	b2db      	uxtb	r3, r3
 8003420:	3301      	adds	r3, #1
 8003422:	f003 031f 	and.w	r3, r3, #31
 8003426:	2101      	movs	r1, #1
 8003428:	fa01 f303 	lsl.w	r3, r1, r3
 800342c:	ea42 0103 	orr.w	r1, r2, r3
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003438:	2b00      	cmp	r3, #0
 800343a:	d10a      	bne.n	8003452 <HAL_ADC_ConfigChannel+0x576>
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	0e9b      	lsrs	r3, r3, #26
 8003442:	3301      	adds	r3, #1
 8003444:	f003 021f 	and.w	r2, r3, #31
 8003448:	4613      	mov	r3, r2
 800344a:	005b      	lsls	r3, r3, #1
 800344c:	4413      	add	r3, r2
 800344e:	051b      	lsls	r3, r3, #20
 8003450:	e018      	b.n	8003484 <HAL_ADC_ConfigChannel+0x5a8>
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800345a:	fa93 f3a3 	rbit	r3, r3
 800345e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003462:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003464:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003466:	2b00      	cmp	r3, #0
 8003468:	d101      	bne.n	800346e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800346a:	2320      	movs	r3, #32
 800346c:	e003      	b.n	8003476 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800346e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003470:	fab3 f383 	clz	r3, r3
 8003474:	b2db      	uxtb	r3, r3
 8003476:	3301      	adds	r3, #1
 8003478:	f003 021f 	and.w	r2, r3, #31
 800347c:	4613      	mov	r3, r2
 800347e:	005b      	lsls	r3, r3, #1
 8003480:	4413      	add	r3, r2
 8003482:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003484:	430b      	orrs	r3, r1
 8003486:	e07e      	b.n	8003586 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003490:	2b00      	cmp	r3, #0
 8003492:	d107      	bne.n	80034a4 <HAL_ADC_ConfigChannel+0x5c8>
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	0e9b      	lsrs	r3, r3, #26
 800349a:	3301      	adds	r3, #1
 800349c:	069b      	lsls	r3, r3, #26
 800349e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034a2:	e015      	b.n	80034d0 <HAL_ADC_ConfigChannel+0x5f4>
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034ac:	fa93 f3a3 	rbit	r3, r3
 80034b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80034b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034b4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80034b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d101      	bne.n	80034c0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80034bc:	2320      	movs	r3, #32
 80034be:	e003      	b.n	80034c8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80034c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c2:	fab3 f383 	clz	r3, r3
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	3301      	adds	r3, #1
 80034ca:	069b      	lsls	r3, r3, #26
 80034cc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d109      	bne.n	80034f0 <HAL_ADC_ConfigChannel+0x614>
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	0e9b      	lsrs	r3, r3, #26
 80034e2:	3301      	adds	r3, #1
 80034e4:	f003 031f 	and.w	r3, r3, #31
 80034e8:	2101      	movs	r1, #1
 80034ea:	fa01 f303 	lsl.w	r3, r1, r3
 80034ee:	e017      	b.n	8003520 <HAL_ADC_ConfigChannel+0x644>
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f6:	6a3b      	ldr	r3, [r7, #32]
 80034f8:	fa93 f3a3 	rbit	r3, r3
 80034fc:	61fb      	str	r3, [r7, #28]
  return result;
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003504:	2b00      	cmp	r3, #0
 8003506:	d101      	bne.n	800350c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003508:	2320      	movs	r3, #32
 800350a:	e003      	b.n	8003514 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800350c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350e:	fab3 f383 	clz	r3, r3
 8003512:	b2db      	uxtb	r3, r3
 8003514:	3301      	adds	r3, #1
 8003516:	f003 031f 	and.w	r3, r3, #31
 800351a:	2101      	movs	r1, #1
 800351c:	fa01 f303 	lsl.w	r3, r1, r3
 8003520:	ea42 0103 	orr.w	r1, r2, r3
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800352c:	2b00      	cmp	r3, #0
 800352e:	d10d      	bne.n	800354c <HAL_ADC_ConfigChannel+0x670>
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	0e9b      	lsrs	r3, r3, #26
 8003536:	3301      	adds	r3, #1
 8003538:	f003 021f 	and.w	r2, r3, #31
 800353c:	4613      	mov	r3, r2
 800353e:	005b      	lsls	r3, r3, #1
 8003540:	4413      	add	r3, r2
 8003542:	3b1e      	subs	r3, #30
 8003544:	051b      	lsls	r3, r3, #20
 8003546:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800354a:	e01b      	b.n	8003584 <HAL_ADC_ConfigChannel+0x6a8>
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	fa93 f3a3 	rbit	r3, r3
 8003558:	613b      	str	r3, [r7, #16]
  return result;
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d101      	bne.n	8003568 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003564:	2320      	movs	r3, #32
 8003566:	e003      	b.n	8003570 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	fab3 f383 	clz	r3, r3
 800356e:	b2db      	uxtb	r3, r3
 8003570:	3301      	adds	r3, #1
 8003572:	f003 021f 	and.w	r2, r3, #31
 8003576:	4613      	mov	r3, r2
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	4413      	add	r3, r2
 800357c:	3b1e      	subs	r3, #30
 800357e:	051b      	lsls	r3, r3, #20
 8003580:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003584:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003586:	683a      	ldr	r2, [r7, #0]
 8003588:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800358a:	4619      	mov	r1, r3
 800358c:	f7fe fec9 	bl	8002322 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	4b09      	ldr	r3, [pc, #36]	@ (80035bc <HAL_ADC_ConfigChannel+0x6e0>)
 8003596:	4013      	ands	r3, r2
 8003598:	2b00      	cmp	r3, #0
 800359a:	f000 80be 	beq.w	800371a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035a6:	d004      	beq.n	80035b2 <HAL_ADC_ConfigChannel+0x6d6>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a04      	ldr	r2, [pc, #16]	@ (80035c0 <HAL_ADC_ConfigChannel+0x6e4>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d10a      	bne.n	80035c8 <HAL_ADC_ConfigChannel+0x6ec>
 80035b2:	4b04      	ldr	r3, [pc, #16]	@ (80035c4 <HAL_ADC_ConfigChannel+0x6e8>)
 80035b4:	e009      	b.n	80035ca <HAL_ADC_ConfigChannel+0x6ee>
 80035b6:	bf00      	nop
 80035b8:	407f0000 	.word	0x407f0000
 80035bc:	80080000 	.word	0x80080000
 80035c0:	50000100 	.word	0x50000100
 80035c4:	50000300 	.word	0x50000300
 80035c8:	4b59      	ldr	r3, [pc, #356]	@ (8003730 <HAL_ADC_ConfigChannel+0x854>)
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7fe fdbe 	bl	800214c <LL_ADC_GetCommonPathInternalCh>
 80035d0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a56      	ldr	r2, [pc, #344]	@ (8003734 <HAL_ADC_ConfigChannel+0x858>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d004      	beq.n	80035e8 <HAL_ADC_ConfigChannel+0x70c>
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a55      	ldr	r2, [pc, #340]	@ (8003738 <HAL_ADC_ConfigChannel+0x85c>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d13a      	bne.n	800365e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80035e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d134      	bne.n	800365e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035fc:	d005      	beq.n	800360a <HAL_ADC_ConfigChannel+0x72e>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a4e      	ldr	r2, [pc, #312]	@ (800373c <HAL_ADC_ConfigChannel+0x860>)
 8003604:	4293      	cmp	r3, r2
 8003606:	f040 8085 	bne.w	8003714 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003612:	d004      	beq.n	800361e <HAL_ADC_ConfigChannel+0x742>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a49      	ldr	r2, [pc, #292]	@ (8003740 <HAL_ADC_ConfigChannel+0x864>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d101      	bne.n	8003622 <HAL_ADC_ConfigChannel+0x746>
 800361e:	4a49      	ldr	r2, [pc, #292]	@ (8003744 <HAL_ADC_ConfigChannel+0x868>)
 8003620:	e000      	b.n	8003624 <HAL_ADC_ConfigChannel+0x748>
 8003622:	4a43      	ldr	r2, [pc, #268]	@ (8003730 <HAL_ADC_ConfigChannel+0x854>)
 8003624:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003628:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800362c:	4619      	mov	r1, r3
 800362e:	4610      	mov	r0, r2
 8003630:	f7fe fd79 	bl	8002126 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003634:	4b44      	ldr	r3, [pc, #272]	@ (8003748 <HAL_ADC_ConfigChannel+0x86c>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	099b      	lsrs	r3, r3, #6
 800363a:	4a44      	ldr	r2, [pc, #272]	@ (800374c <HAL_ADC_ConfigChannel+0x870>)
 800363c:	fba2 2303 	umull	r2, r3, r2, r3
 8003640:	099b      	lsrs	r3, r3, #6
 8003642:	1c5a      	adds	r2, r3, #1
 8003644:	4613      	mov	r3, r2
 8003646:	005b      	lsls	r3, r3, #1
 8003648:	4413      	add	r3, r2
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800364e:	e002      	b.n	8003656 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	3b01      	subs	r3, #1
 8003654:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d1f9      	bne.n	8003650 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800365c:	e05a      	b.n	8003714 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a3b      	ldr	r2, [pc, #236]	@ (8003750 <HAL_ADC_ConfigChannel+0x874>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d125      	bne.n	80036b4 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003668:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800366c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d11f      	bne.n	80036b4 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a31      	ldr	r2, [pc, #196]	@ (8003740 <HAL_ADC_ConfigChannel+0x864>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d104      	bne.n	8003688 <HAL_ADC_ConfigChannel+0x7ac>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a34      	ldr	r2, [pc, #208]	@ (8003754 <HAL_ADC_ConfigChannel+0x878>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d047      	beq.n	8003718 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003690:	d004      	beq.n	800369c <HAL_ADC_ConfigChannel+0x7c0>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a2a      	ldr	r2, [pc, #168]	@ (8003740 <HAL_ADC_ConfigChannel+0x864>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d101      	bne.n	80036a0 <HAL_ADC_ConfigChannel+0x7c4>
 800369c:	4a29      	ldr	r2, [pc, #164]	@ (8003744 <HAL_ADC_ConfigChannel+0x868>)
 800369e:	e000      	b.n	80036a2 <HAL_ADC_ConfigChannel+0x7c6>
 80036a0:	4a23      	ldr	r2, [pc, #140]	@ (8003730 <HAL_ADC_ConfigChannel+0x854>)
 80036a2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036aa:	4619      	mov	r1, r3
 80036ac:	4610      	mov	r0, r2
 80036ae:	f7fe fd3a 	bl	8002126 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80036b2:	e031      	b.n	8003718 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a27      	ldr	r2, [pc, #156]	@ (8003758 <HAL_ADC_ConfigChannel+0x87c>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d12d      	bne.n	800371a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80036be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d127      	bne.n	800371a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a1c      	ldr	r2, [pc, #112]	@ (8003740 <HAL_ADC_ConfigChannel+0x864>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d022      	beq.n	800371a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036dc:	d004      	beq.n	80036e8 <HAL_ADC_ConfigChannel+0x80c>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a17      	ldr	r2, [pc, #92]	@ (8003740 <HAL_ADC_ConfigChannel+0x864>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d101      	bne.n	80036ec <HAL_ADC_ConfigChannel+0x810>
 80036e8:	4a16      	ldr	r2, [pc, #88]	@ (8003744 <HAL_ADC_ConfigChannel+0x868>)
 80036ea:	e000      	b.n	80036ee <HAL_ADC_ConfigChannel+0x812>
 80036ec:	4a10      	ldr	r2, [pc, #64]	@ (8003730 <HAL_ADC_ConfigChannel+0x854>)
 80036ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036f2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80036f6:	4619      	mov	r1, r3
 80036f8:	4610      	mov	r0, r2
 80036fa:	f7fe fd14 	bl	8002126 <LL_ADC_SetCommonPathInternalCh>
 80036fe:	e00c      	b.n	800371a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003704:	f043 0220 	orr.w	r2, r3, #32
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003712:	e002      	b.n	800371a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003714:	bf00      	nop
 8003716:	e000      	b.n	800371a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003718:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003722:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003726:	4618      	mov	r0, r3
 8003728:	37d8      	adds	r7, #216	@ 0xd8
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	50000700 	.word	0x50000700
 8003734:	c3210000 	.word	0xc3210000
 8003738:	90c00010 	.word	0x90c00010
 800373c:	50000600 	.word	0x50000600
 8003740:	50000100 	.word	0x50000100
 8003744:	50000300 	.word	0x50000300
 8003748:	20000014 	.word	0x20000014
 800374c:	053e2d63 	.word	0x053e2d63
 8003750:	c7520000 	.word	0xc7520000
 8003754:	50000500 	.word	0x50000500
 8003758:	cb840000 	.word	0xcb840000

0800375c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003764:	2300      	movs	r3, #0
 8003766:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4618      	mov	r0, r3
 800376e:	f7fe feb9 	bl	80024e4 <LL_ADC_IsEnabled>
 8003772:	4603      	mov	r3, r0
 8003774:	2b00      	cmp	r3, #0
 8003776:	d176      	bne.n	8003866 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	689a      	ldr	r2, [r3, #8]
 800377e:	4b3c      	ldr	r3, [pc, #240]	@ (8003870 <ADC_Enable+0x114>)
 8003780:	4013      	ands	r3, r2
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00d      	beq.n	80037a2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800378a:	f043 0210 	orr.w	r2, r3, #16
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003796:	f043 0201 	orr.w	r2, r3, #1
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e062      	b.n	8003868 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7fe fe74 	bl	8002494 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037b4:	d004      	beq.n	80037c0 <ADC_Enable+0x64>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a2e      	ldr	r2, [pc, #184]	@ (8003874 <ADC_Enable+0x118>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d101      	bne.n	80037c4 <ADC_Enable+0x68>
 80037c0:	4b2d      	ldr	r3, [pc, #180]	@ (8003878 <ADC_Enable+0x11c>)
 80037c2:	e000      	b.n	80037c6 <ADC_Enable+0x6a>
 80037c4:	4b2d      	ldr	r3, [pc, #180]	@ (800387c <ADC_Enable+0x120>)
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7fe fcc0 	bl	800214c <LL_ADC_GetCommonPathInternalCh>
 80037cc:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80037ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d013      	beq.n	80037fe <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003880 <ADC_Enable+0x124>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	099b      	lsrs	r3, r3, #6
 80037dc:	4a29      	ldr	r2, [pc, #164]	@ (8003884 <ADC_Enable+0x128>)
 80037de:	fba2 2303 	umull	r2, r3, r2, r3
 80037e2:	099b      	lsrs	r3, r3, #6
 80037e4:	1c5a      	adds	r2, r3, #1
 80037e6:	4613      	mov	r3, r2
 80037e8:	005b      	lsls	r3, r3, #1
 80037ea:	4413      	add	r3, r2
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80037f0:	e002      	b.n	80037f8 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	3b01      	subs	r3, #1
 80037f6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d1f9      	bne.n	80037f2 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80037fe:	f7fe fc73 	bl	80020e8 <HAL_GetTick>
 8003802:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003804:	e028      	b.n	8003858 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4618      	mov	r0, r3
 800380c:	f7fe fe6a 	bl	80024e4 <LL_ADC_IsEnabled>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d104      	bne.n	8003820 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4618      	mov	r0, r3
 800381c:	f7fe fe3a 	bl	8002494 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003820:	f7fe fc62 	bl	80020e8 <HAL_GetTick>
 8003824:	4602      	mov	r2, r0
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	2b02      	cmp	r3, #2
 800382c:	d914      	bls.n	8003858 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0301 	and.w	r3, r3, #1
 8003838:	2b01      	cmp	r3, #1
 800383a:	d00d      	beq.n	8003858 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003840:	f043 0210 	orr.w	r2, r3, #16
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800384c:	f043 0201 	orr.w	r2, r3, #1
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e007      	b.n	8003868 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 0301 	and.w	r3, r3, #1
 8003862:	2b01      	cmp	r3, #1
 8003864:	d1cf      	bne.n	8003806 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003866:	2300      	movs	r3, #0
}
 8003868:	4618      	mov	r0, r3
 800386a:	3710      	adds	r7, #16
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	8000003f 	.word	0x8000003f
 8003874:	50000100 	.word	0x50000100
 8003878:	50000300 	.word	0x50000300
 800387c:	50000700 	.word	0x50000700
 8003880:	20000014 	.word	0x20000014
 8003884:	053e2d63 	.word	0x053e2d63

08003888 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b084      	sub	sp, #16
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4618      	mov	r0, r3
 8003896:	f7fe fe38 	bl	800250a <LL_ADC_IsDisableOngoing>
 800389a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4618      	mov	r0, r3
 80038a2:	f7fe fe1f 	bl	80024e4 <LL_ADC_IsEnabled>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d047      	beq.n	800393c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d144      	bne.n	800393c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f003 030d 	and.w	r3, r3, #13
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d10c      	bne.n	80038da <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7fe fdf9 	bl	80024bc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2203      	movs	r2, #3
 80038d0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80038d2:	f7fe fc09 	bl	80020e8 <HAL_GetTick>
 80038d6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80038d8:	e029      	b.n	800392e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038de:	f043 0210 	orr.w	r2, r3, #16
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ea:	f043 0201 	orr.w	r2, r3, #1
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e023      	b.n	800393e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80038f6:	f7fe fbf7 	bl	80020e8 <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d914      	bls.n	800392e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f003 0301 	and.w	r3, r3, #1
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00d      	beq.n	800392e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003916:	f043 0210 	orr.w	r2, r3, #16
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003922:	f043 0201 	orr.w	r2, r3, #1
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e007      	b.n	800393e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	f003 0301 	and.w	r3, r3, #1
 8003938:	2b00      	cmp	r3, #0
 800393a:	d1dc      	bne.n	80038f6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800393c:	2300      	movs	r3, #0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3710      	adds	r7, #16
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}

08003946 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003946:	b580      	push	{r7, lr}
 8003948:	b084      	sub	sp, #16
 800394a:	af00      	add	r7, sp, #0
 800394c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003952:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003958:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800395c:	2b00      	cmp	r3, #0
 800395e:	d14b      	bne.n	80039f8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003964:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 0308 	and.w	r3, r3, #8
 8003976:	2b00      	cmp	r3, #0
 8003978:	d021      	beq.n	80039be <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4618      	mov	r0, r3
 8003980:	f7fe fc90 	bl	80022a4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d032      	beq.n	80039f0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d12b      	bne.n	80039f0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800399c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d11f      	bne.n	80039f0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039b4:	f043 0201 	orr.w	r2, r3, #1
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	65da      	str	r2, [r3, #92]	@ 0x5c
 80039bc:	e018      	b.n	80039f0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	f003 0302 	and.w	r3, r3, #2
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d111      	bne.n	80039f0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d105      	bne.n	80039f0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e8:	f043 0201 	orr.w	r2, r3, #1
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80039f0:	68f8      	ldr	r0, [r7, #12]
 80039f2:	f7fd fff9 	bl	80019e8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80039f6:	e00e      	b.n	8003a16 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039fc:	f003 0310 	and.w	r3, r3, #16
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d003      	beq.n	8003a0c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003a04:	68f8      	ldr	r0, [r7, #12]
 8003a06:	f7ff fa5e 	bl	8002ec6 <HAL_ADC_ErrorCallback>
}
 8003a0a:	e004      	b.n	8003a16 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	4798      	blx	r3
}
 8003a16:	bf00      	nop
 8003a18:	3710      	adds	r7, #16
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}

08003a1e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003a1e:	b580      	push	{r7, lr}
 8003a20:	b084      	sub	sp, #16
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a2a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003a2c:	68f8      	ldr	r0, [r7, #12]
 8003a2e:	f7ff fa40 	bl	8002eb2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a32:	bf00      	nop
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a3a:	b580      	push	{r7, lr}
 8003a3c:	b084      	sub	sp, #16
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a46:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a4c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a58:	f043 0204 	orr.w	r2, r3, #4
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f7ff fa30 	bl	8002ec6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a66:	bf00      	nop
 8003a68:	3710      	adds	r7, #16
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <LL_ADC_IsEnabled>:
{
 8003a6e:	b480      	push	{r7}
 8003a70:	b083      	sub	sp, #12
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d101      	bne.n	8003a86 <LL_ADC_IsEnabled+0x18>
 8003a82:	2301      	movs	r3, #1
 8003a84:	e000      	b.n	8003a88 <LL_ADC_IsEnabled+0x1a>
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <LL_ADC_StartCalibration>:
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003aa6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003aaa:	683a      	ldr	r2, [r7, #0]
 8003aac:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	609a      	str	r2, [r3, #8]
}
 8003aba:	bf00      	nop
 8003abc:	370c      	adds	r7, #12
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr

08003ac6 <LL_ADC_IsCalibrationOnGoing>:
{
 8003ac6:	b480      	push	{r7}
 8003ac8:	b083      	sub	sp, #12
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003ad6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003ada:	d101      	bne.n	8003ae0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003adc:	2301      	movs	r3, #1
 8003ade:	e000      	b.n	8003ae2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr

08003aee <LL_ADC_REG_IsConversionOngoing>:
{
 8003aee:	b480      	push	{r7}
 8003af0:	b083      	sub	sp, #12
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	f003 0304 	and.w	r3, r3, #4
 8003afe:	2b04      	cmp	r3, #4
 8003b00:	d101      	bne.n	8003b06 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003b02:	2301      	movs	r3, #1
 8003b04:	e000      	b.n	8003b08 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003b06:	2300      	movs	r3, #0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d101      	bne.n	8003b30 <HAL_ADCEx_Calibration_Start+0x1c>
 8003b2c:	2302      	movs	r3, #2
 8003b2e:	e04d      	b.n	8003bcc <HAL_ADCEx_Calibration_Start+0xb8>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f7ff fea5 	bl	8003888 <ADC_Disable>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003b42:	7bfb      	ldrb	r3, [r7, #15]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d136      	bne.n	8003bb6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b4c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003b50:	f023 0302 	bic.w	r3, r3, #2
 8003b54:	f043 0202 	orr.w	r2, r3, #2
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	6839      	ldr	r1, [r7, #0]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7ff ff96 	bl	8003a94 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003b68:	e014      	b.n	8003b94 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	4a18      	ldr	r2, [pc, #96]	@ (8003bd4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d90d      	bls.n	8003b94 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b7c:	f023 0312 	bic.w	r3, r3, #18
 8003b80:	f043 0210 	orr.w	r2, r3, #16
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e01b      	b.n	8003bcc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f7ff ff94 	bl	8003ac6 <LL_ADC_IsCalibrationOnGoing>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d1e2      	bne.n	8003b6a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ba8:	f023 0303 	bic.w	r3, r3, #3
 8003bac:	f043 0201 	orr.w	r2, r3, #1
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003bb4:	e005      	b.n	8003bc2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bba:	f043 0210 	orr.w	r2, r3, #16
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003bca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	0004de01 	.word	0x0004de01

08003bd8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003bd8:	b590      	push	{r4, r7, lr}
 8003bda:	b0a1      	sub	sp, #132	@ 0x84
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003be2:	2300      	movs	r3, #0
 8003be4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d101      	bne.n	8003bf6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	e0e7      	b.n	8003dc6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003bfe:	2300      	movs	r3, #0
 8003c00:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003c02:	2300      	movs	r3, #0
 8003c04:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c0e:	d102      	bne.n	8003c16 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003c10:	4b6f      	ldr	r3, [pc, #444]	@ (8003dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003c12:	60bb      	str	r3, [r7, #8]
 8003c14:	e009      	b.n	8003c2a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a6e      	ldr	r2, [pc, #440]	@ (8003dd4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d102      	bne.n	8003c26 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003c20:	4b6d      	ldr	r3, [pc, #436]	@ (8003dd8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003c22:	60bb      	str	r3, [r7, #8]
 8003c24:	e001      	b.n	8003c2a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003c26:	2300      	movs	r3, #0
 8003c28:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10b      	bne.n	8003c48 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c34:	f043 0220 	orr.w	r2, r3, #32
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e0be      	b.n	8003dc6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7ff ff4f 	bl	8003aee <LL_ADC_REG_IsConversionOngoing>
 8003c50:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4618      	mov	r0, r3
 8003c58:	f7ff ff49 	bl	8003aee <LL_ADC_REG_IsConversionOngoing>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	f040 80a0 	bne.w	8003da4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003c64:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	f040 809c 	bne.w	8003da4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c74:	d004      	beq.n	8003c80 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a55      	ldr	r2, [pc, #340]	@ (8003dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d101      	bne.n	8003c84 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003c80:	4b56      	ldr	r3, [pc, #344]	@ (8003ddc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003c82:	e000      	b.n	8003c86 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003c84:	4b56      	ldr	r3, [pc, #344]	@ (8003de0 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003c86:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d04b      	beq.n	8003d28 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003c90:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	6859      	ldr	r1, [r3, #4]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003ca2:	035b      	lsls	r3, r3, #13
 8003ca4:	430b      	orrs	r3, r1
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003caa:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003cb4:	d004      	beq.n	8003cc0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a45      	ldr	r2, [pc, #276]	@ (8003dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d10f      	bne.n	8003ce0 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003cc0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003cc4:	f7ff fed3 	bl	8003a6e <LL_ADC_IsEnabled>
 8003cc8:	4604      	mov	r4, r0
 8003cca:	4841      	ldr	r0, [pc, #260]	@ (8003dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003ccc:	f7ff fecf 	bl	8003a6e <LL_ADC_IsEnabled>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	4323      	orrs	r3, r4
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	bf0c      	ite	eq
 8003cd8:	2301      	moveq	r3, #1
 8003cda:	2300      	movne	r3, #0
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	e012      	b.n	8003d06 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003ce0:	483c      	ldr	r0, [pc, #240]	@ (8003dd4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003ce2:	f7ff fec4 	bl	8003a6e <LL_ADC_IsEnabled>
 8003ce6:	4604      	mov	r4, r0
 8003ce8:	483b      	ldr	r0, [pc, #236]	@ (8003dd8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003cea:	f7ff fec0 	bl	8003a6e <LL_ADC_IsEnabled>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	431c      	orrs	r4, r3
 8003cf2:	483c      	ldr	r0, [pc, #240]	@ (8003de4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003cf4:	f7ff febb 	bl	8003a6e <LL_ADC_IsEnabled>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	4323      	orrs	r3, r4
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	bf0c      	ite	eq
 8003d00:	2301      	moveq	r3, #1
 8003d02:	2300      	movne	r3, #0
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d056      	beq.n	8003db8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003d0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003d12:	f023 030f 	bic.w	r3, r3, #15
 8003d16:	683a      	ldr	r2, [r7, #0]
 8003d18:	6811      	ldr	r1, [r2, #0]
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	6892      	ldr	r2, [r2, #8]
 8003d1e:	430a      	orrs	r2, r1
 8003d20:	431a      	orrs	r2, r3
 8003d22:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d24:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003d26:	e047      	b.n	8003db8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003d28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d32:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d3c:	d004      	beq.n	8003d48 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a23      	ldr	r2, [pc, #140]	@ (8003dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d10f      	bne.n	8003d68 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003d48:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003d4c:	f7ff fe8f 	bl	8003a6e <LL_ADC_IsEnabled>
 8003d50:	4604      	mov	r4, r0
 8003d52:	481f      	ldr	r0, [pc, #124]	@ (8003dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003d54:	f7ff fe8b 	bl	8003a6e <LL_ADC_IsEnabled>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	4323      	orrs	r3, r4
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	bf0c      	ite	eq
 8003d60:	2301      	moveq	r3, #1
 8003d62:	2300      	movne	r3, #0
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	e012      	b.n	8003d8e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003d68:	481a      	ldr	r0, [pc, #104]	@ (8003dd4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003d6a:	f7ff fe80 	bl	8003a6e <LL_ADC_IsEnabled>
 8003d6e:	4604      	mov	r4, r0
 8003d70:	4819      	ldr	r0, [pc, #100]	@ (8003dd8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003d72:	f7ff fe7c 	bl	8003a6e <LL_ADC_IsEnabled>
 8003d76:	4603      	mov	r3, r0
 8003d78:	431c      	orrs	r4, r3
 8003d7a:	481a      	ldr	r0, [pc, #104]	@ (8003de4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003d7c:	f7ff fe77 	bl	8003a6e <LL_ADC_IsEnabled>
 8003d80:	4603      	mov	r3, r0
 8003d82:	4323      	orrs	r3, r4
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	bf0c      	ite	eq
 8003d88:	2301      	moveq	r3, #1
 8003d8a:	2300      	movne	r3, #0
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d012      	beq.n	8003db8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003d92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003d9a:	f023 030f 	bic.w	r3, r3, #15
 8003d9e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003da0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003da2:	e009      	b.n	8003db8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da8:	f043 0220 	orr.w	r2, r3, #32
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003db6:	e000      	b.n	8003dba <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003db8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003dc2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	3784      	adds	r7, #132	@ 0x84
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd90      	pop	{r4, r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	50000100 	.word	0x50000100
 8003dd4:	50000400 	.word	0x50000400
 8003dd8:	50000500 	.word	0x50000500
 8003ddc:	50000300 	.word	0x50000300
 8003de0:	50000700 	.word	0x50000700
 8003de4:	50000600 	.word	0x50000600

08003de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f003 0307 	and.w	r3, r3, #7
 8003df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003df8:	4b0c      	ldr	r3, [pc, #48]	@ (8003e2c <__NVIC_SetPriorityGrouping+0x44>)
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dfe:	68ba      	ldr	r2, [r7, #8]
 8003e00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e04:	4013      	ands	r3, r2
 8003e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e1a:	4a04      	ldr	r2, [pc, #16]	@ (8003e2c <__NVIC_SetPriorityGrouping+0x44>)
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	60d3      	str	r3, [r2, #12]
}
 8003e20:	bf00      	nop
 8003e22:	3714      	adds	r7, #20
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr
 8003e2c:	e000ed00 	.word	0xe000ed00

08003e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e30:	b480      	push	{r7}
 8003e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e34:	4b04      	ldr	r3, [pc, #16]	@ (8003e48 <__NVIC_GetPriorityGrouping+0x18>)
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	0a1b      	lsrs	r3, r3, #8
 8003e3a:	f003 0307 	and.w	r3, r3, #7
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	e000ed00 	.word	0xe000ed00

08003e4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	4603      	mov	r3, r0
 8003e54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	db0b      	blt.n	8003e76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e5e:	79fb      	ldrb	r3, [r7, #7]
 8003e60:	f003 021f 	and.w	r2, r3, #31
 8003e64:	4907      	ldr	r1, [pc, #28]	@ (8003e84 <__NVIC_EnableIRQ+0x38>)
 8003e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e6a:	095b      	lsrs	r3, r3, #5
 8003e6c:	2001      	movs	r0, #1
 8003e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8003e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e76:	bf00      	nop
 8003e78:	370c      	adds	r7, #12
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr
 8003e82:	bf00      	nop
 8003e84:	e000e100 	.word	0xe000e100

08003e88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	4603      	mov	r3, r0
 8003e90:	6039      	str	r1, [r7, #0]
 8003e92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	db0a      	blt.n	8003eb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	b2da      	uxtb	r2, r3
 8003ea0:	490c      	ldr	r1, [pc, #48]	@ (8003ed4 <__NVIC_SetPriority+0x4c>)
 8003ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ea6:	0112      	lsls	r2, r2, #4
 8003ea8:	b2d2      	uxtb	r2, r2
 8003eaa:	440b      	add	r3, r1
 8003eac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003eb0:	e00a      	b.n	8003ec8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	b2da      	uxtb	r2, r3
 8003eb6:	4908      	ldr	r1, [pc, #32]	@ (8003ed8 <__NVIC_SetPriority+0x50>)
 8003eb8:	79fb      	ldrb	r3, [r7, #7]
 8003eba:	f003 030f 	and.w	r3, r3, #15
 8003ebe:	3b04      	subs	r3, #4
 8003ec0:	0112      	lsls	r2, r2, #4
 8003ec2:	b2d2      	uxtb	r2, r2
 8003ec4:	440b      	add	r3, r1
 8003ec6:	761a      	strb	r2, [r3, #24]
}
 8003ec8:	bf00      	nop
 8003eca:	370c      	adds	r7, #12
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr
 8003ed4:	e000e100 	.word	0xe000e100
 8003ed8:	e000ed00 	.word	0xe000ed00

08003edc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b089      	sub	sp, #36	@ 0x24
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f003 0307 	and.w	r3, r3, #7
 8003eee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	f1c3 0307 	rsb	r3, r3, #7
 8003ef6:	2b04      	cmp	r3, #4
 8003ef8:	bf28      	it	cs
 8003efa:	2304      	movcs	r3, #4
 8003efc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	3304      	adds	r3, #4
 8003f02:	2b06      	cmp	r3, #6
 8003f04:	d902      	bls.n	8003f0c <NVIC_EncodePriority+0x30>
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	3b03      	subs	r3, #3
 8003f0a:	e000      	b.n	8003f0e <NVIC_EncodePriority+0x32>
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f10:	f04f 32ff 	mov.w	r2, #4294967295
 8003f14:	69bb      	ldr	r3, [r7, #24]
 8003f16:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1a:	43da      	mvns	r2, r3
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	401a      	ands	r2, r3
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f24:	f04f 31ff 	mov.w	r1, #4294967295
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f2e:	43d9      	mvns	r1, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f34:	4313      	orrs	r3, r2
         );
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3724      	adds	r7, #36	@ 0x24
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr
	...

08003f44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b082      	sub	sp, #8
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f54:	d301      	bcc.n	8003f5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f56:	2301      	movs	r3, #1
 8003f58:	e00f      	b.n	8003f7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8003f84 <SysTick_Config+0x40>)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f62:	210f      	movs	r1, #15
 8003f64:	f04f 30ff 	mov.w	r0, #4294967295
 8003f68:	f7ff ff8e 	bl	8003e88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f6c:	4b05      	ldr	r3, [pc, #20]	@ (8003f84 <SysTick_Config+0x40>)
 8003f6e:	2200      	movs	r2, #0
 8003f70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f72:	4b04      	ldr	r3, [pc, #16]	@ (8003f84 <SysTick_Config+0x40>)
 8003f74:	2207      	movs	r2, #7
 8003f76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3708      	adds	r7, #8
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	e000e010 	.word	0xe000e010

08003f88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f7ff ff29 	bl	8003de8 <__NVIC_SetPriorityGrouping>
}
 8003f96:	bf00      	nop
 8003f98:	3708      	adds	r7, #8
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b086      	sub	sp, #24
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	60b9      	str	r1, [r7, #8]
 8003fa8:	607a      	str	r2, [r7, #4]
 8003faa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003fac:	f7ff ff40 	bl	8003e30 <__NVIC_GetPriorityGrouping>
 8003fb0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	68b9      	ldr	r1, [r7, #8]
 8003fb6:	6978      	ldr	r0, [r7, #20]
 8003fb8:	f7ff ff90 	bl	8003edc <NVIC_EncodePriority>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fc2:	4611      	mov	r1, r2
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f7ff ff5f 	bl	8003e88 <__NVIC_SetPriority>
}
 8003fca:	bf00      	nop
 8003fcc:	3718      	adds	r7, #24
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	b082      	sub	sp, #8
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	4603      	mov	r3, r0
 8003fda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7ff ff33 	bl	8003e4c <__NVIC_EnableIRQ>
}
 8003fe6:	bf00      	nop
 8003fe8:	3708      	adds	r7, #8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b082      	sub	sp, #8
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f7ff ffa4 	bl	8003f44 <SysTick_Config>
 8003ffc:	4603      	mov	r3, r0
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3708      	adds	r7, #8
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
	...

08004008 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d101      	bne.n	800401a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e08d      	b.n	8004136 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	461a      	mov	r2, r3
 8004020:	4b47      	ldr	r3, [pc, #284]	@ (8004140 <HAL_DMA_Init+0x138>)
 8004022:	429a      	cmp	r2, r3
 8004024:	d80f      	bhi.n	8004046 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	461a      	mov	r2, r3
 800402c:	4b45      	ldr	r3, [pc, #276]	@ (8004144 <HAL_DMA_Init+0x13c>)
 800402e:	4413      	add	r3, r2
 8004030:	4a45      	ldr	r2, [pc, #276]	@ (8004148 <HAL_DMA_Init+0x140>)
 8004032:	fba2 2303 	umull	r2, r3, r2, r3
 8004036:	091b      	lsrs	r3, r3, #4
 8004038:	009a      	lsls	r2, r3, #2
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a42      	ldr	r2, [pc, #264]	@ (800414c <HAL_DMA_Init+0x144>)
 8004042:	641a      	str	r2, [r3, #64]	@ 0x40
 8004044:	e00e      	b.n	8004064 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	461a      	mov	r2, r3
 800404c:	4b40      	ldr	r3, [pc, #256]	@ (8004150 <HAL_DMA_Init+0x148>)
 800404e:	4413      	add	r3, r2
 8004050:	4a3d      	ldr	r2, [pc, #244]	@ (8004148 <HAL_DMA_Init+0x140>)
 8004052:	fba2 2303 	umull	r2, r3, r2, r3
 8004056:	091b      	lsrs	r3, r3, #4
 8004058:	009a      	lsls	r2, r3, #2
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a3c      	ldr	r2, [pc, #240]	@ (8004154 <HAL_DMA_Init+0x14c>)
 8004062:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2202      	movs	r2, #2
 8004068:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800407a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800407e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004088:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004094:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6a1b      	ldr	r3, [r3, #32]
 80040a6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80040a8:	68fa      	ldr	r2, [r7, #12]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68fa      	ldr	r2, [r7, #12]
 80040b4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f9b6 	bl	8004428 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040c4:	d102      	bne.n	80040cc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685a      	ldr	r2, [r3, #4]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040d4:	b2d2      	uxtb	r2, r2
 80040d6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80040e0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d010      	beq.n	800410c <HAL_DMA_Init+0x104>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	2b04      	cmp	r3, #4
 80040f0:	d80c      	bhi.n	800410c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 f9d6 	bl	80044a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040fc:	2200      	movs	r2, #0
 80040fe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004108:	605a      	str	r2, [r3, #4]
 800410a:	e008      	b.n	800411e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2200      	movs	r2, #0
 8004130:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	40020407 	.word	0x40020407
 8004144:	bffdfff8 	.word	0xbffdfff8
 8004148:	cccccccd 	.word	0xcccccccd
 800414c:	40020000 	.word	0x40020000
 8004150:	bffdfbf8 	.word	0xbffdfbf8
 8004154:	40020400 	.word	0x40020400

08004158 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b086      	sub	sp, #24
 800415c:	af00      	add	r7, sp, #0
 800415e:	60f8      	str	r0, [r7, #12]
 8004160:	60b9      	str	r1, [r7, #8]
 8004162:	607a      	str	r2, [r7, #4]
 8004164:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004166:	2300      	movs	r3, #0
 8004168:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004170:	2b01      	cmp	r3, #1
 8004172:	d101      	bne.n	8004178 <HAL_DMA_Start_IT+0x20>
 8004174:	2302      	movs	r3, #2
 8004176:	e066      	b.n	8004246 <HAL_DMA_Start_IT+0xee>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004186:	b2db      	uxtb	r3, r3
 8004188:	2b01      	cmp	r3, #1
 800418a:	d155      	bne.n	8004238 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2202      	movs	r2, #2
 8004190:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2200      	movs	r2, #0
 8004198:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f022 0201 	bic.w	r2, r2, #1
 80041a8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	68b9      	ldr	r1, [r7, #8]
 80041b0:	68f8      	ldr	r0, [r7, #12]
 80041b2:	f000 f8fb 	bl	80043ac <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d008      	beq.n	80041d0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f042 020e 	orr.w	r2, r2, #14
 80041cc:	601a      	str	r2, [r3, #0]
 80041ce:	e00f      	b.n	80041f0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f022 0204 	bic.w	r2, r2, #4
 80041de:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f042 020a 	orr.w	r2, r2, #10
 80041ee:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d007      	beq.n	800420e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004208:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800420c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004212:	2b00      	cmp	r3, #0
 8004214:	d007      	beq.n	8004226 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004220:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004224:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f042 0201 	orr.w	r2, r2, #1
 8004234:	601a      	str	r2, [r3, #0]
 8004236:	e005      	b.n	8004244 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2200      	movs	r2, #0
 800423c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004240:	2302      	movs	r3, #2
 8004242:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004244:	7dfb      	ldrb	r3, [r7, #23]
}
 8004246:	4618      	mov	r0, r3
 8004248:	3718      	adds	r7, #24
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800424e:	b580      	push	{r7, lr}
 8004250:	b084      	sub	sp, #16
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426a:	f003 031f 	and.w	r3, r3, #31
 800426e:	2204      	movs	r2, #4
 8004270:	409a      	lsls	r2, r3
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	4013      	ands	r3, r2
 8004276:	2b00      	cmp	r3, #0
 8004278:	d026      	beq.n	80042c8 <HAL_DMA_IRQHandler+0x7a>
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	f003 0304 	and.w	r3, r3, #4
 8004280:	2b00      	cmp	r3, #0
 8004282:	d021      	beq.n	80042c8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0320 	and.w	r3, r3, #32
 800428e:	2b00      	cmp	r3, #0
 8004290:	d107      	bne.n	80042a2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f022 0204 	bic.w	r2, r2, #4
 80042a0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a6:	f003 021f 	and.w	r2, r3, #31
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ae:	2104      	movs	r1, #4
 80042b0:	fa01 f202 	lsl.w	r2, r1, r2
 80042b4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d071      	beq.n	80043a2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80042c6:	e06c      	b.n	80043a2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042cc:	f003 031f 	and.w	r3, r3, #31
 80042d0:	2202      	movs	r2, #2
 80042d2:	409a      	lsls	r2, r3
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	4013      	ands	r3, r2
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d02e      	beq.n	800433a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	f003 0302 	and.w	r3, r3, #2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d029      	beq.n	800433a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0320 	and.w	r3, r3, #32
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d10b      	bne.n	800430c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f022 020a 	bic.w	r2, r2, #10
 8004302:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004310:	f003 021f 	and.w	r2, r3, #31
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004318:	2102      	movs	r1, #2
 800431a:	fa01 f202 	lsl.w	r2, r1, r2
 800431e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800432c:	2b00      	cmp	r3, #0
 800432e:	d038      	beq.n	80043a2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004338:	e033      	b.n	80043a2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800433e:	f003 031f 	and.w	r3, r3, #31
 8004342:	2208      	movs	r2, #8
 8004344:	409a      	lsls	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	4013      	ands	r3, r2
 800434a:	2b00      	cmp	r3, #0
 800434c:	d02a      	beq.n	80043a4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	f003 0308 	and.w	r3, r3, #8
 8004354:	2b00      	cmp	r3, #0
 8004356:	d025      	beq.n	80043a4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f022 020e 	bic.w	r2, r2, #14
 8004366:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800436c:	f003 021f 	and.w	r2, r3, #31
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004374:	2101      	movs	r1, #1
 8004376:	fa01 f202 	lsl.w	r2, r1, r2
 800437a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2201      	movs	r2, #1
 8004386:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004396:	2b00      	cmp	r3, #0
 8004398:	d004      	beq.n	80043a4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80043a2:	bf00      	nop
 80043a4:	bf00      	nop
}
 80043a6:	3710      	adds	r7, #16
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b085      	sub	sp, #20
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	60b9      	str	r1, [r7, #8]
 80043b6:	607a      	str	r2, [r7, #4]
 80043b8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043be:	68fa      	ldr	r2, [r7, #12]
 80043c0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80043c2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d004      	beq.n	80043d6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d0:	68fa      	ldr	r2, [r7, #12]
 80043d2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80043d4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043da:	f003 021f 	and.w	r2, r3, #31
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e2:	2101      	movs	r1, #1
 80043e4:	fa01 f202 	lsl.w	r2, r1, r2
 80043e8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	683a      	ldr	r2, [r7, #0]
 80043f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	2b10      	cmp	r3, #16
 80043f8:	d108      	bne.n	800440c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	687a      	ldr	r2, [r7, #4]
 8004400:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	68ba      	ldr	r2, [r7, #8]
 8004408:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800440a:	e007      	b.n	800441c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68ba      	ldr	r2, [r7, #8]
 8004412:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	60da      	str	r2, [r3, #12]
}
 800441c:	bf00      	nop
 800441e:	3714      	adds	r7, #20
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr

08004428 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004428:	b480      	push	{r7}
 800442a:	b087      	sub	sp, #28
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	461a      	mov	r2, r3
 8004436:	4b16      	ldr	r3, [pc, #88]	@ (8004490 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004438:	429a      	cmp	r2, r3
 800443a:	d802      	bhi.n	8004442 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800443c:	4b15      	ldr	r3, [pc, #84]	@ (8004494 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800443e:	617b      	str	r3, [r7, #20]
 8004440:	e001      	b.n	8004446 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004442:	4b15      	ldr	r3, [pc, #84]	@ (8004498 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004444:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	b2db      	uxtb	r3, r3
 8004450:	3b08      	subs	r3, #8
 8004452:	4a12      	ldr	r2, [pc, #72]	@ (800449c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004454:	fba2 2303 	umull	r2, r3, r2, r3
 8004458:	091b      	lsrs	r3, r3, #4
 800445a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004460:	089b      	lsrs	r3, r3, #2
 8004462:	009a      	lsls	r2, r3, #2
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	4413      	add	r3, r2
 8004468:	461a      	mov	r2, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a0b      	ldr	r2, [pc, #44]	@ (80044a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004472:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f003 031f 	and.w	r3, r3, #31
 800447a:	2201      	movs	r2, #1
 800447c:	409a      	lsls	r2, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004482:	bf00      	nop
 8004484:	371c      	adds	r7, #28
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr
 800448e:	bf00      	nop
 8004490:	40020407 	.word	0x40020407
 8004494:	40020800 	.word	0x40020800
 8004498:	40020820 	.word	0x40020820
 800449c:	cccccccd 	.word	0xcccccccd
 80044a0:	40020880 	.word	0x40020880

080044a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b085      	sub	sp, #20
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80044b4:	68fa      	ldr	r2, [r7, #12]
 80044b6:	4b0b      	ldr	r3, [pc, #44]	@ (80044e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80044b8:	4413      	add	r3, r2
 80044ba:	009b      	lsls	r3, r3, #2
 80044bc:	461a      	mov	r2, r3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a08      	ldr	r2, [pc, #32]	@ (80044e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80044c6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	3b01      	subs	r3, #1
 80044cc:	f003 031f 	and.w	r3, r3, #31
 80044d0:	2201      	movs	r2, #1
 80044d2:	409a      	lsls	r2, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80044d8:	bf00      	nop
 80044da:	3714      	adds	r7, #20
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr
 80044e4:	1000823f 	.word	0x1000823f
 80044e8:	40020940 	.word	0x40020940

080044ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b087      	sub	sp, #28
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
 80044f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80044f6:	2300      	movs	r3, #0
 80044f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80044fa:	e15a      	b.n	80047b2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	2101      	movs	r1, #1
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	fa01 f303 	lsl.w	r3, r1, r3
 8004508:	4013      	ands	r3, r2
 800450a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2b00      	cmp	r3, #0
 8004510:	f000 814c 	beq.w	80047ac <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f003 0303 	and.w	r3, r3, #3
 800451c:	2b01      	cmp	r3, #1
 800451e:	d005      	beq.n	800452c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004528:	2b02      	cmp	r3, #2
 800452a:	d130      	bne.n	800458e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	005b      	lsls	r3, r3, #1
 8004536:	2203      	movs	r2, #3
 8004538:	fa02 f303 	lsl.w	r3, r2, r3
 800453c:	43db      	mvns	r3, r3
 800453e:	693a      	ldr	r2, [r7, #16]
 8004540:	4013      	ands	r3, r2
 8004542:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	68da      	ldr	r2, [r3, #12]
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	005b      	lsls	r3, r3, #1
 800454c:	fa02 f303 	lsl.w	r3, r2, r3
 8004550:	693a      	ldr	r2, [r7, #16]
 8004552:	4313      	orrs	r3, r2
 8004554:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	693a      	ldr	r2, [r7, #16]
 800455a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004562:	2201      	movs	r2, #1
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	fa02 f303 	lsl.w	r3, r2, r3
 800456a:	43db      	mvns	r3, r3
 800456c:	693a      	ldr	r2, [r7, #16]
 800456e:	4013      	ands	r3, r2
 8004570:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	091b      	lsrs	r3, r3, #4
 8004578:	f003 0201 	and.w	r2, r3, #1
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	fa02 f303 	lsl.w	r3, r2, r3
 8004582:	693a      	ldr	r2, [r7, #16]
 8004584:	4313      	orrs	r3, r2
 8004586:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	693a      	ldr	r2, [r7, #16]
 800458c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	f003 0303 	and.w	r3, r3, #3
 8004596:	2b03      	cmp	r3, #3
 8004598:	d017      	beq.n	80045ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	005b      	lsls	r3, r3, #1
 80045a4:	2203      	movs	r2, #3
 80045a6:	fa02 f303 	lsl.w	r3, r2, r3
 80045aa:	43db      	mvns	r3, r3
 80045ac:	693a      	ldr	r2, [r7, #16]
 80045ae:	4013      	ands	r3, r2
 80045b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	689a      	ldr	r2, [r3, #8]
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	005b      	lsls	r3, r3, #1
 80045ba:	fa02 f303 	lsl.w	r3, r2, r3
 80045be:	693a      	ldr	r2, [r7, #16]
 80045c0:	4313      	orrs	r3, r2
 80045c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	693a      	ldr	r2, [r7, #16]
 80045c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f003 0303 	and.w	r3, r3, #3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d123      	bne.n	800461e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	08da      	lsrs	r2, r3, #3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	3208      	adds	r2, #8
 80045de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	f003 0307 	and.w	r3, r3, #7
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	220f      	movs	r2, #15
 80045ee:	fa02 f303 	lsl.w	r3, r2, r3
 80045f2:	43db      	mvns	r3, r3
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	4013      	ands	r3, r2
 80045f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	691a      	ldr	r2, [r3, #16]
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f003 0307 	and.w	r3, r3, #7
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	fa02 f303 	lsl.w	r3, r2, r3
 800460a:	693a      	ldr	r2, [r7, #16]
 800460c:	4313      	orrs	r3, r2
 800460e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	08da      	lsrs	r2, r3, #3
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	3208      	adds	r2, #8
 8004618:	6939      	ldr	r1, [r7, #16]
 800461a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	005b      	lsls	r3, r3, #1
 8004628:	2203      	movs	r2, #3
 800462a:	fa02 f303 	lsl.w	r3, r2, r3
 800462e:	43db      	mvns	r3, r3
 8004630:	693a      	ldr	r2, [r7, #16]
 8004632:	4013      	ands	r3, r2
 8004634:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f003 0203 	and.w	r2, r3, #3
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	005b      	lsls	r3, r3, #1
 8004642:	fa02 f303 	lsl.w	r3, r2, r3
 8004646:	693a      	ldr	r2, [r7, #16]
 8004648:	4313      	orrs	r3, r2
 800464a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	693a      	ldr	r2, [r7, #16]
 8004650:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800465a:	2b00      	cmp	r3, #0
 800465c:	f000 80a6 	beq.w	80047ac <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004660:	4b5b      	ldr	r3, [pc, #364]	@ (80047d0 <HAL_GPIO_Init+0x2e4>)
 8004662:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004664:	4a5a      	ldr	r2, [pc, #360]	@ (80047d0 <HAL_GPIO_Init+0x2e4>)
 8004666:	f043 0301 	orr.w	r3, r3, #1
 800466a:	6613      	str	r3, [r2, #96]	@ 0x60
 800466c:	4b58      	ldr	r3, [pc, #352]	@ (80047d0 <HAL_GPIO_Init+0x2e4>)
 800466e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004670:	f003 0301 	and.w	r3, r3, #1
 8004674:	60bb      	str	r3, [r7, #8]
 8004676:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004678:	4a56      	ldr	r2, [pc, #344]	@ (80047d4 <HAL_GPIO_Init+0x2e8>)
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	089b      	lsrs	r3, r3, #2
 800467e:	3302      	adds	r3, #2
 8004680:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004684:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	f003 0303 	and.w	r3, r3, #3
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	220f      	movs	r2, #15
 8004690:	fa02 f303 	lsl.w	r3, r2, r3
 8004694:	43db      	mvns	r3, r3
 8004696:	693a      	ldr	r2, [r7, #16]
 8004698:	4013      	ands	r3, r2
 800469a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80046a2:	d01f      	beq.n	80046e4 <HAL_GPIO_Init+0x1f8>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	4a4c      	ldr	r2, [pc, #304]	@ (80047d8 <HAL_GPIO_Init+0x2ec>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d019      	beq.n	80046e0 <HAL_GPIO_Init+0x1f4>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	4a4b      	ldr	r2, [pc, #300]	@ (80047dc <HAL_GPIO_Init+0x2f0>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d013      	beq.n	80046dc <HAL_GPIO_Init+0x1f0>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	4a4a      	ldr	r2, [pc, #296]	@ (80047e0 <HAL_GPIO_Init+0x2f4>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d00d      	beq.n	80046d8 <HAL_GPIO_Init+0x1ec>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4a49      	ldr	r2, [pc, #292]	@ (80047e4 <HAL_GPIO_Init+0x2f8>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d007      	beq.n	80046d4 <HAL_GPIO_Init+0x1e8>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	4a48      	ldr	r2, [pc, #288]	@ (80047e8 <HAL_GPIO_Init+0x2fc>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d101      	bne.n	80046d0 <HAL_GPIO_Init+0x1e4>
 80046cc:	2305      	movs	r3, #5
 80046ce:	e00a      	b.n	80046e6 <HAL_GPIO_Init+0x1fa>
 80046d0:	2306      	movs	r3, #6
 80046d2:	e008      	b.n	80046e6 <HAL_GPIO_Init+0x1fa>
 80046d4:	2304      	movs	r3, #4
 80046d6:	e006      	b.n	80046e6 <HAL_GPIO_Init+0x1fa>
 80046d8:	2303      	movs	r3, #3
 80046da:	e004      	b.n	80046e6 <HAL_GPIO_Init+0x1fa>
 80046dc:	2302      	movs	r3, #2
 80046de:	e002      	b.n	80046e6 <HAL_GPIO_Init+0x1fa>
 80046e0:	2301      	movs	r3, #1
 80046e2:	e000      	b.n	80046e6 <HAL_GPIO_Init+0x1fa>
 80046e4:	2300      	movs	r3, #0
 80046e6:	697a      	ldr	r2, [r7, #20]
 80046e8:	f002 0203 	and.w	r2, r2, #3
 80046ec:	0092      	lsls	r2, r2, #2
 80046ee:	4093      	lsls	r3, r2
 80046f0:	693a      	ldr	r2, [r7, #16]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80046f6:	4937      	ldr	r1, [pc, #220]	@ (80047d4 <HAL_GPIO_Init+0x2e8>)
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	089b      	lsrs	r3, r3, #2
 80046fc:	3302      	adds	r3, #2
 80046fe:	693a      	ldr	r2, [r7, #16]
 8004700:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004704:	4b39      	ldr	r3, [pc, #228]	@ (80047ec <HAL_GPIO_Init+0x300>)
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	43db      	mvns	r3, r3
 800470e:	693a      	ldr	r2, [r7, #16]
 8004710:	4013      	ands	r3, r2
 8004712:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d003      	beq.n	8004728 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004720:	693a      	ldr	r2, [r7, #16]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	4313      	orrs	r3, r2
 8004726:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004728:	4a30      	ldr	r2, [pc, #192]	@ (80047ec <HAL_GPIO_Init+0x300>)
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800472e:	4b2f      	ldr	r3, [pc, #188]	@ (80047ec <HAL_GPIO_Init+0x300>)
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	43db      	mvns	r3, r3
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	4013      	ands	r3, r2
 800473c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d003      	beq.n	8004752 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	4313      	orrs	r3, r2
 8004750:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004752:	4a26      	ldr	r2, [pc, #152]	@ (80047ec <HAL_GPIO_Init+0x300>)
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004758:	4b24      	ldr	r3, [pc, #144]	@ (80047ec <HAL_GPIO_Init+0x300>)
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	43db      	mvns	r3, r3
 8004762:	693a      	ldr	r2, [r7, #16]
 8004764:	4013      	ands	r3, r2
 8004766:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d003      	beq.n	800477c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	4313      	orrs	r3, r2
 800477a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800477c:	4a1b      	ldr	r2, [pc, #108]	@ (80047ec <HAL_GPIO_Init+0x300>)
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004782:	4b1a      	ldr	r3, [pc, #104]	@ (80047ec <HAL_GPIO_Init+0x300>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	43db      	mvns	r3, r3
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	4013      	ands	r3, r2
 8004790:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d003      	beq.n	80047a6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800479e:	693a      	ldr	r2, [r7, #16]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80047a6:	4a11      	ldr	r2, [pc, #68]	@ (80047ec <HAL_GPIO_Init+0x300>)
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	3301      	adds	r3, #1
 80047b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	fa22 f303 	lsr.w	r3, r2, r3
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f47f ae9d 	bne.w	80044fc <HAL_GPIO_Init+0x10>
  }
}
 80047c2:	bf00      	nop
 80047c4:	bf00      	nop
 80047c6:	371c      	adds	r7, #28
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr
 80047d0:	40021000 	.word	0x40021000
 80047d4:	40010000 	.word	0x40010000
 80047d8:	48000400 	.word	0x48000400
 80047dc:	48000800 	.word	0x48000800
 80047e0:	48000c00 	.word	0x48000c00
 80047e4:	48001000 	.word	0x48001000
 80047e8:	48001400 	.word	0x48001400
 80047ec:	40010400 	.word	0x40010400

080047f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	460b      	mov	r3, r1
 80047fa:	807b      	strh	r3, [r7, #2]
 80047fc:	4613      	mov	r3, r2
 80047fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004800:	787b      	ldrb	r3, [r7, #1]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d003      	beq.n	800480e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004806:	887a      	ldrh	r2, [r7, #2]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800480c:	e002      	b.n	8004814 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800480e:	887a      	ldrh	r2, [r7, #2]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004814:	bf00      	nop
 8004816:	370c      	adds	r7, #12
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr

08004820 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004820:	b480      	push	{r7}
 8004822:	b085      	sub	sp, #20
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d141      	bne.n	80048b2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800482e:	4b4b      	ldr	r3, [pc, #300]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800483a:	d131      	bne.n	80048a0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800483c:	4b47      	ldr	r3, [pc, #284]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800483e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004842:	4a46      	ldr	r2, [pc, #280]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004844:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004848:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800484c:	4b43      	ldr	r3, [pc, #268]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004854:	4a41      	ldr	r2, [pc, #260]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004856:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800485a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800485c:	4b40      	ldr	r3, [pc, #256]	@ (8004960 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2232      	movs	r2, #50	@ 0x32
 8004862:	fb02 f303 	mul.w	r3, r2, r3
 8004866:	4a3f      	ldr	r2, [pc, #252]	@ (8004964 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004868:	fba2 2303 	umull	r2, r3, r2, r3
 800486c:	0c9b      	lsrs	r3, r3, #18
 800486e:	3301      	adds	r3, #1
 8004870:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004872:	e002      	b.n	800487a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	3b01      	subs	r3, #1
 8004878:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800487a:	4b38      	ldr	r3, [pc, #224]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004882:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004886:	d102      	bne.n	800488e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1f2      	bne.n	8004874 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800488e:	4b33      	ldr	r3, [pc, #204]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004890:	695b      	ldr	r3, [r3, #20]
 8004892:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004896:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800489a:	d158      	bne.n	800494e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800489c:	2303      	movs	r3, #3
 800489e:	e057      	b.n	8004950 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80048a0:	4b2e      	ldr	r3, [pc, #184]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80048a6:	4a2d      	ldr	r2, [pc, #180]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80048b0:	e04d      	b.n	800494e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048b8:	d141      	bne.n	800493e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80048ba:	4b28      	ldr	r3, [pc, #160]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80048c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048c6:	d131      	bne.n	800492c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80048c8:	4b24      	ldr	r3, [pc, #144]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80048ce:	4a23      	ldr	r2, [pc, #140]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80048d8:	4b20      	ldr	r3, [pc, #128]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80048e0:	4a1e      	ldr	r2, [pc, #120]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80048e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80048e8:	4b1d      	ldr	r3, [pc, #116]	@ (8004960 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2232      	movs	r2, #50	@ 0x32
 80048ee:	fb02 f303 	mul.w	r3, r2, r3
 80048f2:	4a1c      	ldr	r2, [pc, #112]	@ (8004964 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80048f4:	fba2 2303 	umull	r2, r3, r2, r3
 80048f8:	0c9b      	lsrs	r3, r3, #18
 80048fa:	3301      	adds	r3, #1
 80048fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048fe:	e002      	b.n	8004906 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	3b01      	subs	r3, #1
 8004904:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004906:	4b15      	ldr	r3, [pc, #84]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004908:	695b      	ldr	r3, [r3, #20]
 800490a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800490e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004912:	d102      	bne.n	800491a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d1f2      	bne.n	8004900 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800491a:	4b10      	ldr	r3, [pc, #64]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800491c:	695b      	ldr	r3, [r3, #20]
 800491e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004922:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004926:	d112      	bne.n	800494e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e011      	b.n	8004950 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800492c:	4b0b      	ldr	r3, [pc, #44]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800492e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004932:	4a0a      	ldr	r2, [pc, #40]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004934:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004938:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800493c:	e007      	b.n	800494e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800493e:	4b07      	ldr	r3, [pc, #28]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004946:	4a05      	ldr	r2, [pc, #20]	@ (800495c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004948:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800494c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800494e:	2300      	movs	r3, #0
}
 8004950:	4618      	mov	r0, r3
 8004952:	3714      	adds	r7, #20
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr
 800495c:	40007000 	.word	0x40007000
 8004960:	20000014 	.word	0x20000014
 8004964:	431bde83 	.word	0x431bde83

08004968 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004968:	b480      	push	{r7}
 800496a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800496c:	4b05      	ldr	r3, [pc, #20]	@ (8004984 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	4a04      	ldr	r2, [pc, #16]	@ (8004984 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004972:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004976:	6093      	str	r3, [r2, #8]
}
 8004978:	bf00      	nop
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	40007000 	.word	0x40007000

08004988 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b088      	sub	sp, #32
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d101      	bne.n	800499a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e2fe      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d075      	beq.n	8004a92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049a6:	4b97      	ldr	r3, [pc, #604]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f003 030c 	and.w	r3, r3, #12
 80049ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80049b0:	4b94      	ldr	r3, [pc, #592]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	f003 0303 	and.w	r3, r3, #3
 80049b8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80049ba:	69bb      	ldr	r3, [r7, #24]
 80049bc:	2b0c      	cmp	r3, #12
 80049be:	d102      	bne.n	80049c6 <HAL_RCC_OscConfig+0x3e>
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	2b03      	cmp	r3, #3
 80049c4:	d002      	beq.n	80049cc <HAL_RCC_OscConfig+0x44>
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	2b08      	cmp	r3, #8
 80049ca:	d10b      	bne.n	80049e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049cc:	4b8d      	ldr	r3, [pc, #564]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d05b      	beq.n	8004a90 <HAL_RCC_OscConfig+0x108>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d157      	bne.n	8004a90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
 80049e2:	e2d9      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049ec:	d106      	bne.n	80049fc <HAL_RCC_OscConfig+0x74>
 80049ee:	4b85      	ldr	r3, [pc, #532]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a84      	ldr	r2, [pc, #528]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 80049f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049f8:	6013      	str	r3, [r2, #0]
 80049fa:	e01d      	b.n	8004a38 <HAL_RCC_OscConfig+0xb0>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a04:	d10c      	bne.n	8004a20 <HAL_RCC_OscConfig+0x98>
 8004a06:	4b7f      	ldr	r3, [pc, #508]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a7e      	ldr	r2, [pc, #504]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004a0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a10:	6013      	str	r3, [r2, #0]
 8004a12:	4b7c      	ldr	r3, [pc, #496]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a7b      	ldr	r2, [pc, #492]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004a18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a1c:	6013      	str	r3, [r2, #0]
 8004a1e:	e00b      	b.n	8004a38 <HAL_RCC_OscConfig+0xb0>
 8004a20:	4b78      	ldr	r3, [pc, #480]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a77      	ldr	r2, [pc, #476]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004a26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a2a:	6013      	str	r3, [r2, #0]
 8004a2c:	4b75      	ldr	r3, [pc, #468]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a74      	ldr	r2, [pc, #464]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004a32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d013      	beq.n	8004a68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a40:	f7fd fb52 	bl	80020e8 <HAL_GetTick>
 8004a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a46:	e008      	b.n	8004a5a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a48:	f7fd fb4e 	bl	80020e8 <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	2b64      	cmp	r3, #100	@ 0x64
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e29e      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a5a:	4b6a      	ldr	r3, [pc, #424]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d0f0      	beq.n	8004a48 <HAL_RCC_OscConfig+0xc0>
 8004a66:	e014      	b.n	8004a92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a68:	f7fd fb3e 	bl	80020e8 <HAL_GetTick>
 8004a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a6e:	e008      	b.n	8004a82 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a70:	f7fd fb3a 	bl	80020e8 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	2b64      	cmp	r3, #100	@ 0x64
 8004a7c:	d901      	bls.n	8004a82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e28a      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a82:	4b60      	ldr	r3, [pc, #384]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d1f0      	bne.n	8004a70 <HAL_RCC_OscConfig+0xe8>
 8004a8e:	e000      	b.n	8004a92 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 0302 	and.w	r3, r3, #2
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d075      	beq.n	8004b8a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a9e:	4b59      	ldr	r3, [pc, #356]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	f003 030c 	and.w	r3, r3, #12
 8004aa6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004aa8:	4b56      	ldr	r3, [pc, #344]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	f003 0303 	and.w	r3, r3, #3
 8004ab0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	2b0c      	cmp	r3, #12
 8004ab6:	d102      	bne.n	8004abe <HAL_RCC_OscConfig+0x136>
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	d002      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x13c>
 8004abe:	69bb      	ldr	r3, [r7, #24]
 8004ac0:	2b04      	cmp	r3, #4
 8004ac2:	d11f      	bne.n	8004b04 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ac4:	4b4f      	ldr	r3, [pc, #316]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d005      	beq.n	8004adc <HAL_RCC_OscConfig+0x154>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d101      	bne.n	8004adc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e25d      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004adc:	4b49      	ldr	r3, [pc, #292]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	691b      	ldr	r3, [r3, #16]
 8004ae8:	061b      	lsls	r3, r3, #24
 8004aea:	4946      	ldr	r1, [pc, #280]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004af0:	4b45      	ldr	r3, [pc, #276]	@ (8004c08 <HAL_RCC_OscConfig+0x280>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4618      	mov	r0, r3
 8004af6:	f7fd faab 	bl	8002050 <HAL_InitTick>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d043      	beq.n	8004b88 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e249      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d023      	beq.n	8004b54 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b0c:	4b3d      	ldr	r3, [pc, #244]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a3c      	ldr	r2, [pc, #240]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004b12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b18:	f7fd fae6 	bl	80020e8 <HAL_GetTick>
 8004b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b1e:	e008      	b.n	8004b32 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b20:	f7fd fae2 	bl	80020e8 <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	2b02      	cmp	r3, #2
 8004b2c:	d901      	bls.n	8004b32 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e232      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b32:	4b34      	ldr	r3, [pc, #208]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d0f0      	beq.n	8004b20 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b3e:	4b31      	ldr	r3, [pc, #196]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	691b      	ldr	r3, [r3, #16]
 8004b4a:	061b      	lsls	r3, r3, #24
 8004b4c:	492d      	ldr	r1, [pc, #180]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	604b      	str	r3, [r1, #4]
 8004b52:	e01a      	b.n	8004b8a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b54:	4b2b      	ldr	r3, [pc, #172]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a2a      	ldr	r2, [pc, #168]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004b5a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b60:	f7fd fac2 	bl	80020e8 <HAL_GetTick>
 8004b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b66:	e008      	b.n	8004b7a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b68:	f7fd fabe 	bl	80020e8 <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d901      	bls.n	8004b7a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004b76:	2303      	movs	r3, #3
 8004b78:	e20e      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b7a:	4b22      	ldr	r3, [pc, #136]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d1f0      	bne.n	8004b68 <HAL_RCC_OscConfig+0x1e0>
 8004b86:	e000      	b.n	8004b8a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b88:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 0308 	and.w	r3, r3, #8
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d041      	beq.n	8004c1a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	695b      	ldr	r3, [r3, #20]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d01c      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b9e:	4b19      	ldr	r3, [pc, #100]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004ba0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ba4:	4a17      	ldr	r2, [pc, #92]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004ba6:	f043 0301 	orr.w	r3, r3, #1
 8004baa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bae:	f7fd fa9b 	bl	80020e8 <HAL_GetTick>
 8004bb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004bb4:	e008      	b.n	8004bc8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bb6:	f7fd fa97 	bl	80020e8 <HAL_GetTick>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	2b02      	cmp	r3, #2
 8004bc2:	d901      	bls.n	8004bc8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004bc4:	2303      	movs	r3, #3
 8004bc6:	e1e7      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004bc8:	4b0e      	ldr	r3, [pc, #56]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004bca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bce:	f003 0302 	and.w	r3, r3, #2
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d0ef      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x22e>
 8004bd6:	e020      	b.n	8004c1a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004bda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bde:	4a09      	ldr	r2, [pc, #36]	@ (8004c04 <HAL_RCC_OscConfig+0x27c>)
 8004be0:	f023 0301 	bic.w	r3, r3, #1
 8004be4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004be8:	f7fd fa7e 	bl	80020e8 <HAL_GetTick>
 8004bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004bee:	e00d      	b.n	8004c0c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bf0:	f7fd fa7a 	bl	80020e8 <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d906      	bls.n	8004c0c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e1ca      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
 8004c02:	bf00      	nop
 8004c04:	40021000 	.word	0x40021000
 8004c08:	20000018 	.word	0x20000018
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c0c:	4b8c      	ldr	r3, [pc, #560]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004c0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c12:	f003 0302 	and.w	r3, r3, #2
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d1ea      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0304 	and.w	r3, r3, #4
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	f000 80a6 	beq.w	8004d74 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004c2c:	4b84      	ldr	r3, [pc, #528]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d101      	bne.n	8004c3c <HAL_RCC_OscConfig+0x2b4>
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e000      	b.n	8004c3e <HAL_RCC_OscConfig+0x2b6>
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d00d      	beq.n	8004c5e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c42:	4b7f      	ldr	r3, [pc, #508]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c46:	4a7e      	ldr	r2, [pc, #504]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004c48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c4e:	4b7c      	ldr	r3, [pc, #496]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c56:	60fb      	str	r3, [r7, #12]
 8004c58:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c5e:	4b79      	ldr	r3, [pc, #484]	@ (8004e44 <HAL_RCC_OscConfig+0x4bc>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d118      	bne.n	8004c9c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c6a:	4b76      	ldr	r3, [pc, #472]	@ (8004e44 <HAL_RCC_OscConfig+0x4bc>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a75      	ldr	r2, [pc, #468]	@ (8004e44 <HAL_RCC_OscConfig+0x4bc>)
 8004c70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c76:	f7fd fa37 	bl	80020e8 <HAL_GetTick>
 8004c7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c7c:	e008      	b.n	8004c90 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c7e:	f7fd fa33 	bl	80020e8 <HAL_GetTick>
 8004c82:	4602      	mov	r2, r0
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	1ad3      	subs	r3, r2, r3
 8004c88:	2b02      	cmp	r3, #2
 8004c8a:	d901      	bls.n	8004c90 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004c8c:	2303      	movs	r3, #3
 8004c8e:	e183      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c90:	4b6c      	ldr	r3, [pc, #432]	@ (8004e44 <HAL_RCC_OscConfig+0x4bc>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d0f0      	beq.n	8004c7e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d108      	bne.n	8004cb6 <HAL_RCC_OscConfig+0x32e>
 8004ca4:	4b66      	ldr	r3, [pc, #408]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004caa:	4a65      	ldr	r2, [pc, #404]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004cac:	f043 0301 	orr.w	r3, r3, #1
 8004cb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cb4:	e024      	b.n	8004d00 <HAL_RCC_OscConfig+0x378>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	2b05      	cmp	r3, #5
 8004cbc:	d110      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x358>
 8004cbe:	4b60      	ldr	r3, [pc, #384]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cc4:	4a5e      	ldr	r2, [pc, #376]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004cc6:	f043 0304 	orr.w	r3, r3, #4
 8004cca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cce:	4b5c      	ldr	r3, [pc, #368]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004cd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cd4:	4a5a      	ldr	r2, [pc, #360]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004cd6:	f043 0301 	orr.w	r3, r3, #1
 8004cda:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cde:	e00f      	b.n	8004d00 <HAL_RCC_OscConfig+0x378>
 8004ce0:	4b57      	ldr	r3, [pc, #348]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ce6:	4a56      	ldr	r2, [pc, #344]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004ce8:	f023 0301 	bic.w	r3, r3, #1
 8004cec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cf0:	4b53      	ldr	r3, [pc, #332]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cf6:	4a52      	ldr	r2, [pc, #328]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004cf8:	f023 0304 	bic.w	r3, r3, #4
 8004cfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d016      	beq.n	8004d36 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d08:	f7fd f9ee 	bl	80020e8 <HAL_GetTick>
 8004d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d0e:	e00a      	b.n	8004d26 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d10:	f7fd f9ea 	bl	80020e8 <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d901      	bls.n	8004d26 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e138      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d26:	4b46      	ldr	r3, [pc, #280]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d2c:	f003 0302 	and.w	r3, r3, #2
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d0ed      	beq.n	8004d10 <HAL_RCC_OscConfig+0x388>
 8004d34:	e015      	b.n	8004d62 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d36:	f7fd f9d7 	bl	80020e8 <HAL_GetTick>
 8004d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d3c:	e00a      	b.n	8004d54 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d3e:	f7fd f9d3 	bl	80020e8 <HAL_GetTick>
 8004d42:	4602      	mov	r2, r0
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d901      	bls.n	8004d54 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	e121      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d54:	4b3a      	ldr	r3, [pc, #232]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d1ed      	bne.n	8004d3e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d62:	7ffb      	ldrb	r3, [r7, #31]
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d105      	bne.n	8004d74 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d68:	4b35      	ldr	r3, [pc, #212]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d6c:	4a34      	ldr	r2, [pc, #208]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004d6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d72:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 0320 	and.w	r3, r3, #32
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d03c      	beq.n	8004dfa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	699b      	ldr	r3, [r3, #24]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d01c      	beq.n	8004dc2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004d88:	4b2d      	ldr	r3, [pc, #180]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004d8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d8e:	4a2c      	ldr	r2, [pc, #176]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004d90:	f043 0301 	orr.w	r3, r3, #1
 8004d94:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d98:	f7fd f9a6 	bl	80020e8 <HAL_GetTick>
 8004d9c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d9e:	e008      	b.n	8004db2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004da0:	f7fd f9a2 	bl	80020e8 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d901      	bls.n	8004db2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e0f2      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004db2:	4b23      	ldr	r3, [pc, #140]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004db4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004db8:	f003 0302 	and.w	r3, r3, #2
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d0ef      	beq.n	8004da0 <HAL_RCC_OscConfig+0x418>
 8004dc0:	e01b      	b.n	8004dfa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004dc2:	4b1f      	ldr	r3, [pc, #124]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004dc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004dc8:	4a1d      	ldr	r2, [pc, #116]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004dca:	f023 0301 	bic.w	r3, r3, #1
 8004dce:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dd2:	f7fd f989 	bl	80020e8 <HAL_GetTick>
 8004dd6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004dd8:	e008      	b.n	8004dec <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004dda:	f7fd f985 	bl	80020e8 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	2b02      	cmp	r3, #2
 8004de6:	d901      	bls.n	8004dec <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004de8:	2303      	movs	r3, #3
 8004dea:	e0d5      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004dec:	4b14      	ldr	r3, [pc, #80]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004dee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004df2:	f003 0302 	and.w	r3, r3, #2
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1ef      	bne.n	8004dda <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	69db      	ldr	r3, [r3, #28]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	f000 80c9 	beq.w	8004f96 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e04:	4b0e      	ldr	r3, [pc, #56]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	f003 030c 	and.w	r3, r3, #12
 8004e0c:	2b0c      	cmp	r3, #12
 8004e0e:	f000 8083 	beq.w	8004f18 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	69db      	ldr	r3, [r3, #28]
 8004e16:	2b02      	cmp	r3, #2
 8004e18:	d15e      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e1a:	4b09      	ldr	r3, [pc, #36]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a08      	ldr	r2, [pc, #32]	@ (8004e40 <HAL_RCC_OscConfig+0x4b8>)
 8004e20:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e26:	f7fd f95f 	bl	80020e8 <HAL_GetTick>
 8004e2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e2c:	e00c      	b.n	8004e48 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e2e:	f7fd f95b 	bl	80020e8 <HAL_GetTick>
 8004e32:	4602      	mov	r2, r0
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d905      	bls.n	8004e48 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e0ab      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
 8004e40:	40021000 	.word	0x40021000
 8004e44:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e48:	4b55      	ldr	r3, [pc, #340]	@ (8004fa0 <HAL_RCC_OscConfig+0x618>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d1ec      	bne.n	8004e2e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e54:	4b52      	ldr	r3, [pc, #328]	@ (8004fa0 <HAL_RCC_OscConfig+0x618>)
 8004e56:	68da      	ldr	r2, [r3, #12]
 8004e58:	4b52      	ldr	r3, [pc, #328]	@ (8004fa4 <HAL_RCC_OscConfig+0x61c>)
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	6a11      	ldr	r1, [r2, #32]
 8004e60:	687a      	ldr	r2, [r7, #4]
 8004e62:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004e64:	3a01      	subs	r2, #1
 8004e66:	0112      	lsls	r2, r2, #4
 8004e68:	4311      	orrs	r1, r2
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004e6e:	0212      	lsls	r2, r2, #8
 8004e70:	4311      	orrs	r1, r2
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004e76:	0852      	lsrs	r2, r2, #1
 8004e78:	3a01      	subs	r2, #1
 8004e7a:	0552      	lsls	r2, r2, #21
 8004e7c:	4311      	orrs	r1, r2
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004e82:	0852      	lsrs	r2, r2, #1
 8004e84:	3a01      	subs	r2, #1
 8004e86:	0652      	lsls	r2, r2, #25
 8004e88:	4311      	orrs	r1, r2
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004e8e:	06d2      	lsls	r2, r2, #27
 8004e90:	430a      	orrs	r2, r1
 8004e92:	4943      	ldr	r1, [pc, #268]	@ (8004fa0 <HAL_RCC_OscConfig+0x618>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e98:	4b41      	ldr	r3, [pc, #260]	@ (8004fa0 <HAL_RCC_OscConfig+0x618>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a40      	ldr	r2, [pc, #256]	@ (8004fa0 <HAL_RCC_OscConfig+0x618>)
 8004e9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ea2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ea4:	4b3e      	ldr	r3, [pc, #248]	@ (8004fa0 <HAL_RCC_OscConfig+0x618>)
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	4a3d      	ldr	r2, [pc, #244]	@ (8004fa0 <HAL_RCC_OscConfig+0x618>)
 8004eaa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004eae:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eb0:	f7fd f91a 	bl	80020e8 <HAL_GetTick>
 8004eb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004eb6:	e008      	b.n	8004eca <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eb8:	f7fd f916 	bl	80020e8 <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	2b02      	cmp	r3, #2
 8004ec4:	d901      	bls.n	8004eca <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004ec6:	2303      	movs	r3, #3
 8004ec8:	e066      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004eca:	4b35      	ldr	r3, [pc, #212]	@ (8004fa0 <HAL_RCC_OscConfig+0x618>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d0f0      	beq.n	8004eb8 <HAL_RCC_OscConfig+0x530>
 8004ed6:	e05e      	b.n	8004f96 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ed8:	4b31      	ldr	r3, [pc, #196]	@ (8004fa0 <HAL_RCC_OscConfig+0x618>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a30      	ldr	r2, [pc, #192]	@ (8004fa0 <HAL_RCC_OscConfig+0x618>)
 8004ede:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ee2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ee4:	f7fd f900 	bl	80020e8 <HAL_GetTick>
 8004ee8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004eea:	e008      	b.n	8004efe <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eec:	f7fd f8fc 	bl	80020e8 <HAL_GetTick>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	2b02      	cmp	r3, #2
 8004ef8:	d901      	bls.n	8004efe <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004efa:	2303      	movs	r3, #3
 8004efc:	e04c      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004efe:	4b28      	ldr	r3, [pc, #160]	@ (8004fa0 <HAL_RCC_OscConfig+0x618>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d1f0      	bne.n	8004eec <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004f0a:	4b25      	ldr	r3, [pc, #148]	@ (8004fa0 <HAL_RCC_OscConfig+0x618>)
 8004f0c:	68da      	ldr	r2, [r3, #12]
 8004f0e:	4924      	ldr	r1, [pc, #144]	@ (8004fa0 <HAL_RCC_OscConfig+0x618>)
 8004f10:	4b25      	ldr	r3, [pc, #148]	@ (8004fa8 <HAL_RCC_OscConfig+0x620>)
 8004f12:	4013      	ands	r3, r2
 8004f14:	60cb      	str	r3, [r1, #12]
 8004f16:	e03e      	b.n	8004f96 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	69db      	ldr	r3, [r3, #28]
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d101      	bne.n	8004f24 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e039      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004f24:	4b1e      	ldr	r3, [pc, #120]	@ (8004fa0 <HAL_RCC_OscConfig+0x618>)
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	f003 0203 	and.w	r2, r3, #3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a1b      	ldr	r3, [r3, #32]
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d12c      	bne.n	8004f92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f42:	3b01      	subs	r3, #1
 8004f44:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d123      	bne.n	8004f92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f54:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d11b      	bne.n	8004f92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f64:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d113      	bne.n	8004f92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f74:	085b      	lsrs	r3, r3, #1
 8004f76:	3b01      	subs	r3, #1
 8004f78:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d109      	bne.n	8004f92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f88:	085b      	lsrs	r3, r3, #1
 8004f8a:	3b01      	subs	r3, #1
 8004f8c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d001      	beq.n	8004f96 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e000      	b.n	8004f98 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004f96:	2300      	movs	r3, #0
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3720      	adds	r7, #32
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	40021000 	.word	0x40021000
 8004fa4:	019f800c 	.word	0x019f800c
 8004fa8:	feeefffc 	.word	0xfeeefffc

08004fac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b086      	sub	sp, #24
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d101      	bne.n	8004fc4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e11e      	b.n	8005202 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004fc4:	4b91      	ldr	r3, [pc, #580]	@ (800520c <HAL_RCC_ClockConfig+0x260>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 030f 	and.w	r3, r3, #15
 8004fcc:	683a      	ldr	r2, [r7, #0]
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	d910      	bls.n	8004ff4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fd2:	4b8e      	ldr	r3, [pc, #568]	@ (800520c <HAL_RCC_ClockConfig+0x260>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f023 020f 	bic.w	r2, r3, #15
 8004fda:	498c      	ldr	r1, [pc, #560]	@ (800520c <HAL_RCC_ClockConfig+0x260>)
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fe2:	4b8a      	ldr	r3, [pc, #552]	@ (800520c <HAL_RCC_ClockConfig+0x260>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 030f 	and.w	r3, r3, #15
 8004fea:	683a      	ldr	r2, [r7, #0]
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d001      	beq.n	8004ff4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e106      	b.n	8005202 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f003 0301 	and.w	r3, r3, #1
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d073      	beq.n	80050e8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	2b03      	cmp	r3, #3
 8005006:	d129      	bne.n	800505c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005008:	4b81      	ldr	r3, [pc, #516]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d101      	bne.n	8005018 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	e0f4      	b.n	8005202 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005018:	f000 f99e 	bl	8005358 <RCC_GetSysClockFreqFromPLLSource>
 800501c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	4a7c      	ldr	r2, [pc, #496]	@ (8005214 <HAL_RCC_ClockConfig+0x268>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d93f      	bls.n	80050a6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005026:	4b7a      	ldr	r3, [pc, #488]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d009      	beq.n	8005046 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800503a:	2b00      	cmp	r3, #0
 800503c:	d033      	beq.n	80050a6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005042:	2b00      	cmp	r3, #0
 8005044:	d12f      	bne.n	80050a6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005046:	4b72      	ldr	r3, [pc, #456]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800504e:	4a70      	ldr	r2, [pc, #448]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 8005050:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005054:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005056:	2380      	movs	r3, #128	@ 0x80
 8005058:	617b      	str	r3, [r7, #20]
 800505a:	e024      	b.n	80050a6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	2b02      	cmp	r3, #2
 8005062:	d107      	bne.n	8005074 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005064:	4b6a      	ldr	r3, [pc, #424]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d109      	bne.n	8005084 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e0c6      	b.n	8005202 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005074:	4b66      	ldr	r3, [pc, #408]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800507c:	2b00      	cmp	r3, #0
 800507e:	d101      	bne.n	8005084 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e0be      	b.n	8005202 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005084:	f000 f8ce 	bl	8005224 <HAL_RCC_GetSysClockFreq>
 8005088:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	4a61      	ldr	r2, [pc, #388]	@ (8005214 <HAL_RCC_ClockConfig+0x268>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d909      	bls.n	80050a6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005092:	4b5f      	ldr	r3, [pc, #380]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800509a:	4a5d      	ldr	r2, [pc, #372]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 800509c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050a0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80050a2:	2380      	movs	r3, #128	@ 0x80
 80050a4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80050a6:	4b5a      	ldr	r3, [pc, #360]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f023 0203 	bic.w	r2, r3, #3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	4957      	ldr	r1, [pc, #348]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050b8:	f7fd f816 	bl	80020e8 <HAL_GetTick>
 80050bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050be:	e00a      	b.n	80050d6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050c0:	f7fd f812 	bl	80020e8 <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d901      	bls.n	80050d6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80050d2:	2303      	movs	r3, #3
 80050d4:	e095      	b.n	8005202 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050d6:	4b4e      	ldr	r3, [pc, #312]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	f003 020c 	and.w	r2, r3, #12
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d1eb      	bne.n	80050c0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 0302 	and.w	r3, r3, #2
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d023      	beq.n	800513c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 0304 	and.w	r3, r3, #4
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d005      	beq.n	800510c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005100:	4b43      	ldr	r3, [pc, #268]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	4a42      	ldr	r2, [pc, #264]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 8005106:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800510a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0308 	and.w	r3, r3, #8
 8005114:	2b00      	cmp	r3, #0
 8005116:	d007      	beq.n	8005128 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005118:	4b3d      	ldr	r3, [pc, #244]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005120:	4a3b      	ldr	r2, [pc, #236]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 8005122:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005126:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005128:	4b39      	ldr	r3, [pc, #228]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	4936      	ldr	r1, [pc, #216]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 8005136:	4313      	orrs	r3, r2
 8005138:	608b      	str	r3, [r1, #8]
 800513a:	e008      	b.n	800514e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	2b80      	cmp	r3, #128	@ 0x80
 8005140:	d105      	bne.n	800514e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005142:	4b33      	ldr	r3, [pc, #204]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	4a32      	ldr	r2, [pc, #200]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 8005148:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800514c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800514e:	4b2f      	ldr	r3, [pc, #188]	@ (800520c <HAL_RCC_ClockConfig+0x260>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 030f 	and.w	r3, r3, #15
 8005156:	683a      	ldr	r2, [r7, #0]
 8005158:	429a      	cmp	r2, r3
 800515a:	d21d      	bcs.n	8005198 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800515c:	4b2b      	ldr	r3, [pc, #172]	@ (800520c <HAL_RCC_ClockConfig+0x260>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f023 020f 	bic.w	r2, r3, #15
 8005164:	4929      	ldr	r1, [pc, #164]	@ (800520c <HAL_RCC_ClockConfig+0x260>)
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	4313      	orrs	r3, r2
 800516a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800516c:	f7fc ffbc 	bl	80020e8 <HAL_GetTick>
 8005170:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005172:	e00a      	b.n	800518a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005174:	f7fc ffb8 	bl	80020e8 <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005182:	4293      	cmp	r3, r2
 8005184:	d901      	bls.n	800518a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e03b      	b.n	8005202 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800518a:	4b20      	ldr	r3, [pc, #128]	@ (800520c <HAL_RCC_ClockConfig+0x260>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 030f 	and.w	r3, r3, #15
 8005192:	683a      	ldr	r2, [r7, #0]
 8005194:	429a      	cmp	r2, r3
 8005196:	d1ed      	bne.n	8005174 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0304 	and.w	r3, r3, #4
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d008      	beq.n	80051b6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051a4:	4b1a      	ldr	r3, [pc, #104]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	68db      	ldr	r3, [r3, #12]
 80051b0:	4917      	ldr	r1, [pc, #92]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 80051b2:	4313      	orrs	r3, r2
 80051b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 0308 	and.w	r3, r3, #8
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d009      	beq.n	80051d6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80051c2:	4b13      	ldr	r3, [pc, #76]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	691b      	ldr	r3, [r3, #16]
 80051ce:	00db      	lsls	r3, r3, #3
 80051d0:	490f      	ldr	r1, [pc, #60]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 80051d2:	4313      	orrs	r3, r2
 80051d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80051d6:	f000 f825 	bl	8005224 <HAL_RCC_GetSysClockFreq>
 80051da:	4602      	mov	r2, r0
 80051dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005210 <HAL_RCC_ClockConfig+0x264>)
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	091b      	lsrs	r3, r3, #4
 80051e2:	f003 030f 	and.w	r3, r3, #15
 80051e6:	490c      	ldr	r1, [pc, #48]	@ (8005218 <HAL_RCC_ClockConfig+0x26c>)
 80051e8:	5ccb      	ldrb	r3, [r1, r3]
 80051ea:	f003 031f 	and.w	r3, r3, #31
 80051ee:	fa22 f303 	lsr.w	r3, r2, r3
 80051f2:	4a0a      	ldr	r2, [pc, #40]	@ (800521c <HAL_RCC_ClockConfig+0x270>)
 80051f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80051f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005220 <HAL_RCC_ClockConfig+0x274>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4618      	mov	r0, r3
 80051fc:	f7fc ff28 	bl	8002050 <HAL_InitTick>
 8005200:	4603      	mov	r3, r0
}
 8005202:	4618      	mov	r0, r3
 8005204:	3718      	adds	r7, #24
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	40022000 	.word	0x40022000
 8005210:	40021000 	.word	0x40021000
 8005214:	04c4b400 	.word	0x04c4b400
 8005218:	0800ada0 	.word	0x0800ada0
 800521c:	20000014 	.word	0x20000014
 8005220:	20000018 	.word	0x20000018

08005224 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005224:	b480      	push	{r7}
 8005226:	b087      	sub	sp, #28
 8005228:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800522a:	4b2c      	ldr	r3, [pc, #176]	@ (80052dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	f003 030c 	and.w	r3, r3, #12
 8005232:	2b04      	cmp	r3, #4
 8005234:	d102      	bne.n	800523c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005236:	4b2a      	ldr	r3, [pc, #168]	@ (80052e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005238:	613b      	str	r3, [r7, #16]
 800523a:	e047      	b.n	80052cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800523c:	4b27      	ldr	r3, [pc, #156]	@ (80052dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	f003 030c 	and.w	r3, r3, #12
 8005244:	2b08      	cmp	r3, #8
 8005246:	d102      	bne.n	800524e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005248:	4b26      	ldr	r3, [pc, #152]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800524a:	613b      	str	r3, [r7, #16]
 800524c:	e03e      	b.n	80052cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800524e:	4b23      	ldr	r3, [pc, #140]	@ (80052dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	f003 030c 	and.w	r3, r3, #12
 8005256:	2b0c      	cmp	r3, #12
 8005258:	d136      	bne.n	80052c8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800525a:	4b20      	ldr	r3, [pc, #128]	@ (80052dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	f003 0303 	and.w	r3, r3, #3
 8005262:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005264:	4b1d      	ldr	r3, [pc, #116]	@ (80052dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	091b      	lsrs	r3, r3, #4
 800526a:	f003 030f 	and.w	r3, r3, #15
 800526e:	3301      	adds	r3, #1
 8005270:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2b03      	cmp	r3, #3
 8005276:	d10c      	bne.n	8005292 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005278:	4a1a      	ldr	r2, [pc, #104]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005280:	4a16      	ldr	r2, [pc, #88]	@ (80052dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005282:	68d2      	ldr	r2, [r2, #12]
 8005284:	0a12      	lsrs	r2, r2, #8
 8005286:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800528a:	fb02 f303 	mul.w	r3, r2, r3
 800528e:	617b      	str	r3, [r7, #20]
      break;
 8005290:	e00c      	b.n	80052ac <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005292:	4a13      	ldr	r2, [pc, #76]	@ (80052e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	fbb2 f3f3 	udiv	r3, r2, r3
 800529a:	4a10      	ldr	r2, [pc, #64]	@ (80052dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800529c:	68d2      	ldr	r2, [r2, #12]
 800529e:	0a12      	lsrs	r2, r2, #8
 80052a0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80052a4:	fb02 f303 	mul.w	r3, r2, r3
 80052a8:	617b      	str	r3, [r7, #20]
      break;
 80052aa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80052ac:	4b0b      	ldr	r3, [pc, #44]	@ (80052dc <HAL_RCC_GetSysClockFreq+0xb8>)
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	0e5b      	lsrs	r3, r3, #25
 80052b2:	f003 0303 	and.w	r3, r3, #3
 80052b6:	3301      	adds	r3, #1
 80052b8:	005b      	lsls	r3, r3, #1
 80052ba:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80052bc:	697a      	ldr	r2, [r7, #20]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80052c4:	613b      	str	r3, [r7, #16]
 80052c6:	e001      	b.n	80052cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80052c8:	2300      	movs	r3, #0
 80052ca:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80052cc:	693b      	ldr	r3, [r7, #16]
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	371c      	adds	r7, #28
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	40021000 	.word	0x40021000
 80052e0:	00f42400 	.word	0x00f42400
 80052e4:	007a1200 	.word	0x007a1200

080052e8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052e8:	b480      	push	{r7}
 80052ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052ec:	4b03      	ldr	r3, [pc, #12]	@ (80052fc <HAL_RCC_GetHCLKFreq+0x14>)
 80052ee:	681b      	ldr	r3, [r3, #0]
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	20000014 	.word	0x20000014

08005300 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005304:	f7ff fff0 	bl	80052e8 <HAL_RCC_GetHCLKFreq>
 8005308:	4602      	mov	r2, r0
 800530a:	4b06      	ldr	r3, [pc, #24]	@ (8005324 <HAL_RCC_GetPCLK1Freq+0x24>)
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	0a1b      	lsrs	r3, r3, #8
 8005310:	f003 0307 	and.w	r3, r3, #7
 8005314:	4904      	ldr	r1, [pc, #16]	@ (8005328 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005316:	5ccb      	ldrb	r3, [r1, r3]
 8005318:	f003 031f 	and.w	r3, r3, #31
 800531c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005320:	4618      	mov	r0, r3
 8005322:	bd80      	pop	{r7, pc}
 8005324:	40021000 	.word	0x40021000
 8005328:	0800adb0 	.word	0x0800adb0

0800532c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005330:	f7ff ffda 	bl	80052e8 <HAL_RCC_GetHCLKFreq>
 8005334:	4602      	mov	r2, r0
 8005336:	4b06      	ldr	r3, [pc, #24]	@ (8005350 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	0adb      	lsrs	r3, r3, #11
 800533c:	f003 0307 	and.w	r3, r3, #7
 8005340:	4904      	ldr	r1, [pc, #16]	@ (8005354 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005342:	5ccb      	ldrb	r3, [r1, r3]
 8005344:	f003 031f 	and.w	r3, r3, #31
 8005348:	fa22 f303 	lsr.w	r3, r2, r3
}
 800534c:	4618      	mov	r0, r3
 800534e:	bd80      	pop	{r7, pc}
 8005350:	40021000 	.word	0x40021000
 8005354:	0800adb0 	.word	0x0800adb0

08005358 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005358:	b480      	push	{r7}
 800535a:	b087      	sub	sp, #28
 800535c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800535e:	4b1e      	ldr	r3, [pc, #120]	@ (80053d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	f003 0303 	and.w	r3, r3, #3
 8005366:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005368:	4b1b      	ldr	r3, [pc, #108]	@ (80053d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	091b      	lsrs	r3, r3, #4
 800536e:	f003 030f 	and.w	r3, r3, #15
 8005372:	3301      	adds	r3, #1
 8005374:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	2b03      	cmp	r3, #3
 800537a:	d10c      	bne.n	8005396 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800537c:	4a17      	ldr	r2, [pc, #92]	@ (80053dc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	fbb2 f3f3 	udiv	r3, r2, r3
 8005384:	4a14      	ldr	r2, [pc, #80]	@ (80053d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005386:	68d2      	ldr	r2, [r2, #12]
 8005388:	0a12      	lsrs	r2, r2, #8
 800538a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800538e:	fb02 f303 	mul.w	r3, r2, r3
 8005392:	617b      	str	r3, [r7, #20]
    break;
 8005394:	e00c      	b.n	80053b0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005396:	4a12      	ldr	r2, [pc, #72]	@ (80053e0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	fbb2 f3f3 	udiv	r3, r2, r3
 800539e:	4a0e      	ldr	r2, [pc, #56]	@ (80053d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80053a0:	68d2      	ldr	r2, [r2, #12]
 80053a2:	0a12      	lsrs	r2, r2, #8
 80053a4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80053a8:	fb02 f303 	mul.w	r3, r2, r3
 80053ac:	617b      	str	r3, [r7, #20]
    break;
 80053ae:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80053b0:	4b09      	ldr	r3, [pc, #36]	@ (80053d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80053b2:	68db      	ldr	r3, [r3, #12]
 80053b4:	0e5b      	lsrs	r3, r3, #25
 80053b6:	f003 0303 	and.w	r3, r3, #3
 80053ba:	3301      	adds	r3, #1
 80053bc:	005b      	lsls	r3, r3, #1
 80053be:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80053c0:	697a      	ldr	r2, [r7, #20]
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80053c8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80053ca:	687b      	ldr	r3, [r7, #4]
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	371c      	adds	r7, #28
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr
 80053d8:	40021000 	.word	0x40021000
 80053dc:	007a1200 	.word	0x007a1200
 80053e0:	00f42400 	.word	0x00f42400

080053e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b086      	sub	sp, #24
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80053ec:	2300      	movs	r3, #0
 80053ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80053f0:	2300      	movs	r3, #0
 80053f2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	f000 8098 	beq.w	8005532 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005402:	2300      	movs	r3, #0
 8005404:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005406:	4b43      	ldr	r3, [pc, #268]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005408:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800540a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800540e:	2b00      	cmp	r3, #0
 8005410:	d10d      	bne.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005412:	4b40      	ldr	r3, [pc, #256]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005414:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005416:	4a3f      	ldr	r2, [pc, #252]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005418:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800541c:	6593      	str	r3, [r2, #88]	@ 0x58
 800541e:	4b3d      	ldr	r3, [pc, #244]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005420:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005422:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005426:	60bb      	str	r3, [r7, #8]
 8005428:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800542a:	2301      	movs	r3, #1
 800542c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800542e:	4b3a      	ldr	r3, [pc, #232]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a39      	ldr	r2, [pc, #228]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005434:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005438:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800543a:	f7fc fe55 	bl	80020e8 <HAL_GetTick>
 800543e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005440:	e009      	b.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005442:	f7fc fe51 	bl	80020e8 <HAL_GetTick>
 8005446:	4602      	mov	r2, r0
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	2b02      	cmp	r3, #2
 800544e:	d902      	bls.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005450:	2303      	movs	r3, #3
 8005452:	74fb      	strb	r3, [r7, #19]
        break;
 8005454:	e005      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005456:	4b30      	ldr	r3, [pc, #192]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800545e:	2b00      	cmp	r3, #0
 8005460:	d0ef      	beq.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005462:	7cfb      	ldrb	r3, [r7, #19]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d159      	bne.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005468:	4b2a      	ldr	r3, [pc, #168]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800546a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800546e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005472:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d01e      	beq.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800547e:	697a      	ldr	r2, [r7, #20]
 8005480:	429a      	cmp	r2, r3
 8005482:	d019      	beq.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005484:	4b23      	ldr	r3, [pc, #140]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800548a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800548e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005490:	4b20      	ldr	r3, [pc, #128]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005492:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005496:	4a1f      	ldr	r2, [pc, #124]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005498:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800549c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80054a0:	4b1c      	ldr	r3, [pc, #112]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054a6:	4a1b      	ldr	r2, [pc, #108]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80054b0:	4a18      	ldr	r2, [pc, #96]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	f003 0301 	and.w	r3, r3, #1
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d016      	beq.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054c2:	f7fc fe11 	bl	80020e8 <HAL_GetTick>
 80054c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054c8:	e00b      	b.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054ca:	f7fc fe0d 	bl	80020e8 <HAL_GetTick>
 80054ce:	4602      	mov	r2, r0
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	1ad3      	subs	r3, r2, r3
 80054d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054d8:	4293      	cmp	r3, r2
 80054da:	d902      	bls.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80054dc:	2303      	movs	r3, #3
 80054de:	74fb      	strb	r3, [r7, #19]
            break;
 80054e0:	e006      	b.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054e8:	f003 0302 	and.w	r3, r3, #2
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d0ec      	beq.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80054f0:	7cfb      	ldrb	r3, [r7, #19]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d10b      	bne.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054f6:	4b07      	ldr	r3, [pc, #28]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005504:	4903      	ldr	r1, [pc, #12]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005506:	4313      	orrs	r3, r2
 8005508:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800550c:	e008      	b.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800550e:	7cfb      	ldrb	r3, [r7, #19]
 8005510:	74bb      	strb	r3, [r7, #18]
 8005512:	e005      	b.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005514:	40021000 	.word	0x40021000
 8005518:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800551c:	7cfb      	ldrb	r3, [r7, #19]
 800551e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005520:	7c7b      	ldrb	r3, [r7, #17]
 8005522:	2b01      	cmp	r3, #1
 8005524:	d105      	bne.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005526:	4ba7      	ldr	r3, [pc, #668]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800552a:	4aa6      	ldr	r2, [pc, #664]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800552c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005530:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 0301 	and.w	r3, r3, #1
 800553a:	2b00      	cmp	r3, #0
 800553c:	d00a      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800553e:	4ba1      	ldr	r3, [pc, #644]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005544:	f023 0203 	bic.w	r2, r3, #3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	499d      	ldr	r1, [pc, #628]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800554e:	4313      	orrs	r3, r2
 8005550:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 0302 	and.w	r3, r3, #2
 800555c:	2b00      	cmp	r3, #0
 800555e:	d00a      	beq.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005560:	4b98      	ldr	r3, [pc, #608]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005566:	f023 020c 	bic.w	r2, r3, #12
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	4995      	ldr	r1, [pc, #596]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005570:	4313      	orrs	r3, r2
 8005572:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 0304 	and.w	r3, r3, #4
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00a      	beq.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005582:	4b90      	ldr	r3, [pc, #576]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005584:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005588:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	498c      	ldr	r1, [pc, #560]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005592:	4313      	orrs	r3, r2
 8005594:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f003 0308 	and.w	r3, r3, #8
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d00a      	beq.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80055a4:	4b87      	ldr	r3, [pc, #540]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	691b      	ldr	r3, [r3, #16]
 80055b2:	4984      	ldr	r1, [pc, #528]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055b4:	4313      	orrs	r3, r2
 80055b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 0310 	and.w	r3, r3, #16
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d00a      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80055c6:	4b7f      	ldr	r3, [pc, #508]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	695b      	ldr	r3, [r3, #20]
 80055d4:	497b      	ldr	r1, [pc, #492]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055d6:	4313      	orrs	r3, r2
 80055d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 0320 	and.w	r3, r3, #32
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d00a      	beq.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80055e8:	4b76      	ldr	r3, [pc, #472]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055ee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	4973      	ldr	r1, [pc, #460]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055f8:	4313      	orrs	r3, r2
 80055fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005606:	2b00      	cmp	r3, #0
 8005608:	d00a      	beq.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800560a:	4b6e      	ldr	r3, [pc, #440]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800560c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005610:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	69db      	ldr	r3, [r3, #28]
 8005618:	496a      	ldr	r1, [pc, #424]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800561a:	4313      	orrs	r3, r2
 800561c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005628:	2b00      	cmp	r3, #0
 800562a:	d00a      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800562c:	4b65      	ldr	r3, [pc, #404]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800562e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005632:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6a1b      	ldr	r3, [r3, #32]
 800563a:	4962      	ldr	r1, [pc, #392]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800563c:	4313      	orrs	r3, r2
 800563e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00a      	beq.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800564e:	4b5d      	ldr	r3, [pc, #372]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005654:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800565c:	4959      	ldr	r1, [pc, #356]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800565e:	4313      	orrs	r3, r2
 8005660:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800566c:	2b00      	cmp	r3, #0
 800566e:	d00a      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005670:	4b54      	ldr	r3, [pc, #336]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005672:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005676:	f023 0203 	bic.w	r2, r3, #3
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800567e:	4951      	ldr	r1, [pc, #324]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005680:	4313      	orrs	r3, r2
 8005682:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800568e:	2b00      	cmp	r3, #0
 8005690:	d00a      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005692:	4b4c      	ldr	r3, [pc, #304]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005694:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005698:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056a0:	4948      	ldr	r1, [pc, #288]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056a2:	4313      	orrs	r3, r2
 80056a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d015      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80056b4:	4b43      	ldr	r3, [pc, #268]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056c2:	4940      	ldr	r1, [pc, #256]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056c4:	4313      	orrs	r3, r2
 80056c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056d2:	d105      	bne.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056d4:	4b3b      	ldr	r3, [pc, #236]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	4a3a      	ldr	r2, [pc, #232]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056de:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d015      	beq.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80056ec:	4b35      	ldr	r3, [pc, #212]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056f2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056fa:	4932      	ldr	r1, [pc, #200]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056fc:	4313      	orrs	r3, r2
 80056fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005706:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800570a:	d105      	bne.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800570c:	4b2d      	ldr	r3, [pc, #180]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	4a2c      	ldr	r2, [pc, #176]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005712:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005716:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005720:	2b00      	cmp	r3, #0
 8005722:	d015      	beq.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005724:	4b27      	ldr	r3, [pc, #156]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005726:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800572a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005732:	4924      	ldr	r1, [pc, #144]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005734:	4313      	orrs	r3, r2
 8005736:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800573e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005742:	d105      	bne.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005744:	4b1f      	ldr	r3, [pc, #124]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	4a1e      	ldr	r2, [pc, #120]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800574a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800574e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005758:	2b00      	cmp	r3, #0
 800575a:	d015      	beq.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800575c:	4b19      	ldr	r3, [pc, #100]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800575e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005762:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800576a:	4916      	ldr	r1, [pc, #88]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800576c:	4313      	orrs	r3, r2
 800576e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005776:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800577a:	d105      	bne.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800577c:	4b11      	ldr	r3, [pc, #68]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	4a10      	ldr	r2, [pc, #64]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005782:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005786:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005790:	2b00      	cmp	r3, #0
 8005792:	d019      	beq.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005794:	4b0b      	ldr	r3, [pc, #44]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800579a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a2:	4908      	ldr	r1, [pc, #32]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057a4:	4313      	orrs	r3, r2
 80057a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057b2:	d109      	bne.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057b4:	4b03      	ldr	r3, [pc, #12]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	4a02      	ldr	r2, [pc, #8]	@ (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057be:	60d3      	str	r3, [r2, #12]
 80057c0:	e002      	b.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80057c2:	bf00      	nop
 80057c4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d015      	beq.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80057d4:	4b29      	ldr	r3, [pc, #164]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057da:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057e2:	4926      	ldr	r1, [pc, #152]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057e4:	4313      	orrs	r3, r2
 80057e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057f2:	d105      	bne.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80057f4:	4b21      	ldr	r3, [pc, #132]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	4a20      	ldr	r2, [pc, #128]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057fe:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005808:	2b00      	cmp	r3, #0
 800580a:	d015      	beq.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800580c:	4b1b      	ldr	r3, [pc, #108]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800580e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005812:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800581a:	4918      	ldr	r1, [pc, #96]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800581c:	4313      	orrs	r3, r2
 800581e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005826:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800582a:	d105      	bne.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800582c:	4b13      	ldr	r3, [pc, #76]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	4a12      	ldr	r2, [pc, #72]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005832:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005836:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005840:	2b00      	cmp	r3, #0
 8005842:	d015      	beq.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005844:	4b0d      	ldr	r3, [pc, #52]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005846:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800584a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005852:	490a      	ldr	r1, [pc, #40]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005854:	4313      	orrs	r3, r2
 8005856:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800585e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005862:	d105      	bne.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005864:	4b05      	ldr	r3, [pc, #20]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	4a04      	ldr	r2, [pc, #16]	@ (800587c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800586a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800586e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005870:	7cbb      	ldrb	r3, [r7, #18]
}
 8005872:	4618      	mov	r0, r3
 8005874:	3718      	adds	r7, #24
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	40021000 	.word	0x40021000

08005880 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b084      	sub	sp, #16
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d101      	bne.n	8005892 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e09d      	b.n	80059ce <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005896:	2b00      	cmp	r3, #0
 8005898:	d108      	bne.n	80058ac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058a2:	d009      	beq.n	80058b8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2200      	movs	r2, #0
 80058a8:	61da      	str	r2, [r3, #28]
 80058aa:	e005      	b.n	80058b8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d106      	bne.n	80058d8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f7fc f948 	bl	8001b68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2202      	movs	r2, #2
 80058dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058ee:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80058f8:	d902      	bls.n	8005900 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80058fa:	2300      	movs	r3, #0
 80058fc:	60fb      	str	r3, [r7, #12]
 80058fe:	e002      	b.n	8005906 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005900:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005904:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800590e:	d007      	beq.n	8005920 <HAL_SPI_Init+0xa0>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005918:	d002      	beq.n	8005920 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2200      	movs	r2, #0
 800591e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005930:	431a      	orrs	r2, r3
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	691b      	ldr	r3, [r3, #16]
 8005936:	f003 0302 	and.w	r3, r3, #2
 800593a:	431a      	orrs	r2, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	695b      	ldr	r3, [r3, #20]
 8005940:	f003 0301 	and.w	r3, r3, #1
 8005944:	431a      	orrs	r2, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	699b      	ldr	r3, [r3, #24]
 800594a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800594e:	431a      	orrs	r2, r3
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	69db      	ldr	r3, [r3, #28]
 8005954:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005958:	431a      	orrs	r2, r3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a1b      	ldr	r3, [r3, #32]
 800595e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005962:	ea42 0103 	orr.w	r1, r2, r3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800596a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	430a      	orrs	r2, r1
 8005974:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	699b      	ldr	r3, [r3, #24]
 800597a:	0c1b      	lsrs	r3, r3, #16
 800597c:	f003 0204 	and.w	r2, r3, #4
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005984:	f003 0310 	and.w	r3, r3, #16
 8005988:	431a      	orrs	r2, r3
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800598e:	f003 0308 	and.w	r3, r3, #8
 8005992:	431a      	orrs	r2, r3
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800599c:	ea42 0103 	orr.w	r1, r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	430a      	orrs	r2, r1
 80059ac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	69da      	ldr	r2, [r3, #28]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80059bc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2201      	movs	r2, #1
 80059c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80059cc:	2300      	movs	r3, #0
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3710      	adds	r7, #16
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}

080059d6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80059d6:	b580      	push	{r7, lr}
 80059d8:	b08a      	sub	sp, #40	@ 0x28
 80059da:	af00      	add	r7, sp, #0
 80059dc:	60f8      	str	r0, [r7, #12]
 80059de:	60b9      	str	r1, [r7, #8]
 80059e0:	607a      	str	r2, [r7, #4]
 80059e2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80059e4:	2301      	movs	r3, #1
 80059e6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80059e8:	2300      	movs	r3, #0
 80059ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d101      	bne.n	80059fc <HAL_SPI_TransmitReceive+0x26>
 80059f8:	2302      	movs	r3, #2
 80059fa:	e20a      	b.n	8005e12 <HAL_SPI_TransmitReceive+0x43c>
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a04:	f7fc fb70 	bl	80020e8 <HAL_GetTick>
 8005a08:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005a10:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005a18:	887b      	ldrh	r3, [r7, #2]
 8005a1a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005a1c:	887b      	ldrh	r3, [r7, #2]
 8005a1e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005a20:	7efb      	ldrb	r3, [r7, #27]
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d00e      	beq.n	8005a44 <HAL_SPI_TransmitReceive+0x6e>
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a2c:	d106      	bne.n	8005a3c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d102      	bne.n	8005a3c <HAL_SPI_TransmitReceive+0x66>
 8005a36:	7efb      	ldrb	r3, [r7, #27]
 8005a38:	2b04      	cmp	r3, #4
 8005a3a:	d003      	beq.n	8005a44 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005a3c:	2302      	movs	r3, #2
 8005a3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005a42:	e1e0      	b.n	8005e06 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d005      	beq.n	8005a56 <HAL_SPI_TransmitReceive+0x80>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d002      	beq.n	8005a56 <HAL_SPI_TransmitReceive+0x80>
 8005a50:	887b      	ldrh	r3, [r7, #2]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d103      	bne.n	8005a5e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005a5c:	e1d3      	b.n	8005e06 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	2b04      	cmp	r3, #4
 8005a68:	d003      	beq.n	8005a72 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2205      	movs	r2, #5
 8005a6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2200      	movs	r2, #0
 8005a76:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	887a      	ldrh	r2, [r7, #2]
 8005a82:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	887a      	ldrh	r2, [r7, #2]
 8005a8a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	68ba      	ldr	r2, [r7, #8]
 8005a92:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	887a      	ldrh	r2, [r7, #2]
 8005a98:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	887a      	ldrh	r2, [r7, #2]
 8005a9e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ab4:	d802      	bhi.n	8005abc <HAL_SPI_TransmitReceive+0xe6>
 8005ab6:	8a3b      	ldrh	r3, [r7, #16]
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d908      	bls.n	8005ace <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	685a      	ldr	r2, [r3, #4]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005aca:	605a      	str	r2, [r3, #4]
 8005acc:	e007      	b.n	8005ade <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	685a      	ldr	r2, [r3, #4]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005adc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ae8:	2b40      	cmp	r3, #64	@ 0x40
 8005aea:	d007      	beq.n	8005afc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005afa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b04:	f240 8081 	bls.w	8005c0a <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d002      	beq.n	8005b16 <HAL_SPI_TransmitReceive+0x140>
 8005b10:	8a7b      	ldrh	r3, [r7, #18]
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d16d      	bne.n	8005bf2 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b1a:	881a      	ldrh	r2, [r3, #0]
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b26:	1c9a      	adds	r2, r3, #2
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b30:	b29b      	uxth	r3, r3
 8005b32:	3b01      	subs	r3, #1
 8005b34:	b29a      	uxth	r2, r3
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b3a:	e05a      	b.n	8005bf2 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	f003 0302 	and.w	r3, r3, #2
 8005b46:	2b02      	cmp	r3, #2
 8005b48:	d11b      	bne.n	8005b82 <HAL_SPI_TransmitReceive+0x1ac>
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b4e:	b29b      	uxth	r3, r3
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d016      	beq.n	8005b82 <HAL_SPI_TransmitReceive+0x1ac>
 8005b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d113      	bne.n	8005b82 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b5e:	881a      	ldrh	r2, [r3, #0]
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b6a:	1c9a      	adds	r2, r3, #2
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b74:	b29b      	uxth	r3, r3
 8005b76:	3b01      	subs	r3, #1
 8005b78:	b29a      	uxth	r2, r3
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	f003 0301 	and.w	r3, r3, #1
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d11c      	bne.n	8005bca <HAL_SPI_TransmitReceive+0x1f4>
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d016      	beq.n	8005bca <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68da      	ldr	r2, [r3, #12]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba6:	b292      	uxth	r2, r2
 8005ba8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bae:	1c9a      	adds	r2, r3, #2
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	b29a      	uxth	r2, r3
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005bca:	f7fc fa8d 	bl	80020e8 <HAL_GetTick>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	69fb      	ldr	r3, [r7, #28]
 8005bd2:	1ad3      	subs	r3, r2, r3
 8005bd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d80b      	bhi.n	8005bf2 <HAL_SPI_TransmitReceive+0x21c>
 8005bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005be0:	d007      	beq.n	8005bf2 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8005be2:	2303      	movs	r3, #3
 8005be4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005bf0:	e109      	b.n	8005e06 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d19f      	bne.n	8005b3c <HAL_SPI_TransmitReceive+0x166>
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d199      	bne.n	8005b3c <HAL_SPI_TransmitReceive+0x166>
 8005c08:	e0e3      	b.n	8005dd2 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d003      	beq.n	8005c1a <HAL_SPI_TransmitReceive+0x244>
 8005c12:	8a7b      	ldrh	r3, [r7, #18]
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	f040 80cf 	bne.w	8005db8 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d912      	bls.n	8005c4a <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c28:	881a      	ldrh	r2, [r3, #0]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c34:	1c9a      	adds	r2, r3, #2
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	3b02      	subs	r3, #2
 8005c42:	b29a      	uxth	r2, r3
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005c48:	e0b6      	b.n	8005db8 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	330c      	adds	r3, #12
 8005c54:	7812      	ldrb	r2, [r2, #0]
 8005c56:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c5c:	1c5a      	adds	r2, r3, #1
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c66:	b29b      	uxth	r3, r3
 8005c68:	3b01      	subs	r3, #1
 8005c6a:	b29a      	uxth	r2, r3
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c70:	e0a2      	b.n	8005db8 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	f003 0302 	and.w	r3, r3, #2
 8005c7c:	2b02      	cmp	r3, #2
 8005c7e:	d134      	bne.n	8005cea <HAL_SPI_TransmitReceive+0x314>
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d02f      	beq.n	8005cea <HAL_SPI_TransmitReceive+0x314>
 8005c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d12c      	bne.n	8005cea <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c94:	b29b      	uxth	r3, r3
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d912      	bls.n	8005cc0 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c9e:	881a      	ldrh	r2, [r3, #0]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005caa:	1c9a      	adds	r2, r3, #2
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	3b02      	subs	r3, #2
 8005cb8:	b29a      	uxth	r2, r3
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005cbe:	e012      	b.n	8005ce6 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	330c      	adds	r3, #12
 8005cca:	7812      	ldrb	r2, [r2, #0]
 8005ccc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cd2:	1c5a      	adds	r2, r3, #1
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	3b01      	subs	r3, #1
 8005ce0:	b29a      	uxth	r2, r3
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	689b      	ldr	r3, [r3, #8]
 8005cf0:	f003 0301 	and.w	r3, r3, #1
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d148      	bne.n	8005d8a <HAL_SPI_TransmitReceive+0x3b4>
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005cfe:	b29b      	uxth	r3, r3
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d042      	beq.n	8005d8a <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d0a:	b29b      	uxth	r3, r3
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d923      	bls.n	8005d58 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68da      	ldr	r2, [r3, #12]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d1a:	b292      	uxth	r2, r2
 8005d1c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d22:	1c9a      	adds	r2, r3, #2
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	3b02      	subs	r3, #2
 8005d32:	b29a      	uxth	r2, r3
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d81f      	bhi.n	8005d86 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	685a      	ldr	r2, [r3, #4]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005d54:	605a      	str	r2, [r3, #4]
 8005d56:	e016      	b.n	8005d86 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f103 020c 	add.w	r2, r3, #12
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d64:	7812      	ldrb	r2, [r2, #0]
 8005d66:	b2d2      	uxtb	r2, r2
 8005d68:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d6e:	1c5a      	adds	r2, r3, #1
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	b29a      	uxth	r2, r3
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d86:	2301      	movs	r3, #1
 8005d88:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005d8a:	f7fc f9ad 	bl	80020e8 <HAL_GetTick>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	69fb      	ldr	r3, [r7, #28]
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d803      	bhi.n	8005da2 <HAL_SPI_TransmitReceive+0x3cc>
 8005d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da0:	d102      	bne.n	8005da8 <HAL_SPI_TransmitReceive+0x3d2>
 8005da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d107      	bne.n	8005db8 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8005da8:	2303      	movs	r3, #3
 8005daa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2201      	movs	r2, #1
 8005db2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005db6:	e026      	b.n	8005e06 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	f47f af57 	bne.w	8005c72 <HAL_SPI_TransmitReceive+0x29c>
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	f47f af50 	bne.w	8005c72 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005dd2:	69fa      	ldr	r2, [r7, #28]
 8005dd4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005dd6:	68f8      	ldr	r0, [r7, #12]
 8005dd8:	f000 f93e 	bl	8006058 <SPI_EndRxTxTransaction>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d005      	beq.n	8005dee <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2220      	movs	r2, #32
 8005dec:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d003      	beq.n	8005dfe <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dfc:	e003      	b.n	8005e06 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2201      	movs	r2, #1
 8005e02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005e0e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3728      	adds	r7, #40	@ 0x28
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
	...

08005e1c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b088      	sub	sp, #32
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	60f8      	str	r0, [r7, #12]
 8005e24:	60b9      	str	r1, [r7, #8]
 8005e26:	603b      	str	r3, [r7, #0]
 8005e28:	4613      	mov	r3, r2
 8005e2a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005e2c:	f7fc f95c 	bl	80020e8 <HAL_GetTick>
 8005e30:	4602      	mov	r2, r0
 8005e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e34:	1a9b      	subs	r3, r3, r2
 8005e36:	683a      	ldr	r2, [r7, #0]
 8005e38:	4413      	add	r3, r2
 8005e3a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005e3c:	f7fc f954 	bl	80020e8 <HAL_GetTick>
 8005e40:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005e42:	4b39      	ldr	r3, [pc, #228]	@ (8005f28 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	015b      	lsls	r3, r3, #5
 8005e48:	0d1b      	lsrs	r3, r3, #20
 8005e4a:	69fa      	ldr	r2, [r7, #28]
 8005e4c:	fb02 f303 	mul.w	r3, r2, r3
 8005e50:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e52:	e054      	b.n	8005efe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e5a:	d050      	beq.n	8005efe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e5c:	f7fc f944 	bl	80020e8 <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	69fa      	ldr	r2, [r7, #28]
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d902      	bls.n	8005e72 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005e6c:	69fb      	ldr	r3, [r7, #28]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d13d      	bne.n	8005eee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	685a      	ldr	r2, [r3, #4]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005e80:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e8a:	d111      	bne.n	8005eb0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e94:	d004      	beq.n	8005ea0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e9e:	d107      	bne.n	8005eb0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005eae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eb4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005eb8:	d10f      	bne.n	8005eda <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ec8:	601a      	str	r2, [r3, #0]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ed8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2201      	movs	r2, #1
 8005ede:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005eea:	2303      	movs	r3, #3
 8005eec:	e017      	b.n	8005f1e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d101      	bne.n	8005ef8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	3b01      	subs	r3, #1
 8005efc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	689a      	ldr	r2, [r3, #8]
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	4013      	ands	r3, r2
 8005f08:	68ba      	ldr	r2, [r7, #8]
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	bf0c      	ite	eq
 8005f0e:	2301      	moveq	r3, #1
 8005f10:	2300      	movne	r3, #0
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	461a      	mov	r2, r3
 8005f16:	79fb      	ldrb	r3, [r7, #7]
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d19b      	bne.n	8005e54 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005f1c:	2300      	movs	r3, #0
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3720      	adds	r7, #32
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	bf00      	nop
 8005f28:	20000014 	.word	0x20000014

08005f2c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b08a      	sub	sp, #40	@ 0x28
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	60f8      	str	r0, [r7, #12]
 8005f34:	60b9      	str	r1, [r7, #8]
 8005f36:	607a      	str	r2, [r7, #4]
 8005f38:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005f3e:	f7fc f8d3 	bl	80020e8 <HAL_GetTick>
 8005f42:	4602      	mov	r2, r0
 8005f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f46:	1a9b      	subs	r3, r3, r2
 8005f48:	683a      	ldr	r2, [r7, #0]
 8005f4a:	4413      	add	r3, r2
 8005f4c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005f4e:	f7fc f8cb 	bl	80020e8 <HAL_GetTick>
 8005f52:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	330c      	adds	r3, #12
 8005f5a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005f5c:	4b3d      	ldr	r3, [pc, #244]	@ (8006054 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	4613      	mov	r3, r2
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	4413      	add	r3, r2
 8005f66:	00da      	lsls	r2, r3, #3
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	0d1b      	lsrs	r3, r3, #20
 8005f6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f6e:	fb02 f303 	mul.w	r3, r2, r3
 8005f72:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005f74:	e060      	b.n	8006038 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005f7c:	d107      	bne.n	8005f8e <SPI_WaitFifoStateUntilTimeout+0x62>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d104      	bne.n	8005f8e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005f84:	69fb      	ldr	r3, [r7, #28]
 8005f86:	781b      	ldrb	r3, [r3, #0]
 8005f88:	b2db      	uxtb	r3, r3
 8005f8a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005f8c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f94:	d050      	beq.n	8006038 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f96:	f7fc f8a7 	bl	80020e8 <HAL_GetTick>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	6a3b      	ldr	r3, [r7, #32]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d902      	bls.n	8005fac <SPI_WaitFifoStateUntilTimeout+0x80>
 8005fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d13d      	bne.n	8006028 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	685a      	ldr	r2, [r3, #4]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005fba:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005fc4:	d111      	bne.n	8005fea <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fce:	d004      	beq.n	8005fda <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fd8:	d107      	bne.n	8005fea <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fe8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ff2:	d10f      	bne.n	8006014 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006002:	601a      	str	r2, [r3, #0]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006012:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2200      	movs	r2, #0
 8006020:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006024:	2303      	movs	r3, #3
 8006026:	e010      	b.n	800604a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006028:	69bb      	ldr	r3, [r7, #24]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d101      	bne.n	8006032 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800602e:	2300      	movs	r3, #0
 8006030:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	3b01      	subs	r3, #1
 8006036:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	689a      	ldr	r2, [r3, #8]
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	4013      	ands	r3, r2
 8006042:	687a      	ldr	r2, [r7, #4]
 8006044:	429a      	cmp	r2, r3
 8006046:	d196      	bne.n	8005f76 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	3728      	adds	r7, #40	@ 0x28
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
 8006052:	bf00      	nop
 8006054:	20000014 	.word	0x20000014

08006058 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b086      	sub	sp, #24
 800605c:	af02      	add	r7, sp, #8
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	9300      	str	r3, [sp, #0]
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	2200      	movs	r2, #0
 800606c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006070:	68f8      	ldr	r0, [r7, #12]
 8006072:	f7ff ff5b 	bl	8005f2c <SPI_WaitFifoStateUntilTimeout>
 8006076:	4603      	mov	r3, r0
 8006078:	2b00      	cmp	r3, #0
 800607a:	d007      	beq.n	800608c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006080:	f043 0220 	orr.w	r2, r3, #32
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006088:	2303      	movs	r3, #3
 800608a:	e027      	b.n	80060dc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	9300      	str	r3, [sp, #0]
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	2200      	movs	r2, #0
 8006094:	2180      	movs	r1, #128	@ 0x80
 8006096:	68f8      	ldr	r0, [r7, #12]
 8006098:	f7ff fec0 	bl	8005e1c <SPI_WaitFlagStateUntilTimeout>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d007      	beq.n	80060b2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060a6:	f043 0220 	orr.w	r2, r3, #32
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	e014      	b.n	80060dc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	9300      	str	r3, [sp, #0]
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80060be:	68f8      	ldr	r0, [r7, #12]
 80060c0:	f7ff ff34 	bl	8005f2c <SPI_WaitFifoStateUntilTimeout>
 80060c4:	4603      	mov	r3, r0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d007      	beq.n	80060da <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060ce:	f043 0220 	orr.w	r2, r3, #32
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80060d6:	2303      	movs	r3, #3
 80060d8:	e000      	b.n	80060dc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80060da:	2300      	movs	r3, #0
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3710      	adds	r7, #16
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d101      	bne.n	80060f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e049      	b.n	800618a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d106      	bne.n	8006110 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f7fb fd8c 	bl	8001c28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2202      	movs	r2, #2
 8006114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	3304      	adds	r3, #4
 8006120:	4619      	mov	r1, r3
 8006122:	4610      	mov	r0, r2
 8006124:	f000 fdc4 	bl	8006cb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006188:	2300      	movs	r3, #0
}
 800618a:	4618      	mov	r0, r3
 800618c:	3708      	adds	r7, #8
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
	...

08006194 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006194:	b480      	push	{r7}
 8006196:	b085      	sub	sp, #20
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061a2:	b2db      	uxtb	r3, r3
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d001      	beq.n	80061ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e054      	b.n	8006256 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2202      	movs	r2, #2
 80061b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	68da      	ldr	r2, [r3, #12]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f042 0201 	orr.w	r2, r2, #1
 80061c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a26      	ldr	r2, [pc, #152]	@ (8006264 <HAL_TIM_Base_Start_IT+0xd0>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d022      	beq.n	8006214 <HAL_TIM_Base_Start_IT+0x80>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061d6:	d01d      	beq.n	8006214 <HAL_TIM_Base_Start_IT+0x80>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a22      	ldr	r2, [pc, #136]	@ (8006268 <HAL_TIM_Base_Start_IT+0xd4>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d018      	beq.n	8006214 <HAL_TIM_Base_Start_IT+0x80>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4a21      	ldr	r2, [pc, #132]	@ (800626c <HAL_TIM_Base_Start_IT+0xd8>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d013      	beq.n	8006214 <HAL_TIM_Base_Start_IT+0x80>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a1f      	ldr	r2, [pc, #124]	@ (8006270 <HAL_TIM_Base_Start_IT+0xdc>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d00e      	beq.n	8006214 <HAL_TIM_Base_Start_IT+0x80>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a1e      	ldr	r2, [pc, #120]	@ (8006274 <HAL_TIM_Base_Start_IT+0xe0>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d009      	beq.n	8006214 <HAL_TIM_Base_Start_IT+0x80>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a1c      	ldr	r2, [pc, #112]	@ (8006278 <HAL_TIM_Base_Start_IT+0xe4>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d004      	beq.n	8006214 <HAL_TIM_Base_Start_IT+0x80>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a1b      	ldr	r2, [pc, #108]	@ (800627c <HAL_TIM_Base_Start_IT+0xe8>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d115      	bne.n	8006240 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	689a      	ldr	r2, [r3, #8]
 800621a:	4b19      	ldr	r3, [pc, #100]	@ (8006280 <HAL_TIM_Base_Start_IT+0xec>)
 800621c:	4013      	ands	r3, r2
 800621e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2b06      	cmp	r3, #6
 8006224:	d015      	beq.n	8006252 <HAL_TIM_Base_Start_IT+0xbe>
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800622c:	d011      	beq.n	8006252 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f042 0201 	orr.w	r2, r2, #1
 800623c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800623e:	e008      	b.n	8006252 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f042 0201 	orr.w	r2, r2, #1
 800624e:	601a      	str	r2, [r3, #0]
 8006250:	e000      	b.n	8006254 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006252:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	3714      	adds	r7, #20
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr
 8006262:	bf00      	nop
 8006264:	40012c00 	.word	0x40012c00
 8006268:	40000400 	.word	0x40000400
 800626c:	40000800 	.word	0x40000800
 8006270:	40000c00 	.word	0x40000c00
 8006274:	40013400 	.word	0x40013400
 8006278:	40014000 	.word	0x40014000
 800627c:	40015000 	.word	0x40015000
 8006280:	00010007 	.word	0x00010007

08006284 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b082      	sub	sp, #8
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d101      	bne.n	8006296 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	e049      	b.n	800632a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800629c:	b2db      	uxtb	r3, r3
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d106      	bne.n	80062b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f000 f841 	bl	8006332 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2202      	movs	r2, #2
 80062b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	3304      	adds	r3, #4
 80062c0:	4619      	mov	r1, r3
 80062c2:	4610      	mov	r0, r2
 80062c4:	f000 fcf4 	bl	8006cb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006328:	2300      	movs	r3, #0
}
 800632a:	4618      	mov	r0, r3
 800632c:	3708      	adds	r7, #8
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}

08006332 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006332:	b480      	push	{r7}
 8006334:	b083      	sub	sp, #12
 8006336:	af00      	add	r7, sp, #0
 8006338:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800633a:	bf00      	nop
 800633c:	370c      	adds	r7, #12
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr
	...

08006348 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b084      	sub	sp, #16
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
 8006350:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d109      	bne.n	800636c <HAL_TIM_PWM_Start+0x24>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800635e:	b2db      	uxtb	r3, r3
 8006360:	2b01      	cmp	r3, #1
 8006362:	bf14      	ite	ne
 8006364:	2301      	movne	r3, #1
 8006366:	2300      	moveq	r3, #0
 8006368:	b2db      	uxtb	r3, r3
 800636a:	e03c      	b.n	80063e6 <HAL_TIM_PWM_Start+0x9e>
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	2b04      	cmp	r3, #4
 8006370:	d109      	bne.n	8006386 <HAL_TIM_PWM_Start+0x3e>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006378:	b2db      	uxtb	r3, r3
 800637a:	2b01      	cmp	r3, #1
 800637c:	bf14      	ite	ne
 800637e:	2301      	movne	r3, #1
 8006380:	2300      	moveq	r3, #0
 8006382:	b2db      	uxtb	r3, r3
 8006384:	e02f      	b.n	80063e6 <HAL_TIM_PWM_Start+0x9e>
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	2b08      	cmp	r3, #8
 800638a:	d109      	bne.n	80063a0 <HAL_TIM_PWM_Start+0x58>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006392:	b2db      	uxtb	r3, r3
 8006394:	2b01      	cmp	r3, #1
 8006396:	bf14      	ite	ne
 8006398:	2301      	movne	r3, #1
 800639a:	2300      	moveq	r3, #0
 800639c:	b2db      	uxtb	r3, r3
 800639e:	e022      	b.n	80063e6 <HAL_TIM_PWM_Start+0x9e>
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	2b0c      	cmp	r3, #12
 80063a4:	d109      	bne.n	80063ba <HAL_TIM_PWM_Start+0x72>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	2b01      	cmp	r3, #1
 80063b0:	bf14      	ite	ne
 80063b2:	2301      	movne	r3, #1
 80063b4:	2300      	moveq	r3, #0
 80063b6:	b2db      	uxtb	r3, r3
 80063b8:	e015      	b.n	80063e6 <HAL_TIM_PWM_Start+0x9e>
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	2b10      	cmp	r3, #16
 80063be:	d109      	bne.n	80063d4 <HAL_TIM_PWM_Start+0x8c>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80063c6:	b2db      	uxtb	r3, r3
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	bf14      	ite	ne
 80063cc:	2301      	movne	r3, #1
 80063ce:	2300      	moveq	r3, #0
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	e008      	b.n	80063e6 <HAL_TIM_PWM_Start+0x9e>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	2b01      	cmp	r3, #1
 80063de:	bf14      	ite	ne
 80063e0:	2301      	movne	r3, #1
 80063e2:	2300      	moveq	r3, #0
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d001      	beq.n	80063ee <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e0a6      	b.n	800653c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d104      	bne.n	80063fe <HAL_TIM_PWM_Start+0xb6>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2202      	movs	r2, #2
 80063f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063fc:	e023      	b.n	8006446 <HAL_TIM_PWM_Start+0xfe>
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	2b04      	cmp	r3, #4
 8006402:	d104      	bne.n	800640e <HAL_TIM_PWM_Start+0xc6>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2202      	movs	r2, #2
 8006408:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800640c:	e01b      	b.n	8006446 <HAL_TIM_PWM_Start+0xfe>
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	2b08      	cmp	r3, #8
 8006412:	d104      	bne.n	800641e <HAL_TIM_PWM_Start+0xd6>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2202      	movs	r2, #2
 8006418:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800641c:	e013      	b.n	8006446 <HAL_TIM_PWM_Start+0xfe>
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	2b0c      	cmp	r3, #12
 8006422:	d104      	bne.n	800642e <HAL_TIM_PWM_Start+0xe6>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2202      	movs	r2, #2
 8006428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800642c:	e00b      	b.n	8006446 <HAL_TIM_PWM_Start+0xfe>
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	2b10      	cmp	r3, #16
 8006432:	d104      	bne.n	800643e <HAL_TIM_PWM_Start+0xf6>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2202      	movs	r2, #2
 8006438:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800643c:	e003      	b.n	8006446 <HAL_TIM_PWM_Start+0xfe>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2202      	movs	r2, #2
 8006442:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2201      	movs	r2, #1
 800644c:	6839      	ldr	r1, [r7, #0]
 800644e:	4618      	mov	r0, r3
 8006450:	f001 f8a8 	bl	80075a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a3a      	ldr	r2, [pc, #232]	@ (8006544 <HAL_TIM_PWM_Start+0x1fc>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d018      	beq.n	8006490 <HAL_TIM_PWM_Start+0x148>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a39      	ldr	r2, [pc, #228]	@ (8006548 <HAL_TIM_PWM_Start+0x200>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d013      	beq.n	8006490 <HAL_TIM_PWM_Start+0x148>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a37      	ldr	r2, [pc, #220]	@ (800654c <HAL_TIM_PWM_Start+0x204>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d00e      	beq.n	8006490 <HAL_TIM_PWM_Start+0x148>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a36      	ldr	r2, [pc, #216]	@ (8006550 <HAL_TIM_PWM_Start+0x208>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d009      	beq.n	8006490 <HAL_TIM_PWM_Start+0x148>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a34      	ldr	r2, [pc, #208]	@ (8006554 <HAL_TIM_PWM_Start+0x20c>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d004      	beq.n	8006490 <HAL_TIM_PWM_Start+0x148>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a33      	ldr	r2, [pc, #204]	@ (8006558 <HAL_TIM_PWM_Start+0x210>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d101      	bne.n	8006494 <HAL_TIM_PWM_Start+0x14c>
 8006490:	2301      	movs	r3, #1
 8006492:	e000      	b.n	8006496 <HAL_TIM_PWM_Start+0x14e>
 8006494:	2300      	movs	r3, #0
 8006496:	2b00      	cmp	r3, #0
 8006498:	d007      	beq.n	80064aa <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80064a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a25      	ldr	r2, [pc, #148]	@ (8006544 <HAL_TIM_PWM_Start+0x1fc>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d022      	beq.n	80064fa <HAL_TIM_PWM_Start+0x1b2>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064bc:	d01d      	beq.n	80064fa <HAL_TIM_PWM_Start+0x1b2>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a26      	ldr	r2, [pc, #152]	@ (800655c <HAL_TIM_PWM_Start+0x214>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d018      	beq.n	80064fa <HAL_TIM_PWM_Start+0x1b2>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a24      	ldr	r2, [pc, #144]	@ (8006560 <HAL_TIM_PWM_Start+0x218>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d013      	beq.n	80064fa <HAL_TIM_PWM_Start+0x1b2>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a23      	ldr	r2, [pc, #140]	@ (8006564 <HAL_TIM_PWM_Start+0x21c>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d00e      	beq.n	80064fa <HAL_TIM_PWM_Start+0x1b2>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a19      	ldr	r2, [pc, #100]	@ (8006548 <HAL_TIM_PWM_Start+0x200>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d009      	beq.n	80064fa <HAL_TIM_PWM_Start+0x1b2>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a18      	ldr	r2, [pc, #96]	@ (800654c <HAL_TIM_PWM_Start+0x204>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d004      	beq.n	80064fa <HAL_TIM_PWM_Start+0x1b2>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a18      	ldr	r2, [pc, #96]	@ (8006558 <HAL_TIM_PWM_Start+0x210>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d115      	bne.n	8006526 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	689a      	ldr	r2, [r3, #8]
 8006500:	4b19      	ldr	r3, [pc, #100]	@ (8006568 <HAL_TIM_PWM_Start+0x220>)
 8006502:	4013      	ands	r3, r2
 8006504:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2b06      	cmp	r3, #6
 800650a:	d015      	beq.n	8006538 <HAL_TIM_PWM_Start+0x1f0>
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006512:	d011      	beq.n	8006538 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f042 0201 	orr.w	r2, r2, #1
 8006522:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006524:	e008      	b.n	8006538 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f042 0201 	orr.w	r2, r2, #1
 8006534:	601a      	str	r2, [r3, #0]
 8006536:	e000      	b.n	800653a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006538:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800653a:	2300      	movs	r3, #0
}
 800653c:	4618      	mov	r0, r3
 800653e:	3710      	adds	r7, #16
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}
 8006544:	40012c00 	.word	0x40012c00
 8006548:	40013400 	.word	0x40013400
 800654c:	40014000 	.word	0x40014000
 8006550:	40014400 	.word	0x40014400
 8006554:	40014800 	.word	0x40014800
 8006558:	40015000 	.word	0x40015000
 800655c:	40000400 	.word	0x40000400
 8006560:	40000800 	.word	0x40000800
 8006564:	40000c00 	.word	0x40000c00
 8006568:	00010007 	.word	0x00010007

0800656c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b084      	sub	sp, #16
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	68db      	ldr	r3, [r3, #12]
 800657a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	f003 0302 	and.w	r3, r3, #2
 800658a:	2b00      	cmp	r3, #0
 800658c:	d020      	beq.n	80065d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f003 0302 	and.w	r3, r3, #2
 8006594:	2b00      	cmp	r3, #0
 8006596:	d01b      	beq.n	80065d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f06f 0202 	mvn.w	r2, #2
 80065a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2201      	movs	r2, #1
 80065a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	699b      	ldr	r3, [r3, #24]
 80065ae:	f003 0303 	and.w	r3, r3, #3
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d003      	beq.n	80065be <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f000 fb5c 	bl	8006c74 <HAL_TIM_IC_CaptureCallback>
 80065bc:	e005      	b.n	80065ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f000 fb4e 	bl	8006c60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f000 fb5f 	bl	8006c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	f003 0304 	and.w	r3, r3, #4
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d020      	beq.n	800661c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	f003 0304 	and.w	r3, r3, #4
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d01b      	beq.n	800661c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f06f 0204 	mvn.w	r2, #4
 80065ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2202      	movs	r2, #2
 80065f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	699b      	ldr	r3, [r3, #24]
 80065fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d003      	beq.n	800660a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f000 fb36 	bl	8006c74 <HAL_TIM_IC_CaptureCallback>
 8006608:	e005      	b.n	8006616 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 fb28 	bl	8006c60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f000 fb39 	bl	8006c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	f003 0308 	and.w	r3, r3, #8
 8006622:	2b00      	cmp	r3, #0
 8006624:	d020      	beq.n	8006668 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f003 0308 	and.w	r3, r3, #8
 800662c:	2b00      	cmp	r3, #0
 800662e:	d01b      	beq.n	8006668 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f06f 0208 	mvn.w	r2, #8
 8006638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2204      	movs	r2, #4
 800663e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	69db      	ldr	r3, [r3, #28]
 8006646:	f003 0303 	and.w	r3, r3, #3
 800664a:	2b00      	cmp	r3, #0
 800664c:	d003      	beq.n	8006656 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 fb10 	bl	8006c74 <HAL_TIM_IC_CaptureCallback>
 8006654:	e005      	b.n	8006662 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f000 fb02 	bl	8006c60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	f000 fb13 	bl	8006c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2200      	movs	r2, #0
 8006666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	f003 0310 	and.w	r3, r3, #16
 800666e:	2b00      	cmp	r3, #0
 8006670:	d020      	beq.n	80066b4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f003 0310 	and.w	r3, r3, #16
 8006678:	2b00      	cmp	r3, #0
 800667a:	d01b      	beq.n	80066b4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f06f 0210 	mvn.w	r2, #16
 8006684:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2208      	movs	r2, #8
 800668a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	69db      	ldr	r3, [r3, #28]
 8006692:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006696:	2b00      	cmp	r3, #0
 8006698:	d003      	beq.n	80066a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f000 faea 	bl	8006c74 <HAL_TIM_IC_CaptureCallback>
 80066a0:	e005      	b.n	80066ae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 fadc 	bl	8006c60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f000 faed 	bl	8006c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	f003 0301 	and.w	r3, r3, #1
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d00c      	beq.n	80066d8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f003 0301 	and.w	r3, r3, #1
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d007      	beq.n	80066d8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f06f 0201 	mvn.w	r2, #1
 80066d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f7fb f96a 	bl	80019ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d104      	bne.n	80066ec <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d00c      	beq.n	8006706 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d007      	beq.n	8006706 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80066fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f001 f815 	bl	8007730 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800670c:	2b00      	cmp	r3, #0
 800670e:	d00c      	beq.n	800672a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006716:	2b00      	cmp	r3, #0
 8006718:	d007      	beq.n	800672a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006722:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f001 f80d 	bl	8007744 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006730:	2b00      	cmp	r3, #0
 8006732:	d00c      	beq.n	800674e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800673a:	2b00      	cmp	r3, #0
 800673c:	d007      	beq.n	800674e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006746:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f000 faa7 	bl	8006c9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	f003 0320 	and.w	r3, r3, #32
 8006754:	2b00      	cmp	r3, #0
 8006756:	d00c      	beq.n	8006772 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f003 0320 	and.w	r3, r3, #32
 800675e:	2b00      	cmp	r3, #0
 8006760:	d007      	beq.n	8006772 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f06f 0220 	mvn.w	r2, #32
 800676a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800676c:	6878      	ldr	r0, [r7, #4]
 800676e:	f000 ffd5 	bl	800771c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006778:	2b00      	cmp	r3, #0
 800677a:	d00c      	beq.n	8006796 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006782:	2b00      	cmp	r3, #0
 8006784:	d007      	beq.n	8006796 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800678e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f000 ffe1 	bl	8007758 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800679c:	2b00      	cmp	r3, #0
 800679e:	d00c      	beq.n	80067ba <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d007      	beq.n	80067ba <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80067b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	f000 ffd9 	bl	800776c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d00c      	beq.n	80067de <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d007      	beq.n	80067de <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80067d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	f000 ffd1 	bl	8007780 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d00c      	beq.n	8006802 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d007      	beq.n	8006802 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80067fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f000 ffc9 	bl	8007794 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006802:	bf00      	nop
 8006804:	3710      	adds	r7, #16
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}
	...

0800680c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b086      	sub	sp, #24
 8006810:	af00      	add	r7, sp, #0
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	60b9      	str	r1, [r7, #8]
 8006816:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006818:	2300      	movs	r3, #0
 800681a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006822:	2b01      	cmp	r3, #1
 8006824:	d101      	bne.n	800682a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006826:	2302      	movs	r3, #2
 8006828:	e0ff      	b.n	8006a2a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2201      	movs	r2, #1
 800682e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2b14      	cmp	r3, #20
 8006836:	f200 80f0 	bhi.w	8006a1a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800683a:	a201      	add	r2, pc, #4	@ (adr r2, 8006840 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800683c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006840:	08006895 	.word	0x08006895
 8006844:	08006a1b 	.word	0x08006a1b
 8006848:	08006a1b 	.word	0x08006a1b
 800684c:	08006a1b 	.word	0x08006a1b
 8006850:	080068d5 	.word	0x080068d5
 8006854:	08006a1b 	.word	0x08006a1b
 8006858:	08006a1b 	.word	0x08006a1b
 800685c:	08006a1b 	.word	0x08006a1b
 8006860:	08006917 	.word	0x08006917
 8006864:	08006a1b 	.word	0x08006a1b
 8006868:	08006a1b 	.word	0x08006a1b
 800686c:	08006a1b 	.word	0x08006a1b
 8006870:	08006957 	.word	0x08006957
 8006874:	08006a1b 	.word	0x08006a1b
 8006878:	08006a1b 	.word	0x08006a1b
 800687c:	08006a1b 	.word	0x08006a1b
 8006880:	08006999 	.word	0x08006999
 8006884:	08006a1b 	.word	0x08006a1b
 8006888:	08006a1b 	.word	0x08006a1b
 800688c:	08006a1b 	.word	0x08006a1b
 8006890:	080069d9 	.word	0x080069d9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68b9      	ldr	r1, [r7, #8]
 800689a:	4618      	mov	r0, r3
 800689c:	f000 fabc 	bl	8006e18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	699a      	ldr	r2, [r3, #24]
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f042 0208 	orr.w	r2, r2, #8
 80068ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	699a      	ldr	r2, [r3, #24]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f022 0204 	bic.w	r2, r2, #4
 80068be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	6999      	ldr	r1, [r3, #24]
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	691a      	ldr	r2, [r3, #16]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	430a      	orrs	r2, r1
 80068d0:	619a      	str	r2, [r3, #24]
      break;
 80068d2:	e0a5      	b.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68b9      	ldr	r1, [r7, #8]
 80068da:	4618      	mov	r0, r3
 80068dc:	f000 fb36 	bl	8006f4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	699a      	ldr	r2, [r3, #24]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	699a      	ldr	r2, [r3, #24]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	6999      	ldr	r1, [r3, #24]
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	691b      	ldr	r3, [r3, #16]
 800690a:	021a      	lsls	r2, r3, #8
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	430a      	orrs	r2, r1
 8006912:	619a      	str	r2, [r3, #24]
      break;
 8006914:	e084      	b.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	68b9      	ldr	r1, [r7, #8]
 800691c:	4618      	mov	r0, r3
 800691e:	f000 fba9 	bl	8007074 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	69da      	ldr	r2, [r3, #28]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f042 0208 	orr.w	r2, r2, #8
 8006930:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	69da      	ldr	r2, [r3, #28]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f022 0204 	bic.w	r2, r2, #4
 8006940:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	69d9      	ldr	r1, [r3, #28]
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	691a      	ldr	r2, [r3, #16]
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	430a      	orrs	r2, r1
 8006952:	61da      	str	r2, [r3, #28]
      break;
 8006954:	e064      	b.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	68b9      	ldr	r1, [r7, #8]
 800695c:	4618      	mov	r0, r3
 800695e:	f000 fc1b 	bl	8007198 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	69da      	ldr	r2, [r3, #28]
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006970:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	69da      	ldr	r2, [r3, #28]
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006980:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	69d9      	ldr	r1, [r3, #28]
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	691b      	ldr	r3, [r3, #16]
 800698c:	021a      	lsls	r2, r3, #8
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	430a      	orrs	r2, r1
 8006994:	61da      	str	r2, [r3, #28]
      break;
 8006996:	e043      	b.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	68b9      	ldr	r1, [r7, #8]
 800699e:	4618      	mov	r0, r3
 80069a0:	f000 fc8e 	bl	80072c0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f042 0208 	orr.w	r2, r2, #8
 80069b2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f022 0204 	bic.w	r2, r2, #4
 80069c2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	691a      	ldr	r2, [r3, #16]
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	430a      	orrs	r2, r1
 80069d4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80069d6:	e023      	b.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	68b9      	ldr	r1, [r7, #8]
 80069de:	4618      	mov	r0, r3
 80069e0:	f000 fcd8 	bl	8007394 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80069f2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a02:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	691b      	ldr	r3, [r3, #16]
 8006a0e:	021a      	lsls	r2, r3, #8
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	430a      	orrs	r2, r1
 8006a16:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006a18:	e002      	b.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	75fb      	strb	r3, [r7, #23]
      break;
 8006a1e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	2200      	movs	r2, #0
 8006a24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006a28:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3718      	adds	r7, #24
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	bf00      	nop

08006a34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b084      	sub	sp, #16
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
 8006a3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d101      	bne.n	8006a50 <HAL_TIM_ConfigClockSource+0x1c>
 8006a4c:	2302      	movs	r3, #2
 8006a4e:	e0f6      	b.n	8006c3e <HAL_TIM_ConfigClockSource+0x20a>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2202      	movs	r2, #2
 8006a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8006a6e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006a72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a7a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68ba      	ldr	r2, [r7, #8]
 8006a82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a6f      	ldr	r2, [pc, #444]	@ (8006c48 <HAL_TIM_ConfigClockSource+0x214>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	f000 80c1 	beq.w	8006c12 <HAL_TIM_ConfigClockSource+0x1de>
 8006a90:	4a6d      	ldr	r2, [pc, #436]	@ (8006c48 <HAL_TIM_ConfigClockSource+0x214>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	f200 80c6 	bhi.w	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
 8006a98:	4a6c      	ldr	r2, [pc, #432]	@ (8006c4c <HAL_TIM_ConfigClockSource+0x218>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	f000 80b9 	beq.w	8006c12 <HAL_TIM_ConfigClockSource+0x1de>
 8006aa0:	4a6a      	ldr	r2, [pc, #424]	@ (8006c4c <HAL_TIM_ConfigClockSource+0x218>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	f200 80be 	bhi.w	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
 8006aa8:	4a69      	ldr	r2, [pc, #420]	@ (8006c50 <HAL_TIM_ConfigClockSource+0x21c>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	f000 80b1 	beq.w	8006c12 <HAL_TIM_ConfigClockSource+0x1de>
 8006ab0:	4a67      	ldr	r2, [pc, #412]	@ (8006c50 <HAL_TIM_ConfigClockSource+0x21c>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	f200 80b6 	bhi.w	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
 8006ab8:	4a66      	ldr	r2, [pc, #408]	@ (8006c54 <HAL_TIM_ConfigClockSource+0x220>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	f000 80a9 	beq.w	8006c12 <HAL_TIM_ConfigClockSource+0x1de>
 8006ac0:	4a64      	ldr	r2, [pc, #400]	@ (8006c54 <HAL_TIM_ConfigClockSource+0x220>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	f200 80ae 	bhi.w	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
 8006ac8:	4a63      	ldr	r2, [pc, #396]	@ (8006c58 <HAL_TIM_ConfigClockSource+0x224>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	f000 80a1 	beq.w	8006c12 <HAL_TIM_ConfigClockSource+0x1de>
 8006ad0:	4a61      	ldr	r2, [pc, #388]	@ (8006c58 <HAL_TIM_ConfigClockSource+0x224>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	f200 80a6 	bhi.w	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
 8006ad8:	4a60      	ldr	r2, [pc, #384]	@ (8006c5c <HAL_TIM_ConfigClockSource+0x228>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	f000 8099 	beq.w	8006c12 <HAL_TIM_ConfigClockSource+0x1de>
 8006ae0:	4a5e      	ldr	r2, [pc, #376]	@ (8006c5c <HAL_TIM_ConfigClockSource+0x228>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	f200 809e 	bhi.w	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
 8006ae8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006aec:	f000 8091 	beq.w	8006c12 <HAL_TIM_ConfigClockSource+0x1de>
 8006af0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006af4:	f200 8096 	bhi.w	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
 8006af8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006afc:	f000 8089 	beq.w	8006c12 <HAL_TIM_ConfigClockSource+0x1de>
 8006b00:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b04:	f200 808e 	bhi.w	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
 8006b08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b0c:	d03e      	beq.n	8006b8c <HAL_TIM_ConfigClockSource+0x158>
 8006b0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b12:	f200 8087 	bhi.w	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
 8006b16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b1a:	f000 8086 	beq.w	8006c2a <HAL_TIM_ConfigClockSource+0x1f6>
 8006b1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b22:	d87f      	bhi.n	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
 8006b24:	2b70      	cmp	r3, #112	@ 0x70
 8006b26:	d01a      	beq.n	8006b5e <HAL_TIM_ConfigClockSource+0x12a>
 8006b28:	2b70      	cmp	r3, #112	@ 0x70
 8006b2a:	d87b      	bhi.n	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
 8006b2c:	2b60      	cmp	r3, #96	@ 0x60
 8006b2e:	d050      	beq.n	8006bd2 <HAL_TIM_ConfigClockSource+0x19e>
 8006b30:	2b60      	cmp	r3, #96	@ 0x60
 8006b32:	d877      	bhi.n	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
 8006b34:	2b50      	cmp	r3, #80	@ 0x50
 8006b36:	d03c      	beq.n	8006bb2 <HAL_TIM_ConfigClockSource+0x17e>
 8006b38:	2b50      	cmp	r3, #80	@ 0x50
 8006b3a:	d873      	bhi.n	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
 8006b3c:	2b40      	cmp	r3, #64	@ 0x40
 8006b3e:	d058      	beq.n	8006bf2 <HAL_TIM_ConfigClockSource+0x1be>
 8006b40:	2b40      	cmp	r3, #64	@ 0x40
 8006b42:	d86f      	bhi.n	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
 8006b44:	2b30      	cmp	r3, #48	@ 0x30
 8006b46:	d064      	beq.n	8006c12 <HAL_TIM_ConfigClockSource+0x1de>
 8006b48:	2b30      	cmp	r3, #48	@ 0x30
 8006b4a:	d86b      	bhi.n	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
 8006b4c:	2b20      	cmp	r3, #32
 8006b4e:	d060      	beq.n	8006c12 <HAL_TIM_ConfigClockSource+0x1de>
 8006b50:	2b20      	cmp	r3, #32
 8006b52:	d867      	bhi.n	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d05c      	beq.n	8006c12 <HAL_TIM_ConfigClockSource+0x1de>
 8006b58:	2b10      	cmp	r3, #16
 8006b5a:	d05a      	beq.n	8006c12 <HAL_TIM_ConfigClockSource+0x1de>
 8006b5c:	e062      	b.n	8006c24 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b6e:	f000 fcf9 	bl	8007564 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006b80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	68ba      	ldr	r2, [r7, #8]
 8006b88:	609a      	str	r2, [r3, #8]
      break;
 8006b8a:	e04f      	b.n	8006c2c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b9c:	f000 fce2 	bl	8007564 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	689a      	ldr	r2, [r3, #8]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006bae:	609a      	str	r2, [r3, #8]
      break;
 8006bb0:	e03c      	b.n	8006c2c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	f000 fc54 	bl	800746c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	2150      	movs	r1, #80	@ 0x50
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f000 fcad 	bl	800752a <TIM_ITRx_SetConfig>
      break;
 8006bd0:	e02c      	b.n	8006c2c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006bde:	461a      	mov	r2, r3
 8006be0:	f000 fc73 	bl	80074ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	2160      	movs	r1, #96	@ 0x60
 8006bea:	4618      	mov	r0, r3
 8006bec:	f000 fc9d 	bl	800752a <TIM_ITRx_SetConfig>
      break;
 8006bf0:	e01c      	b.n	8006c2c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bfe:	461a      	mov	r2, r3
 8006c00:	f000 fc34 	bl	800746c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	2140      	movs	r1, #64	@ 0x40
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f000 fc8d 	bl	800752a <TIM_ITRx_SetConfig>
      break;
 8006c10:	e00c      	b.n	8006c2c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	4610      	mov	r0, r2
 8006c1e:	f000 fc84 	bl	800752a <TIM_ITRx_SetConfig>
      break;
 8006c22:	e003      	b.n	8006c2c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	73fb      	strb	r3, [r7, #15]
      break;
 8006c28:	e000      	b.n	8006c2c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8006c2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3710      	adds	r7, #16
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	00100070 	.word	0x00100070
 8006c4c:	00100060 	.word	0x00100060
 8006c50:	00100050 	.word	0x00100050
 8006c54:	00100040 	.word	0x00100040
 8006c58:	00100030 	.word	0x00100030
 8006c5c:	00100020 	.word	0x00100020

08006c60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b083      	sub	sp, #12
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c68:	bf00      	nop
 8006c6a:	370c      	adds	r7, #12
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr

08006c74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b083      	sub	sp, #12
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c7c:	bf00      	nop
 8006c7e:	370c      	adds	r7, #12
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr

08006c88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b083      	sub	sp, #12
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c90:	bf00      	nop
 8006c92:	370c      	adds	r7, #12
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b083      	sub	sp, #12
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ca4:	bf00      	nop
 8006ca6:	370c      	adds	r7, #12
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cae:	4770      	bx	lr

08006cb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b085      	sub	sp, #20
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
 8006cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	4a4c      	ldr	r2, [pc, #304]	@ (8006df4 <TIM_Base_SetConfig+0x144>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d017      	beq.n	8006cf8 <TIM_Base_SetConfig+0x48>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cce:	d013      	beq.n	8006cf8 <TIM_Base_SetConfig+0x48>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	4a49      	ldr	r2, [pc, #292]	@ (8006df8 <TIM_Base_SetConfig+0x148>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d00f      	beq.n	8006cf8 <TIM_Base_SetConfig+0x48>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	4a48      	ldr	r2, [pc, #288]	@ (8006dfc <TIM_Base_SetConfig+0x14c>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d00b      	beq.n	8006cf8 <TIM_Base_SetConfig+0x48>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	4a47      	ldr	r2, [pc, #284]	@ (8006e00 <TIM_Base_SetConfig+0x150>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d007      	beq.n	8006cf8 <TIM_Base_SetConfig+0x48>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	4a46      	ldr	r2, [pc, #280]	@ (8006e04 <TIM_Base_SetConfig+0x154>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d003      	beq.n	8006cf8 <TIM_Base_SetConfig+0x48>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	4a45      	ldr	r2, [pc, #276]	@ (8006e08 <TIM_Base_SetConfig+0x158>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d108      	bne.n	8006d0a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	68fa      	ldr	r2, [r7, #12]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	4a39      	ldr	r2, [pc, #228]	@ (8006df4 <TIM_Base_SetConfig+0x144>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d023      	beq.n	8006d5a <TIM_Base_SetConfig+0xaa>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d18:	d01f      	beq.n	8006d5a <TIM_Base_SetConfig+0xaa>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	4a36      	ldr	r2, [pc, #216]	@ (8006df8 <TIM_Base_SetConfig+0x148>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d01b      	beq.n	8006d5a <TIM_Base_SetConfig+0xaa>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	4a35      	ldr	r2, [pc, #212]	@ (8006dfc <TIM_Base_SetConfig+0x14c>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d017      	beq.n	8006d5a <TIM_Base_SetConfig+0xaa>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	4a34      	ldr	r2, [pc, #208]	@ (8006e00 <TIM_Base_SetConfig+0x150>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d013      	beq.n	8006d5a <TIM_Base_SetConfig+0xaa>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	4a33      	ldr	r2, [pc, #204]	@ (8006e04 <TIM_Base_SetConfig+0x154>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d00f      	beq.n	8006d5a <TIM_Base_SetConfig+0xaa>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	4a33      	ldr	r2, [pc, #204]	@ (8006e0c <TIM_Base_SetConfig+0x15c>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d00b      	beq.n	8006d5a <TIM_Base_SetConfig+0xaa>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	4a32      	ldr	r2, [pc, #200]	@ (8006e10 <TIM_Base_SetConfig+0x160>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d007      	beq.n	8006d5a <TIM_Base_SetConfig+0xaa>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	4a31      	ldr	r2, [pc, #196]	@ (8006e14 <TIM_Base_SetConfig+0x164>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d003      	beq.n	8006d5a <TIM_Base_SetConfig+0xaa>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a2c      	ldr	r2, [pc, #176]	@ (8006e08 <TIM_Base_SetConfig+0x158>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d108      	bne.n	8006d6c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	68db      	ldr	r3, [r3, #12]
 8006d66:	68fa      	ldr	r2, [r7, #12]
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	695b      	ldr	r3, [r3, #20]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	68fa      	ldr	r2, [r7, #12]
 8006d7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	689a      	ldr	r2, [r3, #8]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a18      	ldr	r2, [pc, #96]	@ (8006df4 <TIM_Base_SetConfig+0x144>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d013      	beq.n	8006dc0 <TIM_Base_SetConfig+0x110>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a1a      	ldr	r2, [pc, #104]	@ (8006e04 <TIM_Base_SetConfig+0x154>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d00f      	beq.n	8006dc0 <TIM_Base_SetConfig+0x110>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	4a1a      	ldr	r2, [pc, #104]	@ (8006e0c <TIM_Base_SetConfig+0x15c>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d00b      	beq.n	8006dc0 <TIM_Base_SetConfig+0x110>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	4a19      	ldr	r2, [pc, #100]	@ (8006e10 <TIM_Base_SetConfig+0x160>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d007      	beq.n	8006dc0 <TIM_Base_SetConfig+0x110>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	4a18      	ldr	r2, [pc, #96]	@ (8006e14 <TIM_Base_SetConfig+0x164>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d003      	beq.n	8006dc0 <TIM_Base_SetConfig+0x110>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	4a13      	ldr	r2, [pc, #76]	@ (8006e08 <TIM_Base_SetConfig+0x158>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d103      	bne.n	8006dc8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	691a      	ldr	r2, [r3, #16]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	691b      	ldr	r3, [r3, #16]
 8006dd2:	f003 0301 	and.w	r3, r3, #1
 8006dd6:	2b01      	cmp	r3, #1
 8006dd8:	d105      	bne.n	8006de6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	691b      	ldr	r3, [r3, #16]
 8006dde:	f023 0201 	bic.w	r2, r3, #1
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	611a      	str	r2, [r3, #16]
  }
}
 8006de6:	bf00      	nop
 8006de8:	3714      	adds	r7, #20
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	40012c00 	.word	0x40012c00
 8006df8:	40000400 	.word	0x40000400
 8006dfc:	40000800 	.word	0x40000800
 8006e00:	40000c00 	.word	0x40000c00
 8006e04:	40013400 	.word	0x40013400
 8006e08:	40015000 	.word	0x40015000
 8006e0c:	40014000 	.word	0x40014000
 8006e10:	40014400 	.word	0x40014400
 8006e14:	40014800 	.word	0x40014800

08006e18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b087      	sub	sp, #28
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6a1b      	ldr	r3, [r3, #32]
 8006e26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6a1b      	ldr	r3, [r3, #32]
 8006e2c:	f023 0201 	bic.w	r2, r3, #1
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	699b      	ldr	r3, [r3, #24]
 8006e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f023 0303 	bic.w	r3, r3, #3
 8006e52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	f023 0302 	bic.w	r3, r3, #2
 8006e64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	697a      	ldr	r2, [r7, #20]
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	4a30      	ldr	r2, [pc, #192]	@ (8006f34 <TIM_OC1_SetConfig+0x11c>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d013      	beq.n	8006ea0 <TIM_OC1_SetConfig+0x88>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	4a2f      	ldr	r2, [pc, #188]	@ (8006f38 <TIM_OC1_SetConfig+0x120>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d00f      	beq.n	8006ea0 <TIM_OC1_SetConfig+0x88>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4a2e      	ldr	r2, [pc, #184]	@ (8006f3c <TIM_OC1_SetConfig+0x124>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d00b      	beq.n	8006ea0 <TIM_OC1_SetConfig+0x88>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	4a2d      	ldr	r2, [pc, #180]	@ (8006f40 <TIM_OC1_SetConfig+0x128>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d007      	beq.n	8006ea0 <TIM_OC1_SetConfig+0x88>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	4a2c      	ldr	r2, [pc, #176]	@ (8006f44 <TIM_OC1_SetConfig+0x12c>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d003      	beq.n	8006ea0 <TIM_OC1_SetConfig+0x88>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	4a2b      	ldr	r2, [pc, #172]	@ (8006f48 <TIM_OC1_SetConfig+0x130>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d10c      	bne.n	8006eba <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	f023 0308 	bic.w	r3, r3, #8
 8006ea6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	68db      	ldr	r3, [r3, #12]
 8006eac:	697a      	ldr	r2, [r7, #20]
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	f023 0304 	bic.w	r3, r3, #4
 8006eb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	4a1d      	ldr	r2, [pc, #116]	@ (8006f34 <TIM_OC1_SetConfig+0x11c>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d013      	beq.n	8006eea <TIM_OC1_SetConfig+0xd2>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	4a1c      	ldr	r2, [pc, #112]	@ (8006f38 <TIM_OC1_SetConfig+0x120>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d00f      	beq.n	8006eea <TIM_OC1_SetConfig+0xd2>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	4a1b      	ldr	r2, [pc, #108]	@ (8006f3c <TIM_OC1_SetConfig+0x124>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d00b      	beq.n	8006eea <TIM_OC1_SetConfig+0xd2>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	4a1a      	ldr	r2, [pc, #104]	@ (8006f40 <TIM_OC1_SetConfig+0x128>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d007      	beq.n	8006eea <TIM_OC1_SetConfig+0xd2>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	4a19      	ldr	r2, [pc, #100]	@ (8006f44 <TIM_OC1_SetConfig+0x12c>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d003      	beq.n	8006eea <TIM_OC1_SetConfig+0xd2>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	4a18      	ldr	r2, [pc, #96]	@ (8006f48 <TIM_OC1_SetConfig+0x130>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d111      	bne.n	8006f0e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ef0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006ef8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	695b      	ldr	r3, [r3, #20]
 8006efe:	693a      	ldr	r2, [r7, #16]
 8006f00:	4313      	orrs	r3, r2
 8006f02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	699b      	ldr	r3, [r3, #24]
 8006f08:	693a      	ldr	r2, [r7, #16]
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	693a      	ldr	r2, [r7, #16]
 8006f12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	68fa      	ldr	r2, [r7, #12]
 8006f18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	685a      	ldr	r2, [r3, #4]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	697a      	ldr	r2, [r7, #20]
 8006f26:	621a      	str	r2, [r3, #32]
}
 8006f28:	bf00      	nop
 8006f2a:	371c      	adds	r7, #28
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f32:	4770      	bx	lr
 8006f34:	40012c00 	.word	0x40012c00
 8006f38:	40013400 	.word	0x40013400
 8006f3c:	40014000 	.word	0x40014000
 8006f40:	40014400 	.word	0x40014400
 8006f44:	40014800 	.word	0x40014800
 8006f48:	40015000 	.word	0x40015000

08006f4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b087      	sub	sp, #28
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
 8006f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6a1b      	ldr	r3, [r3, #32]
 8006f5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6a1b      	ldr	r3, [r3, #32]
 8006f60:	f023 0210 	bic.w	r2, r3, #16
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	685b      	ldr	r3, [r3, #4]
 8006f6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	699b      	ldr	r3, [r3, #24]
 8006f72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	021b      	lsls	r3, r3, #8
 8006f8e:	68fa      	ldr	r2, [r7, #12]
 8006f90:	4313      	orrs	r3, r2
 8006f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	f023 0320 	bic.w	r3, r3, #32
 8006f9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	011b      	lsls	r3, r3, #4
 8006fa2:	697a      	ldr	r2, [r7, #20]
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	4a2c      	ldr	r2, [pc, #176]	@ (800705c <TIM_OC2_SetConfig+0x110>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d007      	beq.n	8006fc0 <TIM_OC2_SetConfig+0x74>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	4a2b      	ldr	r2, [pc, #172]	@ (8007060 <TIM_OC2_SetConfig+0x114>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d003      	beq.n	8006fc0 <TIM_OC2_SetConfig+0x74>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	4a2a      	ldr	r2, [pc, #168]	@ (8007064 <TIM_OC2_SetConfig+0x118>)
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d10d      	bne.n	8006fdc <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006fc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	011b      	lsls	r3, r3, #4
 8006fce:	697a      	ldr	r2, [r7, #20]
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fda:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	4a1f      	ldr	r2, [pc, #124]	@ (800705c <TIM_OC2_SetConfig+0x110>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d013      	beq.n	800700c <TIM_OC2_SetConfig+0xc0>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	4a1e      	ldr	r2, [pc, #120]	@ (8007060 <TIM_OC2_SetConfig+0x114>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d00f      	beq.n	800700c <TIM_OC2_SetConfig+0xc0>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	4a1e      	ldr	r2, [pc, #120]	@ (8007068 <TIM_OC2_SetConfig+0x11c>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d00b      	beq.n	800700c <TIM_OC2_SetConfig+0xc0>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	4a1d      	ldr	r2, [pc, #116]	@ (800706c <TIM_OC2_SetConfig+0x120>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d007      	beq.n	800700c <TIM_OC2_SetConfig+0xc0>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	4a1c      	ldr	r2, [pc, #112]	@ (8007070 <TIM_OC2_SetConfig+0x124>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d003      	beq.n	800700c <TIM_OC2_SetConfig+0xc0>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	4a17      	ldr	r2, [pc, #92]	@ (8007064 <TIM_OC2_SetConfig+0x118>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d113      	bne.n	8007034 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007012:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800701a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	695b      	ldr	r3, [r3, #20]
 8007020:	009b      	lsls	r3, r3, #2
 8007022:	693a      	ldr	r2, [r7, #16]
 8007024:	4313      	orrs	r3, r2
 8007026:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	699b      	ldr	r3, [r3, #24]
 800702c:	009b      	lsls	r3, r3, #2
 800702e:	693a      	ldr	r2, [r7, #16]
 8007030:	4313      	orrs	r3, r2
 8007032:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	693a      	ldr	r2, [r7, #16]
 8007038:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	68fa      	ldr	r2, [r7, #12]
 800703e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	685a      	ldr	r2, [r3, #4]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	697a      	ldr	r2, [r7, #20]
 800704c:	621a      	str	r2, [r3, #32]
}
 800704e:	bf00      	nop
 8007050:	371c      	adds	r7, #28
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop
 800705c:	40012c00 	.word	0x40012c00
 8007060:	40013400 	.word	0x40013400
 8007064:	40015000 	.word	0x40015000
 8007068:	40014000 	.word	0x40014000
 800706c:	40014400 	.word	0x40014400
 8007070:	40014800 	.word	0x40014800

08007074 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007074:	b480      	push	{r7}
 8007076:	b087      	sub	sp, #28
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6a1b      	ldr	r3, [r3, #32]
 8007082:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6a1b      	ldr	r3, [r3, #32]
 8007088:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	69db      	ldr	r3, [r3, #28]
 800709a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f023 0303 	bic.w	r3, r3, #3
 80070ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	68fa      	ldr	r2, [r7, #12]
 80070b6:	4313      	orrs	r3, r2
 80070b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80070c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	021b      	lsls	r3, r3, #8
 80070c8:	697a      	ldr	r2, [r7, #20]
 80070ca:	4313      	orrs	r3, r2
 80070cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	4a2b      	ldr	r2, [pc, #172]	@ (8007180 <TIM_OC3_SetConfig+0x10c>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d007      	beq.n	80070e6 <TIM_OC3_SetConfig+0x72>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4a2a      	ldr	r2, [pc, #168]	@ (8007184 <TIM_OC3_SetConfig+0x110>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d003      	beq.n	80070e6 <TIM_OC3_SetConfig+0x72>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	4a29      	ldr	r2, [pc, #164]	@ (8007188 <TIM_OC3_SetConfig+0x114>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d10d      	bne.n	8007102 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80070ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	68db      	ldr	r3, [r3, #12]
 80070f2:	021b      	lsls	r3, r3, #8
 80070f4:	697a      	ldr	r2, [r7, #20]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007100:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	4a1e      	ldr	r2, [pc, #120]	@ (8007180 <TIM_OC3_SetConfig+0x10c>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d013      	beq.n	8007132 <TIM_OC3_SetConfig+0xbe>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	4a1d      	ldr	r2, [pc, #116]	@ (8007184 <TIM_OC3_SetConfig+0x110>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d00f      	beq.n	8007132 <TIM_OC3_SetConfig+0xbe>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	4a1d      	ldr	r2, [pc, #116]	@ (800718c <TIM_OC3_SetConfig+0x118>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d00b      	beq.n	8007132 <TIM_OC3_SetConfig+0xbe>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	4a1c      	ldr	r2, [pc, #112]	@ (8007190 <TIM_OC3_SetConfig+0x11c>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d007      	beq.n	8007132 <TIM_OC3_SetConfig+0xbe>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	4a1b      	ldr	r2, [pc, #108]	@ (8007194 <TIM_OC3_SetConfig+0x120>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d003      	beq.n	8007132 <TIM_OC3_SetConfig+0xbe>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	4a16      	ldr	r2, [pc, #88]	@ (8007188 <TIM_OC3_SetConfig+0x114>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d113      	bne.n	800715a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007138:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007140:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	695b      	ldr	r3, [r3, #20]
 8007146:	011b      	lsls	r3, r3, #4
 8007148:	693a      	ldr	r2, [r7, #16]
 800714a:	4313      	orrs	r3, r2
 800714c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	699b      	ldr	r3, [r3, #24]
 8007152:	011b      	lsls	r3, r3, #4
 8007154:	693a      	ldr	r2, [r7, #16]
 8007156:	4313      	orrs	r3, r2
 8007158:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	693a      	ldr	r2, [r7, #16]
 800715e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	68fa      	ldr	r2, [r7, #12]
 8007164:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	685a      	ldr	r2, [r3, #4]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	697a      	ldr	r2, [r7, #20]
 8007172:	621a      	str	r2, [r3, #32]
}
 8007174:	bf00      	nop
 8007176:	371c      	adds	r7, #28
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr
 8007180:	40012c00 	.word	0x40012c00
 8007184:	40013400 	.word	0x40013400
 8007188:	40015000 	.word	0x40015000
 800718c:	40014000 	.word	0x40014000
 8007190:	40014400 	.word	0x40014400
 8007194:	40014800 	.word	0x40014800

08007198 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007198:	b480      	push	{r7}
 800719a:	b087      	sub	sp, #28
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a1b      	ldr	r3, [r3, #32]
 80071a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6a1b      	ldr	r3, [r3, #32]
 80071ac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	69db      	ldr	r3, [r3, #28]
 80071be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80071c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	021b      	lsls	r3, r3, #8
 80071da:	68fa      	ldr	r2, [r7, #12]
 80071dc:	4313      	orrs	r3, r2
 80071de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80071e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	689b      	ldr	r3, [r3, #8]
 80071ec:	031b      	lsls	r3, r3, #12
 80071ee:	697a      	ldr	r2, [r7, #20]
 80071f0:	4313      	orrs	r3, r2
 80071f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	4a2c      	ldr	r2, [pc, #176]	@ (80072a8 <TIM_OC4_SetConfig+0x110>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d007      	beq.n	800720c <TIM_OC4_SetConfig+0x74>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4a2b      	ldr	r2, [pc, #172]	@ (80072ac <TIM_OC4_SetConfig+0x114>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d003      	beq.n	800720c <TIM_OC4_SetConfig+0x74>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	4a2a      	ldr	r2, [pc, #168]	@ (80072b0 <TIM_OC4_SetConfig+0x118>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d10d      	bne.n	8007228 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007212:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	68db      	ldr	r3, [r3, #12]
 8007218:	031b      	lsls	r3, r3, #12
 800721a:	697a      	ldr	r2, [r7, #20]
 800721c:	4313      	orrs	r3, r2
 800721e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007226:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4a1f      	ldr	r2, [pc, #124]	@ (80072a8 <TIM_OC4_SetConfig+0x110>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d013      	beq.n	8007258 <TIM_OC4_SetConfig+0xc0>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a1e      	ldr	r2, [pc, #120]	@ (80072ac <TIM_OC4_SetConfig+0x114>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d00f      	beq.n	8007258 <TIM_OC4_SetConfig+0xc0>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	4a1e      	ldr	r2, [pc, #120]	@ (80072b4 <TIM_OC4_SetConfig+0x11c>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d00b      	beq.n	8007258 <TIM_OC4_SetConfig+0xc0>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	4a1d      	ldr	r2, [pc, #116]	@ (80072b8 <TIM_OC4_SetConfig+0x120>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d007      	beq.n	8007258 <TIM_OC4_SetConfig+0xc0>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4a1c      	ldr	r2, [pc, #112]	@ (80072bc <TIM_OC4_SetConfig+0x124>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d003      	beq.n	8007258 <TIM_OC4_SetConfig+0xc0>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	4a17      	ldr	r2, [pc, #92]	@ (80072b0 <TIM_OC4_SetConfig+0x118>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d113      	bne.n	8007280 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800725e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007266:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	695b      	ldr	r3, [r3, #20]
 800726c:	019b      	lsls	r3, r3, #6
 800726e:	693a      	ldr	r2, [r7, #16]
 8007270:	4313      	orrs	r3, r2
 8007272:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	699b      	ldr	r3, [r3, #24]
 8007278:	019b      	lsls	r3, r3, #6
 800727a:	693a      	ldr	r2, [r7, #16]
 800727c:	4313      	orrs	r3, r2
 800727e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	693a      	ldr	r2, [r7, #16]
 8007284:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	68fa      	ldr	r2, [r7, #12]
 800728a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	685a      	ldr	r2, [r3, #4]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	697a      	ldr	r2, [r7, #20]
 8007298:	621a      	str	r2, [r3, #32]
}
 800729a:	bf00      	nop
 800729c:	371c      	adds	r7, #28
 800729e:	46bd      	mov	sp, r7
 80072a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a4:	4770      	bx	lr
 80072a6:	bf00      	nop
 80072a8:	40012c00 	.word	0x40012c00
 80072ac:	40013400 	.word	0x40013400
 80072b0:	40015000 	.word	0x40015000
 80072b4:	40014000 	.word	0x40014000
 80072b8:	40014400 	.word	0x40014400
 80072bc:	40014800 	.word	0x40014800

080072c0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b087      	sub	sp, #28
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6a1b      	ldr	r3, [r3, #32]
 80072ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6a1b      	ldr	r3, [r3, #32]
 80072d4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80072ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	68fa      	ldr	r2, [r7, #12]
 80072fa:	4313      	orrs	r3, r2
 80072fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007304:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	689b      	ldr	r3, [r3, #8]
 800730a:	041b      	lsls	r3, r3, #16
 800730c:	693a      	ldr	r2, [r7, #16]
 800730e:	4313      	orrs	r3, r2
 8007310:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	4a19      	ldr	r2, [pc, #100]	@ (800737c <TIM_OC5_SetConfig+0xbc>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d013      	beq.n	8007342 <TIM_OC5_SetConfig+0x82>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	4a18      	ldr	r2, [pc, #96]	@ (8007380 <TIM_OC5_SetConfig+0xc0>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d00f      	beq.n	8007342 <TIM_OC5_SetConfig+0x82>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	4a17      	ldr	r2, [pc, #92]	@ (8007384 <TIM_OC5_SetConfig+0xc4>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d00b      	beq.n	8007342 <TIM_OC5_SetConfig+0x82>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	4a16      	ldr	r2, [pc, #88]	@ (8007388 <TIM_OC5_SetConfig+0xc8>)
 800732e:	4293      	cmp	r3, r2
 8007330:	d007      	beq.n	8007342 <TIM_OC5_SetConfig+0x82>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	4a15      	ldr	r2, [pc, #84]	@ (800738c <TIM_OC5_SetConfig+0xcc>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d003      	beq.n	8007342 <TIM_OC5_SetConfig+0x82>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	4a14      	ldr	r2, [pc, #80]	@ (8007390 <TIM_OC5_SetConfig+0xd0>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d109      	bne.n	8007356 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007348:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	695b      	ldr	r3, [r3, #20]
 800734e:	021b      	lsls	r3, r3, #8
 8007350:	697a      	ldr	r2, [r7, #20]
 8007352:	4313      	orrs	r3, r2
 8007354:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	697a      	ldr	r2, [r7, #20]
 800735a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	68fa      	ldr	r2, [r7, #12]
 8007360:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	685a      	ldr	r2, [r3, #4]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	693a      	ldr	r2, [r7, #16]
 800736e:	621a      	str	r2, [r3, #32]
}
 8007370:	bf00      	nop
 8007372:	371c      	adds	r7, #28
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr
 800737c:	40012c00 	.word	0x40012c00
 8007380:	40013400 	.word	0x40013400
 8007384:	40014000 	.word	0x40014000
 8007388:	40014400 	.word	0x40014400
 800738c:	40014800 	.word	0x40014800
 8007390:	40015000 	.word	0x40015000

08007394 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007394:	b480      	push	{r7}
 8007396:	b087      	sub	sp, #28
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6a1b      	ldr	r3, [r3, #32]
 80073a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6a1b      	ldr	r3, [r3, #32]
 80073a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80073c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	021b      	lsls	r3, r3, #8
 80073ce:	68fa      	ldr	r2, [r7, #12]
 80073d0:	4313      	orrs	r3, r2
 80073d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80073da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	051b      	lsls	r3, r3, #20
 80073e2:	693a      	ldr	r2, [r7, #16]
 80073e4:	4313      	orrs	r3, r2
 80073e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	4a1a      	ldr	r2, [pc, #104]	@ (8007454 <TIM_OC6_SetConfig+0xc0>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d013      	beq.n	8007418 <TIM_OC6_SetConfig+0x84>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	4a19      	ldr	r2, [pc, #100]	@ (8007458 <TIM_OC6_SetConfig+0xc4>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d00f      	beq.n	8007418 <TIM_OC6_SetConfig+0x84>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	4a18      	ldr	r2, [pc, #96]	@ (800745c <TIM_OC6_SetConfig+0xc8>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d00b      	beq.n	8007418 <TIM_OC6_SetConfig+0x84>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4a17      	ldr	r2, [pc, #92]	@ (8007460 <TIM_OC6_SetConfig+0xcc>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d007      	beq.n	8007418 <TIM_OC6_SetConfig+0x84>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	4a16      	ldr	r2, [pc, #88]	@ (8007464 <TIM_OC6_SetConfig+0xd0>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d003      	beq.n	8007418 <TIM_OC6_SetConfig+0x84>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	4a15      	ldr	r2, [pc, #84]	@ (8007468 <TIM_OC6_SetConfig+0xd4>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d109      	bne.n	800742c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800741e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	695b      	ldr	r3, [r3, #20]
 8007424:	029b      	lsls	r3, r3, #10
 8007426:	697a      	ldr	r2, [r7, #20]
 8007428:	4313      	orrs	r3, r2
 800742a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	697a      	ldr	r2, [r7, #20]
 8007430:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	68fa      	ldr	r2, [r7, #12]
 8007436:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	685a      	ldr	r2, [r3, #4]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	693a      	ldr	r2, [r7, #16]
 8007444:	621a      	str	r2, [r3, #32]
}
 8007446:	bf00      	nop
 8007448:	371c      	adds	r7, #28
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr
 8007452:	bf00      	nop
 8007454:	40012c00 	.word	0x40012c00
 8007458:	40013400 	.word	0x40013400
 800745c:	40014000 	.word	0x40014000
 8007460:	40014400 	.word	0x40014400
 8007464:	40014800 	.word	0x40014800
 8007468:	40015000 	.word	0x40015000

0800746c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800746c:	b480      	push	{r7}
 800746e:	b087      	sub	sp, #28
 8007470:	af00      	add	r7, sp, #0
 8007472:	60f8      	str	r0, [r7, #12]
 8007474:	60b9      	str	r1, [r7, #8]
 8007476:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	6a1b      	ldr	r3, [r3, #32]
 800747c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	6a1b      	ldr	r3, [r3, #32]
 8007482:	f023 0201 	bic.w	r2, r3, #1
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	699b      	ldr	r3, [r3, #24]
 800748e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007490:	693b      	ldr	r3, [r7, #16]
 8007492:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007496:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	011b      	lsls	r3, r3, #4
 800749c:	693a      	ldr	r2, [r7, #16]
 800749e:	4313      	orrs	r3, r2
 80074a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	f023 030a 	bic.w	r3, r3, #10
 80074a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80074aa:	697a      	ldr	r2, [r7, #20]
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	4313      	orrs	r3, r2
 80074b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	693a      	ldr	r2, [r7, #16]
 80074b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	697a      	ldr	r2, [r7, #20]
 80074bc:	621a      	str	r2, [r3, #32]
}
 80074be:	bf00      	nop
 80074c0:	371c      	adds	r7, #28
 80074c2:	46bd      	mov	sp, r7
 80074c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c8:	4770      	bx	lr

080074ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074ca:	b480      	push	{r7}
 80074cc:	b087      	sub	sp, #28
 80074ce:	af00      	add	r7, sp, #0
 80074d0:	60f8      	str	r0, [r7, #12]
 80074d2:	60b9      	str	r1, [r7, #8]
 80074d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	6a1b      	ldr	r3, [r3, #32]
 80074da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	6a1b      	ldr	r3, [r3, #32]
 80074e0:	f023 0210 	bic.w	r2, r3, #16
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	699b      	ldr	r3, [r3, #24]
 80074ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80074f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	031b      	lsls	r3, r3, #12
 80074fa:	693a      	ldr	r2, [r7, #16]
 80074fc:	4313      	orrs	r3, r2
 80074fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007506:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	011b      	lsls	r3, r3, #4
 800750c:	697a      	ldr	r2, [r7, #20]
 800750e:	4313      	orrs	r3, r2
 8007510:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	693a      	ldr	r2, [r7, #16]
 8007516:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	697a      	ldr	r2, [r7, #20]
 800751c:	621a      	str	r2, [r3, #32]
}
 800751e:	bf00      	nop
 8007520:	371c      	adds	r7, #28
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr

0800752a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800752a:	b480      	push	{r7}
 800752c:	b085      	sub	sp, #20
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
 8007532:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007540:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007544:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007546:	683a      	ldr	r2, [r7, #0]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	4313      	orrs	r3, r2
 800754c:	f043 0307 	orr.w	r3, r3, #7
 8007550:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	68fa      	ldr	r2, [r7, #12]
 8007556:	609a      	str	r2, [r3, #8]
}
 8007558:	bf00      	nop
 800755a:	3714      	adds	r7, #20
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr

08007564 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007564:	b480      	push	{r7}
 8007566:	b087      	sub	sp, #28
 8007568:	af00      	add	r7, sp, #0
 800756a:	60f8      	str	r0, [r7, #12]
 800756c:	60b9      	str	r1, [r7, #8]
 800756e:	607a      	str	r2, [r7, #4]
 8007570:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	689b      	ldr	r3, [r3, #8]
 8007576:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800757e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	021a      	lsls	r2, r3, #8
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	431a      	orrs	r2, r3
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	4313      	orrs	r3, r2
 800758c:	697a      	ldr	r2, [r7, #20]
 800758e:	4313      	orrs	r3, r2
 8007590:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	697a      	ldr	r2, [r7, #20]
 8007596:	609a      	str	r2, [r3, #8]
}
 8007598:	bf00      	nop
 800759a:	371c      	adds	r7, #28
 800759c:	46bd      	mov	sp, r7
 800759e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a2:	4770      	bx	lr

080075a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b087      	sub	sp, #28
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	60f8      	str	r0, [r7, #12]
 80075ac:	60b9      	str	r1, [r7, #8]
 80075ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	f003 031f 	and.w	r3, r3, #31
 80075b6:	2201      	movs	r2, #1
 80075b8:	fa02 f303 	lsl.w	r3, r2, r3
 80075bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6a1a      	ldr	r2, [r3, #32]
 80075c2:	697b      	ldr	r3, [r7, #20]
 80075c4:	43db      	mvns	r3, r3
 80075c6:	401a      	ands	r2, r3
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	6a1a      	ldr	r2, [r3, #32]
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	f003 031f 	and.w	r3, r3, #31
 80075d6:	6879      	ldr	r1, [r7, #4]
 80075d8:	fa01 f303 	lsl.w	r3, r1, r3
 80075dc:	431a      	orrs	r2, r3
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	621a      	str	r2, [r3, #32]
}
 80075e2:	bf00      	nop
 80075e4:	371c      	adds	r7, #28
 80075e6:	46bd      	mov	sp, r7
 80075e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ec:	4770      	bx	lr
	...

080075f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b085      	sub	sp, #20
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
 80075f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007600:	2b01      	cmp	r3, #1
 8007602:	d101      	bne.n	8007608 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007604:	2302      	movs	r3, #2
 8007606:	e074      	b.n	80076f2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2202      	movs	r2, #2
 8007614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	689b      	ldr	r3, [r3, #8]
 8007626:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a34      	ldr	r2, [pc, #208]	@ (8007700 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d009      	beq.n	8007646 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a33      	ldr	r2, [pc, #204]	@ (8007704 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d004      	beq.n	8007646 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4a31      	ldr	r2, [pc, #196]	@ (8007708 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d108      	bne.n	8007658 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800764c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	68fa      	ldr	r2, [r7, #12]
 8007654:	4313      	orrs	r3, r2
 8007656:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800765e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007662:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	68fa      	ldr	r2, [r7, #12]
 800766a:	4313      	orrs	r3, r2
 800766c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4a21      	ldr	r2, [pc, #132]	@ (8007700 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d022      	beq.n	80076c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007688:	d01d      	beq.n	80076c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a1f      	ldr	r2, [pc, #124]	@ (800770c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d018      	beq.n	80076c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a1d      	ldr	r2, [pc, #116]	@ (8007710 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d013      	beq.n	80076c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a1c      	ldr	r2, [pc, #112]	@ (8007714 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d00e      	beq.n	80076c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a15      	ldr	r2, [pc, #84]	@ (8007704 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d009      	beq.n	80076c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4a18      	ldr	r2, [pc, #96]	@ (8007718 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d004      	beq.n	80076c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4a11      	ldr	r2, [pc, #68]	@ (8007708 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d10c      	bne.n	80076e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	68ba      	ldr	r2, [r7, #8]
 80076d4:	4313      	orrs	r3, r2
 80076d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	68ba      	ldr	r2, [r7, #8]
 80076de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2200      	movs	r2, #0
 80076ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80076f0:	2300      	movs	r3, #0
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3714      	adds	r7, #20
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr
 80076fe:	bf00      	nop
 8007700:	40012c00 	.word	0x40012c00
 8007704:	40013400 	.word	0x40013400
 8007708:	40015000 	.word	0x40015000
 800770c:	40000400 	.word	0x40000400
 8007710:	40000800 	.word	0x40000800
 8007714:	40000c00 	.word	0x40000c00
 8007718:	40014000 	.word	0x40014000

0800771c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800771c:	b480      	push	{r7}
 800771e:	b083      	sub	sp, #12
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007724:	bf00      	nop
 8007726:	370c      	adds	r7, #12
 8007728:	46bd      	mov	sp, r7
 800772a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772e:	4770      	bx	lr

08007730 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007730:	b480      	push	{r7}
 8007732:	b083      	sub	sp, #12
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007738:	bf00      	nop
 800773a:	370c      	adds	r7, #12
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr

08007744 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007744:	b480      	push	{r7}
 8007746:	b083      	sub	sp, #12
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800774c:	bf00      	nop
 800774e:	370c      	adds	r7, #12
 8007750:	46bd      	mov	sp, r7
 8007752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007756:	4770      	bx	lr

08007758 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007758:	b480      	push	{r7}
 800775a:	b083      	sub	sp, #12
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007760:	bf00      	nop
 8007762:	370c      	adds	r7, #12
 8007764:	46bd      	mov	sp, r7
 8007766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776a:	4770      	bx	lr

0800776c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800776c:	b480      	push	{r7}
 800776e:	b083      	sub	sp, #12
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007774:	bf00      	nop
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007780:	b480      	push	{r7}
 8007782:	b083      	sub	sp, #12
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007788:	bf00      	nop
 800778a:	370c      	adds	r7, #12
 800778c:	46bd      	mov	sp, r7
 800778e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007792:	4770      	bx	lr

08007794 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007794:	b480      	push	{r7}
 8007796:	b083      	sub	sp, #12
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800779c:	bf00      	nop
 800779e:	370c      	adds	r7, #12
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr

080077a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b082      	sub	sp, #8
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d101      	bne.n	80077ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	e042      	b.n	8007840 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d106      	bne.n	80077d2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f7fa fa89 	bl	8001ce4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2224      	movs	r2, #36	@ 0x24
 80077d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f022 0201 	bic.w	r2, r2, #1
 80077e8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d002      	beq.n	80077f8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f000 fb24 	bl	8007e40 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f000 f825 	bl	8007848 <UART_SetConfig>
 80077fe:	4603      	mov	r3, r0
 8007800:	2b01      	cmp	r3, #1
 8007802:	d101      	bne.n	8007808 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	e01b      	b.n	8007840 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	685a      	ldr	r2, [r3, #4]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007816:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	689a      	ldr	r2, [r3, #8]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007826:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	681a      	ldr	r2, [r3, #0]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f042 0201 	orr.w	r2, r2, #1
 8007836:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f000 fba3 	bl	8007f84 <UART_CheckIdleState>
 800783e:	4603      	mov	r3, r0
}
 8007840:	4618      	mov	r0, r3
 8007842:	3708      	adds	r7, #8
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}

08007848 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007848:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800784c:	b08c      	sub	sp, #48	@ 0x30
 800784e:	af00      	add	r7, sp, #0
 8007850:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007852:	2300      	movs	r3, #0
 8007854:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	689a      	ldr	r2, [r3, #8]
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	691b      	ldr	r3, [r3, #16]
 8007860:	431a      	orrs	r2, r3
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	695b      	ldr	r3, [r3, #20]
 8007866:	431a      	orrs	r2, r3
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	69db      	ldr	r3, [r3, #28]
 800786c:	4313      	orrs	r3, r2
 800786e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	681a      	ldr	r2, [r3, #0]
 8007876:	4baa      	ldr	r3, [pc, #680]	@ (8007b20 <UART_SetConfig+0x2d8>)
 8007878:	4013      	ands	r3, r2
 800787a:	697a      	ldr	r2, [r7, #20]
 800787c:	6812      	ldr	r2, [r2, #0]
 800787e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007880:	430b      	orrs	r3, r1
 8007882:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	68da      	ldr	r2, [r3, #12]
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	430a      	orrs	r2, r1
 8007898:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	699b      	ldr	r3, [r3, #24]
 800789e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a9f      	ldr	r2, [pc, #636]	@ (8007b24 <UART_SetConfig+0x2dc>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d004      	beq.n	80078b4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	6a1b      	ldr	r3, [r3, #32]
 80078ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078b0:	4313      	orrs	r3, r2
 80078b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	689b      	ldr	r3, [r3, #8]
 80078ba:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80078be:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80078c2:	697a      	ldr	r2, [r7, #20]
 80078c4:	6812      	ldr	r2, [r2, #0]
 80078c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078c8:	430b      	orrs	r3, r1
 80078ca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078d2:	f023 010f 	bic.w	r1, r3, #15
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	430a      	orrs	r2, r1
 80078e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a90      	ldr	r2, [pc, #576]	@ (8007b28 <UART_SetConfig+0x2e0>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d125      	bne.n	8007938 <UART_SetConfig+0xf0>
 80078ec:	4b8f      	ldr	r3, [pc, #572]	@ (8007b2c <UART_SetConfig+0x2e4>)
 80078ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078f2:	f003 0303 	and.w	r3, r3, #3
 80078f6:	2b03      	cmp	r3, #3
 80078f8:	d81a      	bhi.n	8007930 <UART_SetConfig+0xe8>
 80078fa:	a201      	add	r2, pc, #4	@ (adr r2, 8007900 <UART_SetConfig+0xb8>)
 80078fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007900:	08007911 	.word	0x08007911
 8007904:	08007921 	.word	0x08007921
 8007908:	08007919 	.word	0x08007919
 800790c:	08007929 	.word	0x08007929
 8007910:	2301      	movs	r3, #1
 8007912:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007916:	e116      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007918:	2302      	movs	r3, #2
 800791a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800791e:	e112      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007920:	2304      	movs	r3, #4
 8007922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007926:	e10e      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007928:	2308      	movs	r3, #8
 800792a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800792e:	e10a      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007930:	2310      	movs	r3, #16
 8007932:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007936:	e106      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a7c      	ldr	r2, [pc, #496]	@ (8007b30 <UART_SetConfig+0x2e8>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d138      	bne.n	80079b4 <UART_SetConfig+0x16c>
 8007942:	4b7a      	ldr	r3, [pc, #488]	@ (8007b2c <UART_SetConfig+0x2e4>)
 8007944:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007948:	f003 030c 	and.w	r3, r3, #12
 800794c:	2b0c      	cmp	r3, #12
 800794e:	d82d      	bhi.n	80079ac <UART_SetConfig+0x164>
 8007950:	a201      	add	r2, pc, #4	@ (adr r2, 8007958 <UART_SetConfig+0x110>)
 8007952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007956:	bf00      	nop
 8007958:	0800798d 	.word	0x0800798d
 800795c:	080079ad 	.word	0x080079ad
 8007960:	080079ad 	.word	0x080079ad
 8007964:	080079ad 	.word	0x080079ad
 8007968:	0800799d 	.word	0x0800799d
 800796c:	080079ad 	.word	0x080079ad
 8007970:	080079ad 	.word	0x080079ad
 8007974:	080079ad 	.word	0x080079ad
 8007978:	08007995 	.word	0x08007995
 800797c:	080079ad 	.word	0x080079ad
 8007980:	080079ad 	.word	0x080079ad
 8007984:	080079ad 	.word	0x080079ad
 8007988:	080079a5 	.word	0x080079a5
 800798c:	2300      	movs	r3, #0
 800798e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007992:	e0d8      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007994:	2302      	movs	r3, #2
 8007996:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800799a:	e0d4      	b.n	8007b46 <UART_SetConfig+0x2fe>
 800799c:	2304      	movs	r3, #4
 800799e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079a2:	e0d0      	b.n	8007b46 <UART_SetConfig+0x2fe>
 80079a4:	2308      	movs	r3, #8
 80079a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079aa:	e0cc      	b.n	8007b46 <UART_SetConfig+0x2fe>
 80079ac:	2310      	movs	r3, #16
 80079ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079b2:	e0c8      	b.n	8007b46 <UART_SetConfig+0x2fe>
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4a5e      	ldr	r2, [pc, #376]	@ (8007b34 <UART_SetConfig+0x2ec>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d125      	bne.n	8007a0a <UART_SetConfig+0x1c2>
 80079be:	4b5b      	ldr	r3, [pc, #364]	@ (8007b2c <UART_SetConfig+0x2e4>)
 80079c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079c4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80079c8:	2b30      	cmp	r3, #48	@ 0x30
 80079ca:	d016      	beq.n	80079fa <UART_SetConfig+0x1b2>
 80079cc:	2b30      	cmp	r3, #48	@ 0x30
 80079ce:	d818      	bhi.n	8007a02 <UART_SetConfig+0x1ba>
 80079d0:	2b20      	cmp	r3, #32
 80079d2:	d00a      	beq.n	80079ea <UART_SetConfig+0x1a2>
 80079d4:	2b20      	cmp	r3, #32
 80079d6:	d814      	bhi.n	8007a02 <UART_SetConfig+0x1ba>
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d002      	beq.n	80079e2 <UART_SetConfig+0x19a>
 80079dc:	2b10      	cmp	r3, #16
 80079de:	d008      	beq.n	80079f2 <UART_SetConfig+0x1aa>
 80079e0:	e00f      	b.n	8007a02 <UART_SetConfig+0x1ba>
 80079e2:	2300      	movs	r3, #0
 80079e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079e8:	e0ad      	b.n	8007b46 <UART_SetConfig+0x2fe>
 80079ea:	2302      	movs	r3, #2
 80079ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079f0:	e0a9      	b.n	8007b46 <UART_SetConfig+0x2fe>
 80079f2:	2304      	movs	r3, #4
 80079f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079f8:	e0a5      	b.n	8007b46 <UART_SetConfig+0x2fe>
 80079fa:	2308      	movs	r3, #8
 80079fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a00:	e0a1      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007a02:	2310      	movs	r3, #16
 8007a04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a08:	e09d      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a4a      	ldr	r2, [pc, #296]	@ (8007b38 <UART_SetConfig+0x2f0>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d125      	bne.n	8007a60 <UART_SetConfig+0x218>
 8007a14:	4b45      	ldr	r3, [pc, #276]	@ (8007b2c <UART_SetConfig+0x2e4>)
 8007a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a1a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007a1e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a20:	d016      	beq.n	8007a50 <UART_SetConfig+0x208>
 8007a22:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a24:	d818      	bhi.n	8007a58 <UART_SetConfig+0x210>
 8007a26:	2b80      	cmp	r3, #128	@ 0x80
 8007a28:	d00a      	beq.n	8007a40 <UART_SetConfig+0x1f8>
 8007a2a:	2b80      	cmp	r3, #128	@ 0x80
 8007a2c:	d814      	bhi.n	8007a58 <UART_SetConfig+0x210>
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d002      	beq.n	8007a38 <UART_SetConfig+0x1f0>
 8007a32:	2b40      	cmp	r3, #64	@ 0x40
 8007a34:	d008      	beq.n	8007a48 <UART_SetConfig+0x200>
 8007a36:	e00f      	b.n	8007a58 <UART_SetConfig+0x210>
 8007a38:	2300      	movs	r3, #0
 8007a3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a3e:	e082      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007a40:	2302      	movs	r3, #2
 8007a42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a46:	e07e      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007a48:	2304      	movs	r3, #4
 8007a4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a4e:	e07a      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007a50:	2308      	movs	r3, #8
 8007a52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a56:	e076      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007a58:	2310      	movs	r3, #16
 8007a5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a5e:	e072      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a35      	ldr	r2, [pc, #212]	@ (8007b3c <UART_SetConfig+0x2f4>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d12a      	bne.n	8007ac0 <UART_SetConfig+0x278>
 8007a6a:	4b30      	ldr	r3, [pc, #192]	@ (8007b2c <UART_SetConfig+0x2e4>)
 8007a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a74:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a78:	d01a      	beq.n	8007ab0 <UART_SetConfig+0x268>
 8007a7a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a7e:	d81b      	bhi.n	8007ab8 <UART_SetConfig+0x270>
 8007a80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a84:	d00c      	beq.n	8007aa0 <UART_SetConfig+0x258>
 8007a86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a8a:	d815      	bhi.n	8007ab8 <UART_SetConfig+0x270>
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d003      	beq.n	8007a98 <UART_SetConfig+0x250>
 8007a90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a94:	d008      	beq.n	8007aa8 <UART_SetConfig+0x260>
 8007a96:	e00f      	b.n	8007ab8 <UART_SetConfig+0x270>
 8007a98:	2300      	movs	r3, #0
 8007a9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a9e:	e052      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007aa0:	2302      	movs	r3, #2
 8007aa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007aa6:	e04e      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007aa8:	2304      	movs	r3, #4
 8007aaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007aae:	e04a      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007ab0:	2308      	movs	r3, #8
 8007ab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ab6:	e046      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007ab8:	2310      	movs	r3, #16
 8007aba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007abe:	e042      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a17      	ldr	r2, [pc, #92]	@ (8007b24 <UART_SetConfig+0x2dc>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d13a      	bne.n	8007b40 <UART_SetConfig+0x2f8>
 8007aca:	4b18      	ldr	r3, [pc, #96]	@ (8007b2c <UART_SetConfig+0x2e4>)
 8007acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ad0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007ad4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ad8:	d01a      	beq.n	8007b10 <UART_SetConfig+0x2c8>
 8007ada:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ade:	d81b      	bhi.n	8007b18 <UART_SetConfig+0x2d0>
 8007ae0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ae4:	d00c      	beq.n	8007b00 <UART_SetConfig+0x2b8>
 8007ae6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007aea:	d815      	bhi.n	8007b18 <UART_SetConfig+0x2d0>
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d003      	beq.n	8007af8 <UART_SetConfig+0x2b0>
 8007af0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007af4:	d008      	beq.n	8007b08 <UART_SetConfig+0x2c0>
 8007af6:	e00f      	b.n	8007b18 <UART_SetConfig+0x2d0>
 8007af8:	2300      	movs	r3, #0
 8007afa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007afe:	e022      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007b00:	2302      	movs	r3, #2
 8007b02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b06:	e01e      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007b08:	2304      	movs	r3, #4
 8007b0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b0e:	e01a      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007b10:	2308      	movs	r3, #8
 8007b12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b16:	e016      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007b18:	2310      	movs	r3, #16
 8007b1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b1e:	e012      	b.n	8007b46 <UART_SetConfig+0x2fe>
 8007b20:	cfff69f3 	.word	0xcfff69f3
 8007b24:	40008000 	.word	0x40008000
 8007b28:	40013800 	.word	0x40013800
 8007b2c:	40021000 	.word	0x40021000
 8007b30:	40004400 	.word	0x40004400
 8007b34:	40004800 	.word	0x40004800
 8007b38:	40004c00 	.word	0x40004c00
 8007b3c:	40005000 	.word	0x40005000
 8007b40:	2310      	movs	r3, #16
 8007b42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4aae      	ldr	r2, [pc, #696]	@ (8007e04 <UART_SetConfig+0x5bc>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	f040 8097 	bne.w	8007c80 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007b52:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007b56:	2b08      	cmp	r3, #8
 8007b58:	d823      	bhi.n	8007ba2 <UART_SetConfig+0x35a>
 8007b5a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b60 <UART_SetConfig+0x318>)
 8007b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b60:	08007b85 	.word	0x08007b85
 8007b64:	08007ba3 	.word	0x08007ba3
 8007b68:	08007b8d 	.word	0x08007b8d
 8007b6c:	08007ba3 	.word	0x08007ba3
 8007b70:	08007b93 	.word	0x08007b93
 8007b74:	08007ba3 	.word	0x08007ba3
 8007b78:	08007ba3 	.word	0x08007ba3
 8007b7c:	08007ba3 	.word	0x08007ba3
 8007b80:	08007b9b 	.word	0x08007b9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b84:	f7fd fbbc 	bl	8005300 <HAL_RCC_GetPCLK1Freq>
 8007b88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007b8a:	e010      	b.n	8007bae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b8c:	4b9e      	ldr	r3, [pc, #632]	@ (8007e08 <UART_SetConfig+0x5c0>)
 8007b8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007b90:	e00d      	b.n	8007bae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b92:	f7fd fb47 	bl	8005224 <HAL_RCC_GetSysClockFreq>
 8007b96:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007b98:	e009      	b.n	8007bae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ba0:	e005      	b.n	8007bae <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007bac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	f000 8130 	beq.w	8007e16 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bba:	4a94      	ldr	r2, [pc, #592]	@ (8007e0c <UART_SetConfig+0x5c4>)
 8007bbc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007bc0:	461a      	mov	r2, r3
 8007bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bc4:	fbb3 f3f2 	udiv	r3, r3, r2
 8007bc8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	685a      	ldr	r2, [r3, #4]
 8007bce:	4613      	mov	r3, r2
 8007bd0:	005b      	lsls	r3, r3, #1
 8007bd2:	4413      	add	r3, r2
 8007bd4:	69ba      	ldr	r2, [r7, #24]
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d305      	bcc.n	8007be6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007be0:	69ba      	ldr	r2, [r7, #24]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d903      	bls.n	8007bee <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007be6:	2301      	movs	r3, #1
 8007be8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007bec:	e113      	b.n	8007e16 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	60bb      	str	r3, [r7, #8]
 8007bf4:	60fa      	str	r2, [r7, #12]
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bfa:	4a84      	ldr	r2, [pc, #528]	@ (8007e0c <UART_SetConfig+0x5c4>)
 8007bfc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	2200      	movs	r2, #0
 8007c04:	603b      	str	r3, [r7, #0]
 8007c06:	607a      	str	r2, [r7, #4]
 8007c08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c0c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007c10:	f7f8 fff2 	bl	8000bf8 <__aeabi_uldivmod>
 8007c14:	4602      	mov	r2, r0
 8007c16:	460b      	mov	r3, r1
 8007c18:	4610      	mov	r0, r2
 8007c1a:	4619      	mov	r1, r3
 8007c1c:	f04f 0200 	mov.w	r2, #0
 8007c20:	f04f 0300 	mov.w	r3, #0
 8007c24:	020b      	lsls	r3, r1, #8
 8007c26:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007c2a:	0202      	lsls	r2, r0, #8
 8007c2c:	6979      	ldr	r1, [r7, #20]
 8007c2e:	6849      	ldr	r1, [r1, #4]
 8007c30:	0849      	lsrs	r1, r1, #1
 8007c32:	2000      	movs	r0, #0
 8007c34:	460c      	mov	r4, r1
 8007c36:	4605      	mov	r5, r0
 8007c38:	eb12 0804 	adds.w	r8, r2, r4
 8007c3c:	eb43 0905 	adc.w	r9, r3, r5
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	2200      	movs	r2, #0
 8007c46:	469a      	mov	sl, r3
 8007c48:	4693      	mov	fp, r2
 8007c4a:	4652      	mov	r2, sl
 8007c4c:	465b      	mov	r3, fp
 8007c4e:	4640      	mov	r0, r8
 8007c50:	4649      	mov	r1, r9
 8007c52:	f7f8 ffd1 	bl	8000bf8 <__aeabi_uldivmod>
 8007c56:	4602      	mov	r2, r0
 8007c58:	460b      	mov	r3, r1
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007c5e:	6a3b      	ldr	r3, [r7, #32]
 8007c60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c64:	d308      	bcc.n	8007c78 <UART_SetConfig+0x430>
 8007c66:	6a3b      	ldr	r3, [r7, #32]
 8007c68:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c6c:	d204      	bcs.n	8007c78 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	6a3a      	ldr	r2, [r7, #32]
 8007c74:	60da      	str	r2, [r3, #12]
 8007c76:	e0ce      	b.n	8007e16 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007c7e:	e0ca      	b.n	8007e16 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	69db      	ldr	r3, [r3, #28]
 8007c84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c88:	d166      	bne.n	8007d58 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007c8a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007c8e:	2b08      	cmp	r3, #8
 8007c90:	d827      	bhi.n	8007ce2 <UART_SetConfig+0x49a>
 8007c92:	a201      	add	r2, pc, #4	@ (adr r2, 8007c98 <UART_SetConfig+0x450>)
 8007c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c98:	08007cbd 	.word	0x08007cbd
 8007c9c:	08007cc5 	.word	0x08007cc5
 8007ca0:	08007ccd 	.word	0x08007ccd
 8007ca4:	08007ce3 	.word	0x08007ce3
 8007ca8:	08007cd3 	.word	0x08007cd3
 8007cac:	08007ce3 	.word	0x08007ce3
 8007cb0:	08007ce3 	.word	0x08007ce3
 8007cb4:	08007ce3 	.word	0x08007ce3
 8007cb8:	08007cdb 	.word	0x08007cdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007cbc:	f7fd fb20 	bl	8005300 <HAL_RCC_GetPCLK1Freq>
 8007cc0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007cc2:	e014      	b.n	8007cee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007cc4:	f7fd fb32 	bl	800532c <HAL_RCC_GetPCLK2Freq>
 8007cc8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007cca:	e010      	b.n	8007cee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ccc:	4b4e      	ldr	r3, [pc, #312]	@ (8007e08 <UART_SetConfig+0x5c0>)
 8007cce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007cd0:	e00d      	b.n	8007cee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007cd2:	f7fd faa7 	bl	8005224 <HAL_RCC_GetSysClockFreq>
 8007cd6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007cd8:	e009      	b.n	8007cee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007cda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007cde:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ce0:	e005      	b.n	8007cee <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007cec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	f000 8090 	beq.w	8007e16 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cfa:	4a44      	ldr	r2, [pc, #272]	@ (8007e0c <UART_SetConfig+0x5c4>)
 8007cfc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d00:	461a      	mov	r2, r3
 8007d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d04:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d08:	005a      	lsls	r2, r3, #1
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	085b      	lsrs	r3, r3, #1
 8007d10:	441a      	add	r2, r3
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d1a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d1c:	6a3b      	ldr	r3, [r7, #32]
 8007d1e:	2b0f      	cmp	r3, #15
 8007d20:	d916      	bls.n	8007d50 <UART_SetConfig+0x508>
 8007d22:	6a3b      	ldr	r3, [r7, #32]
 8007d24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d28:	d212      	bcs.n	8007d50 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007d2a:	6a3b      	ldr	r3, [r7, #32]
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	f023 030f 	bic.w	r3, r3, #15
 8007d32:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007d34:	6a3b      	ldr	r3, [r7, #32]
 8007d36:	085b      	lsrs	r3, r3, #1
 8007d38:	b29b      	uxth	r3, r3
 8007d3a:	f003 0307 	and.w	r3, r3, #7
 8007d3e:	b29a      	uxth	r2, r3
 8007d40:	8bfb      	ldrh	r3, [r7, #30]
 8007d42:	4313      	orrs	r3, r2
 8007d44:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	8bfa      	ldrh	r2, [r7, #30]
 8007d4c:	60da      	str	r2, [r3, #12]
 8007d4e:	e062      	b.n	8007e16 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007d50:	2301      	movs	r3, #1
 8007d52:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007d56:	e05e      	b.n	8007e16 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007d58:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007d5c:	2b08      	cmp	r3, #8
 8007d5e:	d828      	bhi.n	8007db2 <UART_SetConfig+0x56a>
 8007d60:	a201      	add	r2, pc, #4	@ (adr r2, 8007d68 <UART_SetConfig+0x520>)
 8007d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d66:	bf00      	nop
 8007d68:	08007d8d 	.word	0x08007d8d
 8007d6c:	08007d95 	.word	0x08007d95
 8007d70:	08007d9d 	.word	0x08007d9d
 8007d74:	08007db3 	.word	0x08007db3
 8007d78:	08007da3 	.word	0x08007da3
 8007d7c:	08007db3 	.word	0x08007db3
 8007d80:	08007db3 	.word	0x08007db3
 8007d84:	08007db3 	.word	0x08007db3
 8007d88:	08007dab 	.word	0x08007dab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d8c:	f7fd fab8 	bl	8005300 <HAL_RCC_GetPCLK1Freq>
 8007d90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d92:	e014      	b.n	8007dbe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d94:	f7fd faca 	bl	800532c <HAL_RCC_GetPCLK2Freq>
 8007d98:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d9a:	e010      	b.n	8007dbe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8007e08 <UART_SetConfig+0x5c0>)
 8007d9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007da0:	e00d      	b.n	8007dbe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007da2:	f7fd fa3f 	bl	8005224 <HAL_RCC_GetSysClockFreq>
 8007da6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007da8:	e009      	b.n	8007dbe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007daa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007dae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007db0:	e005      	b.n	8007dbe <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007db2:	2300      	movs	r3, #0
 8007db4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007db6:	2301      	movs	r3, #1
 8007db8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007dbc:	bf00      	nop
    }

    if (pclk != 0U)
 8007dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d028      	beq.n	8007e16 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dc8:	4a10      	ldr	r2, [pc, #64]	@ (8007e0c <UART_SetConfig+0x5c4>)
 8007dca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007dce:	461a      	mov	r2, r3
 8007dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd2:	fbb3 f2f2 	udiv	r2, r3, r2
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	085b      	lsrs	r3, r3, #1
 8007ddc:	441a      	add	r2, r3
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	685b      	ldr	r3, [r3, #4]
 8007de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007de6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007de8:	6a3b      	ldr	r3, [r7, #32]
 8007dea:	2b0f      	cmp	r3, #15
 8007dec:	d910      	bls.n	8007e10 <UART_SetConfig+0x5c8>
 8007dee:	6a3b      	ldr	r3, [r7, #32]
 8007df0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007df4:	d20c      	bcs.n	8007e10 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007df6:	6a3b      	ldr	r3, [r7, #32]
 8007df8:	b29a      	uxth	r2, r3
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	60da      	str	r2, [r3, #12]
 8007e00:	e009      	b.n	8007e16 <UART_SetConfig+0x5ce>
 8007e02:	bf00      	nop
 8007e04:	40008000 	.word	0x40008000
 8007e08:	00f42400 	.word	0x00f42400
 8007e0c:	0800adb8 	.word	0x0800adb8
      }
      else
      {
        ret = HAL_ERROR;
 8007e10:	2301      	movs	r3, #1
 8007e12:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	2201      	movs	r2, #1
 8007e1a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	2201      	movs	r2, #1
 8007e22:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007e32:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007e36:	4618      	mov	r0, r3
 8007e38:	3730      	adds	r7, #48	@ 0x30
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007e40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b083      	sub	sp, #12
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e4c:	f003 0308 	and.w	r3, r3, #8
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d00a      	beq.n	8007e6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	685b      	ldr	r3, [r3, #4]
 8007e5a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	430a      	orrs	r2, r1
 8007e68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e6e:	f003 0301 	and.w	r3, r3, #1
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d00a      	beq.n	8007e8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	685b      	ldr	r3, [r3, #4]
 8007e7c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	430a      	orrs	r2, r1
 8007e8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e90:	f003 0302 	and.w	r3, r3, #2
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d00a      	beq.n	8007eae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	430a      	orrs	r2, r1
 8007eac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eb2:	f003 0304 	and.w	r3, r3, #4
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d00a      	beq.n	8007ed0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	430a      	orrs	r2, r1
 8007ece:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ed4:	f003 0310 	and.w	r3, r3, #16
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d00a      	beq.n	8007ef2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	689b      	ldr	r3, [r3, #8]
 8007ee2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	430a      	orrs	r2, r1
 8007ef0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ef6:	f003 0320 	and.w	r3, r3, #32
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d00a      	beq.n	8007f14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	689b      	ldr	r3, [r3, #8]
 8007f04:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	430a      	orrs	r2, r1
 8007f12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d01a      	beq.n	8007f56 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	685b      	ldr	r3, [r3, #4]
 8007f26:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	430a      	orrs	r2, r1
 8007f34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f3e:	d10a      	bne.n	8007f56 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	430a      	orrs	r2, r1
 8007f54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d00a      	beq.n	8007f78 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	685b      	ldr	r3, [r3, #4]
 8007f68:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	430a      	orrs	r2, r1
 8007f76:	605a      	str	r2, [r3, #4]
  }
}
 8007f78:	bf00      	nop
 8007f7a:	370c      	adds	r7, #12
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr

08007f84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b098      	sub	sp, #96	@ 0x60
 8007f88:	af02      	add	r7, sp, #8
 8007f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007f94:	f7fa f8a8 	bl	80020e8 <HAL_GetTick>
 8007f98:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f003 0308 	and.w	r3, r3, #8
 8007fa4:	2b08      	cmp	r3, #8
 8007fa6:	d12f      	bne.n	8008008 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007fa8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007fac:	9300      	str	r3, [sp, #0]
 8007fae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 f88e 	bl	80080d8 <UART_WaitOnFlagUntilTimeout>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d022      	beq.n	8008008 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fca:	e853 3f00 	ldrex	r3, [r3]
 8007fce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007fd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007fd6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	461a      	mov	r2, r3
 8007fde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007fe0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fe2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007fe6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007fe8:	e841 2300 	strex	r3, r2, [r1]
 8007fec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007fee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d1e6      	bne.n	8007fc2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2220      	movs	r2, #32
 8007ff8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2200      	movs	r2, #0
 8008000:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008004:	2303      	movs	r3, #3
 8008006:	e063      	b.n	80080d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f003 0304 	and.w	r3, r3, #4
 8008012:	2b04      	cmp	r3, #4
 8008014:	d149      	bne.n	80080aa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008016:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800801a:	9300      	str	r3, [sp, #0]
 800801c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800801e:	2200      	movs	r2, #0
 8008020:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f000 f857 	bl	80080d8 <UART_WaitOnFlagUntilTimeout>
 800802a:	4603      	mov	r3, r0
 800802c:	2b00      	cmp	r3, #0
 800802e:	d03c      	beq.n	80080aa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008038:	e853 3f00 	ldrex	r3, [r3]
 800803c:	623b      	str	r3, [r7, #32]
   return(result);
 800803e:	6a3b      	ldr	r3, [r7, #32]
 8008040:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008044:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	461a      	mov	r2, r3
 800804c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800804e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008050:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008052:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008054:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008056:	e841 2300 	strex	r3, r2, [r1]
 800805a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800805c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800805e:	2b00      	cmp	r3, #0
 8008060:	d1e6      	bne.n	8008030 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	3308      	adds	r3, #8
 8008068:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	e853 3f00 	ldrex	r3, [r3]
 8008070:	60fb      	str	r3, [r7, #12]
   return(result);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	f023 0301 	bic.w	r3, r3, #1
 8008078:	64bb      	str	r3, [r7, #72]	@ 0x48
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	3308      	adds	r3, #8
 8008080:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008082:	61fa      	str	r2, [r7, #28]
 8008084:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008086:	69b9      	ldr	r1, [r7, #24]
 8008088:	69fa      	ldr	r2, [r7, #28]
 800808a:	e841 2300 	strex	r3, r2, [r1]
 800808e:	617b      	str	r3, [r7, #20]
   return(result);
 8008090:	697b      	ldr	r3, [r7, #20]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d1e5      	bne.n	8008062 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2220      	movs	r2, #32
 800809a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2200      	movs	r2, #0
 80080a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80080a6:	2303      	movs	r3, #3
 80080a8:	e012      	b.n	80080d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2220      	movs	r2, #32
 80080ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2220      	movs	r2, #32
 80080b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2200      	movs	r2, #0
 80080be:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2200      	movs	r2, #0
 80080c4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2200      	movs	r2, #0
 80080ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80080ce:	2300      	movs	r3, #0
}
 80080d0:	4618      	mov	r0, r3
 80080d2:	3758      	adds	r7, #88	@ 0x58
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b084      	sub	sp, #16
 80080dc:	af00      	add	r7, sp, #0
 80080de:	60f8      	str	r0, [r7, #12]
 80080e0:	60b9      	str	r1, [r7, #8]
 80080e2:	603b      	str	r3, [r7, #0]
 80080e4:	4613      	mov	r3, r2
 80080e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080e8:	e04f      	b.n	800818a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080ea:	69bb      	ldr	r3, [r7, #24]
 80080ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080f0:	d04b      	beq.n	800818a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080f2:	f7f9 fff9 	bl	80020e8 <HAL_GetTick>
 80080f6:	4602      	mov	r2, r0
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	1ad3      	subs	r3, r2, r3
 80080fc:	69ba      	ldr	r2, [r7, #24]
 80080fe:	429a      	cmp	r2, r3
 8008100:	d302      	bcc.n	8008108 <UART_WaitOnFlagUntilTimeout+0x30>
 8008102:	69bb      	ldr	r3, [r7, #24]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d101      	bne.n	800810c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008108:	2303      	movs	r3, #3
 800810a:	e04e      	b.n	80081aa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f003 0304 	and.w	r3, r3, #4
 8008116:	2b00      	cmp	r3, #0
 8008118:	d037      	beq.n	800818a <UART_WaitOnFlagUntilTimeout+0xb2>
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	2b80      	cmp	r3, #128	@ 0x80
 800811e:	d034      	beq.n	800818a <UART_WaitOnFlagUntilTimeout+0xb2>
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	2b40      	cmp	r3, #64	@ 0x40
 8008124:	d031      	beq.n	800818a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	69db      	ldr	r3, [r3, #28]
 800812c:	f003 0308 	and.w	r3, r3, #8
 8008130:	2b08      	cmp	r3, #8
 8008132:	d110      	bne.n	8008156 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	2208      	movs	r2, #8
 800813a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800813c:	68f8      	ldr	r0, [r7, #12]
 800813e:	f000 f838 	bl	80081b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	2208      	movs	r2, #8
 8008146:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2200      	movs	r2, #0
 800814e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008152:	2301      	movs	r3, #1
 8008154:	e029      	b.n	80081aa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	69db      	ldr	r3, [r3, #28]
 800815c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008160:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008164:	d111      	bne.n	800818a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800816e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008170:	68f8      	ldr	r0, [r7, #12]
 8008172:	f000 f81e 	bl	80081b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	2220      	movs	r2, #32
 800817a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2200      	movs	r2, #0
 8008182:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008186:	2303      	movs	r3, #3
 8008188:	e00f      	b.n	80081aa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	69da      	ldr	r2, [r3, #28]
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	4013      	ands	r3, r2
 8008194:	68ba      	ldr	r2, [r7, #8]
 8008196:	429a      	cmp	r2, r3
 8008198:	bf0c      	ite	eq
 800819a:	2301      	moveq	r3, #1
 800819c:	2300      	movne	r3, #0
 800819e:	b2db      	uxtb	r3, r3
 80081a0:	461a      	mov	r2, r3
 80081a2:	79fb      	ldrb	r3, [r7, #7]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d0a0      	beq.n	80080ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80081a8:	2300      	movs	r3, #0
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3710      	adds	r7, #16
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}

080081b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081b2:	b480      	push	{r7}
 80081b4:	b095      	sub	sp, #84	@ 0x54
 80081b6:	af00      	add	r7, sp, #0
 80081b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081c2:	e853 3f00 	ldrex	r3, [r3]
 80081c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80081c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	461a      	mov	r2, r3
 80081d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80081da:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80081de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80081e0:	e841 2300 	strex	r3, r2, [r1]
 80081e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80081e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d1e6      	bne.n	80081ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	3308      	adds	r3, #8
 80081f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f4:	6a3b      	ldr	r3, [r7, #32]
 80081f6:	e853 3f00 	ldrex	r3, [r3]
 80081fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80081fc:	69fb      	ldr	r3, [r7, #28]
 80081fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008202:	f023 0301 	bic.w	r3, r3, #1
 8008206:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	3308      	adds	r3, #8
 800820e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008210:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008212:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008214:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008216:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008218:	e841 2300 	strex	r3, r2, [r1]
 800821c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800821e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008220:	2b00      	cmp	r3, #0
 8008222:	d1e3      	bne.n	80081ec <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008228:	2b01      	cmp	r3, #1
 800822a:	d118      	bne.n	800825e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	e853 3f00 	ldrex	r3, [r3]
 8008238:	60bb      	str	r3, [r7, #8]
   return(result);
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	f023 0310 	bic.w	r3, r3, #16
 8008240:	647b      	str	r3, [r7, #68]	@ 0x44
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	461a      	mov	r2, r3
 8008248:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800824a:	61bb      	str	r3, [r7, #24]
 800824c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800824e:	6979      	ldr	r1, [r7, #20]
 8008250:	69ba      	ldr	r2, [r7, #24]
 8008252:	e841 2300 	strex	r3, r2, [r1]
 8008256:	613b      	str	r3, [r7, #16]
   return(result);
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d1e6      	bne.n	800822c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2220      	movs	r2, #32
 8008262:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2200      	movs	r2, #0
 800826a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2200      	movs	r2, #0
 8008270:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008272:	bf00      	nop
 8008274:	3754      	adds	r7, #84	@ 0x54
 8008276:	46bd      	mov	sp, r7
 8008278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827c:	4770      	bx	lr

0800827e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800827e:	b480      	push	{r7}
 8008280:	b085      	sub	sp, #20
 8008282:	af00      	add	r7, sp, #0
 8008284:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800828c:	2b01      	cmp	r3, #1
 800828e:	d101      	bne.n	8008294 <HAL_UARTEx_DisableFifoMode+0x16>
 8008290:	2302      	movs	r3, #2
 8008292:	e027      	b.n	80082e4 <HAL_UARTEx_DisableFifoMode+0x66>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2201      	movs	r2, #1
 8008298:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2224      	movs	r2, #36	@ 0x24
 80082a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	681a      	ldr	r2, [r3, #0]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f022 0201 	bic.w	r2, r2, #1
 80082ba:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80082c2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2200      	movs	r2, #0
 80082c8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	68fa      	ldr	r2, [r7, #12]
 80082d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2220      	movs	r2, #32
 80082d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2200      	movs	r2, #0
 80082de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80082e2:	2300      	movs	r3, #0
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	3714      	adds	r7, #20
 80082e8:	46bd      	mov	sp, r7
 80082ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ee:	4770      	bx	lr

080082f0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008300:	2b01      	cmp	r3, #1
 8008302:	d101      	bne.n	8008308 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008304:	2302      	movs	r3, #2
 8008306:	e02d      	b.n	8008364 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2201      	movs	r2, #1
 800830c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2224      	movs	r2, #36	@ 0x24
 8008314:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	681a      	ldr	r2, [r3, #0]
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f022 0201 	bic.w	r2, r2, #1
 800832e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	689b      	ldr	r3, [r3, #8]
 8008336:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	683a      	ldr	r2, [r7, #0]
 8008340:	430a      	orrs	r2, r1
 8008342:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f000 f84f 	bl	80083e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	68fa      	ldr	r2, [r7, #12]
 8008350:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2220      	movs	r2, #32
 8008356:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2200      	movs	r2, #0
 800835e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008362:	2300      	movs	r3, #0
}
 8008364:	4618      	mov	r0, r3
 8008366:	3710      	adds	r7, #16
 8008368:	46bd      	mov	sp, r7
 800836a:	bd80      	pop	{r7, pc}

0800836c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b084      	sub	sp, #16
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
 8008374:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800837c:	2b01      	cmp	r3, #1
 800837e:	d101      	bne.n	8008384 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008380:	2302      	movs	r3, #2
 8008382:	e02d      	b.n	80083e0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2201      	movs	r2, #1
 8008388:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2224      	movs	r2, #36	@ 0x24
 8008390:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	681a      	ldr	r2, [r3, #0]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f022 0201 	bic.w	r2, r2, #1
 80083aa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	689b      	ldr	r3, [r3, #8]
 80083b2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	683a      	ldr	r2, [r7, #0]
 80083bc:	430a      	orrs	r2, r1
 80083be:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f000 f811 	bl	80083e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2220      	movs	r2, #32
 80083d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2200      	movs	r2, #0
 80083da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80083de:	2300      	movs	r3, #0
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3710      	adds	r7, #16
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b085      	sub	sp, #20
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d108      	bne.n	800840a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2201      	movs	r2, #1
 80083fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2201      	movs	r2, #1
 8008404:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008408:	e031      	b.n	800846e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800840a:	2308      	movs	r3, #8
 800840c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800840e:	2308      	movs	r3, #8
 8008410:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	0e5b      	lsrs	r3, r3, #25
 800841a:	b2db      	uxtb	r3, r3
 800841c:	f003 0307 	and.w	r3, r3, #7
 8008420:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	689b      	ldr	r3, [r3, #8]
 8008428:	0f5b      	lsrs	r3, r3, #29
 800842a:	b2db      	uxtb	r3, r3
 800842c:	f003 0307 	and.w	r3, r3, #7
 8008430:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008432:	7bbb      	ldrb	r3, [r7, #14]
 8008434:	7b3a      	ldrb	r2, [r7, #12]
 8008436:	4911      	ldr	r1, [pc, #68]	@ (800847c <UARTEx_SetNbDataToProcess+0x94>)
 8008438:	5c8a      	ldrb	r2, [r1, r2]
 800843a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800843e:	7b3a      	ldrb	r2, [r7, #12]
 8008440:	490f      	ldr	r1, [pc, #60]	@ (8008480 <UARTEx_SetNbDataToProcess+0x98>)
 8008442:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008444:	fb93 f3f2 	sdiv	r3, r3, r2
 8008448:	b29a      	uxth	r2, r3
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008450:	7bfb      	ldrb	r3, [r7, #15]
 8008452:	7b7a      	ldrb	r2, [r7, #13]
 8008454:	4909      	ldr	r1, [pc, #36]	@ (800847c <UARTEx_SetNbDataToProcess+0x94>)
 8008456:	5c8a      	ldrb	r2, [r1, r2]
 8008458:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800845c:	7b7a      	ldrb	r2, [r7, #13]
 800845e:	4908      	ldr	r1, [pc, #32]	@ (8008480 <UARTEx_SetNbDataToProcess+0x98>)
 8008460:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008462:	fb93 f3f2 	sdiv	r3, r3, r2
 8008466:	b29a      	uxth	r2, r3
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800846e:	bf00      	nop
 8008470:	3714      	adds	r7, #20
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr
 800847a:	bf00      	nop
 800847c:	0800add0 	.word	0x0800add0
 8008480:	0800add8 	.word	0x0800add8

08008484 <__cvt>:
 8008484:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008488:	ec57 6b10 	vmov	r6, r7, d0
 800848c:	2f00      	cmp	r7, #0
 800848e:	460c      	mov	r4, r1
 8008490:	4619      	mov	r1, r3
 8008492:	463b      	mov	r3, r7
 8008494:	bfbb      	ittet	lt
 8008496:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800849a:	461f      	movlt	r7, r3
 800849c:	2300      	movge	r3, #0
 800849e:	232d      	movlt	r3, #45	@ 0x2d
 80084a0:	700b      	strb	r3, [r1, #0]
 80084a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80084a4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80084a8:	4691      	mov	r9, r2
 80084aa:	f023 0820 	bic.w	r8, r3, #32
 80084ae:	bfbc      	itt	lt
 80084b0:	4632      	movlt	r2, r6
 80084b2:	4616      	movlt	r6, r2
 80084b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80084b8:	d005      	beq.n	80084c6 <__cvt+0x42>
 80084ba:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80084be:	d100      	bne.n	80084c2 <__cvt+0x3e>
 80084c0:	3401      	adds	r4, #1
 80084c2:	2102      	movs	r1, #2
 80084c4:	e000      	b.n	80084c8 <__cvt+0x44>
 80084c6:	2103      	movs	r1, #3
 80084c8:	ab03      	add	r3, sp, #12
 80084ca:	9301      	str	r3, [sp, #4]
 80084cc:	ab02      	add	r3, sp, #8
 80084ce:	9300      	str	r3, [sp, #0]
 80084d0:	ec47 6b10 	vmov	d0, r6, r7
 80084d4:	4653      	mov	r3, sl
 80084d6:	4622      	mov	r2, r4
 80084d8:	f000 fe3a 	bl	8009150 <_dtoa_r>
 80084dc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80084e0:	4605      	mov	r5, r0
 80084e2:	d119      	bne.n	8008518 <__cvt+0x94>
 80084e4:	f019 0f01 	tst.w	r9, #1
 80084e8:	d00e      	beq.n	8008508 <__cvt+0x84>
 80084ea:	eb00 0904 	add.w	r9, r0, r4
 80084ee:	2200      	movs	r2, #0
 80084f0:	2300      	movs	r3, #0
 80084f2:	4630      	mov	r0, r6
 80084f4:	4639      	mov	r1, r7
 80084f6:	f7f8 fb0f 	bl	8000b18 <__aeabi_dcmpeq>
 80084fa:	b108      	cbz	r0, 8008500 <__cvt+0x7c>
 80084fc:	f8cd 900c 	str.w	r9, [sp, #12]
 8008500:	2230      	movs	r2, #48	@ 0x30
 8008502:	9b03      	ldr	r3, [sp, #12]
 8008504:	454b      	cmp	r3, r9
 8008506:	d31e      	bcc.n	8008546 <__cvt+0xc2>
 8008508:	9b03      	ldr	r3, [sp, #12]
 800850a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800850c:	1b5b      	subs	r3, r3, r5
 800850e:	4628      	mov	r0, r5
 8008510:	6013      	str	r3, [r2, #0]
 8008512:	b004      	add	sp, #16
 8008514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008518:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800851c:	eb00 0904 	add.w	r9, r0, r4
 8008520:	d1e5      	bne.n	80084ee <__cvt+0x6a>
 8008522:	7803      	ldrb	r3, [r0, #0]
 8008524:	2b30      	cmp	r3, #48	@ 0x30
 8008526:	d10a      	bne.n	800853e <__cvt+0xba>
 8008528:	2200      	movs	r2, #0
 800852a:	2300      	movs	r3, #0
 800852c:	4630      	mov	r0, r6
 800852e:	4639      	mov	r1, r7
 8008530:	f7f8 faf2 	bl	8000b18 <__aeabi_dcmpeq>
 8008534:	b918      	cbnz	r0, 800853e <__cvt+0xba>
 8008536:	f1c4 0401 	rsb	r4, r4, #1
 800853a:	f8ca 4000 	str.w	r4, [sl]
 800853e:	f8da 3000 	ldr.w	r3, [sl]
 8008542:	4499      	add	r9, r3
 8008544:	e7d3      	b.n	80084ee <__cvt+0x6a>
 8008546:	1c59      	adds	r1, r3, #1
 8008548:	9103      	str	r1, [sp, #12]
 800854a:	701a      	strb	r2, [r3, #0]
 800854c:	e7d9      	b.n	8008502 <__cvt+0x7e>

0800854e <__exponent>:
 800854e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008550:	2900      	cmp	r1, #0
 8008552:	bfba      	itte	lt
 8008554:	4249      	neglt	r1, r1
 8008556:	232d      	movlt	r3, #45	@ 0x2d
 8008558:	232b      	movge	r3, #43	@ 0x2b
 800855a:	2909      	cmp	r1, #9
 800855c:	7002      	strb	r2, [r0, #0]
 800855e:	7043      	strb	r3, [r0, #1]
 8008560:	dd29      	ble.n	80085b6 <__exponent+0x68>
 8008562:	f10d 0307 	add.w	r3, sp, #7
 8008566:	461d      	mov	r5, r3
 8008568:	270a      	movs	r7, #10
 800856a:	461a      	mov	r2, r3
 800856c:	fbb1 f6f7 	udiv	r6, r1, r7
 8008570:	fb07 1416 	mls	r4, r7, r6, r1
 8008574:	3430      	adds	r4, #48	@ 0x30
 8008576:	f802 4c01 	strb.w	r4, [r2, #-1]
 800857a:	460c      	mov	r4, r1
 800857c:	2c63      	cmp	r4, #99	@ 0x63
 800857e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008582:	4631      	mov	r1, r6
 8008584:	dcf1      	bgt.n	800856a <__exponent+0x1c>
 8008586:	3130      	adds	r1, #48	@ 0x30
 8008588:	1e94      	subs	r4, r2, #2
 800858a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800858e:	1c41      	adds	r1, r0, #1
 8008590:	4623      	mov	r3, r4
 8008592:	42ab      	cmp	r3, r5
 8008594:	d30a      	bcc.n	80085ac <__exponent+0x5e>
 8008596:	f10d 0309 	add.w	r3, sp, #9
 800859a:	1a9b      	subs	r3, r3, r2
 800859c:	42ac      	cmp	r4, r5
 800859e:	bf88      	it	hi
 80085a0:	2300      	movhi	r3, #0
 80085a2:	3302      	adds	r3, #2
 80085a4:	4403      	add	r3, r0
 80085a6:	1a18      	subs	r0, r3, r0
 80085a8:	b003      	add	sp, #12
 80085aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085ac:	f813 6b01 	ldrb.w	r6, [r3], #1
 80085b0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80085b4:	e7ed      	b.n	8008592 <__exponent+0x44>
 80085b6:	2330      	movs	r3, #48	@ 0x30
 80085b8:	3130      	adds	r1, #48	@ 0x30
 80085ba:	7083      	strb	r3, [r0, #2]
 80085bc:	70c1      	strb	r1, [r0, #3]
 80085be:	1d03      	adds	r3, r0, #4
 80085c0:	e7f1      	b.n	80085a6 <__exponent+0x58>
	...

080085c4 <_printf_float>:
 80085c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085c8:	b08d      	sub	sp, #52	@ 0x34
 80085ca:	460c      	mov	r4, r1
 80085cc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80085d0:	4616      	mov	r6, r2
 80085d2:	461f      	mov	r7, r3
 80085d4:	4605      	mov	r5, r0
 80085d6:	f000 fcb9 	bl	8008f4c <_localeconv_r>
 80085da:	6803      	ldr	r3, [r0, #0]
 80085dc:	9304      	str	r3, [sp, #16]
 80085de:	4618      	mov	r0, r3
 80085e0:	f7f7 fe6e 	bl	80002c0 <strlen>
 80085e4:	2300      	movs	r3, #0
 80085e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80085e8:	f8d8 3000 	ldr.w	r3, [r8]
 80085ec:	9005      	str	r0, [sp, #20]
 80085ee:	3307      	adds	r3, #7
 80085f0:	f023 0307 	bic.w	r3, r3, #7
 80085f4:	f103 0208 	add.w	r2, r3, #8
 80085f8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80085fc:	f8d4 b000 	ldr.w	fp, [r4]
 8008600:	f8c8 2000 	str.w	r2, [r8]
 8008604:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008608:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800860c:	9307      	str	r3, [sp, #28]
 800860e:	f8cd 8018 	str.w	r8, [sp, #24]
 8008612:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008616:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800861a:	4b9c      	ldr	r3, [pc, #624]	@ (800888c <_printf_float+0x2c8>)
 800861c:	f04f 32ff 	mov.w	r2, #4294967295
 8008620:	f7f8 faac 	bl	8000b7c <__aeabi_dcmpun>
 8008624:	bb70      	cbnz	r0, 8008684 <_printf_float+0xc0>
 8008626:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800862a:	4b98      	ldr	r3, [pc, #608]	@ (800888c <_printf_float+0x2c8>)
 800862c:	f04f 32ff 	mov.w	r2, #4294967295
 8008630:	f7f8 fa86 	bl	8000b40 <__aeabi_dcmple>
 8008634:	bb30      	cbnz	r0, 8008684 <_printf_float+0xc0>
 8008636:	2200      	movs	r2, #0
 8008638:	2300      	movs	r3, #0
 800863a:	4640      	mov	r0, r8
 800863c:	4649      	mov	r1, r9
 800863e:	f7f8 fa75 	bl	8000b2c <__aeabi_dcmplt>
 8008642:	b110      	cbz	r0, 800864a <_printf_float+0x86>
 8008644:	232d      	movs	r3, #45	@ 0x2d
 8008646:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800864a:	4a91      	ldr	r2, [pc, #580]	@ (8008890 <_printf_float+0x2cc>)
 800864c:	4b91      	ldr	r3, [pc, #580]	@ (8008894 <_printf_float+0x2d0>)
 800864e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008652:	bf8c      	ite	hi
 8008654:	4690      	movhi	r8, r2
 8008656:	4698      	movls	r8, r3
 8008658:	2303      	movs	r3, #3
 800865a:	6123      	str	r3, [r4, #16]
 800865c:	f02b 0304 	bic.w	r3, fp, #4
 8008660:	6023      	str	r3, [r4, #0]
 8008662:	f04f 0900 	mov.w	r9, #0
 8008666:	9700      	str	r7, [sp, #0]
 8008668:	4633      	mov	r3, r6
 800866a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800866c:	4621      	mov	r1, r4
 800866e:	4628      	mov	r0, r5
 8008670:	f000 f9d2 	bl	8008a18 <_printf_common>
 8008674:	3001      	adds	r0, #1
 8008676:	f040 808d 	bne.w	8008794 <_printf_float+0x1d0>
 800867a:	f04f 30ff 	mov.w	r0, #4294967295
 800867e:	b00d      	add	sp, #52	@ 0x34
 8008680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008684:	4642      	mov	r2, r8
 8008686:	464b      	mov	r3, r9
 8008688:	4640      	mov	r0, r8
 800868a:	4649      	mov	r1, r9
 800868c:	f7f8 fa76 	bl	8000b7c <__aeabi_dcmpun>
 8008690:	b140      	cbz	r0, 80086a4 <_printf_float+0xe0>
 8008692:	464b      	mov	r3, r9
 8008694:	2b00      	cmp	r3, #0
 8008696:	bfbc      	itt	lt
 8008698:	232d      	movlt	r3, #45	@ 0x2d
 800869a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800869e:	4a7e      	ldr	r2, [pc, #504]	@ (8008898 <_printf_float+0x2d4>)
 80086a0:	4b7e      	ldr	r3, [pc, #504]	@ (800889c <_printf_float+0x2d8>)
 80086a2:	e7d4      	b.n	800864e <_printf_float+0x8a>
 80086a4:	6863      	ldr	r3, [r4, #4]
 80086a6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80086aa:	9206      	str	r2, [sp, #24]
 80086ac:	1c5a      	adds	r2, r3, #1
 80086ae:	d13b      	bne.n	8008728 <_printf_float+0x164>
 80086b0:	2306      	movs	r3, #6
 80086b2:	6063      	str	r3, [r4, #4]
 80086b4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80086b8:	2300      	movs	r3, #0
 80086ba:	6022      	str	r2, [r4, #0]
 80086bc:	9303      	str	r3, [sp, #12]
 80086be:	ab0a      	add	r3, sp, #40	@ 0x28
 80086c0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80086c4:	ab09      	add	r3, sp, #36	@ 0x24
 80086c6:	9300      	str	r3, [sp, #0]
 80086c8:	6861      	ldr	r1, [r4, #4]
 80086ca:	ec49 8b10 	vmov	d0, r8, r9
 80086ce:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80086d2:	4628      	mov	r0, r5
 80086d4:	f7ff fed6 	bl	8008484 <__cvt>
 80086d8:	9b06      	ldr	r3, [sp, #24]
 80086da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80086dc:	2b47      	cmp	r3, #71	@ 0x47
 80086de:	4680      	mov	r8, r0
 80086e0:	d129      	bne.n	8008736 <_printf_float+0x172>
 80086e2:	1cc8      	adds	r0, r1, #3
 80086e4:	db02      	blt.n	80086ec <_printf_float+0x128>
 80086e6:	6863      	ldr	r3, [r4, #4]
 80086e8:	4299      	cmp	r1, r3
 80086ea:	dd41      	ble.n	8008770 <_printf_float+0x1ac>
 80086ec:	f1aa 0a02 	sub.w	sl, sl, #2
 80086f0:	fa5f fa8a 	uxtb.w	sl, sl
 80086f4:	3901      	subs	r1, #1
 80086f6:	4652      	mov	r2, sl
 80086f8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80086fc:	9109      	str	r1, [sp, #36]	@ 0x24
 80086fe:	f7ff ff26 	bl	800854e <__exponent>
 8008702:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008704:	1813      	adds	r3, r2, r0
 8008706:	2a01      	cmp	r2, #1
 8008708:	4681      	mov	r9, r0
 800870a:	6123      	str	r3, [r4, #16]
 800870c:	dc02      	bgt.n	8008714 <_printf_float+0x150>
 800870e:	6822      	ldr	r2, [r4, #0]
 8008710:	07d2      	lsls	r2, r2, #31
 8008712:	d501      	bpl.n	8008718 <_printf_float+0x154>
 8008714:	3301      	adds	r3, #1
 8008716:	6123      	str	r3, [r4, #16]
 8008718:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800871c:	2b00      	cmp	r3, #0
 800871e:	d0a2      	beq.n	8008666 <_printf_float+0xa2>
 8008720:	232d      	movs	r3, #45	@ 0x2d
 8008722:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008726:	e79e      	b.n	8008666 <_printf_float+0xa2>
 8008728:	9a06      	ldr	r2, [sp, #24]
 800872a:	2a47      	cmp	r2, #71	@ 0x47
 800872c:	d1c2      	bne.n	80086b4 <_printf_float+0xf0>
 800872e:	2b00      	cmp	r3, #0
 8008730:	d1c0      	bne.n	80086b4 <_printf_float+0xf0>
 8008732:	2301      	movs	r3, #1
 8008734:	e7bd      	b.n	80086b2 <_printf_float+0xee>
 8008736:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800873a:	d9db      	bls.n	80086f4 <_printf_float+0x130>
 800873c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008740:	d118      	bne.n	8008774 <_printf_float+0x1b0>
 8008742:	2900      	cmp	r1, #0
 8008744:	6863      	ldr	r3, [r4, #4]
 8008746:	dd0b      	ble.n	8008760 <_printf_float+0x19c>
 8008748:	6121      	str	r1, [r4, #16]
 800874a:	b913      	cbnz	r3, 8008752 <_printf_float+0x18e>
 800874c:	6822      	ldr	r2, [r4, #0]
 800874e:	07d0      	lsls	r0, r2, #31
 8008750:	d502      	bpl.n	8008758 <_printf_float+0x194>
 8008752:	3301      	adds	r3, #1
 8008754:	440b      	add	r3, r1
 8008756:	6123      	str	r3, [r4, #16]
 8008758:	65a1      	str	r1, [r4, #88]	@ 0x58
 800875a:	f04f 0900 	mov.w	r9, #0
 800875e:	e7db      	b.n	8008718 <_printf_float+0x154>
 8008760:	b913      	cbnz	r3, 8008768 <_printf_float+0x1a4>
 8008762:	6822      	ldr	r2, [r4, #0]
 8008764:	07d2      	lsls	r2, r2, #31
 8008766:	d501      	bpl.n	800876c <_printf_float+0x1a8>
 8008768:	3302      	adds	r3, #2
 800876a:	e7f4      	b.n	8008756 <_printf_float+0x192>
 800876c:	2301      	movs	r3, #1
 800876e:	e7f2      	b.n	8008756 <_printf_float+0x192>
 8008770:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008774:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008776:	4299      	cmp	r1, r3
 8008778:	db05      	blt.n	8008786 <_printf_float+0x1c2>
 800877a:	6823      	ldr	r3, [r4, #0]
 800877c:	6121      	str	r1, [r4, #16]
 800877e:	07d8      	lsls	r0, r3, #31
 8008780:	d5ea      	bpl.n	8008758 <_printf_float+0x194>
 8008782:	1c4b      	adds	r3, r1, #1
 8008784:	e7e7      	b.n	8008756 <_printf_float+0x192>
 8008786:	2900      	cmp	r1, #0
 8008788:	bfd4      	ite	le
 800878a:	f1c1 0202 	rsble	r2, r1, #2
 800878e:	2201      	movgt	r2, #1
 8008790:	4413      	add	r3, r2
 8008792:	e7e0      	b.n	8008756 <_printf_float+0x192>
 8008794:	6823      	ldr	r3, [r4, #0]
 8008796:	055a      	lsls	r2, r3, #21
 8008798:	d407      	bmi.n	80087aa <_printf_float+0x1e6>
 800879a:	6923      	ldr	r3, [r4, #16]
 800879c:	4642      	mov	r2, r8
 800879e:	4631      	mov	r1, r6
 80087a0:	4628      	mov	r0, r5
 80087a2:	47b8      	blx	r7
 80087a4:	3001      	adds	r0, #1
 80087a6:	d12b      	bne.n	8008800 <_printf_float+0x23c>
 80087a8:	e767      	b.n	800867a <_printf_float+0xb6>
 80087aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80087ae:	f240 80dd 	bls.w	800896c <_printf_float+0x3a8>
 80087b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80087b6:	2200      	movs	r2, #0
 80087b8:	2300      	movs	r3, #0
 80087ba:	f7f8 f9ad 	bl	8000b18 <__aeabi_dcmpeq>
 80087be:	2800      	cmp	r0, #0
 80087c0:	d033      	beq.n	800882a <_printf_float+0x266>
 80087c2:	4a37      	ldr	r2, [pc, #220]	@ (80088a0 <_printf_float+0x2dc>)
 80087c4:	2301      	movs	r3, #1
 80087c6:	4631      	mov	r1, r6
 80087c8:	4628      	mov	r0, r5
 80087ca:	47b8      	blx	r7
 80087cc:	3001      	adds	r0, #1
 80087ce:	f43f af54 	beq.w	800867a <_printf_float+0xb6>
 80087d2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80087d6:	4543      	cmp	r3, r8
 80087d8:	db02      	blt.n	80087e0 <_printf_float+0x21c>
 80087da:	6823      	ldr	r3, [r4, #0]
 80087dc:	07d8      	lsls	r0, r3, #31
 80087de:	d50f      	bpl.n	8008800 <_printf_float+0x23c>
 80087e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087e4:	4631      	mov	r1, r6
 80087e6:	4628      	mov	r0, r5
 80087e8:	47b8      	blx	r7
 80087ea:	3001      	adds	r0, #1
 80087ec:	f43f af45 	beq.w	800867a <_printf_float+0xb6>
 80087f0:	f04f 0900 	mov.w	r9, #0
 80087f4:	f108 38ff 	add.w	r8, r8, #4294967295
 80087f8:	f104 0a1a 	add.w	sl, r4, #26
 80087fc:	45c8      	cmp	r8, r9
 80087fe:	dc09      	bgt.n	8008814 <_printf_float+0x250>
 8008800:	6823      	ldr	r3, [r4, #0]
 8008802:	079b      	lsls	r3, r3, #30
 8008804:	f100 8103 	bmi.w	8008a0e <_printf_float+0x44a>
 8008808:	68e0      	ldr	r0, [r4, #12]
 800880a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800880c:	4298      	cmp	r0, r3
 800880e:	bfb8      	it	lt
 8008810:	4618      	movlt	r0, r3
 8008812:	e734      	b.n	800867e <_printf_float+0xba>
 8008814:	2301      	movs	r3, #1
 8008816:	4652      	mov	r2, sl
 8008818:	4631      	mov	r1, r6
 800881a:	4628      	mov	r0, r5
 800881c:	47b8      	blx	r7
 800881e:	3001      	adds	r0, #1
 8008820:	f43f af2b 	beq.w	800867a <_printf_float+0xb6>
 8008824:	f109 0901 	add.w	r9, r9, #1
 8008828:	e7e8      	b.n	80087fc <_printf_float+0x238>
 800882a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800882c:	2b00      	cmp	r3, #0
 800882e:	dc39      	bgt.n	80088a4 <_printf_float+0x2e0>
 8008830:	4a1b      	ldr	r2, [pc, #108]	@ (80088a0 <_printf_float+0x2dc>)
 8008832:	2301      	movs	r3, #1
 8008834:	4631      	mov	r1, r6
 8008836:	4628      	mov	r0, r5
 8008838:	47b8      	blx	r7
 800883a:	3001      	adds	r0, #1
 800883c:	f43f af1d 	beq.w	800867a <_printf_float+0xb6>
 8008840:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008844:	ea59 0303 	orrs.w	r3, r9, r3
 8008848:	d102      	bne.n	8008850 <_printf_float+0x28c>
 800884a:	6823      	ldr	r3, [r4, #0]
 800884c:	07d9      	lsls	r1, r3, #31
 800884e:	d5d7      	bpl.n	8008800 <_printf_float+0x23c>
 8008850:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008854:	4631      	mov	r1, r6
 8008856:	4628      	mov	r0, r5
 8008858:	47b8      	blx	r7
 800885a:	3001      	adds	r0, #1
 800885c:	f43f af0d 	beq.w	800867a <_printf_float+0xb6>
 8008860:	f04f 0a00 	mov.w	sl, #0
 8008864:	f104 0b1a 	add.w	fp, r4, #26
 8008868:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800886a:	425b      	negs	r3, r3
 800886c:	4553      	cmp	r3, sl
 800886e:	dc01      	bgt.n	8008874 <_printf_float+0x2b0>
 8008870:	464b      	mov	r3, r9
 8008872:	e793      	b.n	800879c <_printf_float+0x1d8>
 8008874:	2301      	movs	r3, #1
 8008876:	465a      	mov	r2, fp
 8008878:	4631      	mov	r1, r6
 800887a:	4628      	mov	r0, r5
 800887c:	47b8      	blx	r7
 800887e:	3001      	adds	r0, #1
 8008880:	f43f aefb 	beq.w	800867a <_printf_float+0xb6>
 8008884:	f10a 0a01 	add.w	sl, sl, #1
 8008888:	e7ee      	b.n	8008868 <_printf_float+0x2a4>
 800888a:	bf00      	nop
 800888c:	7fefffff 	.word	0x7fefffff
 8008890:	0800ade4 	.word	0x0800ade4
 8008894:	0800ade0 	.word	0x0800ade0
 8008898:	0800adec 	.word	0x0800adec
 800889c:	0800ade8 	.word	0x0800ade8
 80088a0:	0800adf0 	.word	0x0800adf0
 80088a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80088a6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80088aa:	4553      	cmp	r3, sl
 80088ac:	bfa8      	it	ge
 80088ae:	4653      	movge	r3, sl
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	4699      	mov	r9, r3
 80088b4:	dc36      	bgt.n	8008924 <_printf_float+0x360>
 80088b6:	f04f 0b00 	mov.w	fp, #0
 80088ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088be:	f104 021a 	add.w	r2, r4, #26
 80088c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80088c4:	9306      	str	r3, [sp, #24]
 80088c6:	eba3 0309 	sub.w	r3, r3, r9
 80088ca:	455b      	cmp	r3, fp
 80088cc:	dc31      	bgt.n	8008932 <_printf_float+0x36e>
 80088ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088d0:	459a      	cmp	sl, r3
 80088d2:	dc3a      	bgt.n	800894a <_printf_float+0x386>
 80088d4:	6823      	ldr	r3, [r4, #0]
 80088d6:	07da      	lsls	r2, r3, #31
 80088d8:	d437      	bmi.n	800894a <_printf_float+0x386>
 80088da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088dc:	ebaa 0903 	sub.w	r9, sl, r3
 80088e0:	9b06      	ldr	r3, [sp, #24]
 80088e2:	ebaa 0303 	sub.w	r3, sl, r3
 80088e6:	4599      	cmp	r9, r3
 80088e8:	bfa8      	it	ge
 80088ea:	4699      	movge	r9, r3
 80088ec:	f1b9 0f00 	cmp.w	r9, #0
 80088f0:	dc33      	bgt.n	800895a <_printf_float+0x396>
 80088f2:	f04f 0800 	mov.w	r8, #0
 80088f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088fa:	f104 0b1a 	add.w	fp, r4, #26
 80088fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008900:	ebaa 0303 	sub.w	r3, sl, r3
 8008904:	eba3 0309 	sub.w	r3, r3, r9
 8008908:	4543      	cmp	r3, r8
 800890a:	f77f af79 	ble.w	8008800 <_printf_float+0x23c>
 800890e:	2301      	movs	r3, #1
 8008910:	465a      	mov	r2, fp
 8008912:	4631      	mov	r1, r6
 8008914:	4628      	mov	r0, r5
 8008916:	47b8      	blx	r7
 8008918:	3001      	adds	r0, #1
 800891a:	f43f aeae 	beq.w	800867a <_printf_float+0xb6>
 800891e:	f108 0801 	add.w	r8, r8, #1
 8008922:	e7ec      	b.n	80088fe <_printf_float+0x33a>
 8008924:	4642      	mov	r2, r8
 8008926:	4631      	mov	r1, r6
 8008928:	4628      	mov	r0, r5
 800892a:	47b8      	blx	r7
 800892c:	3001      	adds	r0, #1
 800892e:	d1c2      	bne.n	80088b6 <_printf_float+0x2f2>
 8008930:	e6a3      	b.n	800867a <_printf_float+0xb6>
 8008932:	2301      	movs	r3, #1
 8008934:	4631      	mov	r1, r6
 8008936:	4628      	mov	r0, r5
 8008938:	9206      	str	r2, [sp, #24]
 800893a:	47b8      	blx	r7
 800893c:	3001      	adds	r0, #1
 800893e:	f43f ae9c 	beq.w	800867a <_printf_float+0xb6>
 8008942:	9a06      	ldr	r2, [sp, #24]
 8008944:	f10b 0b01 	add.w	fp, fp, #1
 8008948:	e7bb      	b.n	80088c2 <_printf_float+0x2fe>
 800894a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800894e:	4631      	mov	r1, r6
 8008950:	4628      	mov	r0, r5
 8008952:	47b8      	blx	r7
 8008954:	3001      	adds	r0, #1
 8008956:	d1c0      	bne.n	80088da <_printf_float+0x316>
 8008958:	e68f      	b.n	800867a <_printf_float+0xb6>
 800895a:	9a06      	ldr	r2, [sp, #24]
 800895c:	464b      	mov	r3, r9
 800895e:	4442      	add	r2, r8
 8008960:	4631      	mov	r1, r6
 8008962:	4628      	mov	r0, r5
 8008964:	47b8      	blx	r7
 8008966:	3001      	adds	r0, #1
 8008968:	d1c3      	bne.n	80088f2 <_printf_float+0x32e>
 800896a:	e686      	b.n	800867a <_printf_float+0xb6>
 800896c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008970:	f1ba 0f01 	cmp.w	sl, #1
 8008974:	dc01      	bgt.n	800897a <_printf_float+0x3b6>
 8008976:	07db      	lsls	r3, r3, #31
 8008978:	d536      	bpl.n	80089e8 <_printf_float+0x424>
 800897a:	2301      	movs	r3, #1
 800897c:	4642      	mov	r2, r8
 800897e:	4631      	mov	r1, r6
 8008980:	4628      	mov	r0, r5
 8008982:	47b8      	blx	r7
 8008984:	3001      	adds	r0, #1
 8008986:	f43f ae78 	beq.w	800867a <_printf_float+0xb6>
 800898a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800898e:	4631      	mov	r1, r6
 8008990:	4628      	mov	r0, r5
 8008992:	47b8      	blx	r7
 8008994:	3001      	adds	r0, #1
 8008996:	f43f ae70 	beq.w	800867a <_printf_float+0xb6>
 800899a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800899e:	2200      	movs	r2, #0
 80089a0:	2300      	movs	r3, #0
 80089a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80089a6:	f7f8 f8b7 	bl	8000b18 <__aeabi_dcmpeq>
 80089aa:	b9c0      	cbnz	r0, 80089de <_printf_float+0x41a>
 80089ac:	4653      	mov	r3, sl
 80089ae:	f108 0201 	add.w	r2, r8, #1
 80089b2:	4631      	mov	r1, r6
 80089b4:	4628      	mov	r0, r5
 80089b6:	47b8      	blx	r7
 80089b8:	3001      	adds	r0, #1
 80089ba:	d10c      	bne.n	80089d6 <_printf_float+0x412>
 80089bc:	e65d      	b.n	800867a <_printf_float+0xb6>
 80089be:	2301      	movs	r3, #1
 80089c0:	465a      	mov	r2, fp
 80089c2:	4631      	mov	r1, r6
 80089c4:	4628      	mov	r0, r5
 80089c6:	47b8      	blx	r7
 80089c8:	3001      	adds	r0, #1
 80089ca:	f43f ae56 	beq.w	800867a <_printf_float+0xb6>
 80089ce:	f108 0801 	add.w	r8, r8, #1
 80089d2:	45d0      	cmp	r8, sl
 80089d4:	dbf3      	blt.n	80089be <_printf_float+0x3fa>
 80089d6:	464b      	mov	r3, r9
 80089d8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80089dc:	e6df      	b.n	800879e <_printf_float+0x1da>
 80089de:	f04f 0800 	mov.w	r8, #0
 80089e2:	f104 0b1a 	add.w	fp, r4, #26
 80089e6:	e7f4      	b.n	80089d2 <_printf_float+0x40e>
 80089e8:	2301      	movs	r3, #1
 80089ea:	4642      	mov	r2, r8
 80089ec:	e7e1      	b.n	80089b2 <_printf_float+0x3ee>
 80089ee:	2301      	movs	r3, #1
 80089f0:	464a      	mov	r2, r9
 80089f2:	4631      	mov	r1, r6
 80089f4:	4628      	mov	r0, r5
 80089f6:	47b8      	blx	r7
 80089f8:	3001      	adds	r0, #1
 80089fa:	f43f ae3e 	beq.w	800867a <_printf_float+0xb6>
 80089fe:	f108 0801 	add.w	r8, r8, #1
 8008a02:	68e3      	ldr	r3, [r4, #12]
 8008a04:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008a06:	1a5b      	subs	r3, r3, r1
 8008a08:	4543      	cmp	r3, r8
 8008a0a:	dcf0      	bgt.n	80089ee <_printf_float+0x42a>
 8008a0c:	e6fc      	b.n	8008808 <_printf_float+0x244>
 8008a0e:	f04f 0800 	mov.w	r8, #0
 8008a12:	f104 0919 	add.w	r9, r4, #25
 8008a16:	e7f4      	b.n	8008a02 <_printf_float+0x43e>

08008a18 <_printf_common>:
 8008a18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a1c:	4616      	mov	r6, r2
 8008a1e:	4698      	mov	r8, r3
 8008a20:	688a      	ldr	r2, [r1, #8]
 8008a22:	690b      	ldr	r3, [r1, #16]
 8008a24:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	bfb8      	it	lt
 8008a2c:	4613      	movlt	r3, r2
 8008a2e:	6033      	str	r3, [r6, #0]
 8008a30:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008a34:	4607      	mov	r7, r0
 8008a36:	460c      	mov	r4, r1
 8008a38:	b10a      	cbz	r2, 8008a3e <_printf_common+0x26>
 8008a3a:	3301      	adds	r3, #1
 8008a3c:	6033      	str	r3, [r6, #0]
 8008a3e:	6823      	ldr	r3, [r4, #0]
 8008a40:	0699      	lsls	r1, r3, #26
 8008a42:	bf42      	ittt	mi
 8008a44:	6833      	ldrmi	r3, [r6, #0]
 8008a46:	3302      	addmi	r3, #2
 8008a48:	6033      	strmi	r3, [r6, #0]
 8008a4a:	6825      	ldr	r5, [r4, #0]
 8008a4c:	f015 0506 	ands.w	r5, r5, #6
 8008a50:	d106      	bne.n	8008a60 <_printf_common+0x48>
 8008a52:	f104 0a19 	add.w	sl, r4, #25
 8008a56:	68e3      	ldr	r3, [r4, #12]
 8008a58:	6832      	ldr	r2, [r6, #0]
 8008a5a:	1a9b      	subs	r3, r3, r2
 8008a5c:	42ab      	cmp	r3, r5
 8008a5e:	dc26      	bgt.n	8008aae <_printf_common+0x96>
 8008a60:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008a64:	6822      	ldr	r2, [r4, #0]
 8008a66:	3b00      	subs	r3, #0
 8008a68:	bf18      	it	ne
 8008a6a:	2301      	movne	r3, #1
 8008a6c:	0692      	lsls	r2, r2, #26
 8008a6e:	d42b      	bmi.n	8008ac8 <_printf_common+0xb0>
 8008a70:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008a74:	4641      	mov	r1, r8
 8008a76:	4638      	mov	r0, r7
 8008a78:	47c8      	blx	r9
 8008a7a:	3001      	adds	r0, #1
 8008a7c:	d01e      	beq.n	8008abc <_printf_common+0xa4>
 8008a7e:	6823      	ldr	r3, [r4, #0]
 8008a80:	6922      	ldr	r2, [r4, #16]
 8008a82:	f003 0306 	and.w	r3, r3, #6
 8008a86:	2b04      	cmp	r3, #4
 8008a88:	bf02      	ittt	eq
 8008a8a:	68e5      	ldreq	r5, [r4, #12]
 8008a8c:	6833      	ldreq	r3, [r6, #0]
 8008a8e:	1aed      	subeq	r5, r5, r3
 8008a90:	68a3      	ldr	r3, [r4, #8]
 8008a92:	bf0c      	ite	eq
 8008a94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a98:	2500      	movne	r5, #0
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	bfc4      	itt	gt
 8008a9e:	1a9b      	subgt	r3, r3, r2
 8008aa0:	18ed      	addgt	r5, r5, r3
 8008aa2:	2600      	movs	r6, #0
 8008aa4:	341a      	adds	r4, #26
 8008aa6:	42b5      	cmp	r5, r6
 8008aa8:	d11a      	bne.n	8008ae0 <_printf_common+0xc8>
 8008aaa:	2000      	movs	r0, #0
 8008aac:	e008      	b.n	8008ac0 <_printf_common+0xa8>
 8008aae:	2301      	movs	r3, #1
 8008ab0:	4652      	mov	r2, sl
 8008ab2:	4641      	mov	r1, r8
 8008ab4:	4638      	mov	r0, r7
 8008ab6:	47c8      	blx	r9
 8008ab8:	3001      	adds	r0, #1
 8008aba:	d103      	bne.n	8008ac4 <_printf_common+0xac>
 8008abc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ac4:	3501      	adds	r5, #1
 8008ac6:	e7c6      	b.n	8008a56 <_printf_common+0x3e>
 8008ac8:	18e1      	adds	r1, r4, r3
 8008aca:	1c5a      	adds	r2, r3, #1
 8008acc:	2030      	movs	r0, #48	@ 0x30
 8008ace:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008ad2:	4422      	add	r2, r4
 8008ad4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008ad8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008adc:	3302      	adds	r3, #2
 8008ade:	e7c7      	b.n	8008a70 <_printf_common+0x58>
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	4622      	mov	r2, r4
 8008ae4:	4641      	mov	r1, r8
 8008ae6:	4638      	mov	r0, r7
 8008ae8:	47c8      	blx	r9
 8008aea:	3001      	adds	r0, #1
 8008aec:	d0e6      	beq.n	8008abc <_printf_common+0xa4>
 8008aee:	3601      	adds	r6, #1
 8008af0:	e7d9      	b.n	8008aa6 <_printf_common+0x8e>
	...

08008af4 <_printf_i>:
 8008af4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008af8:	7e0f      	ldrb	r7, [r1, #24]
 8008afa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008afc:	2f78      	cmp	r7, #120	@ 0x78
 8008afe:	4691      	mov	r9, r2
 8008b00:	4680      	mov	r8, r0
 8008b02:	460c      	mov	r4, r1
 8008b04:	469a      	mov	sl, r3
 8008b06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008b0a:	d807      	bhi.n	8008b1c <_printf_i+0x28>
 8008b0c:	2f62      	cmp	r7, #98	@ 0x62
 8008b0e:	d80a      	bhi.n	8008b26 <_printf_i+0x32>
 8008b10:	2f00      	cmp	r7, #0
 8008b12:	f000 80d1 	beq.w	8008cb8 <_printf_i+0x1c4>
 8008b16:	2f58      	cmp	r7, #88	@ 0x58
 8008b18:	f000 80b8 	beq.w	8008c8c <_printf_i+0x198>
 8008b1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008b24:	e03a      	b.n	8008b9c <_printf_i+0xa8>
 8008b26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008b2a:	2b15      	cmp	r3, #21
 8008b2c:	d8f6      	bhi.n	8008b1c <_printf_i+0x28>
 8008b2e:	a101      	add	r1, pc, #4	@ (adr r1, 8008b34 <_printf_i+0x40>)
 8008b30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b34:	08008b8d 	.word	0x08008b8d
 8008b38:	08008ba1 	.word	0x08008ba1
 8008b3c:	08008b1d 	.word	0x08008b1d
 8008b40:	08008b1d 	.word	0x08008b1d
 8008b44:	08008b1d 	.word	0x08008b1d
 8008b48:	08008b1d 	.word	0x08008b1d
 8008b4c:	08008ba1 	.word	0x08008ba1
 8008b50:	08008b1d 	.word	0x08008b1d
 8008b54:	08008b1d 	.word	0x08008b1d
 8008b58:	08008b1d 	.word	0x08008b1d
 8008b5c:	08008b1d 	.word	0x08008b1d
 8008b60:	08008c9f 	.word	0x08008c9f
 8008b64:	08008bcb 	.word	0x08008bcb
 8008b68:	08008c59 	.word	0x08008c59
 8008b6c:	08008b1d 	.word	0x08008b1d
 8008b70:	08008b1d 	.word	0x08008b1d
 8008b74:	08008cc1 	.word	0x08008cc1
 8008b78:	08008b1d 	.word	0x08008b1d
 8008b7c:	08008bcb 	.word	0x08008bcb
 8008b80:	08008b1d 	.word	0x08008b1d
 8008b84:	08008b1d 	.word	0x08008b1d
 8008b88:	08008c61 	.word	0x08008c61
 8008b8c:	6833      	ldr	r3, [r6, #0]
 8008b8e:	1d1a      	adds	r2, r3, #4
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	6032      	str	r2, [r6, #0]
 8008b94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e09c      	b.n	8008cda <_printf_i+0x1e6>
 8008ba0:	6833      	ldr	r3, [r6, #0]
 8008ba2:	6820      	ldr	r0, [r4, #0]
 8008ba4:	1d19      	adds	r1, r3, #4
 8008ba6:	6031      	str	r1, [r6, #0]
 8008ba8:	0606      	lsls	r6, r0, #24
 8008baa:	d501      	bpl.n	8008bb0 <_printf_i+0xbc>
 8008bac:	681d      	ldr	r5, [r3, #0]
 8008bae:	e003      	b.n	8008bb8 <_printf_i+0xc4>
 8008bb0:	0645      	lsls	r5, r0, #25
 8008bb2:	d5fb      	bpl.n	8008bac <_printf_i+0xb8>
 8008bb4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008bb8:	2d00      	cmp	r5, #0
 8008bba:	da03      	bge.n	8008bc4 <_printf_i+0xd0>
 8008bbc:	232d      	movs	r3, #45	@ 0x2d
 8008bbe:	426d      	negs	r5, r5
 8008bc0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008bc4:	4858      	ldr	r0, [pc, #352]	@ (8008d28 <_printf_i+0x234>)
 8008bc6:	230a      	movs	r3, #10
 8008bc8:	e011      	b.n	8008bee <_printf_i+0xfa>
 8008bca:	6821      	ldr	r1, [r4, #0]
 8008bcc:	6833      	ldr	r3, [r6, #0]
 8008bce:	0608      	lsls	r0, r1, #24
 8008bd0:	f853 5b04 	ldr.w	r5, [r3], #4
 8008bd4:	d402      	bmi.n	8008bdc <_printf_i+0xe8>
 8008bd6:	0649      	lsls	r1, r1, #25
 8008bd8:	bf48      	it	mi
 8008bda:	b2ad      	uxthmi	r5, r5
 8008bdc:	2f6f      	cmp	r7, #111	@ 0x6f
 8008bde:	4852      	ldr	r0, [pc, #328]	@ (8008d28 <_printf_i+0x234>)
 8008be0:	6033      	str	r3, [r6, #0]
 8008be2:	bf14      	ite	ne
 8008be4:	230a      	movne	r3, #10
 8008be6:	2308      	moveq	r3, #8
 8008be8:	2100      	movs	r1, #0
 8008bea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008bee:	6866      	ldr	r6, [r4, #4]
 8008bf0:	60a6      	str	r6, [r4, #8]
 8008bf2:	2e00      	cmp	r6, #0
 8008bf4:	db05      	blt.n	8008c02 <_printf_i+0x10e>
 8008bf6:	6821      	ldr	r1, [r4, #0]
 8008bf8:	432e      	orrs	r6, r5
 8008bfa:	f021 0104 	bic.w	r1, r1, #4
 8008bfe:	6021      	str	r1, [r4, #0]
 8008c00:	d04b      	beq.n	8008c9a <_printf_i+0x1a6>
 8008c02:	4616      	mov	r6, r2
 8008c04:	fbb5 f1f3 	udiv	r1, r5, r3
 8008c08:	fb03 5711 	mls	r7, r3, r1, r5
 8008c0c:	5dc7      	ldrb	r7, [r0, r7]
 8008c0e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008c12:	462f      	mov	r7, r5
 8008c14:	42bb      	cmp	r3, r7
 8008c16:	460d      	mov	r5, r1
 8008c18:	d9f4      	bls.n	8008c04 <_printf_i+0x110>
 8008c1a:	2b08      	cmp	r3, #8
 8008c1c:	d10b      	bne.n	8008c36 <_printf_i+0x142>
 8008c1e:	6823      	ldr	r3, [r4, #0]
 8008c20:	07df      	lsls	r7, r3, #31
 8008c22:	d508      	bpl.n	8008c36 <_printf_i+0x142>
 8008c24:	6923      	ldr	r3, [r4, #16]
 8008c26:	6861      	ldr	r1, [r4, #4]
 8008c28:	4299      	cmp	r1, r3
 8008c2a:	bfde      	ittt	le
 8008c2c:	2330      	movle	r3, #48	@ 0x30
 8008c2e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008c32:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008c36:	1b92      	subs	r2, r2, r6
 8008c38:	6122      	str	r2, [r4, #16]
 8008c3a:	f8cd a000 	str.w	sl, [sp]
 8008c3e:	464b      	mov	r3, r9
 8008c40:	aa03      	add	r2, sp, #12
 8008c42:	4621      	mov	r1, r4
 8008c44:	4640      	mov	r0, r8
 8008c46:	f7ff fee7 	bl	8008a18 <_printf_common>
 8008c4a:	3001      	adds	r0, #1
 8008c4c:	d14a      	bne.n	8008ce4 <_printf_i+0x1f0>
 8008c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8008c52:	b004      	add	sp, #16
 8008c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c58:	6823      	ldr	r3, [r4, #0]
 8008c5a:	f043 0320 	orr.w	r3, r3, #32
 8008c5e:	6023      	str	r3, [r4, #0]
 8008c60:	4832      	ldr	r0, [pc, #200]	@ (8008d2c <_printf_i+0x238>)
 8008c62:	2778      	movs	r7, #120	@ 0x78
 8008c64:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008c68:	6823      	ldr	r3, [r4, #0]
 8008c6a:	6831      	ldr	r1, [r6, #0]
 8008c6c:	061f      	lsls	r7, r3, #24
 8008c6e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008c72:	d402      	bmi.n	8008c7a <_printf_i+0x186>
 8008c74:	065f      	lsls	r7, r3, #25
 8008c76:	bf48      	it	mi
 8008c78:	b2ad      	uxthmi	r5, r5
 8008c7a:	6031      	str	r1, [r6, #0]
 8008c7c:	07d9      	lsls	r1, r3, #31
 8008c7e:	bf44      	itt	mi
 8008c80:	f043 0320 	orrmi.w	r3, r3, #32
 8008c84:	6023      	strmi	r3, [r4, #0]
 8008c86:	b11d      	cbz	r5, 8008c90 <_printf_i+0x19c>
 8008c88:	2310      	movs	r3, #16
 8008c8a:	e7ad      	b.n	8008be8 <_printf_i+0xf4>
 8008c8c:	4826      	ldr	r0, [pc, #152]	@ (8008d28 <_printf_i+0x234>)
 8008c8e:	e7e9      	b.n	8008c64 <_printf_i+0x170>
 8008c90:	6823      	ldr	r3, [r4, #0]
 8008c92:	f023 0320 	bic.w	r3, r3, #32
 8008c96:	6023      	str	r3, [r4, #0]
 8008c98:	e7f6      	b.n	8008c88 <_printf_i+0x194>
 8008c9a:	4616      	mov	r6, r2
 8008c9c:	e7bd      	b.n	8008c1a <_printf_i+0x126>
 8008c9e:	6833      	ldr	r3, [r6, #0]
 8008ca0:	6825      	ldr	r5, [r4, #0]
 8008ca2:	6961      	ldr	r1, [r4, #20]
 8008ca4:	1d18      	adds	r0, r3, #4
 8008ca6:	6030      	str	r0, [r6, #0]
 8008ca8:	062e      	lsls	r6, r5, #24
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	d501      	bpl.n	8008cb2 <_printf_i+0x1be>
 8008cae:	6019      	str	r1, [r3, #0]
 8008cb0:	e002      	b.n	8008cb8 <_printf_i+0x1c4>
 8008cb2:	0668      	lsls	r0, r5, #25
 8008cb4:	d5fb      	bpl.n	8008cae <_printf_i+0x1ba>
 8008cb6:	8019      	strh	r1, [r3, #0]
 8008cb8:	2300      	movs	r3, #0
 8008cba:	6123      	str	r3, [r4, #16]
 8008cbc:	4616      	mov	r6, r2
 8008cbe:	e7bc      	b.n	8008c3a <_printf_i+0x146>
 8008cc0:	6833      	ldr	r3, [r6, #0]
 8008cc2:	1d1a      	adds	r2, r3, #4
 8008cc4:	6032      	str	r2, [r6, #0]
 8008cc6:	681e      	ldr	r6, [r3, #0]
 8008cc8:	6862      	ldr	r2, [r4, #4]
 8008cca:	2100      	movs	r1, #0
 8008ccc:	4630      	mov	r0, r6
 8008cce:	f7f7 faa7 	bl	8000220 <memchr>
 8008cd2:	b108      	cbz	r0, 8008cd8 <_printf_i+0x1e4>
 8008cd4:	1b80      	subs	r0, r0, r6
 8008cd6:	6060      	str	r0, [r4, #4]
 8008cd8:	6863      	ldr	r3, [r4, #4]
 8008cda:	6123      	str	r3, [r4, #16]
 8008cdc:	2300      	movs	r3, #0
 8008cde:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ce2:	e7aa      	b.n	8008c3a <_printf_i+0x146>
 8008ce4:	6923      	ldr	r3, [r4, #16]
 8008ce6:	4632      	mov	r2, r6
 8008ce8:	4649      	mov	r1, r9
 8008cea:	4640      	mov	r0, r8
 8008cec:	47d0      	blx	sl
 8008cee:	3001      	adds	r0, #1
 8008cf0:	d0ad      	beq.n	8008c4e <_printf_i+0x15a>
 8008cf2:	6823      	ldr	r3, [r4, #0]
 8008cf4:	079b      	lsls	r3, r3, #30
 8008cf6:	d413      	bmi.n	8008d20 <_printf_i+0x22c>
 8008cf8:	68e0      	ldr	r0, [r4, #12]
 8008cfa:	9b03      	ldr	r3, [sp, #12]
 8008cfc:	4298      	cmp	r0, r3
 8008cfe:	bfb8      	it	lt
 8008d00:	4618      	movlt	r0, r3
 8008d02:	e7a6      	b.n	8008c52 <_printf_i+0x15e>
 8008d04:	2301      	movs	r3, #1
 8008d06:	4632      	mov	r2, r6
 8008d08:	4649      	mov	r1, r9
 8008d0a:	4640      	mov	r0, r8
 8008d0c:	47d0      	blx	sl
 8008d0e:	3001      	adds	r0, #1
 8008d10:	d09d      	beq.n	8008c4e <_printf_i+0x15a>
 8008d12:	3501      	adds	r5, #1
 8008d14:	68e3      	ldr	r3, [r4, #12]
 8008d16:	9903      	ldr	r1, [sp, #12]
 8008d18:	1a5b      	subs	r3, r3, r1
 8008d1a:	42ab      	cmp	r3, r5
 8008d1c:	dcf2      	bgt.n	8008d04 <_printf_i+0x210>
 8008d1e:	e7eb      	b.n	8008cf8 <_printf_i+0x204>
 8008d20:	2500      	movs	r5, #0
 8008d22:	f104 0619 	add.w	r6, r4, #25
 8008d26:	e7f5      	b.n	8008d14 <_printf_i+0x220>
 8008d28:	0800adf2 	.word	0x0800adf2
 8008d2c:	0800ae03 	.word	0x0800ae03

08008d30 <std>:
 8008d30:	2300      	movs	r3, #0
 8008d32:	b510      	push	{r4, lr}
 8008d34:	4604      	mov	r4, r0
 8008d36:	e9c0 3300 	strd	r3, r3, [r0]
 8008d3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d3e:	6083      	str	r3, [r0, #8]
 8008d40:	8181      	strh	r1, [r0, #12]
 8008d42:	6643      	str	r3, [r0, #100]	@ 0x64
 8008d44:	81c2      	strh	r2, [r0, #14]
 8008d46:	6183      	str	r3, [r0, #24]
 8008d48:	4619      	mov	r1, r3
 8008d4a:	2208      	movs	r2, #8
 8008d4c:	305c      	adds	r0, #92	@ 0x5c
 8008d4e:	f000 f8f4 	bl	8008f3a <memset>
 8008d52:	4b0d      	ldr	r3, [pc, #52]	@ (8008d88 <std+0x58>)
 8008d54:	6263      	str	r3, [r4, #36]	@ 0x24
 8008d56:	4b0d      	ldr	r3, [pc, #52]	@ (8008d8c <std+0x5c>)
 8008d58:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008d90 <std+0x60>)
 8008d5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8008d94 <std+0x64>)
 8008d60:	6323      	str	r3, [r4, #48]	@ 0x30
 8008d62:	4b0d      	ldr	r3, [pc, #52]	@ (8008d98 <std+0x68>)
 8008d64:	6224      	str	r4, [r4, #32]
 8008d66:	429c      	cmp	r4, r3
 8008d68:	d006      	beq.n	8008d78 <std+0x48>
 8008d6a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008d6e:	4294      	cmp	r4, r2
 8008d70:	d002      	beq.n	8008d78 <std+0x48>
 8008d72:	33d0      	adds	r3, #208	@ 0xd0
 8008d74:	429c      	cmp	r4, r3
 8008d76:	d105      	bne.n	8008d84 <std+0x54>
 8008d78:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008d7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d80:	f000 b958 	b.w	8009034 <__retarget_lock_init_recursive>
 8008d84:	bd10      	pop	{r4, pc}
 8008d86:	bf00      	nop
 8008d88:	08008eb5 	.word	0x08008eb5
 8008d8c:	08008ed7 	.word	0x08008ed7
 8008d90:	08008f0f 	.word	0x08008f0f
 8008d94:	08008f33 	.word	0x08008f33
 8008d98:	20000460 	.word	0x20000460

08008d9c <stdio_exit_handler>:
 8008d9c:	4a02      	ldr	r2, [pc, #8]	@ (8008da8 <stdio_exit_handler+0xc>)
 8008d9e:	4903      	ldr	r1, [pc, #12]	@ (8008dac <stdio_exit_handler+0x10>)
 8008da0:	4803      	ldr	r0, [pc, #12]	@ (8008db0 <stdio_exit_handler+0x14>)
 8008da2:	f000 b869 	b.w	8008e78 <_fwalk_sglue>
 8008da6:	bf00      	nop
 8008da8:	20000020 	.word	0x20000020
 8008dac:	0800a6ed 	.word	0x0800a6ed
 8008db0:	20000030 	.word	0x20000030

08008db4 <cleanup_stdio>:
 8008db4:	6841      	ldr	r1, [r0, #4]
 8008db6:	4b0c      	ldr	r3, [pc, #48]	@ (8008de8 <cleanup_stdio+0x34>)
 8008db8:	4299      	cmp	r1, r3
 8008dba:	b510      	push	{r4, lr}
 8008dbc:	4604      	mov	r4, r0
 8008dbe:	d001      	beq.n	8008dc4 <cleanup_stdio+0x10>
 8008dc0:	f001 fc94 	bl	800a6ec <_fflush_r>
 8008dc4:	68a1      	ldr	r1, [r4, #8]
 8008dc6:	4b09      	ldr	r3, [pc, #36]	@ (8008dec <cleanup_stdio+0x38>)
 8008dc8:	4299      	cmp	r1, r3
 8008dca:	d002      	beq.n	8008dd2 <cleanup_stdio+0x1e>
 8008dcc:	4620      	mov	r0, r4
 8008dce:	f001 fc8d 	bl	800a6ec <_fflush_r>
 8008dd2:	68e1      	ldr	r1, [r4, #12]
 8008dd4:	4b06      	ldr	r3, [pc, #24]	@ (8008df0 <cleanup_stdio+0x3c>)
 8008dd6:	4299      	cmp	r1, r3
 8008dd8:	d004      	beq.n	8008de4 <cleanup_stdio+0x30>
 8008dda:	4620      	mov	r0, r4
 8008ddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008de0:	f001 bc84 	b.w	800a6ec <_fflush_r>
 8008de4:	bd10      	pop	{r4, pc}
 8008de6:	bf00      	nop
 8008de8:	20000460 	.word	0x20000460
 8008dec:	200004c8 	.word	0x200004c8
 8008df0:	20000530 	.word	0x20000530

08008df4 <global_stdio_init.part.0>:
 8008df4:	b510      	push	{r4, lr}
 8008df6:	4b0b      	ldr	r3, [pc, #44]	@ (8008e24 <global_stdio_init.part.0+0x30>)
 8008df8:	4c0b      	ldr	r4, [pc, #44]	@ (8008e28 <global_stdio_init.part.0+0x34>)
 8008dfa:	4a0c      	ldr	r2, [pc, #48]	@ (8008e2c <global_stdio_init.part.0+0x38>)
 8008dfc:	601a      	str	r2, [r3, #0]
 8008dfe:	4620      	mov	r0, r4
 8008e00:	2200      	movs	r2, #0
 8008e02:	2104      	movs	r1, #4
 8008e04:	f7ff ff94 	bl	8008d30 <std>
 8008e08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	2109      	movs	r1, #9
 8008e10:	f7ff ff8e 	bl	8008d30 <std>
 8008e14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008e18:	2202      	movs	r2, #2
 8008e1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e1e:	2112      	movs	r1, #18
 8008e20:	f7ff bf86 	b.w	8008d30 <std>
 8008e24:	20000598 	.word	0x20000598
 8008e28:	20000460 	.word	0x20000460
 8008e2c:	08008d9d 	.word	0x08008d9d

08008e30 <__sfp_lock_acquire>:
 8008e30:	4801      	ldr	r0, [pc, #4]	@ (8008e38 <__sfp_lock_acquire+0x8>)
 8008e32:	f000 b900 	b.w	8009036 <__retarget_lock_acquire_recursive>
 8008e36:	bf00      	nop
 8008e38:	200005a1 	.word	0x200005a1

08008e3c <__sfp_lock_release>:
 8008e3c:	4801      	ldr	r0, [pc, #4]	@ (8008e44 <__sfp_lock_release+0x8>)
 8008e3e:	f000 b8fb 	b.w	8009038 <__retarget_lock_release_recursive>
 8008e42:	bf00      	nop
 8008e44:	200005a1 	.word	0x200005a1

08008e48 <__sinit>:
 8008e48:	b510      	push	{r4, lr}
 8008e4a:	4604      	mov	r4, r0
 8008e4c:	f7ff fff0 	bl	8008e30 <__sfp_lock_acquire>
 8008e50:	6a23      	ldr	r3, [r4, #32]
 8008e52:	b11b      	cbz	r3, 8008e5c <__sinit+0x14>
 8008e54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e58:	f7ff bff0 	b.w	8008e3c <__sfp_lock_release>
 8008e5c:	4b04      	ldr	r3, [pc, #16]	@ (8008e70 <__sinit+0x28>)
 8008e5e:	6223      	str	r3, [r4, #32]
 8008e60:	4b04      	ldr	r3, [pc, #16]	@ (8008e74 <__sinit+0x2c>)
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d1f5      	bne.n	8008e54 <__sinit+0xc>
 8008e68:	f7ff ffc4 	bl	8008df4 <global_stdio_init.part.0>
 8008e6c:	e7f2      	b.n	8008e54 <__sinit+0xc>
 8008e6e:	bf00      	nop
 8008e70:	08008db5 	.word	0x08008db5
 8008e74:	20000598 	.word	0x20000598

08008e78 <_fwalk_sglue>:
 8008e78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e7c:	4607      	mov	r7, r0
 8008e7e:	4688      	mov	r8, r1
 8008e80:	4614      	mov	r4, r2
 8008e82:	2600      	movs	r6, #0
 8008e84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e88:	f1b9 0901 	subs.w	r9, r9, #1
 8008e8c:	d505      	bpl.n	8008e9a <_fwalk_sglue+0x22>
 8008e8e:	6824      	ldr	r4, [r4, #0]
 8008e90:	2c00      	cmp	r4, #0
 8008e92:	d1f7      	bne.n	8008e84 <_fwalk_sglue+0xc>
 8008e94:	4630      	mov	r0, r6
 8008e96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e9a:	89ab      	ldrh	r3, [r5, #12]
 8008e9c:	2b01      	cmp	r3, #1
 8008e9e:	d907      	bls.n	8008eb0 <_fwalk_sglue+0x38>
 8008ea0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008ea4:	3301      	adds	r3, #1
 8008ea6:	d003      	beq.n	8008eb0 <_fwalk_sglue+0x38>
 8008ea8:	4629      	mov	r1, r5
 8008eaa:	4638      	mov	r0, r7
 8008eac:	47c0      	blx	r8
 8008eae:	4306      	orrs	r6, r0
 8008eb0:	3568      	adds	r5, #104	@ 0x68
 8008eb2:	e7e9      	b.n	8008e88 <_fwalk_sglue+0x10>

08008eb4 <__sread>:
 8008eb4:	b510      	push	{r4, lr}
 8008eb6:	460c      	mov	r4, r1
 8008eb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ebc:	f000 f86c 	bl	8008f98 <_read_r>
 8008ec0:	2800      	cmp	r0, #0
 8008ec2:	bfab      	itete	ge
 8008ec4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008ec6:	89a3      	ldrhlt	r3, [r4, #12]
 8008ec8:	181b      	addge	r3, r3, r0
 8008eca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008ece:	bfac      	ite	ge
 8008ed0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008ed2:	81a3      	strhlt	r3, [r4, #12]
 8008ed4:	bd10      	pop	{r4, pc}

08008ed6 <__swrite>:
 8008ed6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eda:	461f      	mov	r7, r3
 8008edc:	898b      	ldrh	r3, [r1, #12]
 8008ede:	05db      	lsls	r3, r3, #23
 8008ee0:	4605      	mov	r5, r0
 8008ee2:	460c      	mov	r4, r1
 8008ee4:	4616      	mov	r6, r2
 8008ee6:	d505      	bpl.n	8008ef4 <__swrite+0x1e>
 8008ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eec:	2302      	movs	r3, #2
 8008eee:	2200      	movs	r2, #0
 8008ef0:	f000 f840 	bl	8008f74 <_lseek_r>
 8008ef4:	89a3      	ldrh	r3, [r4, #12]
 8008ef6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008efa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008efe:	81a3      	strh	r3, [r4, #12]
 8008f00:	4632      	mov	r2, r6
 8008f02:	463b      	mov	r3, r7
 8008f04:	4628      	mov	r0, r5
 8008f06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f0a:	f000 b857 	b.w	8008fbc <_write_r>

08008f0e <__sseek>:
 8008f0e:	b510      	push	{r4, lr}
 8008f10:	460c      	mov	r4, r1
 8008f12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f16:	f000 f82d 	bl	8008f74 <_lseek_r>
 8008f1a:	1c43      	adds	r3, r0, #1
 8008f1c:	89a3      	ldrh	r3, [r4, #12]
 8008f1e:	bf15      	itete	ne
 8008f20:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008f22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008f26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008f2a:	81a3      	strheq	r3, [r4, #12]
 8008f2c:	bf18      	it	ne
 8008f2e:	81a3      	strhne	r3, [r4, #12]
 8008f30:	bd10      	pop	{r4, pc}

08008f32 <__sclose>:
 8008f32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f36:	f000 b80d 	b.w	8008f54 <_close_r>

08008f3a <memset>:
 8008f3a:	4402      	add	r2, r0
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d100      	bne.n	8008f44 <memset+0xa>
 8008f42:	4770      	bx	lr
 8008f44:	f803 1b01 	strb.w	r1, [r3], #1
 8008f48:	e7f9      	b.n	8008f3e <memset+0x4>
	...

08008f4c <_localeconv_r>:
 8008f4c:	4800      	ldr	r0, [pc, #0]	@ (8008f50 <_localeconv_r+0x4>)
 8008f4e:	4770      	bx	lr
 8008f50:	2000016c 	.word	0x2000016c

08008f54 <_close_r>:
 8008f54:	b538      	push	{r3, r4, r5, lr}
 8008f56:	4d06      	ldr	r5, [pc, #24]	@ (8008f70 <_close_r+0x1c>)
 8008f58:	2300      	movs	r3, #0
 8008f5a:	4604      	mov	r4, r0
 8008f5c:	4608      	mov	r0, r1
 8008f5e:	602b      	str	r3, [r5, #0]
 8008f60:	f7f8 ffb8 	bl	8001ed4 <_close>
 8008f64:	1c43      	adds	r3, r0, #1
 8008f66:	d102      	bne.n	8008f6e <_close_r+0x1a>
 8008f68:	682b      	ldr	r3, [r5, #0]
 8008f6a:	b103      	cbz	r3, 8008f6e <_close_r+0x1a>
 8008f6c:	6023      	str	r3, [r4, #0]
 8008f6e:	bd38      	pop	{r3, r4, r5, pc}
 8008f70:	2000059c 	.word	0x2000059c

08008f74 <_lseek_r>:
 8008f74:	b538      	push	{r3, r4, r5, lr}
 8008f76:	4d07      	ldr	r5, [pc, #28]	@ (8008f94 <_lseek_r+0x20>)
 8008f78:	4604      	mov	r4, r0
 8008f7a:	4608      	mov	r0, r1
 8008f7c:	4611      	mov	r1, r2
 8008f7e:	2200      	movs	r2, #0
 8008f80:	602a      	str	r2, [r5, #0]
 8008f82:	461a      	mov	r2, r3
 8008f84:	f7f8 ffcd 	bl	8001f22 <_lseek>
 8008f88:	1c43      	adds	r3, r0, #1
 8008f8a:	d102      	bne.n	8008f92 <_lseek_r+0x1e>
 8008f8c:	682b      	ldr	r3, [r5, #0]
 8008f8e:	b103      	cbz	r3, 8008f92 <_lseek_r+0x1e>
 8008f90:	6023      	str	r3, [r4, #0]
 8008f92:	bd38      	pop	{r3, r4, r5, pc}
 8008f94:	2000059c 	.word	0x2000059c

08008f98 <_read_r>:
 8008f98:	b538      	push	{r3, r4, r5, lr}
 8008f9a:	4d07      	ldr	r5, [pc, #28]	@ (8008fb8 <_read_r+0x20>)
 8008f9c:	4604      	mov	r4, r0
 8008f9e:	4608      	mov	r0, r1
 8008fa0:	4611      	mov	r1, r2
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	602a      	str	r2, [r5, #0]
 8008fa6:	461a      	mov	r2, r3
 8008fa8:	f7f8 ff5b 	bl	8001e62 <_read>
 8008fac:	1c43      	adds	r3, r0, #1
 8008fae:	d102      	bne.n	8008fb6 <_read_r+0x1e>
 8008fb0:	682b      	ldr	r3, [r5, #0]
 8008fb2:	b103      	cbz	r3, 8008fb6 <_read_r+0x1e>
 8008fb4:	6023      	str	r3, [r4, #0]
 8008fb6:	bd38      	pop	{r3, r4, r5, pc}
 8008fb8:	2000059c 	.word	0x2000059c

08008fbc <_write_r>:
 8008fbc:	b538      	push	{r3, r4, r5, lr}
 8008fbe:	4d07      	ldr	r5, [pc, #28]	@ (8008fdc <_write_r+0x20>)
 8008fc0:	4604      	mov	r4, r0
 8008fc2:	4608      	mov	r0, r1
 8008fc4:	4611      	mov	r1, r2
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	602a      	str	r2, [r5, #0]
 8008fca:	461a      	mov	r2, r3
 8008fcc:	f7f8 ff66 	bl	8001e9c <_write>
 8008fd0:	1c43      	adds	r3, r0, #1
 8008fd2:	d102      	bne.n	8008fda <_write_r+0x1e>
 8008fd4:	682b      	ldr	r3, [r5, #0]
 8008fd6:	b103      	cbz	r3, 8008fda <_write_r+0x1e>
 8008fd8:	6023      	str	r3, [r4, #0]
 8008fda:	bd38      	pop	{r3, r4, r5, pc}
 8008fdc:	2000059c 	.word	0x2000059c

08008fe0 <__errno>:
 8008fe0:	4b01      	ldr	r3, [pc, #4]	@ (8008fe8 <__errno+0x8>)
 8008fe2:	6818      	ldr	r0, [r3, #0]
 8008fe4:	4770      	bx	lr
 8008fe6:	bf00      	nop
 8008fe8:	2000002c 	.word	0x2000002c

08008fec <__libc_init_array>:
 8008fec:	b570      	push	{r4, r5, r6, lr}
 8008fee:	4d0d      	ldr	r5, [pc, #52]	@ (8009024 <__libc_init_array+0x38>)
 8008ff0:	4c0d      	ldr	r4, [pc, #52]	@ (8009028 <__libc_init_array+0x3c>)
 8008ff2:	1b64      	subs	r4, r4, r5
 8008ff4:	10a4      	asrs	r4, r4, #2
 8008ff6:	2600      	movs	r6, #0
 8008ff8:	42a6      	cmp	r6, r4
 8008ffa:	d109      	bne.n	8009010 <__libc_init_array+0x24>
 8008ffc:	4d0b      	ldr	r5, [pc, #44]	@ (800902c <__libc_init_array+0x40>)
 8008ffe:	4c0c      	ldr	r4, [pc, #48]	@ (8009030 <__libc_init_array+0x44>)
 8009000:	f001 fec2 	bl	800ad88 <_init>
 8009004:	1b64      	subs	r4, r4, r5
 8009006:	10a4      	asrs	r4, r4, #2
 8009008:	2600      	movs	r6, #0
 800900a:	42a6      	cmp	r6, r4
 800900c:	d105      	bne.n	800901a <__libc_init_array+0x2e>
 800900e:	bd70      	pop	{r4, r5, r6, pc}
 8009010:	f855 3b04 	ldr.w	r3, [r5], #4
 8009014:	4798      	blx	r3
 8009016:	3601      	adds	r6, #1
 8009018:	e7ee      	b.n	8008ff8 <__libc_init_array+0xc>
 800901a:	f855 3b04 	ldr.w	r3, [r5], #4
 800901e:	4798      	blx	r3
 8009020:	3601      	adds	r6, #1
 8009022:	e7f2      	b.n	800900a <__libc_init_array+0x1e>
 8009024:	0800b15c 	.word	0x0800b15c
 8009028:	0800b15c 	.word	0x0800b15c
 800902c:	0800b15c 	.word	0x0800b15c
 8009030:	0800b160 	.word	0x0800b160

08009034 <__retarget_lock_init_recursive>:
 8009034:	4770      	bx	lr

08009036 <__retarget_lock_acquire_recursive>:
 8009036:	4770      	bx	lr

08009038 <__retarget_lock_release_recursive>:
 8009038:	4770      	bx	lr

0800903a <quorem>:
 800903a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800903e:	6903      	ldr	r3, [r0, #16]
 8009040:	690c      	ldr	r4, [r1, #16]
 8009042:	42a3      	cmp	r3, r4
 8009044:	4607      	mov	r7, r0
 8009046:	db7e      	blt.n	8009146 <quorem+0x10c>
 8009048:	3c01      	subs	r4, #1
 800904a:	f101 0814 	add.w	r8, r1, #20
 800904e:	00a3      	lsls	r3, r4, #2
 8009050:	f100 0514 	add.w	r5, r0, #20
 8009054:	9300      	str	r3, [sp, #0]
 8009056:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800905a:	9301      	str	r3, [sp, #4]
 800905c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009060:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009064:	3301      	adds	r3, #1
 8009066:	429a      	cmp	r2, r3
 8009068:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800906c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009070:	d32e      	bcc.n	80090d0 <quorem+0x96>
 8009072:	f04f 0a00 	mov.w	sl, #0
 8009076:	46c4      	mov	ip, r8
 8009078:	46ae      	mov	lr, r5
 800907a:	46d3      	mov	fp, sl
 800907c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009080:	b298      	uxth	r0, r3
 8009082:	fb06 a000 	mla	r0, r6, r0, sl
 8009086:	0c02      	lsrs	r2, r0, #16
 8009088:	0c1b      	lsrs	r3, r3, #16
 800908a:	fb06 2303 	mla	r3, r6, r3, r2
 800908e:	f8de 2000 	ldr.w	r2, [lr]
 8009092:	b280      	uxth	r0, r0
 8009094:	b292      	uxth	r2, r2
 8009096:	1a12      	subs	r2, r2, r0
 8009098:	445a      	add	r2, fp
 800909a:	f8de 0000 	ldr.w	r0, [lr]
 800909e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80090a2:	b29b      	uxth	r3, r3
 80090a4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80090a8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80090ac:	b292      	uxth	r2, r2
 80090ae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80090b2:	45e1      	cmp	r9, ip
 80090b4:	f84e 2b04 	str.w	r2, [lr], #4
 80090b8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80090bc:	d2de      	bcs.n	800907c <quorem+0x42>
 80090be:	9b00      	ldr	r3, [sp, #0]
 80090c0:	58eb      	ldr	r3, [r5, r3]
 80090c2:	b92b      	cbnz	r3, 80090d0 <quorem+0x96>
 80090c4:	9b01      	ldr	r3, [sp, #4]
 80090c6:	3b04      	subs	r3, #4
 80090c8:	429d      	cmp	r5, r3
 80090ca:	461a      	mov	r2, r3
 80090cc:	d32f      	bcc.n	800912e <quorem+0xf4>
 80090ce:	613c      	str	r4, [r7, #16]
 80090d0:	4638      	mov	r0, r7
 80090d2:	f001 f97f 	bl	800a3d4 <__mcmp>
 80090d6:	2800      	cmp	r0, #0
 80090d8:	db25      	blt.n	8009126 <quorem+0xec>
 80090da:	4629      	mov	r1, r5
 80090dc:	2000      	movs	r0, #0
 80090de:	f858 2b04 	ldr.w	r2, [r8], #4
 80090e2:	f8d1 c000 	ldr.w	ip, [r1]
 80090e6:	fa1f fe82 	uxth.w	lr, r2
 80090ea:	fa1f f38c 	uxth.w	r3, ip
 80090ee:	eba3 030e 	sub.w	r3, r3, lr
 80090f2:	4403      	add	r3, r0
 80090f4:	0c12      	lsrs	r2, r2, #16
 80090f6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80090fa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80090fe:	b29b      	uxth	r3, r3
 8009100:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009104:	45c1      	cmp	r9, r8
 8009106:	f841 3b04 	str.w	r3, [r1], #4
 800910a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800910e:	d2e6      	bcs.n	80090de <quorem+0xa4>
 8009110:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009114:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009118:	b922      	cbnz	r2, 8009124 <quorem+0xea>
 800911a:	3b04      	subs	r3, #4
 800911c:	429d      	cmp	r5, r3
 800911e:	461a      	mov	r2, r3
 8009120:	d30b      	bcc.n	800913a <quorem+0x100>
 8009122:	613c      	str	r4, [r7, #16]
 8009124:	3601      	adds	r6, #1
 8009126:	4630      	mov	r0, r6
 8009128:	b003      	add	sp, #12
 800912a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800912e:	6812      	ldr	r2, [r2, #0]
 8009130:	3b04      	subs	r3, #4
 8009132:	2a00      	cmp	r2, #0
 8009134:	d1cb      	bne.n	80090ce <quorem+0x94>
 8009136:	3c01      	subs	r4, #1
 8009138:	e7c6      	b.n	80090c8 <quorem+0x8e>
 800913a:	6812      	ldr	r2, [r2, #0]
 800913c:	3b04      	subs	r3, #4
 800913e:	2a00      	cmp	r2, #0
 8009140:	d1ef      	bne.n	8009122 <quorem+0xe8>
 8009142:	3c01      	subs	r4, #1
 8009144:	e7ea      	b.n	800911c <quorem+0xe2>
 8009146:	2000      	movs	r0, #0
 8009148:	e7ee      	b.n	8009128 <quorem+0xee>
 800914a:	0000      	movs	r0, r0
 800914c:	0000      	movs	r0, r0
	...

08009150 <_dtoa_r>:
 8009150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009154:	69c7      	ldr	r7, [r0, #28]
 8009156:	b097      	sub	sp, #92	@ 0x5c
 8009158:	ed8d 0b04 	vstr	d0, [sp, #16]
 800915c:	ec55 4b10 	vmov	r4, r5, d0
 8009160:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009162:	9107      	str	r1, [sp, #28]
 8009164:	4681      	mov	r9, r0
 8009166:	920c      	str	r2, [sp, #48]	@ 0x30
 8009168:	9311      	str	r3, [sp, #68]	@ 0x44
 800916a:	b97f      	cbnz	r7, 800918c <_dtoa_r+0x3c>
 800916c:	2010      	movs	r0, #16
 800916e:	f000 fe09 	bl	8009d84 <malloc>
 8009172:	4602      	mov	r2, r0
 8009174:	f8c9 001c 	str.w	r0, [r9, #28]
 8009178:	b920      	cbnz	r0, 8009184 <_dtoa_r+0x34>
 800917a:	4ba9      	ldr	r3, [pc, #676]	@ (8009420 <_dtoa_r+0x2d0>)
 800917c:	21ef      	movs	r1, #239	@ 0xef
 800917e:	48a9      	ldr	r0, [pc, #676]	@ (8009424 <_dtoa_r+0x2d4>)
 8009180:	f001 fafa 	bl	800a778 <__assert_func>
 8009184:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009188:	6007      	str	r7, [r0, #0]
 800918a:	60c7      	str	r7, [r0, #12]
 800918c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009190:	6819      	ldr	r1, [r3, #0]
 8009192:	b159      	cbz	r1, 80091ac <_dtoa_r+0x5c>
 8009194:	685a      	ldr	r2, [r3, #4]
 8009196:	604a      	str	r2, [r1, #4]
 8009198:	2301      	movs	r3, #1
 800919a:	4093      	lsls	r3, r2
 800919c:	608b      	str	r3, [r1, #8]
 800919e:	4648      	mov	r0, r9
 80091a0:	f000 fee6 	bl	8009f70 <_Bfree>
 80091a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80091a8:	2200      	movs	r2, #0
 80091aa:	601a      	str	r2, [r3, #0]
 80091ac:	1e2b      	subs	r3, r5, #0
 80091ae:	bfb9      	ittee	lt
 80091b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80091b4:	9305      	strlt	r3, [sp, #20]
 80091b6:	2300      	movge	r3, #0
 80091b8:	6033      	strge	r3, [r6, #0]
 80091ba:	9f05      	ldr	r7, [sp, #20]
 80091bc:	4b9a      	ldr	r3, [pc, #616]	@ (8009428 <_dtoa_r+0x2d8>)
 80091be:	bfbc      	itt	lt
 80091c0:	2201      	movlt	r2, #1
 80091c2:	6032      	strlt	r2, [r6, #0]
 80091c4:	43bb      	bics	r3, r7
 80091c6:	d112      	bne.n	80091ee <_dtoa_r+0x9e>
 80091c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80091ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 80091ce:	6013      	str	r3, [r2, #0]
 80091d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80091d4:	4323      	orrs	r3, r4
 80091d6:	f000 855a 	beq.w	8009c8e <_dtoa_r+0xb3e>
 80091da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80091dc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800943c <_dtoa_r+0x2ec>
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	f000 855c 	beq.w	8009c9e <_dtoa_r+0xb4e>
 80091e6:	f10a 0303 	add.w	r3, sl, #3
 80091ea:	f000 bd56 	b.w	8009c9a <_dtoa_r+0xb4a>
 80091ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 80091f2:	2200      	movs	r2, #0
 80091f4:	ec51 0b17 	vmov	r0, r1, d7
 80091f8:	2300      	movs	r3, #0
 80091fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80091fe:	f7f7 fc8b 	bl	8000b18 <__aeabi_dcmpeq>
 8009202:	4680      	mov	r8, r0
 8009204:	b158      	cbz	r0, 800921e <_dtoa_r+0xce>
 8009206:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009208:	2301      	movs	r3, #1
 800920a:	6013      	str	r3, [r2, #0]
 800920c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800920e:	b113      	cbz	r3, 8009216 <_dtoa_r+0xc6>
 8009210:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009212:	4b86      	ldr	r3, [pc, #536]	@ (800942c <_dtoa_r+0x2dc>)
 8009214:	6013      	str	r3, [r2, #0]
 8009216:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009440 <_dtoa_r+0x2f0>
 800921a:	f000 bd40 	b.w	8009c9e <_dtoa_r+0xb4e>
 800921e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009222:	aa14      	add	r2, sp, #80	@ 0x50
 8009224:	a915      	add	r1, sp, #84	@ 0x54
 8009226:	4648      	mov	r0, r9
 8009228:	f001 f984 	bl	800a534 <__d2b>
 800922c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009230:	9002      	str	r0, [sp, #8]
 8009232:	2e00      	cmp	r6, #0
 8009234:	d078      	beq.n	8009328 <_dtoa_r+0x1d8>
 8009236:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009238:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800923c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009240:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009244:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009248:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800924c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009250:	4619      	mov	r1, r3
 8009252:	2200      	movs	r2, #0
 8009254:	4b76      	ldr	r3, [pc, #472]	@ (8009430 <_dtoa_r+0x2e0>)
 8009256:	f7f7 f83f 	bl	80002d8 <__aeabi_dsub>
 800925a:	a36b      	add	r3, pc, #428	@ (adr r3, 8009408 <_dtoa_r+0x2b8>)
 800925c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009260:	f7f7 f9f2 	bl	8000648 <__aeabi_dmul>
 8009264:	a36a      	add	r3, pc, #424	@ (adr r3, 8009410 <_dtoa_r+0x2c0>)
 8009266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800926a:	f7f7 f837 	bl	80002dc <__adddf3>
 800926e:	4604      	mov	r4, r0
 8009270:	4630      	mov	r0, r6
 8009272:	460d      	mov	r5, r1
 8009274:	f7f7 f97e 	bl	8000574 <__aeabi_i2d>
 8009278:	a367      	add	r3, pc, #412	@ (adr r3, 8009418 <_dtoa_r+0x2c8>)
 800927a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800927e:	f7f7 f9e3 	bl	8000648 <__aeabi_dmul>
 8009282:	4602      	mov	r2, r0
 8009284:	460b      	mov	r3, r1
 8009286:	4620      	mov	r0, r4
 8009288:	4629      	mov	r1, r5
 800928a:	f7f7 f827 	bl	80002dc <__adddf3>
 800928e:	4604      	mov	r4, r0
 8009290:	460d      	mov	r5, r1
 8009292:	f7f7 fc89 	bl	8000ba8 <__aeabi_d2iz>
 8009296:	2200      	movs	r2, #0
 8009298:	4607      	mov	r7, r0
 800929a:	2300      	movs	r3, #0
 800929c:	4620      	mov	r0, r4
 800929e:	4629      	mov	r1, r5
 80092a0:	f7f7 fc44 	bl	8000b2c <__aeabi_dcmplt>
 80092a4:	b140      	cbz	r0, 80092b8 <_dtoa_r+0x168>
 80092a6:	4638      	mov	r0, r7
 80092a8:	f7f7 f964 	bl	8000574 <__aeabi_i2d>
 80092ac:	4622      	mov	r2, r4
 80092ae:	462b      	mov	r3, r5
 80092b0:	f7f7 fc32 	bl	8000b18 <__aeabi_dcmpeq>
 80092b4:	b900      	cbnz	r0, 80092b8 <_dtoa_r+0x168>
 80092b6:	3f01      	subs	r7, #1
 80092b8:	2f16      	cmp	r7, #22
 80092ba:	d852      	bhi.n	8009362 <_dtoa_r+0x212>
 80092bc:	4b5d      	ldr	r3, [pc, #372]	@ (8009434 <_dtoa_r+0x2e4>)
 80092be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80092c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80092ca:	f7f7 fc2f 	bl	8000b2c <__aeabi_dcmplt>
 80092ce:	2800      	cmp	r0, #0
 80092d0:	d049      	beq.n	8009366 <_dtoa_r+0x216>
 80092d2:	3f01      	subs	r7, #1
 80092d4:	2300      	movs	r3, #0
 80092d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80092d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80092da:	1b9b      	subs	r3, r3, r6
 80092dc:	1e5a      	subs	r2, r3, #1
 80092de:	bf45      	ittet	mi
 80092e0:	f1c3 0301 	rsbmi	r3, r3, #1
 80092e4:	9300      	strmi	r3, [sp, #0]
 80092e6:	2300      	movpl	r3, #0
 80092e8:	2300      	movmi	r3, #0
 80092ea:	9206      	str	r2, [sp, #24]
 80092ec:	bf54      	ite	pl
 80092ee:	9300      	strpl	r3, [sp, #0]
 80092f0:	9306      	strmi	r3, [sp, #24]
 80092f2:	2f00      	cmp	r7, #0
 80092f4:	db39      	blt.n	800936a <_dtoa_r+0x21a>
 80092f6:	9b06      	ldr	r3, [sp, #24]
 80092f8:	970d      	str	r7, [sp, #52]	@ 0x34
 80092fa:	443b      	add	r3, r7
 80092fc:	9306      	str	r3, [sp, #24]
 80092fe:	2300      	movs	r3, #0
 8009300:	9308      	str	r3, [sp, #32]
 8009302:	9b07      	ldr	r3, [sp, #28]
 8009304:	2b09      	cmp	r3, #9
 8009306:	d863      	bhi.n	80093d0 <_dtoa_r+0x280>
 8009308:	2b05      	cmp	r3, #5
 800930a:	bfc4      	itt	gt
 800930c:	3b04      	subgt	r3, #4
 800930e:	9307      	strgt	r3, [sp, #28]
 8009310:	9b07      	ldr	r3, [sp, #28]
 8009312:	f1a3 0302 	sub.w	r3, r3, #2
 8009316:	bfcc      	ite	gt
 8009318:	2400      	movgt	r4, #0
 800931a:	2401      	movle	r4, #1
 800931c:	2b03      	cmp	r3, #3
 800931e:	d863      	bhi.n	80093e8 <_dtoa_r+0x298>
 8009320:	e8df f003 	tbb	[pc, r3]
 8009324:	2b375452 	.word	0x2b375452
 8009328:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800932c:	441e      	add	r6, r3
 800932e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009332:	2b20      	cmp	r3, #32
 8009334:	bfc1      	itttt	gt
 8009336:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800933a:	409f      	lslgt	r7, r3
 800933c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009340:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009344:	bfd6      	itet	le
 8009346:	f1c3 0320 	rsble	r3, r3, #32
 800934a:	ea47 0003 	orrgt.w	r0, r7, r3
 800934e:	fa04 f003 	lslle.w	r0, r4, r3
 8009352:	f7f7 f8ff 	bl	8000554 <__aeabi_ui2d>
 8009356:	2201      	movs	r2, #1
 8009358:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800935c:	3e01      	subs	r6, #1
 800935e:	9212      	str	r2, [sp, #72]	@ 0x48
 8009360:	e776      	b.n	8009250 <_dtoa_r+0x100>
 8009362:	2301      	movs	r3, #1
 8009364:	e7b7      	b.n	80092d6 <_dtoa_r+0x186>
 8009366:	9010      	str	r0, [sp, #64]	@ 0x40
 8009368:	e7b6      	b.n	80092d8 <_dtoa_r+0x188>
 800936a:	9b00      	ldr	r3, [sp, #0]
 800936c:	1bdb      	subs	r3, r3, r7
 800936e:	9300      	str	r3, [sp, #0]
 8009370:	427b      	negs	r3, r7
 8009372:	9308      	str	r3, [sp, #32]
 8009374:	2300      	movs	r3, #0
 8009376:	930d      	str	r3, [sp, #52]	@ 0x34
 8009378:	e7c3      	b.n	8009302 <_dtoa_r+0x1b2>
 800937a:	2301      	movs	r3, #1
 800937c:	9309      	str	r3, [sp, #36]	@ 0x24
 800937e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009380:	eb07 0b03 	add.w	fp, r7, r3
 8009384:	f10b 0301 	add.w	r3, fp, #1
 8009388:	2b01      	cmp	r3, #1
 800938a:	9303      	str	r3, [sp, #12]
 800938c:	bfb8      	it	lt
 800938e:	2301      	movlt	r3, #1
 8009390:	e006      	b.n	80093a0 <_dtoa_r+0x250>
 8009392:	2301      	movs	r3, #1
 8009394:	9309      	str	r3, [sp, #36]	@ 0x24
 8009396:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009398:	2b00      	cmp	r3, #0
 800939a:	dd28      	ble.n	80093ee <_dtoa_r+0x29e>
 800939c:	469b      	mov	fp, r3
 800939e:	9303      	str	r3, [sp, #12]
 80093a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80093a4:	2100      	movs	r1, #0
 80093a6:	2204      	movs	r2, #4
 80093a8:	f102 0514 	add.w	r5, r2, #20
 80093ac:	429d      	cmp	r5, r3
 80093ae:	d926      	bls.n	80093fe <_dtoa_r+0x2ae>
 80093b0:	6041      	str	r1, [r0, #4]
 80093b2:	4648      	mov	r0, r9
 80093b4:	f000 fd9c 	bl	8009ef0 <_Balloc>
 80093b8:	4682      	mov	sl, r0
 80093ba:	2800      	cmp	r0, #0
 80093bc:	d142      	bne.n	8009444 <_dtoa_r+0x2f4>
 80093be:	4b1e      	ldr	r3, [pc, #120]	@ (8009438 <_dtoa_r+0x2e8>)
 80093c0:	4602      	mov	r2, r0
 80093c2:	f240 11af 	movw	r1, #431	@ 0x1af
 80093c6:	e6da      	b.n	800917e <_dtoa_r+0x2e>
 80093c8:	2300      	movs	r3, #0
 80093ca:	e7e3      	b.n	8009394 <_dtoa_r+0x244>
 80093cc:	2300      	movs	r3, #0
 80093ce:	e7d5      	b.n	800937c <_dtoa_r+0x22c>
 80093d0:	2401      	movs	r4, #1
 80093d2:	2300      	movs	r3, #0
 80093d4:	9307      	str	r3, [sp, #28]
 80093d6:	9409      	str	r4, [sp, #36]	@ 0x24
 80093d8:	f04f 3bff 	mov.w	fp, #4294967295
 80093dc:	2200      	movs	r2, #0
 80093de:	f8cd b00c 	str.w	fp, [sp, #12]
 80093e2:	2312      	movs	r3, #18
 80093e4:	920c      	str	r2, [sp, #48]	@ 0x30
 80093e6:	e7db      	b.n	80093a0 <_dtoa_r+0x250>
 80093e8:	2301      	movs	r3, #1
 80093ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80093ec:	e7f4      	b.n	80093d8 <_dtoa_r+0x288>
 80093ee:	f04f 0b01 	mov.w	fp, #1
 80093f2:	f8cd b00c 	str.w	fp, [sp, #12]
 80093f6:	465b      	mov	r3, fp
 80093f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80093fc:	e7d0      	b.n	80093a0 <_dtoa_r+0x250>
 80093fe:	3101      	adds	r1, #1
 8009400:	0052      	lsls	r2, r2, #1
 8009402:	e7d1      	b.n	80093a8 <_dtoa_r+0x258>
 8009404:	f3af 8000 	nop.w
 8009408:	636f4361 	.word	0x636f4361
 800940c:	3fd287a7 	.word	0x3fd287a7
 8009410:	8b60c8b3 	.word	0x8b60c8b3
 8009414:	3fc68a28 	.word	0x3fc68a28
 8009418:	509f79fb 	.word	0x509f79fb
 800941c:	3fd34413 	.word	0x3fd34413
 8009420:	0800ae21 	.word	0x0800ae21
 8009424:	0800ae38 	.word	0x0800ae38
 8009428:	7ff00000 	.word	0x7ff00000
 800942c:	0800adf1 	.word	0x0800adf1
 8009430:	3ff80000 	.word	0x3ff80000
 8009434:	0800af88 	.word	0x0800af88
 8009438:	0800ae90 	.word	0x0800ae90
 800943c:	0800ae1d 	.word	0x0800ae1d
 8009440:	0800adf0 	.word	0x0800adf0
 8009444:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009448:	6018      	str	r0, [r3, #0]
 800944a:	9b03      	ldr	r3, [sp, #12]
 800944c:	2b0e      	cmp	r3, #14
 800944e:	f200 80a1 	bhi.w	8009594 <_dtoa_r+0x444>
 8009452:	2c00      	cmp	r4, #0
 8009454:	f000 809e 	beq.w	8009594 <_dtoa_r+0x444>
 8009458:	2f00      	cmp	r7, #0
 800945a:	dd33      	ble.n	80094c4 <_dtoa_r+0x374>
 800945c:	4b9c      	ldr	r3, [pc, #624]	@ (80096d0 <_dtoa_r+0x580>)
 800945e:	f007 020f 	and.w	r2, r7, #15
 8009462:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009466:	ed93 7b00 	vldr	d7, [r3]
 800946a:	05f8      	lsls	r0, r7, #23
 800946c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009470:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009474:	d516      	bpl.n	80094a4 <_dtoa_r+0x354>
 8009476:	4b97      	ldr	r3, [pc, #604]	@ (80096d4 <_dtoa_r+0x584>)
 8009478:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800947c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009480:	f7f7 fa0c 	bl	800089c <__aeabi_ddiv>
 8009484:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009488:	f004 040f 	and.w	r4, r4, #15
 800948c:	2603      	movs	r6, #3
 800948e:	4d91      	ldr	r5, [pc, #580]	@ (80096d4 <_dtoa_r+0x584>)
 8009490:	b954      	cbnz	r4, 80094a8 <_dtoa_r+0x358>
 8009492:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009496:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800949a:	f7f7 f9ff 	bl	800089c <__aeabi_ddiv>
 800949e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80094a2:	e028      	b.n	80094f6 <_dtoa_r+0x3a6>
 80094a4:	2602      	movs	r6, #2
 80094a6:	e7f2      	b.n	800948e <_dtoa_r+0x33e>
 80094a8:	07e1      	lsls	r1, r4, #31
 80094aa:	d508      	bpl.n	80094be <_dtoa_r+0x36e>
 80094ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80094b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80094b4:	f7f7 f8c8 	bl	8000648 <__aeabi_dmul>
 80094b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80094bc:	3601      	adds	r6, #1
 80094be:	1064      	asrs	r4, r4, #1
 80094c0:	3508      	adds	r5, #8
 80094c2:	e7e5      	b.n	8009490 <_dtoa_r+0x340>
 80094c4:	f000 80af 	beq.w	8009626 <_dtoa_r+0x4d6>
 80094c8:	427c      	negs	r4, r7
 80094ca:	4b81      	ldr	r3, [pc, #516]	@ (80096d0 <_dtoa_r+0x580>)
 80094cc:	4d81      	ldr	r5, [pc, #516]	@ (80096d4 <_dtoa_r+0x584>)
 80094ce:	f004 020f 	and.w	r2, r4, #15
 80094d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80094de:	f7f7 f8b3 	bl	8000648 <__aeabi_dmul>
 80094e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80094e6:	1124      	asrs	r4, r4, #4
 80094e8:	2300      	movs	r3, #0
 80094ea:	2602      	movs	r6, #2
 80094ec:	2c00      	cmp	r4, #0
 80094ee:	f040 808f 	bne.w	8009610 <_dtoa_r+0x4c0>
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d1d3      	bne.n	800949e <_dtoa_r+0x34e>
 80094f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80094f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	f000 8094 	beq.w	800962a <_dtoa_r+0x4da>
 8009502:	4b75      	ldr	r3, [pc, #468]	@ (80096d8 <_dtoa_r+0x588>)
 8009504:	2200      	movs	r2, #0
 8009506:	4620      	mov	r0, r4
 8009508:	4629      	mov	r1, r5
 800950a:	f7f7 fb0f 	bl	8000b2c <__aeabi_dcmplt>
 800950e:	2800      	cmp	r0, #0
 8009510:	f000 808b 	beq.w	800962a <_dtoa_r+0x4da>
 8009514:	9b03      	ldr	r3, [sp, #12]
 8009516:	2b00      	cmp	r3, #0
 8009518:	f000 8087 	beq.w	800962a <_dtoa_r+0x4da>
 800951c:	f1bb 0f00 	cmp.w	fp, #0
 8009520:	dd34      	ble.n	800958c <_dtoa_r+0x43c>
 8009522:	4620      	mov	r0, r4
 8009524:	4b6d      	ldr	r3, [pc, #436]	@ (80096dc <_dtoa_r+0x58c>)
 8009526:	2200      	movs	r2, #0
 8009528:	4629      	mov	r1, r5
 800952a:	f7f7 f88d 	bl	8000648 <__aeabi_dmul>
 800952e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009532:	f107 38ff 	add.w	r8, r7, #4294967295
 8009536:	3601      	adds	r6, #1
 8009538:	465c      	mov	r4, fp
 800953a:	4630      	mov	r0, r6
 800953c:	f7f7 f81a 	bl	8000574 <__aeabi_i2d>
 8009540:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009544:	f7f7 f880 	bl	8000648 <__aeabi_dmul>
 8009548:	4b65      	ldr	r3, [pc, #404]	@ (80096e0 <_dtoa_r+0x590>)
 800954a:	2200      	movs	r2, #0
 800954c:	f7f6 fec6 	bl	80002dc <__adddf3>
 8009550:	4605      	mov	r5, r0
 8009552:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009556:	2c00      	cmp	r4, #0
 8009558:	d16a      	bne.n	8009630 <_dtoa_r+0x4e0>
 800955a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800955e:	4b61      	ldr	r3, [pc, #388]	@ (80096e4 <_dtoa_r+0x594>)
 8009560:	2200      	movs	r2, #0
 8009562:	f7f6 feb9 	bl	80002d8 <__aeabi_dsub>
 8009566:	4602      	mov	r2, r0
 8009568:	460b      	mov	r3, r1
 800956a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800956e:	462a      	mov	r2, r5
 8009570:	4633      	mov	r3, r6
 8009572:	f7f7 faf9 	bl	8000b68 <__aeabi_dcmpgt>
 8009576:	2800      	cmp	r0, #0
 8009578:	f040 8298 	bne.w	8009aac <_dtoa_r+0x95c>
 800957c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009580:	462a      	mov	r2, r5
 8009582:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009586:	f7f7 fad1 	bl	8000b2c <__aeabi_dcmplt>
 800958a:	bb38      	cbnz	r0, 80095dc <_dtoa_r+0x48c>
 800958c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009590:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009594:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009596:	2b00      	cmp	r3, #0
 8009598:	f2c0 8157 	blt.w	800984a <_dtoa_r+0x6fa>
 800959c:	2f0e      	cmp	r7, #14
 800959e:	f300 8154 	bgt.w	800984a <_dtoa_r+0x6fa>
 80095a2:	4b4b      	ldr	r3, [pc, #300]	@ (80096d0 <_dtoa_r+0x580>)
 80095a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80095a8:	ed93 7b00 	vldr	d7, [r3]
 80095ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	ed8d 7b00 	vstr	d7, [sp]
 80095b4:	f280 80e5 	bge.w	8009782 <_dtoa_r+0x632>
 80095b8:	9b03      	ldr	r3, [sp, #12]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	f300 80e1 	bgt.w	8009782 <_dtoa_r+0x632>
 80095c0:	d10c      	bne.n	80095dc <_dtoa_r+0x48c>
 80095c2:	4b48      	ldr	r3, [pc, #288]	@ (80096e4 <_dtoa_r+0x594>)
 80095c4:	2200      	movs	r2, #0
 80095c6:	ec51 0b17 	vmov	r0, r1, d7
 80095ca:	f7f7 f83d 	bl	8000648 <__aeabi_dmul>
 80095ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80095d2:	f7f7 fabf 	bl	8000b54 <__aeabi_dcmpge>
 80095d6:	2800      	cmp	r0, #0
 80095d8:	f000 8266 	beq.w	8009aa8 <_dtoa_r+0x958>
 80095dc:	2400      	movs	r4, #0
 80095de:	4625      	mov	r5, r4
 80095e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80095e2:	4656      	mov	r6, sl
 80095e4:	ea6f 0803 	mvn.w	r8, r3
 80095e8:	2700      	movs	r7, #0
 80095ea:	4621      	mov	r1, r4
 80095ec:	4648      	mov	r0, r9
 80095ee:	f000 fcbf 	bl	8009f70 <_Bfree>
 80095f2:	2d00      	cmp	r5, #0
 80095f4:	f000 80bd 	beq.w	8009772 <_dtoa_r+0x622>
 80095f8:	b12f      	cbz	r7, 8009606 <_dtoa_r+0x4b6>
 80095fa:	42af      	cmp	r7, r5
 80095fc:	d003      	beq.n	8009606 <_dtoa_r+0x4b6>
 80095fe:	4639      	mov	r1, r7
 8009600:	4648      	mov	r0, r9
 8009602:	f000 fcb5 	bl	8009f70 <_Bfree>
 8009606:	4629      	mov	r1, r5
 8009608:	4648      	mov	r0, r9
 800960a:	f000 fcb1 	bl	8009f70 <_Bfree>
 800960e:	e0b0      	b.n	8009772 <_dtoa_r+0x622>
 8009610:	07e2      	lsls	r2, r4, #31
 8009612:	d505      	bpl.n	8009620 <_dtoa_r+0x4d0>
 8009614:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009618:	f7f7 f816 	bl	8000648 <__aeabi_dmul>
 800961c:	3601      	adds	r6, #1
 800961e:	2301      	movs	r3, #1
 8009620:	1064      	asrs	r4, r4, #1
 8009622:	3508      	adds	r5, #8
 8009624:	e762      	b.n	80094ec <_dtoa_r+0x39c>
 8009626:	2602      	movs	r6, #2
 8009628:	e765      	b.n	80094f6 <_dtoa_r+0x3a6>
 800962a:	9c03      	ldr	r4, [sp, #12]
 800962c:	46b8      	mov	r8, r7
 800962e:	e784      	b.n	800953a <_dtoa_r+0x3ea>
 8009630:	4b27      	ldr	r3, [pc, #156]	@ (80096d0 <_dtoa_r+0x580>)
 8009632:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009634:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009638:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800963c:	4454      	add	r4, sl
 800963e:	2900      	cmp	r1, #0
 8009640:	d054      	beq.n	80096ec <_dtoa_r+0x59c>
 8009642:	4929      	ldr	r1, [pc, #164]	@ (80096e8 <_dtoa_r+0x598>)
 8009644:	2000      	movs	r0, #0
 8009646:	f7f7 f929 	bl	800089c <__aeabi_ddiv>
 800964a:	4633      	mov	r3, r6
 800964c:	462a      	mov	r2, r5
 800964e:	f7f6 fe43 	bl	80002d8 <__aeabi_dsub>
 8009652:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009656:	4656      	mov	r6, sl
 8009658:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800965c:	f7f7 faa4 	bl	8000ba8 <__aeabi_d2iz>
 8009660:	4605      	mov	r5, r0
 8009662:	f7f6 ff87 	bl	8000574 <__aeabi_i2d>
 8009666:	4602      	mov	r2, r0
 8009668:	460b      	mov	r3, r1
 800966a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800966e:	f7f6 fe33 	bl	80002d8 <__aeabi_dsub>
 8009672:	3530      	adds	r5, #48	@ 0x30
 8009674:	4602      	mov	r2, r0
 8009676:	460b      	mov	r3, r1
 8009678:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800967c:	f806 5b01 	strb.w	r5, [r6], #1
 8009680:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009684:	f7f7 fa52 	bl	8000b2c <__aeabi_dcmplt>
 8009688:	2800      	cmp	r0, #0
 800968a:	d172      	bne.n	8009772 <_dtoa_r+0x622>
 800968c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009690:	4911      	ldr	r1, [pc, #68]	@ (80096d8 <_dtoa_r+0x588>)
 8009692:	2000      	movs	r0, #0
 8009694:	f7f6 fe20 	bl	80002d8 <__aeabi_dsub>
 8009698:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800969c:	f7f7 fa46 	bl	8000b2c <__aeabi_dcmplt>
 80096a0:	2800      	cmp	r0, #0
 80096a2:	f040 80b4 	bne.w	800980e <_dtoa_r+0x6be>
 80096a6:	42a6      	cmp	r6, r4
 80096a8:	f43f af70 	beq.w	800958c <_dtoa_r+0x43c>
 80096ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80096b0:	4b0a      	ldr	r3, [pc, #40]	@ (80096dc <_dtoa_r+0x58c>)
 80096b2:	2200      	movs	r2, #0
 80096b4:	f7f6 ffc8 	bl	8000648 <__aeabi_dmul>
 80096b8:	4b08      	ldr	r3, [pc, #32]	@ (80096dc <_dtoa_r+0x58c>)
 80096ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80096be:	2200      	movs	r2, #0
 80096c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096c4:	f7f6 ffc0 	bl	8000648 <__aeabi_dmul>
 80096c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80096cc:	e7c4      	b.n	8009658 <_dtoa_r+0x508>
 80096ce:	bf00      	nop
 80096d0:	0800af88 	.word	0x0800af88
 80096d4:	0800af60 	.word	0x0800af60
 80096d8:	3ff00000 	.word	0x3ff00000
 80096dc:	40240000 	.word	0x40240000
 80096e0:	401c0000 	.word	0x401c0000
 80096e4:	40140000 	.word	0x40140000
 80096e8:	3fe00000 	.word	0x3fe00000
 80096ec:	4631      	mov	r1, r6
 80096ee:	4628      	mov	r0, r5
 80096f0:	f7f6 ffaa 	bl	8000648 <__aeabi_dmul>
 80096f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80096f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80096fa:	4656      	mov	r6, sl
 80096fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009700:	f7f7 fa52 	bl	8000ba8 <__aeabi_d2iz>
 8009704:	4605      	mov	r5, r0
 8009706:	f7f6 ff35 	bl	8000574 <__aeabi_i2d>
 800970a:	4602      	mov	r2, r0
 800970c:	460b      	mov	r3, r1
 800970e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009712:	f7f6 fde1 	bl	80002d8 <__aeabi_dsub>
 8009716:	3530      	adds	r5, #48	@ 0x30
 8009718:	f806 5b01 	strb.w	r5, [r6], #1
 800971c:	4602      	mov	r2, r0
 800971e:	460b      	mov	r3, r1
 8009720:	42a6      	cmp	r6, r4
 8009722:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009726:	f04f 0200 	mov.w	r2, #0
 800972a:	d124      	bne.n	8009776 <_dtoa_r+0x626>
 800972c:	4baf      	ldr	r3, [pc, #700]	@ (80099ec <_dtoa_r+0x89c>)
 800972e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009732:	f7f6 fdd3 	bl	80002dc <__adddf3>
 8009736:	4602      	mov	r2, r0
 8009738:	460b      	mov	r3, r1
 800973a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800973e:	f7f7 fa13 	bl	8000b68 <__aeabi_dcmpgt>
 8009742:	2800      	cmp	r0, #0
 8009744:	d163      	bne.n	800980e <_dtoa_r+0x6be>
 8009746:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800974a:	49a8      	ldr	r1, [pc, #672]	@ (80099ec <_dtoa_r+0x89c>)
 800974c:	2000      	movs	r0, #0
 800974e:	f7f6 fdc3 	bl	80002d8 <__aeabi_dsub>
 8009752:	4602      	mov	r2, r0
 8009754:	460b      	mov	r3, r1
 8009756:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800975a:	f7f7 f9e7 	bl	8000b2c <__aeabi_dcmplt>
 800975e:	2800      	cmp	r0, #0
 8009760:	f43f af14 	beq.w	800958c <_dtoa_r+0x43c>
 8009764:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009766:	1e73      	subs	r3, r6, #1
 8009768:	9313      	str	r3, [sp, #76]	@ 0x4c
 800976a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800976e:	2b30      	cmp	r3, #48	@ 0x30
 8009770:	d0f8      	beq.n	8009764 <_dtoa_r+0x614>
 8009772:	4647      	mov	r7, r8
 8009774:	e03b      	b.n	80097ee <_dtoa_r+0x69e>
 8009776:	4b9e      	ldr	r3, [pc, #632]	@ (80099f0 <_dtoa_r+0x8a0>)
 8009778:	f7f6 ff66 	bl	8000648 <__aeabi_dmul>
 800977c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009780:	e7bc      	b.n	80096fc <_dtoa_r+0x5ac>
 8009782:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009786:	4656      	mov	r6, sl
 8009788:	e9dd 2300 	ldrd	r2, r3, [sp]
 800978c:	4620      	mov	r0, r4
 800978e:	4629      	mov	r1, r5
 8009790:	f7f7 f884 	bl	800089c <__aeabi_ddiv>
 8009794:	f7f7 fa08 	bl	8000ba8 <__aeabi_d2iz>
 8009798:	4680      	mov	r8, r0
 800979a:	f7f6 feeb 	bl	8000574 <__aeabi_i2d>
 800979e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097a2:	f7f6 ff51 	bl	8000648 <__aeabi_dmul>
 80097a6:	4602      	mov	r2, r0
 80097a8:	460b      	mov	r3, r1
 80097aa:	4620      	mov	r0, r4
 80097ac:	4629      	mov	r1, r5
 80097ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80097b2:	f7f6 fd91 	bl	80002d8 <__aeabi_dsub>
 80097b6:	f806 4b01 	strb.w	r4, [r6], #1
 80097ba:	9d03      	ldr	r5, [sp, #12]
 80097bc:	eba6 040a 	sub.w	r4, r6, sl
 80097c0:	42a5      	cmp	r5, r4
 80097c2:	4602      	mov	r2, r0
 80097c4:	460b      	mov	r3, r1
 80097c6:	d133      	bne.n	8009830 <_dtoa_r+0x6e0>
 80097c8:	f7f6 fd88 	bl	80002dc <__adddf3>
 80097cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097d0:	4604      	mov	r4, r0
 80097d2:	460d      	mov	r5, r1
 80097d4:	f7f7 f9c8 	bl	8000b68 <__aeabi_dcmpgt>
 80097d8:	b9c0      	cbnz	r0, 800980c <_dtoa_r+0x6bc>
 80097da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097de:	4620      	mov	r0, r4
 80097e0:	4629      	mov	r1, r5
 80097e2:	f7f7 f999 	bl	8000b18 <__aeabi_dcmpeq>
 80097e6:	b110      	cbz	r0, 80097ee <_dtoa_r+0x69e>
 80097e8:	f018 0f01 	tst.w	r8, #1
 80097ec:	d10e      	bne.n	800980c <_dtoa_r+0x6bc>
 80097ee:	9902      	ldr	r1, [sp, #8]
 80097f0:	4648      	mov	r0, r9
 80097f2:	f000 fbbd 	bl	8009f70 <_Bfree>
 80097f6:	2300      	movs	r3, #0
 80097f8:	7033      	strb	r3, [r6, #0]
 80097fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80097fc:	3701      	adds	r7, #1
 80097fe:	601f      	str	r7, [r3, #0]
 8009800:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009802:	2b00      	cmp	r3, #0
 8009804:	f000 824b 	beq.w	8009c9e <_dtoa_r+0xb4e>
 8009808:	601e      	str	r6, [r3, #0]
 800980a:	e248      	b.n	8009c9e <_dtoa_r+0xb4e>
 800980c:	46b8      	mov	r8, r7
 800980e:	4633      	mov	r3, r6
 8009810:	461e      	mov	r6, r3
 8009812:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009816:	2a39      	cmp	r2, #57	@ 0x39
 8009818:	d106      	bne.n	8009828 <_dtoa_r+0x6d8>
 800981a:	459a      	cmp	sl, r3
 800981c:	d1f8      	bne.n	8009810 <_dtoa_r+0x6c0>
 800981e:	2230      	movs	r2, #48	@ 0x30
 8009820:	f108 0801 	add.w	r8, r8, #1
 8009824:	f88a 2000 	strb.w	r2, [sl]
 8009828:	781a      	ldrb	r2, [r3, #0]
 800982a:	3201      	adds	r2, #1
 800982c:	701a      	strb	r2, [r3, #0]
 800982e:	e7a0      	b.n	8009772 <_dtoa_r+0x622>
 8009830:	4b6f      	ldr	r3, [pc, #444]	@ (80099f0 <_dtoa_r+0x8a0>)
 8009832:	2200      	movs	r2, #0
 8009834:	f7f6 ff08 	bl	8000648 <__aeabi_dmul>
 8009838:	2200      	movs	r2, #0
 800983a:	2300      	movs	r3, #0
 800983c:	4604      	mov	r4, r0
 800983e:	460d      	mov	r5, r1
 8009840:	f7f7 f96a 	bl	8000b18 <__aeabi_dcmpeq>
 8009844:	2800      	cmp	r0, #0
 8009846:	d09f      	beq.n	8009788 <_dtoa_r+0x638>
 8009848:	e7d1      	b.n	80097ee <_dtoa_r+0x69e>
 800984a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800984c:	2a00      	cmp	r2, #0
 800984e:	f000 80ea 	beq.w	8009a26 <_dtoa_r+0x8d6>
 8009852:	9a07      	ldr	r2, [sp, #28]
 8009854:	2a01      	cmp	r2, #1
 8009856:	f300 80cd 	bgt.w	80099f4 <_dtoa_r+0x8a4>
 800985a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800985c:	2a00      	cmp	r2, #0
 800985e:	f000 80c1 	beq.w	80099e4 <_dtoa_r+0x894>
 8009862:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009866:	9c08      	ldr	r4, [sp, #32]
 8009868:	9e00      	ldr	r6, [sp, #0]
 800986a:	9a00      	ldr	r2, [sp, #0]
 800986c:	441a      	add	r2, r3
 800986e:	9200      	str	r2, [sp, #0]
 8009870:	9a06      	ldr	r2, [sp, #24]
 8009872:	2101      	movs	r1, #1
 8009874:	441a      	add	r2, r3
 8009876:	4648      	mov	r0, r9
 8009878:	9206      	str	r2, [sp, #24]
 800987a:	f000 fc2d 	bl	800a0d8 <__i2b>
 800987e:	4605      	mov	r5, r0
 8009880:	b166      	cbz	r6, 800989c <_dtoa_r+0x74c>
 8009882:	9b06      	ldr	r3, [sp, #24]
 8009884:	2b00      	cmp	r3, #0
 8009886:	dd09      	ble.n	800989c <_dtoa_r+0x74c>
 8009888:	42b3      	cmp	r3, r6
 800988a:	9a00      	ldr	r2, [sp, #0]
 800988c:	bfa8      	it	ge
 800988e:	4633      	movge	r3, r6
 8009890:	1ad2      	subs	r2, r2, r3
 8009892:	9200      	str	r2, [sp, #0]
 8009894:	9a06      	ldr	r2, [sp, #24]
 8009896:	1af6      	subs	r6, r6, r3
 8009898:	1ad3      	subs	r3, r2, r3
 800989a:	9306      	str	r3, [sp, #24]
 800989c:	9b08      	ldr	r3, [sp, #32]
 800989e:	b30b      	cbz	r3, 80098e4 <_dtoa_r+0x794>
 80098a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	f000 80c6 	beq.w	8009a34 <_dtoa_r+0x8e4>
 80098a8:	2c00      	cmp	r4, #0
 80098aa:	f000 80c0 	beq.w	8009a2e <_dtoa_r+0x8de>
 80098ae:	4629      	mov	r1, r5
 80098b0:	4622      	mov	r2, r4
 80098b2:	4648      	mov	r0, r9
 80098b4:	f000 fcc8 	bl	800a248 <__pow5mult>
 80098b8:	9a02      	ldr	r2, [sp, #8]
 80098ba:	4601      	mov	r1, r0
 80098bc:	4605      	mov	r5, r0
 80098be:	4648      	mov	r0, r9
 80098c0:	f000 fc20 	bl	800a104 <__multiply>
 80098c4:	9902      	ldr	r1, [sp, #8]
 80098c6:	4680      	mov	r8, r0
 80098c8:	4648      	mov	r0, r9
 80098ca:	f000 fb51 	bl	8009f70 <_Bfree>
 80098ce:	9b08      	ldr	r3, [sp, #32]
 80098d0:	1b1b      	subs	r3, r3, r4
 80098d2:	9308      	str	r3, [sp, #32]
 80098d4:	f000 80b1 	beq.w	8009a3a <_dtoa_r+0x8ea>
 80098d8:	9a08      	ldr	r2, [sp, #32]
 80098da:	4641      	mov	r1, r8
 80098dc:	4648      	mov	r0, r9
 80098de:	f000 fcb3 	bl	800a248 <__pow5mult>
 80098e2:	9002      	str	r0, [sp, #8]
 80098e4:	2101      	movs	r1, #1
 80098e6:	4648      	mov	r0, r9
 80098e8:	f000 fbf6 	bl	800a0d8 <__i2b>
 80098ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80098ee:	4604      	mov	r4, r0
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	f000 81d8 	beq.w	8009ca6 <_dtoa_r+0xb56>
 80098f6:	461a      	mov	r2, r3
 80098f8:	4601      	mov	r1, r0
 80098fa:	4648      	mov	r0, r9
 80098fc:	f000 fca4 	bl	800a248 <__pow5mult>
 8009900:	9b07      	ldr	r3, [sp, #28]
 8009902:	2b01      	cmp	r3, #1
 8009904:	4604      	mov	r4, r0
 8009906:	f300 809f 	bgt.w	8009a48 <_dtoa_r+0x8f8>
 800990a:	9b04      	ldr	r3, [sp, #16]
 800990c:	2b00      	cmp	r3, #0
 800990e:	f040 8097 	bne.w	8009a40 <_dtoa_r+0x8f0>
 8009912:	9b05      	ldr	r3, [sp, #20]
 8009914:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009918:	2b00      	cmp	r3, #0
 800991a:	f040 8093 	bne.w	8009a44 <_dtoa_r+0x8f4>
 800991e:	9b05      	ldr	r3, [sp, #20]
 8009920:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009924:	0d1b      	lsrs	r3, r3, #20
 8009926:	051b      	lsls	r3, r3, #20
 8009928:	b133      	cbz	r3, 8009938 <_dtoa_r+0x7e8>
 800992a:	9b00      	ldr	r3, [sp, #0]
 800992c:	3301      	adds	r3, #1
 800992e:	9300      	str	r3, [sp, #0]
 8009930:	9b06      	ldr	r3, [sp, #24]
 8009932:	3301      	adds	r3, #1
 8009934:	9306      	str	r3, [sp, #24]
 8009936:	2301      	movs	r3, #1
 8009938:	9308      	str	r3, [sp, #32]
 800993a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800993c:	2b00      	cmp	r3, #0
 800993e:	f000 81b8 	beq.w	8009cb2 <_dtoa_r+0xb62>
 8009942:	6923      	ldr	r3, [r4, #16]
 8009944:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009948:	6918      	ldr	r0, [r3, #16]
 800994a:	f000 fb79 	bl	800a040 <__hi0bits>
 800994e:	f1c0 0020 	rsb	r0, r0, #32
 8009952:	9b06      	ldr	r3, [sp, #24]
 8009954:	4418      	add	r0, r3
 8009956:	f010 001f 	ands.w	r0, r0, #31
 800995a:	f000 8082 	beq.w	8009a62 <_dtoa_r+0x912>
 800995e:	f1c0 0320 	rsb	r3, r0, #32
 8009962:	2b04      	cmp	r3, #4
 8009964:	dd73      	ble.n	8009a4e <_dtoa_r+0x8fe>
 8009966:	9b00      	ldr	r3, [sp, #0]
 8009968:	f1c0 001c 	rsb	r0, r0, #28
 800996c:	4403      	add	r3, r0
 800996e:	9300      	str	r3, [sp, #0]
 8009970:	9b06      	ldr	r3, [sp, #24]
 8009972:	4403      	add	r3, r0
 8009974:	4406      	add	r6, r0
 8009976:	9306      	str	r3, [sp, #24]
 8009978:	9b00      	ldr	r3, [sp, #0]
 800997a:	2b00      	cmp	r3, #0
 800997c:	dd05      	ble.n	800998a <_dtoa_r+0x83a>
 800997e:	9902      	ldr	r1, [sp, #8]
 8009980:	461a      	mov	r2, r3
 8009982:	4648      	mov	r0, r9
 8009984:	f000 fcba 	bl	800a2fc <__lshift>
 8009988:	9002      	str	r0, [sp, #8]
 800998a:	9b06      	ldr	r3, [sp, #24]
 800998c:	2b00      	cmp	r3, #0
 800998e:	dd05      	ble.n	800999c <_dtoa_r+0x84c>
 8009990:	4621      	mov	r1, r4
 8009992:	461a      	mov	r2, r3
 8009994:	4648      	mov	r0, r9
 8009996:	f000 fcb1 	bl	800a2fc <__lshift>
 800999a:	4604      	mov	r4, r0
 800999c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d061      	beq.n	8009a66 <_dtoa_r+0x916>
 80099a2:	9802      	ldr	r0, [sp, #8]
 80099a4:	4621      	mov	r1, r4
 80099a6:	f000 fd15 	bl	800a3d4 <__mcmp>
 80099aa:	2800      	cmp	r0, #0
 80099ac:	da5b      	bge.n	8009a66 <_dtoa_r+0x916>
 80099ae:	2300      	movs	r3, #0
 80099b0:	9902      	ldr	r1, [sp, #8]
 80099b2:	220a      	movs	r2, #10
 80099b4:	4648      	mov	r0, r9
 80099b6:	f000 fafd 	bl	8009fb4 <__multadd>
 80099ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099bc:	9002      	str	r0, [sp, #8]
 80099be:	f107 38ff 	add.w	r8, r7, #4294967295
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	f000 8177 	beq.w	8009cb6 <_dtoa_r+0xb66>
 80099c8:	4629      	mov	r1, r5
 80099ca:	2300      	movs	r3, #0
 80099cc:	220a      	movs	r2, #10
 80099ce:	4648      	mov	r0, r9
 80099d0:	f000 faf0 	bl	8009fb4 <__multadd>
 80099d4:	f1bb 0f00 	cmp.w	fp, #0
 80099d8:	4605      	mov	r5, r0
 80099da:	dc6f      	bgt.n	8009abc <_dtoa_r+0x96c>
 80099dc:	9b07      	ldr	r3, [sp, #28]
 80099de:	2b02      	cmp	r3, #2
 80099e0:	dc49      	bgt.n	8009a76 <_dtoa_r+0x926>
 80099e2:	e06b      	b.n	8009abc <_dtoa_r+0x96c>
 80099e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80099e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80099ea:	e73c      	b.n	8009866 <_dtoa_r+0x716>
 80099ec:	3fe00000 	.word	0x3fe00000
 80099f0:	40240000 	.word	0x40240000
 80099f4:	9b03      	ldr	r3, [sp, #12]
 80099f6:	1e5c      	subs	r4, r3, #1
 80099f8:	9b08      	ldr	r3, [sp, #32]
 80099fa:	42a3      	cmp	r3, r4
 80099fc:	db09      	blt.n	8009a12 <_dtoa_r+0x8c2>
 80099fe:	1b1c      	subs	r4, r3, r4
 8009a00:	9b03      	ldr	r3, [sp, #12]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	f6bf af30 	bge.w	8009868 <_dtoa_r+0x718>
 8009a08:	9b00      	ldr	r3, [sp, #0]
 8009a0a:	9a03      	ldr	r2, [sp, #12]
 8009a0c:	1a9e      	subs	r6, r3, r2
 8009a0e:	2300      	movs	r3, #0
 8009a10:	e72b      	b.n	800986a <_dtoa_r+0x71a>
 8009a12:	9b08      	ldr	r3, [sp, #32]
 8009a14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009a16:	9408      	str	r4, [sp, #32]
 8009a18:	1ae3      	subs	r3, r4, r3
 8009a1a:	441a      	add	r2, r3
 8009a1c:	9e00      	ldr	r6, [sp, #0]
 8009a1e:	9b03      	ldr	r3, [sp, #12]
 8009a20:	920d      	str	r2, [sp, #52]	@ 0x34
 8009a22:	2400      	movs	r4, #0
 8009a24:	e721      	b.n	800986a <_dtoa_r+0x71a>
 8009a26:	9c08      	ldr	r4, [sp, #32]
 8009a28:	9e00      	ldr	r6, [sp, #0]
 8009a2a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009a2c:	e728      	b.n	8009880 <_dtoa_r+0x730>
 8009a2e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009a32:	e751      	b.n	80098d8 <_dtoa_r+0x788>
 8009a34:	9a08      	ldr	r2, [sp, #32]
 8009a36:	9902      	ldr	r1, [sp, #8]
 8009a38:	e750      	b.n	80098dc <_dtoa_r+0x78c>
 8009a3a:	f8cd 8008 	str.w	r8, [sp, #8]
 8009a3e:	e751      	b.n	80098e4 <_dtoa_r+0x794>
 8009a40:	2300      	movs	r3, #0
 8009a42:	e779      	b.n	8009938 <_dtoa_r+0x7e8>
 8009a44:	9b04      	ldr	r3, [sp, #16]
 8009a46:	e777      	b.n	8009938 <_dtoa_r+0x7e8>
 8009a48:	2300      	movs	r3, #0
 8009a4a:	9308      	str	r3, [sp, #32]
 8009a4c:	e779      	b.n	8009942 <_dtoa_r+0x7f2>
 8009a4e:	d093      	beq.n	8009978 <_dtoa_r+0x828>
 8009a50:	9a00      	ldr	r2, [sp, #0]
 8009a52:	331c      	adds	r3, #28
 8009a54:	441a      	add	r2, r3
 8009a56:	9200      	str	r2, [sp, #0]
 8009a58:	9a06      	ldr	r2, [sp, #24]
 8009a5a:	441a      	add	r2, r3
 8009a5c:	441e      	add	r6, r3
 8009a5e:	9206      	str	r2, [sp, #24]
 8009a60:	e78a      	b.n	8009978 <_dtoa_r+0x828>
 8009a62:	4603      	mov	r3, r0
 8009a64:	e7f4      	b.n	8009a50 <_dtoa_r+0x900>
 8009a66:	9b03      	ldr	r3, [sp, #12]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	46b8      	mov	r8, r7
 8009a6c:	dc20      	bgt.n	8009ab0 <_dtoa_r+0x960>
 8009a6e:	469b      	mov	fp, r3
 8009a70:	9b07      	ldr	r3, [sp, #28]
 8009a72:	2b02      	cmp	r3, #2
 8009a74:	dd1e      	ble.n	8009ab4 <_dtoa_r+0x964>
 8009a76:	f1bb 0f00 	cmp.w	fp, #0
 8009a7a:	f47f adb1 	bne.w	80095e0 <_dtoa_r+0x490>
 8009a7e:	4621      	mov	r1, r4
 8009a80:	465b      	mov	r3, fp
 8009a82:	2205      	movs	r2, #5
 8009a84:	4648      	mov	r0, r9
 8009a86:	f000 fa95 	bl	8009fb4 <__multadd>
 8009a8a:	4601      	mov	r1, r0
 8009a8c:	4604      	mov	r4, r0
 8009a8e:	9802      	ldr	r0, [sp, #8]
 8009a90:	f000 fca0 	bl	800a3d4 <__mcmp>
 8009a94:	2800      	cmp	r0, #0
 8009a96:	f77f ada3 	ble.w	80095e0 <_dtoa_r+0x490>
 8009a9a:	4656      	mov	r6, sl
 8009a9c:	2331      	movs	r3, #49	@ 0x31
 8009a9e:	f806 3b01 	strb.w	r3, [r6], #1
 8009aa2:	f108 0801 	add.w	r8, r8, #1
 8009aa6:	e59f      	b.n	80095e8 <_dtoa_r+0x498>
 8009aa8:	9c03      	ldr	r4, [sp, #12]
 8009aaa:	46b8      	mov	r8, r7
 8009aac:	4625      	mov	r5, r4
 8009aae:	e7f4      	b.n	8009a9a <_dtoa_r+0x94a>
 8009ab0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009ab4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	f000 8101 	beq.w	8009cbe <_dtoa_r+0xb6e>
 8009abc:	2e00      	cmp	r6, #0
 8009abe:	dd05      	ble.n	8009acc <_dtoa_r+0x97c>
 8009ac0:	4629      	mov	r1, r5
 8009ac2:	4632      	mov	r2, r6
 8009ac4:	4648      	mov	r0, r9
 8009ac6:	f000 fc19 	bl	800a2fc <__lshift>
 8009aca:	4605      	mov	r5, r0
 8009acc:	9b08      	ldr	r3, [sp, #32]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d05c      	beq.n	8009b8c <_dtoa_r+0xa3c>
 8009ad2:	6869      	ldr	r1, [r5, #4]
 8009ad4:	4648      	mov	r0, r9
 8009ad6:	f000 fa0b 	bl	8009ef0 <_Balloc>
 8009ada:	4606      	mov	r6, r0
 8009adc:	b928      	cbnz	r0, 8009aea <_dtoa_r+0x99a>
 8009ade:	4b82      	ldr	r3, [pc, #520]	@ (8009ce8 <_dtoa_r+0xb98>)
 8009ae0:	4602      	mov	r2, r0
 8009ae2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009ae6:	f7ff bb4a 	b.w	800917e <_dtoa_r+0x2e>
 8009aea:	692a      	ldr	r2, [r5, #16]
 8009aec:	3202      	adds	r2, #2
 8009aee:	0092      	lsls	r2, r2, #2
 8009af0:	f105 010c 	add.w	r1, r5, #12
 8009af4:	300c      	adds	r0, #12
 8009af6:	f000 fe31 	bl	800a75c <memcpy>
 8009afa:	2201      	movs	r2, #1
 8009afc:	4631      	mov	r1, r6
 8009afe:	4648      	mov	r0, r9
 8009b00:	f000 fbfc 	bl	800a2fc <__lshift>
 8009b04:	f10a 0301 	add.w	r3, sl, #1
 8009b08:	9300      	str	r3, [sp, #0]
 8009b0a:	eb0a 030b 	add.w	r3, sl, fp
 8009b0e:	9308      	str	r3, [sp, #32]
 8009b10:	9b04      	ldr	r3, [sp, #16]
 8009b12:	f003 0301 	and.w	r3, r3, #1
 8009b16:	462f      	mov	r7, r5
 8009b18:	9306      	str	r3, [sp, #24]
 8009b1a:	4605      	mov	r5, r0
 8009b1c:	9b00      	ldr	r3, [sp, #0]
 8009b1e:	9802      	ldr	r0, [sp, #8]
 8009b20:	4621      	mov	r1, r4
 8009b22:	f103 3bff 	add.w	fp, r3, #4294967295
 8009b26:	f7ff fa88 	bl	800903a <quorem>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	3330      	adds	r3, #48	@ 0x30
 8009b2e:	9003      	str	r0, [sp, #12]
 8009b30:	4639      	mov	r1, r7
 8009b32:	9802      	ldr	r0, [sp, #8]
 8009b34:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b36:	f000 fc4d 	bl	800a3d4 <__mcmp>
 8009b3a:	462a      	mov	r2, r5
 8009b3c:	9004      	str	r0, [sp, #16]
 8009b3e:	4621      	mov	r1, r4
 8009b40:	4648      	mov	r0, r9
 8009b42:	f000 fc63 	bl	800a40c <__mdiff>
 8009b46:	68c2      	ldr	r2, [r0, #12]
 8009b48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b4a:	4606      	mov	r6, r0
 8009b4c:	bb02      	cbnz	r2, 8009b90 <_dtoa_r+0xa40>
 8009b4e:	4601      	mov	r1, r0
 8009b50:	9802      	ldr	r0, [sp, #8]
 8009b52:	f000 fc3f 	bl	800a3d4 <__mcmp>
 8009b56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b58:	4602      	mov	r2, r0
 8009b5a:	4631      	mov	r1, r6
 8009b5c:	4648      	mov	r0, r9
 8009b5e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009b60:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b62:	f000 fa05 	bl	8009f70 <_Bfree>
 8009b66:	9b07      	ldr	r3, [sp, #28]
 8009b68:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009b6a:	9e00      	ldr	r6, [sp, #0]
 8009b6c:	ea42 0103 	orr.w	r1, r2, r3
 8009b70:	9b06      	ldr	r3, [sp, #24]
 8009b72:	4319      	orrs	r1, r3
 8009b74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b76:	d10d      	bne.n	8009b94 <_dtoa_r+0xa44>
 8009b78:	2b39      	cmp	r3, #57	@ 0x39
 8009b7a:	d027      	beq.n	8009bcc <_dtoa_r+0xa7c>
 8009b7c:	9a04      	ldr	r2, [sp, #16]
 8009b7e:	2a00      	cmp	r2, #0
 8009b80:	dd01      	ble.n	8009b86 <_dtoa_r+0xa36>
 8009b82:	9b03      	ldr	r3, [sp, #12]
 8009b84:	3331      	adds	r3, #49	@ 0x31
 8009b86:	f88b 3000 	strb.w	r3, [fp]
 8009b8a:	e52e      	b.n	80095ea <_dtoa_r+0x49a>
 8009b8c:	4628      	mov	r0, r5
 8009b8e:	e7b9      	b.n	8009b04 <_dtoa_r+0x9b4>
 8009b90:	2201      	movs	r2, #1
 8009b92:	e7e2      	b.n	8009b5a <_dtoa_r+0xa0a>
 8009b94:	9904      	ldr	r1, [sp, #16]
 8009b96:	2900      	cmp	r1, #0
 8009b98:	db04      	blt.n	8009ba4 <_dtoa_r+0xa54>
 8009b9a:	9807      	ldr	r0, [sp, #28]
 8009b9c:	4301      	orrs	r1, r0
 8009b9e:	9806      	ldr	r0, [sp, #24]
 8009ba0:	4301      	orrs	r1, r0
 8009ba2:	d120      	bne.n	8009be6 <_dtoa_r+0xa96>
 8009ba4:	2a00      	cmp	r2, #0
 8009ba6:	ddee      	ble.n	8009b86 <_dtoa_r+0xa36>
 8009ba8:	9902      	ldr	r1, [sp, #8]
 8009baa:	9300      	str	r3, [sp, #0]
 8009bac:	2201      	movs	r2, #1
 8009bae:	4648      	mov	r0, r9
 8009bb0:	f000 fba4 	bl	800a2fc <__lshift>
 8009bb4:	4621      	mov	r1, r4
 8009bb6:	9002      	str	r0, [sp, #8]
 8009bb8:	f000 fc0c 	bl	800a3d4 <__mcmp>
 8009bbc:	2800      	cmp	r0, #0
 8009bbe:	9b00      	ldr	r3, [sp, #0]
 8009bc0:	dc02      	bgt.n	8009bc8 <_dtoa_r+0xa78>
 8009bc2:	d1e0      	bne.n	8009b86 <_dtoa_r+0xa36>
 8009bc4:	07da      	lsls	r2, r3, #31
 8009bc6:	d5de      	bpl.n	8009b86 <_dtoa_r+0xa36>
 8009bc8:	2b39      	cmp	r3, #57	@ 0x39
 8009bca:	d1da      	bne.n	8009b82 <_dtoa_r+0xa32>
 8009bcc:	2339      	movs	r3, #57	@ 0x39
 8009bce:	f88b 3000 	strb.w	r3, [fp]
 8009bd2:	4633      	mov	r3, r6
 8009bd4:	461e      	mov	r6, r3
 8009bd6:	3b01      	subs	r3, #1
 8009bd8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009bdc:	2a39      	cmp	r2, #57	@ 0x39
 8009bde:	d04e      	beq.n	8009c7e <_dtoa_r+0xb2e>
 8009be0:	3201      	adds	r2, #1
 8009be2:	701a      	strb	r2, [r3, #0]
 8009be4:	e501      	b.n	80095ea <_dtoa_r+0x49a>
 8009be6:	2a00      	cmp	r2, #0
 8009be8:	dd03      	ble.n	8009bf2 <_dtoa_r+0xaa2>
 8009bea:	2b39      	cmp	r3, #57	@ 0x39
 8009bec:	d0ee      	beq.n	8009bcc <_dtoa_r+0xa7c>
 8009bee:	3301      	adds	r3, #1
 8009bf0:	e7c9      	b.n	8009b86 <_dtoa_r+0xa36>
 8009bf2:	9a00      	ldr	r2, [sp, #0]
 8009bf4:	9908      	ldr	r1, [sp, #32]
 8009bf6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009bfa:	428a      	cmp	r2, r1
 8009bfc:	d028      	beq.n	8009c50 <_dtoa_r+0xb00>
 8009bfe:	9902      	ldr	r1, [sp, #8]
 8009c00:	2300      	movs	r3, #0
 8009c02:	220a      	movs	r2, #10
 8009c04:	4648      	mov	r0, r9
 8009c06:	f000 f9d5 	bl	8009fb4 <__multadd>
 8009c0a:	42af      	cmp	r7, r5
 8009c0c:	9002      	str	r0, [sp, #8]
 8009c0e:	f04f 0300 	mov.w	r3, #0
 8009c12:	f04f 020a 	mov.w	r2, #10
 8009c16:	4639      	mov	r1, r7
 8009c18:	4648      	mov	r0, r9
 8009c1a:	d107      	bne.n	8009c2c <_dtoa_r+0xadc>
 8009c1c:	f000 f9ca 	bl	8009fb4 <__multadd>
 8009c20:	4607      	mov	r7, r0
 8009c22:	4605      	mov	r5, r0
 8009c24:	9b00      	ldr	r3, [sp, #0]
 8009c26:	3301      	adds	r3, #1
 8009c28:	9300      	str	r3, [sp, #0]
 8009c2a:	e777      	b.n	8009b1c <_dtoa_r+0x9cc>
 8009c2c:	f000 f9c2 	bl	8009fb4 <__multadd>
 8009c30:	4629      	mov	r1, r5
 8009c32:	4607      	mov	r7, r0
 8009c34:	2300      	movs	r3, #0
 8009c36:	220a      	movs	r2, #10
 8009c38:	4648      	mov	r0, r9
 8009c3a:	f000 f9bb 	bl	8009fb4 <__multadd>
 8009c3e:	4605      	mov	r5, r0
 8009c40:	e7f0      	b.n	8009c24 <_dtoa_r+0xad4>
 8009c42:	f1bb 0f00 	cmp.w	fp, #0
 8009c46:	bfcc      	ite	gt
 8009c48:	465e      	movgt	r6, fp
 8009c4a:	2601      	movle	r6, #1
 8009c4c:	4456      	add	r6, sl
 8009c4e:	2700      	movs	r7, #0
 8009c50:	9902      	ldr	r1, [sp, #8]
 8009c52:	9300      	str	r3, [sp, #0]
 8009c54:	2201      	movs	r2, #1
 8009c56:	4648      	mov	r0, r9
 8009c58:	f000 fb50 	bl	800a2fc <__lshift>
 8009c5c:	4621      	mov	r1, r4
 8009c5e:	9002      	str	r0, [sp, #8]
 8009c60:	f000 fbb8 	bl	800a3d4 <__mcmp>
 8009c64:	2800      	cmp	r0, #0
 8009c66:	dcb4      	bgt.n	8009bd2 <_dtoa_r+0xa82>
 8009c68:	d102      	bne.n	8009c70 <_dtoa_r+0xb20>
 8009c6a:	9b00      	ldr	r3, [sp, #0]
 8009c6c:	07db      	lsls	r3, r3, #31
 8009c6e:	d4b0      	bmi.n	8009bd2 <_dtoa_r+0xa82>
 8009c70:	4633      	mov	r3, r6
 8009c72:	461e      	mov	r6, r3
 8009c74:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c78:	2a30      	cmp	r2, #48	@ 0x30
 8009c7a:	d0fa      	beq.n	8009c72 <_dtoa_r+0xb22>
 8009c7c:	e4b5      	b.n	80095ea <_dtoa_r+0x49a>
 8009c7e:	459a      	cmp	sl, r3
 8009c80:	d1a8      	bne.n	8009bd4 <_dtoa_r+0xa84>
 8009c82:	2331      	movs	r3, #49	@ 0x31
 8009c84:	f108 0801 	add.w	r8, r8, #1
 8009c88:	f88a 3000 	strb.w	r3, [sl]
 8009c8c:	e4ad      	b.n	80095ea <_dtoa_r+0x49a>
 8009c8e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009c90:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009cec <_dtoa_r+0xb9c>
 8009c94:	b11b      	cbz	r3, 8009c9e <_dtoa_r+0xb4e>
 8009c96:	f10a 0308 	add.w	r3, sl, #8
 8009c9a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009c9c:	6013      	str	r3, [r2, #0]
 8009c9e:	4650      	mov	r0, sl
 8009ca0:	b017      	add	sp, #92	@ 0x5c
 8009ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ca6:	9b07      	ldr	r3, [sp, #28]
 8009ca8:	2b01      	cmp	r3, #1
 8009caa:	f77f ae2e 	ble.w	800990a <_dtoa_r+0x7ba>
 8009cae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009cb0:	9308      	str	r3, [sp, #32]
 8009cb2:	2001      	movs	r0, #1
 8009cb4:	e64d      	b.n	8009952 <_dtoa_r+0x802>
 8009cb6:	f1bb 0f00 	cmp.w	fp, #0
 8009cba:	f77f aed9 	ble.w	8009a70 <_dtoa_r+0x920>
 8009cbe:	4656      	mov	r6, sl
 8009cc0:	9802      	ldr	r0, [sp, #8]
 8009cc2:	4621      	mov	r1, r4
 8009cc4:	f7ff f9b9 	bl	800903a <quorem>
 8009cc8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009ccc:	f806 3b01 	strb.w	r3, [r6], #1
 8009cd0:	eba6 020a 	sub.w	r2, r6, sl
 8009cd4:	4593      	cmp	fp, r2
 8009cd6:	ddb4      	ble.n	8009c42 <_dtoa_r+0xaf2>
 8009cd8:	9902      	ldr	r1, [sp, #8]
 8009cda:	2300      	movs	r3, #0
 8009cdc:	220a      	movs	r2, #10
 8009cde:	4648      	mov	r0, r9
 8009ce0:	f000 f968 	bl	8009fb4 <__multadd>
 8009ce4:	9002      	str	r0, [sp, #8]
 8009ce6:	e7eb      	b.n	8009cc0 <_dtoa_r+0xb70>
 8009ce8:	0800ae90 	.word	0x0800ae90
 8009cec:	0800ae14 	.word	0x0800ae14

08009cf0 <_free_r>:
 8009cf0:	b538      	push	{r3, r4, r5, lr}
 8009cf2:	4605      	mov	r5, r0
 8009cf4:	2900      	cmp	r1, #0
 8009cf6:	d041      	beq.n	8009d7c <_free_r+0x8c>
 8009cf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cfc:	1f0c      	subs	r4, r1, #4
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	bfb8      	it	lt
 8009d02:	18e4      	addlt	r4, r4, r3
 8009d04:	f000 f8e8 	bl	8009ed8 <__malloc_lock>
 8009d08:	4a1d      	ldr	r2, [pc, #116]	@ (8009d80 <_free_r+0x90>)
 8009d0a:	6813      	ldr	r3, [r2, #0]
 8009d0c:	b933      	cbnz	r3, 8009d1c <_free_r+0x2c>
 8009d0e:	6063      	str	r3, [r4, #4]
 8009d10:	6014      	str	r4, [r2, #0]
 8009d12:	4628      	mov	r0, r5
 8009d14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d18:	f000 b8e4 	b.w	8009ee4 <__malloc_unlock>
 8009d1c:	42a3      	cmp	r3, r4
 8009d1e:	d908      	bls.n	8009d32 <_free_r+0x42>
 8009d20:	6820      	ldr	r0, [r4, #0]
 8009d22:	1821      	adds	r1, r4, r0
 8009d24:	428b      	cmp	r3, r1
 8009d26:	bf01      	itttt	eq
 8009d28:	6819      	ldreq	r1, [r3, #0]
 8009d2a:	685b      	ldreq	r3, [r3, #4]
 8009d2c:	1809      	addeq	r1, r1, r0
 8009d2e:	6021      	streq	r1, [r4, #0]
 8009d30:	e7ed      	b.n	8009d0e <_free_r+0x1e>
 8009d32:	461a      	mov	r2, r3
 8009d34:	685b      	ldr	r3, [r3, #4]
 8009d36:	b10b      	cbz	r3, 8009d3c <_free_r+0x4c>
 8009d38:	42a3      	cmp	r3, r4
 8009d3a:	d9fa      	bls.n	8009d32 <_free_r+0x42>
 8009d3c:	6811      	ldr	r1, [r2, #0]
 8009d3e:	1850      	adds	r0, r2, r1
 8009d40:	42a0      	cmp	r0, r4
 8009d42:	d10b      	bne.n	8009d5c <_free_r+0x6c>
 8009d44:	6820      	ldr	r0, [r4, #0]
 8009d46:	4401      	add	r1, r0
 8009d48:	1850      	adds	r0, r2, r1
 8009d4a:	4283      	cmp	r3, r0
 8009d4c:	6011      	str	r1, [r2, #0]
 8009d4e:	d1e0      	bne.n	8009d12 <_free_r+0x22>
 8009d50:	6818      	ldr	r0, [r3, #0]
 8009d52:	685b      	ldr	r3, [r3, #4]
 8009d54:	6053      	str	r3, [r2, #4]
 8009d56:	4408      	add	r0, r1
 8009d58:	6010      	str	r0, [r2, #0]
 8009d5a:	e7da      	b.n	8009d12 <_free_r+0x22>
 8009d5c:	d902      	bls.n	8009d64 <_free_r+0x74>
 8009d5e:	230c      	movs	r3, #12
 8009d60:	602b      	str	r3, [r5, #0]
 8009d62:	e7d6      	b.n	8009d12 <_free_r+0x22>
 8009d64:	6820      	ldr	r0, [r4, #0]
 8009d66:	1821      	adds	r1, r4, r0
 8009d68:	428b      	cmp	r3, r1
 8009d6a:	bf04      	itt	eq
 8009d6c:	6819      	ldreq	r1, [r3, #0]
 8009d6e:	685b      	ldreq	r3, [r3, #4]
 8009d70:	6063      	str	r3, [r4, #4]
 8009d72:	bf04      	itt	eq
 8009d74:	1809      	addeq	r1, r1, r0
 8009d76:	6021      	streq	r1, [r4, #0]
 8009d78:	6054      	str	r4, [r2, #4]
 8009d7a:	e7ca      	b.n	8009d12 <_free_r+0x22>
 8009d7c:	bd38      	pop	{r3, r4, r5, pc}
 8009d7e:	bf00      	nop
 8009d80:	200005a8 	.word	0x200005a8

08009d84 <malloc>:
 8009d84:	4b02      	ldr	r3, [pc, #8]	@ (8009d90 <malloc+0xc>)
 8009d86:	4601      	mov	r1, r0
 8009d88:	6818      	ldr	r0, [r3, #0]
 8009d8a:	f000 b825 	b.w	8009dd8 <_malloc_r>
 8009d8e:	bf00      	nop
 8009d90:	2000002c 	.word	0x2000002c

08009d94 <sbrk_aligned>:
 8009d94:	b570      	push	{r4, r5, r6, lr}
 8009d96:	4e0f      	ldr	r6, [pc, #60]	@ (8009dd4 <sbrk_aligned+0x40>)
 8009d98:	460c      	mov	r4, r1
 8009d9a:	6831      	ldr	r1, [r6, #0]
 8009d9c:	4605      	mov	r5, r0
 8009d9e:	b911      	cbnz	r1, 8009da6 <sbrk_aligned+0x12>
 8009da0:	f000 fccc 	bl	800a73c <_sbrk_r>
 8009da4:	6030      	str	r0, [r6, #0]
 8009da6:	4621      	mov	r1, r4
 8009da8:	4628      	mov	r0, r5
 8009daa:	f000 fcc7 	bl	800a73c <_sbrk_r>
 8009dae:	1c43      	adds	r3, r0, #1
 8009db0:	d103      	bne.n	8009dba <sbrk_aligned+0x26>
 8009db2:	f04f 34ff 	mov.w	r4, #4294967295
 8009db6:	4620      	mov	r0, r4
 8009db8:	bd70      	pop	{r4, r5, r6, pc}
 8009dba:	1cc4      	adds	r4, r0, #3
 8009dbc:	f024 0403 	bic.w	r4, r4, #3
 8009dc0:	42a0      	cmp	r0, r4
 8009dc2:	d0f8      	beq.n	8009db6 <sbrk_aligned+0x22>
 8009dc4:	1a21      	subs	r1, r4, r0
 8009dc6:	4628      	mov	r0, r5
 8009dc8:	f000 fcb8 	bl	800a73c <_sbrk_r>
 8009dcc:	3001      	adds	r0, #1
 8009dce:	d1f2      	bne.n	8009db6 <sbrk_aligned+0x22>
 8009dd0:	e7ef      	b.n	8009db2 <sbrk_aligned+0x1e>
 8009dd2:	bf00      	nop
 8009dd4:	200005a4 	.word	0x200005a4

08009dd8 <_malloc_r>:
 8009dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ddc:	1ccd      	adds	r5, r1, #3
 8009dde:	f025 0503 	bic.w	r5, r5, #3
 8009de2:	3508      	adds	r5, #8
 8009de4:	2d0c      	cmp	r5, #12
 8009de6:	bf38      	it	cc
 8009de8:	250c      	movcc	r5, #12
 8009dea:	2d00      	cmp	r5, #0
 8009dec:	4606      	mov	r6, r0
 8009dee:	db01      	blt.n	8009df4 <_malloc_r+0x1c>
 8009df0:	42a9      	cmp	r1, r5
 8009df2:	d904      	bls.n	8009dfe <_malloc_r+0x26>
 8009df4:	230c      	movs	r3, #12
 8009df6:	6033      	str	r3, [r6, #0]
 8009df8:	2000      	movs	r0, #0
 8009dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009ed4 <_malloc_r+0xfc>
 8009e02:	f000 f869 	bl	8009ed8 <__malloc_lock>
 8009e06:	f8d8 3000 	ldr.w	r3, [r8]
 8009e0a:	461c      	mov	r4, r3
 8009e0c:	bb44      	cbnz	r4, 8009e60 <_malloc_r+0x88>
 8009e0e:	4629      	mov	r1, r5
 8009e10:	4630      	mov	r0, r6
 8009e12:	f7ff ffbf 	bl	8009d94 <sbrk_aligned>
 8009e16:	1c43      	adds	r3, r0, #1
 8009e18:	4604      	mov	r4, r0
 8009e1a:	d158      	bne.n	8009ece <_malloc_r+0xf6>
 8009e1c:	f8d8 4000 	ldr.w	r4, [r8]
 8009e20:	4627      	mov	r7, r4
 8009e22:	2f00      	cmp	r7, #0
 8009e24:	d143      	bne.n	8009eae <_malloc_r+0xd6>
 8009e26:	2c00      	cmp	r4, #0
 8009e28:	d04b      	beq.n	8009ec2 <_malloc_r+0xea>
 8009e2a:	6823      	ldr	r3, [r4, #0]
 8009e2c:	4639      	mov	r1, r7
 8009e2e:	4630      	mov	r0, r6
 8009e30:	eb04 0903 	add.w	r9, r4, r3
 8009e34:	f000 fc82 	bl	800a73c <_sbrk_r>
 8009e38:	4581      	cmp	r9, r0
 8009e3a:	d142      	bne.n	8009ec2 <_malloc_r+0xea>
 8009e3c:	6821      	ldr	r1, [r4, #0]
 8009e3e:	1a6d      	subs	r5, r5, r1
 8009e40:	4629      	mov	r1, r5
 8009e42:	4630      	mov	r0, r6
 8009e44:	f7ff ffa6 	bl	8009d94 <sbrk_aligned>
 8009e48:	3001      	adds	r0, #1
 8009e4a:	d03a      	beq.n	8009ec2 <_malloc_r+0xea>
 8009e4c:	6823      	ldr	r3, [r4, #0]
 8009e4e:	442b      	add	r3, r5
 8009e50:	6023      	str	r3, [r4, #0]
 8009e52:	f8d8 3000 	ldr.w	r3, [r8]
 8009e56:	685a      	ldr	r2, [r3, #4]
 8009e58:	bb62      	cbnz	r2, 8009eb4 <_malloc_r+0xdc>
 8009e5a:	f8c8 7000 	str.w	r7, [r8]
 8009e5e:	e00f      	b.n	8009e80 <_malloc_r+0xa8>
 8009e60:	6822      	ldr	r2, [r4, #0]
 8009e62:	1b52      	subs	r2, r2, r5
 8009e64:	d420      	bmi.n	8009ea8 <_malloc_r+0xd0>
 8009e66:	2a0b      	cmp	r2, #11
 8009e68:	d917      	bls.n	8009e9a <_malloc_r+0xc2>
 8009e6a:	1961      	adds	r1, r4, r5
 8009e6c:	42a3      	cmp	r3, r4
 8009e6e:	6025      	str	r5, [r4, #0]
 8009e70:	bf18      	it	ne
 8009e72:	6059      	strne	r1, [r3, #4]
 8009e74:	6863      	ldr	r3, [r4, #4]
 8009e76:	bf08      	it	eq
 8009e78:	f8c8 1000 	streq.w	r1, [r8]
 8009e7c:	5162      	str	r2, [r4, r5]
 8009e7e:	604b      	str	r3, [r1, #4]
 8009e80:	4630      	mov	r0, r6
 8009e82:	f000 f82f 	bl	8009ee4 <__malloc_unlock>
 8009e86:	f104 000b 	add.w	r0, r4, #11
 8009e8a:	1d23      	adds	r3, r4, #4
 8009e8c:	f020 0007 	bic.w	r0, r0, #7
 8009e90:	1ac2      	subs	r2, r0, r3
 8009e92:	bf1c      	itt	ne
 8009e94:	1a1b      	subne	r3, r3, r0
 8009e96:	50a3      	strne	r3, [r4, r2]
 8009e98:	e7af      	b.n	8009dfa <_malloc_r+0x22>
 8009e9a:	6862      	ldr	r2, [r4, #4]
 8009e9c:	42a3      	cmp	r3, r4
 8009e9e:	bf0c      	ite	eq
 8009ea0:	f8c8 2000 	streq.w	r2, [r8]
 8009ea4:	605a      	strne	r2, [r3, #4]
 8009ea6:	e7eb      	b.n	8009e80 <_malloc_r+0xa8>
 8009ea8:	4623      	mov	r3, r4
 8009eaa:	6864      	ldr	r4, [r4, #4]
 8009eac:	e7ae      	b.n	8009e0c <_malloc_r+0x34>
 8009eae:	463c      	mov	r4, r7
 8009eb0:	687f      	ldr	r7, [r7, #4]
 8009eb2:	e7b6      	b.n	8009e22 <_malloc_r+0x4a>
 8009eb4:	461a      	mov	r2, r3
 8009eb6:	685b      	ldr	r3, [r3, #4]
 8009eb8:	42a3      	cmp	r3, r4
 8009eba:	d1fb      	bne.n	8009eb4 <_malloc_r+0xdc>
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	6053      	str	r3, [r2, #4]
 8009ec0:	e7de      	b.n	8009e80 <_malloc_r+0xa8>
 8009ec2:	230c      	movs	r3, #12
 8009ec4:	6033      	str	r3, [r6, #0]
 8009ec6:	4630      	mov	r0, r6
 8009ec8:	f000 f80c 	bl	8009ee4 <__malloc_unlock>
 8009ecc:	e794      	b.n	8009df8 <_malloc_r+0x20>
 8009ece:	6005      	str	r5, [r0, #0]
 8009ed0:	e7d6      	b.n	8009e80 <_malloc_r+0xa8>
 8009ed2:	bf00      	nop
 8009ed4:	200005a8 	.word	0x200005a8

08009ed8 <__malloc_lock>:
 8009ed8:	4801      	ldr	r0, [pc, #4]	@ (8009ee0 <__malloc_lock+0x8>)
 8009eda:	f7ff b8ac 	b.w	8009036 <__retarget_lock_acquire_recursive>
 8009ede:	bf00      	nop
 8009ee0:	200005a0 	.word	0x200005a0

08009ee4 <__malloc_unlock>:
 8009ee4:	4801      	ldr	r0, [pc, #4]	@ (8009eec <__malloc_unlock+0x8>)
 8009ee6:	f7ff b8a7 	b.w	8009038 <__retarget_lock_release_recursive>
 8009eea:	bf00      	nop
 8009eec:	200005a0 	.word	0x200005a0

08009ef0 <_Balloc>:
 8009ef0:	b570      	push	{r4, r5, r6, lr}
 8009ef2:	69c6      	ldr	r6, [r0, #28]
 8009ef4:	4604      	mov	r4, r0
 8009ef6:	460d      	mov	r5, r1
 8009ef8:	b976      	cbnz	r6, 8009f18 <_Balloc+0x28>
 8009efa:	2010      	movs	r0, #16
 8009efc:	f7ff ff42 	bl	8009d84 <malloc>
 8009f00:	4602      	mov	r2, r0
 8009f02:	61e0      	str	r0, [r4, #28]
 8009f04:	b920      	cbnz	r0, 8009f10 <_Balloc+0x20>
 8009f06:	4b18      	ldr	r3, [pc, #96]	@ (8009f68 <_Balloc+0x78>)
 8009f08:	4818      	ldr	r0, [pc, #96]	@ (8009f6c <_Balloc+0x7c>)
 8009f0a:	216b      	movs	r1, #107	@ 0x6b
 8009f0c:	f000 fc34 	bl	800a778 <__assert_func>
 8009f10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f14:	6006      	str	r6, [r0, #0]
 8009f16:	60c6      	str	r6, [r0, #12]
 8009f18:	69e6      	ldr	r6, [r4, #28]
 8009f1a:	68f3      	ldr	r3, [r6, #12]
 8009f1c:	b183      	cbz	r3, 8009f40 <_Balloc+0x50>
 8009f1e:	69e3      	ldr	r3, [r4, #28]
 8009f20:	68db      	ldr	r3, [r3, #12]
 8009f22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009f26:	b9b8      	cbnz	r0, 8009f58 <_Balloc+0x68>
 8009f28:	2101      	movs	r1, #1
 8009f2a:	fa01 f605 	lsl.w	r6, r1, r5
 8009f2e:	1d72      	adds	r2, r6, #5
 8009f30:	0092      	lsls	r2, r2, #2
 8009f32:	4620      	mov	r0, r4
 8009f34:	f000 fc3e 	bl	800a7b4 <_calloc_r>
 8009f38:	b160      	cbz	r0, 8009f54 <_Balloc+0x64>
 8009f3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009f3e:	e00e      	b.n	8009f5e <_Balloc+0x6e>
 8009f40:	2221      	movs	r2, #33	@ 0x21
 8009f42:	2104      	movs	r1, #4
 8009f44:	4620      	mov	r0, r4
 8009f46:	f000 fc35 	bl	800a7b4 <_calloc_r>
 8009f4a:	69e3      	ldr	r3, [r4, #28]
 8009f4c:	60f0      	str	r0, [r6, #12]
 8009f4e:	68db      	ldr	r3, [r3, #12]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d1e4      	bne.n	8009f1e <_Balloc+0x2e>
 8009f54:	2000      	movs	r0, #0
 8009f56:	bd70      	pop	{r4, r5, r6, pc}
 8009f58:	6802      	ldr	r2, [r0, #0]
 8009f5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009f5e:	2300      	movs	r3, #0
 8009f60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009f64:	e7f7      	b.n	8009f56 <_Balloc+0x66>
 8009f66:	bf00      	nop
 8009f68:	0800ae21 	.word	0x0800ae21
 8009f6c:	0800aea1 	.word	0x0800aea1

08009f70 <_Bfree>:
 8009f70:	b570      	push	{r4, r5, r6, lr}
 8009f72:	69c6      	ldr	r6, [r0, #28]
 8009f74:	4605      	mov	r5, r0
 8009f76:	460c      	mov	r4, r1
 8009f78:	b976      	cbnz	r6, 8009f98 <_Bfree+0x28>
 8009f7a:	2010      	movs	r0, #16
 8009f7c:	f7ff ff02 	bl	8009d84 <malloc>
 8009f80:	4602      	mov	r2, r0
 8009f82:	61e8      	str	r0, [r5, #28]
 8009f84:	b920      	cbnz	r0, 8009f90 <_Bfree+0x20>
 8009f86:	4b09      	ldr	r3, [pc, #36]	@ (8009fac <_Bfree+0x3c>)
 8009f88:	4809      	ldr	r0, [pc, #36]	@ (8009fb0 <_Bfree+0x40>)
 8009f8a:	218f      	movs	r1, #143	@ 0x8f
 8009f8c:	f000 fbf4 	bl	800a778 <__assert_func>
 8009f90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f94:	6006      	str	r6, [r0, #0]
 8009f96:	60c6      	str	r6, [r0, #12]
 8009f98:	b13c      	cbz	r4, 8009faa <_Bfree+0x3a>
 8009f9a:	69eb      	ldr	r3, [r5, #28]
 8009f9c:	6862      	ldr	r2, [r4, #4]
 8009f9e:	68db      	ldr	r3, [r3, #12]
 8009fa0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009fa4:	6021      	str	r1, [r4, #0]
 8009fa6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009faa:	bd70      	pop	{r4, r5, r6, pc}
 8009fac:	0800ae21 	.word	0x0800ae21
 8009fb0:	0800aea1 	.word	0x0800aea1

08009fb4 <__multadd>:
 8009fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fb8:	690d      	ldr	r5, [r1, #16]
 8009fba:	4607      	mov	r7, r0
 8009fbc:	460c      	mov	r4, r1
 8009fbe:	461e      	mov	r6, r3
 8009fc0:	f101 0c14 	add.w	ip, r1, #20
 8009fc4:	2000      	movs	r0, #0
 8009fc6:	f8dc 3000 	ldr.w	r3, [ip]
 8009fca:	b299      	uxth	r1, r3
 8009fcc:	fb02 6101 	mla	r1, r2, r1, r6
 8009fd0:	0c1e      	lsrs	r6, r3, #16
 8009fd2:	0c0b      	lsrs	r3, r1, #16
 8009fd4:	fb02 3306 	mla	r3, r2, r6, r3
 8009fd8:	b289      	uxth	r1, r1
 8009fda:	3001      	adds	r0, #1
 8009fdc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009fe0:	4285      	cmp	r5, r0
 8009fe2:	f84c 1b04 	str.w	r1, [ip], #4
 8009fe6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009fea:	dcec      	bgt.n	8009fc6 <__multadd+0x12>
 8009fec:	b30e      	cbz	r6, 800a032 <__multadd+0x7e>
 8009fee:	68a3      	ldr	r3, [r4, #8]
 8009ff0:	42ab      	cmp	r3, r5
 8009ff2:	dc19      	bgt.n	800a028 <__multadd+0x74>
 8009ff4:	6861      	ldr	r1, [r4, #4]
 8009ff6:	4638      	mov	r0, r7
 8009ff8:	3101      	adds	r1, #1
 8009ffa:	f7ff ff79 	bl	8009ef0 <_Balloc>
 8009ffe:	4680      	mov	r8, r0
 800a000:	b928      	cbnz	r0, 800a00e <__multadd+0x5a>
 800a002:	4602      	mov	r2, r0
 800a004:	4b0c      	ldr	r3, [pc, #48]	@ (800a038 <__multadd+0x84>)
 800a006:	480d      	ldr	r0, [pc, #52]	@ (800a03c <__multadd+0x88>)
 800a008:	21ba      	movs	r1, #186	@ 0xba
 800a00a:	f000 fbb5 	bl	800a778 <__assert_func>
 800a00e:	6922      	ldr	r2, [r4, #16]
 800a010:	3202      	adds	r2, #2
 800a012:	f104 010c 	add.w	r1, r4, #12
 800a016:	0092      	lsls	r2, r2, #2
 800a018:	300c      	adds	r0, #12
 800a01a:	f000 fb9f 	bl	800a75c <memcpy>
 800a01e:	4621      	mov	r1, r4
 800a020:	4638      	mov	r0, r7
 800a022:	f7ff ffa5 	bl	8009f70 <_Bfree>
 800a026:	4644      	mov	r4, r8
 800a028:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a02c:	3501      	adds	r5, #1
 800a02e:	615e      	str	r6, [r3, #20]
 800a030:	6125      	str	r5, [r4, #16]
 800a032:	4620      	mov	r0, r4
 800a034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a038:	0800ae90 	.word	0x0800ae90
 800a03c:	0800aea1 	.word	0x0800aea1

0800a040 <__hi0bits>:
 800a040:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a044:	4603      	mov	r3, r0
 800a046:	bf36      	itet	cc
 800a048:	0403      	lslcc	r3, r0, #16
 800a04a:	2000      	movcs	r0, #0
 800a04c:	2010      	movcc	r0, #16
 800a04e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a052:	bf3c      	itt	cc
 800a054:	021b      	lslcc	r3, r3, #8
 800a056:	3008      	addcc	r0, #8
 800a058:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a05c:	bf3c      	itt	cc
 800a05e:	011b      	lslcc	r3, r3, #4
 800a060:	3004      	addcc	r0, #4
 800a062:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a066:	bf3c      	itt	cc
 800a068:	009b      	lslcc	r3, r3, #2
 800a06a:	3002      	addcc	r0, #2
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	db05      	blt.n	800a07c <__hi0bits+0x3c>
 800a070:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a074:	f100 0001 	add.w	r0, r0, #1
 800a078:	bf08      	it	eq
 800a07a:	2020      	moveq	r0, #32
 800a07c:	4770      	bx	lr

0800a07e <__lo0bits>:
 800a07e:	6803      	ldr	r3, [r0, #0]
 800a080:	4602      	mov	r2, r0
 800a082:	f013 0007 	ands.w	r0, r3, #7
 800a086:	d00b      	beq.n	800a0a0 <__lo0bits+0x22>
 800a088:	07d9      	lsls	r1, r3, #31
 800a08a:	d421      	bmi.n	800a0d0 <__lo0bits+0x52>
 800a08c:	0798      	lsls	r0, r3, #30
 800a08e:	bf49      	itett	mi
 800a090:	085b      	lsrmi	r3, r3, #1
 800a092:	089b      	lsrpl	r3, r3, #2
 800a094:	2001      	movmi	r0, #1
 800a096:	6013      	strmi	r3, [r2, #0]
 800a098:	bf5c      	itt	pl
 800a09a:	6013      	strpl	r3, [r2, #0]
 800a09c:	2002      	movpl	r0, #2
 800a09e:	4770      	bx	lr
 800a0a0:	b299      	uxth	r1, r3
 800a0a2:	b909      	cbnz	r1, 800a0a8 <__lo0bits+0x2a>
 800a0a4:	0c1b      	lsrs	r3, r3, #16
 800a0a6:	2010      	movs	r0, #16
 800a0a8:	b2d9      	uxtb	r1, r3
 800a0aa:	b909      	cbnz	r1, 800a0b0 <__lo0bits+0x32>
 800a0ac:	3008      	adds	r0, #8
 800a0ae:	0a1b      	lsrs	r3, r3, #8
 800a0b0:	0719      	lsls	r1, r3, #28
 800a0b2:	bf04      	itt	eq
 800a0b4:	091b      	lsreq	r3, r3, #4
 800a0b6:	3004      	addeq	r0, #4
 800a0b8:	0799      	lsls	r1, r3, #30
 800a0ba:	bf04      	itt	eq
 800a0bc:	089b      	lsreq	r3, r3, #2
 800a0be:	3002      	addeq	r0, #2
 800a0c0:	07d9      	lsls	r1, r3, #31
 800a0c2:	d403      	bmi.n	800a0cc <__lo0bits+0x4e>
 800a0c4:	085b      	lsrs	r3, r3, #1
 800a0c6:	f100 0001 	add.w	r0, r0, #1
 800a0ca:	d003      	beq.n	800a0d4 <__lo0bits+0x56>
 800a0cc:	6013      	str	r3, [r2, #0]
 800a0ce:	4770      	bx	lr
 800a0d0:	2000      	movs	r0, #0
 800a0d2:	4770      	bx	lr
 800a0d4:	2020      	movs	r0, #32
 800a0d6:	4770      	bx	lr

0800a0d8 <__i2b>:
 800a0d8:	b510      	push	{r4, lr}
 800a0da:	460c      	mov	r4, r1
 800a0dc:	2101      	movs	r1, #1
 800a0de:	f7ff ff07 	bl	8009ef0 <_Balloc>
 800a0e2:	4602      	mov	r2, r0
 800a0e4:	b928      	cbnz	r0, 800a0f2 <__i2b+0x1a>
 800a0e6:	4b05      	ldr	r3, [pc, #20]	@ (800a0fc <__i2b+0x24>)
 800a0e8:	4805      	ldr	r0, [pc, #20]	@ (800a100 <__i2b+0x28>)
 800a0ea:	f240 1145 	movw	r1, #325	@ 0x145
 800a0ee:	f000 fb43 	bl	800a778 <__assert_func>
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	6144      	str	r4, [r0, #20]
 800a0f6:	6103      	str	r3, [r0, #16]
 800a0f8:	bd10      	pop	{r4, pc}
 800a0fa:	bf00      	nop
 800a0fc:	0800ae90 	.word	0x0800ae90
 800a100:	0800aea1 	.word	0x0800aea1

0800a104 <__multiply>:
 800a104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a108:	4617      	mov	r7, r2
 800a10a:	690a      	ldr	r2, [r1, #16]
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	429a      	cmp	r2, r3
 800a110:	bfa8      	it	ge
 800a112:	463b      	movge	r3, r7
 800a114:	4689      	mov	r9, r1
 800a116:	bfa4      	itt	ge
 800a118:	460f      	movge	r7, r1
 800a11a:	4699      	movge	r9, r3
 800a11c:	693d      	ldr	r5, [r7, #16]
 800a11e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a122:	68bb      	ldr	r3, [r7, #8]
 800a124:	6879      	ldr	r1, [r7, #4]
 800a126:	eb05 060a 	add.w	r6, r5, sl
 800a12a:	42b3      	cmp	r3, r6
 800a12c:	b085      	sub	sp, #20
 800a12e:	bfb8      	it	lt
 800a130:	3101      	addlt	r1, #1
 800a132:	f7ff fedd 	bl	8009ef0 <_Balloc>
 800a136:	b930      	cbnz	r0, 800a146 <__multiply+0x42>
 800a138:	4602      	mov	r2, r0
 800a13a:	4b41      	ldr	r3, [pc, #260]	@ (800a240 <__multiply+0x13c>)
 800a13c:	4841      	ldr	r0, [pc, #260]	@ (800a244 <__multiply+0x140>)
 800a13e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a142:	f000 fb19 	bl	800a778 <__assert_func>
 800a146:	f100 0414 	add.w	r4, r0, #20
 800a14a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a14e:	4623      	mov	r3, r4
 800a150:	2200      	movs	r2, #0
 800a152:	4573      	cmp	r3, lr
 800a154:	d320      	bcc.n	800a198 <__multiply+0x94>
 800a156:	f107 0814 	add.w	r8, r7, #20
 800a15a:	f109 0114 	add.w	r1, r9, #20
 800a15e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a162:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a166:	9302      	str	r3, [sp, #8]
 800a168:	1beb      	subs	r3, r5, r7
 800a16a:	3b15      	subs	r3, #21
 800a16c:	f023 0303 	bic.w	r3, r3, #3
 800a170:	3304      	adds	r3, #4
 800a172:	3715      	adds	r7, #21
 800a174:	42bd      	cmp	r5, r7
 800a176:	bf38      	it	cc
 800a178:	2304      	movcc	r3, #4
 800a17a:	9301      	str	r3, [sp, #4]
 800a17c:	9b02      	ldr	r3, [sp, #8]
 800a17e:	9103      	str	r1, [sp, #12]
 800a180:	428b      	cmp	r3, r1
 800a182:	d80c      	bhi.n	800a19e <__multiply+0x9a>
 800a184:	2e00      	cmp	r6, #0
 800a186:	dd03      	ble.n	800a190 <__multiply+0x8c>
 800a188:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d055      	beq.n	800a23c <__multiply+0x138>
 800a190:	6106      	str	r6, [r0, #16]
 800a192:	b005      	add	sp, #20
 800a194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a198:	f843 2b04 	str.w	r2, [r3], #4
 800a19c:	e7d9      	b.n	800a152 <__multiply+0x4e>
 800a19e:	f8b1 a000 	ldrh.w	sl, [r1]
 800a1a2:	f1ba 0f00 	cmp.w	sl, #0
 800a1a6:	d01f      	beq.n	800a1e8 <__multiply+0xe4>
 800a1a8:	46c4      	mov	ip, r8
 800a1aa:	46a1      	mov	r9, r4
 800a1ac:	2700      	movs	r7, #0
 800a1ae:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a1b2:	f8d9 3000 	ldr.w	r3, [r9]
 800a1b6:	fa1f fb82 	uxth.w	fp, r2
 800a1ba:	b29b      	uxth	r3, r3
 800a1bc:	fb0a 330b 	mla	r3, sl, fp, r3
 800a1c0:	443b      	add	r3, r7
 800a1c2:	f8d9 7000 	ldr.w	r7, [r9]
 800a1c6:	0c12      	lsrs	r2, r2, #16
 800a1c8:	0c3f      	lsrs	r7, r7, #16
 800a1ca:	fb0a 7202 	mla	r2, sl, r2, r7
 800a1ce:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a1d2:	b29b      	uxth	r3, r3
 800a1d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1d8:	4565      	cmp	r5, ip
 800a1da:	f849 3b04 	str.w	r3, [r9], #4
 800a1de:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a1e2:	d8e4      	bhi.n	800a1ae <__multiply+0xaa>
 800a1e4:	9b01      	ldr	r3, [sp, #4]
 800a1e6:	50e7      	str	r7, [r4, r3]
 800a1e8:	9b03      	ldr	r3, [sp, #12]
 800a1ea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a1ee:	3104      	adds	r1, #4
 800a1f0:	f1b9 0f00 	cmp.w	r9, #0
 800a1f4:	d020      	beq.n	800a238 <__multiply+0x134>
 800a1f6:	6823      	ldr	r3, [r4, #0]
 800a1f8:	4647      	mov	r7, r8
 800a1fa:	46a4      	mov	ip, r4
 800a1fc:	f04f 0a00 	mov.w	sl, #0
 800a200:	f8b7 b000 	ldrh.w	fp, [r7]
 800a204:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a208:	fb09 220b 	mla	r2, r9, fp, r2
 800a20c:	4452      	add	r2, sl
 800a20e:	b29b      	uxth	r3, r3
 800a210:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a214:	f84c 3b04 	str.w	r3, [ip], #4
 800a218:	f857 3b04 	ldr.w	r3, [r7], #4
 800a21c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a220:	f8bc 3000 	ldrh.w	r3, [ip]
 800a224:	fb09 330a 	mla	r3, r9, sl, r3
 800a228:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a22c:	42bd      	cmp	r5, r7
 800a22e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a232:	d8e5      	bhi.n	800a200 <__multiply+0xfc>
 800a234:	9a01      	ldr	r2, [sp, #4]
 800a236:	50a3      	str	r3, [r4, r2]
 800a238:	3404      	adds	r4, #4
 800a23a:	e79f      	b.n	800a17c <__multiply+0x78>
 800a23c:	3e01      	subs	r6, #1
 800a23e:	e7a1      	b.n	800a184 <__multiply+0x80>
 800a240:	0800ae90 	.word	0x0800ae90
 800a244:	0800aea1 	.word	0x0800aea1

0800a248 <__pow5mult>:
 800a248:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a24c:	4615      	mov	r5, r2
 800a24e:	f012 0203 	ands.w	r2, r2, #3
 800a252:	4607      	mov	r7, r0
 800a254:	460e      	mov	r6, r1
 800a256:	d007      	beq.n	800a268 <__pow5mult+0x20>
 800a258:	4c25      	ldr	r4, [pc, #148]	@ (800a2f0 <__pow5mult+0xa8>)
 800a25a:	3a01      	subs	r2, #1
 800a25c:	2300      	movs	r3, #0
 800a25e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a262:	f7ff fea7 	bl	8009fb4 <__multadd>
 800a266:	4606      	mov	r6, r0
 800a268:	10ad      	asrs	r5, r5, #2
 800a26a:	d03d      	beq.n	800a2e8 <__pow5mult+0xa0>
 800a26c:	69fc      	ldr	r4, [r7, #28]
 800a26e:	b97c      	cbnz	r4, 800a290 <__pow5mult+0x48>
 800a270:	2010      	movs	r0, #16
 800a272:	f7ff fd87 	bl	8009d84 <malloc>
 800a276:	4602      	mov	r2, r0
 800a278:	61f8      	str	r0, [r7, #28]
 800a27a:	b928      	cbnz	r0, 800a288 <__pow5mult+0x40>
 800a27c:	4b1d      	ldr	r3, [pc, #116]	@ (800a2f4 <__pow5mult+0xac>)
 800a27e:	481e      	ldr	r0, [pc, #120]	@ (800a2f8 <__pow5mult+0xb0>)
 800a280:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a284:	f000 fa78 	bl	800a778 <__assert_func>
 800a288:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a28c:	6004      	str	r4, [r0, #0]
 800a28e:	60c4      	str	r4, [r0, #12]
 800a290:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a294:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a298:	b94c      	cbnz	r4, 800a2ae <__pow5mult+0x66>
 800a29a:	f240 2171 	movw	r1, #625	@ 0x271
 800a29e:	4638      	mov	r0, r7
 800a2a0:	f7ff ff1a 	bl	800a0d8 <__i2b>
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a2aa:	4604      	mov	r4, r0
 800a2ac:	6003      	str	r3, [r0, #0]
 800a2ae:	f04f 0900 	mov.w	r9, #0
 800a2b2:	07eb      	lsls	r3, r5, #31
 800a2b4:	d50a      	bpl.n	800a2cc <__pow5mult+0x84>
 800a2b6:	4631      	mov	r1, r6
 800a2b8:	4622      	mov	r2, r4
 800a2ba:	4638      	mov	r0, r7
 800a2bc:	f7ff ff22 	bl	800a104 <__multiply>
 800a2c0:	4631      	mov	r1, r6
 800a2c2:	4680      	mov	r8, r0
 800a2c4:	4638      	mov	r0, r7
 800a2c6:	f7ff fe53 	bl	8009f70 <_Bfree>
 800a2ca:	4646      	mov	r6, r8
 800a2cc:	106d      	asrs	r5, r5, #1
 800a2ce:	d00b      	beq.n	800a2e8 <__pow5mult+0xa0>
 800a2d0:	6820      	ldr	r0, [r4, #0]
 800a2d2:	b938      	cbnz	r0, 800a2e4 <__pow5mult+0x9c>
 800a2d4:	4622      	mov	r2, r4
 800a2d6:	4621      	mov	r1, r4
 800a2d8:	4638      	mov	r0, r7
 800a2da:	f7ff ff13 	bl	800a104 <__multiply>
 800a2de:	6020      	str	r0, [r4, #0]
 800a2e0:	f8c0 9000 	str.w	r9, [r0]
 800a2e4:	4604      	mov	r4, r0
 800a2e6:	e7e4      	b.n	800a2b2 <__pow5mult+0x6a>
 800a2e8:	4630      	mov	r0, r6
 800a2ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2ee:	bf00      	nop
 800a2f0:	0800af54 	.word	0x0800af54
 800a2f4:	0800ae21 	.word	0x0800ae21
 800a2f8:	0800aea1 	.word	0x0800aea1

0800a2fc <__lshift>:
 800a2fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a300:	460c      	mov	r4, r1
 800a302:	6849      	ldr	r1, [r1, #4]
 800a304:	6923      	ldr	r3, [r4, #16]
 800a306:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a30a:	68a3      	ldr	r3, [r4, #8]
 800a30c:	4607      	mov	r7, r0
 800a30e:	4691      	mov	r9, r2
 800a310:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a314:	f108 0601 	add.w	r6, r8, #1
 800a318:	42b3      	cmp	r3, r6
 800a31a:	db0b      	blt.n	800a334 <__lshift+0x38>
 800a31c:	4638      	mov	r0, r7
 800a31e:	f7ff fde7 	bl	8009ef0 <_Balloc>
 800a322:	4605      	mov	r5, r0
 800a324:	b948      	cbnz	r0, 800a33a <__lshift+0x3e>
 800a326:	4602      	mov	r2, r0
 800a328:	4b28      	ldr	r3, [pc, #160]	@ (800a3cc <__lshift+0xd0>)
 800a32a:	4829      	ldr	r0, [pc, #164]	@ (800a3d0 <__lshift+0xd4>)
 800a32c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a330:	f000 fa22 	bl	800a778 <__assert_func>
 800a334:	3101      	adds	r1, #1
 800a336:	005b      	lsls	r3, r3, #1
 800a338:	e7ee      	b.n	800a318 <__lshift+0x1c>
 800a33a:	2300      	movs	r3, #0
 800a33c:	f100 0114 	add.w	r1, r0, #20
 800a340:	f100 0210 	add.w	r2, r0, #16
 800a344:	4618      	mov	r0, r3
 800a346:	4553      	cmp	r3, sl
 800a348:	db33      	blt.n	800a3b2 <__lshift+0xb6>
 800a34a:	6920      	ldr	r0, [r4, #16]
 800a34c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a350:	f104 0314 	add.w	r3, r4, #20
 800a354:	f019 091f 	ands.w	r9, r9, #31
 800a358:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a35c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a360:	d02b      	beq.n	800a3ba <__lshift+0xbe>
 800a362:	f1c9 0e20 	rsb	lr, r9, #32
 800a366:	468a      	mov	sl, r1
 800a368:	2200      	movs	r2, #0
 800a36a:	6818      	ldr	r0, [r3, #0]
 800a36c:	fa00 f009 	lsl.w	r0, r0, r9
 800a370:	4310      	orrs	r0, r2
 800a372:	f84a 0b04 	str.w	r0, [sl], #4
 800a376:	f853 2b04 	ldr.w	r2, [r3], #4
 800a37a:	459c      	cmp	ip, r3
 800a37c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a380:	d8f3      	bhi.n	800a36a <__lshift+0x6e>
 800a382:	ebac 0304 	sub.w	r3, ip, r4
 800a386:	3b15      	subs	r3, #21
 800a388:	f023 0303 	bic.w	r3, r3, #3
 800a38c:	3304      	adds	r3, #4
 800a38e:	f104 0015 	add.w	r0, r4, #21
 800a392:	4560      	cmp	r0, ip
 800a394:	bf88      	it	hi
 800a396:	2304      	movhi	r3, #4
 800a398:	50ca      	str	r2, [r1, r3]
 800a39a:	b10a      	cbz	r2, 800a3a0 <__lshift+0xa4>
 800a39c:	f108 0602 	add.w	r6, r8, #2
 800a3a0:	3e01      	subs	r6, #1
 800a3a2:	4638      	mov	r0, r7
 800a3a4:	612e      	str	r6, [r5, #16]
 800a3a6:	4621      	mov	r1, r4
 800a3a8:	f7ff fde2 	bl	8009f70 <_Bfree>
 800a3ac:	4628      	mov	r0, r5
 800a3ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3b2:	f842 0f04 	str.w	r0, [r2, #4]!
 800a3b6:	3301      	adds	r3, #1
 800a3b8:	e7c5      	b.n	800a346 <__lshift+0x4a>
 800a3ba:	3904      	subs	r1, #4
 800a3bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3c0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a3c4:	459c      	cmp	ip, r3
 800a3c6:	d8f9      	bhi.n	800a3bc <__lshift+0xc0>
 800a3c8:	e7ea      	b.n	800a3a0 <__lshift+0xa4>
 800a3ca:	bf00      	nop
 800a3cc:	0800ae90 	.word	0x0800ae90
 800a3d0:	0800aea1 	.word	0x0800aea1

0800a3d4 <__mcmp>:
 800a3d4:	690a      	ldr	r2, [r1, #16]
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	6900      	ldr	r0, [r0, #16]
 800a3da:	1a80      	subs	r0, r0, r2
 800a3dc:	b530      	push	{r4, r5, lr}
 800a3de:	d10e      	bne.n	800a3fe <__mcmp+0x2a>
 800a3e0:	3314      	adds	r3, #20
 800a3e2:	3114      	adds	r1, #20
 800a3e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a3e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a3ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a3f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a3f4:	4295      	cmp	r5, r2
 800a3f6:	d003      	beq.n	800a400 <__mcmp+0x2c>
 800a3f8:	d205      	bcs.n	800a406 <__mcmp+0x32>
 800a3fa:	f04f 30ff 	mov.w	r0, #4294967295
 800a3fe:	bd30      	pop	{r4, r5, pc}
 800a400:	42a3      	cmp	r3, r4
 800a402:	d3f3      	bcc.n	800a3ec <__mcmp+0x18>
 800a404:	e7fb      	b.n	800a3fe <__mcmp+0x2a>
 800a406:	2001      	movs	r0, #1
 800a408:	e7f9      	b.n	800a3fe <__mcmp+0x2a>
	...

0800a40c <__mdiff>:
 800a40c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a410:	4689      	mov	r9, r1
 800a412:	4606      	mov	r6, r0
 800a414:	4611      	mov	r1, r2
 800a416:	4648      	mov	r0, r9
 800a418:	4614      	mov	r4, r2
 800a41a:	f7ff ffdb 	bl	800a3d4 <__mcmp>
 800a41e:	1e05      	subs	r5, r0, #0
 800a420:	d112      	bne.n	800a448 <__mdiff+0x3c>
 800a422:	4629      	mov	r1, r5
 800a424:	4630      	mov	r0, r6
 800a426:	f7ff fd63 	bl	8009ef0 <_Balloc>
 800a42a:	4602      	mov	r2, r0
 800a42c:	b928      	cbnz	r0, 800a43a <__mdiff+0x2e>
 800a42e:	4b3f      	ldr	r3, [pc, #252]	@ (800a52c <__mdiff+0x120>)
 800a430:	f240 2137 	movw	r1, #567	@ 0x237
 800a434:	483e      	ldr	r0, [pc, #248]	@ (800a530 <__mdiff+0x124>)
 800a436:	f000 f99f 	bl	800a778 <__assert_func>
 800a43a:	2301      	movs	r3, #1
 800a43c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a440:	4610      	mov	r0, r2
 800a442:	b003      	add	sp, #12
 800a444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a448:	bfbc      	itt	lt
 800a44a:	464b      	movlt	r3, r9
 800a44c:	46a1      	movlt	r9, r4
 800a44e:	4630      	mov	r0, r6
 800a450:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a454:	bfba      	itte	lt
 800a456:	461c      	movlt	r4, r3
 800a458:	2501      	movlt	r5, #1
 800a45a:	2500      	movge	r5, #0
 800a45c:	f7ff fd48 	bl	8009ef0 <_Balloc>
 800a460:	4602      	mov	r2, r0
 800a462:	b918      	cbnz	r0, 800a46c <__mdiff+0x60>
 800a464:	4b31      	ldr	r3, [pc, #196]	@ (800a52c <__mdiff+0x120>)
 800a466:	f240 2145 	movw	r1, #581	@ 0x245
 800a46a:	e7e3      	b.n	800a434 <__mdiff+0x28>
 800a46c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a470:	6926      	ldr	r6, [r4, #16]
 800a472:	60c5      	str	r5, [r0, #12]
 800a474:	f109 0310 	add.w	r3, r9, #16
 800a478:	f109 0514 	add.w	r5, r9, #20
 800a47c:	f104 0e14 	add.w	lr, r4, #20
 800a480:	f100 0b14 	add.w	fp, r0, #20
 800a484:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a488:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a48c:	9301      	str	r3, [sp, #4]
 800a48e:	46d9      	mov	r9, fp
 800a490:	f04f 0c00 	mov.w	ip, #0
 800a494:	9b01      	ldr	r3, [sp, #4]
 800a496:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a49a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a49e:	9301      	str	r3, [sp, #4]
 800a4a0:	fa1f f38a 	uxth.w	r3, sl
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	b283      	uxth	r3, r0
 800a4a8:	1acb      	subs	r3, r1, r3
 800a4aa:	0c00      	lsrs	r0, r0, #16
 800a4ac:	4463      	add	r3, ip
 800a4ae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a4b2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a4b6:	b29b      	uxth	r3, r3
 800a4b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a4bc:	4576      	cmp	r6, lr
 800a4be:	f849 3b04 	str.w	r3, [r9], #4
 800a4c2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a4c6:	d8e5      	bhi.n	800a494 <__mdiff+0x88>
 800a4c8:	1b33      	subs	r3, r6, r4
 800a4ca:	3b15      	subs	r3, #21
 800a4cc:	f023 0303 	bic.w	r3, r3, #3
 800a4d0:	3415      	adds	r4, #21
 800a4d2:	3304      	adds	r3, #4
 800a4d4:	42a6      	cmp	r6, r4
 800a4d6:	bf38      	it	cc
 800a4d8:	2304      	movcc	r3, #4
 800a4da:	441d      	add	r5, r3
 800a4dc:	445b      	add	r3, fp
 800a4de:	461e      	mov	r6, r3
 800a4e0:	462c      	mov	r4, r5
 800a4e2:	4544      	cmp	r4, r8
 800a4e4:	d30e      	bcc.n	800a504 <__mdiff+0xf8>
 800a4e6:	f108 0103 	add.w	r1, r8, #3
 800a4ea:	1b49      	subs	r1, r1, r5
 800a4ec:	f021 0103 	bic.w	r1, r1, #3
 800a4f0:	3d03      	subs	r5, #3
 800a4f2:	45a8      	cmp	r8, r5
 800a4f4:	bf38      	it	cc
 800a4f6:	2100      	movcc	r1, #0
 800a4f8:	440b      	add	r3, r1
 800a4fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a4fe:	b191      	cbz	r1, 800a526 <__mdiff+0x11a>
 800a500:	6117      	str	r7, [r2, #16]
 800a502:	e79d      	b.n	800a440 <__mdiff+0x34>
 800a504:	f854 1b04 	ldr.w	r1, [r4], #4
 800a508:	46e6      	mov	lr, ip
 800a50a:	0c08      	lsrs	r0, r1, #16
 800a50c:	fa1c fc81 	uxtah	ip, ip, r1
 800a510:	4471      	add	r1, lr
 800a512:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a516:	b289      	uxth	r1, r1
 800a518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a51c:	f846 1b04 	str.w	r1, [r6], #4
 800a520:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a524:	e7dd      	b.n	800a4e2 <__mdiff+0xd6>
 800a526:	3f01      	subs	r7, #1
 800a528:	e7e7      	b.n	800a4fa <__mdiff+0xee>
 800a52a:	bf00      	nop
 800a52c:	0800ae90 	.word	0x0800ae90
 800a530:	0800aea1 	.word	0x0800aea1

0800a534 <__d2b>:
 800a534:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a538:	460f      	mov	r7, r1
 800a53a:	2101      	movs	r1, #1
 800a53c:	ec59 8b10 	vmov	r8, r9, d0
 800a540:	4616      	mov	r6, r2
 800a542:	f7ff fcd5 	bl	8009ef0 <_Balloc>
 800a546:	4604      	mov	r4, r0
 800a548:	b930      	cbnz	r0, 800a558 <__d2b+0x24>
 800a54a:	4602      	mov	r2, r0
 800a54c:	4b23      	ldr	r3, [pc, #140]	@ (800a5dc <__d2b+0xa8>)
 800a54e:	4824      	ldr	r0, [pc, #144]	@ (800a5e0 <__d2b+0xac>)
 800a550:	f240 310f 	movw	r1, #783	@ 0x30f
 800a554:	f000 f910 	bl	800a778 <__assert_func>
 800a558:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a55c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a560:	b10d      	cbz	r5, 800a566 <__d2b+0x32>
 800a562:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a566:	9301      	str	r3, [sp, #4]
 800a568:	f1b8 0300 	subs.w	r3, r8, #0
 800a56c:	d023      	beq.n	800a5b6 <__d2b+0x82>
 800a56e:	4668      	mov	r0, sp
 800a570:	9300      	str	r3, [sp, #0]
 800a572:	f7ff fd84 	bl	800a07e <__lo0bits>
 800a576:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a57a:	b1d0      	cbz	r0, 800a5b2 <__d2b+0x7e>
 800a57c:	f1c0 0320 	rsb	r3, r0, #32
 800a580:	fa02 f303 	lsl.w	r3, r2, r3
 800a584:	430b      	orrs	r3, r1
 800a586:	40c2      	lsrs	r2, r0
 800a588:	6163      	str	r3, [r4, #20]
 800a58a:	9201      	str	r2, [sp, #4]
 800a58c:	9b01      	ldr	r3, [sp, #4]
 800a58e:	61a3      	str	r3, [r4, #24]
 800a590:	2b00      	cmp	r3, #0
 800a592:	bf0c      	ite	eq
 800a594:	2201      	moveq	r2, #1
 800a596:	2202      	movne	r2, #2
 800a598:	6122      	str	r2, [r4, #16]
 800a59a:	b1a5      	cbz	r5, 800a5c6 <__d2b+0x92>
 800a59c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a5a0:	4405      	add	r5, r0
 800a5a2:	603d      	str	r5, [r7, #0]
 800a5a4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a5a8:	6030      	str	r0, [r6, #0]
 800a5aa:	4620      	mov	r0, r4
 800a5ac:	b003      	add	sp, #12
 800a5ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5b2:	6161      	str	r1, [r4, #20]
 800a5b4:	e7ea      	b.n	800a58c <__d2b+0x58>
 800a5b6:	a801      	add	r0, sp, #4
 800a5b8:	f7ff fd61 	bl	800a07e <__lo0bits>
 800a5bc:	9b01      	ldr	r3, [sp, #4]
 800a5be:	6163      	str	r3, [r4, #20]
 800a5c0:	3020      	adds	r0, #32
 800a5c2:	2201      	movs	r2, #1
 800a5c4:	e7e8      	b.n	800a598 <__d2b+0x64>
 800a5c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a5ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a5ce:	6038      	str	r0, [r7, #0]
 800a5d0:	6918      	ldr	r0, [r3, #16]
 800a5d2:	f7ff fd35 	bl	800a040 <__hi0bits>
 800a5d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a5da:	e7e5      	b.n	800a5a8 <__d2b+0x74>
 800a5dc:	0800ae90 	.word	0x0800ae90
 800a5e0:	0800aea1 	.word	0x0800aea1

0800a5e4 <__sflush_r>:
 800a5e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a5e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5ec:	0716      	lsls	r6, r2, #28
 800a5ee:	4605      	mov	r5, r0
 800a5f0:	460c      	mov	r4, r1
 800a5f2:	d454      	bmi.n	800a69e <__sflush_r+0xba>
 800a5f4:	684b      	ldr	r3, [r1, #4]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	dc02      	bgt.n	800a600 <__sflush_r+0x1c>
 800a5fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	dd48      	ble.n	800a692 <__sflush_r+0xae>
 800a600:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a602:	2e00      	cmp	r6, #0
 800a604:	d045      	beq.n	800a692 <__sflush_r+0xae>
 800a606:	2300      	movs	r3, #0
 800a608:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a60c:	682f      	ldr	r7, [r5, #0]
 800a60e:	6a21      	ldr	r1, [r4, #32]
 800a610:	602b      	str	r3, [r5, #0]
 800a612:	d030      	beq.n	800a676 <__sflush_r+0x92>
 800a614:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a616:	89a3      	ldrh	r3, [r4, #12]
 800a618:	0759      	lsls	r1, r3, #29
 800a61a:	d505      	bpl.n	800a628 <__sflush_r+0x44>
 800a61c:	6863      	ldr	r3, [r4, #4]
 800a61e:	1ad2      	subs	r2, r2, r3
 800a620:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a622:	b10b      	cbz	r3, 800a628 <__sflush_r+0x44>
 800a624:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a626:	1ad2      	subs	r2, r2, r3
 800a628:	2300      	movs	r3, #0
 800a62a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a62c:	6a21      	ldr	r1, [r4, #32]
 800a62e:	4628      	mov	r0, r5
 800a630:	47b0      	blx	r6
 800a632:	1c43      	adds	r3, r0, #1
 800a634:	89a3      	ldrh	r3, [r4, #12]
 800a636:	d106      	bne.n	800a646 <__sflush_r+0x62>
 800a638:	6829      	ldr	r1, [r5, #0]
 800a63a:	291d      	cmp	r1, #29
 800a63c:	d82b      	bhi.n	800a696 <__sflush_r+0xb2>
 800a63e:	4a2a      	ldr	r2, [pc, #168]	@ (800a6e8 <__sflush_r+0x104>)
 800a640:	40ca      	lsrs	r2, r1
 800a642:	07d6      	lsls	r6, r2, #31
 800a644:	d527      	bpl.n	800a696 <__sflush_r+0xb2>
 800a646:	2200      	movs	r2, #0
 800a648:	6062      	str	r2, [r4, #4]
 800a64a:	04d9      	lsls	r1, r3, #19
 800a64c:	6922      	ldr	r2, [r4, #16]
 800a64e:	6022      	str	r2, [r4, #0]
 800a650:	d504      	bpl.n	800a65c <__sflush_r+0x78>
 800a652:	1c42      	adds	r2, r0, #1
 800a654:	d101      	bne.n	800a65a <__sflush_r+0x76>
 800a656:	682b      	ldr	r3, [r5, #0]
 800a658:	b903      	cbnz	r3, 800a65c <__sflush_r+0x78>
 800a65a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a65c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a65e:	602f      	str	r7, [r5, #0]
 800a660:	b1b9      	cbz	r1, 800a692 <__sflush_r+0xae>
 800a662:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a666:	4299      	cmp	r1, r3
 800a668:	d002      	beq.n	800a670 <__sflush_r+0x8c>
 800a66a:	4628      	mov	r0, r5
 800a66c:	f7ff fb40 	bl	8009cf0 <_free_r>
 800a670:	2300      	movs	r3, #0
 800a672:	6363      	str	r3, [r4, #52]	@ 0x34
 800a674:	e00d      	b.n	800a692 <__sflush_r+0xae>
 800a676:	2301      	movs	r3, #1
 800a678:	4628      	mov	r0, r5
 800a67a:	47b0      	blx	r6
 800a67c:	4602      	mov	r2, r0
 800a67e:	1c50      	adds	r0, r2, #1
 800a680:	d1c9      	bne.n	800a616 <__sflush_r+0x32>
 800a682:	682b      	ldr	r3, [r5, #0]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d0c6      	beq.n	800a616 <__sflush_r+0x32>
 800a688:	2b1d      	cmp	r3, #29
 800a68a:	d001      	beq.n	800a690 <__sflush_r+0xac>
 800a68c:	2b16      	cmp	r3, #22
 800a68e:	d11e      	bne.n	800a6ce <__sflush_r+0xea>
 800a690:	602f      	str	r7, [r5, #0]
 800a692:	2000      	movs	r0, #0
 800a694:	e022      	b.n	800a6dc <__sflush_r+0xf8>
 800a696:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a69a:	b21b      	sxth	r3, r3
 800a69c:	e01b      	b.n	800a6d6 <__sflush_r+0xf2>
 800a69e:	690f      	ldr	r7, [r1, #16]
 800a6a0:	2f00      	cmp	r7, #0
 800a6a2:	d0f6      	beq.n	800a692 <__sflush_r+0xae>
 800a6a4:	0793      	lsls	r3, r2, #30
 800a6a6:	680e      	ldr	r6, [r1, #0]
 800a6a8:	bf08      	it	eq
 800a6aa:	694b      	ldreq	r3, [r1, #20]
 800a6ac:	600f      	str	r7, [r1, #0]
 800a6ae:	bf18      	it	ne
 800a6b0:	2300      	movne	r3, #0
 800a6b2:	eba6 0807 	sub.w	r8, r6, r7
 800a6b6:	608b      	str	r3, [r1, #8]
 800a6b8:	f1b8 0f00 	cmp.w	r8, #0
 800a6bc:	dde9      	ble.n	800a692 <__sflush_r+0xae>
 800a6be:	6a21      	ldr	r1, [r4, #32]
 800a6c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a6c2:	4643      	mov	r3, r8
 800a6c4:	463a      	mov	r2, r7
 800a6c6:	4628      	mov	r0, r5
 800a6c8:	47b0      	blx	r6
 800a6ca:	2800      	cmp	r0, #0
 800a6cc:	dc08      	bgt.n	800a6e0 <__sflush_r+0xfc>
 800a6ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6d6:	81a3      	strh	r3, [r4, #12]
 800a6d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a6dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6e0:	4407      	add	r7, r0
 800a6e2:	eba8 0800 	sub.w	r8, r8, r0
 800a6e6:	e7e7      	b.n	800a6b8 <__sflush_r+0xd4>
 800a6e8:	20400001 	.word	0x20400001

0800a6ec <_fflush_r>:
 800a6ec:	b538      	push	{r3, r4, r5, lr}
 800a6ee:	690b      	ldr	r3, [r1, #16]
 800a6f0:	4605      	mov	r5, r0
 800a6f2:	460c      	mov	r4, r1
 800a6f4:	b913      	cbnz	r3, 800a6fc <_fflush_r+0x10>
 800a6f6:	2500      	movs	r5, #0
 800a6f8:	4628      	mov	r0, r5
 800a6fa:	bd38      	pop	{r3, r4, r5, pc}
 800a6fc:	b118      	cbz	r0, 800a706 <_fflush_r+0x1a>
 800a6fe:	6a03      	ldr	r3, [r0, #32]
 800a700:	b90b      	cbnz	r3, 800a706 <_fflush_r+0x1a>
 800a702:	f7fe fba1 	bl	8008e48 <__sinit>
 800a706:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d0f3      	beq.n	800a6f6 <_fflush_r+0xa>
 800a70e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a710:	07d0      	lsls	r0, r2, #31
 800a712:	d404      	bmi.n	800a71e <_fflush_r+0x32>
 800a714:	0599      	lsls	r1, r3, #22
 800a716:	d402      	bmi.n	800a71e <_fflush_r+0x32>
 800a718:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a71a:	f7fe fc8c 	bl	8009036 <__retarget_lock_acquire_recursive>
 800a71e:	4628      	mov	r0, r5
 800a720:	4621      	mov	r1, r4
 800a722:	f7ff ff5f 	bl	800a5e4 <__sflush_r>
 800a726:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a728:	07da      	lsls	r2, r3, #31
 800a72a:	4605      	mov	r5, r0
 800a72c:	d4e4      	bmi.n	800a6f8 <_fflush_r+0xc>
 800a72e:	89a3      	ldrh	r3, [r4, #12]
 800a730:	059b      	lsls	r3, r3, #22
 800a732:	d4e1      	bmi.n	800a6f8 <_fflush_r+0xc>
 800a734:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a736:	f7fe fc7f 	bl	8009038 <__retarget_lock_release_recursive>
 800a73a:	e7dd      	b.n	800a6f8 <_fflush_r+0xc>

0800a73c <_sbrk_r>:
 800a73c:	b538      	push	{r3, r4, r5, lr}
 800a73e:	4d06      	ldr	r5, [pc, #24]	@ (800a758 <_sbrk_r+0x1c>)
 800a740:	2300      	movs	r3, #0
 800a742:	4604      	mov	r4, r0
 800a744:	4608      	mov	r0, r1
 800a746:	602b      	str	r3, [r5, #0]
 800a748:	f7f7 fbf8 	bl	8001f3c <_sbrk>
 800a74c:	1c43      	adds	r3, r0, #1
 800a74e:	d102      	bne.n	800a756 <_sbrk_r+0x1a>
 800a750:	682b      	ldr	r3, [r5, #0]
 800a752:	b103      	cbz	r3, 800a756 <_sbrk_r+0x1a>
 800a754:	6023      	str	r3, [r4, #0]
 800a756:	bd38      	pop	{r3, r4, r5, pc}
 800a758:	2000059c 	.word	0x2000059c

0800a75c <memcpy>:
 800a75c:	440a      	add	r2, r1
 800a75e:	4291      	cmp	r1, r2
 800a760:	f100 33ff 	add.w	r3, r0, #4294967295
 800a764:	d100      	bne.n	800a768 <memcpy+0xc>
 800a766:	4770      	bx	lr
 800a768:	b510      	push	{r4, lr}
 800a76a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a76e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a772:	4291      	cmp	r1, r2
 800a774:	d1f9      	bne.n	800a76a <memcpy+0xe>
 800a776:	bd10      	pop	{r4, pc}

0800a778 <__assert_func>:
 800a778:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a77a:	4614      	mov	r4, r2
 800a77c:	461a      	mov	r2, r3
 800a77e:	4b09      	ldr	r3, [pc, #36]	@ (800a7a4 <__assert_func+0x2c>)
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	4605      	mov	r5, r0
 800a784:	68d8      	ldr	r0, [r3, #12]
 800a786:	b14c      	cbz	r4, 800a79c <__assert_func+0x24>
 800a788:	4b07      	ldr	r3, [pc, #28]	@ (800a7a8 <__assert_func+0x30>)
 800a78a:	9100      	str	r1, [sp, #0]
 800a78c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a790:	4906      	ldr	r1, [pc, #24]	@ (800a7ac <__assert_func+0x34>)
 800a792:	462b      	mov	r3, r5
 800a794:	f000 f842 	bl	800a81c <fiprintf>
 800a798:	f000 f852 	bl	800a840 <abort>
 800a79c:	4b04      	ldr	r3, [pc, #16]	@ (800a7b0 <__assert_func+0x38>)
 800a79e:	461c      	mov	r4, r3
 800a7a0:	e7f3      	b.n	800a78a <__assert_func+0x12>
 800a7a2:	bf00      	nop
 800a7a4:	2000002c 	.word	0x2000002c
 800a7a8:	0800af04 	.word	0x0800af04
 800a7ac:	0800af11 	.word	0x0800af11
 800a7b0:	0800af3f 	.word	0x0800af3f

0800a7b4 <_calloc_r>:
 800a7b4:	b570      	push	{r4, r5, r6, lr}
 800a7b6:	fba1 5402 	umull	r5, r4, r1, r2
 800a7ba:	b934      	cbnz	r4, 800a7ca <_calloc_r+0x16>
 800a7bc:	4629      	mov	r1, r5
 800a7be:	f7ff fb0b 	bl	8009dd8 <_malloc_r>
 800a7c2:	4606      	mov	r6, r0
 800a7c4:	b928      	cbnz	r0, 800a7d2 <_calloc_r+0x1e>
 800a7c6:	4630      	mov	r0, r6
 800a7c8:	bd70      	pop	{r4, r5, r6, pc}
 800a7ca:	220c      	movs	r2, #12
 800a7cc:	6002      	str	r2, [r0, #0]
 800a7ce:	2600      	movs	r6, #0
 800a7d0:	e7f9      	b.n	800a7c6 <_calloc_r+0x12>
 800a7d2:	462a      	mov	r2, r5
 800a7d4:	4621      	mov	r1, r4
 800a7d6:	f7fe fbb0 	bl	8008f3a <memset>
 800a7da:	e7f4      	b.n	800a7c6 <_calloc_r+0x12>

0800a7dc <__ascii_mbtowc>:
 800a7dc:	b082      	sub	sp, #8
 800a7de:	b901      	cbnz	r1, 800a7e2 <__ascii_mbtowc+0x6>
 800a7e0:	a901      	add	r1, sp, #4
 800a7e2:	b142      	cbz	r2, 800a7f6 <__ascii_mbtowc+0x1a>
 800a7e4:	b14b      	cbz	r3, 800a7fa <__ascii_mbtowc+0x1e>
 800a7e6:	7813      	ldrb	r3, [r2, #0]
 800a7e8:	600b      	str	r3, [r1, #0]
 800a7ea:	7812      	ldrb	r2, [r2, #0]
 800a7ec:	1e10      	subs	r0, r2, #0
 800a7ee:	bf18      	it	ne
 800a7f0:	2001      	movne	r0, #1
 800a7f2:	b002      	add	sp, #8
 800a7f4:	4770      	bx	lr
 800a7f6:	4610      	mov	r0, r2
 800a7f8:	e7fb      	b.n	800a7f2 <__ascii_mbtowc+0x16>
 800a7fa:	f06f 0001 	mvn.w	r0, #1
 800a7fe:	e7f8      	b.n	800a7f2 <__ascii_mbtowc+0x16>

0800a800 <__ascii_wctomb>:
 800a800:	4603      	mov	r3, r0
 800a802:	4608      	mov	r0, r1
 800a804:	b141      	cbz	r1, 800a818 <__ascii_wctomb+0x18>
 800a806:	2aff      	cmp	r2, #255	@ 0xff
 800a808:	d904      	bls.n	800a814 <__ascii_wctomb+0x14>
 800a80a:	228a      	movs	r2, #138	@ 0x8a
 800a80c:	601a      	str	r2, [r3, #0]
 800a80e:	f04f 30ff 	mov.w	r0, #4294967295
 800a812:	4770      	bx	lr
 800a814:	700a      	strb	r2, [r1, #0]
 800a816:	2001      	movs	r0, #1
 800a818:	4770      	bx	lr
	...

0800a81c <fiprintf>:
 800a81c:	b40e      	push	{r1, r2, r3}
 800a81e:	b503      	push	{r0, r1, lr}
 800a820:	4601      	mov	r1, r0
 800a822:	ab03      	add	r3, sp, #12
 800a824:	4805      	ldr	r0, [pc, #20]	@ (800a83c <fiprintf+0x20>)
 800a826:	f853 2b04 	ldr.w	r2, [r3], #4
 800a82a:	6800      	ldr	r0, [r0, #0]
 800a82c:	9301      	str	r3, [sp, #4]
 800a82e:	f000 f837 	bl	800a8a0 <_vfiprintf_r>
 800a832:	b002      	add	sp, #8
 800a834:	f85d eb04 	ldr.w	lr, [sp], #4
 800a838:	b003      	add	sp, #12
 800a83a:	4770      	bx	lr
 800a83c:	2000002c 	.word	0x2000002c

0800a840 <abort>:
 800a840:	b508      	push	{r3, lr}
 800a842:	2006      	movs	r0, #6
 800a844:	f000 fa00 	bl	800ac48 <raise>
 800a848:	2001      	movs	r0, #1
 800a84a:	f7f7 faff 	bl	8001e4c <_exit>

0800a84e <__sfputc_r>:
 800a84e:	6893      	ldr	r3, [r2, #8]
 800a850:	3b01      	subs	r3, #1
 800a852:	2b00      	cmp	r3, #0
 800a854:	b410      	push	{r4}
 800a856:	6093      	str	r3, [r2, #8]
 800a858:	da08      	bge.n	800a86c <__sfputc_r+0x1e>
 800a85a:	6994      	ldr	r4, [r2, #24]
 800a85c:	42a3      	cmp	r3, r4
 800a85e:	db01      	blt.n	800a864 <__sfputc_r+0x16>
 800a860:	290a      	cmp	r1, #10
 800a862:	d103      	bne.n	800a86c <__sfputc_r+0x1e>
 800a864:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a868:	f000 b932 	b.w	800aad0 <__swbuf_r>
 800a86c:	6813      	ldr	r3, [r2, #0]
 800a86e:	1c58      	adds	r0, r3, #1
 800a870:	6010      	str	r0, [r2, #0]
 800a872:	7019      	strb	r1, [r3, #0]
 800a874:	4608      	mov	r0, r1
 800a876:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a87a:	4770      	bx	lr

0800a87c <__sfputs_r>:
 800a87c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a87e:	4606      	mov	r6, r0
 800a880:	460f      	mov	r7, r1
 800a882:	4614      	mov	r4, r2
 800a884:	18d5      	adds	r5, r2, r3
 800a886:	42ac      	cmp	r4, r5
 800a888:	d101      	bne.n	800a88e <__sfputs_r+0x12>
 800a88a:	2000      	movs	r0, #0
 800a88c:	e007      	b.n	800a89e <__sfputs_r+0x22>
 800a88e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a892:	463a      	mov	r2, r7
 800a894:	4630      	mov	r0, r6
 800a896:	f7ff ffda 	bl	800a84e <__sfputc_r>
 800a89a:	1c43      	adds	r3, r0, #1
 800a89c:	d1f3      	bne.n	800a886 <__sfputs_r+0xa>
 800a89e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a8a0 <_vfiprintf_r>:
 800a8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8a4:	460d      	mov	r5, r1
 800a8a6:	b09d      	sub	sp, #116	@ 0x74
 800a8a8:	4614      	mov	r4, r2
 800a8aa:	4698      	mov	r8, r3
 800a8ac:	4606      	mov	r6, r0
 800a8ae:	b118      	cbz	r0, 800a8b8 <_vfiprintf_r+0x18>
 800a8b0:	6a03      	ldr	r3, [r0, #32]
 800a8b2:	b90b      	cbnz	r3, 800a8b8 <_vfiprintf_r+0x18>
 800a8b4:	f7fe fac8 	bl	8008e48 <__sinit>
 800a8b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8ba:	07d9      	lsls	r1, r3, #31
 800a8bc:	d405      	bmi.n	800a8ca <_vfiprintf_r+0x2a>
 800a8be:	89ab      	ldrh	r3, [r5, #12]
 800a8c0:	059a      	lsls	r2, r3, #22
 800a8c2:	d402      	bmi.n	800a8ca <_vfiprintf_r+0x2a>
 800a8c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8c6:	f7fe fbb6 	bl	8009036 <__retarget_lock_acquire_recursive>
 800a8ca:	89ab      	ldrh	r3, [r5, #12]
 800a8cc:	071b      	lsls	r3, r3, #28
 800a8ce:	d501      	bpl.n	800a8d4 <_vfiprintf_r+0x34>
 800a8d0:	692b      	ldr	r3, [r5, #16]
 800a8d2:	b99b      	cbnz	r3, 800a8fc <_vfiprintf_r+0x5c>
 800a8d4:	4629      	mov	r1, r5
 800a8d6:	4630      	mov	r0, r6
 800a8d8:	f000 f938 	bl	800ab4c <__swsetup_r>
 800a8dc:	b170      	cbz	r0, 800a8fc <_vfiprintf_r+0x5c>
 800a8de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8e0:	07dc      	lsls	r4, r3, #31
 800a8e2:	d504      	bpl.n	800a8ee <_vfiprintf_r+0x4e>
 800a8e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a8e8:	b01d      	add	sp, #116	@ 0x74
 800a8ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8ee:	89ab      	ldrh	r3, [r5, #12]
 800a8f0:	0598      	lsls	r0, r3, #22
 800a8f2:	d4f7      	bmi.n	800a8e4 <_vfiprintf_r+0x44>
 800a8f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8f6:	f7fe fb9f 	bl	8009038 <__retarget_lock_release_recursive>
 800a8fa:	e7f3      	b.n	800a8e4 <_vfiprintf_r+0x44>
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800a900:	2320      	movs	r3, #32
 800a902:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a906:	f8cd 800c 	str.w	r8, [sp, #12]
 800a90a:	2330      	movs	r3, #48	@ 0x30
 800a90c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aabc <_vfiprintf_r+0x21c>
 800a910:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a914:	f04f 0901 	mov.w	r9, #1
 800a918:	4623      	mov	r3, r4
 800a91a:	469a      	mov	sl, r3
 800a91c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a920:	b10a      	cbz	r2, 800a926 <_vfiprintf_r+0x86>
 800a922:	2a25      	cmp	r2, #37	@ 0x25
 800a924:	d1f9      	bne.n	800a91a <_vfiprintf_r+0x7a>
 800a926:	ebba 0b04 	subs.w	fp, sl, r4
 800a92a:	d00b      	beq.n	800a944 <_vfiprintf_r+0xa4>
 800a92c:	465b      	mov	r3, fp
 800a92e:	4622      	mov	r2, r4
 800a930:	4629      	mov	r1, r5
 800a932:	4630      	mov	r0, r6
 800a934:	f7ff ffa2 	bl	800a87c <__sfputs_r>
 800a938:	3001      	adds	r0, #1
 800a93a:	f000 80a7 	beq.w	800aa8c <_vfiprintf_r+0x1ec>
 800a93e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a940:	445a      	add	r2, fp
 800a942:	9209      	str	r2, [sp, #36]	@ 0x24
 800a944:	f89a 3000 	ldrb.w	r3, [sl]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	f000 809f 	beq.w	800aa8c <_vfiprintf_r+0x1ec>
 800a94e:	2300      	movs	r3, #0
 800a950:	f04f 32ff 	mov.w	r2, #4294967295
 800a954:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a958:	f10a 0a01 	add.w	sl, sl, #1
 800a95c:	9304      	str	r3, [sp, #16]
 800a95e:	9307      	str	r3, [sp, #28]
 800a960:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a964:	931a      	str	r3, [sp, #104]	@ 0x68
 800a966:	4654      	mov	r4, sl
 800a968:	2205      	movs	r2, #5
 800a96a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a96e:	4853      	ldr	r0, [pc, #332]	@ (800aabc <_vfiprintf_r+0x21c>)
 800a970:	f7f5 fc56 	bl	8000220 <memchr>
 800a974:	9a04      	ldr	r2, [sp, #16]
 800a976:	b9d8      	cbnz	r0, 800a9b0 <_vfiprintf_r+0x110>
 800a978:	06d1      	lsls	r1, r2, #27
 800a97a:	bf44      	itt	mi
 800a97c:	2320      	movmi	r3, #32
 800a97e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a982:	0713      	lsls	r3, r2, #28
 800a984:	bf44      	itt	mi
 800a986:	232b      	movmi	r3, #43	@ 0x2b
 800a988:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a98c:	f89a 3000 	ldrb.w	r3, [sl]
 800a990:	2b2a      	cmp	r3, #42	@ 0x2a
 800a992:	d015      	beq.n	800a9c0 <_vfiprintf_r+0x120>
 800a994:	9a07      	ldr	r2, [sp, #28]
 800a996:	4654      	mov	r4, sl
 800a998:	2000      	movs	r0, #0
 800a99a:	f04f 0c0a 	mov.w	ip, #10
 800a99e:	4621      	mov	r1, r4
 800a9a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a9a4:	3b30      	subs	r3, #48	@ 0x30
 800a9a6:	2b09      	cmp	r3, #9
 800a9a8:	d94b      	bls.n	800aa42 <_vfiprintf_r+0x1a2>
 800a9aa:	b1b0      	cbz	r0, 800a9da <_vfiprintf_r+0x13a>
 800a9ac:	9207      	str	r2, [sp, #28]
 800a9ae:	e014      	b.n	800a9da <_vfiprintf_r+0x13a>
 800a9b0:	eba0 0308 	sub.w	r3, r0, r8
 800a9b4:	fa09 f303 	lsl.w	r3, r9, r3
 800a9b8:	4313      	orrs	r3, r2
 800a9ba:	9304      	str	r3, [sp, #16]
 800a9bc:	46a2      	mov	sl, r4
 800a9be:	e7d2      	b.n	800a966 <_vfiprintf_r+0xc6>
 800a9c0:	9b03      	ldr	r3, [sp, #12]
 800a9c2:	1d19      	adds	r1, r3, #4
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	9103      	str	r1, [sp, #12]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	bfbb      	ittet	lt
 800a9cc:	425b      	neglt	r3, r3
 800a9ce:	f042 0202 	orrlt.w	r2, r2, #2
 800a9d2:	9307      	strge	r3, [sp, #28]
 800a9d4:	9307      	strlt	r3, [sp, #28]
 800a9d6:	bfb8      	it	lt
 800a9d8:	9204      	strlt	r2, [sp, #16]
 800a9da:	7823      	ldrb	r3, [r4, #0]
 800a9dc:	2b2e      	cmp	r3, #46	@ 0x2e
 800a9de:	d10a      	bne.n	800a9f6 <_vfiprintf_r+0x156>
 800a9e0:	7863      	ldrb	r3, [r4, #1]
 800a9e2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9e4:	d132      	bne.n	800aa4c <_vfiprintf_r+0x1ac>
 800a9e6:	9b03      	ldr	r3, [sp, #12]
 800a9e8:	1d1a      	adds	r2, r3, #4
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	9203      	str	r2, [sp, #12]
 800a9ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a9f2:	3402      	adds	r4, #2
 800a9f4:	9305      	str	r3, [sp, #20]
 800a9f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aacc <_vfiprintf_r+0x22c>
 800a9fa:	7821      	ldrb	r1, [r4, #0]
 800a9fc:	2203      	movs	r2, #3
 800a9fe:	4650      	mov	r0, sl
 800aa00:	f7f5 fc0e 	bl	8000220 <memchr>
 800aa04:	b138      	cbz	r0, 800aa16 <_vfiprintf_r+0x176>
 800aa06:	9b04      	ldr	r3, [sp, #16]
 800aa08:	eba0 000a 	sub.w	r0, r0, sl
 800aa0c:	2240      	movs	r2, #64	@ 0x40
 800aa0e:	4082      	lsls	r2, r0
 800aa10:	4313      	orrs	r3, r2
 800aa12:	3401      	adds	r4, #1
 800aa14:	9304      	str	r3, [sp, #16]
 800aa16:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa1a:	4829      	ldr	r0, [pc, #164]	@ (800aac0 <_vfiprintf_r+0x220>)
 800aa1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aa20:	2206      	movs	r2, #6
 800aa22:	f7f5 fbfd 	bl	8000220 <memchr>
 800aa26:	2800      	cmp	r0, #0
 800aa28:	d03f      	beq.n	800aaaa <_vfiprintf_r+0x20a>
 800aa2a:	4b26      	ldr	r3, [pc, #152]	@ (800aac4 <_vfiprintf_r+0x224>)
 800aa2c:	bb1b      	cbnz	r3, 800aa76 <_vfiprintf_r+0x1d6>
 800aa2e:	9b03      	ldr	r3, [sp, #12]
 800aa30:	3307      	adds	r3, #7
 800aa32:	f023 0307 	bic.w	r3, r3, #7
 800aa36:	3308      	adds	r3, #8
 800aa38:	9303      	str	r3, [sp, #12]
 800aa3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa3c:	443b      	add	r3, r7
 800aa3e:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa40:	e76a      	b.n	800a918 <_vfiprintf_r+0x78>
 800aa42:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa46:	460c      	mov	r4, r1
 800aa48:	2001      	movs	r0, #1
 800aa4a:	e7a8      	b.n	800a99e <_vfiprintf_r+0xfe>
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	3401      	adds	r4, #1
 800aa50:	9305      	str	r3, [sp, #20]
 800aa52:	4619      	mov	r1, r3
 800aa54:	f04f 0c0a 	mov.w	ip, #10
 800aa58:	4620      	mov	r0, r4
 800aa5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa5e:	3a30      	subs	r2, #48	@ 0x30
 800aa60:	2a09      	cmp	r2, #9
 800aa62:	d903      	bls.n	800aa6c <_vfiprintf_r+0x1cc>
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d0c6      	beq.n	800a9f6 <_vfiprintf_r+0x156>
 800aa68:	9105      	str	r1, [sp, #20]
 800aa6a:	e7c4      	b.n	800a9f6 <_vfiprintf_r+0x156>
 800aa6c:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa70:	4604      	mov	r4, r0
 800aa72:	2301      	movs	r3, #1
 800aa74:	e7f0      	b.n	800aa58 <_vfiprintf_r+0x1b8>
 800aa76:	ab03      	add	r3, sp, #12
 800aa78:	9300      	str	r3, [sp, #0]
 800aa7a:	462a      	mov	r2, r5
 800aa7c:	4b12      	ldr	r3, [pc, #72]	@ (800aac8 <_vfiprintf_r+0x228>)
 800aa7e:	a904      	add	r1, sp, #16
 800aa80:	4630      	mov	r0, r6
 800aa82:	f7fd fd9f 	bl	80085c4 <_printf_float>
 800aa86:	4607      	mov	r7, r0
 800aa88:	1c78      	adds	r0, r7, #1
 800aa8a:	d1d6      	bne.n	800aa3a <_vfiprintf_r+0x19a>
 800aa8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa8e:	07d9      	lsls	r1, r3, #31
 800aa90:	d405      	bmi.n	800aa9e <_vfiprintf_r+0x1fe>
 800aa92:	89ab      	ldrh	r3, [r5, #12]
 800aa94:	059a      	lsls	r2, r3, #22
 800aa96:	d402      	bmi.n	800aa9e <_vfiprintf_r+0x1fe>
 800aa98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa9a:	f7fe facd 	bl	8009038 <__retarget_lock_release_recursive>
 800aa9e:	89ab      	ldrh	r3, [r5, #12]
 800aaa0:	065b      	lsls	r3, r3, #25
 800aaa2:	f53f af1f 	bmi.w	800a8e4 <_vfiprintf_r+0x44>
 800aaa6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aaa8:	e71e      	b.n	800a8e8 <_vfiprintf_r+0x48>
 800aaaa:	ab03      	add	r3, sp, #12
 800aaac:	9300      	str	r3, [sp, #0]
 800aaae:	462a      	mov	r2, r5
 800aab0:	4b05      	ldr	r3, [pc, #20]	@ (800aac8 <_vfiprintf_r+0x228>)
 800aab2:	a904      	add	r1, sp, #16
 800aab4:	4630      	mov	r0, r6
 800aab6:	f7fe f81d 	bl	8008af4 <_printf_i>
 800aaba:	e7e4      	b.n	800aa86 <_vfiprintf_r+0x1e6>
 800aabc:	0800af40 	.word	0x0800af40
 800aac0:	0800af4a 	.word	0x0800af4a
 800aac4:	080085c5 	.word	0x080085c5
 800aac8:	0800a87d 	.word	0x0800a87d
 800aacc:	0800af46 	.word	0x0800af46

0800aad0 <__swbuf_r>:
 800aad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aad2:	460e      	mov	r6, r1
 800aad4:	4614      	mov	r4, r2
 800aad6:	4605      	mov	r5, r0
 800aad8:	b118      	cbz	r0, 800aae2 <__swbuf_r+0x12>
 800aada:	6a03      	ldr	r3, [r0, #32]
 800aadc:	b90b      	cbnz	r3, 800aae2 <__swbuf_r+0x12>
 800aade:	f7fe f9b3 	bl	8008e48 <__sinit>
 800aae2:	69a3      	ldr	r3, [r4, #24]
 800aae4:	60a3      	str	r3, [r4, #8]
 800aae6:	89a3      	ldrh	r3, [r4, #12]
 800aae8:	071a      	lsls	r2, r3, #28
 800aaea:	d501      	bpl.n	800aaf0 <__swbuf_r+0x20>
 800aaec:	6923      	ldr	r3, [r4, #16]
 800aaee:	b943      	cbnz	r3, 800ab02 <__swbuf_r+0x32>
 800aaf0:	4621      	mov	r1, r4
 800aaf2:	4628      	mov	r0, r5
 800aaf4:	f000 f82a 	bl	800ab4c <__swsetup_r>
 800aaf8:	b118      	cbz	r0, 800ab02 <__swbuf_r+0x32>
 800aafa:	f04f 37ff 	mov.w	r7, #4294967295
 800aafe:	4638      	mov	r0, r7
 800ab00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab02:	6823      	ldr	r3, [r4, #0]
 800ab04:	6922      	ldr	r2, [r4, #16]
 800ab06:	1a98      	subs	r0, r3, r2
 800ab08:	6963      	ldr	r3, [r4, #20]
 800ab0a:	b2f6      	uxtb	r6, r6
 800ab0c:	4283      	cmp	r3, r0
 800ab0e:	4637      	mov	r7, r6
 800ab10:	dc05      	bgt.n	800ab1e <__swbuf_r+0x4e>
 800ab12:	4621      	mov	r1, r4
 800ab14:	4628      	mov	r0, r5
 800ab16:	f7ff fde9 	bl	800a6ec <_fflush_r>
 800ab1a:	2800      	cmp	r0, #0
 800ab1c:	d1ed      	bne.n	800aafa <__swbuf_r+0x2a>
 800ab1e:	68a3      	ldr	r3, [r4, #8]
 800ab20:	3b01      	subs	r3, #1
 800ab22:	60a3      	str	r3, [r4, #8]
 800ab24:	6823      	ldr	r3, [r4, #0]
 800ab26:	1c5a      	adds	r2, r3, #1
 800ab28:	6022      	str	r2, [r4, #0]
 800ab2a:	701e      	strb	r6, [r3, #0]
 800ab2c:	6962      	ldr	r2, [r4, #20]
 800ab2e:	1c43      	adds	r3, r0, #1
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d004      	beq.n	800ab3e <__swbuf_r+0x6e>
 800ab34:	89a3      	ldrh	r3, [r4, #12]
 800ab36:	07db      	lsls	r3, r3, #31
 800ab38:	d5e1      	bpl.n	800aafe <__swbuf_r+0x2e>
 800ab3a:	2e0a      	cmp	r6, #10
 800ab3c:	d1df      	bne.n	800aafe <__swbuf_r+0x2e>
 800ab3e:	4621      	mov	r1, r4
 800ab40:	4628      	mov	r0, r5
 800ab42:	f7ff fdd3 	bl	800a6ec <_fflush_r>
 800ab46:	2800      	cmp	r0, #0
 800ab48:	d0d9      	beq.n	800aafe <__swbuf_r+0x2e>
 800ab4a:	e7d6      	b.n	800aafa <__swbuf_r+0x2a>

0800ab4c <__swsetup_r>:
 800ab4c:	b538      	push	{r3, r4, r5, lr}
 800ab4e:	4b29      	ldr	r3, [pc, #164]	@ (800abf4 <__swsetup_r+0xa8>)
 800ab50:	4605      	mov	r5, r0
 800ab52:	6818      	ldr	r0, [r3, #0]
 800ab54:	460c      	mov	r4, r1
 800ab56:	b118      	cbz	r0, 800ab60 <__swsetup_r+0x14>
 800ab58:	6a03      	ldr	r3, [r0, #32]
 800ab5a:	b90b      	cbnz	r3, 800ab60 <__swsetup_r+0x14>
 800ab5c:	f7fe f974 	bl	8008e48 <__sinit>
 800ab60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab64:	0719      	lsls	r1, r3, #28
 800ab66:	d422      	bmi.n	800abae <__swsetup_r+0x62>
 800ab68:	06da      	lsls	r2, r3, #27
 800ab6a:	d407      	bmi.n	800ab7c <__swsetup_r+0x30>
 800ab6c:	2209      	movs	r2, #9
 800ab6e:	602a      	str	r2, [r5, #0]
 800ab70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab74:	81a3      	strh	r3, [r4, #12]
 800ab76:	f04f 30ff 	mov.w	r0, #4294967295
 800ab7a:	e033      	b.n	800abe4 <__swsetup_r+0x98>
 800ab7c:	0758      	lsls	r0, r3, #29
 800ab7e:	d512      	bpl.n	800aba6 <__swsetup_r+0x5a>
 800ab80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ab82:	b141      	cbz	r1, 800ab96 <__swsetup_r+0x4a>
 800ab84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ab88:	4299      	cmp	r1, r3
 800ab8a:	d002      	beq.n	800ab92 <__swsetup_r+0x46>
 800ab8c:	4628      	mov	r0, r5
 800ab8e:	f7ff f8af 	bl	8009cf0 <_free_r>
 800ab92:	2300      	movs	r3, #0
 800ab94:	6363      	str	r3, [r4, #52]	@ 0x34
 800ab96:	89a3      	ldrh	r3, [r4, #12]
 800ab98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ab9c:	81a3      	strh	r3, [r4, #12]
 800ab9e:	2300      	movs	r3, #0
 800aba0:	6063      	str	r3, [r4, #4]
 800aba2:	6923      	ldr	r3, [r4, #16]
 800aba4:	6023      	str	r3, [r4, #0]
 800aba6:	89a3      	ldrh	r3, [r4, #12]
 800aba8:	f043 0308 	orr.w	r3, r3, #8
 800abac:	81a3      	strh	r3, [r4, #12]
 800abae:	6923      	ldr	r3, [r4, #16]
 800abb0:	b94b      	cbnz	r3, 800abc6 <__swsetup_r+0x7a>
 800abb2:	89a3      	ldrh	r3, [r4, #12]
 800abb4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800abb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800abbc:	d003      	beq.n	800abc6 <__swsetup_r+0x7a>
 800abbe:	4621      	mov	r1, r4
 800abc0:	4628      	mov	r0, r5
 800abc2:	f000 f883 	bl	800accc <__smakebuf_r>
 800abc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abca:	f013 0201 	ands.w	r2, r3, #1
 800abce:	d00a      	beq.n	800abe6 <__swsetup_r+0x9a>
 800abd0:	2200      	movs	r2, #0
 800abd2:	60a2      	str	r2, [r4, #8]
 800abd4:	6962      	ldr	r2, [r4, #20]
 800abd6:	4252      	negs	r2, r2
 800abd8:	61a2      	str	r2, [r4, #24]
 800abda:	6922      	ldr	r2, [r4, #16]
 800abdc:	b942      	cbnz	r2, 800abf0 <__swsetup_r+0xa4>
 800abde:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800abe2:	d1c5      	bne.n	800ab70 <__swsetup_r+0x24>
 800abe4:	bd38      	pop	{r3, r4, r5, pc}
 800abe6:	0799      	lsls	r1, r3, #30
 800abe8:	bf58      	it	pl
 800abea:	6962      	ldrpl	r2, [r4, #20]
 800abec:	60a2      	str	r2, [r4, #8]
 800abee:	e7f4      	b.n	800abda <__swsetup_r+0x8e>
 800abf0:	2000      	movs	r0, #0
 800abf2:	e7f7      	b.n	800abe4 <__swsetup_r+0x98>
 800abf4:	2000002c 	.word	0x2000002c

0800abf8 <_raise_r>:
 800abf8:	291f      	cmp	r1, #31
 800abfa:	b538      	push	{r3, r4, r5, lr}
 800abfc:	4605      	mov	r5, r0
 800abfe:	460c      	mov	r4, r1
 800ac00:	d904      	bls.n	800ac0c <_raise_r+0x14>
 800ac02:	2316      	movs	r3, #22
 800ac04:	6003      	str	r3, [r0, #0]
 800ac06:	f04f 30ff 	mov.w	r0, #4294967295
 800ac0a:	bd38      	pop	{r3, r4, r5, pc}
 800ac0c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ac0e:	b112      	cbz	r2, 800ac16 <_raise_r+0x1e>
 800ac10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac14:	b94b      	cbnz	r3, 800ac2a <_raise_r+0x32>
 800ac16:	4628      	mov	r0, r5
 800ac18:	f000 f830 	bl	800ac7c <_getpid_r>
 800ac1c:	4622      	mov	r2, r4
 800ac1e:	4601      	mov	r1, r0
 800ac20:	4628      	mov	r0, r5
 800ac22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac26:	f000 b817 	b.w	800ac58 <_kill_r>
 800ac2a:	2b01      	cmp	r3, #1
 800ac2c:	d00a      	beq.n	800ac44 <_raise_r+0x4c>
 800ac2e:	1c59      	adds	r1, r3, #1
 800ac30:	d103      	bne.n	800ac3a <_raise_r+0x42>
 800ac32:	2316      	movs	r3, #22
 800ac34:	6003      	str	r3, [r0, #0]
 800ac36:	2001      	movs	r0, #1
 800ac38:	e7e7      	b.n	800ac0a <_raise_r+0x12>
 800ac3a:	2100      	movs	r1, #0
 800ac3c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ac40:	4620      	mov	r0, r4
 800ac42:	4798      	blx	r3
 800ac44:	2000      	movs	r0, #0
 800ac46:	e7e0      	b.n	800ac0a <_raise_r+0x12>

0800ac48 <raise>:
 800ac48:	4b02      	ldr	r3, [pc, #8]	@ (800ac54 <raise+0xc>)
 800ac4a:	4601      	mov	r1, r0
 800ac4c:	6818      	ldr	r0, [r3, #0]
 800ac4e:	f7ff bfd3 	b.w	800abf8 <_raise_r>
 800ac52:	bf00      	nop
 800ac54:	2000002c 	.word	0x2000002c

0800ac58 <_kill_r>:
 800ac58:	b538      	push	{r3, r4, r5, lr}
 800ac5a:	4d07      	ldr	r5, [pc, #28]	@ (800ac78 <_kill_r+0x20>)
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	4604      	mov	r4, r0
 800ac60:	4608      	mov	r0, r1
 800ac62:	4611      	mov	r1, r2
 800ac64:	602b      	str	r3, [r5, #0]
 800ac66:	f7f7 f8e1 	bl	8001e2c <_kill>
 800ac6a:	1c43      	adds	r3, r0, #1
 800ac6c:	d102      	bne.n	800ac74 <_kill_r+0x1c>
 800ac6e:	682b      	ldr	r3, [r5, #0]
 800ac70:	b103      	cbz	r3, 800ac74 <_kill_r+0x1c>
 800ac72:	6023      	str	r3, [r4, #0]
 800ac74:	bd38      	pop	{r3, r4, r5, pc}
 800ac76:	bf00      	nop
 800ac78:	2000059c 	.word	0x2000059c

0800ac7c <_getpid_r>:
 800ac7c:	f7f7 b8ce 	b.w	8001e1c <_getpid>

0800ac80 <__swhatbuf_r>:
 800ac80:	b570      	push	{r4, r5, r6, lr}
 800ac82:	460c      	mov	r4, r1
 800ac84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac88:	2900      	cmp	r1, #0
 800ac8a:	b096      	sub	sp, #88	@ 0x58
 800ac8c:	4615      	mov	r5, r2
 800ac8e:	461e      	mov	r6, r3
 800ac90:	da0d      	bge.n	800acae <__swhatbuf_r+0x2e>
 800ac92:	89a3      	ldrh	r3, [r4, #12]
 800ac94:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ac98:	f04f 0100 	mov.w	r1, #0
 800ac9c:	bf14      	ite	ne
 800ac9e:	2340      	movne	r3, #64	@ 0x40
 800aca0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800aca4:	2000      	movs	r0, #0
 800aca6:	6031      	str	r1, [r6, #0]
 800aca8:	602b      	str	r3, [r5, #0]
 800acaa:	b016      	add	sp, #88	@ 0x58
 800acac:	bd70      	pop	{r4, r5, r6, pc}
 800acae:	466a      	mov	r2, sp
 800acb0:	f000 f848 	bl	800ad44 <_fstat_r>
 800acb4:	2800      	cmp	r0, #0
 800acb6:	dbec      	blt.n	800ac92 <__swhatbuf_r+0x12>
 800acb8:	9901      	ldr	r1, [sp, #4]
 800acba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800acbe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800acc2:	4259      	negs	r1, r3
 800acc4:	4159      	adcs	r1, r3
 800acc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800acca:	e7eb      	b.n	800aca4 <__swhatbuf_r+0x24>

0800accc <__smakebuf_r>:
 800accc:	898b      	ldrh	r3, [r1, #12]
 800acce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acd0:	079d      	lsls	r5, r3, #30
 800acd2:	4606      	mov	r6, r0
 800acd4:	460c      	mov	r4, r1
 800acd6:	d507      	bpl.n	800ace8 <__smakebuf_r+0x1c>
 800acd8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800acdc:	6023      	str	r3, [r4, #0]
 800acde:	6123      	str	r3, [r4, #16]
 800ace0:	2301      	movs	r3, #1
 800ace2:	6163      	str	r3, [r4, #20]
 800ace4:	b003      	add	sp, #12
 800ace6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ace8:	ab01      	add	r3, sp, #4
 800acea:	466a      	mov	r2, sp
 800acec:	f7ff ffc8 	bl	800ac80 <__swhatbuf_r>
 800acf0:	9f00      	ldr	r7, [sp, #0]
 800acf2:	4605      	mov	r5, r0
 800acf4:	4639      	mov	r1, r7
 800acf6:	4630      	mov	r0, r6
 800acf8:	f7ff f86e 	bl	8009dd8 <_malloc_r>
 800acfc:	b948      	cbnz	r0, 800ad12 <__smakebuf_r+0x46>
 800acfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad02:	059a      	lsls	r2, r3, #22
 800ad04:	d4ee      	bmi.n	800ace4 <__smakebuf_r+0x18>
 800ad06:	f023 0303 	bic.w	r3, r3, #3
 800ad0a:	f043 0302 	orr.w	r3, r3, #2
 800ad0e:	81a3      	strh	r3, [r4, #12]
 800ad10:	e7e2      	b.n	800acd8 <__smakebuf_r+0xc>
 800ad12:	89a3      	ldrh	r3, [r4, #12]
 800ad14:	6020      	str	r0, [r4, #0]
 800ad16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad1a:	81a3      	strh	r3, [r4, #12]
 800ad1c:	9b01      	ldr	r3, [sp, #4]
 800ad1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ad22:	b15b      	cbz	r3, 800ad3c <__smakebuf_r+0x70>
 800ad24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad28:	4630      	mov	r0, r6
 800ad2a:	f000 f81d 	bl	800ad68 <_isatty_r>
 800ad2e:	b128      	cbz	r0, 800ad3c <__smakebuf_r+0x70>
 800ad30:	89a3      	ldrh	r3, [r4, #12]
 800ad32:	f023 0303 	bic.w	r3, r3, #3
 800ad36:	f043 0301 	orr.w	r3, r3, #1
 800ad3a:	81a3      	strh	r3, [r4, #12]
 800ad3c:	89a3      	ldrh	r3, [r4, #12]
 800ad3e:	431d      	orrs	r5, r3
 800ad40:	81a5      	strh	r5, [r4, #12]
 800ad42:	e7cf      	b.n	800ace4 <__smakebuf_r+0x18>

0800ad44 <_fstat_r>:
 800ad44:	b538      	push	{r3, r4, r5, lr}
 800ad46:	4d07      	ldr	r5, [pc, #28]	@ (800ad64 <_fstat_r+0x20>)
 800ad48:	2300      	movs	r3, #0
 800ad4a:	4604      	mov	r4, r0
 800ad4c:	4608      	mov	r0, r1
 800ad4e:	4611      	mov	r1, r2
 800ad50:	602b      	str	r3, [r5, #0]
 800ad52:	f7f7 f8cb 	bl	8001eec <_fstat>
 800ad56:	1c43      	adds	r3, r0, #1
 800ad58:	d102      	bne.n	800ad60 <_fstat_r+0x1c>
 800ad5a:	682b      	ldr	r3, [r5, #0]
 800ad5c:	b103      	cbz	r3, 800ad60 <_fstat_r+0x1c>
 800ad5e:	6023      	str	r3, [r4, #0]
 800ad60:	bd38      	pop	{r3, r4, r5, pc}
 800ad62:	bf00      	nop
 800ad64:	2000059c 	.word	0x2000059c

0800ad68 <_isatty_r>:
 800ad68:	b538      	push	{r3, r4, r5, lr}
 800ad6a:	4d06      	ldr	r5, [pc, #24]	@ (800ad84 <_isatty_r+0x1c>)
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	4604      	mov	r4, r0
 800ad70:	4608      	mov	r0, r1
 800ad72:	602b      	str	r3, [r5, #0]
 800ad74:	f7f7 f8ca 	bl	8001f0c <_isatty>
 800ad78:	1c43      	adds	r3, r0, #1
 800ad7a:	d102      	bne.n	800ad82 <_isatty_r+0x1a>
 800ad7c:	682b      	ldr	r3, [r5, #0]
 800ad7e:	b103      	cbz	r3, 800ad82 <_isatty_r+0x1a>
 800ad80:	6023      	str	r3, [r4, #0]
 800ad82:	bd38      	pop	{r3, r4, r5, pc}
 800ad84:	2000059c 	.word	0x2000059c

0800ad88 <_init>:
 800ad88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad8a:	bf00      	nop
 800ad8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad8e:	bc08      	pop	{r3}
 800ad90:	469e      	mov	lr, r3
 800ad92:	4770      	bx	lr

0800ad94 <_fini>:
 800ad94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad96:	bf00      	nop
 800ad98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad9a:	bc08      	pop	{r3}
 800ad9c:	469e      	mov	lr, r3
 800ad9e:	4770      	bx	lr
