{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722515054024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722515054024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug  1 15:24:13 2024 " "Processing started: Thu Aug  1 15:24:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722515054024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722515054024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Design -c Top_Design " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Design -c Top_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722515054024 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1722515054362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/simple_bs/simple_bs.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/simple_bs/simple_bs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Simple_BS-ab " "Found design unit 1: Simple_BS-ab" {  } { { "../../Card_B/Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062314 ""} { "Info" "ISGN_ENTITY_NAME" "1 Simple_BS " "Found entity 1: Simple_BS" {  } { { "../../Card_B/Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722515062314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/rgb/rgb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/rgb/rgb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-ab " "Found design unit 1: RGB-ab" {  } { { "../../Card_B/RGB/RGB.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/RGB/RGB.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062316 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "../../Card_B/RGB/RGB.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/RGB/RGB.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722515062316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/data_orgenizer/data_orgenizer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/data_orgenizer/data_orgenizer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Orgenizer-ab " "Found design unit 1: Data_Orgenizer-ab" {  } { { "../../Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062317 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Orgenizer " "Found entity 1: Data_Orgenizer" {  } { { "../../Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722515062317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/crc8bit/crc8bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/crc8bit/crc8bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC8BIT-ab " "Found design unit 1: CRC8BIT-ab" {  } { { "../../Card_B/CRC8BIT/CRC8BIT.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/CRC8BIT/CRC8BIT.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062319 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC8BIT " "Found entity 1: CRC8BIT" {  } { { "../../Card_B/CRC8BIT/CRC8BIT.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/CRC8BIT/CRC8BIT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722515062319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/bs_filter/bs_filter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/bs_filter/bs_filter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BS_Filter-ab " "Found design unit 1: BS_Filter-ab" {  } { { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062321 ""} { "Info" "ISGN_ENTITY_NAME" "1 BS_Filter " "Found entity 1: BS_Filter" {  } { { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722515062321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/uart_tx_constant/uart_tx_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/uart_tx_constant/uart_tx_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uart_tx_Constant-ab " "Found design unit 1: Uart_tx_Constant-ab" {  } { { "../../Card_A/Uart_tx_Constant/Uart_tx_Constant.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Constant/Uart_tx_Constant.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062322 ""} { "Info" "ISGN_ENTITY_NAME" "1 Uart_tx_Constant " "Found entity 1: Uart_tx_Constant" {  } { { "../../Card_A/Uart_tx_Constant/Uart_tx_Constant.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Constant/Uart_tx_Constant.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722515062322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/uart_rx/uart_rx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/uart_rx/uart_rx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uart_rx-ab " "Found design unit 1: Uart_rx-ab" {  } { { "../../Card_A/Uart_rx/Uart_rx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_rx/Uart_rx.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062324 ""} { "Info" "ISGN_ENTITY_NAME" "1 Uart_rx " "Found entity 1: Uart_rx" {  } { { "../../Card_A/Uart_rx/Uart_rx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_rx/Uart_rx.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722515062324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/ram2_x/ram2_x.v 1 1 " "Found 1 design units, including 1 entities, in source file /final_project/the_final_project/card_a/ram2_x/ram2_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram2_X " "Found entity 1: Ram2_X" {  } { { "../../Card_A/Ram2_X/Ram2_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722515062326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/biphase_tx/biphase_tx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/biphase_tx/biphase_tx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BiPhase_tx-ab " "Found design unit 1: BiPhase_tx-ab" {  } { { "../../Card_A/BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062328 ""} { "Info" "ISGN_ENTITY_NAME" "1 BiPhase_tx " "Found entity 1: BiPhase_tx" {  } { { "../../Card_A/BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722515062328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/card_b_design/card_b_design.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/card_b_design/card_b_design.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Card_B_Design-ab " "Found design unit 1: Card_B_Design-ab" {  } { { "../../Card_B/Card_B_Design/Card_B_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062329 ""} { "Info" "ISGN_ENTITY_NAME" "1 Card_B_Design " "Found entity 1: Card_B_Design" {  } { { "../../Card_B/Card_B_Design/Card_B_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722515062329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/card_a_design_python/card_a_design_python.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/card_a_design_python/card_a_design_python.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Card_A_Design_Python-ab " "Found design unit 1: Card_A_Design_Python-ab" {  } { { "../../Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062331 ""} { "Info" "ISGN_ENTITY_NAME" "1 Card_A_Design_Python " "Found entity 1: Card_A_Design_Python" {  } { { "../../Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722515062331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_design.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file top_design.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_Design-ab " "Found design unit 1: Top_Design-ab" {  } { { "Top_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Tools/Top_Design/Top_Design.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062332 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_Design " "Found entity 1: Top_Design" {  } { { "Top_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Tools/Top_Design/Top_Design.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722515062332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Design " "Elaborating entity \"Top_Design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722515062412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Card_A_Design_Python Card_A_Design_Python:Card_A " "Elaborating entity \"Card_A_Design_Python\" for hierarchy \"Card_A_Design_Python:Card_A\"" {  } { { "Top_Design.vhdl" "Card_A" { Text "C:/Final_Project/The_Final_Project/Tools/Top_Design/Top_Design.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722515062413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BiPhase_tx Card_A_Design_Python:Card_A\|BiPhase_tx:biphase " "Elaborating entity \"BiPhase_tx\" for hierarchy \"Card_A_Design_Python:Card_A\|BiPhase_tx:biphase\"" {  } { { "../../Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" "biphase" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722515062414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_tx_Constant Card_A_Design_Python:Card_A\|Uart_tx_Constant:tx " "Elaborating entity \"Uart_tx_Constant\" for hierarchy \"Card_A_Design_Python:Card_A\|Uart_tx_Constant:tx\"" {  } { { "../../Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" "tx" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722515062416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_rx Card_A_Design_Python:Card_A\|Uart_rx:rx " "Elaborating entity \"Uart_rx\" for hierarchy \"Card_A_Design_Python:Card_A\|Uart_rx:rx\"" {  } { { "../../Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" "rx" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722515062418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram2_X Card_A_Design_Python:Card_A\|Ram2_X:memory " "Elaborating entity \"Ram2_X\" for hierarchy \"Card_A_Design_Python:Card_A\|Ram2_X:memory\"" {  } { { "../../Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" "memory" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722515062420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Card_A_Design_Python:Card_A\|Ram2_X:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Card_A_Design_Python:Card_A\|Ram2_X:memory\|altsyncram:altsyncram_component\"" {  } { { "../../Card_A/Ram2_X/Ram2_X.v" "altsyncram_component" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722515062454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Card_A_Design_Python:Card_A\|Ram2_X:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Card_A_Design_Python:Card_A\|Ram2_X:memory\|altsyncram:altsyncram_component\"" {  } { { "../../Card_A/Ram2_X/Ram2_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722515062455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Card_A_Design_Python:Card_A\|Ram2_X:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"Card_A_Design_Python:Card_A\|Ram2_X:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Ram2_X_data.mif " "Parameter \"init_file\" = \"Ram2_X_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722515062455 ""}  } { { "../../Card_A/Ram2_X/Ram2_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722515062455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_64s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_64s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_64s1 " "Found entity 1: altsyncram_64s1" {  } { { "db/altsyncram_64s1.tdf" "" { Text "C:/Final_Project/The_Final_Project/Tools/Top_Design/db/altsyncram_64s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722515062501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722515062501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_64s1 Card_A_Design_Python:Card_A\|Ram2_X:memory\|altsyncram:altsyncram_component\|altsyncram_64s1:auto_generated " "Elaborating entity \"altsyncram_64s1\" for hierarchy \"Card_A_Design_Python:Card_A\|Ram2_X:memory\|altsyncram:altsyncram_component\|altsyncram_64s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/final_project/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722515062501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Card_B_Design Card_B_Design:Card_B " "Elaborating entity \"Card_B_Design\" for hierarchy \"Card_B_Design:Card_B\"" {  } { { "Top_Design.vhdl" "Card_B" { Text "C:/Final_Project/The_Final_Project/Tools/Top_Design/Top_Design.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722515062558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BS_Filter Card_B_Design:Card_B\|BS_Filter:Filter " "Elaborating entity \"BS_Filter\" for hierarchy \"Card_B_Design:Card_B\|BS_Filter:Filter\"" {  } { { "../../Card_B/Card_B_Design/Card_B_Design.vhdl" "Filter" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722515062560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Simple_BS Card_B_Design:Card_B\|Simple_BS:Simple " "Elaborating entity \"Simple_BS\" for hierarchy \"Card_B_Design:Card_B\|Simple_BS:Simple\"" {  } { { "../../Card_B/Card_B_Design/Card_B_Design.vhdl" "Simple" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722515062561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC8BIT Card_B_Design:Card_B\|CRC8BIT:CRC8 " "Elaborating entity \"CRC8BIT\" for hierarchy \"Card_B_Design:Card_B\|CRC8BIT:CRC8\"" {  } { { "../../Card_B/Card_B_Design/Card_B_Design.vhdl" "CRC8" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722515062562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Orgenizer Card_B_Design:Card_B\|Data_Orgenizer:DO " "Elaborating entity \"Data_Orgenizer\" for hierarchy \"Card_B_Design:Card_B\|Data_Orgenizer:DO\"" {  } { { "../../Card_B/Card_B_Design/Card_B_Design.vhdl" "DO" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722515062564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB Card_B_Design:Card_B\|RGB:RGB_Leds " "Elaborating entity \"RGB\" for hierarchy \"Card_B_Design:Card_B\|RGB:RGB_Leds\"" {  } { { "../../Card_B/Card_B_Design/Card_B_Design.vhdl" "RGB_Leds" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722515062616 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../Card_A/Uart_tx_Constant/Uart_tx_Constant.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Constant/Uart_tx_Constant.vhd" 75 -1 0 } } { "../../Card_A/Uart_tx_Constant/Uart_tx_Constant.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Constant/Uart_tx_Constant.vhd" 25 -1 0 } } { "../../Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" 14 -1 0 } } { "../../Card_A/BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 45 -1 0 } } { "../../Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" 30 -1 0 } } { "../../Card_B/Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 84 -1 0 } } { "../../Card_B/CRC8BIT/CRC8BIT.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/CRC8BIT/CRC8BIT.vhdl" 15 -1 0 } } { "../../Card_A/BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 46 -1 0 } } { "../../Card_B/Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 36 -1 0 } } { "../../Card_A/Uart_rx/Uart_rx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_rx/Uart_rx.vhdl" 29 -1 0 } } { "../../Card_B/Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 31 -1 0 } } { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 29 -1 0 } } { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 22 -1 0 } } { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 23 -1 0 } } { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 24 -1 0 } } { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 25 -1 0 } } { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 26 -1 0 } } { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 27 -1 0 } } { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1722515063711 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1722515063711 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722515064932 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722515065630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722515065850 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722515065850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1283 " "Implemented 1283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722515065981 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722515065981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1265 " "Implemented 1265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722515065981 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1722515065981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722515065981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722515066008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug  1 15:24:26 2024 " "Processing ended: Thu Aug  1 15:24:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722515066008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722515066008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722515066008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722515066008 ""}
