# **Example Designs**

The table below provides a comprehensive list of example designs. 

* Example Design column lists the type of example design available.
* Supported Devices column indicates device on which the design has been verified.  A listing of "All" means that this design can be run on any device family.
* Embedded/Host Attach/Hostless column indicates if the design contains an Embedded Hard Processor System (HPS) or Nios<sup>&reg;</sup> V as a host or if the design uses a server based host attach or no host (hostless).
* Development Kit Target column lists development kits on which the design is tested.
* Summary column provides a short description of the design.
* Documentation column provides a link to corresponding user documentation.

You can use the filter fields to narrow your search.

| **Example Design**    | Supported Device(s)    |  Embedded/Host Attach/Hostless | Development Kit Target | Summary | Documentation |
|:---------------:|:----------------:|:--------------------:|:------------------|:------------------------|:------------------------|
| Linux Golden System Reference Design (GSRD)           | Agilex 5            | Embedded                      | * Agilex 5 E-Series Premium Development Kit</br> * Agilex 5 E-Series Modular Development Kit | Provides instructions on how to test a basic HPS example with software on the development kit | * <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/premium/gsrd/ug-gsrd-agx5e-premium/" target="_blank">Agilex 5 E-Series Premium Development Kit GSRD User Guide</a></br>* <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/modular/gsrd/ug-gsrd-agx5e-modular/" target="_blank">Agilex 5 E-Series Modular Development Kit GSRD User Guide</a> |
| Zephyr Golden System Reference Design (GSRD)          | Agilex 5            | Embedded                      | Agilex 5 E-Series Premium Development Kit | Provides instructions on how to test a basic HPS example with software on the development kit | <a href="https://altera-fpga.github.io/rel-24.3/embedded-designs/agilex-5/e-series/premium/gsrd_zephyr/ug-zgsrd-agx5e-premium/" target="_blank">Agilex 5 E-Series Premium Development Kit Zephyr GSRD User Guide</a> |
| Golden System Reference Design (GSRD) Simics          | Agilex 5            | Embedded                      | Agilex 5 E-Series Universal Virtual Platforms                | Provides instructions on how to exercise several use cases in which HPS software is running on the Intel Simics simulator using virtual platforms | * <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/common/virtual-platforms/linux-gsrd/ug-linux-gsrd-agilex5-virtual-platforms/" target="_blank">Agilex™ 5 Intel Simics Virtual Platform Example User Guide - Linux GSRD</a> </br>* <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/common/virtual-platforms/zephyr-gsrd/ug-zephyr-gsrd-agilex5-virtual-platforms/" target="_blank">Agilex™ 5 Intel Simics Virtual Platform Example User Guide - Zephyr GSRD</a> |
| Golden Hardware Reference Design (GHRD) Boot Examples | Agilex 5            | Embedded                      | * Agilex 5 E-Series Premium Development Kit</br> * Agilex 5 E-Series Modular Development Kit | Provides instructions on how to build Linux systems from separate components | * <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/premium/boot-examples/ug-linux-boot-agx5e-premium/" target="_blank">Agilex 5 E-Series Premium Development Kit GHRD Linux Boot Examples</a></br> * <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/modular/boot-examples/ug-linux-boot-agx5e-modular/" target="_blank">Agilex 5 E-Series Modular Development Kit GHRD Linux Boot Examples</a> |
| FPGA Remote Debug Example                             | Agilex 5            | Embedded                      | Agilex 5 E-Series Premium Development Kit                    | Provides an example of how to use the remote FPGA debug feature | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/premium/remote-debug/ug-remote-debug-agx5e-premium/" target="_blank">Agilex 5 FPGA Remote Debug Example</a> |
| HPS Remote System Update Example                      | Agilex 5            | Embedded                      | Agilex 5 E-Series Premium Development Kit                    | Provides a complete Remote System Update example including build and execution | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/premium/rsu/ug-rsu-agx5e-soc/" target="_blank">Agilex 5 HPS Remote System Update Example</a> |
| TSN HPS RGMII System Example Design                   | Agilex 5            | Embedded                      | Agilex 5 E-Series Premium Development Kit                    | Provides an example of a HPS system with support for Time-Sensitive Network (TSN) feature on HPS IO | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/premium/tsn/rgmii-hps/ug-tsncfg1-agx5e-premium/" target="_blank">Agilex 5 TSN HPS RGMII System Example Design</a> |
| TSN RGMII HVIO System Example Design                   | Agilex 5            | Embedded                      | Agilex 5 E-Series Premium Development Kit                    | Provides an example of a HPS system with support for Time-Sensitive Network (TSN) feature on FPGA IO (RGMII) | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/premium/tsn/rgmii-hvio/ug-tsncfg2-agx5e-premium/" target="_blank">Agilex 5 TSN HPS RGMII System Example Design</a> |
| TSN SGMII XCVR System Example Design                  | Agilex 5            | Embedded                      | Agilex 5 E-Series Premium Development Kit                    | Provides an example of a HPS system with support for Time-Sensitive Network (TSN) feature on SGMII XCVR | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/premium/tsn/sgmii_xcvr/ug-tsn-sgmii-xcvr-agilex5/" target="_blank">Agilex 5 TSN SGMII XCVR System Example Design</a> |
| Golden System Reference Design (GSRD)                 | Agilex 7             | Embedded                      | Agilex 7 F-Series FPGA Develpopment kit  (P-Tiles & E-Tile) (DK-SI-AGF014EB and DK-SI-AGF014EA) | Provides instructions on how to test a basic HPS example with software on the development kit | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-7/f-series/soc/gsrd/ug-gsrd-agx7f-soc/" target="_blank">Agilex 7 F-Series SoC Development Kit GSRD User Guide</a> |
| Golden System Reference Design (GSRD)                 | Agilex 7             | Embedded                      | Agilex 7 F-Series FPGA Develpopment kit  (2x F-Tile) (K-DEV-AGF027F1ES and DK-DEV-AGF023FA) | Provides instructions on how to test a basic HPS example with software on the development kit | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-7/f-series/fpga/gsrd/ug-gsrd-agx7f-fpga/" target="_blank">Agilex 7 F-Series FPGA Development Kit GSRD User Guide</a> |
| Golden System Reference Design (GSRD)                 | Agilex 7            | Embedded                      | Agilex 7 I-Series FPGA Development Kit (DK-SI-AGI027FB, DK-SI-AGI027FA, DK-SI-AGI027FC) | Provides instructions on how to test a basic HPS example with software on the development kit | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-7/i-series/soc/gsrd/ug-gsrd-agx7i-soc/" target="_blank">Agilex 7 I-Series FPGA Development Kit GSRD User Guide</a> |
| Golden System Reference Design (GSRD)                 | Agilex 7             | Embedded                      | Agilex 7 M-Series HBM2e Development Kit (3x F-Tile & 1x R-Tile) (DK-DEV-AGM039FES) | Provides instructions on how to test a basic HPS example with software on the development kit | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-7/m-series/hbm2e/ug-gsrd-agx7m-hbm2e/" target="_blank">Agilex 7 M-Series HBM2e Development Kit GSRD User Guide</a> |
| HPS eMMC Boot Example                                 | Agilex 7            | Embedded                      | Agilex 7 Transceiver-SoC Development Kit P-Tile E-Tile (DK-SI-AGF014EB) | Provides an example of how to boot HPS from eMMC             | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-7/f-series/soc/emmc/ug-emmc-agx7f-soc/" target="_blank">Agilex 7 HPS eMMC Boot Example</a> |
| HPS Remote System Update Example                      | Agilex 7            | Embedded                      | Agilex 7 Transceiver-SoC Development Kit P-Tile E-Tile Production Linear Power Solution (DK-SI-AGF014EB) | Provides a complete Remote System Update example including build and execution | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-7/f-series/soc/rsu/ug-rsu-agx7f-soc/" target="_blank">Agilex 7 HPS Remote System Update Example</a> |
| HPS Multi-QSPI Remote System Update Example           | Agilex 7            | Embedded                      | Agilex 7 Transceiver-SoC Development Kit P-Tile E-Tile Production Linear Power Solution (DK-SI-AGF014EB) | Provides a complete Multi-QSPI Remote System Update example including build and execution | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-7/f-series/soc/rsu/ug-rsu-multiqspi-agx7f-soc/" target="_blank">Agilex 7 HPS Multi-QSPI Remote System Update Example</a> |
| FPGA Remote Debug Example                             | Agilex 7            | Embedded                      | Agilex 7 Transceiver-SoC Development Kit P-Tile E-Tile (DK-SI-AGF014EB) | Provides an example of how to use the remote FPGA debug feature | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-7/f-series/soc/remote-debug/ug-remote-debug-agx7f-soc/" target="_blank">Agilex 7 FPGA Remote Debug Example</a> |
| Fabric Configuration from Linux Example               | Agilex 7            | Embedded                      | Agilex 7 Transceiver-SoC Development Kit P-Tile E-Tile (DK-SI-AGF014EB) | Provides an example of how to configure FPGA fabric from Linux | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-7/f-series/soc/fabric-config/ug-linux-fabric-config-agx7f-soc/" target="_blank">Agilex 7 Fabric Configuration from Linux Example</a> |
| Setting up and Using Bridges Linux Example| Agilex 7            | Embedded                      | Agilex 7 Transceiver-SoC Development Kit P-Tile E-Tile (DK-SI-AGF014EB) | Provides an example of how to configure FPGA2HPS bridges to move data to/from SDRAM from Linux | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-7/f-series/soc/setup-use-bridges/ug-setup-use-bridges-agx7f-soc/" target="_blank">Agilex 7 Setting up and Using Bridges Linux Example</a> |
| Golden System Reference Design (GSRD)                 | Stratix 10          | Embedded                      | Stratix 10 SX SoC Development Kit H-Tile (DK-SOC-1SSX-H-D)   | Provides instructions on how to test a basic HPS example with software on the development kit | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/stratix-10/sx/soc/gsrd/ug-gsrd-s10sx-soc/" target="_blank">Stratix 10 SX SoC Development Kit GSRD User Guide</a> |
| HPS eMMC Boot Example                                 | Stratix 10          | Embedded                      | Stratix 10 SX SoC Development Kit H-Tile (DK-SOC-1SSX-H-D)   | Provides an example of how to boot HPS from eMMC             | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/stratix-10/sx/soc/emmc/ug-emmc-s10sx-soc/" target="_blank">Stratix 10 HPS eMMC Boot Example</a> |
| HPS Remote System Update Example                      | Stratix 10          | Embedded                      | Stratix 10 SX SoC Development Kit H-Tile (DK-SOC-1SSX-H-D)   | Provides a complete Remote System Update example including build and execution | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/stratix-10/sx/soc/rsu/ug-rsu-s10sx-soc/" target="_blank">Stratix 10 HPS Remote System Update Example</a> |
| FPGA Remote Debug Example                             | Stratix 10          | Embedded                      | Stratix 10 SX SoC Development Kit H-Tile (DK-SOC-1SSX-H-D)   | Provides an example of how to use the remote FPGA debug feature | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/stratix-10/sx/soc/remote-debug/ug-remote-debug-s10sx-soc/" target="_blank">Stratix 10 FPGA Remote Debug Example</a> |
| Fabric Configuration from Linux Example               | Stratix 10          | Embedded                      | Stratix 10 SX SoC Development Kit H-Tile (DK-SOC-1SSX-H-D)   | Provides an example of how to configure FPGA fabric from Linux | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/stratix-10/sx/soc/fabric-config/ug-linux-fabric-config-s10sx-soc/" target="_blank">Stratix 10 Fabric Configuration from Linux Example</a> |
| Agilex™ 7 FPGA M-Series Root Port System Reference Design | Agilex 7        | Embedded                      | Agilex™ 7 FPGA M-Series Development Kit - HBM2e Edition (DK-DEV-AGM039FES) | Provides an example of how to do the bootup and transactions to the PCIe End Point | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-7/m-series/pcie_rp/ug-pcie_rp-agx7m-hbm2e/" target="_blank">Agilex 7 PCIe Root Port User Guide</a>  |
| Agilex™ 5 FPGA E-Series Root Port System Reference Design | Agilex 5        | Embedded                      | Agilex™ 5 FPGA E-Series Premium Development Kit (DK-A5E065BB32AES1)         | Provides an example of how to do the bootup and transactions to the PCIe End Point | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/premium/pcie_rp/ug-pcie_rp-agx5e-premium/" target="_blank">Agilex 5 Root Port System Reference Design</a> |
| Linux Boot Example | Agilex 7 | Embedded |  Agilex™ 7 Transceiver-SoC Development kit P-Tile E-Tile production (DK-SI-AGF014EB) | Provides example of building bootloaders to boot to Linux |<a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-7/f-series/soc/boot-examples/ug-linux-boot-agx7-soc/" target="_blank">Agilex 7 GHRD Linux Boot Examples</a> |
| Linux Boot Example | Stratix 10 | Embedded |  Intel Stratix 10 SX SoC Development Kit (DK-SOC-1SSX-H-D ) | Provides example of building bootloaders to boot to Linux |<a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/stratix-10/sx/soc/boot-examples/ug-linux-boot-s10-soc/" target="_blank">Stratix 10 GHRD Linux Boot Examples</a> |
| Xen Hypervisor GSRD | Agilex 7 | Embedded |  Agilex 7 Transceiver-SoC Development Kit P-Tile E-Tile (DK-SI-AGF014EB) | Provides example using Xen Hypervisor |<a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-7/f-series/soc/xen/ug-xen-agx7f-soc/" target="_blank">Agilex 7 Xen Hypervisor Example</a> |
| Xen Hypervisor GSRD | Agilex 5 | Embedded |  Agilex 5 E-Series Premium Development Kit | Provides example using Xen Hypervisor |<a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/premium/xen/ug-xen-agx5e-premium/" target="_blank">Agilex 5 Xen Hypervisor Example</a> |
| Xen Hypervisor GSRD | Agilex 5 | Embedded |  Agilex 5 E-Series Modular Development Kit | Provides example using Xen Hypervisor |<a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/modular/xen/ug-xen-agx5e-modular/" target="_blank">Agilex 5 Xen Hypervisor Example</a> |
| Agilex 5 FPGA - Helloworld and OCM memory test design on Nios® V/c Processor | Agilex 5 | Embedded |  Agilex 5 E-Series Premium Development Kit | Demonstrate a simple Hello World and On-Chip Memory Test application based on Nios V/c processor. |<a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/premium/niosv/niosv_c/niosv_c_helloworld_ocm_mem_test/ug-helloworld-ocm-mem-test-agx5e-premium/" target="_blank">Agilex 5 FPGA - Helloworld and OCM memory test design on Nios® V/c Processor</a> |
| Agilex 5 FPGA - Nios® V/g Processor OCM to OCM | Agilex 5 | Embedded |  Agilex 5 E-Series Premium Development Kit | Demonstrate an On-Chip Memory Test application based on Nios V/g processor. |<a href="https://github.com/altera-fpga/agilex5e-nios-ed/blob/rel/24.3.1/niosv_g/niosv_g_ocm_mem_test/docs/Agilex%E2%84%A2_5_FPGA_Nios%C2%AEV_g_Processor_OCM_test_Design.pdf" target="_blank">Agilex 5 FPGA - Nios® V/g Processor OCM to OCM</a> |
| Agilex 5 FPGA - Helloworld Design on Nios® V/g Processor | Agilex 5 | Embedded |  Agilex 5 E-Series Premium Development Kit | Demonstrate a simple Hello World application based on Nios V/g processor. |<a href="https://github.com/altera-fpga/agilex5e-nios-ed/blob/rel/24.3.1/niosv_g/niosv_g_helloworld/docs/Agilex%E2%84%A2_5_FPGA_Nios%C2%AEV_g_Processor_Helloworld_Design.pdf" target="_blank">Agilex 5 FPGA - Helloworld Design on Nios® V/g Processor</a> |
| Agilex 5 FPGA - Nios® V/m PIO LED Toggle Design | Agilex 5 | Embedded |  Agilex 5 E-Series Premium Development Kit | Demonstrate a LED Peripheral Test application with Parallel Input/Output IP core based on Nios V/m processor. |<a href="https://github.com/altera-fpga/agilex5e-nios-ed/blob/rel/24.3.1/niosv_m/niosv_m_pio/docs/Agilex%E2%84%A2_5_FPGA_Nios%C2%AEV_m_Processor_PIO_LED_Toggle_Design.pdf" target="_blank">Agilex 5 FPGA - Nios® V/m PIO LED Toggle Design</a> |
| Agilex 5 FPGA - Helloworld and OCM memory test design on Nios® V/m Processor | Agilex 5 | Embedded |  Agilex 5 E-Series Premium Development Kit | Demonstrate a simple Hello World and On-Chip Memory Test application based on Nios V/m processor. |<a href="https://github.com/altera-fpga/agilex5e-nios-ed/blob/rel/24.3.1/niosv_m/niosv_m_helloworld_ocm_mem_test/docs/Agilex%E2%84%A2_5_FPGA_Nios%C2%AEV_g_Processor_Helloworld_Design.pdf" target="_blank">Agilex 5 FPGA - Helloworld and OCM memory test design on Nios® V/m Processor</a> |
| Agilex 5 FPGA - Nios® V/m Processor DMA-OCM  | Agilex 5 | Embedded |  Agilex 5 E-Series Premium Development Kit | Demonstrate a simple Data Transfer application between 2 On-Chip Memory(s) through a Modular Scatter-Gather DMA IP core based on Nios V/m processor. |<a href="https://github.com/altera-fpga/agilex5e-nios-ed/blob/rel/24.3.1/niosv_m/niosv_m_dma_ocm/docs/Agilex%E2%84%A2_5_FPGA_Nios%C2%AEV_m_Processor_DMA_OCM_design.pdf" target="_blank">Agilex 5 FPGA - Nios® V/m Processor DMA-OCM</a> |
| Agilex 7 FPGA- Iperf Design on Nios® V/m Processor | Agilex 7 | Embedded |  Agilex 7 Transceiver-SoC Development kit P-Tile E-Tile production (DK-SI-AGF014EB) | Demonstrate a IPerf 2 application based on Nios V/m processor. |<a href="https://github.com/altera-fpga/agilex7f-nios-ed/blob/rel/24.3.1/agf014eb-si-devkit/niosv_m/agilex7_sisoc_iperf/docs/Agilex%E2%84%A2_7_FPGA_Iperf_design_on_Nios%C2%AEV_m_Processor.pdf" target="_blank">Agilex 7 FPGA- Iperf Design on Nios® V/m Processor</a> |
| Agilex 7 FPGA- Simple Socket Server Design on Nios® V/m Processor  | Agilex 7 | Embedded |  Agilex 7 Transceiver-SoC Development kit P-Tile E-Tile production (DK-SI-AGF014EB) | Demonstrate a Simple Socket Server application that controls LED outputs based on Nios V/m processor. |<a href="https://github.com/altera-fpga/agilex7f-nios-ed/blob/rel/24.3.1/agf014eb-si-devkit/niosv_m/agilex7_sisoc_sss/docs/Agilex%E2%84%A2_7_FPGA_Simple_Socket_Server_design_on_Nios%C2%AEV_m_Processor.pdf" target="_blank">Agilex 7 FPGA- Simple Socket Server Design on Nios® V/m Processor</a> |
| Agilex 7 FPGA- PAM4 8x53Gpbs with QSFPDD Serial Loopback application based on Nios V/m processor | Agilex 7 | Embedded |  Agilex 7 FPGA F-Series Development Kit 2xF-Tile (DK-DEV-AGF027F1ES) | Demonstrate a PAM4 8x53Gpbs with QSFPDD Serial Loopback application based on Nios V/m processor. |<a href="https://github.com/altera-fpga/agilex7f-nios-ed/blob/rel/24.3.1/agf027f1es-dev-devkit/niosv_m/xcver_ser_lp/docs/Nios_Vm_Processor_PAM4_8x53Gbps_with_QSFPDD_Serial_loopback_design.pdf" target="_blank">Agilex 7 FPGA- PAM4 8x53Gpbs with QSFPDD Serial Loopback application based on Nios V/m processor</a> |
| Agilex 7 FPGA - Helloworld OCM PIO Example Design on Nios® V/c processor | Agilex 7 | Embedded |  Agilex 7 FPGA F-Series Development Kit P-Tile and E-Tile (DK-DEV-AGF014EA) | Demonstrate an On-Chip Memory Test, a LED Peripheral Test, and a System ID Test based on Nios V/c processor. |<a href="https://github.com/altera-fpga/agilex7f-nios-ed/blob/rel/24.3.1/agf014ea-dev-devkit/niosv_c/pio_ocm/docs/Nios_Vc_Processor_PIO_OCM_Design_on_Agilex_7_FPGA.pdf" target="_blank">Agilex 7 FPGA - Helloworld OCM PIO Example Design on Nios® V/c processor</a> |
| Agilex 7 FPGA - CRC Custom Instruction Design on Nios® V/g processor | Agilex 7 | Embedded |  Agilex 7 FPGA F-Series Development Kit P-Tile and E-Tile (DK-DEV-AGF014EA) | Demonstrate Nios V/g processor’s Custom Instruction feature with a CRC Processing Engine logic block. |<a href="https://github.com/altera-fpga/agilex7f-nios-ed/blob/rel/24.3.1/agf014ea-dev-devkit/niosv_g/ci_crc/docs/Nios_Vg_Processor_Custom_Instruction_CRC_Design_on_Agilex_7_FPGA.pdf" target="_blank">Agilex 7 FPGA - CRC Custom Instruction Design on Nios® V/g processor</a> |
| Agilex 7 FPGA - Custom Instruction Design on Nios® V/g processor | Agilex 7 | Embedded |  Agilex 7 FPGA F-Series Development Kit P-Tile and E-Tile (DK-DEV-AGF014EA) | Demonstrate Nios V/g processor’s Custom Instruction feature with bit manipulation, multiplication, and concatenation Processing Engine logic blocks. |<a href="https://github.com/altera-fpga/agilex7f-nios-ed/blob/rel/24.3.1/agf014ea-dev-devkit/niosv_g/ci_basic_operations/docs/Nios_Vg_Processor_Custom_Instruction_Design_on_Agilex_7_FPGA.pdf" target="_blank">Agilex 7 FPGA - Custom Instruction Design on Nios® V/g processor</a> |
| Agilex 7 FPGA- Nios® V/g ECC Lite Example Design | Agilex 7 | Embedded |  None (Simulation) | Simulate Nios V processor’s ECC feature during an ECC error event. Simulation is required to inject the error. |<a href="https://github.com/altera-fpga/agilex7f-nios-ed/blob/rel/24.3.1/agf014ea-dev-devkit/niosv_g/ecc_lite/docs/Nios_Vg_Processor_ECC_Lite_Design_on_Agilex_7_FPGA.pdf" target="_blank">Agilex 7 FPGA- Nios® V/g ECC Lite Example Design</a> |
| Agilex 7 FPGA- Nios® V/g Processor Tightly Coupled Memory (TCM) Design | Agilex 7 | Embedded |  Agilex 7 Transceiver-SoC Development kit P-Tile E-Tile production (DK-SI-AGF014EB) | Demonstrate a Memory Test application on On-Chip Memory, Cache, Tightly-Coupled Memory, and External Memory based on Nios V/g processor. |<a href="https://github.com/altera-fpga/agilex7f-nios-ed/blob/rel/24.3.1/agf014eb-si-devkit/niosv_g/tcm_mem_test/docs/Nios_Vg_Processor_Tightly_Coupled_Memory_Test_Design_on_Agilex_7_FPGA.pdf" target="_blank">Agilex 7 FPGA- Nios® V/g Processor Tightly Coupled Memory (TCM) Design</a> |
| Agilex 5 FPGA- Nios® V/m Processor Baseline GHRD Design | Agilex 5 | Embedded |  Agilex 5 E-Series Premium Development Kit | Provides a simple Baseline Nios V GHRD that comprises of On-Chip Memory, Parallel Input/Output, JTAG UART and System IP core.  |<a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/premium/niosv/niosv_m/niosv_m_baseline_ghrd/ug-baseline-ghrd-agx5e-premium/" target="_blank">Agilex 5 FPGA- Nios® V/m Processor Baseline GHRD Design</a> |
| Agilex 5 FPGA- Nios® V/g TinyML LiteRT for Microcontroller Design | Agilex 5 | Embedded |  Agilex 5 E-Series Premium Development Kit | Demonstrates the TinyML application using LiteRT for microcontrollers software with Nios® V/g processor.  |<a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/premium/niosv/niosv_g/tinyml_liteRT/ug-tinyml-liteRT-agx5e-premium/" target="_blank">Agilex 5 FPGA- Nios® V/g TinyML LiteRT for Microcontroller Design</a> |
| Agilex 7 FPGA- Nios® V/g TinyML LiteRT for Microcontroller Design | Agilex 7 | Embedded |  Agilex 7 FPGA F-Series Development Kit P-Tile and E-Tile (DK-DEV-AGF014EA) | Demonstrates the TinyML application using LiteRT for microcontrollers software with Nios® V/g processor.  |<a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-7/f-series/fpga/niosv/niosv_g/tinyml_liteRT/ug-tinyml-litert-agx7f-fpga/" target="_blank"> Agilex 7 FPGA- Nios® V/g TinyML LiteRT for Microcontroller Design </a> |
| Agilex 7 FPGA- Nios® V/g Processor Floating Point Unit (FPU) Design | Agilex 7 | Embedded |  Agilex 7 Transceiver-SoC Development kit P-Tile E-Tile production (DK-SI-AGF014EB) | Demonstrate a floating point application using Nios V/g processor FPU. |<a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-7/f-series/soc/niosv/niosv_g/fpu_test/ug-fpu-agx7f-fpga/" target="_blank"> Agilex 7 FPGA- Nios® V/g Processor Floating Point Unit (FPU) Design </a> |
| Agilex 3 FPGA- Nios® V/m Processor Baseline GHRD Design | Agilex 3 | Embedded |  None (Simulation) | Provides a simple Baseline Nios V GHRD that comprises of On-Chip Memory, Parallel Input/Output, JTAG UART and System IP core.  |<a href="https://github.com/altera-fpga/agilex3e-nios-ed/blob/rel/25.1.0/niosv_m/baseline_ghrd/docs/Nios_Vm_Processor_Baseline_GHRD_Design_on_Agilex_3_FPGA.md" target="_blank">Agilex 3 FPGA- Nios® V/m Processor Baseline GHRD Design</a> |
| Golden System Reference Design (GSRD)                 | Arria 10          | Embedded                      | Arria 10 SX SoC Development Kit (DK-SOC-10AS066S-E) | Provides instructions on how to test a basic HPS example with software on the development kit | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/arria-10/sx/soc/gsrd/ug-gsrd-a10sx-soc/" target="_blank">Arria 10 SX SoC Development Kit GSRD User Guide</a> |
| Golden System Reference Design (GSRD)                 | Cyclone® V          | Embedded                      | Cyclone® V SX SoC Development Kit Rev-E (DK-DEV-5CSXC6N-B)  | Provides instructions on how to test a basic HPS example with software on the development kit | <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/cyclone-v/sx/soc/gsrd/ug-gsrd-cve-soc/" target="_blank">Cyclone® V SX SoC Development Kit GSRD User Guide</a> |
