// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pynq_filters_AXIvideo2Mat_HH_
#define _pynq_filters_AXIvideo2Mat_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct pynq_filters_AXIvideo2Mat : public sc_module {
    // Port declarations 37
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<24> > in_data_TDATA;
    sc_in< sc_logic > in_data_TVALID;
    sc_out< sc_logic > in_data_TREADY;
    sc_in< sc_lv<3> > in_data_TKEEP;
    sc_in< sc_lv<3> > in_data_TSTRB;
    sc_in< sc_lv<1> > in_data_TUSER;
    sc_in< sc_lv<1> > in_data_TLAST;
    sc_in< sc_lv<1> > in_data_TID;
    sc_in< sc_lv<1> > in_data_TDEST;
    sc_in< sc_lv<10> > img_rows_V_dout;
    sc_in< sc_logic > img_rows_V_empty_n;
    sc_out< sc_logic > img_rows_V_read;
    sc_in< sc_lv<11> > img_cols_V_dout;
    sc_in< sc_logic > img_cols_V_empty_n;
    sc_out< sc_logic > img_cols_V_read;
    sc_out< sc_lv<8> > img_data_stream_0_V_din;
    sc_in< sc_logic > img_data_stream_0_V_full_n;
    sc_out< sc_logic > img_data_stream_0_V_write;
    sc_out< sc_lv<8> > img_data_stream_1_V_din;
    sc_in< sc_logic > img_data_stream_1_V_full_n;
    sc_out< sc_logic > img_data_stream_1_V_write;
    sc_out< sc_lv<8> > img_data_stream_2_V_din;
    sc_in< sc_logic > img_data_stream_2_V_full_n;
    sc_out< sc_logic > img_data_stream_2_V_write;
    sc_out< sc_lv<10> > img_rows_V_out_din;
    sc_in< sc_logic > img_rows_V_out_full_n;
    sc_out< sc_logic > img_rows_V_out_write;
    sc_out< sc_lv<11> > img_cols_V_out_din;
    sc_in< sc_logic > img_cols_V_out_full_n;
    sc_out< sc_logic > img_cols_V_out_write;


    // Module declarations
    pynq_filters_AXIvideo2Mat(sc_module_name name);
    SC_HAS_PROCESS(pynq_filters_AXIvideo2Mat);

    ~pynq_filters_AXIvideo2Mat();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_25;
    sc_signal< sc_lv<24> > AXI_video_strm_V_data_V_0_data_out;
    sc_signal< sc_logic > AXI_video_strm_V_data_V_0_vld_in;
    sc_signal< sc_logic > AXI_video_strm_V_data_V_0_vld_out;
    sc_signal< sc_logic > AXI_video_strm_V_data_V_0_ack_out;
    sc_signal< sc_lv<24> > AXI_video_strm_V_data_V_0_data_reg;
    sc_signal< sc_logic > AXI_video_strm_V_data_V_0_areset_d;
    sc_signal< sc_logic > AXI_video_strm_V_data_V_0_in_rdy;
    sc_signal< sc_logic > AXI_video_strm_V_data_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > AXI_video_strm_V_data_V_0_has_vld_data_reg;
    sc_signal< sc_logic > AXI_video_strm_V_keep_V_0_vld_in;
    sc_signal< sc_logic > AXI_video_strm_V_keep_V_0_ack_out;
    sc_signal< sc_logic > AXI_video_strm_V_keep_V_0_in_rdy;
    sc_signal< sc_logic > AXI_video_strm_V_keep_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > AXI_video_strm_V_keep_V_0_has_vld_data_reg;
    sc_signal< sc_logic > AXI_video_strm_V_strb_V_0_vld_in;
    sc_signal< sc_logic > AXI_video_strm_V_strb_V_0_ack_out;
    sc_signal< sc_logic > AXI_video_strm_V_strb_V_0_in_rdy;
    sc_signal< sc_logic > AXI_video_strm_V_strb_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > AXI_video_strm_V_strb_V_0_has_vld_data_reg;
    sc_signal< sc_lv<1> > AXI_video_strm_V_user_V_0_data_out;
    sc_signal< sc_logic > AXI_video_strm_V_user_V_0_vld_in;
    sc_signal< sc_logic > AXI_video_strm_V_user_V_0_ack_out;
    sc_signal< sc_lv<1> > AXI_video_strm_V_user_V_0_data_reg;
    sc_signal< sc_logic > AXI_video_strm_V_user_V_0_in_rdy;
    sc_signal< sc_logic > AXI_video_strm_V_user_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > AXI_video_strm_V_user_V_0_has_vld_data_reg;
    sc_signal< sc_lv<1> > AXI_video_strm_V_last_V_0_data_out;
    sc_signal< sc_logic > AXI_video_strm_V_last_V_0_vld_in;
    sc_signal< sc_logic > AXI_video_strm_V_last_V_0_ack_out;
    sc_signal< sc_lv<1> > AXI_video_strm_V_last_V_0_data_reg;
    sc_signal< sc_logic > AXI_video_strm_V_last_V_0_in_rdy;
    sc_signal< sc_logic > AXI_video_strm_V_last_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > AXI_video_strm_V_last_V_0_has_vld_data_reg;
    sc_signal< sc_logic > AXI_video_strm_V_id_V_0_vld_in;
    sc_signal< sc_logic > AXI_video_strm_V_id_V_0_ack_out;
    sc_signal< sc_logic > AXI_video_strm_V_id_V_0_in_rdy;
    sc_signal< sc_logic > AXI_video_strm_V_id_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > AXI_video_strm_V_id_V_0_has_vld_data_reg;
    sc_signal< sc_logic > AXI_video_strm_V_dest_V_0_vld_in;
    sc_signal< sc_logic > AXI_video_strm_V_dest_V_0_ack_out;
    sc_signal< sc_logic > AXI_video_strm_V_dest_V_0_in_rdy;
    sc_signal< sc_logic > AXI_video_strm_V_dest_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > AXI_video_strm_V_dest_V_0_has_vld_data_reg;
    sc_signal< sc_logic > in_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_292;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp1_stg0_fsm_4;
    sc_signal< bool > ap_sig_299;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it1;
    sc_signal< sc_lv<1> > exitcond9_i_fu_363_p2;
    sc_signal< sc_lv<1> > brmerge_i_fu_377_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp2_stg0_fsm_5;
    sc_signal< bool > ap_sig_319;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it1;
    sc_signal< sc_lv<1> > eol_2_i_phi_fu_281_p4;
    sc_signal< sc_logic > img_rows_V_blk_n;
    sc_signal< sc_logic > img_cols_V_blk_n;
    sc_signal< sc_logic > img_data_stream_0_V_blk_n;
    sc_signal< sc_lv<1> > exitcond9_i_reg_454;
    sc_signal< sc_logic > img_data_stream_1_V_blk_n;
    sc_signal< sc_logic > img_data_stream_2_V_blk_n;
    sc_signal< sc_logic > img_rows_V_out_blk_n;
    sc_signal< sc_logic > img_cols_V_out_blk_n;
    sc_signal< sc_lv<10> > p_7_i_reg_208;
    sc_signal< sc_lv<1> > eol_i_reg_219;
    sc_signal< sc_lv<1> > eol_reg_231;
    sc_signal< sc_lv<24> > axi_data_V_1_i_reg_242;
    sc_signal< sc_lv<1> > eol_2_i_reg_278;
    sc_signal< sc_lv<1> > axi_last_V_3_i_reg_289;
    sc_signal< sc_lv<24> > axi_data_V_3_i_reg_301;
    sc_signal< sc_lv<24> > reg_313_0;
    sc_signal< sc_lv<1> > reg_313_4;
    sc_signal< bool > ap_sig_382;
    sc_signal< bool > ap_sig_392;
    sc_signal< bool > ap_sig_399;
    sc_signal< sc_lv<10> > img_rows_V_read_reg_415;
    sc_signal< bool > ap_sig_416;
    sc_signal< sc_lv<11> > img_cols_V_read_reg_420;
    sc_signal< sc_lv<24> > tmp_data_V_reg_425;
    sc_signal< sc_lv<1> > tmp_last_V_reg_433;
    sc_signal< sc_lv<1> > exitcond8_i_fu_348_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_434;
    sc_signal< sc_lv<9> > i_V_fu_353_p2;
    sc_signal< sc_lv<9> > i_V_reg_449;
    sc_signal< sc_lv<10> > j_V_fu_368_p2;
    sc_signal< sc_lv<1> > brmerge_i_reg_463;
    sc_signal< sc_lv<1> > axi_last_V1_i_reg_177;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_6;
    sc_signal< bool > ap_sig_468;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_475;
    sc_signal< sc_lv<24> > axi_data_V1_i_reg_187;
    sc_signal< sc_lv<9> > p_i_reg_197;
    sc_signal< sc_lv<1> > eol_i_phi_fu_223_p4;
    sc_signal< sc_lv<1> > axi_last_V_2_i_phi_fu_258_p4;
    sc_signal< sc_lv<24> > p_Val2_s_phi_fu_270_p4;
    sc_signal< sc_lv<1> > ap_reg_phiprechg_axi_last_V_2_i_reg_253pp1_it1;
    sc_signal< sc_lv<24> > ap_reg_phiprechg_p_Val2_s_reg_266pp1_it1;
    sc_signal< sc_lv<1> > sof_1_i_fu_106;
    sc_signal< sc_lv<10> > p_cast_cast_i_fu_344_p1;
    sc_signal< sc_lv<11> > p_7_cast_cast_i_fu_359_p1;
    sc_signal< sc_lv<1> > tmp_user_V_fu_331_p1;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_sig_342;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_st1_fsm_0;
    static const sc_lv<7> ap_ST_st2_fsm_1;
    static const sc_lv<7> ap_ST_st3_fsm_2;
    static const sc_lv<7> ap_ST_st4_fsm_3;
    static const sc_lv<7> ap_ST_pp1_stg0_fsm_4;
    static const sc_lv<7> ap_ST_pp2_stg0_fsm_5;
    static const sc_lv<7> ap_ST_st9_fsm_6;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_true;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_AXI_video_strm_V_data_V_0_ack_out();
    void thread_AXI_video_strm_V_data_V_0_data_out();
    void thread_AXI_video_strm_V_data_V_0_has_vld_data_reg_i();
    void thread_AXI_video_strm_V_data_V_0_vld_in();
    void thread_AXI_video_strm_V_data_V_0_vld_out();
    void thread_AXI_video_strm_V_dest_V_0_ack_out();
    void thread_AXI_video_strm_V_dest_V_0_has_vld_data_reg_i();
    void thread_AXI_video_strm_V_dest_V_0_vld_in();
    void thread_AXI_video_strm_V_id_V_0_ack_out();
    void thread_AXI_video_strm_V_id_V_0_has_vld_data_reg_i();
    void thread_AXI_video_strm_V_id_V_0_vld_in();
    void thread_AXI_video_strm_V_keep_V_0_ack_out();
    void thread_AXI_video_strm_V_keep_V_0_has_vld_data_reg_i();
    void thread_AXI_video_strm_V_keep_V_0_vld_in();
    void thread_AXI_video_strm_V_last_V_0_ack_out();
    void thread_AXI_video_strm_V_last_V_0_data_out();
    void thread_AXI_video_strm_V_last_V_0_has_vld_data_reg_i();
    void thread_AXI_video_strm_V_last_V_0_vld_in();
    void thread_AXI_video_strm_V_strb_V_0_ack_out();
    void thread_AXI_video_strm_V_strb_V_0_has_vld_data_reg_i();
    void thread_AXI_video_strm_V_strb_V_0_vld_in();
    void thread_AXI_video_strm_V_user_V_0_ack_out();
    void thread_AXI_video_strm_V_user_V_0_data_out();
    void thread_AXI_video_strm_V_user_V_0_has_vld_data_reg_i();
    void thread_AXI_video_strm_V_user_V_0_vld_in();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_reg_phiprechg_axi_last_V_2_i_reg_253pp1_it1();
    void thread_ap_reg_phiprechg_p_Val2_s_reg_266pp1_it1();
    void thread_ap_sig_25();
    void thread_ap_sig_292();
    void thread_ap_sig_299();
    void thread_ap_sig_319();
    void thread_ap_sig_342();
    void thread_ap_sig_382();
    void thread_ap_sig_392();
    void thread_ap_sig_399();
    void thread_ap_sig_416();
    void thread_ap_sig_434();
    void thread_ap_sig_468();
    void thread_ap_sig_475();
    void thread_ap_sig_cseq_ST_pp1_stg0_fsm_4();
    void thread_ap_sig_cseq_ST_pp2_stg0_fsm_5();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st9_fsm_6();
    void thread_axi_last_V_2_i_phi_fu_258_p4();
    void thread_brmerge_i_fu_377_p2();
    void thread_eol_2_i_phi_fu_281_p4();
    void thread_eol_i_phi_fu_223_p4();
    void thread_exitcond8_i_fu_348_p2();
    void thread_exitcond9_i_fu_363_p2();
    void thread_i_V_fu_353_p2();
    void thread_img_cols_V_blk_n();
    void thread_img_cols_V_out_blk_n();
    void thread_img_cols_V_out_din();
    void thread_img_cols_V_out_write();
    void thread_img_cols_V_read();
    void thread_img_data_stream_0_V_blk_n();
    void thread_img_data_stream_0_V_din();
    void thread_img_data_stream_0_V_write();
    void thread_img_data_stream_1_V_blk_n();
    void thread_img_data_stream_1_V_din();
    void thread_img_data_stream_1_V_write();
    void thread_img_data_stream_2_V_blk_n();
    void thread_img_data_stream_2_V_din();
    void thread_img_data_stream_2_V_write();
    void thread_img_rows_V_blk_n();
    void thread_img_rows_V_out_blk_n();
    void thread_img_rows_V_out_din();
    void thread_img_rows_V_out_write();
    void thread_img_rows_V_read();
    void thread_in_data_TDATA_blk_n();
    void thread_in_data_TREADY();
    void thread_j_V_fu_368_p2();
    void thread_p_7_cast_cast_i_fu_359_p1();
    void thread_p_Val2_s_phi_fu_270_p4();
    void thread_p_cast_cast_i_fu_344_p1();
    void thread_tmp_user_V_fu_331_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
