# [ Verilog ]
# Quartus Prime
.qsys_edit/
*_sim/
db/
greybox_tmp/
incremental_db/
simulation/
testbench/
timing/
*_generation_script*
*_inst.vhd
*.bak
*.cmp
*.done
*.eqn
*.hex
*.html
*.jdi
*.jpg
*.mif
*.pin
*.pof
*.ptf.*
*.qar
*.qarlog
*.qws
*.rpt
*.smsg
*.sof
*.sopc_builder
*.summary
*.tcl
*.txt
*~
*example*
*sopc_*

# generated PLL specification file
PLLJ_PLLSPE_INFO.txt
