0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v,1596693122,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/cpu_axi_interface.v,,confreg,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/axi_wrap/axi_wrap.v,1557740510,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v,,axi_wrap,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v,1627973739,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v,,axi_wrap_ram,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v,1627909109,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/testbench/mycpu_tb.v,,soc_axi_lite_top,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v,1627885501,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v,,axi_clock_converter,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v,1627885500,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v,,axi_crossbar_1x2,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_ram/sim/axi_ram.v,1627885498,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v,,axi_ram,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v,1627885466,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_ram/sim/axi_ram.v,,clk_pll,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1627885466,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v,,MDU,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v,,ALU,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v,,CP0,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v,1627972401,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v,,CU,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v,,EX,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v,,EX_MEM,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v,,ID,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v,,ID1,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v,,ID2,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v,,ID_EX,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v,1627972677,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v,,IF,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v,,IF_ID,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v,1627958343,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v,,MEM,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v,,MEM_WB,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v,1627909866,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v,,PC,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v,,RegFile,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v,,RegHILO,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v,1627958389,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v,,mycpu_top,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v,,WB,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/axi_wrap/axi_wrap.v,,WRConflict,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/cpu_axi_interface.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v,,cpu_axi_interface,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/div/sim/div.vhd,1627885340,vhdl,,,,div,,,,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/divu/sim/divu.vhd,1627885376,vhdl,,,,divu,,,,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/testbench/mycpu_tb.v,1627914830,verilog,,,,tb_top,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
