
Stepper_control_tst.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003830  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080038f0  080038f0  000138f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003928  08003928  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003928  08003928  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003928  08003928  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003928  08003928  00013928  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800392c  0800392c  0001392c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003930  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  20000010  0800393c  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200001dc  0800393c  000201dc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f223  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002287  00000000  00000000  0002f257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d40  00000000  00000000  000314e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c58  00000000  00000000  00032220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011f91  00000000  00000000  00032e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001148d  00000000  00000000  00044e09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006a3b2  00000000  00000000  00056296  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c0648  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f0c  00000000  00000000  000c0698  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080038d8 	.word	0x080038d8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	080038d8 	.word	0x080038d8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_USART1_UART_Init>:
/**
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void) {
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8000224:	4b14      	ldr	r3, [pc, #80]	; (8000278 <MX_USART1_UART_Init+0x58>)
 8000226:	4a15      	ldr	r2, [pc, #84]	; (800027c <MX_USART1_UART_Init+0x5c>)
 8000228:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800022a:	4b13      	ldr	r3, [pc, #76]	; (8000278 <MX_USART1_UART_Init+0x58>)
 800022c:	22e1      	movs	r2, #225	; 0xe1
 800022e:	0252      	lsls	r2, r2, #9
 8000230:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000232:	4b11      	ldr	r3, [pc, #68]	; (8000278 <MX_USART1_UART_Init+0x58>)
 8000234:	2200      	movs	r2, #0
 8000236:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000238:	4b0f      	ldr	r3, [pc, #60]	; (8000278 <MX_USART1_UART_Init+0x58>)
 800023a:	2200      	movs	r2, #0
 800023c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800023e:	4b0e      	ldr	r3, [pc, #56]	; (8000278 <MX_USART1_UART_Init+0x58>)
 8000240:	2200      	movs	r2, #0
 8000242:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000244:	4b0c      	ldr	r3, [pc, #48]	; (8000278 <MX_USART1_UART_Init+0x58>)
 8000246:	220c      	movs	r2, #12
 8000248:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800024a:	4b0b      	ldr	r3, [pc, #44]	; (8000278 <MX_USART1_UART_Init+0x58>)
 800024c:	2200      	movs	r2, #0
 800024e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000250:	4b09      	ldr	r3, [pc, #36]	; (8000278 <MX_USART1_UART_Init+0x58>)
 8000252:	2200      	movs	r2, #0
 8000254:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000256:	4b08      	ldr	r3, [pc, #32]	; (8000278 <MX_USART1_UART_Init+0x58>)
 8000258:	2200      	movs	r2, #0
 800025a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800025c:	4b06      	ldr	r3, [pc, #24]	; (8000278 <MX_USART1_UART_Init+0x58>)
 800025e:	2200      	movs	r2, #0
 8000260:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000262:	4b05      	ldr	r3, [pc, #20]	; (8000278 <MX_USART1_UART_Init+0x58>)
 8000264:	0018      	movs	r0, r3
 8000266:	f002 fd35 	bl	8002cd4 <HAL_UART_Init>
 800026a:	1e03      	subs	r3, r0, #0
 800026c:	d001      	beq.n	8000272 <MX_USART1_UART_Init+0x52>
    Error_Handler();
 800026e:	f000 fae3 	bl	8000838 <Error_Handler>
  }
}
 8000272:	46c0      	nop			; (mov r8, r8)
 8000274:	46bd      	mov	sp, r7
 8000276:	bd80      	pop	{r7, pc}
 8000278:	2000002c 	.word	0x2000002c
 800027c:	40013800 	.word	0x40013800

08000280 <HAL_UART_RxCpltCallback>:

// void Send_data_back(uint8_t * data2beback, uint16_t data_len, uint32_t timeout) {
//   HAL_UART_Transmit(&huart1, data2beback, data_len, timeout);
// }

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000280:	b590      	push	{r4, r7, lr}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
  memcpy(CMD_recv, CMD_recv_buffer, CMD_BUFFER_LEN);
 8000288:	4b07      	ldr	r3, [pc, #28]	; (80002a8 <HAL_UART_RxCpltCallback+0x28>)
 800028a:	4a08      	ldr	r2, [pc, #32]	; (80002ac <HAL_UART_RxCpltCallback+0x2c>)
 800028c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800028e:	c313      	stmia	r3!, {r0, r1, r4}
 8000290:	ca03      	ldmia	r2!, {r0, r1}
 8000292:	c303      	stmia	r3!, {r0, r1}
  HAL_UART_Receive_DMA(&huart1, CMD_recv_buffer, CMD_BUFFER_LEN);
 8000294:	4905      	ldr	r1, [pc, #20]	; (80002ac <HAL_UART_RxCpltCallback+0x2c>)
 8000296:	4b06      	ldr	r3, [pc, #24]	; (80002b0 <HAL_UART_RxCpltCallback+0x30>)
 8000298:	2214      	movs	r2, #20
 800029a:	0018      	movs	r0, r3
 800029c:	f002 fd6e 	bl	8002d7c <HAL_UART_Receive_DMA>
}
 80002a0:	46c0      	nop			; (mov r8, r8)
 80002a2:	46bd      	mov	sp, r7
 80002a4:	b003      	add	sp, #12
 80002a6:	bd90      	pop	{r4, r7, pc}
 80002a8:	200000c8 	.word	0x200000c8
 80002ac:	200000b4 	.word	0x200000b4
 80002b0:	2000002c 	.word	0x2000002c

080002b4 <DMA_init>:

void DMA_init(void) {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOA, PIN_RS495_RE_Pin, GPIO_PIN_RESET);
 80002b8:	2390      	movs	r3, #144	; 0x90
 80002ba:	05db      	lsls	r3, r3, #23
 80002bc:	2200      	movs	r2, #0
 80002be:	2110      	movs	r1, #16
 80002c0:	0018      	movs	r0, r3
 80002c2:	f001 fb85 	bl	80019d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, PIN_RS485_DE_Pin, GPIO_PIN_RESET);
 80002c6:	2390      	movs	r3, #144	; 0x90
 80002c8:	05db      	lsls	r3, r3, #23
 80002ca:	2200      	movs	r2, #0
 80002cc:	2102      	movs	r1, #2
 80002ce:	0018      	movs	r0, r3
 80002d0:	f001 fb7e 	bl	80019d0 <HAL_GPIO_WritePin>

  HAL_UART_Receive_DMA(&huart1, CMD_recv_buffer, CMD_BUFFER_LEN);
 80002d4:	4904      	ldr	r1, [pc, #16]	; (80002e8 <DMA_init+0x34>)
 80002d6:	4b05      	ldr	r3, [pc, #20]	; (80002ec <DMA_init+0x38>)
 80002d8:	2214      	movs	r2, #20
 80002da:	0018      	movs	r0, r3
 80002dc:	f002 fd4e 	bl	8002d7c <HAL_UART_Receive_DMA>
}
 80002e0:	46c0      	nop			; (mov r8, r8)
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	46c0      	nop			; (mov r8, r8)
 80002e8:	200000b4 	.word	0x200000b4
 80002ec:	2000002c 	.word	0x2000002c

080002f0 <Parse_CMD>:

void Parse_CMD(uint8_t* cmd_recv) {
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b082      	sub	sp, #8
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
  step_number      = 0;
 80002f8:	4b49      	ldr	r3, [pc, #292]	; (8000420 <Parse_CMD+0x130>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	601a      	str	r2, [r3, #0]
  data_start_index = 0;
 80002fe:	4b49      	ldr	r3, [pc, #292]	; (8000424 <Parse_CMD+0x134>)
 8000300:	2200      	movs	r2, #0
 8000302:	601a      	str	r2, [r3, #0]
  data_stop_index  = 0;
 8000304:	4b48      	ldr	r3, [pc, #288]	; (8000428 <Parse_CMD+0x138>)
 8000306:	2200      	movs	r2, #0
 8000308:	601a      	str	r2, [r3, #0]

  if (cmd_recv[0] == 'P') {
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	2b50      	cmp	r3, #80	; 0x50
 8000310:	d000      	beq.n	8000314 <Parse_CMD+0x24>
 8000312:	e081      	b.n	8000418 <Parse_CMD+0x128>
    flash_led_once (50);
 8000314:	2032      	movs	r0, #50	; 0x32
 8000316:	f000 f88d 	bl	8000434 <flash_led_once>

    for (i = 1; i < CMD_BUFFER_LEN; i ++) {
 800031a:	4b44      	ldr	r3, [pc, #272]	; (800042c <Parse_CMD+0x13c>)
 800031c:	2201      	movs	r2, #1
 800031e:	601a      	str	r2, [r3, #0]
 8000320:	e01e      	b.n	8000360 <Parse_CMD+0x70>
      if (cmd_recv[i] == ME_ID) {
 8000322:	4b42      	ldr	r3, [pc, #264]	; (800042c <Parse_CMD+0x13c>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	001a      	movs	r2, r3
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	189b      	adds	r3, r3, r2
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	2b58      	cmp	r3, #88	; 0x58
 8000330:	d105      	bne.n	800033e <Parse_CMD+0x4e>
        data_start_index = i + 1;
 8000332:	4b3e      	ldr	r3, [pc, #248]	; (800042c <Parse_CMD+0x13c>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	1c5a      	adds	r2, r3, #1
 8000338:	4b3a      	ldr	r3, [pc, #232]	; (8000424 <Parse_CMD+0x134>)
 800033a:	601a      	str	r2, [r3, #0]
 800033c:	e00b      	b.n	8000356 <Parse_CMD+0x66>
      }
      else if (cmd_recv[i] > '9') {
 800033e:	4b3b      	ldr	r3, [pc, #236]	; (800042c <Parse_CMD+0x13c>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	001a      	movs	r2, r3
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	189b      	adds	r3, r3, r2
 8000348:	781b      	ldrb	r3, [r3, #0]
 800034a:	2b39      	cmp	r3, #57	; 0x39
 800034c:	d903      	bls.n	8000356 <Parse_CMD+0x66>
        data_stop_index = i;
 800034e:	4b37      	ldr	r3, [pc, #220]	; (800042c <Parse_CMD+0x13c>)
 8000350:	681a      	ldr	r2, [r3, #0]
 8000352:	4b35      	ldr	r3, [pc, #212]	; (8000428 <Parse_CMD+0x138>)
 8000354:	601a      	str	r2, [r3, #0]
    for (i = 1; i < CMD_BUFFER_LEN; i ++) {
 8000356:	4b35      	ldr	r3, [pc, #212]	; (800042c <Parse_CMD+0x13c>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	1c5a      	adds	r2, r3, #1
 800035c:	4b33      	ldr	r3, [pc, #204]	; (800042c <Parse_CMD+0x13c>)
 800035e:	601a      	str	r2, [r3, #0]
 8000360:	4b32      	ldr	r3, [pc, #200]	; (800042c <Parse_CMD+0x13c>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	2b13      	cmp	r3, #19
 8000366:	dddc      	ble.n	8000322 <Parse_CMD+0x32>
      }
    }

    for (i = data_start_index; i < data_stop_index; i ++) {
 8000368:	4b2e      	ldr	r3, [pc, #184]	; (8000424 <Parse_CMD+0x134>)
 800036a:	681a      	ldr	r2, [r3, #0]
 800036c:	4b2f      	ldr	r3, [pc, #188]	; (800042c <Parse_CMD+0x13c>)
 800036e:	601a      	str	r2, [r3, #0]
 8000370:	e03e      	b.n	80003f0 <Parse_CMD+0x100>
      if (cmd_recv[i] == '+') {
 8000372:	4b2e      	ldr	r3, [pc, #184]	; (800042c <Parse_CMD+0x13c>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	001a      	movs	r2, r3
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	189b      	adds	r3, r3, r2
 800037c:	781b      	ldrb	r3, [r3, #0]
 800037e:	2b2b      	cmp	r3, #43	; 0x2b
 8000380:	d103      	bne.n	800038a <Parse_CMD+0x9a>
        rotation_dir = CLKDIR;
 8000382:	4b2b      	ldr	r3, [pc, #172]	; (8000430 <Parse_CMD+0x140>)
 8000384:	2200      	movs	r2, #0
 8000386:	601a      	str	r2, [r3, #0]
 8000388:	e02d      	b.n	80003e6 <Parse_CMD+0xf6>
      }
      else if (cmd_recv[i] == '-') {
 800038a:	4b28      	ldr	r3, [pc, #160]	; (800042c <Parse_CMD+0x13c>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	001a      	movs	r2, r3
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	189b      	adds	r3, r3, r2
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	2b2d      	cmp	r3, #45	; 0x2d
 8000398:	d103      	bne.n	80003a2 <Parse_CMD+0xb2>
        rotation_dir = COUNTERCLKDIR;
 800039a:	4b25      	ldr	r3, [pc, #148]	; (8000430 <Parse_CMD+0x140>)
 800039c:	2201      	movs	r2, #1
 800039e:	601a      	str	r2, [r3, #0]
 80003a0:	e021      	b.n	80003e6 <Parse_CMD+0xf6>
      }
      else if (cmd_recv[i] >= '0' && cmd_recv[i] <= '9') {
 80003a2:	4b22      	ldr	r3, [pc, #136]	; (800042c <Parse_CMD+0x13c>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	001a      	movs	r2, r3
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	189b      	adds	r3, r3, r2
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	2b2f      	cmp	r3, #47	; 0x2f
 80003b0:	d919      	bls.n	80003e6 <Parse_CMD+0xf6>
 80003b2:	4b1e      	ldr	r3, [pc, #120]	; (800042c <Parse_CMD+0x13c>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	001a      	movs	r2, r3
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	189b      	adds	r3, r3, r2
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	2b39      	cmp	r3, #57	; 0x39
 80003c0:	d811      	bhi.n	80003e6 <Parse_CMD+0xf6>
          step_number = step_number * 10 + (uint32_t)(cmd_recv[i] - '0');
 80003c2:	4b17      	ldr	r3, [pc, #92]	; (8000420 <Parse_CMD+0x130>)
 80003c4:	681a      	ldr	r2, [r3, #0]
 80003c6:	0013      	movs	r3, r2
 80003c8:	009b      	lsls	r3, r3, #2
 80003ca:	189b      	adds	r3, r3, r2
 80003cc:	005b      	lsls	r3, r3, #1
 80003ce:	001a      	movs	r2, r3
 80003d0:	4b16      	ldr	r3, [pc, #88]	; (800042c <Parse_CMD+0x13c>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	0019      	movs	r1, r3
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	185b      	adds	r3, r3, r1
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	18d3      	adds	r3, r2, r3
 80003de:	3b30      	subs	r3, #48	; 0x30
 80003e0:	001a      	movs	r2, r3
 80003e2:	4b0f      	ldr	r3, [pc, #60]	; (8000420 <Parse_CMD+0x130>)
 80003e4:	601a      	str	r2, [r3, #0]
    for (i = data_start_index; i < data_stop_index; i ++) {
 80003e6:	4b11      	ldr	r3, [pc, #68]	; (800042c <Parse_CMD+0x13c>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	1c5a      	adds	r2, r3, #1
 80003ec:	4b0f      	ldr	r3, [pc, #60]	; (800042c <Parse_CMD+0x13c>)
 80003ee:	601a      	str	r2, [r3, #0]
 80003f0:	4b0e      	ldr	r3, [pc, #56]	; (800042c <Parse_CMD+0x13c>)
 80003f2:	681a      	ldr	r2, [r3, #0]
 80003f4:	4b0c      	ldr	r3, [pc, #48]	; (8000428 <Parse_CMD+0x138>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	429a      	cmp	r2, r3
 80003fa:	dbba      	blt.n	8000372 <Parse_CMD+0x82>
      }
    }

    move_steps(rotation_dir, step_number);
 80003fc:	4b0c      	ldr	r3, [pc, #48]	; (8000430 <Parse_CMD+0x140>)
 80003fe:	681a      	ldr	r2, [r3, #0]
 8000400:	4b07      	ldr	r3, [pc, #28]	; (8000420 <Parse_CMD+0x130>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	0019      	movs	r1, r3
 8000406:	0010      	movs	r0, r2
 8000408:	f000 fa7e 	bl	8000908 <move_steps>

    memset(cmd_recv, 0, CMD_BUFFER_LEN);
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	2214      	movs	r2, #20
 8000410:	2100      	movs	r1, #0
 8000412:	0018      	movs	r0, r3
 8000414:	f003 fa58 	bl	80038c8 <memset>
  }

  // flash_led_once (50);
}
 8000418:	46c0      	nop			; (mov r8, r8)
 800041a:	46bd      	mov	sp, r7
 800041c:	b002      	add	sp, #8
 800041e:	bd80      	pop	{r7, pc}
 8000420:	200000e8 	.word	0x200000e8
 8000424:	200000e0 	.word	0x200000e0
 8000428:	200000e4 	.word	0x200000e4
 800042c:	200000dc 	.word	0x200000dc
 8000430:	200000ec 	.word	0x200000ec

08000434 <flash_led_once>:
#include "debug_FZ.h"

void flash_led_once(uint32_t period) {
 8000434:	b580      	push	{r7, lr}
 8000436:	b082      	sub	sp, #8
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(PIN_LED_GPIO_Port, PIN_LED_Pin, GPIO_PIN_SET);
 800043c:	4b09      	ldr	r3, [pc, #36]	; (8000464 <flash_led_once+0x30>)
 800043e:	2201      	movs	r2, #1
 8000440:	2102      	movs	r1, #2
 8000442:	0018      	movs	r0, r3
 8000444:	f001 fac4 	bl	80019d0 <HAL_GPIO_WritePin>
  HAL_Delay(period);
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	0018      	movs	r0, r3
 800044c:	f000 fc70 	bl	8000d30 <HAL_Delay>
  HAL_GPIO_WritePin(PIN_LED_GPIO_Port, PIN_LED_Pin, GPIO_PIN_RESET);
 8000450:	4b04      	ldr	r3, [pc, #16]	; (8000464 <flash_led_once+0x30>)
 8000452:	2200      	movs	r2, #0
 8000454:	2102      	movs	r1, #2
 8000456:	0018      	movs	r0, r3
 8000458:	f001 faba 	bl	80019d0 <HAL_GPIO_WritePin>
}
 800045c:	46c0      	nop			; (mov r8, r8)
 800045e:	46bd      	mov	sp, r7
 8000460:	b002      	add	sp, #8
 8000462:	bd80      	pop	{r7, pc}
 8000464:	48000400 	.word	0x48000400

08000468 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800046c:	f000 fbfc 	bl	8000c68 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000470:	f000 f82e 	bl	80004d0 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000474:	f000 f95e 	bl	8000734 <MX_GPIO_Init>
  MX_DMA_Init();
 8000478:	f000 f93e 	bl	80006f8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800047c:	f7ff fed0 	bl	8000220 <MX_USART1_UART_Init>
  MX_ADC_Init();
 8000480:	f000 f88c 	bl	800059c <MX_ADC_Init>
  MX_TIM2_Init();
 8000484:	f000 f8e6 	bl	8000654 <MX_TIM2_Init>

  DMA_init();
 8000488:	f7ff ff14 	bl	80002b4 <DMA_init>

  stepper_init(MICROSTEP_1_8);
 800048c:	2003      	movs	r0, #3
 800048e:	f000 f9d9 	bl	8000844 <stepper_init>

  HAL_TIM_Base_Start_IT(&htim2);
 8000492:	4b0c      	ldr	r3, [pc, #48]	; (80004c4 <main+0x5c>)
 8000494:	0018      	movs	r0, r3
 8000496:	f002 f84f 	bl	8002538 <HAL_TIM_Base_Start_IT>

  HAL_GPIO_WritePin(PIN_LED_GPIO_Port, PIN_LED_Pin, GPIO_PIN_SET);
 800049a:	4b0b      	ldr	r3, [pc, #44]	; (80004c8 <main+0x60>)
 800049c:	2201      	movs	r2, #1
 800049e:	2102      	movs	r1, #2
 80004a0:	0018      	movs	r0, r3
 80004a2:	f001 fa95 	bl	80019d0 <HAL_GPIO_WritePin>
  HAL_Delay(50);
 80004a6:	2032      	movs	r0, #50	; 0x32
 80004a8:	f000 fc42 	bl	8000d30 <HAL_Delay>
  HAL_GPIO_WritePin(PIN_LED_GPIO_Port, PIN_LED_Pin, GPIO_PIN_RESET);
 80004ac:	4b06      	ldr	r3, [pc, #24]	; (80004c8 <main+0x60>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	2102      	movs	r1, #2
 80004b2:	0018      	movs	r0, r3
 80004b4:	f001 fa8c 	bl	80019d0 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    Parse_CMD(CMD_recv);
 80004b8:	4b04      	ldr	r3, [pc, #16]	; (80004cc <main+0x64>)
 80004ba:	0018      	movs	r0, r3
 80004bc:	f7ff ff18 	bl	80002f0 <Parse_CMD>
 80004c0:	e7fa      	b.n	80004b8 <main+0x50>
 80004c2:	46c0      	nop			; (mov r8, r8)
 80004c4:	20000130 	.word	0x20000130
 80004c8:	48000400 	.word	0x48000400
 80004cc:	200000c8 	.word	0x200000c8

080004d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004d0:	b590      	push	{r4, r7, lr}
 80004d2:	b095      	sub	sp, #84	; 0x54
 80004d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004d6:	2420      	movs	r4, #32
 80004d8:	193b      	adds	r3, r7, r4
 80004da:	0018      	movs	r0, r3
 80004dc:	2330      	movs	r3, #48	; 0x30
 80004de:	001a      	movs	r2, r3
 80004e0:	2100      	movs	r1, #0
 80004e2:	f003 f9f1 	bl	80038c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004e6:	2310      	movs	r3, #16
 80004e8:	18fb      	adds	r3, r7, r3
 80004ea:	0018      	movs	r0, r3
 80004ec:	2310      	movs	r3, #16
 80004ee:	001a      	movs	r2, r3
 80004f0:	2100      	movs	r1, #0
 80004f2:	f003 f9e9 	bl	80038c8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004f6:	003b      	movs	r3, r7
 80004f8:	0018      	movs	r0, r3
 80004fa:	2310      	movs	r3, #16
 80004fc:	001a      	movs	r2, r3
 80004fe:	2100      	movs	r1, #0
 8000500:	f003 f9e2 	bl	80038c8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE;
 8000504:	0021      	movs	r1, r4
 8000506:	187b      	adds	r3, r7, r1
 8000508:	2211      	movs	r2, #17
 800050a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800050c:	187b      	adds	r3, r7, r1
 800050e:	2201      	movs	r2, #1
 8000510:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000512:	187b      	adds	r3, r7, r1
 8000514:	2201      	movs	r2, #1
 8000516:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000518:	187b      	adds	r3, r7, r1
 800051a:	2210      	movs	r2, #16
 800051c:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800051e:	187b      	adds	r3, r7, r1
 8000520:	2202      	movs	r2, #2
 8000522:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000524:	187b      	adds	r3, r7, r1
 8000526:	2280      	movs	r2, #128	; 0x80
 8000528:	0252      	lsls	r2, r2, #9
 800052a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 800052c:	187b      	adds	r3, r7, r1
 800052e:	2280      	movs	r2, #128	; 0x80
 8000530:	0312      	lsls	r2, r2, #12
 8000532:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000534:	187b      	adds	r3, r7, r1
 8000536:	2200      	movs	r2, #0
 8000538:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800053a:	187b      	adds	r3, r7, r1
 800053c:	0018      	movs	r0, r3
 800053e:	f001 fa7f 	bl	8001a40 <HAL_RCC_OscConfig>
 8000542:	1e03      	subs	r3, r0, #0
 8000544:	d001      	beq.n	800054a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000546:	f000 f977 	bl	8000838 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800054a:	2110      	movs	r1, #16
 800054c:	187b      	adds	r3, r7, r1
 800054e:	2207      	movs	r2, #7
 8000550:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000552:	187b      	adds	r3, r7, r1
 8000554:	2202      	movs	r2, #2
 8000556:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000558:	187b      	adds	r3, r7, r1
 800055a:	2200      	movs	r2, #0
 800055c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800055e:	187b      	adds	r3, r7, r1
 8000560:	2200      	movs	r2, #0
 8000562:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000564:	187b      	adds	r3, r7, r1
 8000566:	2101      	movs	r1, #1
 8000568:	0018      	movs	r0, r3
 800056a:	f001 fd83 	bl	8002074 <HAL_RCC_ClockConfig>
 800056e:	1e03      	subs	r3, r0, #0
 8000570:	d001      	beq.n	8000576 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000572:	f000 f961 	bl	8000838 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000576:	003b      	movs	r3, r7
 8000578:	2201      	movs	r2, #1
 800057a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800057c:	003b      	movs	r3, r7
 800057e:	2200      	movs	r2, #0
 8000580:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000582:	003b      	movs	r3, r7
 8000584:	0018      	movs	r0, r3
 8000586:	f001 feb9 	bl	80022fc <HAL_RCCEx_PeriphCLKConfig>
 800058a:	1e03      	subs	r3, r0, #0
 800058c:	d001      	beq.n	8000592 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800058e:	f000 f953 	bl	8000838 <Error_Handler>
  }
}
 8000592:	46c0      	nop			; (mov r8, r8)
 8000594:	46bd      	mov	sp, r7
 8000596:	b015      	add	sp, #84	; 0x54
 8000598:	bd90      	pop	{r4, r7, pc}
	...

0800059c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005a2:	1d3b      	adds	r3, r7, #4
 80005a4:	0018      	movs	r0, r3
 80005a6:	230c      	movs	r3, #12
 80005a8:	001a      	movs	r2, r3
 80005aa:	2100      	movs	r1, #0
 80005ac:	f003 f98c 	bl	80038c8 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80005b0:	4b26      	ldr	r3, [pc, #152]	; (800064c <MX_ADC_Init+0xb0>)
 80005b2:	4a27      	ldr	r2, [pc, #156]	; (8000650 <MX_ADC_Init+0xb4>)
 80005b4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80005b6:	4b25      	ldr	r3, [pc, #148]	; (800064c <MX_ADC_Init+0xb0>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80005bc:	4b23      	ldr	r3, [pc, #140]	; (800064c <MX_ADC_Init+0xb0>)
 80005be:	2200      	movs	r2, #0
 80005c0:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005c2:	4b22      	ldr	r3, [pc, #136]	; (800064c <MX_ADC_Init+0xb0>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80005c8:	4b20      	ldr	r3, [pc, #128]	; (800064c <MX_ADC_Init+0xb0>)
 80005ca:	2201      	movs	r2, #1
 80005cc:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005ce:	4b1f      	ldr	r3, [pc, #124]	; (800064c <MX_ADC_Init+0xb0>)
 80005d0:	2204      	movs	r2, #4
 80005d2:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80005d4:	4b1d      	ldr	r3, [pc, #116]	; (800064c <MX_ADC_Init+0xb0>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80005da:	4b1c      	ldr	r3, [pc, #112]	; (800064c <MX_ADC_Init+0xb0>)
 80005dc:	2200      	movs	r2, #0
 80005de:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80005e0:	4b1a      	ldr	r3, [pc, #104]	; (800064c <MX_ADC_Init+0xb0>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80005e6:	4b19      	ldr	r3, [pc, #100]	; (800064c <MX_ADC_Init+0xb0>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005ec:	4b17      	ldr	r3, [pc, #92]	; (800064c <MX_ADC_Init+0xb0>)
 80005ee:	22c2      	movs	r2, #194	; 0xc2
 80005f0:	32ff      	adds	r2, #255	; 0xff
 80005f2:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005f4:	4b15      	ldr	r3, [pc, #84]	; (800064c <MX_ADC_Init+0xb0>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80005fa:	4b14      	ldr	r3, [pc, #80]	; (800064c <MX_ADC_Init+0xb0>)
 80005fc:	2224      	movs	r2, #36	; 0x24
 80005fe:	2100      	movs	r1, #0
 8000600:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000602:	4b12      	ldr	r3, [pc, #72]	; (800064c <MX_ADC_Init+0xb0>)
 8000604:	2201      	movs	r2, #1
 8000606:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000608:	4b10      	ldr	r3, [pc, #64]	; (800064c <MX_ADC_Init+0xb0>)
 800060a:	0018      	movs	r0, r3
 800060c:	f000 fbb4 	bl	8000d78 <HAL_ADC_Init>
 8000610:	1e03      	subs	r3, r0, #0
 8000612:	d001      	beq.n	8000618 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000614:	f000 f910 	bl	8000838 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8000618:	1d3b      	adds	r3, r7, #4
 800061a:	2212      	movs	r2, #18
 800061c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	2280      	movs	r2, #128	; 0x80
 8000622:	0152      	lsls	r2, r2, #5
 8000624:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000626:	1d3b      	adds	r3, r7, #4
 8000628:	2280      	movs	r2, #128	; 0x80
 800062a:	0552      	lsls	r2, r2, #21
 800062c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800062e:	1d3a      	adds	r2, r7, #4
 8000630:	4b06      	ldr	r3, [pc, #24]	; (800064c <MX_ADC_Init+0xb0>)
 8000632:	0011      	movs	r1, r2
 8000634:	0018      	movs	r0, r3
 8000636:	f000 fcdf 	bl	8000ff8 <HAL_ADC_ConfigChannel>
 800063a:	1e03      	subs	r3, r0, #0
 800063c:	d001      	beq.n	8000642 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800063e:	f000 f8fb 	bl	8000838 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000642:	46c0      	nop			; (mov r8, r8)
 8000644:	46bd      	mov	sp, r7
 8000646:	b004      	add	sp, #16
 8000648:	bd80      	pop	{r7, pc}
 800064a:	46c0      	nop			; (mov r8, r8)
 800064c:	200000f0 	.word	0x200000f0
 8000650:	40012400 	.word	0x40012400

08000654 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b086      	sub	sp, #24
 8000658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800065a:	2308      	movs	r3, #8
 800065c:	18fb      	adds	r3, r7, r3
 800065e:	0018      	movs	r0, r3
 8000660:	2310      	movs	r3, #16
 8000662:	001a      	movs	r2, r3
 8000664:	2100      	movs	r1, #0
 8000666:	f003 f92f 	bl	80038c8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800066a:	003b      	movs	r3, r7
 800066c:	0018      	movs	r0, r3
 800066e:	2308      	movs	r3, #8
 8000670:	001a      	movs	r2, r3
 8000672:	2100      	movs	r1, #0
 8000674:	f003 f928 	bl	80038c8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000678:	4b1e      	ldr	r3, [pc, #120]	; (80006f4 <MX_TIM2_Init+0xa0>)
 800067a:	2280      	movs	r2, #128	; 0x80
 800067c:	05d2      	lsls	r2, r2, #23
 800067e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50;
 8000680:	4b1c      	ldr	r3, [pc, #112]	; (80006f4 <MX_TIM2_Init+0xa0>)
 8000682:	2232      	movs	r2, #50	; 0x32
 8000684:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000686:	4b1b      	ldr	r3, [pc, #108]	; (80006f4 <MX_TIM2_Init+0xa0>)
 8000688:	2200      	movs	r2, #0
 800068a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 160;
 800068c:	4b19      	ldr	r3, [pc, #100]	; (80006f4 <MX_TIM2_Init+0xa0>)
 800068e:	22a0      	movs	r2, #160	; 0xa0
 8000690:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000692:	4b18      	ldr	r3, [pc, #96]	; (80006f4 <MX_TIM2_Init+0xa0>)
 8000694:	2200      	movs	r2, #0
 8000696:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000698:	4b16      	ldr	r3, [pc, #88]	; (80006f4 <MX_TIM2_Init+0xa0>)
 800069a:	2280      	movs	r2, #128	; 0x80
 800069c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 800069e:	4b15      	ldr	r3, [pc, #84]	; (80006f4 <MX_TIM2_Init+0xa0>)
 80006a0:	0018      	movs	r0, r3
 80006a2:	f001 fef9 	bl	8002498 <HAL_TIM_Base_Init>
 80006a6:	1e03      	subs	r3, r0, #0
 80006a8:	d001      	beq.n	80006ae <MX_TIM2_Init+0x5a>
    Error_Handler();
 80006aa:	f000 f8c5 	bl	8000838 <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006ae:	2108      	movs	r1, #8
 80006b0:	187b      	adds	r3, r7, r1
 80006b2:	2280      	movs	r2, #128	; 0x80
 80006b4:	0152      	lsls	r2, r2, #5
 80006b6:	601a      	str	r2, [r3, #0]

  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80006b8:	187a      	adds	r2, r7, r1
 80006ba:	4b0e      	ldr	r3, [pc, #56]	; (80006f4 <MX_TIM2_Init+0xa0>)
 80006bc:	0011      	movs	r1, r2
 80006be:	0018      	movs	r0, r3
 80006c0:	f002 f89c 	bl	80027fc <HAL_TIM_ConfigClockSource>
 80006c4:	1e03      	subs	r3, r0, #0
 80006c6:	d001      	beq.n	80006cc <MX_TIM2_Init+0x78>
    Error_Handler();
 80006c8:	f000 f8b6 	bl	8000838 <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006cc:	003b      	movs	r3, r7
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006d2:	003b      	movs	r3, r7
 80006d4:	2200      	movs	r2, #0
 80006d6:	605a      	str	r2, [r3, #4]

  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 80006d8:	003a      	movs	r2, r7
 80006da:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <MX_TIM2_Init+0xa0>)
 80006dc:	0011      	movs	r1, r2
 80006de:	0018      	movs	r0, r3
 80006e0:	f002 fa90 	bl	8002c04 <HAL_TIMEx_MasterConfigSynchronization>
 80006e4:	1e03      	subs	r3, r0, #0
 80006e6:	d001      	beq.n	80006ec <MX_TIM2_Init+0x98>
    Error_Handler();
 80006e8:	f000 f8a6 	bl	8000838 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80006ec:	46c0      	nop			; (mov r8, r8)
 80006ee:	46bd      	mov	sp, r7
 80006f0:	b006      	add	sp, #24
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	20000130 	.word	0x20000130

080006f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006fe:	4b0c      	ldr	r3, [pc, #48]	; (8000730 <MX_DMA_Init+0x38>)
 8000700:	695a      	ldr	r2, [r3, #20]
 8000702:	4b0b      	ldr	r3, [pc, #44]	; (8000730 <MX_DMA_Init+0x38>)
 8000704:	2101      	movs	r1, #1
 8000706:	430a      	orrs	r2, r1
 8000708:	615a      	str	r2, [r3, #20]
 800070a:	4b09      	ldr	r3, [pc, #36]	; (8000730 <MX_DMA_Init+0x38>)
 800070c:	695b      	ldr	r3, [r3, #20]
 800070e:	2201      	movs	r2, #1
 8000710:	4013      	ands	r3, r2
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000716:	2200      	movs	r2, #0
 8000718:	2100      	movs	r1, #0
 800071a:	200a      	movs	r0, #10
 800071c:	f000 fe26 	bl	800136c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000720:	200a      	movs	r0, #10
 8000722:	f000 fe38 	bl	8001396 <HAL_NVIC_EnableIRQ>

}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	46bd      	mov	sp, r7
 800072a:	b002      	add	sp, #8
 800072c:	bd80      	pop	{r7, pc}
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	40021000 	.word	0x40021000

08000734 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000734:	b590      	push	{r4, r7, lr}
 8000736:	b089      	sub	sp, #36	; 0x24
 8000738:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073a:	240c      	movs	r4, #12
 800073c:	193b      	adds	r3, r7, r4
 800073e:	0018      	movs	r0, r3
 8000740:	2314      	movs	r3, #20
 8000742:	001a      	movs	r2, r3
 8000744:	2100      	movs	r1, #0
 8000746:	f003 f8bf 	bl	80038c8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800074a:	4b38      	ldr	r3, [pc, #224]	; (800082c <MX_GPIO_Init+0xf8>)
 800074c:	695a      	ldr	r2, [r3, #20]
 800074e:	4b37      	ldr	r3, [pc, #220]	; (800082c <MX_GPIO_Init+0xf8>)
 8000750:	2180      	movs	r1, #128	; 0x80
 8000752:	03c9      	lsls	r1, r1, #15
 8000754:	430a      	orrs	r2, r1
 8000756:	615a      	str	r2, [r3, #20]
 8000758:	4b34      	ldr	r3, [pc, #208]	; (800082c <MX_GPIO_Init+0xf8>)
 800075a:	695a      	ldr	r2, [r3, #20]
 800075c:	2380      	movs	r3, #128	; 0x80
 800075e:	03db      	lsls	r3, r3, #15
 8000760:	4013      	ands	r3, r2
 8000762:	60bb      	str	r3, [r7, #8]
 8000764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000766:	4b31      	ldr	r3, [pc, #196]	; (800082c <MX_GPIO_Init+0xf8>)
 8000768:	695a      	ldr	r2, [r3, #20]
 800076a:	4b30      	ldr	r3, [pc, #192]	; (800082c <MX_GPIO_Init+0xf8>)
 800076c:	2180      	movs	r1, #128	; 0x80
 800076e:	0289      	lsls	r1, r1, #10
 8000770:	430a      	orrs	r2, r1
 8000772:	615a      	str	r2, [r3, #20]
 8000774:	4b2d      	ldr	r3, [pc, #180]	; (800082c <MX_GPIO_Init+0xf8>)
 8000776:	695a      	ldr	r2, [r3, #20]
 8000778:	2380      	movs	r3, #128	; 0x80
 800077a:	029b      	lsls	r3, r3, #10
 800077c:	4013      	ands	r3, r2
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000782:	4b2a      	ldr	r3, [pc, #168]	; (800082c <MX_GPIO_Init+0xf8>)
 8000784:	695a      	ldr	r2, [r3, #20]
 8000786:	4b29      	ldr	r3, [pc, #164]	; (800082c <MX_GPIO_Init+0xf8>)
 8000788:	2180      	movs	r1, #128	; 0x80
 800078a:	02c9      	lsls	r1, r1, #11
 800078c:	430a      	orrs	r2, r1
 800078e:	615a      	str	r2, [r3, #20]
 8000790:	4b26      	ldr	r3, [pc, #152]	; (800082c <MX_GPIO_Init+0xf8>)
 8000792:	695a      	ldr	r2, [r3, #20]
 8000794:	2380      	movs	r3, #128	; 0x80
 8000796:	02db      	lsls	r3, r3, #11
 8000798:	4013      	ands	r3, r2
 800079a:	603b      	str	r3, [r7, #0]
 800079c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PIN_RS485_DE_Pin|PIN_RS495_RE_Pin|PIN_MS1_Pin|PIN_MS2_Pin
 800079e:	4924      	ldr	r1, [pc, #144]	; (8000830 <MX_GPIO_Init+0xfc>)
 80007a0:	2390      	movs	r3, #144	; 0x90
 80007a2:	05db      	lsls	r3, r3, #23
 80007a4:	2200      	movs	r2, #0
 80007a6:	0018      	movs	r0, r3
 80007a8:	f001 f912 	bl	80019d0 <HAL_GPIO_WritePin>
                          |PIN_MS3_Pin|PIN_DIR_Pin|PIN_STEP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED_GPIO_Port, PIN_LED_Pin, GPIO_PIN_RESET);
 80007ac:	4b21      	ldr	r3, [pc, #132]	; (8000834 <MX_GPIO_Init+0x100>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	2102      	movs	r1, #2
 80007b2:	0018      	movs	r0, r3
 80007b4:	f001 f90c 	bl	80019d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PIN_LIMIT_SW_Pin */
  GPIO_InitStruct.Pin = PIN_LIMIT_SW_Pin;
 80007b8:	193b      	adds	r3, r7, r4
 80007ba:	2201      	movs	r2, #1
 80007bc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007be:	193b      	adds	r3, r7, r4
 80007c0:	2200      	movs	r2, #0
 80007c2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	193b      	adds	r3, r7, r4
 80007c6:	2200      	movs	r2, #0
 80007c8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PIN_LIMIT_SW_GPIO_Port, &GPIO_InitStruct);
 80007ca:	193a      	adds	r2, r7, r4
 80007cc:	2390      	movs	r3, #144	; 0x90
 80007ce:	05db      	lsls	r3, r3, #23
 80007d0:	0011      	movs	r1, r2
 80007d2:	0018      	movs	r0, r3
 80007d4:	f000 ff94 	bl	8001700 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_RS485_DE_Pin PIN_RS495_RE_Pin PIN_MS1_Pin PIN_MS2_Pin
                           PIN_MS3_Pin PIN_DIR_Pin PIN_STEP_Pin */
  GPIO_InitStruct.Pin = PIN_RS485_DE_Pin|PIN_RS495_RE_Pin|PIN_MS1_Pin|PIN_MS2_Pin
 80007d8:	193b      	adds	r3, r7, r4
 80007da:	4a15      	ldr	r2, [pc, #84]	; (8000830 <MX_GPIO_Init+0xfc>)
 80007dc:	601a      	str	r2, [r3, #0]
                          |PIN_MS3_Pin|PIN_DIR_Pin|PIN_STEP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007de:	193b      	adds	r3, r7, r4
 80007e0:	2201      	movs	r2, #1
 80007e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e4:	193b      	adds	r3, r7, r4
 80007e6:	2200      	movs	r2, #0
 80007e8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ea:	193b      	adds	r3, r7, r4
 80007ec:	2200      	movs	r2, #0
 80007ee:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f0:	193a      	adds	r2, r7, r4
 80007f2:	2390      	movs	r3, #144	; 0x90
 80007f4:	05db      	lsls	r3, r3, #23
 80007f6:	0011      	movs	r1, r2
 80007f8:	0018      	movs	r0, r3
 80007fa:	f000 ff81 	bl	8001700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED_Pin */
  GPIO_InitStruct.Pin = PIN_LED_Pin;
 80007fe:	0021      	movs	r1, r4
 8000800:	187b      	adds	r3, r7, r1
 8000802:	2202      	movs	r2, #2
 8000804:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000806:	187b      	adds	r3, r7, r1
 8000808:	2201      	movs	r2, #1
 800080a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080c:	187b      	adds	r3, r7, r1
 800080e:	2200      	movs	r2, #0
 8000810:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000812:	187b      	adds	r3, r7, r1
 8000814:	2200      	movs	r2, #0
 8000816:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(PIN_LED_GPIO_Port, &GPIO_InitStruct);
 8000818:	187b      	adds	r3, r7, r1
 800081a:	4a06      	ldr	r2, [pc, #24]	; (8000834 <MX_GPIO_Init+0x100>)
 800081c:	0019      	movs	r1, r3
 800081e:	0010      	movs	r0, r2
 8000820:	f000 ff6e 	bl	8001700 <HAL_GPIO_Init>

}
 8000824:	46c0      	nop			; (mov r8, r8)
 8000826:	46bd      	mov	sp, r7
 8000828:	b009      	add	sp, #36	; 0x24
 800082a:	bd90      	pop	{r4, r7, pc}
 800082c:	40021000 	.word	0x40021000
 8000830:	000006f2 	.word	0x000006f2
 8000834:	48000400 	.word	0x48000400

08000838 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800083c:	b672      	cpsid	i
}
 800083e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8000840:	e7fe      	b.n	8000840 <Error_Handler+0x8>
	...

08000844 <stepper_init>:

volatile bool start_moving = false;

static volatile uint64_t stp2move = 0;

void stepper_init(uint8_t misro_stepping_confg) {
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	0002      	movs	r2, r0
 800084c:	1dfb      	adds	r3, r7, #7
 800084e:	701a      	strb	r2, [r3, #0]
  ms1 = (misro_stepping_confg)      & 0x01;
 8000850:	1dfb      	adds	r3, r7, #7
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	2201      	movs	r2, #1
 8000856:	401a      	ands	r2, r3
 8000858:	4b19      	ldr	r3, [pc, #100]	; (80008c0 <stepper_init+0x7c>)
 800085a:	601a      	str	r2, [r3, #0]
  ms2 = (misro_stepping_confg >> 1) & 0x01;
 800085c:	1dfb      	adds	r3, r7, #7
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	b2db      	uxtb	r3, r3
 8000864:	001a      	movs	r2, r3
 8000866:	2301      	movs	r3, #1
 8000868:	401a      	ands	r2, r3
 800086a:	4b16      	ldr	r3, [pc, #88]	; (80008c4 <stepper_init+0x80>)
 800086c:	601a      	str	r2, [r3, #0]
  ms3 = (misro_stepping_confg >> 2) & 0x01;
 800086e:	1dfb      	adds	r3, r7, #7
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	089b      	lsrs	r3, r3, #2
 8000874:	b2db      	uxtb	r3, r3
 8000876:	001a      	movs	r2, r3
 8000878:	2301      	movs	r3, #1
 800087a:	401a      	ands	r2, r3
 800087c:	4b12      	ldr	r3, [pc, #72]	; (80008c8 <stepper_init+0x84>)
 800087e:	601a      	str	r2, [r3, #0]

  HAL_GPIO_WritePin(GPIOA, PIN_MS1_Pin, ms1);
 8000880:	4b0f      	ldr	r3, [pc, #60]	; (80008c0 <stepper_init+0x7c>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	b2da      	uxtb	r2, r3
 8000886:	2390      	movs	r3, #144	; 0x90
 8000888:	05db      	lsls	r3, r3, #23
 800088a:	2120      	movs	r1, #32
 800088c:	0018      	movs	r0, r3
 800088e:	f001 f89f 	bl	80019d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, PIN_MS2_Pin, ms2);
 8000892:	4b0c      	ldr	r3, [pc, #48]	; (80008c4 <stepper_init+0x80>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	b2da      	uxtb	r2, r3
 8000898:	2390      	movs	r3, #144	; 0x90
 800089a:	05db      	lsls	r3, r3, #23
 800089c:	2140      	movs	r1, #64	; 0x40
 800089e:	0018      	movs	r0, r3
 80008a0:	f001 f896 	bl	80019d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, PIN_MS3_Pin, ms3);
 80008a4:	4b08      	ldr	r3, [pc, #32]	; (80008c8 <stepper_init+0x84>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	b2da      	uxtb	r2, r3
 80008aa:	2390      	movs	r3, #144	; 0x90
 80008ac:	05db      	lsls	r3, r3, #23
 80008ae:	2180      	movs	r1, #128	; 0x80
 80008b0:	0018      	movs	r0, r3
 80008b2:	f001 f88d 	bl	80019d0 <HAL_GPIO_WritePin>
}
 80008b6:	46c0      	nop			; (mov r8, r8)
 80008b8:	46bd      	mov	sp, r7
 80008ba:	b002      	add	sp, #8
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	46c0      	nop			; (mov r8, r8)
 80008c0:	200001bc 	.word	0x200001bc
 80008c4:	200001c0 	.word	0x200001c0
 80008c8:	200001c4 	.word	0x200001c4

080008cc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim) {
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
  if (start_moving) {
 80008d4:	4b0a      	ldr	r3, [pc, #40]	; (8000900 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d00c      	beq.n	80008f8 <HAL_TIM_PeriodElapsedCallback+0x2c>
    // if (i < stp2move) {
      HAL_GPIO_TogglePin(GPIOA, PIN_STEP_Pin);
 80008de:	2380      	movs	r3, #128	; 0x80
 80008e0:	00da      	lsls	r2, r3, #3
 80008e2:	2390      	movs	r3, #144	; 0x90
 80008e4:	05db      	lsls	r3, r3, #23
 80008e6:	0011      	movs	r1, r2
 80008e8:	0018      	movs	r0, r3
 80008ea:	f001 f88e 	bl	8001a0a <HAL_GPIO_TogglePin>
      i++;
 80008ee:	4b05      	ldr	r3, [pc, #20]	; (8000904 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	1c5a      	adds	r2, r3, #1
 80008f4:	4b03      	ldr	r3, [pc, #12]	; (8000904 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80008f6:	601a      	str	r2, [r3, #0]
    // }
  }
}
 80008f8:	46c0      	nop			; (mov r8, r8)
 80008fa:	46bd      	mov	sp, r7
 80008fc:	b002      	add	sp, #8
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	200001cc 	.word	0x200001cc
 8000904:	200001c8 	.word	0x200001c8

08000908 <move_steps>:

void move_steps(unsigned int direction, uint32_t steps) {
 8000908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800090a:	b089      	sub	sp, #36	; 0x24
 800090c:	af00      	add	r7, sp, #0
 800090e:	61f8      	str	r0, [r7, #28]
 8000910:	61b9      	str	r1, [r7, #24]
  HAL_GPIO_WritePin(GPIOA, PIN_STEP_Pin, GPIO_PIN_RESET);
 8000912:	2380      	movs	r3, #128	; 0x80
 8000914:	00d9      	lsls	r1, r3, #3
 8000916:	2390      	movs	r3, #144	; 0x90
 8000918:	05db      	lsls	r3, r3, #23
 800091a:	2200      	movs	r2, #0
 800091c:	0018      	movs	r0, r3
 800091e:	f001 f857 	bl	80019d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, PIN_DIR_Pin, direction);
 8000922:	69fb      	ldr	r3, [r7, #28]
 8000924:	b2da      	uxtb	r2, r3
 8000926:	2380      	movs	r3, #128	; 0x80
 8000928:	0099      	lsls	r1, r3, #2
 800092a:	2390      	movs	r3, #144	; 0x90
 800092c:	05db      	lsls	r3, r3, #23
 800092e:	0018      	movs	r0, r3
 8000930:	f001 f84e 	bl	80019d0 <HAL_GPIO_WritePin>

  stp2move = 2*steps;
 8000934:	69bb      	ldr	r3, [r7, #24]
 8000936:	005b      	lsls	r3, r3, #1
 8000938:	613b      	str	r3, [r7, #16]
 800093a:	2300      	movs	r3, #0
 800093c:	617b      	str	r3, [r7, #20]
 800093e:	4b27      	ldr	r3, [pc, #156]	; (80009dc <move_steps+0xd4>)
 8000940:	6939      	ldr	r1, [r7, #16]
 8000942:	697a      	ldr	r2, [r7, #20]
 8000944:	6019      	str	r1, [r3, #0]
 8000946:	605a      	str	r2, [r3, #4]
  i        = 0;
 8000948:	4b25      	ldr	r3, [pc, #148]	; (80009e0 <move_steps+0xd8>)
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]

  while(i < stp2move) {
 800094e:	e02a      	b.n	80009a6 <move_steps+0x9e>
    start_moving = true;
 8000950:	4b24      	ldr	r3, [pc, #144]	; (80009e4 <move_steps+0xdc>)
 8000952:	2201      	movs	r2, #1
 8000954:	701a      	strb	r2, [r3, #0]
    if (i > stp2move/2) {
 8000956:	4b22      	ldr	r3, [pc, #136]	; (80009e0 <move_steps+0xd8>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	60bb      	str	r3, [r7, #8]
 800095c:	17db      	asrs	r3, r3, #31
 800095e:	60fb      	str	r3, [r7, #12]
 8000960:	4b1e      	ldr	r3, [pc, #120]	; (80009dc <move_steps+0xd4>)
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	685b      	ldr	r3, [r3, #4]
 8000966:	07d9      	lsls	r1, r3, #31
 8000968:	0854      	lsrs	r4, r2, #1
 800096a:	430c      	orrs	r4, r1
 800096c:	085d      	lsrs	r5, r3, #1
 800096e:	68ba      	ldr	r2, [r7, #8]
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	0019      	movs	r1, r3
 8000974:	42a9      	cmp	r1, r5
 8000976:	d805      	bhi.n	8000984 <move_steps+0x7c>
 8000978:	0019      	movs	r1, r3
 800097a:	42a9      	cmp	r1, r5
 800097c:	d10c      	bne.n	8000998 <move_steps+0x90>
 800097e:	0013      	movs	r3, r2
 8000980:	42a3      	cmp	r3, r4
 8000982:	d909      	bls.n	8000998 <move_steps+0x90>
      __HAL_TIM_SET_AUTORELOAD(&htim2, 1000);
 8000984:	4b18      	ldr	r3, [pc, #96]	; (80009e8 <move_steps+0xe0>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	22fa      	movs	r2, #250	; 0xfa
 800098a:	0092      	lsls	r2, r2, #2
 800098c:	62da      	str	r2, [r3, #44]	; 0x2c
 800098e:	4b16      	ldr	r3, [pc, #88]	; (80009e8 <move_steps+0xe0>)
 8000990:	22fa      	movs	r2, #250	; 0xfa
 8000992:	0092      	lsls	r2, r2, #2
 8000994:	60da      	str	r2, [r3, #12]
 8000996:	e006      	b.n	80009a6 <move_steps+0x9e>
    }
    else {
      __HAL_TIM_SET_AUTORELOAD(&htim2, 50);
 8000998:	4b13      	ldr	r3, [pc, #76]	; (80009e8 <move_steps+0xe0>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2232      	movs	r2, #50	; 0x32
 800099e:	62da      	str	r2, [r3, #44]	; 0x2c
 80009a0:	4b11      	ldr	r3, [pc, #68]	; (80009e8 <move_steps+0xe0>)
 80009a2:	2232      	movs	r2, #50	; 0x32
 80009a4:	60da      	str	r2, [r3, #12]
  while(i < stp2move) {
 80009a6:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <move_steps+0xd8>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	603b      	str	r3, [r7, #0]
 80009ac:	17db      	asrs	r3, r3, #31
 80009ae:	607b      	str	r3, [r7, #4]
 80009b0:	4b0a      	ldr	r3, [pc, #40]	; (80009dc <move_steps+0xd4>)
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	6838      	ldr	r0, [r7, #0]
 80009b8:	6879      	ldr	r1, [r7, #4]
 80009ba:	000e      	movs	r6, r1
 80009bc:	42b3      	cmp	r3, r6
 80009be:	d8c7      	bhi.n	8000950 <move_steps+0x48>
 80009c0:	000e      	movs	r6, r1
 80009c2:	42b3      	cmp	r3, r6
 80009c4:	d102      	bne.n	80009cc <move_steps+0xc4>
 80009c6:	0001      	movs	r1, r0
 80009c8:	428a      	cmp	r2, r1
 80009ca:	d8c1      	bhi.n	8000950 <move_steps+0x48>
    }
  }

  start_moving = false;
 80009cc:	4b05      	ldr	r3, [pc, #20]	; (80009e4 <move_steps+0xdc>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	701a      	strb	r2, [r3, #0]
}
 80009d2:	46c0      	nop			; (mov r8, r8)
 80009d4:	46bd      	mov	sp, r7
 80009d6:	b009      	add	sp, #36	; 0x24
 80009d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009da:	46c0      	nop			; (mov r8, r8)
 80009dc:	200001d0 	.word	0x200001d0
 80009e0:	200001c8 	.word	0x200001c8
 80009e4:	200001cc 	.word	0x200001cc
 80009e8:	20000130 	.word	0x20000130

080009ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009f2:	4b0f      	ldr	r3, [pc, #60]	; (8000a30 <HAL_MspInit+0x44>)
 80009f4:	699a      	ldr	r2, [r3, #24]
 80009f6:	4b0e      	ldr	r3, [pc, #56]	; (8000a30 <HAL_MspInit+0x44>)
 80009f8:	2101      	movs	r1, #1
 80009fa:	430a      	orrs	r2, r1
 80009fc:	619a      	str	r2, [r3, #24]
 80009fe:	4b0c      	ldr	r3, [pc, #48]	; (8000a30 <HAL_MspInit+0x44>)
 8000a00:	699b      	ldr	r3, [r3, #24]
 8000a02:	2201      	movs	r2, #1
 8000a04:	4013      	ands	r3, r2
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a0a:	4b09      	ldr	r3, [pc, #36]	; (8000a30 <HAL_MspInit+0x44>)
 8000a0c:	69da      	ldr	r2, [r3, #28]
 8000a0e:	4b08      	ldr	r3, [pc, #32]	; (8000a30 <HAL_MspInit+0x44>)
 8000a10:	2180      	movs	r1, #128	; 0x80
 8000a12:	0549      	lsls	r1, r1, #21
 8000a14:	430a      	orrs	r2, r1
 8000a16:	61da      	str	r2, [r3, #28]
 8000a18:	4b05      	ldr	r3, [pc, #20]	; (8000a30 <HAL_MspInit+0x44>)
 8000a1a:	69da      	ldr	r2, [r3, #28]
 8000a1c:	2380      	movs	r3, #128	; 0x80
 8000a1e:	055b      	lsls	r3, r3, #21
 8000a20:	4013      	ands	r3, r2
 8000a22:	603b      	str	r3, [r7, #0]
 8000a24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a26:	46c0      	nop			; (mov r8, r8)
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	b002      	add	sp, #8
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	40021000 	.word	0x40021000

08000a34 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a0a      	ldr	r2, [pc, #40]	; (8000a6c <HAL_ADC_MspInit+0x38>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d10d      	bne.n	8000a62 <HAL_ADC_MspInit+0x2e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000a46:	4b0a      	ldr	r3, [pc, #40]	; (8000a70 <HAL_ADC_MspInit+0x3c>)
 8000a48:	699a      	ldr	r2, [r3, #24]
 8000a4a:	4b09      	ldr	r3, [pc, #36]	; (8000a70 <HAL_ADC_MspInit+0x3c>)
 8000a4c:	2180      	movs	r1, #128	; 0x80
 8000a4e:	0089      	lsls	r1, r1, #2
 8000a50:	430a      	orrs	r2, r1
 8000a52:	619a      	str	r2, [r3, #24]
 8000a54:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <HAL_ADC_MspInit+0x3c>)
 8000a56:	699a      	ldr	r2, [r3, #24]
 8000a58:	2380      	movs	r3, #128	; 0x80
 8000a5a:	009b      	lsls	r3, r3, #2
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000a62:	46c0      	nop			; (mov r8, r8)
 8000a64:	46bd      	mov	sp, r7
 8000a66:	b004      	add	sp, #16
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	46c0      	nop			; (mov r8, r8)
 8000a6c:	40012400 	.word	0x40012400
 8000a70:	40021000 	.word	0x40021000

08000a74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b084      	sub	sp, #16
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	2380      	movs	r3, #128	; 0x80
 8000a82:	05db      	lsls	r3, r3, #23
 8000a84:	429a      	cmp	r2, r3
 8000a86:	d113      	bne.n	8000ab0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a88:	4b0b      	ldr	r3, [pc, #44]	; (8000ab8 <HAL_TIM_Base_MspInit+0x44>)
 8000a8a:	69da      	ldr	r2, [r3, #28]
 8000a8c:	4b0a      	ldr	r3, [pc, #40]	; (8000ab8 <HAL_TIM_Base_MspInit+0x44>)
 8000a8e:	2101      	movs	r1, #1
 8000a90:	430a      	orrs	r2, r1
 8000a92:	61da      	str	r2, [r3, #28]
 8000a94:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <HAL_TIM_Base_MspInit+0x44>)
 8000a96:	69db      	ldr	r3, [r3, #28]
 8000a98:	2201      	movs	r2, #1
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	60fb      	str	r3, [r7, #12]
 8000a9e:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	200f      	movs	r0, #15
 8000aa6:	f000 fc61 	bl	800136c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000aaa:	200f      	movs	r0, #15
 8000aac:	f000 fc73 	bl	8001396 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000ab0:	46c0      	nop			; (mov r8, r8)
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	b004      	add	sp, #16
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	40021000 	.word	0x40021000

08000abc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000abc:	b590      	push	{r4, r7, lr}
 8000abe:	b08b      	sub	sp, #44	; 0x2c
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac4:	2414      	movs	r4, #20
 8000ac6:	193b      	adds	r3, r7, r4
 8000ac8:	0018      	movs	r0, r3
 8000aca:	2314      	movs	r3, #20
 8000acc:	001a      	movs	r2, r3
 8000ace:	2100      	movs	r1, #0
 8000ad0:	f002 fefa 	bl	80038c8 <memset>
  if(huart->Instance==USART1)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a2f      	ldr	r2, [pc, #188]	; (8000b98 <HAL_UART_MspInit+0xdc>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d158      	bne.n	8000b90 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ade:	4b2f      	ldr	r3, [pc, #188]	; (8000b9c <HAL_UART_MspInit+0xe0>)
 8000ae0:	699a      	ldr	r2, [r3, #24]
 8000ae2:	4b2e      	ldr	r3, [pc, #184]	; (8000b9c <HAL_UART_MspInit+0xe0>)
 8000ae4:	2180      	movs	r1, #128	; 0x80
 8000ae6:	01c9      	lsls	r1, r1, #7
 8000ae8:	430a      	orrs	r2, r1
 8000aea:	619a      	str	r2, [r3, #24]
 8000aec:	4b2b      	ldr	r3, [pc, #172]	; (8000b9c <HAL_UART_MspInit+0xe0>)
 8000aee:	699a      	ldr	r2, [r3, #24]
 8000af0:	2380      	movs	r3, #128	; 0x80
 8000af2:	01db      	lsls	r3, r3, #7
 8000af4:	4013      	ands	r3, r2
 8000af6:	613b      	str	r3, [r7, #16]
 8000af8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afa:	4b28      	ldr	r3, [pc, #160]	; (8000b9c <HAL_UART_MspInit+0xe0>)
 8000afc:	695a      	ldr	r2, [r3, #20]
 8000afe:	4b27      	ldr	r3, [pc, #156]	; (8000b9c <HAL_UART_MspInit+0xe0>)
 8000b00:	2180      	movs	r1, #128	; 0x80
 8000b02:	0289      	lsls	r1, r1, #10
 8000b04:	430a      	orrs	r2, r1
 8000b06:	615a      	str	r2, [r3, #20]
 8000b08:	4b24      	ldr	r3, [pc, #144]	; (8000b9c <HAL_UART_MspInit+0xe0>)
 8000b0a:	695a      	ldr	r2, [r3, #20]
 8000b0c:	2380      	movs	r3, #128	; 0x80
 8000b0e:	029b      	lsls	r3, r3, #10
 8000b10:	4013      	ands	r3, r2
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA2     ------> USART1_TX
    PA3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b16:	0021      	movs	r1, r4
 8000b18:	187b      	adds	r3, r7, r1
 8000b1a:	220c      	movs	r2, #12
 8000b1c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1e:	187b      	adds	r3, r7, r1
 8000b20:	2202      	movs	r2, #2
 8000b22:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b24:	187b      	adds	r3, r7, r1
 8000b26:	2200      	movs	r2, #0
 8000b28:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b2a:	187b      	adds	r3, r7, r1
 8000b2c:	2203      	movs	r2, #3
 8000b2e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000b30:	187b      	adds	r3, r7, r1
 8000b32:	2201      	movs	r2, #1
 8000b34:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b36:	187a      	adds	r2, r7, r1
 8000b38:	2390      	movs	r3, #144	; 0x90
 8000b3a:	05db      	lsls	r3, r3, #23
 8000b3c:	0011      	movs	r1, r2
 8000b3e:	0018      	movs	r0, r3
 8000b40:	f000 fdde 	bl	8001700 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8000b44:	4b16      	ldr	r3, [pc, #88]	; (8000ba0 <HAL_UART_MspInit+0xe4>)
 8000b46:	4a17      	ldr	r2, [pc, #92]	; (8000ba4 <HAL_UART_MspInit+0xe8>)
 8000b48:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b4a:	4b15      	ldr	r3, [pc, #84]	; (8000ba0 <HAL_UART_MspInit+0xe4>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b50:	4b13      	ldr	r3, [pc, #76]	; (8000ba0 <HAL_UART_MspInit+0xe4>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b56:	4b12      	ldr	r3, [pc, #72]	; (8000ba0 <HAL_UART_MspInit+0xe4>)
 8000b58:	2280      	movs	r2, #128	; 0x80
 8000b5a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b5c:	4b10      	ldr	r3, [pc, #64]	; (8000ba0 <HAL_UART_MspInit+0xe4>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b62:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <HAL_UART_MspInit+0xe4>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000b68:	4b0d      	ldr	r3, [pc, #52]	; (8000ba0 <HAL_UART_MspInit+0xe4>)
 8000b6a:	2220      	movs	r2, #32
 8000b6c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <HAL_UART_MspInit+0xe4>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000b74:	4b0a      	ldr	r3, [pc, #40]	; (8000ba0 <HAL_UART_MspInit+0xe4>)
 8000b76:	0018      	movs	r0, r3
 8000b78:	f000 fc2a 	bl	80013d0 <HAL_DMA_Init>
 8000b7c:	1e03      	subs	r3, r0, #0
 8000b7e:	d001      	beq.n	8000b84 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000b80:	f7ff fe5a 	bl	8000838 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	4a06      	ldr	r2, [pc, #24]	; (8000ba0 <HAL_UART_MspInit+0xe4>)
 8000b88:	675a      	str	r2, [r3, #116]	; 0x74
 8000b8a:	4b05      	ldr	r3, [pc, #20]	; (8000ba0 <HAL_UART_MspInit+0xe4>)
 8000b8c:	687a      	ldr	r2, [r7, #4]
 8000b8e:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000b90:	46c0      	nop			; (mov r8, r8)
 8000b92:	46bd      	mov	sp, r7
 8000b94:	b00b      	add	sp, #44	; 0x2c
 8000b96:	bd90      	pop	{r4, r7, pc}
 8000b98:	40013800 	.word	0x40013800
 8000b9c:	40021000 	.word	0x40021000
 8000ba0:	20000178 	.word	0x20000178
 8000ba4:	40020030 	.word	0x40020030

08000ba8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bac:	e7fe      	b.n	8000bac <NMI_Handler+0x4>

08000bae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bb2:	e7fe      	b.n	8000bb2 <HardFault_Handler+0x4>

08000bb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000bb8:	46c0      	nop			; (mov r8, r8)
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bcc:	f000 f894 	bl	8000cf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bd0:	46c0      	nop			; (mov r8, r8)
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
	...

08000bd8 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */
  // flash_led_once(10);
  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000bdc:	4b03      	ldr	r3, [pc, #12]	; (8000bec <DMA1_Channel2_3_IRQHandler+0x14>)
 8000bde:	0018      	movs	r0, r3
 8000be0:	f000 fca4 	bl	800152c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000be4:	46c0      	nop			; (mov r8, r8)
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	20000178 	.word	0x20000178

08000bf0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000bf4:	4b03      	ldr	r3, [pc, #12]	; (8000c04 <TIM2_IRQHandler+0x14>)
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	f001 fcea 	bl	80025d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000bfc:	46c0      	nop			; (mov r8, r8)
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	46c0      	nop			; (mov r8, r8)
 8000c04:	20000130 	.word	0x20000130

08000c08 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000c0c:	46c0      	nop			; (mov r8, r8)
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
	...

08000c14 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c14:	480d      	ldr	r0, [pc, #52]	; (8000c4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c16:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c18:	f7ff fff6 	bl	8000c08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c1c:	480c      	ldr	r0, [pc, #48]	; (8000c50 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c1e:	490d      	ldr	r1, [pc, #52]	; (8000c54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c20:	4a0d      	ldr	r2, [pc, #52]	; (8000c58 <LoopForever+0xe>)
  movs r3, #0
 8000c22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c24:	e002      	b.n	8000c2c <LoopCopyDataInit>

08000c26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c2a:	3304      	adds	r3, #4

08000c2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c30:	d3f9      	bcc.n	8000c26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c32:	4a0a      	ldr	r2, [pc, #40]	; (8000c5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c34:	4c0a      	ldr	r4, [pc, #40]	; (8000c60 <LoopForever+0x16>)
  movs r3, #0
 8000c36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c38:	e001      	b.n	8000c3e <LoopFillZerobss>

08000c3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c3c:	3204      	adds	r2, #4

08000c3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c40:	d3fb      	bcc.n	8000c3a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c42:	f002 fe1d 	bl	8003880 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c46:	f7ff fc0f 	bl	8000468 <main>

08000c4a <LoopForever>:

LoopForever:
    b LoopForever
 8000c4a:	e7fe      	b.n	8000c4a <LoopForever>
  ldr   r0, =_estack
 8000c4c:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000c50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c54:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c58:	08003930 	.word	0x08003930
  ldr r2, =_sbss
 8000c5c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000c60:	200001dc 	.word	0x200001dc

08000c64 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c64:	e7fe      	b.n	8000c64 <ADC1_IRQHandler>
	...

08000c68 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c6c:	4b07      	ldr	r3, [pc, #28]	; (8000c8c <HAL_Init+0x24>)
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <HAL_Init+0x24>)
 8000c72:	2110      	movs	r1, #16
 8000c74:	430a      	orrs	r2, r1
 8000c76:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000c78:	2003      	movs	r0, #3
 8000c7a:	f000 f809 	bl	8000c90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c7e:	f7ff feb5 	bl	80009ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c82:	2300      	movs	r3, #0
}
 8000c84:	0018      	movs	r0, r3
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	40022000 	.word	0x40022000

08000c90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c90:	b590      	push	{r4, r7, lr}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c98:	4b14      	ldr	r3, [pc, #80]	; (8000cec <HAL_InitTick+0x5c>)
 8000c9a:	681c      	ldr	r4, [r3, #0]
 8000c9c:	4b14      	ldr	r3, [pc, #80]	; (8000cf0 <HAL_InitTick+0x60>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	0019      	movs	r1, r3
 8000ca2:	23fa      	movs	r3, #250	; 0xfa
 8000ca4:	0098      	lsls	r0, r3, #2
 8000ca6:	f7ff fa2f 	bl	8000108 <__udivsi3>
 8000caa:	0003      	movs	r3, r0
 8000cac:	0019      	movs	r1, r3
 8000cae:	0020      	movs	r0, r4
 8000cb0:	f7ff fa2a 	bl	8000108 <__udivsi3>
 8000cb4:	0003      	movs	r3, r0
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	f000 fb7d 	bl	80013b6 <HAL_SYSTICK_Config>
 8000cbc:	1e03      	subs	r3, r0, #0
 8000cbe:	d001      	beq.n	8000cc4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	e00f      	b.n	8000ce4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2b03      	cmp	r3, #3
 8000cc8:	d80b      	bhi.n	8000ce2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cca:	6879      	ldr	r1, [r7, #4]
 8000ccc:	2301      	movs	r3, #1
 8000cce:	425b      	negs	r3, r3
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	0018      	movs	r0, r3
 8000cd4:	f000 fb4a 	bl	800136c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cd8:	4b06      	ldr	r3, [pc, #24]	; (8000cf4 <HAL_InitTick+0x64>)
 8000cda:	687a      	ldr	r2, [r7, #4]
 8000cdc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	e000      	b.n	8000ce4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000ce2:	2301      	movs	r3, #1
}
 8000ce4:	0018      	movs	r0, r3
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	b003      	add	sp, #12
 8000cea:	bd90      	pop	{r4, r7, pc}
 8000cec:	20000000 	.word	0x20000000
 8000cf0:	20000008 	.word	0x20000008
 8000cf4:	20000004 	.word	0x20000004

08000cf8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cfc:	4b05      	ldr	r3, [pc, #20]	; (8000d14 <HAL_IncTick+0x1c>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	001a      	movs	r2, r3
 8000d02:	4b05      	ldr	r3, [pc, #20]	; (8000d18 <HAL_IncTick+0x20>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	18d2      	adds	r2, r2, r3
 8000d08:	4b03      	ldr	r3, [pc, #12]	; (8000d18 <HAL_IncTick+0x20>)
 8000d0a:	601a      	str	r2, [r3, #0]
}
 8000d0c:	46c0      	nop			; (mov r8, r8)
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	46c0      	nop			; (mov r8, r8)
 8000d14:	20000008 	.word	0x20000008
 8000d18:	200001d8 	.word	0x200001d8

08000d1c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d20:	4b02      	ldr	r3, [pc, #8]	; (8000d2c <HAL_GetTick+0x10>)
 8000d22:	681b      	ldr	r3, [r3, #0]
}
 8000d24:	0018      	movs	r0, r3
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	46c0      	nop			; (mov r8, r8)
 8000d2c:	200001d8 	.word	0x200001d8

08000d30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d38:	f7ff fff0 	bl	8000d1c <HAL_GetTick>
 8000d3c:	0003      	movs	r3, r0
 8000d3e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	3301      	adds	r3, #1
 8000d48:	d005      	beq.n	8000d56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d4a:	4b0a      	ldr	r3, [pc, #40]	; (8000d74 <HAL_Delay+0x44>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	001a      	movs	r2, r3
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	189b      	adds	r3, r3, r2
 8000d54:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000d56:	46c0      	nop			; (mov r8, r8)
 8000d58:	f7ff ffe0 	bl	8000d1c <HAL_GetTick>
 8000d5c:	0002      	movs	r2, r0
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	1ad3      	subs	r3, r2, r3
 8000d62:	68fa      	ldr	r2, [r7, #12]
 8000d64:	429a      	cmp	r2, r3
 8000d66:	d8f7      	bhi.n	8000d58 <HAL_Delay+0x28>
  {
  }
}
 8000d68:	46c0      	nop			; (mov r8, r8)
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	b004      	add	sp, #16
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	46c0      	nop			; (mov r8, r8)
 8000d74:	20000008 	.word	0x20000008

08000d78 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d80:	230f      	movs	r3, #15
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	2200      	movs	r2, #0
 8000d86:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d101      	bne.n	8000d96 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000d92:	2301      	movs	r3, #1
 8000d94:	e125      	b.n	8000fe2 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d10a      	bne.n	8000db4 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2200      	movs	r2, #0
 8000da2:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2234      	movs	r2, #52	; 0x34
 8000da8:	2100      	movs	r1, #0
 8000daa:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	0018      	movs	r0, r3
 8000db0:	f7ff fe40 	bl	8000a34 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000db8:	2210      	movs	r2, #16
 8000dba:	4013      	ands	r3, r2
 8000dbc:	d000      	beq.n	8000dc0 <HAL_ADC_Init+0x48>
 8000dbe:	e103      	b.n	8000fc8 <HAL_ADC_Init+0x250>
 8000dc0:	230f      	movs	r3, #15
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d000      	beq.n	8000dcc <HAL_ADC_Init+0x54>
 8000dca:	e0fd      	b.n	8000fc8 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	689b      	ldr	r3, [r3, #8]
 8000dd2:	2204      	movs	r2, #4
 8000dd4:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000dd6:	d000      	beq.n	8000dda <HAL_ADC_Init+0x62>
 8000dd8:	e0f6      	b.n	8000fc8 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dde:	4a83      	ldr	r2, [pc, #524]	; (8000fec <HAL_ADC_Init+0x274>)
 8000de0:	4013      	ands	r3, r2
 8000de2:	2202      	movs	r2, #2
 8000de4:	431a      	orrs	r2, r3
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	2203      	movs	r2, #3
 8000df2:	4013      	ands	r3, r2
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	d112      	bne.n	8000e1e <HAL_ADC_Init+0xa6>
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	2201      	movs	r2, #1
 8000e00:	4013      	ands	r3, r2
 8000e02:	2b01      	cmp	r3, #1
 8000e04:	d009      	beq.n	8000e1a <HAL_ADC_Init+0xa2>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	68da      	ldr	r2, [r3, #12]
 8000e0c:	2380      	movs	r3, #128	; 0x80
 8000e0e:	021b      	lsls	r3, r3, #8
 8000e10:	401a      	ands	r2, r3
 8000e12:	2380      	movs	r3, #128	; 0x80
 8000e14:	021b      	lsls	r3, r3, #8
 8000e16:	429a      	cmp	r2, r3
 8000e18:	d101      	bne.n	8000e1e <HAL_ADC_Init+0xa6>
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e000      	b.n	8000e20 <HAL_ADC_Init+0xa8>
 8000e1e:	2300      	movs	r3, #0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d116      	bne.n	8000e52 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	68db      	ldr	r3, [r3, #12]
 8000e2a:	2218      	movs	r2, #24
 8000e2c:	4393      	bics	r3, r2
 8000e2e:	0019      	movs	r1, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	689a      	ldr	r2, [r3, #8]
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	430a      	orrs	r2, r1
 8000e3a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	691b      	ldr	r3, [r3, #16]
 8000e42:	009b      	lsls	r3, r3, #2
 8000e44:	0899      	lsrs	r1, r3, #2
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	685a      	ldr	r2, [r3, #4]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	430a      	orrs	r2, r1
 8000e50:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	68da      	ldr	r2, [r3, #12]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4964      	ldr	r1, [pc, #400]	; (8000ff0 <HAL_ADC_Init+0x278>)
 8000e5e:	400a      	ands	r2, r1
 8000e60:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	7e1b      	ldrb	r3, [r3, #24]
 8000e66:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	7e5b      	ldrb	r3, [r3, #25]
 8000e6c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e6e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	7e9b      	ldrb	r3, [r3, #26]
 8000e74:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000e76:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e7c:	2b01      	cmp	r3, #1
 8000e7e:	d002      	beq.n	8000e86 <HAL_ADC_Init+0x10e>
 8000e80:	2380      	movs	r3, #128	; 0x80
 8000e82:	015b      	lsls	r3, r3, #5
 8000e84:	e000      	b.n	8000e88 <HAL_ADC_Init+0x110>
 8000e86:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000e88:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000e8e:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	691b      	ldr	r3, [r3, #16]
 8000e94:	2b02      	cmp	r3, #2
 8000e96:	d101      	bne.n	8000e9c <HAL_ADC_Init+0x124>
 8000e98:	2304      	movs	r3, #4
 8000e9a:	e000      	b.n	8000e9e <HAL_ADC_Init+0x126>
 8000e9c:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000e9e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2124      	movs	r1, #36	; 0x24
 8000ea4:	5c5b      	ldrb	r3, [r3, r1]
 8000ea6:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000ea8:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000eaa:	68ba      	ldr	r2, [r7, #8]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	7edb      	ldrb	r3, [r3, #27]
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	d115      	bne.n	8000ee4 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	7e9b      	ldrb	r3, [r3, #26]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d105      	bne.n	8000ecc <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	2280      	movs	r2, #128	; 0x80
 8000ec4:	0252      	lsls	r2, r2, #9
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	60bb      	str	r3, [r7, #8]
 8000eca:	e00b      	b.n	8000ee4 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ed0:	2220      	movs	r2, #32
 8000ed2:	431a      	orrs	r2, r3
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000edc:	2201      	movs	r2, #1
 8000ede:	431a      	orrs	r2, r3
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	69da      	ldr	r2, [r3, #28]
 8000ee8:	23c2      	movs	r3, #194	; 0xc2
 8000eea:	33ff      	adds	r3, #255	; 0xff
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d007      	beq.n	8000f00 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	68ba      	ldr	r2, [r7, #8]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	68d9      	ldr	r1, [r3, #12]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	68ba      	ldr	r2, [r7, #8]
 8000f0c:	430a      	orrs	r2, r1
 8000f0e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f14:	2380      	movs	r3, #128	; 0x80
 8000f16:	055b      	lsls	r3, r3, #21
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	d01b      	beq.n	8000f54 <HAL_ADC_Init+0x1dc>
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d017      	beq.n	8000f54 <HAL_ADC_Init+0x1dc>
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d013      	beq.n	8000f54 <HAL_ADC_Init+0x1dc>
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f30:	2b03      	cmp	r3, #3
 8000f32:	d00f      	beq.n	8000f54 <HAL_ADC_Init+0x1dc>
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f38:	2b04      	cmp	r3, #4
 8000f3a:	d00b      	beq.n	8000f54 <HAL_ADC_Init+0x1dc>
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f40:	2b05      	cmp	r3, #5
 8000f42:	d007      	beq.n	8000f54 <HAL_ADC_Init+0x1dc>
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f48:	2b06      	cmp	r3, #6
 8000f4a:	d003      	beq.n	8000f54 <HAL_ADC_Init+0x1dc>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f50:	2b07      	cmp	r3, #7
 8000f52:	d112      	bne.n	8000f7a <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	695a      	ldr	r2, [r3, #20]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	2107      	movs	r1, #7
 8000f60:	438a      	bics	r2, r1
 8000f62:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	6959      	ldr	r1, [r3, #20]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f6e:	2207      	movs	r2, #7
 8000f70:	401a      	ands	r2, r3
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	430a      	orrs	r2, r1
 8000f78:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	4a1c      	ldr	r2, [pc, #112]	; (8000ff4 <HAL_ADC_Init+0x27c>)
 8000f82:	4013      	ands	r3, r2
 8000f84:	68ba      	ldr	r2, [r7, #8]
 8000f86:	429a      	cmp	r2, r3
 8000f88:	d10b      	bne.n	8000fa2 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f94:	2203      	movs	r2, #3
 8000f96:	4393      	bics	r3, r2
 8000f98:	2201      	movs	r2, #1
 8000f9a:	431a      	orrs	r2, r3
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000fa0:	e01c      	b.n	8000fdc <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fa6:	2212      	movs	r2, #18
 8000fa8:	4393      	bics	r3, r2
 8000faa:	2210      	movs	r2, #16
 8000fac:	431a      	orrs	r2, r3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	431a      	orrs	r2, r3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000fbe:	230f      	movs	r3, #15
 8000fc0:	18fb      	adds	r3, r7, r3
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000fc6:	e009      	b.n	8000fdc <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fcc:	2210      	movs	r2, #16
 8000fce:	431a      	orrs	r2, r3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000fd4:	230f      	movs	r3, #15
 8000fd6:	18fb      	adds	r3, r7, r3
 8000fd8:	2201      	movs	r2, #1
 8000fda:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000fdc:	230f      	movs	r3, #15
 8000fde:	18fb      	adds	r3, r7, r3
 8000fe0:	781b      	ldrb	r3, [r3, #0]
}
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	b004      	add	sp, #16
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	46c0      	nop			; (mov r8, r8)
 8000fec:	fffffefd 	.word	0xfffffefd
 8000ff0:	fffe0219 	.word	0xfffe0219
 8000ff4:	833fffe7 	.word	0x833fffe7

08000ff8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001002:	230f      	movs	r3, #15
 8001004:	18fb      	adds	r3, r7, r3
 8001006:	2200      	movs	r2, #0
 8001008:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800100a:	2300      	movs	r3, #0
 800100c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001012:	2380      	movs	r3, #128	; 0x80
 8001014:	055b      	lsls	r3, r3, #21
 8001016:	429a      	cmp	r2, r3
 8001018:	d011      	beq.n	800103e <HAL_ADC_ConfigChannel+0x46>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800101e:	2b01      	cmp	r3, #1
 8001020:	d00d      	beq.n	800103e <HAL_ADC_ConfigChannel+0x46>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001026:	2b02      	cmp	r3, #2
 8001028:	d009      	beq.n	800103e <HAL_ADC_ConfigChannel+0x46>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800102e:	2b03      	cmp	r3, #3
 8001030:	d005      	beq.n	800103e <HAL_ADC_ConfigChannel+0x46>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001036:	2b04      	cmp	r3, #4
 8001038:	d001      	beq.n	800103e <HAL_ADC_ConfigChannel+0x46>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2234      	movs	r2, #52	; 0x34
 8001042:	5c9b      	ldrb	r3, [r3, r2]
 8001044:	2b01      	cmp	r3, #1
 8001046:	d101      	bne.n	800104c <HAL_ADC_ConfigChannel+0x54>
 8001048:	2302      	movs	r3, #2
 800104a:	e0d0      	b.n	80011ee <HAL_ADC_ConfigChannel+0x1f6>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2234      	movs	r2, #52	; 0x34
 8001050:	2101      	movs	r1, #1
 8001052:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	689b      	ldr	r3, [r3, #8]
 800105a:	2204      	movs	r2, #4
 800105c:	4013      	ands	r3, r2
 800105e:	d000      	beq.n	8001062 <HAL_ADC_ConfigChannel+0x6a>
 8001060:	e0b4      	b.n	80011cc <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	4a64      	ldr	r2, [pc, #400]	; (80011f8 <HAL_ADC_ConfigChannel+0x200>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d100      	bne.n	800106e <HAL_ADC_ConfigChannel+0x76>
 800106c:	e082      	b.n	8001174 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2201      	movs	r2, #1
 800107a:	409a      	lsls	r2, r3
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	430a      	orrs	r2, r1
 8001082:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001088:	2380      	movs	r3, #128	; 0x80
 800108a:	055b      	lsls	r3, r3, #21
 800108c:	429a      	cmp	r2, r3
 800108e:	d037      	beq.n	8001100 <HAL_ADC_ConfigChannel+0x108>
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001094:	2b01      	cmp	r3, #1
 8001096:	d033      	beq.n	8001100 <HAL_ADC_ConfigChannel+0x108>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800109c:	2b02      	cmp	r3, #2
 800109e:	d02f      	beq.n	8001100 <HAL_ADC_ConfigChannel+0x108>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010a4:	2b03      	cmp	r3, #3
 80010a6:	d02b      	beq.n	8001100 <HAL_ADC_ConfigChannel+0x108>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ac:	2b04      	cmp	r3, #4
 80010ae:	d027      	beq.n	8001100 <HAL_ADC_ConfigChannel+0x108>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010b4:	2b05      	cmp	r3, #5
 80010b6:	d023      	beq.n	8001100 <HAL_ADC_ConfigChannel+0x108>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010bc:	2b06      	cmp	r3, #6
 80010be:	d01f      	beq.n	8001100 <HAL_ADC_ConfigChannel+0x108>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010c4:	2b07      	cmp	r3, #7
 80010c6:	d01b      	beq.n	8001100 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	689a      	ldr	r2, [r3, #8]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	695b      	ldr	r3, [r3, #20]
 80010d2:	2107      	movs	r1, #7
 80010d4:	400b      	ands	r3, r1
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d012      	beq.n	8001100 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	695a      	ldr	r2, [r3, #20]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2107      	movs	r1, #7
 80010e6:	438a      	bics	r2, r1
 80010e8:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	6959      	ldr	r1, [r3, #20]
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	2207      	movs	r2, #7
 80010f6:	401a      	ands	r2, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	430a      	orrs	r2, r1
 80010fe:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b10      	cmp	r3, #16
 8001106:	d007      	beq.n	8001118 <HAL_ADC_ConfigChannel+0x120>
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2b11      	cmp	r3, #17
 800110e:	d003      	beq.n	8001118 <HAL_ADC_ConfigChannel+0x120>
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2b12      	cmp	r3, #18
 8001116:	d163      	bne.n	80011e0 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001118:	4b38      	ldr	r3, [pc, #224]	; (80011fc <HAL_ADC_ConfigChannel+0x204>)
 800111a:	6819      	ldr	r1, [r3, #0]
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	2b10      	cmp	r3, #16
 8001122:	d009      	beq.n	8001138 <HAL_ADC_ConfigChannel+0x140>
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2b11      	cmp	r3, #17
 800112a:	d102      	bne.n	8001132 <HAL_ADC_ConfigChannel+0x13a>
 800112c:	2380      	movs	r3, #128	; 0x80
 800112e:	03db      	lsls	r3, r3, #15
 8001130:	e004      	b.n	800113c <HAL_ADC_ConfigChannel+0x144>
 8001132:	2380      	movs	r3, #128	; 0x80
 8001134:	045b      	lsls	r3, r3, #17
 8001136:	e001      	b.n	800113c <HAL_ADC_ConfigChannel+0x144>
 8001138:	2380      	movs	r3, #128	; 0x80
 800113a:	041b      	lsls	r3, r3, #16
 800113c:	4a2f      	ldr	r2, [pc, #188]	; (80011fc <HAL_ADC_ConfigChannel+0x204>)
 800113e:	430b      	orrs	r3, r1
 8001140:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	2b10      	cmp	r3, #16
 8001148:	d14a      	bne.n	80011e0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800114a:	4b2d      	ldr	r3, [pc, #180]	; (8001200 <HAL_ADC_ConfigChannel+0x208>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	492d      	ldr	r1, [pc, #180]	; (8001204 <HAL_ADC_ConfigChannel+0x20c>)
 8001150:	0018      	movs	r0, r3
 8001152:	f7fe ffd9 	bl	8000108 <__udivsi3>
 8001156:	0003      	movs	r3, r0
 8001158:	001a      	movs	r2, r3
 800115a:	0013      	movs	r3, r2
 800115c:	009b      	lsls	r3, r3, #2
 800115e:	189b      	adds	r3, r3, r2
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001164:	e002      	b.n	800116c <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	3b01      	subs	r3, #1
 800116a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d1f9      	bne.n	8001166 <HAL_ADC_ConfigChannel+0x16e>
 8001172:	e035      	b.n	80011e0 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	2101      	movs	r1, #1
 8001180:	4099      	lsls	r1, r3
 8001182:	000b      	movs	r3, r1
 8001184:	43d9      	mvns	r1, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	400a      	ands	r2, r1
 800118c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2b10      	cmp	r3, #16
 8001194:	d007      	beq.n	80011a6 <HAL_ADC_ConfigChannel+0x1ae>
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	2b11      	cmp	r3, #17
 800119c:	d003      	beq.n	80011a6 <HAL_ADC_ConfigChannel+0x1ae>
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2b12      	cmp	r3, #18
 80011a4:	d11c      	bne.n	80011e0 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80011a6:	4b15      	ldr	r3, [pc, #84]	; (80011fc <HAL_ADC_ConfigChannel+0x204>)
 80011a8:	6819      	ldr	r1, [r3, #0]
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2b10      	cmp	r3, #16
 80011b0:	d007      	beq.n	80011c2 <HAL_ADC_ConfigChannel+0x1ca>
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	2b11      	cmp	r3, #17
 80011b8:	d101      	bne.n	80011be <HAL_ADC_ConfigChannel+0x1c6>
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <HAL_ADC_ConfigChannel+0x210>)
 80011bc:	e002      	b.n	80011c4 <HAL_ADC_ConfigChannel+0x1cc>
 80011be:	4b13      	ldr	r3, [pc, #76]	; (800120c <HAL_ADC_ConfigChannel+0x214>)
 80011c0:	e000      	b.n	80011c4 <HAL_ADC_ConfigChannel+0x1cc>
 80011c2:	4b13      	ldr	r3, [pc, #76]	; (8001210 <HAL_ADC_ConfigChannel+0x218>)
 80011c4:	4a0d      	ldr	r2, [pc, #52]	; (80011fc <HAL_ADC_ConfigChannel+0x204>)
 80011c6:	400b      	ands	r3, r1
 80011c8:	6013      	str	r3, [r2, #0]
 80011ca:	e009      	b.n	80011e0 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011d0:	2220      	movs	r2, #32
 80011d2:	431a      	orrs	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80011d8:	230f      	movs	r3, #15
 80011da:	18fb      	adds	r3, r7, r3
 80011dc:	2201      	movs	r2, #1
 80011de:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2234      	movs	r2, #52	; 0x34
 80011e4:	2100      	movs	r1, #0
 80011e6:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80011e8:	230f      	movs	r3, #15
 80011ea:	18fb      	adds	r3, r7, r3
 80011ec:	781b      	ldrb	r3, [r3, #0]
}
 80011ee:	0018      	movs	r0, r3
 80011f0:	46bd      	mov	sp, r7
 80011f2:	b004      	add	sp, #16
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	00001001 	.word	0x00001001
 80011fc:	40012708 	.word	0x40012708
 8001200:	20000000 	.word	0x20000000
 8001204:	000f4240 	.word	0x000f4240
 8001208:	ffbfffff 	.word	0xffbfffff
 800120c:	feffffff 	.word	0xfeffffff
 8001210:	ff7fffff 	.word	0xff7fffff

08001214 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	0002      	movs	r2, r0
 800121c:	1dfb      	adds	r3, r7, #7
 800121e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001220:	1dfb      	adds	r3, r7, #7
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b7f      	cmp	r3, #127	; 0x7f
 8001226:	d809      	bhi.n	800123c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001228:	1dfb      	adds	r3, r7, #7
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	001a      	movs	r2, r3
 800122e:	231f      	movs	r3, #31
 8001230:	401a      	ands	r2, r3
 8001232:	4b04      	ldr	r3, [pc, #16]	; (8001244 <__NVIC_EnableIRQ+0x30>)
 8001234:	2101      	movs	r1, #1
 8001236:	4091      	lsls	r1, r2
 8001238:	000a      	movs	r2, r1
 800123a:	601a      	str	r2, [r3, #0]
  }
}
 800123c:	46c0      	nop			; (mov r8, r8)
 800123e:	46bd      	mov	sp, r7
 8001240:	b002      	add	sp, #8
 8001242:	bd80      	pop	{r7, pc}
 8001244:	e000e100 	.word	0xe000e100

08001248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001248:	b590      	push	{r4, r7, lr}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	0002      	movs	r2, r0
 8001250:	6039      	str	r1, [r7, #0]
 8001252:	1dfb      	adds	r3, r7, #7
 8001254:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001256:	1dfb      	adds	r3, r7, #7
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2b7f      	cmp	r3, #127	; 0x7f
 800125c:	d828      	bhi.n	80012b0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800125e:	4a2f      	ldr	r2, [pc, #188]	; (800131c <__NVIC_SetPriority+0xd4>)
 8001260:	1dfb      	adds	r3, r7, #7
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	b25b      	sxtb	r3, r3
 8001266:	089b      	lsrs	r3, r3, #2
 8001268:	33c0      	adds	r3, #192	; 0xc0
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	589b      	ldr	r3, [r3, r2]
 800126e:	1dfa      	adds	r2, r7, #7
 8001270:	7812      	ldrb	r2, [r2, #0]
 8001272:	0011      	movs	r1, r2
 8001274:	2203      	movs	r2, #3
 8001276:	400a      	ands	r2, r1
 8001278:	00d2      	lsls	r2, r2, #3
 800127a:	21ff      	movs	r1, #255	; 0xff
 800127c:	4091      	lsls	r1, r2
 800127e:	000a      	movs	r2, r1
 8001280:	43d2      	mvns	r2, r2
 8001282:	401a      	ands	r2, r3
 8001284:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	019b      	lsls	r3, r3, #6
 800128a:	22ff      	movs	r2, #255	; 0xff
 800128c:	401a      	ands	r2, r3
 800128e:	1dfb      	adds	r3, r7, #7
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	0018      	movs	r0, r3
 8001294:	2303      	movs	r3, #3
 8001296:	4003      	ands	r3, r0
 8001298:	00db      	lsls	r3, r3, #3
 800129a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800129c:	481f      	ldr	r0, [pc, #124]	; (800131c <__NVIC_SetPriority+0xd4>)
 800129e:	1dfb      	adds	r3, r7, #7
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	b25b      	sxtb	r3, r3
 80012a4:	089b      	lsrs	r3, r3, #2
 80012a6:	430a      	orrs	r2, r1
 80012a8:	33c0      	adds	r3, #192	; 0xc0
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80012ae:	e031      	b.n	8001314 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012b0:	4a1b      	ldr	r2, [pc, #108]	; (8001320 <__NVIC_SetPriority+0xd8>)
 80012b2:	1dfb      	adds	r3, r7, #7
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	0019      	movs	r1, r3
 80012b8:	230f      	movs	r3, #15
 80012ba:	400b      	ands	r3, r1
 80012bc:	3b08      	subs	r3, #8
 80012be:	089b      	lsrs	r3, r3, #2
 80012c0:	3306      	adds	r3, #6
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	18d3      	adds	r3, r2, r3
 80012c6:	3304      	adds	r3, #4
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	1dfa      	adds	r2, r7, #7
 80012cc:	7812      	ldrb	r2, [r2, #0]
 80012ce:	0011      	movs	r1, r2
 80012d0:	2203      	movs	r2, #3
 80012d2:	400a      	ands	r2, r1
 80012d4:	00d2      	lsls	r2, r2, #3
 80012d6:	21ff      	movs	r1, #255	; 0xff
 80012d8:	4091      	lsls	r1, r2
 80012da:	000a      	movs	r2, r1
 80012dc:	43d2      	mvns	r2, r2
 80012de:	401a      	ands	r2, r3
 80012e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	019b      	lsls	r3, r3, #6
 80012e6:	22ff      	movs	r2, #255	; 0xff
 80012e8:	401a      	ands	r2, r3
 80012ea:	1dfb      	adds	r3, r7, #7
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	0018      	movs	r0, r3
 80012f0:	2303      	movs	r3, #3
 80012f2:	4003      	ands	r3, r0
 80012f4:	00db      	lsls	r3, r3, #3
 80012f6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012f8:	4809      	ldr	r0, [pc, #36]	; (8001320 <__NVIC_SetPriority+0xd8>)
 80012fa:	1dfb      	adds	r3, r7, #7
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	001c      	movs	r4, r3
 8001300:	230f      	movs	r3, #15
 8001302:	4023      	ands	r3, r4
 8001304:	3b08      	subs	r3, #8
 8001306:	089b      	lsrs	r3, r3, #2
 8001308:	430a      	orrs	r2, r1
 800130a:	3306      	adds	r3, #6
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	18c3      	adds	r3, r0, r3
 8001310:	3304      	adds	r3, #4
 8001312:	601a      	str	r2, [r3, #0]
}
 8001314:	46c0      	nop			; (mov r8, r8)
 8001316:	46bd      	mov	sp, r7
 8001318:	b003      	add	sp, #12
 800131a:	bd90      	pop	{r4, r7, pc}
 800131c:	e000e100 	.word	0xe000e100
 8001320:	e000ed00 	.word	0xe000ed00

08001324 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	1e5a      	subs	r2, r3, #1
 8001330:	2380      	movs	r3, #128	; 0x80
 8001332:	045b      	lsls	r3, r3, #17
 8001334:	429a      	cmp	r2, r3
 8001336:	d301      	bcc.n	800133c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001338:	2301      	movs	r3, #1
 800133a:	e010      	b.n	800135e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800133c:	4b0a      	ldr	r3, [pc, #40]	; (8001368 <SysTick_Config+0x44>)
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	3a01      	subs	r2, #1
 8001342:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001344:	2301      	movs	r3, #1
 8001346:	425b      	negs	r3, r3
 8001348:	2103      	movs	r1, #3
 800134a:	0018      	movs	r0, r3
 800134c:	f7ff ff7c 	bl	8001248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001350:	4b05      	ldr	r3, [pc, #20]	; (8001368 <SysTick_Config+0x44>)
 8001352:	2200      	movs	r2, #0
 8001354:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001356:	4b04      	ldr	r3, [pc, #16]	; (8001368 <SysTick_Config+0x44>)
 8001358:	2207      	movs	r2, #7
 800135a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800135c:	2300      	movs	r3, #0
}
 800135e:	0018      	movs	r0, r3
 8001360:	46bd      	mov	sp, r7
 8001362:	b002      	add	sp, #8
 8001364:	bd80      	pop	{r7, pc}
 8001366:	46c0      	nop			; (mov r8, r8)
 8001368:	e000e010 	.word	0xe000e010

0800136c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	60b9      	str	r1, [r7, #8]
 8001374:	607a      	str	r2, [r7, #4]
 8001376:	210f      	movs	r1, #15
 8001378:	187b      	adds	r3, r7, r1
 800137a:	1c02      	adds	r2, r0, #0
 800137c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800137e:	68ba      	ldr	r2, [r7, #8]
 8001380:	187b      	adds	r3, r7, r1
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	b25b      	sxtb	r3, r3
 8001386:	0011      	movs	r1, r2
 8001388:	0018      	movs	r0, r3
 800138a:	f7ff ff5d 	bl	8001248 <__NVIC_SetPriority>
}
 800138e:	46c0      	nop			; (mov r8, r8)
 8001390:	46bd      	mov	sp, r7
 8001392:	b004      	add	sp, #16
 8001394:	bd80      	pop	{r7, pc}

08001396 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	0002      	movs	r2, r0
 800139e:	1dfb      	adds	r3, r7, #7
 80013a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013a2:	1dfb      	adds	r3, r7, #7
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	b25b      	sxtb	r3, r3
 80013a8:	0018      	movs	r0, r3
 80013aa:	f7ff ff33 	bl	8001214 <__NVIC_EnableIRQ>
}
 80013ae:	46c0      	nop			; (mov r8, r8)
 80013b0:	46bd      	mov	sp, r7
 80013b2:	b002      	add	sp, #8
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b082      	sub	sp, #8
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	0018      	movs	r0, r3
 80013c2:	f7ff ffaf 	bl	8001324 <SysTick_Config>
 80013c6:	0003      	movs	r3, r0
}
 80013c8:	0018      	movs	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	b002      	add	sp, #8
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80013d8:	2300      	movs	r3, #0
 80013da:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d101      	bne.n	80013e6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e036      	b.n	8001454 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2221      	movs	r2, #33	; 0x21
 80013ea:	2102      	movs	r1, #2
 80013ec:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	4a18      	ldr	r2, [pc, #96]	; (800145c <HAL_DMA_Init+0x8c>)
 80013fa:	4013      	ands	r3, r2
 80013fc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001406:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001412:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	695b      	ldr	r3, [r3, #20]
 8001418:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800141e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	69db      	ldr	r3, [r3, #28]
 8001424:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001426:	68fa      	ldr	r2, [r7, #12]
 8001428:	4313      	orrs	r3, r2
 800142a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	68fa      	ldr	r2, [r7, #12]
 8001432:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	0018      	movs	r0, r3
 8001438:	f000 f946 	bl	80016c8 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2200      	movs	r2, #0
 8001440:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2221      	movs	r2, #33	; 0x21
 8001446:	2101      	movs	r1, #1
 8001448:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2220      	movs	r2, #32
 800144e:	2100      	movs	r1, #0
 8001450:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001452:	2300      	movs	r3, #0
}
 8001454:	0018      	movs	r0, r3
 8001456:	46bd      	mov	sp, r7
 8001458:	b004      	add	sp, #16
 800145a:	bd80      	pop	{r7, pc}
 800145c:	ffffc00f 	.word	0xffffc00f

08001460 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]
 800146c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800146e:	2317      	movs	r3, #23
 8001470:	18fb      	adds	r3, r7, r3
 8001472:	2200      	movs	r2, #0
 8001474:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	2220      	movs	r2, #32
 800147a:	5c9b      	ldrb	r3, [r3, r2]
 800147c:	2b01      	cmp	r3, #1
 800147e:	d101      	bne.n	8001484 <HAL_DMA_Start_IT+0x24>
 8001480:	2302      	movs	r3, #2
 8001482:	e04f      	b.n	8001524 <HAL_DMA_Start_IT+0xc4>
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	2220      	movs	r2, #32
 8001488:	2101      	movs	r1, #1
 800148a:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	2221      	movs	r2, #33	; 0x21
 8001490:	5c9b      	ldrb	r3, [r3, r2]
 8001492:	b2db      	uxtb	r3, r3
 8001494:	2b01      	cmp	r3, #1
 8001496:	d13a      	bne.n	800150e <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	2221      	movs	r2, #33	; 0x21
 800149c:	2102      	movs	r1, #2
 800149e:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	2200      	movs	r2, #0
 80014a4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2101      	movs	r1, #1
 80014b2:	438a      	bics	r2, r1
 80014b4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	68b9      	ldr	r1, [r7, #8]
 80014bc:	68f8      	ldr	r0, [r7, #12]
 80014be:	f000 f8d7 	bl	8001670 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d008      	beq.n	80014dc <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	210e      	movs	r1, #14
 80014d6:	430a      	orrs	r2, r1
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	e00f      	b.n	80014fc <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	210a      	movs	r1, #10
 80014e8:	430a      	orrs	r2, r1
 80014ea:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	2104      	movs	r1, #4
 80014f8:	438a      	bics	r2, r1
 80014fa:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2101      	movs	r1, #1
 8001508:	430a      	orrs	r2, r1
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	e007      	b.n	800151e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	2220      	movs	r2, #32
 8001512:	2100      	movs	r1, #0
 8001514:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001516:	2317      	movs	r3, #23
 8001518:	18fb      	adds	r3, r7, r3
 800151a:	2202      	movs	r2, #2
 800151c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800151e:	2317      	movs	r3, #23
 8001520:	18fb      	adds	r3, r7, r3
 8001522:	781b      	ldrb	r3, [r3, #0]
}
 8001524:	0018      	movs	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	b006      	add	sp, #24
 800152a:	bd80      	pop	{r7, pc}

0800152c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001548:	2204      	movs	r2, #4
 800154a:	409a      	lsls	r2, r3
 800154c:	0013      	movs	r3, r2
 800154e:	68fa      	ldr	r2, [r7, #12]
 8001550:	4013      	ands	r3, r2
 8001552:	d024      	beq.n	800159e <HAL_DMA_IRQHandler+0x72>
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	2204      	movs	r2, #4
 8001558:	4013      	ands	r3, r2
 800155a:	d020      	beq.n	800159e <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2220      	movs	r2, #32
 8001564:	4013      	ands	r3, r2
 8001566:	d107      	bne.n	8001578 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	2104      	movs	r1, #4
 8001574:	438a      	bics	r2, r1
 8001576:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001580:	2104      	movs	r1, #4
 8001582:	4091      	lsls	r1, r2
 8001584:	000a      	movs	r2, r1
 8001586:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800158c:	2b00      	cmp	r3, #0
 800158e:	d100      	bne.n	8001592 <HAL_DMA_IRQHandler+0x66>
 8001590:	e06a      	b.n	8001668 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	0010      	movs	r0, r2
 800159a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800159c:	e064      	b.n	8001668 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a2:	2202      	movs	r2, #2
 80015a4:	409a      	lsls	r2, r3
 80015a6:	0013      	movs	r3, r2
 80015a8:	68fa      	ldr	r2, [r7, #12]
 80015aa:	4013      	ands	r3, r2
 80015ac:	d02b      	beq.n	8001606 <HAL_DMA_IRQHandler+0xda>
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	2202      	movs	r2, #2
 80015b2:	4013      	ands	r3, r2
 80015b4:	d027      	beq.n	8001606 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2220      	movs	r2, #32
 80015be:	4013      	ands	r3, r2
 80015c0:	d10b      	bne.n	80015da <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	210a      	movs	r1, #10
 80015ce:	438a      	bics	r2, r1
 80015d0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2221      	movs	r2, #33	; 0x21
 80015d6:	2101      	movs	r1, #1
 80015d8:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015e2:	2102      	movs	r1, #2
 80015e4:	4091      	lsls	r1, r2
 80015e6:	000a      	movs	r2, r1
 80015e8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2220      	movs	r2, #32
 80015ee:	2100      	movs	r1, #0
 80015f0:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d036      	beq.n	8001668 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	0010      	movs	r0, r2
 8001602:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001604:	e030      	b.n	8001668 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160a:	2208      	movs	r2, #8
 800160c:	409a      	lsls	r2, r3
 800160e:	0013      	movs	r3, r2
 8001610:	68fa      	ldr	r2, [r7, #12]
 8001612:	4013      	ands	r3, r2
 8001614:	d028      	beq.n	8001668 <HAL_DMA_IRQHandler+0x13c>
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	2208      	movs	r2, #8
 800161a:	4013      	ands	r3, r2
 800161c:	d024      	beq.n	8001668 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	210e      	movs	r1, #14
 800162a:	438a      	bics	r2, r1
 800162c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001636:	2101      	movs	r1, #1
 8001638:	4091      	lsls	r1, r2
 800163a:	000a      	movs	r2, r1
 800163c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2201      	movs	r2, #1
 8001642:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2221      	movs	r2, #33	; 0x21
 8001648:	2101      	movs	r1, #1
 800164a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2220      	movs	r2, #32
 8001650:	2100      	movs	r1, #0
 8001652:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001658:	2b00      	cmp	r3, #0
 800165a:	d005      	beq.n	8001668 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	0010      	movs	r0, r2
 8001664:	4798      	blx	r3
    }
  }
}
 8001666:	e7ff      	b.n	8001668 <HAL_DMA_IRQHandler+0x13c>
 8001668:	46c0      	nop			; (mov r8, r8)
 800166a:	46bd      	mov	sp, r7
 800166c:	b004      	add	sp, #16
 800166e:	bd80      	pop	{r7, pc}

08001670 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	60b9      	str	r1, [r7, #8]
 800167a:	607a      	str	r2, [r7, #4]
 800167c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001686:	2101      	movs	r1, #1
 8001688:	4091      	lsls	r1, r2
 800168a:	000a      	movs	r2, r1
 800168c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	683a      	ldr	r2, [r7, #0]
 8001694:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	2b10      	cmp	r3, #16
 800169c:	d108      	bne.n	80016b0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	68ba      	ldr	r2, [r7, #8]
 80016ac:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80016ae:	e007      	b.n	80016c0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	68ba      	ldr	r2, [r7, #8]
 80016b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	60da      	str	r2, [r3, #12]
}
 80016c0:	46c0      	nop			; (mov r8, r8)
 80016c2:	46bd      	mov	sp, r7
 80016c4:	b004      	add	sp, #16
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a08      	ldr	r2, [pc, #32]	; (80016f8 <DMA_CalcBaseAndBitshift+0x30>)
 80016d6:	4694      	mov	ip, r2
 80016d8:	4463      	add	r3, ip
 80016da:	2114      	movs	r1, #20
 80016dc:	0018      	movs	r0, r3
 80016de:	f7fe fd13 	bl	8000108 <__udivsi3>
 80016e2:	0003      	movs	r3, r0
 80016e4:	009a      	lsls	r2, r3, #2
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a03      	ldr	r2, [pc, #12]	; (80016fc <DMA_CalcBaseAndBitshift+0x34>)
 80016ee:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80016f0:	46c0      	nop			; (mov r8, r8)
 80016f2:	46bd      	mov	sp, r7
 80016f4:	b002      	add	sp, #8
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	bffdfff8 	.word	0xbffdfff8
 80016fc:	40020000 	.word	0x40020000

08001700 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800170a:	2300      	movs	r3, #0
 800170c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800170e:	e149      	b.n	80019a4 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2101      	movs	r1, #1
 8001716:	697a      	ldr	r2, [r7, #20]
 8001718:	4091      	lsls	r1, r2
 800171a:	000a      	movs	r2, r1
 800171c:	4013      	ands	r3, r2
 800171e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d100      	bne.n	8001728 <HAL_GPIO_Init+0x28>
 8001726:	e13a      	b.n	800199e <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	2203      	movs	r2, #3
 800172e:	4013      	ands	r3, r2
 8001730:	2b01      	cmp	r3, #1
 8001732:	d005      	beq.n	8001740 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	2203      	movs	r2, #3
 800173a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800173c:	2b02      	cmp	r3, #2
 800173e:	d130      	bne.n	80017a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	2203      	movs	r2, #3
 800174c:	409a      	lsls	r2, r3
 800174e:	0013      	movs	r3, r2
 8001750:	43da      	mvns	r2, r3
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	4013      	ands	r3, r2
 8001756:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	68da      	ldr	r2, [r3, #12]
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	409a      	lsls	r2, r3
 8001762:	0013      	movs	r3, r2
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	4313      	orrs	r3, r2
 8001768:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001776:	2201      	movs	r2, #1
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	409a      	lsls	r2, r3
 800177c:	0013      	movs	r3, r2
 800177e:	43da      	mvns	r2, r3
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	4013      	ands	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	091b      	lsrs	r3, r3, #4
 800178c:	2201      	movs	r2, #1
 800178e:	401a      	ands	r2, r3
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	409a      	lsls	r2, r3
 8001794:	0013      	movs	r3, r2
 8001796:	693a      	ldr	r2, [r7, #16]
 8001798:	4313      	orrs	r3, r2
 800179a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	2203      	movs	r2, #3
 80017a8:	4013      	ands	r3, r2
 80017aa:	2b03      	cmp	r3, #3
 80017ac:	d017      	beq.n	80017de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	68db      	ldr	r3, [r3, #12]
 80017b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	2203      	movs	r2, #3
 80017ba:	409a      	lsls	r2, r3
 80017bc:	0013      	movs	r3, r2
 80017be:	43da      	mvns	r2, r3
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	4013      	ands	r3, r2
 80017c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	689a      	ldr	r2, [r3, #8]
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	005b      	lsls	r3, r3, #1
 80017ce:	409a      	lsls	r2, r3
 80017d0:	0013      	movs	r3, r2
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	2203      	movs	r2, #3
 80017e4:	4013      	ands	r3, r2
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d123      	bne.n	8001832 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	08da      	lsrs	r2, r3, #3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	3208      	adds	r2, #8
 80017f2:	0092      	lsls	r2, r2, #2
 80017f4:	58d3      	ldr	r3, [r2, r3]
 80017f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	2207      	movs	r2, #7
 80017fc:	4013      	ands	r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	220f      	movs	r2, #15
 8001802:	409a      	lsls	r2, r3
 8001804:	0013      	movs	r3, r2
 8001806:	43da      	mvns	r2, r3
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	4013      	ands	r3, r2
 800180c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	691a      	ldr	r2, [r3, #16]
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	2107      	movs	r1, #7
 8001816:	400b      	ands	r3, r1
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	409a      	lsls	r2, r3
 800181c:	0013      	movs	r3, r2
 800181e:	693a      	ldr	r2, [r7, #16]
 8001820:	4313      	orrs	r3, r2
 8001822:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	08da      	lsrs	r2, r3, #3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3208      	adds	r2, #8
 800182c:	0092      	lsls	r2, r2, #2
 800182e:	6939      	ldr	r1, [r7, #16]
 8001830:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	2203      	movs	r2, #3
 800183e:	409a      	lsls	r2, r3
 8001840:	0013      	movs	r3, r2
 8001842:	43da      	mvns	r2, r3
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	4013      	ands	r3, r2
 8001848:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	2203      	movs	r2, #3
 8001850:	401a      	ands	r2, r3
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	409a      	lsls	r2, r3
 8001858:	0013      	movs	r3, r2
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	4313      	orrs	r3, r2
 800185e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685a      	ldr	r2, [r3, #4]
 800186a:	23c0      	movs	r3, #192	; 0xc0
 800186c:	029b      	lsls	r3, r3, #10
 800186e:	4013      	ands	r3, r2
 8001870:	d100      	bne.n	8001874 <HAL_GPIO_Init+0x174>
 8001872:	e094      	b.n	800199e <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001874:	4b51      	ldr	r3, [pc, #324]	; (80019bc <HAL_GPIO_Init+0x2bc>)
 8001876:	699a      	ldr	r2, [r3, #24]
 8001878:	4b50      	ldr	r3, [pc, #320]	; (80019bc <HAL_GPIO_Init+0x2bc>)
 800187a:	2101      	movs	r1, #1
 800187c:	430a      	orrs	r2, r1
 800187e:	619a      	str	r2, [r3, #24]
 8001880:	4b4e      	ldr	r3, [pc, #312]	; (80019bc <HAL_GPIO_Init+0x2bc>)
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	2201      	movs	r2, #1
 8001886:	4013      	ands	r3, r2
 8001888:	60bb      	str	r3, [r7, #8]
 800188a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800188c:	4a4c      	ldr	r2, [pc, #304]	; (80019c0 <HAL_GPIO_Init+0x2c0>)
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	089b      	lsrs	r3, r3, #2
 8001892:	3302      	adds	r3, #2
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	589b      	ldr	r3, [r3, r2]
 8001898:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	2203      	movs	r2, #3
 800189e:	4013      	ands	r3, r2
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	220f      	movs	r2, #15
 80018a4:	409a      	lsls	r2, r3
 80018a6:	0013      	movs	r3, r2
 80018a8:	43da      	mvns	r2, r3
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	4013      	ands	r3, r2
 80018ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	2390      	movs	r3, #144	; 0x90
 80018b4:	05db      	lsls	r3, r3, #23
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d00d      	beq.n	80018d6 <HAL_GPIO_Init+0x1d6>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a41      	ldr	r2, [pc, #260]	; (80019c4 <HAL_GPIO_Init+0x2c4>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d007      	beq.n	80018d2 <HAL_GPIO_Init+0x1d2>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a40      	ldr	r2, [pc, #256]	; (80019c8 <HAL_GPIO_Init+0x2c8>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d101      	bne.n	80018ce <HAL_GPIO_Init+0x1ce>
 80018ca:	2302      	movs	r3, #2
 80018cc:	e004      	b.n	80018d8 <HAL_GPIO_Init+0x1d8>
 80018ce:	2305      	movs	r3, #5
 80018d0:	e002      	b.n	80018d8 <HAL_GPIO_Init+0x1d8>
 80018d2:	2301      	movs	r3, #1
 80018d4:	e000      	b.n	80018d8 <HAL_GPIO_Init+0x1d8>
 80018d6:	2300      	movs	r3, #0
 80018d8:	697a      	ldr	r2, [r7, #20]
 80018da:	2103      	movs	r1, #3
 80018dc:	400a      	ands	r2, r1
 80018de:	0092      	lsls	r2, r2, #2
 80018e0:	4093      	lsls	r3, r2
 80018e2:	693a      	ldr	r2, [r7, #16]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80018e8:	4935      	ldr	r1, [pc, #212]	; (80019c0 <HAL_GPIO_Init+0x2c0>)
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	089b      	lsrs	r3, r3, #2
 80018ee:	3302      	adds	r3, #2
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018f6:	4b35      	ldr	r3, [pc, #212]	; (80019cc <HAL_GPIO_Init+0x2cc>)
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	43da      	mvns	r2, r3
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	4013      	ands	r3, r2
 8001904:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	685a      	ldr	r2, [r3, #4]
 800190a:	2380      	movs	r3, #128	; 0x80
 800190c:	035b      	lsls	r3, r3, #13
 800190e:	4013      	ands	r3, r2
 8001910:	d003      	beq.n	800191a <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001912:	693a      	ldr	r2, [r7, #16]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	4313      	orrs	r3, r2
 8001918:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800191a:	4b2c      	ldr	r3, [pc, #176]	; (80019cc <HAL_GPIO_Init+0x2cc>)
 800191c:	693a      	ldr	r2, [r7, #16]
 800191e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001920:	4b2a      	ldr	r3, [pc, #168]	; (80019cc <HAL_GPIO_Init+0x2cc>)
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	43da      	mvns	r2, r3
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	4013      	ands	r3, r2
 800192e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685a      	ldr	r2, [r3, #4]
 8001934:	2380      	movs	r3, #128	; 0x80
 8001936:	039b      	lsls	r3, r3, #14
 8001938:	4013      	ands	r3, r2
 800193a:	d003      	beq.n	8001944 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 800193c:	693a      	ldr	r2, [r7, #16]
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	4313      	orrs	r3, r2
 8001942:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001944:	4b21      	ldr	r3, [pc, #132]	; (80019cc <HAL_GPIO_Init+0x2cc>)
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800194a:	4b20      	ldr	r3, [pc, #128]	; (80019cc <HAL_GPIO_Init+0x2cc>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	43da      	mvns	r2, r3
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	4013      	ands	r3, r2
 8001958:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685a      	ldr	r2, [r3, #4]
 800195e:	2380      	movs	r3, #128	; 0x80
 8001960:	029b      	lsls	r3, r3, #10
 8001962:	4013      	ands	r3, r2
 8001964:	d003      	beq.n	800196e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001966:	693a      	ldr	r2, [r7, #16]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	4313      	orrs	r3, r2
 800196c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800196e:	4b17      	ldr	r3, [pc, #92]	; (80019cc <HAL_GPIO_Init+0x2cc>)
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001974:	4b15      	ldr	r3, [pc, #84]	; (80019cc <HAL_GPIO_Init+0x2cc>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	43da      	mvns	r2, r3
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	4013      	ands	r3, r2
 8001982:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685a      	ldr	r2, [r3, #4]
 8001988:	2380      	movs	r3, #128	; 0x80
 800198a:	025b      	lsls	r3, r3, #9
 800198c:	4013      	ands	r3, r2
 800198e:	d003      	beq.n	8001998 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8001990:	693a      	ldr	r2, [r7, #16]
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	4313      	orrs	r3, r2
 8001996:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001998:	4b0c      	ldr	r3, [pc, #48]	; (80019cc <HAL_GPIO_Init+0x2cc>)
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	3301      	adds	r3, #1
 80019a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	40da      	lsrs	r2, r3
 80019ac:	1e13      	subs	r3, r2, #0
 80019ae:	d000      	beq.n	80019b2 <HAL_GPIO_Init+0x2b2>
 80019b0:	e6ae      	b.n	8001710 <HAL_GPIO_Init+0x10>
  } 
}
 80019b2:	46c0      	nop			; (mov r8, r8)
 80019b4:	46c0      	nop			; (mov r8, r8)
 80019b6:	46bd      	mov	sp, r7
 80019b8:	b006      	add	sp, #24
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40021000 	.word	0x40021000
 80019c0:	40010000 	.word	0x40010000
 80019c4:	48000400 	.word	0x48000400
 80019c8:	48000800 	.word	0x48000800
 80019cc:	40010400 	.word	0x40010400

080019d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	0008      	movs	r0, r1
 80019da:	0011      	movs	r1, r2
 80019dc:	1cbb      	adds	r3, r7, #2
 80019de:	1c02      	adds	r2, r0, #0
 80019e0:	801a      	strh	r2, [r3, #0]
 80019e2:	1c7b      	adds	r3, r7, #1
 80019e4:	1c0a      	adds	r2, r1, #0
 80019e6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019e8:	1c7b      	adds	r3, r7, #1
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d004      	beq.n	80019fa <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80019f0:	1cbb      	adds	r3, r7, #2
 80019f2:	881a      	ldrh	r2, [r3, #0]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80019f8:	e003      	b.n	8001a02 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019fa:	1cbb      	adds	r3, r7, #2
 80019fc:	881a      	ldrh	r2, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a02:	46c0      	nop			; (mov r8, r8)
 8001a04:	46bd      	mov	sp, r7
 8001a06:	b002      	add	sp, #8
 8001a08:	bd80      	pop	{r7, pc}

08001a0a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	b084      	sub	sp, #16
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
 8001a12:	000a      	movs	r2, r1
 8001a14:	1cbb      	adds	r3, r7, #2
 8001a16:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	695b      	ldr	r3, [r3, #20]
 8001a1c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a1e:	1cbb      	adds	r3, r7, #2
 8001a20:	881b      	ldrh	r3, [r3, #0]
 8001a22:	68fa      	ldr	r2, [r7, #12]
 8001a24:	4013      	ands	r3, r2
 8001a26:	041a      	lsls	r2, r3, #16
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	43db      	mvns	r3, r3
 8001a2c:	1cb9      	adds	r1, r7, #2
 8001a2e:	8809      	ldrh	r1, [r1, #0]
 8001a30:	400b      	ands	r3, r1
 8001a32:	431a      	orrs	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	619a      	str	r2, [r3, #24]
}
 8001a38:	46c0      	nop			; (mov r8, r8)
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	b004      	add	sp, #16
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b088      	sub	sp, #32
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e301      	b.n	8002056 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	2201      	movs	r2, #1
 8001a58:	4013      	ands	r3, r2
 8001a5a:	d100      	bne.n	8001a5e <HAL_RCC_OscConfig+0x1e>
 8001a5c:	e08d      	b.n	8001b7a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001a5e:	4bc3      	ldr	r3, [pc, #780]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	220c      	movs	r2, #12
 8001a64:	4013      	ands	r3, r2
 8001a66:	2b04      	cmp	r3, #4
 8001a68:	d00e      	beq.n	8001a88 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a6a:	4bc0      	ldr	r3, [pc, #768]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	220c      	movs	r2, #12
 8001a70:	4013      	ands	r3, r2
 8001a72:	2b08      	cmp	r3, #8
 8001a74:	d116      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x64>
 8001a76:	4bbd      	ldr	r3, [pc, #756]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001a78:	685a      	ldr	r2, [r3, #4]
 8001a7a:	2380      	movs	r3, #128	; 0x80
 8001a7c:	025b      	lsls	r3, r3, #9
 8001a7e:	401a      	ands	r2, r3
 8001a80:	2380      	movs	r3, #128	; 0x80
 8001a82:	025b      	lsls	r3, r3, #9
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d10d      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a88:	4bb8      	ldr	r3, [pc, #736]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	2380      	movs	r3, #128	; 0x80
 8001a8e:	029b      	lsls	r3, r3, #10
 8001a90:	4013      	ands	r3, r2
 8001a92:	d100      	bne.n	8001a96 <HAL_RCC_OscConfig+0x56>
 8001a94:	e070      	b.n	8001b78 <HAL_RCC_OscConfig+0x138>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d000      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x60>
 8001a9e:	e06b      	b.n	8001b78 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e2d8      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d107      	bne.n	8001abc <HAL_RCC_OscConfig+0x7c>
 8001aac:	4baf      	ldr	r3, [pc, #700]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	4bae      	ldr	r3, [pc, #696]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ab2:	2180      	movs	r1, #128	; 0x80
 8001ab4:	0249      	lsls	r1, r1, #9
 8001ab6:	430a      	orrs	r2, r1
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	e02f      	b.n	8001b1c <HAL_RCC_OscConfig+0xdc>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d10c      	bne.n	8001ade <HAL_RCC_OscConfig+0x9e>
 8001ac4:	4ba9      	ldr	r3, [pc, #676]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	4ba8      	ldr	r3, [pc, #672]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001aca:	49a9      	ldr	r1, [pc, #676]	; (8001d70 <HAL_RCC_OscConfig+0x330>)
 8001acc:	400a      	ands	r2, r1
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	4ba6      	ldr	r3, [pc, #664]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	4ba5      	ldr	r3, [pc, #660]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ad6:	49a7      	ldr	r1, [pc, #668]	; (8001d74 <HAL_RCC_OscConfig+0x334>)
 8001ad8:	400a      	ands	r2, r1
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	e01e      	b.n	8001b1c <HAL_RCC_OscConfig+0xdc>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	2b05      	cmp	r3, #5
 8001ae4:	d10e      	bne.n	8001b04 <HAL_RCC_OscConfig+0xc4>
 8001ae6:	4ba1      	ldr	r3, [pc, #644]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	4ba0      	ldr	r3, [pc, #640]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001aec:	2180      	movs	r1, #128	; 0x80
 8001aee:	02c9      	lsls	r1, r1, #11
 8001af0:	430a      	orrs	r2, r1
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	4b9d      	ldr	r3, [pc, #628]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	4b9c      	ldr	r3, [pc, #624]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001afa:	2180      	movs	r1, #128	; 0x80
 8001afc:	0249      	lsls	r1, r1, #9
 8001afe:	430a      	orrs	r2, r1
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	e00b      	b.n	8001b1c <HAL_RCC_OscConfig+0xdc>
 8001b04:	4b99      	ldr	r3, [pc, #612]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	4b98      	ldr	r3, [pc, #608]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b0a:	4999      	ldr	r1, [pc, #612]	; (8001d70 <HAL_RCC_OscConfig+0x330>)
 8001b0c:	400a      	ands	r2, r1
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	4b96      	ldr	r3, [pc, #600]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	4b95      	ldr	r3, [pc, #596]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b16:	4997      	ldr	r1, [pc, #604]	; (8001d74 <HAL_RCC_OscConfig+0x334>)
 8001b18:	400a      	ands	r2, r1
 8001b1a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d014      	beq.n	8001b4e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b24:	f7ff f8fa 	bl	8000d1c <HAL_GetTick>
 8001b28:	0003      	movs	r3, r0
 8001b2a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b2c:	e008      	b.n	8001b40 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b2e:	f7ff f8f5 	bl	8000d1c <HAL_GetTick>
 8001b32:	0002      	movs	r2, r0
 8001b34:	69bb      	ldr	r3, [r7, #24]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	2b64      	cmp	r3, #100	; 0x64
 8001b3a:	d901      	bls.n	8001b40 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e28a      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b40:	4b8a      	ldr	r3, [pc, #552]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	2380      	movs	r3, #128	; 0x80
 8001b46:	029b      	lsls	r3, r3, #10
 8001b48:	4013      	ands	r3, r2
 8001b4a:	d0f0      	beq.n	8001b2e <HAL_RCC_OscConfig+0xee>
 8001b4c:	e015      	b.n	8001b7a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b4e:	f7ff f8e5 	bl	8000d1c <HAL_GetTick>
 8001b52:	0003      	movs	r3, r0
 8001b54:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b56:	e008      	b.n	8001b6a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b58:	f7ff f8e0 	bl	8000d1c <HAL_GetTick>
 8001b5c:	0002      	movs	r2, r0
 8001b5e:	69bb      	ldr	r3, [r7, #24]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	2b64      	cmp	r3, #100	; 0x64
 8001b64:	d901      	bls.n	8001b6a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001b66:	2303      	movs	r3, #3
 8001b68:	e275      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b6a:	4b80      	ldr	r3, [pc, #512]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	2380      	movs	r3, #128	; 0x80
 8001b70:	029b      	lsls	r3, r3, #10
 8001b72:	4013      	ands	r3, r2
 8001b74:	d1f0      	bne.n	8001b58 <HAL_RCC_OscConfig+0x118>
 8001b76:	e000      	b.n	8001b7a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b78:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2202      	movs	r2, #2
 8001b80:	4013      	ands	r3, r2
 8001b82:	d100      	bne.n	8001b86 <HAL_RCC_OscConfig+0x146>
 8001b84:	e069      	b.n	8001c5a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001b86:	4b79      	ldr	r3, [pc, #484]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	220c      	movs	r2, #12
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	d00b      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001b90:	4b76      	ldr	r3, [pc, #472]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	220c      	movs	r2, #12
 8001b96:	4013      	ands	r3, r2
 8001b98:	2b08      	cmp	r3, #8
 8001b9a:	d11c      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x196>
 8001b9c:	4b73      	ldr	r3, [pc, #460]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b9e:	685a      	ldr	r2, [r3, #4]
 8001ba0:	2380      	movs	r3, #128	; 0x80
 8001ba2:	025b      	lsls	r3, r3, #9
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	d116      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ba8:	4b70      	ldr	r3, [pc, #448]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2202      	movs	r2, #2
 8001bae:	4013      	ands	r3, r2
 8001bb0:	d005      	beq.n	8001bbe <HAL_RCC_OscConfig+0x17e>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	68db      	ldr	r3, [r3, #12]
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d001      	beq.n	8001bbe <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e24b      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bbe:	4b6b      	ldr	r3, [pc, #428]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	22f8      	movs	r2, #248	; 0xf8
 8001bc4:	4393      	bics	r3, r2
 8001bc6:	0019      	movs	r1, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	691b      	ldr	r3, [r3, #16]
 8001bcc:	00da      	lsls	r2, r3, #3
 8001bce:	4b67      	ldr	r3, [pc, #412]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bd4:	e041      	b.n	8001c5a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	68db      	ldr	r3, [r3, #12]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d024      	beq.n	8001c28 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bde:	4b63      	ldr	r3, [pc, #396]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	4b62      	ldr	r3, [pc, #392]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001be4:	2101      	movs	r1, #1
 8001be6:	430a      	orrs	r2, r1
 8001be8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bea:	f7ff f897 	bl	8000d1c <HAL_GetTick>
 8001bee:	0003      	movs	r3, r0
 8001bf0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bf4:	f7ff f892 	bl	8000d1c <HAL_GetTick>
 8001bf8:	0002      	movs	r2, r0
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e227      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c06:	4b59      	ldr	r3, [pc, #356]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2202      	movs	r2, #2
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	d0f1      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c10:	4b56      	ldr	r3, [pc, #344]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	22f8      	movs	r2, #248	; 0xf8
 8001c16:	4393      	bics	r3, r2
 8001c18:	0019      	movs	r1, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	00da      	lsls	r2, r3, #3
 8001c20:	4b52      	ldr	r3, [pc, #328]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c22:	430a      	orrs	r2, r1
 8001c24:	601a      	str	r2, [r3, #0]
 8001c26:	e018      	b.n	8001c5a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c28:	4b50      	ldr	r3, [pc, #320]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	4b4f      	ldr	r3, [pc, #316]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c2e:	2101      	movs	r1, #1
 8001c30:	438a      	bics	r2, r1
 8001c32:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c34:	f7ff f872 	bl	8000d1c <HAL_GetTick>
 8001c38:	0003      	movs	r3, r0
 8001c3a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c3c:	e008      	b.n	8001c50 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c3e:	f7ff f86d 	bl	8000d1c <HAL_GetTick>
 8001c42:	0002      	movs	r2, r0
 8001c44:	69bb      	ldr	r3, [r7, #24]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d901      	bls.n	8001c50 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	e202      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c50:	4b46      	ldr	r3, [pc, #280]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2202      	movs	r2, #2
 8001c56:	4013      	ands	r3, r2
 8001c58:	d1f1      	bne.n	8001c3e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2208      	movs	r2, #8
 8001c60:	4013      	ands	r3, r2
 8001c62:	d036      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	69db      	ldr	r3, [r3, #28]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d019      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c6c:	4b3f      	ldr	r3, [pc, #252]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c70:	4b3e      	ldr	r3, [pc, #248]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c72:	2101      	movs	r1, #1
 8001c74:	430a      	orrs	r2, r1
 8001c76:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c78:	f7ff f850 	bl	8000d1c <HAL_GetTick>
 8001c7c:	0003      	movs	r3, r0
 8001c7e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c80:	e008      	b.n	8001c94 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c82:	f7ff f84b 	bl	8000d1c <HAL_GetTick>
 8001c86:	0002      	movs	r2, r0
 8001c88:	69bb      	ldr	r3, [r7, #24]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d901      	bls.n	8001c94 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001c90:	2303      	movs	r3, #3
 8001c92:	e1e0      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c94:	4b35      	ldr	r3, [pc, #212]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c98:	2202      	movs	r2, #2
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	d0f1      	beq.n	8001c82 <HAL_RCC_OscConfig+0x242>
 8001c9e:	e018      	b.n	8001cd2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ca0:	4b32      	ldr	r3, [pc, #200]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ca2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ca4:	4b31      	ldr	r3, [pc, #196]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ca6:	2101      	movs	r1, #1
 8001ca8:	438a      	bics	r2, r1
 8001caa:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cac:	f7ff f836 	bl	8000d1c <HAL_GetTick>
 8001cb0:	0003      	movs	r3, r0
 8001cb2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cb4:	e008      	b.n	8001cc8 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cb6:	f7ff f831 	bl	8000d1c <HAL_GetTick>
 8001cba:	0002      	movs	r2, r0
 8001cbc:	69bb      	ldr	r3, [r7, #24]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e1c6      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cc8:	4b28      	ldr	r3, [pc, #160]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ccc:	2202      	movs	r2, #2
 8001cce:	4013      	ands	r3, r2
 8001cd0:	d1f1      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2204      	movs	r2, #4
 8001cd8:	4013      	ands	r3, r2
 8001cda:	d100      	bne.n	8001cde <HAL_RCC_OscConfig+0x29e>
 8001cdc:	e0b4      	b.n	8001e48 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cde:	201f      	movs	r0, #31
 8001ce0:	183b      	adds	r3, r7, r0
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ce6:	4b21      	ldr	r3, [pc, #132]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ce8:	69da      	ldr	r2, [r3, #28]
 8001cea:	2380      	movs	r3, #128	; 0x80
 8001cec:	055b      	lsls	r3, r3, #21
 8001cee:	4013      	ands	r3, r2
 8001cf0:	d110      	bne.n	8001d14 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cf2:	4b1e      	ldr	r3, [pc, #120]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001cf4:	69da      	ldr	r2, [r3, #28]
 8001cf6:	4b1d      	ldr	r3, [pc, #116]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001cf8:	2180      	movs	r1, #128	; 0x80
 8001cfa:	0549      	lsls	r1, r1, #21
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	61da      	str	r2, [r3, #28]
 8001d00:	4b1a      	ldr	r3, [pc, #104]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001d02:	69da      	ldr	r2, [r3, #28]
 8001d04:	2380      	movs	r3, #128	; 0x80
 8001d06:	055b      	lsls	r3, r3, #21
 8001d08:	4013      	ands	r3, r2
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001d0e:	183b      	adds	r3, r7, r0
 8001d10:	2201      	movs	r2, #1
 8001d12:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d14:	4b18      	ldr	r3, [pc, #96]	; (8001d78 <HAL_RCC_OscConfig+0x338>)
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	2380      	movs	r3, #128	; 0x80
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	d11a      	bne.n	8001d56 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d20:	4b15      	ldr	r3, [pc, #84]	; (8001d78 <HAL_RCC_OscConfig+0x338>)
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	4b14      	ldr	r3, [pc, #80]	; (8001d78 <HAL_RCC_OscConfig+0x338>)
 8001d26:	2180      	movs	r1, #128	; 0x80
 8001d28:	0049      	lsls	r1, r1, #1
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d2e:	f7fe fff5 	bl	8000d1c <HAL_GetTick>
 8001d32:	0003      	movs	r3, r0
 8001d34:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d38:	f7fe fff0 	bl	8000d1c <HAL_GetTick>
 8001d3c:	0002      	movs	r2, r0
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b64      	cmp	r3, #100	; 0x64
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e185      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d4a:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <HAL_RCC_OscConfig+0x338>)
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	2380      	movs	r3, #128	; 0x80
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	4013      	ands	r3, r2
 8001d54:	d0f0      	beq.n	8001d38 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d10e      	bne.n	8001d7c <HAL_RCC_OscConfig+0x33c>
 8001d5e:	4b03      	ldr	r3, [pc, #12]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001d60:	6a1a      	ldr	r2, [r3, #32]
 8001d62:	4b02      	ldr	r3, [pc, #8]	; (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001d64:	2101      	movs	r1, #1
 8001d66:	430a      	orrs	r2, r1
 8001d68:	621a      	str	r2, [r3, #32]
 8001d6a:	e035      	b.n	8001dd8 <HAL_RCC_OscConfig+0x398>
 8001d6c:	40021000 	.word	0x40021000
 8001d70:	fffeffff 	.word	0xfffeffff
 8001d74:	fffbffff 	.word	0xfffbffff
 8001d78:	40007000 	.word	0x40007000
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d10c      	bne.n	8001d9e <HAL_RCC_OscConfig+0x35e>
 8001d84:	4bb6      	ldr	r3, [pc, #728]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001d86:	6a1a      	ldr	r2, [r3, #32]
 8001d88:	4bb5      	ldr	r3, [pc, #724]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001d8a:	2101      	movs	r1, #1
 8001d8c:	438a      	bics	r2, r1
 8001d8e:	621a      	str	r2, [r3, #32]
 8001d90:	4bb3      	ldr	r3, [pc, #716]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001d92:	6a1a      	ldr	r2, [r3, #32]
 8001d94:	4bb2      	ldr	r3, [pc, #712]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001d96:	2104      	movs	r1, #4
 8001d98:	438a      	bics	r2, r1
 8001d9a:	621a      	str	r2, [r3, #32]
 8001d9c:	e01c      	b.n	8001dd8 <HAL_RCC_OscConfig+0x398>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	2b05      	cmp	r3, #5
 8001da4:	d10c      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x380>
 8001da6:	4bae      	ldr	r3, [pc, #696]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001da8:	6a1a      	ldr	r2, [r3, #32]
 8001daa:	4bad      	ldr	r3, [pc, #692]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001dac:	2104      	movs	r1, #4
 8001dae:	430a      	orrs	r2, r1
 8001db0:	621a      	str	r2, [r3, #32]
 8001db2:	4bab      	ldr	r3, [pc, #684]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001db4:	6a1a      	ldr	r2, [r3, #32]
 8001db6:	4baa      	ldr	r3, [pc, #680]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001db8:	2101      	movs	r1, #1
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	621a      	str	r2, [r3, #32]
 8001dbe:	e00b      	b.n	8001dd8 <HAL_RCC_OscConfig+0x398>
 8001dc0:	4ba7      	ldr	r3, [pc, #668]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001dc2:	6a1a      	ldr	r2, [r3, #32]
 8001dc4:	4ba6      	ldr	r3, [pc, #664]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001dc6:	2101      	movs	r1, #1
 8001dc8:	438a      	bics	r2, r1
 8001dca:	621a      	str	r2, [r3, #32]
 8001dcc:	4ba4      	ldr	r3, [pc, #656]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001dce:	6a1a      	ldr	r2, [r3, #32]
 8001dd0:	4ba3      	ldr	r3, [pc, #652]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001dd2:	2104      	movs	r1, #4
 8001dd4:	438a      	bics	r2, r1
 8001dd6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d014      	beq.n	8001e0a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001de0:	f7fe ff9c 	bl	8000d1c <HAL_GetTick>
 8001de4:	0003      	movs	r3, r0
 8001de6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001de8:	e009      	b.n	8001dfe <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dea:	f7fe ff97 	bl	8000d1c <HAL_GetTick>
 8001dee:	0002      	movs	r2, r0
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	4a9b      	ldr	r2, [pc, #620]	; (8002064 <HAL_RCC_OscConfig+0x624>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e12b      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dfe:	4b98      	ldr	r3, [pc, #608]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e00:	6a1b      	ldr	r3, [r3, #32]
 8001e02:	2202      	movs	r2, #2
 8001e04:	4013      	ands	r3, r2
 8001e06:	d0f0      	beq.n	8001dea <HAL_RCC_OscConfig+0x3aa>
 8001e08:	e013      	b.n	8001e32 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e0a:	f7fe ff87 	bl	8000d1c <HAL_GetTick>
 8001e0e:	0003      	movs	r3, r0
 8001e10:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e12:	e009      	b.n	8001e28 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e14:	f7fe ff82 	bl	8000d1c <HAL_GetTick>
 8001e18:	0002      	movs	r2, r0
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	4a91      	ldr	r2, [pc, #580]	; (8002064 <HAL_RCC_OscConfig+0x624>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d901      	bls.n	8001e28 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001e24:	2303      	movs	r3, #3
 8001e26:	e116      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e28:	4b8d      	ldr	r3, [pc, #564]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e2a:	6a1b      	ldr	r3, [r3, #32]
 8001e2c:	2202      	movs	r2, #2
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d1f0      	bne.n	8001e14 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e32:	231f      	movs	r3, #31
 8001e34:	18fb      	adds	r3, r7, r3
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d105      	bne.n	8001e48 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e3c:	4b88      	ldr	r3, [pc, #544]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e3e:	69da      	ldr	r2, [r3, #28]
 8001e40:	4b87      	ldr	r3, [pc, #540]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e42:	4989      	ldr	r1, [pc, #548]	; (8002068 <HAL_RCC_OscConfig+0x628>)
 8001e44:	400a      	ands	r2, r1
 8001e46:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2210      	movs	r2, #16
 8001e4e:	4013      	ands	r3, r2
 8001e50:	d063      	beq.n	8001f1a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	695b      	ldr	r3, [r3, #20]
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d12a      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001e5a:	4b81      	ldr	r3, [pc, #516]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e5e:	4b80      	ldr	r3, [pc, #512]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e60:	2104      	movs	r1, #4
 8001e62:	430a      	orrs	r2, r1
 8001e64:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001e66:	4b7e      	ldr	r3, [pc, #504]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e6a:	4b7d      	ldr	r3, [pc, #500]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e6c:	2101      	movs	r1, #1
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e72:	f7fe ff53 	bl	8000d1c <HAL_GetTick>
 8001e76:	0003      	movs	r3, r0
 8001e78:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001e7a:	e008      	b.n	8001e8e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001e7c:	f7fe ff4e 	bl	8000d1c <HAL_GetTick>
 8001e80:	0002      	movs	r2, r0
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e0e3      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001e8e:	4b74      	ldr	r3, [pc, #464]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e92:	2202      	movs	r2, #2
 8001e94:	4013      	ands	r3, r2
 8001e96:	d0f1      	beq.n	8001e7c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001e98:	4b71      	ldr	r3, [pc, #452]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e9c:	22f8      	movs	r2, #248	; 0xf8
 8001e9e:	4393      	bics	r3, r2
 8001ea0:	0019      	movs	r1, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	699b      	ldr	r3, [r3, #24]
 8001ea6:	00da      	lsls	r2, r3, #3
 8001ea8:	4b6d      	ldr	r3, [pc, #436]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001eaa:	430a      	orrs	r2, r1
 8001eac:	635a      	str	r2, [r3, #52]	; 0x34
 8001eae:	e034      	b.n	8001f1a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	695b      	ldr	r3, [r3, #20]
 8001eb4:	3305      	adds	r3, #5
 8001eb6:	d111      	bne.n	8001edc <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001eb8:	4b69      	ldr	r3, [pc, #420]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001eba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ebc:	4b68      	ldr	r3, [pc, #416]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001ebe:	2104      	movs	r1, #4
 8001ec0:	438a      	bics	r2, r1
 8001ec2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001ec4:	4b66      	ldr	r3, [pc, #408]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ec8:	22f8      	movs	r2, #248	; 0xf8
 8001eca:	4393      	bics	r3, r2
 8001ecc:	0019      	movs	r1, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	699b      	ldr	r3, [r3, #24]
 8001ed2:	00da      	lsls	r2, r3, #3
 8001ed4:	4b62      	ldr	r3, [pc, #392]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	635a      	str	r2, [r3, #52]	; 0x34
 8001eda:	e01e      	b.n	8001f1a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001edc:	4b60      	ldr	r3, [pc, #384]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001ede:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ee0:	4b5f      	ldr	r3, [pc, #380]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001ee2:	2104      	movs	r1, #4
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001ee8:	4b5d      	ldr	r3, [pc, #372]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001eea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001eec:	4b5c      	ldr	r3, [pc, #368]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001eee:	2101      	movs	r1, #1
 8001ef0:	438a      	bics	r2, r1
 8001ef2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef4:	f7fe ff12 	bl	8000d1c <HAL_GetTick>
 8001ef8:	0003      	movs	r3, r0
 8001efa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001efc:	e008      	b.n	8001f10 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001efe:	f7fe ff0d 	bl	8000d1c <HAL_GetTick>
 8001f02:	0002      	movs	r2, r0
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d901      	bls.n	8001f10 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e0a2      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001f10:	4b53      	ldr	r3, [pc, #332]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f14:	2202      	movs	r2, #2
 8001f16:	4013      	ands	r3, r2
 8001f18:	d1f1      	bne.n	8001efe <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6a1b      	ldr	r3, [r3, #32]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d100      	bne.n	8001f24 <HAL_RCC_OscConfig+0x4e4>
 8001f22:	e097      	b.n	8002054 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f24:	4b4e      	ldr	r3, [pc, #312]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	220c      	movs	r2, #12
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	2b08      	cmp	r3, #8
 8001f2e:	d100      	bne.n	8001f32 <HAL_RCC_OscConfig+0x4f2>
 8001f30:	e06b      	b.n	800200a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a1b      	ldr	r3, [r3, #32]
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d14c      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f3a:	4b49      	ldr	r3, [pc, #292]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	4b48      	ldr	r3, [pc, #288]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f40:	494a      	ldr	r1, [pc, #296]	; (800206c <HAL_RCC_OscConfig+0x62c>)
 8001f42:	400a      	ands	r2, r1
 8001f44:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f46:	f7fe fee9 	bl	8000d1c <HAL_GetTick>
 8001f4a:	0003      	movs	r3, r0
 8001f4c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f50:	f7fe fee4 	bl	8000d1c <HAL_GetTick>
 8001f54:	0002      	movs	r2, r0
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e079      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f62:	4b3f      	ldr	r3, [pc, #252]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	2380      	movs	r3, #128	; 0x80
 8001f68:	049b      	lsls	r3, r3, #18
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	d1f0      	bne.n	8001f50 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f6e:	4b3c      	ldr	r3, [pc, #240]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f72:	220f      	movs	r2, #15
 8001f74:	4393      	bics	r3, r2
 8001f76:	0019      	movs	r1, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f7c:	4b38      	ldr	r3, [pc, #224]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f7e:	430a      	orrs	r2, r1
 8001f80:	62da      	str	r2, [r3, #44]	; 0x2c
 8001f82:	4b37      	ldr	r3, [pc, #220]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	4a3a      	ldr	r2, [pc, #232]	; (8002070 <HAL_RCC_OscConfig+0x630>)
 8001f88:	4013      	ands	r3, r2
 8001f8a:	0019      	movs	r1, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f94:	431a      	orrs	r2, r3
 8001f96:	4b32      	ldr	r3, [pc, #200]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f9c:	4b30      	ldr	r3, [pc, #192]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	4b2f      	ldr	r3, [pc, #188]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001fa2:	2180      	movs	r1, #128	; 0x80
 8001fa4:	0449      	lsls	r1, r1, #17
 8001fa6:	430a      	orrs	r2, r1
 8001fa8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001faa:	f7fe feb7 	bl	8000d1c <HAL_GetTick>
 8001fae:	0003      	movs	r3, r0
 8001fb0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fb2:	e008      	b.n	8001fc6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fb4:	f7fe feb2 	bl	8000d1c <HAL_GetTick>
 8001fb8:	0002      	movs	r2, r0
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e047      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fc6:	4b26      	ldr	r3, [pc, #152]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	2380      	movs	r3, #128	; 0x80
 8001fcc:	049b      	lsls	r3, r3, #18
 8001fce:	4013      	ands	r3, r2
 8001fd0:	d0f0      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x574>
 8001fd2:	e03f      	b.n	8002054 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fd4:	4b22      	ldr	r3, [pc, #136]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	4b21      	ldr	r3, [pc, #132]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001fda:	4924      	ldr	r1, [pc, #144]	; (800206c <HAL_RCC_OscConfig+0x62c>)
 8001fdc:	400a      	ands	r2, r1
 8001fde:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe0:	f7fe fe9c 	bl	8000d1c <HAL_GetTick>
 8001fe4:	0003      	movs	r3, r0
 8001fe6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fe8:	e008      	b.n	8001ffc <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fea:	f7fe fe97 	bl	8000d1c <HAL_GetTick>
 8001fee:	0002      	movs	r2, r0
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d901      	bls.n	8001ffc <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	e02c      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ffc:	4b18      	ldr	r3, [pc, #96]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	2380      	movs	r3, #128	; 0x80
 8002002:	049b      	lsls	r3, r3, #18
 8002004:	4013      	ands	r3, r2
 8002006:	d1f0      	bne.n	8001fea <HAL_RCC_OscConfig+0x5aa>
 8002008:	e024      	b.n	8002054 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a1b      	ldr	r3, [r3, #32]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d101      	bne.n	8002016 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e01f      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002016:	4b12      	ldr	r3, [pc, #72]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800201c:	4b10      	ldr	r3, [pc, #64]	; (8002060 <HAL_RCC_OscConfig+0x620>)
 800201e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002020:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002022:	697a      	ldr	r2, [r7, #20]
 8002024:	2380      	movs	r3, #128	; 0x80
 8002026:	025b      	lsls	r3, r3, #9
 8002028:	401a      	ands	r2, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800202e:	429a      	cmp	r2, r3
 8002030:	d10e      	bne.n	8002050 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	220f      	movs	r2, #15
 8002036:	401a      	ands	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800203c:	429a      	cmp	r2, r3
 800203e:	d107      	bne.n	8002050 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002040:	697a      	ldr	r2, [r7, #20]
 8002042:	23f0      	movs	r3, #240	; 0xf0
 8002044:	039b      	lsls	r3, r3, #14
 8002046:	401a      	ands	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800204c:	429a      	cmp	r2, r3
 800204e:	d001      	beq.n	8002054 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e000      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002054:	2300      	movs	r3, #0
}
 8002056:	0018      	movs	r0, r3
 8002058:	46bd      	mov	sp, r7
 800205a:	b008      	add	sp, #32
 800205c:	bd80      	pop	{r7, pc}
 800205e:	46c0      	nop			; (mov r8, r8)
 8002060:	40021000 	.word	0x40021000
 8002064:	00001388 	.word	0x00001388
 8002068:	efffffff 	.word	0xefffffff
 800206c:	feffffff 	.word	0xfeffffff
 8002070:	ffc2ffff 	.word	0xffc2ffff

08002074 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d101      	bne.n	8002088 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e0b3      	b.n	80021f0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002088:	4b5b      	ldr	r3, [pc, #364]	; (80021f8 <HAL_RCC_ClockConfig+0x184>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2201      	movs	r2, #1
 800208e:	4013      	ands	r3, r2
 8002090:	683a      	ldr	r2, [r7, #0]
 8002092:	429a      	cmp	r2, r3
 8002094:	d911      	bls.n	80020ba <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002096:	4b58      	ldr	r3, [pc, #352]	; (80021f8 <HAL_RCC_ClockConfig+0x184>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2201      	movs	r2, #1
 800209c:	4393      	bics	r3, r2
 800209e:	0019      	movs	r1, r3
 80020a0:	4b55      	ldr	r3, [pc, #340]	; (80021f8 <HAL_RCC_ClockConfig+0x184>)
 80020a2:	683a      	ldr	r2, [r7, #0]
 80020a4:	430a      	orrs	r2, r1
 80020a6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020a8:	4b53      	ldr	r3, [pc, #332]	; (80021f8 <HAL_RCC_ClockConfig+0x184>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2201      	movs	r2, #1
 80020ae:	4013      	ands	r3, r2
 80020b0:	683a      	ldr	r2, [r7, #0]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d001      	beq.n	80020ba <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e09a      	b.n	80021f0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2202      	movs	r2, #2
 80020c0:	4013      	ands	r3, r2
 80020c2:	d015      	beq.n	80020f0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2204      	movs	r2, #4
 80020ca:	4013      	ands	r3, r2
 80020cc:	d006      	beq.n	80020dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80020ce:	4b4b      	ldr	r3, [pc, #300]	; (80021fc <HAL_RCC_ClockConfig+0x188>)
 80020d0:	685a      	ldr	r2, [r3, #4]
 80020d2:	4b4a      	ldr	r3, [pc, #296]	; (80021fc <HAL_RCC_ClockConfig+0x188>)
 80020d4:	21e0      	movs	r1, #224	; 0xe0
 80020d6:	00c9      	lsls	r1, r1, #3
 80020d8:	430a      	orrs	r2, r1
 80020da:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020dc:	4b47      	ldr	r3, [pc, #284]	; (80021fc <HAL_RCC_ClockConfig+0x188>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	22f0      	movs	r2, #240	; 0xf0
 80020e2:	4393      	bics	r3, r2
 80020e4:	0019      	movs	r1, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689a      	ldr	r2, [r3, #8]
 80020ea:	4b44      	ldr	r3, [pc, #272]	; (80021fc <HAL_RCC_ClockConfig+0x188>)
 80020ec:	430a      	orrs	r2, r1
 80020ee:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2201      	movs	r2, #1
 80020f6:	4013      	ands	r3, r2
 80020f8:	d040      	beq.n	800217c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d107      	bne.n	8002112 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002102:	4b3e      	ldr	r3, [pc, #248]	; (80021fc <HAL_RCC_ClockConfig+0x188>)
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	2380      	movs	r3, #128	; 0x80
 8002108:	029b      	lsls	r3, r3, #10
 800210a:	4013      	ands	r3, r2
 800210c:	d114      	bne.n	8002138 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e06e      	b.n	80021f0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	2b02      	cmp	r3, #2
 8002118:	d107      	bne.n	800212a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800211a:	4b38      	ldr	r3, [pc, #224]	; (80021fc <HAL_RCC_ClockConfig+0x188>)
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	2380      	movs	r3, #128	; 0x80
 8002120:	049b      	lsls	r3, r3, #18
 8002122:	4013      	ands	r3, r2
 8002124:	d108      	bne.n	8002138 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e062      	b.n	80021f0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800212a:	4b34      	ldr	r3, [pc, #208]	; (80021fc <HAL_RCC_ClockConfig+0x188>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2202      	movs	r2, #2
 8002130:	4013      	ands	r3, r2
 8002132:	d101      	bne.n	8002138 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e05b      	b.n	80021f0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002138:	4b30      	ldr	r3, [pc, #192]	; (80021fc <HAL_RCC_ClockConfig+0x188>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	2203      	movs	r2, #3
 800213e:	4393      	bics	r3, r2
 8002140:	0019      	movs	r1, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685a      	ldr	r2, [r3, #4]
 8002146:	4b2d      	ldr	r3, [pc, #180]	; (80021fc <HAL_RCC_ClockConfig+0x188>)
 8002148:	430a      	orrs	r2, r1
 800214a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800214c:	f7fe fde6 	bl	8000d1c <HAL_GetTick>
 8002150:	0003      	movs	r3, r0
 8002152:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002154:	e009      	b.n	800216a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002156:	f7fe fde1 	bl	8000d1c <HAL_GetTick>
 800215a:	0002      	movs	r2, r0
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	4a27      	ldr	r2, [pc, #156]	; (8002200 <HAL_RCC_ClockConfig+0x18c>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d901      	bls.n	800216a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e042      	b.n	80021f0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800216a:	4b24      	ldr	r3, [pc, #144]	; (80021fc <HAL_RCC_ClockConfig+0x188>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	220c      	movs	r2, #12
 8002170:	401a      	ands	r2, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	429a      	cmp	r2, r3
 800217a:	d1ec      	bne.n	8002156 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800217c:	4b1e      	ldr	r3, [pc, #120]	; (80021f8 <HAL_RCC_ClockConfig+0x184>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2201      	movs	r2, #1
 8002182:	4013      	ands	r3, r2
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	429a      	cmp	r2, r3
 8002188:	d211      	bcs.n	80021ae <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800218a:	4b1b      	ldr	r3, [pc, #108]	; (80021f8 <HAL_RCC_ClockConfig+0x184>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2201      	movs	r2, #1
 8002190:	4393      	bics	r3, r2
 8002192:	0019      	movs	r1, r3
 8002194:	4b18      	ldr	r3, [pc, #96]	; (80021f8 <HAL_RCC_ClockConfig+0x184>)
 8002196:	683a      	ldr	r2, [r7, #0]
 8002198:	430a      	orrs	r2, r1
 800219a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800219c:	4b16      	ldr	r3, [pc, #88]	; (80021f8 <HAL_RCC_ClockConfig+0x184>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2201      	movs	r2, #1
 80021a2:	4013      	ands	r3, r2
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d001      	beq.n	80021ae <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e020      	b.n	80021f0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	2204      	movs	r2, #4
 80021b4:	4013      	ands	r3, r2
 80021b6:	d009      	beq.n	80021cc <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80021b8:	4b10      	ldr	r3, [pc, #64]	; (80021fc <HAL_RCC_ClockConfig+0x188>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	4a11      	ldr	r2, [pc, #68]	; (8002204 <HAL_RCC_ClockConfig+0x190>)
 80021be:	4013      	ands	r3, r2
 80021c0:	0019      	movs	r1, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	68da      	ldr	r2, [r3, #12]
 80021c6:	4b0d      	ldr	r3, [pc, #52]	; (80021fc <HAL_RCC_ClockConfig+0x188>)
 80021c8:	430a      	orrs	r2, r1
 80021ca:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80021cc:	f000 f820 	bl	8002210 <HAL_RCC_GetSysClockFreq>
 80021d0:	0001      	movs	r1, r0
 80021d2:	4b0a      	ldr	r3, [pc, #40]	; (80021fc <HAL_RCC_ClockConfig+0x188>)
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	091b      	lsrs	r3, r3, #4
 80021d8:	220f      	movs	r2, #15
 80021da:	4013      	ands	r3, r2
 80021dc:	4a0a      	ldr	r2, [pc, #40]	; (8002208 <HAL_RCC_ClockConfig+0x194>)
 80021de:	5cd3      	ldrb	r3, [r2, r3]
 80021e0:	000a      	movs	r2, r1
 80021e2:	40da      	lsrs	r2, r3
 80021e4:	4b09      	ldr	r3, [pc, #36]	; (800220c <HAL_RCC_ClockConfig+0x198>)
 80021e6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80021e8:	2003      	movs	r0, #3
 80021ea:	f7fe fd51 	bl	8000c90 <HAL_InitTick>
  
  return HAL_OK;
 80021ee:	2300      	movs	r3, #0
}
 80021f0:	0018      	movs	r0, r3
 80021f2:	46bd      	mov	sp, r7
 80021f4:	b004      	add	sp, #16
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40022000 	.word	0x40022000
 80021fc:	40021000 	.word	0x40021000
 8002200:	00001388 	.word	0x00001388
 8002204:	fffff8ff 	.word	0xfffff8ff
 8002208:	080038f0 	.word	0x080038f0
 800220c:	20000000 	.word	0x20000000

08002210 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b086      	sub	sp, #24
 8002214:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	2300      	movs	r3, #0
 800221c:	60bb      	str	r3, [r7, #8]
 800221e:	2300      	movs	r3, #0
 8002220:	617b      	str	r3, [r7, #20]
 8002222:	2300      	movs	r3, #0
 8002224:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002226:	2300      	movs	r3, #0
 8002228:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800222a:	4b20      	ldr	r3, [pc, #128]	; (80022ac <HAL_RCC_GetSysClockFreq+0x9c>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	220c      	movs	r2, #12
 8002234:	4013      	ands	r3, r2
 8002236:	2b04      	cmp	r3, #4
 8002238:	d002      	beq.n	8002240 <HAL_RCC_GetSysClockFreq+0x30>
 800223a:	2b08      	cmp	r3, #8
 800223c:	d003      	beq.n	8002246 <HAL_RCC_GetSysClockFreq+0x36>
 800223e:	e02c      	b.n	800229a <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002240:	4b1b      	ldr	r3, [pc, #108]	; (80022b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002242:	613b      	str	r3, [r7, #16]
      break;
 8002244:	e02c      	b.n	80022a0 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	0c9b      	lsrs	r3, r3, #18
 800224a:	220f      	movs	r2, #15
 800224c:	4013      	ands	r3, r2
 800224e:	4a19      	ldr	r2, [pc, #100]	; (80022b4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002250:	5cd3      	ldrb	r3, [r2, r3]
 8002252:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002254:	4b15      	ldr	r3, [pc, #84]	; (80022ac <HAL_RCC_GetSysClockFreq+0x9c>)
 8002256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002258:	220f      	movs	r2, #15
 800225a:	4013      	ands	r3, r2
 800225c:	4a16      	ldr	r2, [pc, #88]	; (80022b8 <HAL_RCC_GetSysClockFreq+0xa8>)
 800225e:	5cd3      	ldrb	r3, [r2, r3]
 8002260:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002262:	68fa      	ldr	r2, [r7, #12]
 8002264:	2380      	movs	r3, #128	; 0x80
 8002266:	025b      	lsls	r3, r3, #9
 8002268:	4013      	ands	r3, r2
 800226a:	d009      	beq.n	8002280 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800226c:	68b9      	ldr	r1, [r7, #8]
 800226e:	4810      	ldr	r0, [pc, #64]	; (80022b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002270:	f7fd ff4a 	bl	8000108 <__udivsi3>
 8002274:	0003      	movs	r3, r0
 8002276:	001a      	movs	r2, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4353      	muls	r3, r2
 800227c:	617b      	str	r3, [r7, #20]
 800227e:	e009      	b.n	8002294 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002280:	6879      	ldr	r1, [r7, #4]
 8002282:	000a      	movs	r2, r1
 8002284:	0152      	lsls	r2, r2, #5
 8002286:	1a52      	subs	r2, r2, r1
 8002288:	0193      	lsls	r3, r2, #6
 800228a:	1a9b      	subs	r3, r3, r2
 800228c:	00db      	lsls	r3, r3, #3
 800228e:	185b      	adds	r3, r3, r1
 8002290:	021b      	lsls	r3, r3, #8
 8002292:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	613b      	str	r3, [r7, #16]
      break;
 8002298:	e002      	b.n	80022a0 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800229a:	4b05      	ldr	r3, [pc, #20]	; (80022b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800229c:	613b      	str	r3, [r7, #16]
      break;
 800229e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80022a0:	693b      	ldr	r3, [r7, #16]
}
 80022a2:	0018      	movs	r0, r3
 80022a4:	46bd      	mov	sp, r7
 80022a6:	b006      	add	sp, #24
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	46c0      	nop			; (mov r8, r8)
 80022ac:	40021000 	.word	0x40021000
 80022b0:	007a1200 	.word	0x007a1200
 80022b4:	08003908 	.word	0x08003908
 80022b8:	08003918 	.word	0x08003918

080022bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022c0:	4b02      	ldr	r3, [pc, #8]	; (80022cc <HAL_RCC_GetHCLKFreq+0x10>)
 80022c2:	681b      	ldr	r3, [r3, #0]
}
 80022c4:	0018      	movs	r0, r3
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	46c0      	nop			; (mov r8, r8)
 80022cc:	20000000 	.word	0x20000000

080022d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80022d4:	f7ff fff2 	bl	80022bc <HAL_RCC_GetHCLKFreq>
 80022d8:	0001      	movs	r1, r0
 80022da:	4b06      	ldr	r3, [pc, #24]	; (80022f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	0a1b      	lsrs	r3, r3, #8
 80022e0:	2207      	movs	r2, #7
 80022e2:	4013      	ands	r3, r2
 80022e4:	4a04      	ldr	r2, [pc, #16]	; (80022f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80022e6:	5cd3      	ldrb	r3, [r2, r3]
 80022e8:	40d9      	lsrs	r1, r3
 80022ea:	000b      	movs	r3, r1
}    
 80022ec:	0018      	movs	r0, r3
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	46c0      	nop			; (mov r8, r8)
 80022f4:	40021000 	.word	0x40021000
 80022f8:	08003900 	.word	0x08003900

080022fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002304:	2300      	movs	r3, #0
 8002306:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002308:	2300      	movs	r3, #0
 800230a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	2380      	movs	r3, #128	; 0x80
 8002312:	025b      	lsls	r3, r3, #9
 8002314:	4013      	ands	r3, r2
 8002316:	d100      	bne.n	800231a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002318:	e08e      	b.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800231a:	2017      	movs	r0, #23
 800231c:	183b      	adds	r3, r7, r0
 800231e:	2200      	movs	r2, #0
 8002320:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002322:	4b57      	ldr	r3, [pc, #348]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002324:	69da      	ldr	r2, [r3, #28]
 8002326:	2380      	movs	r3, #128	; 0x80
 8002328:	055b      	lsls	r3, r3, #21
 800232a:	4013      	ands	r3, r2
 800232c:	d110      	bne.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800232e:	4b54      	ldr	r3, [pc, #336]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002330:	69da      	ldr	r2, [r3, #28]
 8002332:	4b53      	ldr	r3, [pc, #332]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002334:	2180      	movs	r1, #128	; 0x80
 8002336:	0549      	lsls	r1, r1, #21
 8002338:	430a      	orrs	r2, r1
 800233a:	61da      	str	r2, [r3, #28]
 800233c:	4b50      	ldr	r3, [pc, #320]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800233e:	69da      	ldr	r2, [r3, #28]
 8002340:	2380      	movs	r3, #128	; 0x80
 8002342:	055b      	lsls	r3, r3, #21
 8002344:	4013      	ands	r3, r2
 8002346:	60bb      	str	r3, [r7, #8]
 8002348:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800234a:	183b      	adds	r3, r7, r0
 800234c:	2201      	movs	r2, #1
 800234e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002350:	4b4c      	ldr	r3, [pc, #304]	; (8002484 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	2380      	movs	r3, #128	; 0x80
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	4013      	ands	r3, r2
 800235a:	d11a      	bne.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800235c:	4b49      	ldr	r3, [pc, #292]	; (8002484 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	4b48      	ldr	r3, [pc, #288]	; (8002484 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002362:	2180      	movs	r1, #128	; 0x80
 8002364:	0049      	lsls	r1, r1, #1
 8002366:	430a      	orrs	r2, r1
 8002368:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800236a:	f7fe fcd7 	bl	8000d1c <HAL_GetTick>
 800236e:	0003      	movs	r3, r0
 8002370:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002372:	e008      	b.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002374:	f7fe fcd2 	bl	8000d1c <HAL_GetTick>
 8002378:	0002      	movs	r2, r0
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	2b64      	cmp	r3, #100	; 0x64
 8002380:	d901      	bls.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e077      	b.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002386:	4b3f      	ldr	r3, [pc, #252]	; (8002484 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	2380      	movs	r3, #128	; 0x80
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	4013      	ands	r3, r2
 8002390:	d0f0      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002392:	4b3b      	ldr	r3, [pc, #236]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002394:	6a1a      	ldr	r2, [r3, #32]
 8002396:	23c0      	movs	r3, #192	; 0xc0
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	4013      	ands	r3, r2
 800239c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d034      	beq.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x112>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	23c0      	movs	r3, #192	; 0xc0
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	4013      	ands	r3, r2
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d02c      	beq.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80023b4:	4b32      	ldr	r3, [pc, #200]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80023b6:	6a1b      	ldr	r3, [r3, #32]
 80023b8:	4a33      	ldr	r2, [pc, #204]	; (8002488 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80023ba:	4013      	ands	r3, r2
 80023bc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80023be:	4b30      	ldr	r3, [pc, #192]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80023c0:	6a1a      	ldr	r2, [r3, #32]
 80023c2:	4b2f      	ldr	r3, [pc, #188]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80023c4:	2180      	movs	r1, #128	; 0x80
 80023c6:	0249      	lsls	r1, r1, #9
 80023c8:	430a      	orrs	r2, r1
 80023ca:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80023cc:	4b2c      	ldr	r3, [pc, #176]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80023ce:	6a1a      	ldr	r2, [r3, #32]
 80023d0:	4b2b      	ldr	r3, [pc, #172]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80023d2:	492e      	ldr	r1, [pc, #184]	; (800248c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80023d4:	400a      	ands	r2, r1
 80023d6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80023d8:	4b29      	ldr	r3, [pc, #164]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	2201      	movs	r2, #1
 80023e2:	4013      	ands	r3, r2
 80023e4:	d013      	beq.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e6:	f7fe fc99 	bl	8000d1c <HAL_GetTick>
 80023ea:	0003      	movs	r3, r0
 80023ec:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023ee:	e009      	b.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023f0:	f7fe fc94 	bl	8000d1c <HAL_GetTick>
 80023f4:	0002      	movs	r2, r0
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	4a25      	ldr	r2, [pc, #148]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d901      	bls.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002400:	2303      	movs	r3, #3
 8002402:	e038      	b.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002404:	4b1e      	ldr	r3, [pc, #120]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002406:	6a1b      	ldr	r3, [r3, #32]
 8002408:	2202      	movs	r2, #2
 800240a:	4013      	ands	r3, r2
 800240c:	d0f0      	beq.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800240e:	4b1c      	ldr	r3, [pc, #112]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002410:	6a1b      	ldr	r3, [r3, #32]
 8002412:	4a1d      	ldr	r2, [pc, #116]	; (8002488 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002414:	4013      	ands	r3, r2
 8002416:	0019      	movs	r1, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685a      	ldr	r2, [r3, #4]
 800241c:	4b18      	ldr	r3, [pc, #96]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800241e:	430a      	orrs	r2, r1
 8002420:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002422:	2317      	movs	r3, #23
 8002424:	18fb      	adds	r3, r7, r3
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	2b01      	cmp	r3, #1
 800242a:	d105      	bne.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800242c:	4b14      	ldr	r3, [pc, #80]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800242e:	69da      	ldr	r2, [r3, #28]
 8002430:	4b13      	ldr	r3, [pc, #76]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002432:	4918      	ldr	r1, [pc, #96]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002434:	400a      	ands	r2, r1
 8002436:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2201      	movs	r2, #1
 800243e:	4013      	ands	r3, r2
 8002440:	d009      	beq.n	8002456 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002442:	4b0f      	ldr	r3, [pc, #60]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002446:	2203      	movs	r2, #3
 8002448:	4393      	bics	r3, r2
 800244a:	0019      	movs	r1, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689a      	ldr	r2, [r3, #8]
 8002450:	4b0b      	ldr	r3, [pc, #44]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002452:	430a      	orrs	r2, r1
 8002454:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2220      	movs	r2, #32
 800245c:	4013      	ands	r3, r2
 800245e:	d009      	beq.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002460:	4b07      	ldr	r3, [pc, #28]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002464:	2210      	movs	r2, #16
 8002466:	4393      	bics	r3, r2
 8002468:	0019      	movs	r1, r3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	68da      	ldr	r2, [r3, #12]
 800246e:	4b04      	ldr	r3, [pc, #16]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002470:	430a      	orrs	r2, r1
 8002472:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	0018      	movs	r0, r3
 8002478:	46bd      	mov	sp, r7
 800247a:	b006      	add	sp, #24
 800247c:	bd80      	pop	{r7, pc}
 800247e:	46c0      	nop			; (mov r8, r8)
 8002480:	40021000 	.word	0x40021000
 8002484:	40007000 	.word	0x40007000
 8002488:	fffffcff 	.word	0xfffffcff
 800248c:	fffeffff 	.word	0xfffeffff
 8002490:	00001388 	.word	0x00001388
 8002494:	efffffff 	.word	0xefffffff

08002498 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e042      	b.n	8002530 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	223d      	movs	r2, #61	; 0x3d
 80024ae:	5c9b      	ldrb	r3, [r3, r2]
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d107      	bne.n	80024c6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	223c      	movs	r2, #60	; 0x3c
 80024ba:	2100      	movs	r1, #0
 80024bc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	0018      	movs	r0, r3
 80024c2:	f7fe fad7 	bl	8000a74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	223d      	movs	r2, #61	; 0x3d
 80024ca:	2102      	movs	r1, #2
 80024cc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	3304      	adds	r3, #4
 80024d6:	0019      	movs	r1, r3
 80024d8:	0010      	movs	r0, r2
 80024da:	f000 fa83 	bl	80029e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2246      	movs	r2, #70	; 0x46
 80024e2:	2101      	movs	r1, #1
 80024e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	223e      	movs	r2, #62	; 0x3e
 80024ea:	2101      	movs	r1, #1
 80024ec:	5499      	strb	r1, [r3, r2]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	223f      	movs	r2, #63	; 0x3f
 80024f2:	2101      	movs	r1, #1
 80024f4:	5499      	strb	r1, [r3, r2]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2240      	movs	r2, #64	; 0x40
 80024fa:	2101      	movs	r1, #1
 80024fc:	5499      	strb	r1, [r3, r2]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2241      	movs	r2, #65	; 0x41
 8002502:	2101      	movs	r1, #1
 8002504:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2242      	movs	r2, #66	; 0x42
 800250a:	2101      	movs	r1, #1
 800250c:	5499      	strb	r1, [r3, r2]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2243      	movs	r2, #67	; 0x43
 8002512:	2101      	movs	r1, #1
 8002514:	5499      	strb	r1, [r3, r2]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2244      	movs	r2, #68	; 0x44
 800251a:	2101      	movs	r1, #1
 800251c:	5499      	strb	r1, [r3, r2]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2245      	movs	r2, #69	; 0x45
 8002522:	2101      	movs	r1, #1
 8002524:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	223d      	movs	r2, #61	; 0x3d
 800252a:	2101      	movs	r1, #1
 800252c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800252e:	2300      	movs	r3, #0
}
 8002530:	0018      	movs	r0, r3
 8002532:	46bd      	mov	sp, r7
 8002534:	b002      	add	sp, #8
 8002536:	bd80      	pop	{r7, pc}

08002538 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	223d      	movs	r2, #61	; 0x3d
 8002544:	5c9b      	ldrb	r3, [r3, r2]
 8002546:	b2db      	uxtb	r3, r3
 8002548:	2b01      	cmp	r3, #1
 800254a:	d001      	beq.n	8002550 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e036      	b.n	80025be <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	223d      	movs	r2, #61	; 0x3d
 8002554:	2102      	movs	r1, #2
 8002556:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68da      	ldr	r2, [r3, #12]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2101      	movs	r1, #1
 8002564:	430a      	orrs	r2, r1
 8002566:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a16      	ldr	r2, [pc, #88]	; (80025c8 <HAL_TIM_Base_Start_IT+0x90>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d00a      	beq.n	8002588 <HAL_TIM_Base_Start_IT+0x50>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	2380      	movs	r3, #128	; 0x80
 8002578:	05db      	lsls	r3, r3, #23
 800257a:	429a      	cmp	r2, r3
 800257c:	d004      	beq.n	8002588 <HAL_TIM_Base_Start_IT+0x50>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a12      	ldr	r2, [pc, #72]	; (80025cc <HAL_TIM_Base_Start_IT+0x94>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d111      	bne.n	80025ac <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	2207      	movs	r2, #7
 8002590:	4013      	ands	r3, r2
 8002592:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2b06      	cmp	r3, #6
 8002598:	d010      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2101      	movs	r1, #1
 80025a6:	430a      	orrs	r2, r1
 80025a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025aa:	e007      	b.n	80025bc <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2101      	movs	r1, #1
 80025b8:	430a      	orrs	r2, r1
 80025ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025bc:	2300      	movs	r3, #0
}
 80025be:	0018      	movs	r0, r3
 80025c0:	46bd      	mov	sp, r7
 80025c2:	b004      	add	sp, #16
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	46c0      	nop			; (mov r8, r8)
 80025c8:	40012c00 	.word	0x40012c00
 80025cc:	40000400 	.word	0x40000400

080025d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	691b      	ldr	r3, [r3, #16]
 80025de:	2202      	movs	r2, #2
 80025e0:	4013      	ands	r3, r2
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d124      	bne.n	8002630 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	2202      	movs	r2, #2
 80025ee:	4013      	ands	r3, r2
 80025f0:	2b02      	cmp	r3, #2
 80025f2:	d11d      	bne.n	8002630 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2203      	movs	r2, #3
 80025fa:	4252      	negs	r2, r2
 80025fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2201      	movs	r2, #1
 8002602:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	2203      	movs	r2, #3
 800260c:	4013      	ands	r3, r2
 800260e:	d004      	beq.n	800261a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	0018      	movs	r0, r3
 8002614:	f000 f9ce 	bl	80029b4 <HAL_TIM_IC_CaptureCallback>
 8002618:	e007      	b.n	800262a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	0018      	movs	r0, r3
 800261e:	f000 f9c1 	bl	80029a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	0018      	movs	r0, r3
 8002626:	f000 f9cd 	bl	80029c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	691b      	ldr	r3, [r3, #16]
 8002636:	2204      	movs	r2, #4
 8002638:	4013      	ands	r3, r2
 800263a:	2b04      	cmp	r3, #4
 800263c:	d125      	bne.n	800268a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	2204      	movs	r2, #4
 8002646:	4013      	ands	r3, r2
 8002648:	2b04      	cmp	r3, #4
 800264a:	d11e      	bne.n	800268a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2205      	movs	r2, #5
 8002652:	4252      	negs	r2, r2
 8002654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2202      	movs	r2, #2
 800265a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	699a      	ldr	r2, [r3, #24]
 8002662:	23c0      	movs	r3, #192	; 0xc0
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	4013      	ands	r3, r2
 8002668:	d004      	beq.n	8002674 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	0018      	movs	r0, r3
 800266e:	f000 f9a1 	bl	80029b4 <HAL_TIM_IC_CaptureCallback>
 8002672:	e007      	b.n	8002684 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	0018      	movs	r0, r3
 8002678:	f000 f994 	bl	80029a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	0018      	movs	r0, r3
 8002680:	f000 f9a0 	bl	80029c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	691b      	ldr	r3, [r3, #16]
 8002690:	2208      	movs	r2, #8
 8002692:	4013      	ands	r3, r2
 8002694:	2b08      	cmp	r3, #8
 8002696:	d124      	bne.n	80026e2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	2208      	movs	r2, #8
 80026a0:	4013      	ands	r3, r2
 80026a2:	2b08      	cmp	r3, #8
 80026a4:	d11d      	bne.n	80026e2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2209      	movs	r2, #9
 80026ac:	4252      	negs	r2, r2
 80026ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2204      	movs	r2, #4
 80026b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	69db      	ldr	r3, [r3, #28]
 80026bc:	2203      	movs	r2, #3
 80026be:	4013      	ands	r3, r2
 80026c0:	d004      	beq.n	80026cc <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	0018      	movs	r0, r3
 80026c6:	f000 f975 	bl	80029b4 <HAL_TIM_IC_CaptureCallback>
 80026ca:	e007      	b.n	80026dc <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	0018      	movs	r0, r3
 80026d0:	f000 f968 	bl	80029a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	0018      	movs	r0, r3
 80026d8:	f000 f974 	bl	80029c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	2210      	movs	r2, #16
 80026ea:	4013      	ands	r3, r2
 80026ec:	2b10      	cmp	r3, #16
 80026ee:	d125      	bne.n	800273c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	2210      	movs	r2, #16
 80026f8:	4013      	ands	r3, r2
 80026fa:	2b10      	cmp	r3, #16
 80026fc:	d11e      	bne.n	800273c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2211      	movs	r2, #17
 8002704:	4252      	negs	r2, r2
 8002706:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2208      	movs	r2, #8
 800270c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	69da      	ldr	r2, [r3, #28]
 8002714:	23c0      	movs	r3, #192	; 0xc0
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	4013      	ands	r3, r2
 800271a:	d004      	beq.n	8002726 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	0018      	movs	r0, r3
 8002720:	f000 f948 	bl	80029b4 <HAL_TIM_IC_CaptureCallback>
 8002724:	e007      	b.n	8002736 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	0018      	movs	r0, r3
 800272a:	f000 f93b 	bl	80029a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	0018      	movs	r0, r3
 8002732:	f000 f947 	bl	80029c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	2201      	movs	r2, #1
 8002744:	4013      	ands	r3, r2
 8002746:	2b01      	cmp	r3, #1
 8002748:	d10f      	bne.n	800276a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	2201      	movs	r2, #1
 8002752:	4013      	ands	r3, r2
 8002754:	2b01      	cmp	r3, #1
 8002756:	d108      	bne.n	800276a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2202      	movs	r2, #2
 800275e:	4252      	negs	r2, r2
 8002760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	0018      	movs	r0, r3
 8002766:	f7fe f8b1 	bl	80008cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	691b      	ldr	r3, [r3, #16]
 8002770:	2280      	movs	r2, #128	; 0x80
 8002772:	4013      	ands	r3, r2
 8002774:	2b80      	cmp	r3, #128	; 0x80
 8002776:	d10f      	bne.n	8002798 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	2280      	movs	r2, #128	; 0x80
 8002780:	4013      	ands	r3, r2
 8002782:	2b80      	cmp	r3, #128	; 0x80
 8002784:	d108      	bne.n	8002798 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2281      	movs	r2, #129	; 0x81
 800278c:	4252      	negs	r2, r2
 800278e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	0018      	movs	r0, r3
 8002794:	f000 fa96 	bl	8002cc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	691b      	ldr	r3, [r3, #16]
 800279e:	2240      	movs	r2, #64	; 0x40
 80027a0:	4013      	ands	r3, r2
 80027a2:	2b40      	cmp	r3, #64	; 0x40
 80027a4:	d10f      	bne.n	80027c6 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	2240      	movs	r2, #64	; 0x40
 80027ae:	4013      	ands	r3, r2
 80027b0:	2b40      	cmp	r3, #64	; 0x40
 80027b2:	d108      	bne.n	80027c6 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2241      	movs	r2, #65	; 0x41
 80027ba:	4252      	negs	r2, r2
 80027bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	0018      	movs	r0, r3
 80027c2:	f000 f907 	bl	80029d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	691b      	ldr	r3, [r3, #16]
 80027cc:	2220      	movs	r2, #32
 80027ce:	4013      	ands	r3, r2
 80027d0:	2b20      	cmp	r3, #32
 80027d2:	d10f      	bne.n	80027f4 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	2220      	movs	r2, #32
 80027dc:	4013      	ands	r3, r2
 80027de:	2b20      	cmp	r3, #32
 80027e0:	d108      	bne.n	80027f4 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2221      	movs	r2, #33	; 0x21
 80027e8:	4252      	negs	r2, r2
 80027ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	0018      	movs	r0, r3
 80027f0:	f000 fa60 	bl	8002cb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027f4:	46c0      	nop			; (mov r8, r8)
 80027f6:	46bd      	mov	sp, r7
 80027f8:	b002      	add	sp, #8
 80027fa:	bd80      	pop	{r7, pc}

080027fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002806:	230f      	movs	r3, #15
 8002808:	18fb      	adds	r3, r7, r3
 800280a:	2200      	movs	r2, #0
 800280c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	223c      	movs	r2, #60	; 0x3c
 8002812:	5c9b      	ldrb	r3, [r3, r2]
 8002814:	2b01      	cmp	r3, #1
 8002816:	d101      	bne.n	800281c <HAL_TIM_ConfigClockSource+0x20>
 8002818:	2302      	movs	r3, #2
 800281a:	e0bc      	b.n	8002996 <HAL_TIM_ConfigClockSource+0x19a>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	223c      	movs	r2, #60	; 0x3c
 8002820:	2101      	movs	r1, #1
 8002822:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	223d      	movs	r2, #61	; 0x3d
 8002828:	2102      	movs	r1, #2
 800282a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	2277      	movs	r2, #119	; 0x77
 8002838:	4393      	bics	r3, r2
 800283a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	4a58      	ldr	r2, [pc, #352]	; (80029a0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002840:	4013      	ands	r3, r2
 8002842:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2280      	movs	r2, #128	; 0x80
 8002852:	0192      	lsls	r2, r2, #6
 8002854:	4293      	cmp	r3, r2
 8002856:	d040      	beq.n	80028da <HAL_TIM_ConfigClockSource+0xde>
 8002858:	2280      	movs	r2, #128	; 0x80
 800285a:	0192      	lsls	r2, r2, #6
 800285c:	4293      	cmp	r3, r2
 800285e:	d900      	bls.n	8002862 <HAL_TIM_ConfigClockSource+0x66>
 8002860:	e088      	b.n	8002974 <HAL_TIM_ConfigClockSource+0x178>
 8002862:	2280      	movs	r2, #128	; 0x80
 8002864:	0152      	lsls	r2, r2, #5
 8002866:	4293      	cmp	r3, r2
 8002868:	d100      	bne.n	800286c <HAL_TIM_ConfigClockSource+0x70>
 800286a:	e088      	b.n	800297e <HAL_TIM_ConfigClockSource+0x182>
 800286c:	2280      	movs	r2, #128	; 0x80
 800286e:	0152      	lsls	r2, r2, #5
 8002870:	4293      	cmp	r3, r2
 8002872:	d900      	bls.n	8002876 <HAL_TIM_ConfigClockSource+0x7a>
 8002874:	e07e      	b.n	8002974 <HAL_TIM_ConfigClockSource+0x178>
 8002876:	2b70      	cmp	r3, #112	; 0x70
 8002878:	d018      	beq.n	80028ac <HAL_TIM_ConfigClockSource+0xb0>
 800287a:	d900      	bls.n	800287e <HAL_TIM_ConfigClockSource+0x82>
 800287c:	e07a      	b.n	8002974 <HAL_TIM_ConfigClockSource+0x178>
 800287e:	2b60      	cmp	r3, #96	; 0x60
 8002880:	d04f      	beq.n	8002922 <HAL_TIM_ConfigClockSource+0x126>
 8002882:	d900      	bls.n	8002886 <HAL_TIM_ConfigClockSource+0x8a>
 8002884:	e076      	b.n	8002974 <HAL_TIM_ConfigClockSource+0x178>
 8002886:	2b50      	cmp	r3, #80	; 0x50
 8002888:	d03b      	beq.n	8002902 <HAL_TIM_ConfigClockSource+0x106>
 800288a:	d900      	bls.n	800288e <HAL_TIM_ConfigClockSource+0x92>
 800288c:	e072      	b.n	8002974 <HAL_TIM_ConfigClockSource+0x178>
 800288e:	2b40      	cmp	r3, #64	; 0x40
 8002890:	d057      	beq.n	8002942 <HAL_TIM_ConfigClockSource+0x146>
 8002892:	d900      	bls.n	8002896 <HAL_TIM_ConfigClockSource+0x9a>
 8002894:	e06e      	b.n	8002974 <HAL_TIM_ConfigClockSource+0x178>
 8002896:	2b30      	cmp	r3, #48	; 0x30
 8002898:	d063      	beq.n	8002962 <HAL_TIM_ConfigClockSource+0x166>
 800289a:	d86b      	bhi.n	8002974 <HAL_TIM_ConfigClockSource+0x178>
 800289c:	2b20      	cmp	r3, #32
 800289e:	d060      	beq.n	8002962 <HAL_TIM_ConfigClockSource+0x166>
 80028a0:	d868      	bhi.n	8002974 <HAL_TIM_ConfigClockSource+0x178>
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d05d      	beq.n	8002962 <HAL_TIM_ConfigClockSource+0x166>
 80028a6:	2b10      	cmp	r3, #16
 80028a8:	d05b      	beq.n	8002962 <HAL_TIM_ConfigClockSource+0x166>
 80028aa:	e063      	b.n	8002974 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6818      	ldr	r0, [r3, #0]
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	6899      	ldr	r1, [r3, #8]
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	685a      	ldr	r2, [r3, #4]
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	f000 f982 	bl	8002bc4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	2277      	movs	r2, #119	; 0x77
 80028cc:	4313      	orrs	r3, r2
 80028ce:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	68ba      	ldr	r2, [r7, #8]
 80028d6:	609a      	str	r2, [r3, #8]
      break;
 80028d8:	e052      	b.n	8002980 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6818      	ldr	r0, [r3, #0]
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	6899      	ldr	r1, [r3, #8]
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685a      	ldr	r2, [r3, #4]
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	f000 f96b 	bl	8002bc4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	689a      	ldr	r2, [r3, #8]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2180      	movs	r1, #128	; 0x80
 80028fa:	01c9      	lsls	r1, r1, #7
 80028fc:	430a      	orrs	r2, r1
 80028fe:	609a      	str	r2, [r3, #8]
      break;
 8002900:	e03e      	b.n	8002980 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6818      	ldr	r0, [r3, #0]
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	6859      	ldr	r1, [r3, #4]
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	001a      	movs	r2, r3
 8002910:	f000 f8de 	bl	8002ad0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2150      	movs	r1, #80	; 0x50
 800291a:	0018      	movs	r0, r3
 800291c:	f000 f938 	bl	8002b90 <TIM_ITRx_SetConfig>
      break;
 8002920:	e02e      	b.n	8002980 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6818      	ldr	r0, [r3, #0]
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	6859      	ldr	r1, [r3, #4]
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	001a      	movs	r2, r3
 8002930:	f000 f8fc 	bl	8002b2c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2160      	movs	r1, #96	; 0x60
 800293a:	0018      	movs	r0, r3
 800293c:	f000 f928 	bl	8002b90 <TIM_ITRx_SetConfig>
      break;
 8002940:	e01e      	b.n	8002980 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6818      	ldr	r0, [r3, #0]
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	6859      	ldr	r1, [r3, #4]
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	001a      	movs	r2, r3
 8002950:	f000 f8be 	bl	8002ad0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2140      	movs	r1, #64	; 0x40
 800295a:	0018      	movs	r0, r3
 800295c:	f000 f918 	bl	8002b90 <TIM_ITRx_SetConfig>
      break;
 8002960:	e00e      	b.n	8002980 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	0019      	movs	r1, r3
 800296c:	0010      	movs	r0, r2
 800296e:	f000 f90f 	bl	8002b90 <TIM_ITRx_SetConfig>
      break;
 8002972:	e005      	b.n	8002980 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002974:	230f      	movs	r3, #15
 8002976:	18fb      	adds	r3, r7, r3
 8002978:	2201      	movs	r2, #1
 800297a:	701a      	strb	r2, [r3, #0]
      break;
 800297c:	e000      	b.n	8002980 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800297e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	223d      	movs	r2, #61	; 0x3d
 8002984:	2101      	movs	r1, #1
 8002986:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	223c      	movs	r2, #60	; 0x3c
 800298c:	2100      	movs	r1, #0
 800298e:	5499      	strb	r1, [r3, r2]

  return status;
 8002990:	230f      	movs	r3, #15
 8002992:	18fb      	adds	r3, r7, r3
 8002994:	781b      	ldrb	r3, [r3, #0]
}
 8002996:	0018      	movs	r0, r3
 8002998:	46bd      	mov	sp, r7
 800299a:	b004      	add	sp, #16
 800299c:	bd80      	pop	{r7, pc}
 800299e:	46c0      	nop			; (mov r8, r8)
 80029a0:	ffff00ff 	.word	0xffff00ff

080029a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80029ac:	46c0      	nop			; (mov r8, r8)
 80029ae:	46bd      	mov	sp, r7
 80029b0:	b002      	add	sp, #8
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80029bc:	46c0      	nop			; (mov r8, r8)
 80029be:	46bd      	mov	sp, r7
 80029c0:	b002      	add	sp, #8
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80029cc:	46c0      	nop			; (mov r8, r8)
 80029ce:	46bd      	mov	sp, r7
 80029d0:	b002      	add	sp, #8
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029dc:	46c0      	nop			; (mov r8, r8)
 80029de:	46bd      	mov	sp, r7
 80029e0:	b002      	add	sp, #8
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4a30      	ldr	r2, [pc, #192]	; (8002ab8 <TIM_Base_SetConfig+0xd4>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d008      	beq.n	8002a0e <TIM_Base_SetConfig+0x2a>
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	2380      	movs	r3, #128	; 0x80
 8002a00:	05db      	lsls	r3, r3, #23
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d003      	beq.n	8002a0e <TIM_Base_SetConfig+0x2a>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a2c      	ldr	r2, [pc, #176]	; (8002abc <TIM_Base_SetConfig+0xd8>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d108      	bne.n	8002a20 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2270      	movs	r2, #112	; 0x70
 8002a12:	4393      	bics	r3, r2
 8002a14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	68fa      	ldr	r2, [r7, #12]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a25      	ldr	r2, [pc, #148]	; (8002ab8 <TIM_Base_SetConfig+0xd4>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d014      	beq.n	8002a52 <TIM_Base_SetConfig+0x6e>
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	2380      	movs	r3, #128	; 0x80
 8002a2c:	05db      	lsls	r3, r3, #23
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d00f      	beq.n	8002a52 <TIM_Base_SetConfig+0x6e>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	4a21      	ldr	r2, [pc, #132]	; (8002abc <TIM_Base_SetConfig+0xd8>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d00b      	beq.n	8002a52 <TIM_Base_SetConfig+0x6e>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a20      	ldr	r2, [pc, #128]	; (8002ac0 <TIM_Base_SetConfig+0xdc>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d007      	beq.n	8002a52 <TIM_Base_SetConfig+0x6e>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a1f      	ldr	r2, [pc, #124]	; (8002ac4 <TIM_Base_SetConfig+0xe0>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d003      	beq.n	8002a52 <TIM_Base_SetConfig+0x6e>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a1e      	ldr	r2, [pc, #120]	; (8002ac8 <TIM_Base_SetConfig+0xe4>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d108      	bne.n	8002a64 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	4a1d      	ldr	r2, [pc, #116]	; (8002acc <TIM_Base_SetConfig+0xe8>)
 8002a56:	4013      	ands	r3, r2
 8002a58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	68db      	ldr	r3, [r3, #12]
 8002a5e:	68fa      	ldr	r2, [r7, #12]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2280      	movs	r2, #128	; 0x80
 8002a68:	4393      	bics	r3, r2
 8002a6a:	001a      	movs	r2, r3
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	695b      	ldr	r3, [r3, #20]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	689a      	ldr	r2, [r3, #8]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a0a      	ldr	r2, [pc, #40]	; (8002ab8 <TIM_Base_SetConfig+0xd4>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d007      	beq.n	8002aa2 <TIM_Base_SetConfig+0xbe>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a0b      	ldr	r2, [pc, #44]	; (8002ac4 <TIM_Base_SetConfig+0xe0>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d003      	beq.n	8002aa2 <TIM_Base_SetConfig+0xbe>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a0a      	ldr	r2, [pc, #40]	; (8002ac8 <TIM_Base_SetConfig+0xe4>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d103      	bne.n	8002aaa <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	691a      	ldr	r2, [r3, #16]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2201      	movs	r2, #1
 8002aae:	615a      	str	r2, [r3, #20]
}
 8002ab0:	46c0      	nop			; (mov r8, r8)
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	b004      	add	sp, #16
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40012c00 	.word	0x40012c00
 8002abc:	40000400 	.word	0x40000400
 8002ac0:	40002000 	.word	0x40002000
 8002ac4:	40014400 	.word	0x40014400
 8002ac8:	40014800 	.word	0x40014800
 8002acc:	fffffcff 	.word	0xfffffcff

08002ad0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6a1b      	ldr	r3, [r3, #32]
 8002ae0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6a1b      	ldr	r3, [r3, #32]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	4393      	bics	r3, r2
 8002aea:	001a      	movs	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	699b      	ldr	r3, [r3, #24]
 8002af4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	22f0      	movs	r2, #240	; 0xf0
 8002afa:	4393      	bics	r3, r2
 8002afc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	011b      	lsls	r3, r3, #4
 8002b02:	693a      	ldr	r2, [r7, #16]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	220a      	movs	r2, #10
 8002b0c:	4393      	bics	r3, r2
 8002b0e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002b10:	697a      	ldr	r2, [r7, #20]
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	693a      	ldr	r2, [r7, #16]
 8002b1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	697a      	ldr	r2, [r7, #20]
 8002b22:	621a      	str	r2, [r3, #32]
}
 8002b24:	46c0      	nop			; (mov r8, r8)
 8002b26:	46bd      	mov	sp, r7
 8002b28:	b006      	add	sp, #24
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b086      	sub	sp, #24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	6a1b      	ldr	r3, [r3, #32]
 8002b3c:	2210      	movs	r2, #16
 8002b3e:	4393      	bics	r3, r2
 8002b40:	001a      	movs	r2, r3
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	699b      	ldr	r3, [r3, #24]
 8002b4a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	6a1b      	ldr	r3, [r3, #32]
 8002b50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	4a0d      	ldr	r2, [pc, #52]	; (8002b8c <TIM_TI2_ConfigInputStage+0x60>)
 8002b56:	4013      	ands	r3, r2
 8002b58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	031b      	lsls	r3, r3, #12
 8002b5e:	697a      	ldr	r2, [r7, #20]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	22a0      	movs	r2, #160	; 0xa0
 8002b68:	4393      	bics	r3, r2
 8002b6a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	011b      	lsls	r3, r3, #4
 8002b70:	693a      	ldr	r2, [r7, #16]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	697a      	ldr	r2, [r7, #20]
 8002b7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	693a      	ldr	r2, [r7, #16]
 8002b80:	621a      	str	r2, [r3, #32]
}
 8002b82:	46c0      	nop			; (mov r8, r8)
 8002b84:	46bd      	mov	sp, r7
 8002b86:	b006      	add	sp, #24
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	46c0      	nop			; (mov r8, r8)
 8002b8c:	ffff0fff 	.word	0xffff0fff

08002b90 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b084      	sub	sp, #16
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2270      	movs	r2, #112	; 0x70
 8002ba4:	4393      	bics	r3, r2
 8002ba6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ba8:	683a      	ldr	r2, [r7, #0]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	2207      	movs	r2, #7
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	609a      	str	r2, [r3, #8]
}
 8002bba:	46c0      	nop			; (mov r8, r8)
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	b004      	add	sp, #16
 8002bc0:	bd80      	pop	{r7, pc}
	...

08002bc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b086      	sub	sp, #24
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	60f8      	str	r0, [r7, #12]
 8002bcc:	60b9      	str	r1, [r7, #8]
 8002bce:	607a      	str	r2, [r7, #4]
 8002bd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	4a09      	ldr	r2, [pc, #36]	; (8002c00 <TIM_ETR_SetConfig+0x3c>)
 8002bdc:	4013      	ands	r3, r2
 8002bde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	021a      	lsls	r2, r3, #8
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	431a      	orrs	r2, r3
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	697a      	ldr	r2, [r7, #20]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	697a      	ldr	r2, [r7, #20]
 8002bf6:	609a      	str	r2, [r3, #8]
}
 8002bf8:	46c0      	nop			; (mov r8, r8)
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	b006      	add	sp, #24
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	ffff00ff 	.word	0xffff00ff

08002c04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	223c      	movs	r2, #60	; 0x3c
 8002c12:	5c9b      	ldrb	r3, [r3, r2]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d101      	bne.n	8002c1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c18:	2302      	movs	r3, #2
 8002c1a:	e042      	b.n	8002ca2 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	223c      	movs	r2, #60	; 0x3c
 8002c20:	2101      	movs	r1, #1
 8002c22:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	223d      	movs	r2, #61	; 0x3d
 8002c28:	2102      	movs	r1, #2
 8002c2a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2270      	movs	r2, #112	; 0x70
 8002c40:	4393      	bics	r3, r2
 8002c42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	68fa      	ldr	r2, [r7, #12]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	68fa      	ldr	r2, [r7, #12]
 8002c54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a14      	ldr	r2, [pc, #80]	; (8002cac <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d00a      	beq.n	8002c76 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	2380      	movs	r3, #128	; 0x80
 8002c66:	05db      	lsls	r3, r3, #23
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d004      	beq.n	8002c76 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a0f      	ldr	r2, [pc, #60]	; (8002cb0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d10c      	bne.n	8002c90 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	2280      	movs	r2, #128	; 0x80
 8002c7a:	4393      	bics	r3, r2
 8002c7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	68ba      	ldr	r2, [r7, #8]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68ba      	ldr	r2, [r7, #8]
 8002c8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	223d      	movs	r2, #61	; 0x3d
 8002c94:	2101      	movs	r1, #1
 8002c96:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	223c      	movs	r2, #60	; 0x3c
 8002c9c:	2100      	movs	r1, #0
 8002c9e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	0018      	movs	r0, r3
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	b004      	add	sp, #16
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	46c0      	nop			; (mov r8, r8)
 8002cac:	40012c00 	.word	0x40012c00
 8002cb0:	40000400 	.word	0x40000400

08002cb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002cbc:	46c0      	nop			; (mov r8, r8)
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	b002      	add	sp, #8
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ccc:	46c0      	nop			; (mov r8, r8)
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	b002      	add	sp, #8
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d101      	bne.n	8002ce6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e044      	b.n	8002d70 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d107      	bne.n	8002cfe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2278      	movs	r2, #120	; 0x78
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	f7fd fedf 	bl	8000abc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2224      	movs	r2, #36	; 0x24
 8002d02:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2101      	movs	r1, #1
 8002d10:	438a      	bics	r2, r1
 8002d12:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	0018      	movs	r0, r3
 8002d18:	f000 f8a2 	bl	8002e60 <UART_SetConfig>
 8002d1c:	0003      	movs	r3, r0
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d101      	bne.n	8002d26 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e024      	b.n	8002d70 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d003      	beq.n	8002d36 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	0018      	movs	r0, r3
 8002d32:	f000 f9bd 	bl	80030b0 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	685a      	ldr	r2, [r3, #4]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	490d      	ldr	r1, [pc, #52]	; (8002d78 <HAL_UART_Init+0xa4>)
 8002d42:	400a      	ands	r2, r1
 8002d44:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	689a      	ldr	r2, [r3, #8]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	212a      	movs	r1, #42	; 0x2a
 8002d52:	438a      	bics	r2, r1
 8002d54:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2101      	movs	r1, #1
 8002d62:	430a      	orrs	r2, r1
 8002d64:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	0018      	movs	r0, r3
 8002d6a:	f000 fa55 	bl	8003218 <UART_CheckIdleState>
 8002d6e:	0003      	movs	r3, r0
}
 8002d70:	0018      	movs	r0, r3
 8002d72:	46bd      	mov	sp, r7
 8002d74:	b002      	add	sp, #8
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	ffffb7ff 	.word	0xffffb7ff

08002d7c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b088      	sub	sp, #32
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	1dbb      	adds	r3, r7, #6
 8002d88:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2280      	movs	r2, #128	; 0x80
 8002d8e:	589b      	ldr	r3, [r3, r2]
 8002d90:	2b20      	cmp	r3, #32
 8002d92:	d145      	bne.n	8002e20 <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <HAL_UART_Receive_DMA+0x26>
 8002d9a:	1dbb      	adds	r3, r7, #6
 8002d9c:	881b      	ldrh	r3, [r3, #0]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d101      	bne.n	8002da6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e03d      	b.n	8002e22 <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	689a      	ldr	r2, [r3, #8]
 8002daa:	2380      	movs	r3, #128	; 0x80
 8002dac:	015b      	lsls	r3, r3, #5
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d109      	bne.n	8002dc6 <HAL_UART_Receive_DMA+0x4a>
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	691b      	ldr	r3, [r3, #16]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d105      	bne.n	8002dc6 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	d001      	beq.n	8002dc6 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e02d      	b.n	8002e22 <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	685a      	ldr	r2, [r3, #4]
 8002dd2:	2380      	movs	r3, #128	; 0x80
 8002dd4:	041b      	lsls	r3, r3, #16
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	d019      	beq.n	8002e0e <HAL_UART_Receive_DMA+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dda:	f3ef 8310 	mrs	r3, PRIMASK
 8002dde:	613b      	str	r3, [r7, #16]
  return(result);
 8002de0:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002de2:	61fb      	str	r3, [r7, #28]
 8002de4:	2301      	movs	r3, #1
 8002de6:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	f383 8810 	msr	PRIMASK, r3
}
 8002dee:	46c0      	nop			; (mov r8, r8)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2180      	movs	r1, #128	; 0x80
 8002dfc:	04c9      	lsls	r1, r1, #19
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	601a      	str	r2, [r3, #0]
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e06:	69bb      	ldr	r3, [r7, #24]
 8002e08:	f383 8810 	msr	PRIMASK, r3
}
 8002e0c:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002e0e:	1dbb      	adds	r3, r7, #6
 8002e10:	881a      	ldrh	r2, [r3, #0]
 8002e12:	68b9      	ldr	r1, [r7, #8]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	0018      	movs	r0, r3
 8002e18:	f000 fb10 	bl	800343c <UART_Start_Receive_DMA>
 8002e1c:	0003      	movs	r3, r0
 8002e1e:	e000      	b.n	8002e22 <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8002e20:	2302      	movs	r3, #2
  }
}
 8002e22:	0018      	movs	r0, r3
 8002e24:	46bd      	mov	sp, r7
 8002e26:	b008      	add	sp, #32
 8002e28:	bd80      	pop	{r7, pc}

08002e2a <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002e2a:	b580      	push	{r7, lr}
 8002e2c:	b082      	sub	sp, #8
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8002e32:	46c0      	nop			; (mov r8, r8)
 8002e34:	46bd      	mov	sp, r7
 8002e36:	b002      	add	sp, #8
 8002e38:	bd80      	pop	{r7, pc}

08002e3a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002e3a:	b580      	push	{r7, lr}
 8002e3c:	b082      	sub	sp, #8
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002e42:	46c0      	nop			; (mov r8, r8)
 8002e44:	46bd      	mov	sp, r7
 8002e46:	b002      	add	sp, #8
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b082      	sub	sp, #8
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
 8002e52:	000a      	movs	r2, r1
 8002e54:	1cbb      	adds	r3, r7, #2
 8002e56:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002e58:	46c0      	nop			; (mov r8, r8)
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	b002      	add	sp, #8
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b088      	sub	sp, #32
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e68:	231e      	movs	r3, #30
 8002e6a:	18fb      	adds	r3, r7, r3
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	691b      	ldr	r3, [r3, #16]
 8002e78:	431a      	orrs	r2, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	695b      	ldr	r3, [r3, #20]
 8002e7e:	431a      	orrs	r2, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	69db      	ldr	r3, [r3, #28]
 8002e84:	4313      	orrs	r3, r2
 8002e86:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a83      	ldr	r2, [pc, #524]	; (800309c <UART_SetConfig+0x23c>)
 8002e90:	4013      	ands	r3, r2
 8002e92:	0019      	movs	r1, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	697a      	ldr	r2, [r7, #20]
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	4a7e      	ldr	r2, [pc, #504]	; (80030a0 <UART_SetConfig+0x240>)
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	0019      	movs	r1, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68da      	ldr	r2, [r3, #12]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	430a      	orrs	r2, r1
 8002eb4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	699b      	ldr	r3, [r3, #24]
 8002eba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a1b      	ldr	r3, [r3, #32]
 8002ec0:	697a      	ldr	r2, [r7, #20]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	4a75      	ldr	r2, [pc, #468]	; (80030a4 <UART_SetConfig+0x244>)
 8002ece:	4013      	ands	r3, r2
 8002ed0:	0019      	movs	r1, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	697a      	ldr	r2, [r7, #20]
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002edc:	4b72      	ldr	r3, [pc, #456]	; (80030a8 <UART_SetConfig+0x248>)
 8002ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee0:	2203      	movs	r2, #3
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	2b03      	cmp	r3, #3
 8002ee6:	d00d      	beq.n	8002f04 <UART_SetConfig+0xa4>
 8002ee8:	d81b      	bhi.n	8002f22 <UART_SetConfig+0xc2>
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d014      	beq.n	8002f18 <UART_SetConfig+0xb8>
 8002eee:	d818      	bhi.n	8002f22 <UART_SetConfig+0xc2>
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d002      	beq.n	8002efa <UART_SetConfig+0x9a>
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d00a      	beq.n	8002f0e <UART_SetConfig+0xae>
 8002ef8:	e013      	b.n	8002f22 <UART_SetConfig+0xc2>
 8002efa:	231f      	movs	r3, #31
 8002efc:	18fb      	adds	r3, r7, r3
 8002efe:	2200      	movs	r2, #0
 8002f00:	701a      	strb	r2, [r3, #0]
 8002f02:	e012      	b.n	8002f2a <UART_SetConfig+0xca>
 8002f04:	231f      	movs	r3, #31
 8002f06:	18fb      	adds	r3, r7, r3
 8002f08:	2202      	movs	r2, #2
 8002f0a:	701a      	strb	r2, [r3, #0]
 8002f0c:	e00d      	b.n	8002f2a <UART_SetConfig+0xca>
 8002f0e:	231f      	movs	r3, #31
 8002f10:	18fb      	adds	r3, r7, r3
 8002f12:	2204      	movs	r2, #4
 8002f14:	701a      	strb	r2, [r3, #0]
 8002f16:	e008      	b.n	8002f2a <UART_SetConfig+0xca>
 8002f18:	231f      	movs	r3, #31
 8002f1a:	18fb      	adds	r3, r7, r3
 8002f1c:	2208      	movs	r2, #8
 8002f1e:	701a      	strb	r2, [r3, #0]
 8002f20:	e003      	b.n	8002f2a <UART_SetConfig+0xca>
 8002f22:	231f      	movs	r3, #31
 8002f24:	18fb      	adds	r3, r7, r3
 8002f26:	2210      	movs	r2, #16
 8002f28:	701a      	strb	r2, [r3, #0]
 8002f2a:	46c0      	nop			; (mov r8, r8)

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	69da      	ldr	r2, [r3, #28]
 8002f30:	2380      	movs	r3, #128	; 0x80
 8002f32:	021b      	lsls	r3, r3, #8
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d15c      	bne.n	8002ff2 <UART_SetConfig+0x192>
  {
    switch (clocksource)
 8002f38:	231f      	movs	r3, #31
 8002f3a:	18fb      	adds	r3, r7, r3
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	2b08      	cmp	r3, #8
 8002f40:	d015      	beq.n	8002f6e <UART_SetConfig+0x10e>
 8002f42:	dc18      	bgt.n	8002f76 <UART_SetConfig+0x116>
 8002f44:	2b04      	cmp	r3, #4
 8002f46:	d00d      	beq.n	8002f64 <UART_SetConfig+0x104>
 8002f48:	dc15      	bgt.n	8002f76 <UART_SetConfig+0x116>
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d002      	beq.n	8002f54 <UART_SetConfig+0xf4>
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d005      	beq.n	8002f5e <UART_SetConfig+0xfe>
 8002f52:	e010      	b.n	8002f76 <UART_SetConfig+0x116>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f54:	f7ff f9bc 	bl	80022d0 <HAL_RCC_GetPCLK1Freq>
 8002f58:	0003      	movs	r3, r0
 8002f5a:	61bb      	str	r3, [r7, #24]
        break;
 8002f5c:	e012      	b.n	8002f84 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002f5e:	4b53      	ldr	r3, [pc, #332]	; (80030ac <UART_SetConfig+0x24c>)
 8002f60:	61bb      	str	r3, [r7, #24]
        break;
 8002f62:	e00f      	b.n	8002f84 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f64:	f7ff f954 	bl	8002210 <HAL_RCC_GetSysClockFreq>
 8002f68:	0003      	movs	r3, r0
 8002f6a:	61bb      	str	r3, [r7, #24]
        break;
 8002f6c:	e00a      	b.n	8002f84 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f6e:	2380      	movs	r3, #128	; 0x80
 8002f70:	021b      	lsls	r3, r3, #8
 8002f72:	61bb      	str	r3, [r7, #24]
        break;
 8002f74:	e006      	b.n	8002f84 <UART_SetConfig+0x124>
      default:
        pclk = 0U;
 8002f76:	2300      	movs	r3, #0
 8002f78:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002f7a:	231e      	movs	r3, #30
 8002f7c:	18fb      	adds	r3, r7, r3
 8002f7e:	2201      	movs	r2, #1
 8002f80:	701a      	strb	r2, [r3, #0]
        break;
 8002f82:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002f84:	69bb      	ldr	r3, [r7, #24]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d100      	bne.n	8002f8c <UART_SetConfig+0x12c>
 8002f8a:	e07a      	b.n	8003082 <UART_SetConfig+0x222>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	005a      	lsls	r2, r3, #1
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	085b      	lsrs	r3, r3, #1
 8002f96:	18d2      	adds	r2, r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	0019      	movs	r1, r3
 8002f9e:	0010      	movs	r0, r2
 8002fa0:	f7fd f8b2 	bl	8000108 <__udivsi3>
 8002fa4:	0003      	movs	r3, r0
 8002fa6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	2b0f      	cmp	r3, #15
 8002fac:	d91c      	bls.n	8002fe8 <UART_SetConfig+0x188>
 8002fae:	693a      	ldr	r2, [r7, #16]
 8002fb0:	2380      	movs	r3, #128	; 0x80
 8002fb2:	025b      	lsls	r3, r3, #9
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d217      	bcs.n	8002fe8 <UART_SetConfig+0x188>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	b29a      	uxth	r2, r3
 8002fbc:	200e      	movs	r0, #14
 8002fbe:	183b      	adds	r3, r7, r0
 8002fc0:	210f      	movs	r1, #15
 8002fc2:	438a      	bics	r2, r1
 8002fc4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	085b      	lsrs	r3, r3, #1
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	2207      	movs	r2, #7
 8002fce:	4013      	ands	r3, r2
 8002fd0:	b299      	uxth	r1, r3
 8002fd2:	183b      	adds	r3, r7, r0
 8002fd4:	183a      	adds	r2, r7, r0
 8002fd6:	8812      	ldrh	r2, [r2, #0]
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	183a      	adds	r2, r7, r0
 8002fe2:	8812      	ldrh	r2, [r2, #0]
 8002fe4:	60da      	str	r2, [r3, #12]
 8002fe6:	e04c      	b.n	8003082 <UART_SetConfig+0x222>
      }
      else
      {
        ret = HAL_ERROR;
 8002fe8:	231e      	movs	r3, #30
 8002fea:	18fb      	adds	r3, r7, r3
 8002fec:	2201      	movs	r2, #1
 8002fee:	701a      	strb	r2, [r3, #0]
 8002ff0:	e047      	b.n	8003082 <UART_SetConfig+0x222>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002ff2:	231f      	movs	r3, #31
 8002ff4:	18fb      	adds	r3, r7, r3
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	2b08      	cmp	r3, #8
 8002ffa:	d015      	beq.n	8003028 <UART_SetConfig+0x1c8>
 8002ffc:	dc18      	bgt.n	8003030 <UART_SetConfig+0x1d0>
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	d00d      	beq.n	800301e <UART_SetConfig+0x1be>
 8003002:	dc15      	bgt.n	8003030 <UART_SetConfig+0x1d0>
 8003004:	2b00      	cmp	r3, #0
 8003006:	d002      	beq.n	800300e <UART_SetConfig+0x1ae>
 8003008:	2b02      	cmp	r3, #2
 800300a:	d005      	beq.n	8003018 <UART_SetConfig+0x1b8>
 800300c:	e010      	b.n	8003030 <UART_SetConfig+0x1d0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800300e:	f7ff f95f 	bl	80022d0 <HAL_RCC_GetPCLK1Freq>
 8003012:	0003      	movs	r3, r0
 8003014:	61bb      	str	r3, [r7, #24]
        break;
 8003016:	e012      	b.n	800303e <UART_SetConfig+0x1de>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003018:	4b24      	ldr	r3, [pc, #144]	; (80030ac <UART_SetConfig+0x24c>)
 800301a:	61bb      	str	r3, [r7, #24]
        break;
 800301c:	e00f      	b.n	800303e <UART_SetConfig+0x1de>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800301e:	f7ff f8f7 	bl	8002210 <HAL_RCC_GetSysClockFreq>
 8003022:	0003      	movs	r3, r0
 8003024:	61bb      	str	r3, [r7, #24]
        break;
 8003026:	e00a      	b.n	800303e <UART_SetConfig+0x1de>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003028:	2380      	movs	r3, #128	; 0x80
 800302a:	021b      	lsls	r3, r3, #8
 800302c:	61bb      	str	r3, [r7, #24]
        break;
 800302e:	e006      	b.n	800303e <UART_SetConfig+0x1de>
      default:
        pclk = 0U;
 8003030:	2300      	movs	r3, #0
 8003032:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003034:	231e      	movs	r3, #30
 8003036:	18fb      	adds	r3, r7, r3
 8003038:	2201      	movs	r2, #1
 800303a:	701a      	strb	r2, [r3, #0]
        break;
 800303c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d01e      	beq.n	8003082 <UART_SetConfig+0x222>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	085a      	lsrs	r2, r3, #1
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	18d2      	adds	r2, r2, r3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	0019      	movs	r1, r3
 8003054:	0010      	movs	r0, r2
 8003056:	f7fd f857 	bl	8000108 <__udivsi3>
 800305a:	0003      	movs	r3, r0
 800305c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	2b0f      	cmp	r3, #15
 8003062:	d90a      	bls.n	800307a <UART_SetConfig+0x21a>
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	2380      	movs	r3, #128	; 0x80
 8003068:	025b      	lsls	r3, r3, #9
 800306a:	429a      	cmp	r2, r3
 800306c:	d205      	bcs.n	800307a <UART_SetConfig+0x21a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	b29a      	uxth	r2, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	60da      	str	r2, [r3, #12]
 8003078:	e003      	b.n	8003082 <UART_SetConfig+0x222>
      }
      else
      {
        ret = HAL_ERROR;
 800307a:	231e      	movs	r3, #30
 800307c:	18fb      	adds	r3, r7, r3
 800307e:	2201      	movs	r2, #1
 8003080:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800308e:	231e      	movs	r3, #30
 8003090:	18fb      	adds	r3, r7, r3
 8003092:	781b      	ldrb	r3, [r3, #0]
}
 8003094:	0018      	movs	r0, r3
 8003096:	46bd      	mov	sp, r7
 8003098:	b008      	add	sp, #32
 800309a:	bd80      	pop	{r7, pc}
 800309c:	ffff69f3 	.word	0xffff69f3
 80030a0:	ffffcfff 	.word	0xffffcfff
 80030a4:	fffff4ff 	.word	0xfffff4ff
 80030a8:	40021000 	.word	0x40021000
 80030ac:	007a1200 	.word	0x007a1200

080030b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030bc:	2201      	movs	r2, #1
 80030be:	4013      	ands	r3, r2
 80030c0:	d00b      	beq.n	80030da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	4a4a      	ldr	r2, [pc, #296]	; (80031f4 <UART_AdvFeatureConfig+0x144>)
 80030ca:	4013      	ands	r3, r2
 80030cc:	0019      	movs	r1, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	430a      	orrs	r2, r1
 80030d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030de:	2202      	movs	r2, #2
 80030e0:	4013      	ands	r3, r2
 80030e2:	d00b      	beq.n	80030fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	4a43      	ldr	r2, [pc, #268]	; (80031f8 <UART_AdvFeatureConfig+0x148>)
 80030ec:	4013      	ands	r3, r2
 80030ee:	0019      	movs	r1, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	430a      	orrs	r2, r1
 80030fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003100:	2204      	movs	r2, #4
 8003102:	4013      	ands	r3, r2
 8003104:	d00b      	beq.n	800311e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	4a3b      	ldr	r2, [pc, #236]	; (80031fc <UART_AdvFeatureConfig+0x14c>)
 800310e:	4013      	ands	r3, r2
 8003110:	0019      	movs	r1, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	430a      	orrs	r2, r1
 800311c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003122:	2208      	movs	r2, #8
 8003124:	4013      	ands	r3, r2
 8003126:	d00b      	beq.n	8003140 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	4a34      	ldr	r2, [pc, #208]	; (8003200 <UART_AdvFeatureConfig+0x150>)
 8003130:	4013      	ands	r3, r2
 8003132:	0019      	movs	r1, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	430a      	orrs	r2, r1
 800313e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003144:	2210      	movs	r2, #16
 8003146:	4013      	ands	r3, r2
 8003148:	d00b      	beq.n	8003162 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	4a2c      	ldr	r2, [pc, #176]	; (8003204 <UART_AdvFeatureConfig+0x154>)
 8003152:	4013      	ands	r3, r2
 8003154:	0019      	movs	r1, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	430a      	orrs	r2, r1
 8003160:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003166:	2220      	movs	r2, #32
 8003168:	4013      	ands	r3, r2
 800316a:	d00b      	beq.n	8003184 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	4a25      	ldr	r2, [pc, #148]	; (8003208 <UART_AdvFeatureConfig+0x158>)
 8003174:	4013      	ands	r3, r2
 8003176:	0019      	movs	r1, r3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	430a      	orrs	r2, r1
 8003182:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003188:	2240      	movs	r2, #64	; 0x40
 800318a:	4013      	ands	r3, r2
 800318c:	d01d      	beq.n	80031ca <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	4a1d      	ldr	r2, [pc, #116]	; (800320c <UART_AdvFeatureConfig+0x15c>)
 8003196:	4013      	ands	r3, r2
 8003198:	0019      	movs	r1, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	430a      	orrs	r2, r1
 80031a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031aa:	2380      	movs	r3, #128	; 0x80
 80031ac:	035b      	lsls	r3, r3, #13
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d10b      	bne.n	80031ca <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	4a15      	ldr	r2, [pc, #84]	; (8003210 <UART_AdvFeatureConfig+0x160>)
 80031ba:	4013      	ands	r3, r2
 80031bc:	0019      	movs	r1, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	430a      	orrs	r2, r1
 80031c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ce:	2280      	movs	r2, #128	; 0x80
 80031d0:	4013      	ands	r3, r2
 80031d2:	d00b      	beq.n	80031ec <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	4a0e      	ldr	r2, [pc, #56]	; (8003214 <UART_AdvFeatureConfig+0x164>)
 80031dc:	4013      	ands	r3, r2
 80031de:	0019      	movs	r1, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	430a      	orrs	r2, r1
 80031ea:	605a      	str	r2, [r3, #4]
  }
}
 80031ec:	46c0      	nop			; (mov r8, r8)
 80031ee:	46bd      	mov	sp, r7
 80031f0:	b002      	add	sp, #8
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	fffdffff 	.word	0xfffdffff
 80031f8:	fffeffff 	.word	0xfffeffff
 80031fc:	fffbffff 	.word	0xfffbffff
 8003200:	ffff7fff 	.word	0xffff7fff
 8003204:	ffffefff 	.word	0xffffefff
 8003208:	ffffdfff 	.word	0xffffdfff
 800320c:	ffefffff 	.word	0xffefffff
 8003210:	ff9fffff 	.word	0xff9fffff
 8003214:	fff7ffff 	.word	0xfff7ffff

08003218 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b092      	sub	sp, #72	; 0x48
 800321c:	af02      	add	r7, sp, #8
 800321e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2284      	movs	r2, #132	; 0x84
 8003224:	2100      	movs	r1, #0
 8003226:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003228:	f7fd fd78 	bl	8000d1c <HAL_GetTick>
 800322c:	0003      	movs	r3, r0
 800322e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2208      	movs	r2, #8
 8003238:	4013      	ands	r3, r2
 800323a:	2b08      	cmp	r3, #8
 800323c:	d12c      	bne.n	8003298 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800323e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003240:	2280      	movs	r2, #128	; 0x80
 8003242:	0391      	lsls	r1, r2, #14
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	4a46      	ldr	r2, [pc, #280]	; (8003360 <UART_CheckIdleState+0x148>)
 8003248:	9200      	str	r2, [sp, #0]
 800324a:	2200      	movs	r2, #0
 800324c:	f000 f88c 	bl	8003368 <UART_WaitOnFlagUntilTimeout>
 8003250:	1e03      	subs	r3, r0, #0
 8003252:	d021      	beq.n	8003298 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003254:	f3ef 8310 	mrs	r3, PRIMASK
 8003258:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800325a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800325c:	63bb      	str	r3, [r7, #56]	; 0x38
 800325e:	2301      	movs	r3, #1
 8003260:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003264:	f383 8810 	msr	PRIMASK, r3
}
 8003268:	46c0      	nop			; (mov r8, r8)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2180      	movs	r1, #128	; 0x80
 8003276:	438a      	bics	r2, r1
 8003278:	601a      	str	r2, [r3, #0]
 800327a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800327c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800327e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003280:	f383 8810 	msr	PRIMASK, r3
}
 8003284:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2220      	movs	r2, #32
 800328a:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2278      	movs	r2, #120	; 0x78
 8003290:	2100      	movs	r1, #0
 8003292:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e05f      	b.n	8003358 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2204      	movs	r2, #4
 80032a0:	4013      	ands	r3, r2
 80032a2:	2b04      	cmp	r3, #4
 80032a4:	d146      	bne.n	8003334 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80032a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032a8:	2280      	movs	r2, #128	; 0x80
 80032aa:	03d1      	lsls	r1, r2, #15
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	4a2c      	ldr	r2, [pc, #176]	; (8003360 <UART_CheckIdleState+0x148>)
 80032b0:	9200      	str	r2, [sp, #0]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f000 f858 	bl	8003368 <UART_WaitOnFlagUntilTimeout>
 80032b8:	1e03      	subs	r3, r0, #0
 80032ba:	d03b      	beq.n	8003334 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032bc:	f3ef 8310 	mrs	r3, PRIMASK
 80032c0:	60fb      	str	r3, [r7, #12]
  return(result);
 80032c2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032c4:	637b      	str	r3, [r7, #52]	; 0x34
 80032c6:	2301      	movs	r3, #1
 80032c8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	f383 8810 	msr	PRIMASK, r3
}
 80032d0:	46c0      	nop			; (mov r8, r8)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4921      	ldr	r1, [pc, #132]	; (8003364 <UART_CheckIdleState+0x14c>)
 80032de:	400a      	ands	r2, r1
 80032e0:	601a      	str	r2, [r3, #0]
 80032e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032e4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	f383 8810 	msr	PRIMASK, r3
}
 80032ec:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032ee:	f3ef 8310 	mrs	r3, PRIMASK
 80032f2:	61bb      	str	r3, [r7, #24]
  return(result);
 80032f4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032f6:	633b      	str	r3, [r7, #48]	; 0x30
 80032f8:	2301      	movs	r3, #1
 80032fa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	f383 8810 	msr	PRIMASK, r3
}
 8003302:	46c0      	nop			; (mov r8, r8)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	689a      	ldr	r2, [r3, #8]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	2101      	movs	r1, #1
 8003310:	438a      	bics	r2, r1
 8003312:	609a      	str	r2, [r3, #8]
 8003314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003316:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003318:	6a3b      	ldr	r3, [r7, #32]
 800331a:	f383 8810 	msr	PRIMASK, r3
}
 800331e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2280      	movs	r2, #128	; 0x80
 8003324:	2120      	movs	r1, #32
 8003326:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2278      	movs	r2, #120	; 0x78
 800332c:	2100      	movs	r1, #0
 800332e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e011      	b.n	8003358 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2220      	movs	r2, #32
 8003338:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2280      	movs	r2, #128	; 0x80
 800333e:	2120      	movs	r1, #32
 8003340:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2278      	movs	r2, #120	; 0x78
 8003352:	2100      	movs	r1, #0
 8003354:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003356:	2300      	movs	r3, #0
}
 8003358:	0018      	movs	r0, r3
 800335a:	46bd      	mov	sp, r7
 800335c:	b010      	add	sp, #64	; 0x40
 800335e:	bd80      	pop	{r7, pc}
 8003360:	01ffffff 	.word	0x01ffffff
 8003364:	fffffedf 	.word	0xfffffedf

08003368 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	60f8      	str	r0, [r7, #12]
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	603b      	str	r3, [r7, #0]
 8003374:	1dfb      	adds	r3, r7, #7
 8003376:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003378:	e04b      	b.n	8003412 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	3301      	adds	r3, #1
 800337e:	d048      	beq.n	8003412 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003380:	f7fd fccc 	bl	8000d1c <HAL_GetTick>
 8003384:	0002      	movs	r2, r0
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	69ba      	ldr	r2, [r7, #24]
 800338c:	429a      	cmp	r2, r3
 800338e:	d302      	bcc.n	8003396 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d101      	bne.n	800339a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e04b      	b.n	8003432 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2204      	movs	r2, #4
 80033a2:	4013      	ands	r3, r2
 80033a4:	d035      	beq.n	8003412 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	69db      	ldr	r3, [r3, #28]
 80033ac:	2208      	movs	r2, #8
 80033ae:	4013      	ands	r3, r2
 80033b0:	2b08      	cmp	r3, #8
 80033b2:	d111      	bne.n	80033d8 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2208      	movs	r2, #8
 80033ba:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	0018      	movs	r0, r3
 80033c0:	f000 f900 	bl	80035c4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2284      	movs	r2, #132	; 0x84
 80033c8:	2108      	movs	r1, #8
 80033ca:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2278      	movs	r2, #120	; 0x78
 80033d0:	2100      	movs	r1, #0
 80033d2:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e02c      	b.n	8003432 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	69da      	ldr	r2, [r3, #28]
 80033de:	2380      	movs	r3, #128	; 0x80
 80033e0:	011b      	lsls	r3, r3, #4
 80033e2:	401a      	ands	r2, r3
 80033e4:	2380      	movs	r3, #128	; 0x80
 80033e6:	011b      	lsls	r3, r3, #4
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d112      	bne.n	8003412 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2280      	movs	r2, #128	; 0x80
 80033f2:	0112      	lsls	r2, r2, #4
 80033f4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	0018      	movs	r0, r3
 80033fa:	f000 f8e3 	bl	80035c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2284      	movs	r2, #132	; 0x84
 8003402:	2120      	movs	r1, #32
 8003404:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2278      	movs	r2, #120	; 0x78
 800340a:	2100      	movs	r1, #0
 800340c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800340e:	2303      	movs	r3, #3
 8003410:	e00f      	b.n	8003432 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	69db      	ldr	r3, [r3, #28]
 8003418:	68ba      	ldr	r2, [r7, #8]
 800341a:	4013      	ands	r3, r2
 800341c:	68ba      	ldr	r2, [r7, #8]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	425a      	negs	r2, r3
 8003422:	4153      	adcs	r3, r2
 8003424:	b2db      	uxtb	r3, r3
 8003426:	001a      	movs	r2, r3
 8003428:	1dfb      	adds	r3, r7, #7
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	429a      	cmp	r2, r3
 800342e:	d0a4      	beq.n	800337a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003430:	2300      	movs	r3, #0
}
 8003432:	0018      	movs	r0, r3
 8003434:	46bd      	mov	sp, r7
 8003436:	b004      	add	sp, #16
 8003438:	bd80      	pop	{r7, pc}
	...

0800343c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b090      	sub	sp, #64	; 0x40
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	60b9      	str	r1, [r7, #8]
 8003446:	1dbb      	adds	r3, r7, #6
 8003448:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	68ba      	ldr	r2, [r7, #8]
 800344e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	1dba      	adds	r2, r7, #6
 8003454:	2158      	movs	r1, #88	; 0x58
 8003456:	8812      	ldrh	r2, [r2, #0]
 8003458:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2284      	movs	r2, #132	; 0x84
 800345e:	2100      	movs	r1, #0
 8003460:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2280      	movs	r2, #128	; 0x80
 8003466:	2122      	movs	r1, #34	; 0x22
 8003468:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800346e:	2b00      	cmp	r3, #0
 8003470:	d028      	beq.n	80034c4 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003476:	4a3e      	ldr	r2, [pc, #248]	; (8003570 <UART_Start_Receive_DMA+0x134>)
 8003478:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800347e:	4a3d      	ldr	r2, [pc, #244]	; (8003574 <UART_Start_Receive_DMA+0x138>)
 8003480:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003486:	4a3c      	ldr	r2, [pc, #240]	; (8003578 <UART_Start_Receive_DMA+0x13c>)
 8003488:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800348e:	2200      	movs	r2, #0
 8003490:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	3324      	adds	r3, #36	; 0x24
 800349c:	0019      	movs	r1, r3
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a2:	001a      	movs	r2, r3
 80034a4:	1dbb      	adds	r3, r7, #6
 80034a6:	881b      	ldrh	r3, [r3, #0]
 80034a8:	f7fd ffda 	bl	8001460 <HAL_DMA_Start_IT>
 80034ac:	1e03      	subs	r3, r0, #0
 80034ae:	d009      	beq.n	80034c4 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2284      	movs	r2, #132	; 0x84
 80034b4:	2110      	movs	r1, #16
 80034b6:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2280      	movs	r2, #128	; 0x80
 80034bc:	2120      	movs	r1, #32
 80034be:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e050      	b.n	8003566 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	691b      	ldr	r3, [r3, #16]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d019      	beq.n	8003500 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034cc:	f3ef 8310 	mrs	r3, PRIMASK
 80034d0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80034d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80034d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034d6:	2301      	movs	r3, #1
 80034d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034dc:	f383 8810 	msr	PRIMASK, r3
}
 80034e0:	46c0      	nop			; (mov r8, r8)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2180      	movs	r1, #128	; 0x80
 80034ee:	0049      	lsls	r1, r1, #1
 80034f0:	430a      	orrs	r2, r1
 80034f2:	601a      	str	r2, [r3, #0]
 80034f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034f6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034fa:	f383 8810 	msr	PRIMASK, r3
}
 80034fe:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003500:	f3ef 8310 	mrs	r3, PRIMASK
 8003504:	613b      	str	r3, [r7, #16]
  return(result);
 8003506:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003508:	63bb      	str	r3, [r7, #56]	; 0x38
 800350a:	2301      	movs	r3, #1
 800350c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	f383 8810 	msr	PRIMASK, r3
}
 8003514:	46c0      	nop			; (mov r8, r8)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	689a      	ldr	r2, [r3, #8]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2101      	movs	r1, #1
 8003522:	430a      	orrs	r2, r1
 8003524:	609a      	str	r2, [r3, #8]
 8003526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003528:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	f383 8810 	msr	PRIMASK, r3
}
 8003530:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003532:	f3ef 8310 	mrs	r3, PRIMASK
 8003536:	61fb      	str	r3, [r7, #28]
  return(result);
 8003538:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800353a:	637b      	str	r3, [r7, #52]	; 0x34
 800353c:	2301      	movs	r3, #1
 800353e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003540:	6a3b      	ldr	r3, [r7, #32]
 8003542:	f383 8810 	msr	PRIMASK, r3
}
 8003546:	46c0      	nop			; (mov r8, r8)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689a      	ldr	r2, [r3, #8]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2140      	movs	r1, #64	; 0x40
 8003554:	430a      	orrs	r2, r1
 8003556:	609a      	str	r2, [r3, #8]
 8003558:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800355a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800355c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355e:	f383 8810 	msr	PRIMASK, r3
}
 8003562:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8003564:	2300      	movs	r3, #0
}
 8003566:	0018      	movs	r0, r3
 8003568:	46bd      	mov	sp, r7
 800356a:	b010      	add	sp, #64	; 0x40
 800356c:	bd80      	pop	{r7, pc}
 800356e:	46c0      	nop			; (mov r8, r8)
 8003570:	0800368d 	.word	0x0800368d
 8003574:	080037b9 	.word	0x080037b9
 8003578:	080037fb 	.word	0x080037fb

0800357c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b086      	sub	sp, #24
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003584:	f3ef 8310 	mrs	r3, PRIMASK
 8003588:	60bb      	str	r3, [r7, #8]
  return(result);
 800358a:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800358c:	617b      	str	r3, [r7, #20]
 800358e:	2301      	movs	r3, #1
 8003590:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f383 8810 	msr	PRIMASK, r3
}
 8003598:	46c0      	nop			; (mov r8, r8)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	21c0      	movs	r1, #192	; 0xc0
 80035a6:	438a      	bics	r2, r1
 80035a8:	601a      	str	r2, [r3, #0]
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	f383 8810 	msr	PRIMASK, r3
}
 80035b4:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2220      	movs	r2, #32
 80035ba:	67da      	str	r2, [r3, #124]	; 0x7c
}
 80035bc:	46c0      	nop			; (mov r8, r8)
 80035be:	46bd      	mov	sp, r7
 80035c0:	b006      	add	sp, #24
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b08e      	sub	sp, #56	; 0x38
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035cc:	f3ef 8310 	mrs	r3, PRIMASK
 80035d0:	617b      	str	r3, [r7, #20]
  return(result);
 80035d2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035d4:	637b      	str	r3, [r7, #52]	; 0x34
 80035d6:	2301      	movs	r3, #1
 80035d8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	f383 8810 	msr	PRIMASK, r3
}
 80035e0:	46c0      	nop			; (mov r8, r8)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4926      	ldr	r1, [pc, #152]	; (8003688 <UART_EndRxTransfer+0xc4>)
 80035ee:	400a      	ands	r2, r1
 80035f0:	601a      	str	r2, [r3, #0]
 80035f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035f4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	f383 8810 	msr	PRIMASK, r3
}
 80035fc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035fe:	f3ef 8310 	mrs	r3, PRIMASK
 8003602:	623b      	str	r3, [r7, #32]
  return(result);
 8003604:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003606:	633b      	str	r3, [r7, #48]	; 0x30
 8003608:	2301      	movs	r3, #1
 800360a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800360c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800360e:	f383 8810 	msr	PRIMASK, r3
}
 8003612:	46c0      	nop			; (mov r8, r8)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	689a      	ldr	r2, [r3, #8]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	2101      	movs	r1, #1
 8003620:	438a      	bics	r2, r1
 8003622:	609a      	str	r2, [r3, #8]
 8003624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003626:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800362a:	f383 8810 	msr	PRIMASK, r3
}
 800362e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003634:	2b01      	cmp	r3, #1
 8003636:	d118      	bne.n	800366a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003638:	f3ef 8310 	mrs	r3, PRIMASK
 800363c:	60bb      	str	r3, [r7, #8]
  return(result);
 800363e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003640:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003642:	2301      	movs	r3, #1
 8003644:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f383 8810 	msr	PRIMASK, r3
}
 800364c:	46c0      	nop			; (mov r8, r8)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2110      	movs	r1, #16
 800365a:	438a      	bics	r2, r1
 800365c:	601a      	str	r2, [r3, #0]
 800365e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003660:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	f383 8810 	msr	PRIMASK, r3
}
 8003668:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2280      	movs	r2, #128	; 0x80
 800366e:	2120      	movs	r1, #32
 8003670:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800367e:	46c0      	nop			; (mov r8, r8)
 8003680:	46bd      	mov	sp, r7
 8003682:	b00e      	add	sp, #56	; 0x38
 8003684:	bd80      	pop	{r7, pc}
 8003686:	46c0      	nop			; (mov r8, r8)
 8003688:	fffffedf 	.word	0xfffffedf

0800368c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b094      	sub	sp, #80	; 0x50
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003698:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	2b20      	cmp	r3, #32
 80036a0:	d06f      	beq.n	8003782 <UART_DMAReceiveCplt+0xf6>
  {
    huart->RxXferCount = 0U;
 80036a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036a4:	225a      	movs	r2, #90	; 0x5a
 80036a6:	2100      	movs	r1, #0
 80036a8:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036aa:	f3ef 8310 	mrs	r3, PRIMASK
 80036ae:	61bb      	str	r3, [r7, #24]
  return(result);
 80036b0:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80036b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80036b4:	2301      	movs	r3, #1
 80036b6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	f383 8810 	msr	PRIMASK, r3
}
 80036be:	46c0      	nop			; (mov r8, r8)
 80036c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	493a      	ldr	r1, [pc, #232]	; (80037b4 <UART_DMAReceiveCplt+0x128>)
 80036cc:	400a      	ands	r2, r1
 80036ce:	601a      	str	r2, [r3, #0]
 80036d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036d2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036d4:	6a3b      	ldr	r3, [r7, #32]
 80036d6:	f383 8810 	msr	PRIMASK, r3
}
 80036da:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036dc:	f3ef 8310 	mrs	r3, PRIMASK
 80036e0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80036e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036e4:	647b      	str	r3, [r7, #68]	; 0x44
 80036e6:	2301      	movs	r3, #1
 80036e8:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ec:	f383 8810 	msr	PRIMASK, r3
}
 80036f0:	46c0      	nop			; (mov r8, r8)
 80036f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	689a      	ldr	r2, [r3, #8]
 80036f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	2101      	movs	r1, #1
 80036fe:	438a      	bics	r2, r1
 8003700:	609a      	str	r2, [r3, #8]
 8003702:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003704:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003708:	f383 8810 	msr	PRIMASK, r3
}
 800370c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800370e:	f3ef 8310 	mrs	r3, PRIMASK
 8003712:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003714:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003716:	643b      	str	r3, [r7, #64]	; 0x40
 8003718:	2301      	movs	r3, #1
 800371a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800371c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800371e:	f383 8810 	msr	PRIMASK, r3
}
 8003722:	46c0      	nop			; (mov r8, r8)
 8003724:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689a      	ldr	r2, [r3, #8]
 800372a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2140      	movs	r1, #64	; 0x40
 8003730:	438a      	bics	r2, r1
 8003732:	609a      	str	r2, [r3, #8]
 8003734:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003736:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800373a:	f383 8810 	msr	PRIMASK, r3
}
 800373e:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003740:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003742:	2280      	movs	r2, #128	; 0x80
 8003744:	2120      	movs	r1, #32
 8003746:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003748:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800374a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800374c:	2b01      	cmp	r3, #1
 800374e:	d118      	bne.n	8003782 <UART_DMAReceiveCplt+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003750:	f3ef 8310 	mrs	r3, PRIMASK
 8003754:	60fb      	str	r3, [r7, #12]
  return(result);
 8003756:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003758:	63fb      	str	r3, [r7, #60]	; 0x3c
 800375a:	2301      	movs	r3, #1
 800375c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	f383 8810 	msr	PRIMASK, r3
}
 8003764:	46c0      	nop			; (mov r8, r8)
 8003766:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2110      	movs	r1, #16
 8003772:	438a      	bics	r2, r1
 8003774:	601a      	str	r2, [r3, #0]
 8003776:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003778:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	f383 8810 	msr	PRIMASK, r3
}
 8003780:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003782:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003784:	2200      	movs	r2, #0
 8003786:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003788:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800378a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800378c:	2b01      	cmp	r3, #1
 800378e:	d108      	bne.n	80037a2 <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003790:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003792:	2258      	movs	r2, #88	; 0x58
 8003794:	5a9a      	ldrh	r2, [r3, r2]
 8003796:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003798:	0011      	movs	r1, r2
 800379a:	0018      	movs	r0, r3
 800379c:	f7ff fb55 	bl	8002e4a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80037a0:	e003      	b.n	80037aa <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80037a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037a4:	0018      	movs	r0, r3
 80037a6:	f7fc fd6b 	bl	8000280 <HAL_UART_RxCpltCallback>
}
 80037aa:	46c0      	nop			; (mov r8, r8)
 80037ac:	46bd      	mov	sp, r7
 80037ae:	b014      	add	sp, #80	; 0x50
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	46c0      	nop			; (mov r8, r8)
 80037b4:	fffffeff 	.word	0xfffffeff

080037b8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2201      	movs	r2, #1
 80037ca:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d10a      	bne.n	80037ea <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2258      	movs	r2, #88	; 0x58
 80037d8:	5a9b      	ldrh	r3, [r3, r2]
 80037da:	085b      	lsrs	r3, r3, #1
 80037dc:	b29a      	uxth	r2, r3
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	0011      	movs	r1, r2
 80037e2:	0018      	movs	r0, r3
 80037e4:	f7ff fb31 	bl	8002e4a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80037e8:	e003      	b.n	80037f2 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	0018      	movs	r0, r3
 80037ee:	f7ff fb1c 	bl	8002e2a <HAL_UART_RxHalfCpltCallback>
}
 80037f2:	46c0      	nop			; (mov r8, r8)
 80037f4:	46bd      	mov	sp, r7
 80037f6:	b004      	add	sp, #16
 80037f8:	bd80      	pop	{r7, pc}

080037fa <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b086      	sub	sp, #24
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003806:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800380c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	2280      	movs	r2, #128	; 0x80
 8003812:	589b      	ldr	r3, [r3, r2]
 8003814:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	2280      	movs	r2, #128	; 0x80
 800381e:	4013      	ands	r3, r2
 8003820:	2b80      	cmp	r3, #128	; 0x80
 8003822:	d10a      	bne.n	800383a <UART_DMAError+0x40>
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	2b21      	cmp	r3, #33	; 0x21
 8003828:	d107      	bne.n	800383a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	2252      	movs	r2, #82	; 0x52
 800382e:	2100      	movs	r1, #0
 8003830:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	0018      	movs	r0, r3
 8003836:	f7ff fea1 	bl	800357c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	2240      	movs	r2, #64	; 0x40
 8003842:	4013      	ands	r3, r2
 8003844:	2b40      	cmp	r3, #64	; 0x40
 8003846:	d10a      	bne.n	800385e <UART_DMAError+0x64>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2b22      	cmp	r3, #34	; 0x22
 800384c:	d107      	bne.n	800385e <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	225a      	movs	r2, #90	; 0x5a
 8003852:	2100      	movs	r1, #0
 8003854:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	0018      	movs	r0, r3
 800385a:	f7ff feb3 	bl	80035c4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	2284      	movs	r2, #132	; 0x84
 8003862:	589b      	ldr	r3, [r3, r2]
 8003864:	2210      	movs	r2, #16
 8003866:	431a      	orrs	r2, r3
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	2184      	movs	r1, #132	; 0x84
 800386c:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	0018      	movs	r0, r3
 8003872:	f7ff fae2 	bl	8002e3a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003876:	46c0      	nop			; (mov r8, r8)
 8003878:	46bd      	mov	sp, r7
 800387a:	b006      	add	sp, #24
 800387c:	bd80      	pop	{r7, pc}
	...

08003880 <__libc_init_array>:
 8003880:	b570      	push	{r4, r5, r6, lr}
 8003882:	2600      	movs	r6, #0
 8003884:	4d0c      	ldr	r5, [pc, #48]	; (80038b8 <__libc_init_array+0x38>)
 8003886:	4c0d      	ldr	r4, [pc, #52]	; (80038bc <__libc_init_array+0x3c>)
 8003888:	1b64      	subs	r4, r4, r5
 800388a:	10a4      	asrs	r4, r4, #2
 800388c:	42a6      	cmp	r6, r4
 800388e:	d109      	bne.n	80038a4 <__libc_init_array+0x24>
 8003890:	2600      	movs	r6, #0
 8003892:	f000 f821 	bl	80038d8 <_init>
 8003896:	4d0a      	ldr	r5, [pc, #40]	; (80038c0 <__libc_init_array+0x40>)
 8003898:	4c0a      	ldr	r4, [pc, #40]	; (80038c4 <__libc_init_array+0x44>)
 800389a:	1b64      	subs	r4, r4, r5
 800389c:	10a4      	asrs	r4, r4, #2
 800389e:	42a6      	cmp	r6, r4
 80038a0:	d105      	bne.n	80038ae <__libc_init_array+0x2e>
 80038a2:	bd70      	pop	{r4, r5, r6, pc}
 80038a4:	00b3      	lsls	r3, r6, #2
 80038a6:	58eb      	ldr	r3, [r5, r3]
 80038a8:	4798      	blx	r3
 80038aa:	3601      	adds	r6, #1
 80038ac:	e7ee      	b.n	800388c <__libc_init_array+0xc>
 80038ae:	00b3      	lsls	r3, r6, #2
 80038b0:	58eb      	ldr	r3, [r5, r3]
 80038b2:	4798      	blx	r3
 80038b4:	3601      	adds	r6, #1
 80038b6:	e7f2      	b.n	800389e <__libc_init_array+0x1e>
 80038b8:	08003928 	.word	0x08003928
 80038bc:	08003928 	.word	0x08003928
 80038c0:	08003928 	.word	0x08003928
 80038c4:	0800392c 	.word	0x0800392c

080038c8 <memset>:
 80038c8:	0003      	movs	r3, r0
 80038ca:	1882      	adds	r2, r0, r2
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d100      	bne.n	80038d2 <memset+0xa>
 80038d0:	4770      	bx	lr
 80038d2:	7019      	strb	r1, [r3, #0]
 80038d4:	3301      	adds	r3, #1
 80038d6:	e7f9      	b.n	80038cc <memset+0x4>

080038d8 <_init>:
 80038d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038da:	46c0      	nop			; (mov r8, r8)
 80038dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038de:	bc08      	pop	{r3}
 80038e0:	469e      	mov	lr, r3
 80038e2:	4770      	bx	lr

080038e4 <_fini>:
 80038e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038e6:	46c0      	nop			; (mov r8, r8)
 80038e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038ea:	bc08      	pop	{r3}
 80038ec:	469e      	mov	lr, r3
 80038ee:	4770      	bx	lr
