
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chcon_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401658 <.init>:
  401658:	stp	x29, x30, [sp, #-16]!
  40165c:	mov	x29, sp
  401660:	bl	4025c8 <__fxstatat@plt+0xb28>
  401664:	ldp	x29, x30, [sp], #16
  401668:	ret

Disassembly of section .plt:

0000000000401670 <mbrtowc@plt-0x20>:
  401670:	stp	x16, x30, [sp, #-16]!
  401674:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401678:	ldr	x17, [x16, #4088]
  40167c:	add	x16, x16, #0xff8
  401680:	br	x17
  401684:	nop
  401688:	nop
  40168c:	nop

0000000000401690 <mbrtowc@plt>:
  401690:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401694:	ldr	x17, [x16]
  401698:	add	x16, x16, #0x0
  40169c:	br	x17

00000000004016a0 <memcpy@plt>:
  4016a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4016a4:	ldr	x17, [x16, #8]
  4016a8:	add	x16, x16, #0x8
  4016ac:	br	x17

00000000004016b0 <memmove@plt>:
  4016b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4016b4:	ldr	x17, [x16, #16]
  4016b8:	add	x16, x16, #0x10
  4016bc:	br	x17

00000000004016c0 <_exit@plt>:
  4016c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4016c4:	ldr	x17, [x16, #24]
  4016c8:	add	x16, x16, #0x18
  4016cc:	br	x17

00000000004016d0 <getcwd@plt>:
  4016d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4016d4:	ldr	x17, [x16, #32]
  4016d8:	add	x16, x16, #0x20
  4016dc:	br	x17

00000000004016e0 <strlen@plt>:
  4016e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4016e4:	ldr	x17, [x16, #40]
  4016e8:	add	x16, x16, #0x28
  4016ec:	br	x17

00000000004016f0 <__sprintf_chk@plt>:
  4016f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4016f4:	ldr	x17, [x16, #48]
  4016f8:	add	x16, x16, #0x30
  4016fc:	br	x17

0000000000401700 <exit@plt>:
  401700:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401704:	ldr	x17, [x16, #56]
  401708:	add	x16, x16, #0x38
  40170c:	br	x17

0000000000401710 <error@plt>:
  401710:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401714:	ldr	x17, [x16, #64]
  401718:	add	x16, x16, #0x40
  40171c:	br	x17

0000000000401720 <fchdir@plt>:
  401720:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401724:	ldr	x17, [x16, #72]
  401728:	add	x16, x16, #0x48
  40172c:	br	x17

0000000000401730 <__cxa_atexit@plt>:
  401730:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401734:	ldr	x17, [x16, #80]
  401738:	add	x16, x16, #0x50
  40173c:	br	x17

0000000000401740 <qsort@plt>:
  401740:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401744:	ldr	x17, [x16, #88]
  401748:	add	x16, x16, #0x58
  40174c:	br	x17

0000000000401750 <lseek@plt>:
  401750:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401754:	ldr	x17, [x16, #96]
  401758:	add	x16, x16, #0x60
  40175c:	br	x17

0000000000401760 <__fpending@plt>:
  401760:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401764:	ldr	x17, [x16, #104]
  401768:	add	x16, x16, #0x68
  40176c:	br	x17

0000000000401770 <fileno@plt>:
  401770:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401774:	ldr	x17, [x16, #112]
  401778:	add	x16, x16, #0x70
  40177c:	br	x17

0000000000401780 <fclose@plt>:
  401780:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401784:	ldr	x17, [x16, #120]
  401788:	add	x16, x16, #0x78
  40178c:	br	x17

0000000000401790 <nl_langinfo@plt>:
  401790:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401794:	ldr	x17, [x16, #128]
  401798:	add	x16, x16, #0x80
  40179c:	br	x17

00000000004017a0 <malloc@plt>:
  4017a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4017a4:	ldr	x17, [x16, #136]
  4017a8:	add	x16, x16, #0x88
  4017ac:	br	x17

00000000004017b0 <open@plt>:
  4017b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4017b4:	ldr	x17, [x16, #144]
  4017b8:	add	x16, x16, #0x90
  4017bc:	br	x17

00000000004017c0 <strncmp@plt>:
  4017c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4017c4:	ldr	x17, [x16, #152]
  4017c8:	add	x16, x16, #0x98
  4017cc:	br	x17

00000000004017d0 <bindtextdomain@plt>:
  4017d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4017d4:	ldr	x17, [x16, #160]
  4017d8:	add	x16, x16, #0xa0
  4017dc:	br	x17

00000000004017e0 <__libc_start_main@plt>:
  4017e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4017e4:	ldr	x17, [x16, #168]
  4017e8:	add	x16, x16, #0xa8
  4017ec:	br	x17

00000000004017f0 <__printf_chk@plt>:
  4017f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4017f4:	ldr	x17, [x16, #176]
  4017f8:	add	x16, x16, #0xb0
  4017fc:	br	x17

0000000000401800 <fstatfs@plt>:
  401800:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401804:	ldr	x17, [x16, #184]
  401808:	add	x16, x16, #0xb8
  40180c:	br	x17

0000000000401810 <memset@plt>:
  401810:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401814:	ldr	x17, [x16, #192]
  401818:	add	x16, x16, #0xc0
  40181c:	br	x17

0000000000401820 <calloc@plt>:
  401820:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401824:	ldr	x17, [x16, #200]
  401828:	add	x16, x16, #0xc8
  40182c:	br	x17

0000000000401830 <readdir@plt>:
  401830:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401834:	ldr	x17, [x16, #208]
  401838:	add	x16, x16, #0xd0
  40183c:	br	x17

0000000000401840 <realloc@plt>:
  401840:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401844:	ldr	x17, [x16, #216]
  401848:	add	x16, x16, #0xd8
  40184c:	br	x17

0000000000401850 <closedir@plt>:
  401850:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401854:	ldr	x17, [x16, #224]
  401858:	add	x16, x16, #0xe0
  40185c:	br	x17

0000000000401860 <close@plt>:
  401860:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401864:	ldr	x17, [x16, #232]
  401868:	add	x16, x16, #0xe8
  40186c:	br	x17

0000000000401870 <strrchr@plt>:
  401870:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401874:	ldr	x17, [x16, #240]
  401878:	add	x16, x16, #0xf0
  40187c:	br	x17

0000000000401880 <__gmon_start__@plt>:
  401880:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401884:	ldr	x17, [x16, #248]
  401888:	add	x16, x16, #0xf8
  40188c:	br	x17

0000000000401890 <fdopendir@plt>:
  401890:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401894:	ldr	x17, [x16, #256]
  401898:	add	x16, x16, #0x100
  40189c:	br	x17

00000000004018a0 <abort@plt>:
  4018a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4018a4:	ldr	x17, [x16, #264]
  4018a8:	add	x16, x16, #0x108
  4018ac:	br	x17

00000000004018b0 <mbsinit@plt>:
  4018b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4018b4:	ldr	x17, [x16, #272]
  4018b8:	add	x16, x16, #0x110
  4018bc:	br	x17

00000000004018c0 <access@plt>:
  4018c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4018c4:	ldr	x17, [x16, #280]
  4018c8:	add	x16, x16, #0x118
  4018cc:	br	x17

00000000004018d0 <memcmp@plt>:
  4018d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4018d4:	ldr	x17, [x16, #288]
  4018d8:	add	x16, x16, #0x120
  4018dc:	br	x17

00000000004018e0 <textdomain@plt>:
  4018e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4018e4:	ldr	x17, [x16, #296]
  4018e8:	add	x16, x16, #0x128
  4018ec:	br	x17

00000000004018f0 <getopt_long@plt>:
  4018f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4018f4:	ldr	x17, [x16, #304]
  4018f8:	add	x16, x16, #0x130
  4018fc:	br	x17

0000000000401900 <__fprintf_chk@plt>:
  401900:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401904:	ldr	x17, [x16, #312]
  401908:	add	x16, x16, #0x138
  40190c:	br	x17

0000000000401910 <strcmp@plt>:
  401910:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401914:	ldr	x17, [x16, #320]
  401918:	add	x16, x16, #0x140
  40191c:	br	x17

0000000000401920 <__ctype_b_loc@plt>:
  401920:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401924:	ldr	x17, [x16, #328]
  401928:	add	x16, x16, #0x148
  40192c:	br	x17

0000000000401930 <fseeko@plt>:
  401930:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401934:	ldr	x17, [x16, #336]
  401938:	add	x16, x16, #0x150
  40193c:	br	x17

0000000000401940 <chdir@plt>:
  401940:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401944:	ldr	x17, [x16, #344]
  401948:	add	x16, x16, #0x158
  40194c:	br	x17

0000000000401950 <free@plt>:
  401950:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401954:	ldr	x17, [x16, #352]
  401958:	add	x16, x16, #0x160
  40195c:	br	x17

0000000000401960 <__ctype_get_mb_cur_max@plt>:
  401960:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401964:	ldr	x17, [x16, #360]
  401968:	add	x16, x16, #0x168
  40196c:	br	x17

0000000000401970 <strspn@plt>:
  401970:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401974:	ldr	x17, [x16, #368]
  401978:	add	x16, x16, #0x170
  40197c:	br	x17

0000000000401980 <memrchr@plt>:
  401980:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401984:	ldr	x17, [x16, #376]
  401988:	add	x16, x16, #0x178
  40198c:	br	x17

0000000000401990 <fwrite@plt>:
  401990:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401994:	ldr	x17, [x16, #384]
  401998:	add	x16, x16, #0x180
  40199c:	br	x17

00000000004019a0 <fcntl@plt>:
  4019a0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4019a4:	ldr	x17, [x16, #392]
  4019a8:	add	x16, x16, #0x188
  4019ac:	br	x17

00000000004019b0 <fflush@plt>:
  4019b0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4019b4:	ldr	x17, [x16, #400]
  4019b8:	add	x16, x16, #0x190
  4019bc:	br	x17

00000000004019c0 <strcpy@plt>:
  4019c0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4019c4:	ldr	x17, [x16, #408]
  4019c8:	add	x16, x16, #0x198
  4019cc:	br	x17

00000000004019d0 <dirfd@plt>:
  4019d0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4019d4:	ldr	x17, [x16, #416]
  4019d8:	add	x16, x16, #0x1a0
  4019dc:	br	x17

00000000004019e0 <__lxstat@plt>:
  4019e0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4019e4:	ldr	x17, [x16, #424]
  4019e8:	add	x16, x16, #0x1a8
  4019ec:	br	x17

00000000004019f0 <memchr@plt>:
  4019f0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  4019f4:	ldr	x17, [x16, #432]
  4019f8:	add	x16, x16, #0x1b0
  4019fc:	br	x17

0000000000401a00 <__fxstat@plt>:
  401a00:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a04:	ldr	x17, [x16, #440]
  401a08:	add	x16, x16, #0x1b8
  401a0c:	br	x17

0000000000401a10 <dcgettext@plt>:
  401a10:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a14:	ldr	x17, [x16, #448]
  401a18:	add	x16, x16, #0x1c0
  401a1c:	br	x17

0000000000401a20 <fputs_unlocked@plt>:
  401a20:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a24:	ldr	x17, [x16, #456]
  401a28:	add	x16, x16, #0x1c8
  401a2c:	br	x17

0000000000401a30 <__freading@plt>:
  401a30:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a34:	ldr	x17, [x16, #464]
  401a38:	add	x16, x16, #0x1d0
  401a3c:	br	x17

0000000000401a40 <iswprint@plt>:
  401a40:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a44:	ldr	x17, [x16, #472]
  401a48:	add	x16, x16, #0x1d8
  401a4c:	br	x17

0000000000401a50 <openat@plt>:
  401a50:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a54:	ldr	x17, [x16, #480]
  401a58:	add	x16, x16, #0x1e0
  401a5c:	br	x17

0000000000401a60 <__assert_fail@plt>:
  401a60:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a64:	ldr	x17, [x16, #488]
  401a68:	add	x16, x16, #0x1e8
  401a6c:	br	x17

0000000000401a70 <__errno_location@plt>:
  401a70:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a74:	ldr	x17, [x16, #496]
  401a78:	add	x16, x16, #0x1f0
  401a7c:	br	x17

0000000000401a80 <__xstat@plt>:
  401a80:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a84:	ldr	x17, [x16, #504]
  401a88:	add	x16, x16, #0x1f8
  401a8c:	br	x17

0000000000401a90 <setlocale@plt>:
  401a90:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401a94:	ldr	x17, [x16, #512]
  401a98:	add	x16, x16, #0x200
  401a9c:	br	x17

0000000000401aa0 <__fxstatat@plt>:
  401aa0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b560>
  401aa4:	ldr	x17, [x16, #520]
  401aa8:	add	x16, x16, #0x208
  401aac:	br	x17

Disassembly of section .text:

0000000000401ab0 <.text>:
  401ab0:	stp	x29, x30, [sp, #-144]!
  401ab4:	mov	x29, sp
  401ab8:	stp	x23, x24, [sp, #48]
  401abc:	mov	w23, w0
  401ac0:	mov	w24, #0xffffffff            	// #-1
  401ac4:	ldr	x0, [x1]
  401ac8:	stp	x19, x20, [sp, #16]
  401acc:	adrp	x20, 409000 <__fxstatat@plt+0x7560>
  401ad0:	stp	x21, x22, [sp, #32]
  401ad4:	mov	x22, x1
  401ad8:	add	x20, x20, #0x1b8
  401adc:	stp	x25, x26, [sp, #64]
  401ae0:	adrp	x26, 41d000 <__fxstatat@plt+0x1b560>
  401ae4:	add	x26, x26, #0x2c0
  401ae8:	stp	x27, x28, [sp, #80]
  401aec:	bl	402b38 <__fxstatat@plt+0x1098>
  401af0:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401af4:	mov	w0, #0x6                   	// #6
  401af8:	add	x1, x1, #0x950
  401afc:	bl	401a90 <setlocale@plt>
  401b00:	mov	x27, #0x0                   	// #0
  401b04:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401b08:	add	x1, x1, #0xab8
  401b0c:	mov	x0, x20
  401b10:	bl	4017d0 <bindtextdomain@plt>
  401b14:	mov	x0, x20
  401b18:	adrp	x20, 409000 <__fxstatat@plt+0x7560>
  401b1c:	bl	4018e0 <textdomain@plt>
  401b20:	add	x20, x20, #0xef8
  401b24:	adrp	x0, 402000 <__fxstatat@plt+0x560>
  401b28:	add	x0, x0, #0xa58
  401b2c:	bl	409168 <__fxstatat@plt+0x76c8>
  401b30:	add	x20, x20, #0x70
  401b34:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  401b38:	add	x28, x2, #0xaf0
  401b3c:	mov	w25, #0x0                   	// #0
  401b40:	mov	w21, #0x0                   	// #0
  401b44:	mov	w19, #0x10                  	// #16
  401b48:	mov	x3, x20
  401b4c:	mov	x2, x28
  401b50:	mov	x1, x22
  401b54:	mov	w0, w23
  401b58:	mov	x4, #0x0                   	// #0
  401b5c:	bl	4018f0 <getopt_long@plt>
  401b60:	cmn	w0, #0x1
  401b64:	b.eq	401bbc <__fxstatat@plt+0x11c>  // b.none
  401b68:	cmp	w0, #0x6c
  401b6c:	b.eq	401e04 <__fxstatat@plt+0x364>  // b.none
  401b70:	b.le	401d18 <__fxstatat@plt+0x278>
  401b74:	cmp	w0, #0x100
  401b78:	b.eq	401e24 <__fxstatat@plt+0x384>  // b.none
  401b7c:	b.gt	401d50 <__fxstatat@plt+0x2b0>
  401b80:	cmp	w0, #0x75
  401b84:	b.eq	401e04 <__fxstatat@plt+0x364>  // b.none
  401b88:	b.le	401d3c <__fxstatat@plt+0x29c>
  401b8c:	cmp	w0, #0x76
  401b90:	b.ne	401d48 <__fxstatat@plt+0x2a8>  // b.any
  401b94:	mov	w0, #0x1                   	// #1
  401b98:	mov	x3, x20
  401b9c:	mov	x2, x28
  401ba0:	mov	x1, x22
  401ba4:	mov	x4, #0x0                   	// #0
  401ba8:	strb	w0, [x26, #1]
  401bac:	mov	w0, w23
  401bb0:	bl	4018f0 <getopt_long@plt>
  401bb4:	cmn	w0, #0x1
  401bb8:	b.ne	401b68 <__fxstatat@plt+0xc8>  // b.any
  401bbc:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  401bc0:	add	x26, x0, #0x2c0
  401bc4:	ldrb	w28, [x0, #704]
  401bc8:	cbnz	w28, 401e44 <__fxstatat@plt+0x3a4>
  401bcc:	cmp	w24, #0x0
  401bd0:	mov	w19, #0x10                  	// #16
  401bd4:	cset	w0, ne  // ne = any
  401bd8:	strb	w0, [x26, #2]
  401bdc:	adrp	x20, 41d000 <__fxstatat@plt+0x1b560>
  401be0:	cmp	x27, #0x0
  401be4:	csinc	w25, w25, wzr, eq  // eq = none
  401be8:	ldr	w0, [x20, #672]
  401bec:	sub	w1, w23, w0
  401bf0:	cbz	w25, 4021fc <__fxstatat@plt+0x75c>
  401bf4:	cmp	w1, #0x0
  401bf8:	b.le	4024e8 <__fxstatat@plt+0xa48>
  401bfc:	bl	401a70 <__errno_location@plt>
  401c00:	mov	x23, x0
  401c04:	cbnz	x27, 4024b8 <__fxstatat@plt+0xa18>
  401c08:	str	xzr, [x26, #8]
  401c0c:	cmp	w28, #0x0
  401c10:	ccmp	w21, #0x0, #0x4, ne  // ne = any
  401c14:	b.ne	4022cc <__fxstatat@plt+0x82c>  // b.any
  401c18:	str	xzr, [x26, #32]
  401c1c:	ldrsw	x0, [x20, #672]
  401c20:	orr	w1, w19, #0x8
  401c24:	mov	x2, #0x0                   	// #0
  401c28:	adrp	x27, 409000 <__fxstatat@plt+0x7560>
  401c2c:	adrp	x24, 409000 <__fxstatat@plt+0x7560>
  401c30:	mov	w21, w25
  401c34:	add	x0, x22, x0, lsl #3
  401c38:	bl	404ea8 <__fxstatat@plt+0x3408>
  401c3c:	mov	x22, x0
  401c40:	add	x0, x27, #0xe18
  401c44:	add	x24, x24, #0xdf0
  401c48:	str	x0, [sp, #104]
  401c4c:	mov	x0, x22
  401c50:	bl	406948 <__fxstatat@plt+0x4ea8>
  401c54:	mov	x19, x0
  401c58:	cbz	x0, 401ce4 <__fxstatat@plt+0x244>
  401c5c:	nop
  401c60:	ldrh	w20, [x0, #108]
  401c64:	ldr	x28, [x0, #56]
  401c68:	cmp	w20, #0x6
  401c6c:	b.eq	401f90 <__fxstatat@plt+0x4f0>  // b.none
  401c70:	b.hi	401f2c <__fxstatat@plt+0x48c>  // b.pmore
  401c74:	cmp	w20, #0x2
  401c78:	b.eq	402030 <__fxstatat@plt+0x590>  // b.none
  401c7c:	cmp	w20, #0x4
  401c80:	b.ne	401e5c <__fxstatat@plt+0x3bc>  // b.any
  401c84:	mov	w2, #0x5                   	// #5
  401c88:	ldr	w27, [x19, #64]
  401c8c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401c90:	mov	x0, #0x0                   	// #0
  401c94:	add	x1, x1, #0xcb0
  401c98:	bl	401a10 <dcgettext@plt>
  401c9c:	mov	x1, x28
  401ca0:	mov	x28, x0
  401ca4:	mov	w0, w20
  401ca8:	bl	404400 <__fxstatat@plt+0x2960>
  401cac:	mov	x2, x28
  401cb0:	mov	x3, x0
  401cb4:	mov	w1, w27
  401cb8:	mov	w0, #0x0                   	// #0
  401cbc:	mov	w20, #0x0                   	// #0
  401cc0:	bl	401710 <error@plt>
  401cc4:	nop
  401cc8:	ldrb	w0, [x26]
  401ccc:	cbz	w0, 401e2c <__fxstatat@plt+0x38c>
  401cd0:	and	w21, w21, w20
  401cd4:	mov	x0, x22
  401cd8:	bl	406948 <__fxstatat@plt+0x4ea8>
  401cdc:	mov	x19, x0
  401ce0:	cbnz	x0, 401c60 <__fxstatat@plt+0x1c0>
  401ce4:	ldr	w19, [x23]
  401ce8:	cbnz	w19, 402294 <__fxstatat@plt+0x7f4>
  401cec:	mov	x0, x22
  401cf0:	bl	4067d8 <__fxstatat@plt+0x4d38>
  401cf4:	cbnz	w0, 402264 <__fxstatat@plt+0x7c4>
  401cf8:	eor	w0, w21, #0x1
  401cfc:	ldp	x19, x20, [sp, #16]
  401d00:	ldp	x21, x22, [sp, #32]
  401d04:	ldp	x23, x24, [sp, #48]
  401d08:	ldp	x25, x26, [sp, #64]
  401d0c:	ldp	x27, x28, [sp, #80]
  401d10:	ldp	x29, x30, [sp], #144
  401d14:	ret
  401d18:	cmp	w0, #0x50
  401d1c:	b.eq	401e1c <__fxstatat@plt+0x37c>  // b.none
  401d20:	b.le	401d80 <__fxstatat@plt+0x2e0>
  401d24:	cmp	w0, #0x66
  401d28:	b.eq	401b48 <__fxstatat@plt+0xa8>  // b.none
  401d2c:	cmp	w0, #0x68
  401d30:	b.ne	401d6c <__fxstatat@plt+0x2cc>  // b.any
  401d34:	mov	w24, #0x0                   	// #0
  401d38:	b	401b48 <__fxstatat@plt+0xa8>
  401d3c:	sub	w0, w0, #0x72
  401d40:	tst	w0, #0xfffffffd
  401d44:	b.eq	401e04 <__fxstatat@plt+0x364>  // b.none
  401d48:	mov	w0, #0x1                   	// #1
  401d4c:	bl	402688 <__fxstatat@plt+0xbe8>
  401d50:	cmp	w0, #0x102
  401d54:	b.eq	401e0c <__fxstatat@plt+0x36c>  // b.none
  401d58:	cmp	w0, #0x103
  401d5c:	b.ne	401d9c <__fxstatat@plt+0x2fc>  // b.any
  401d60:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  401d64:	ldr	x27, [x0, #664]
  401d68:	b	401b48 <__fxstatat@plt+0xa8>
  401d6c:	cmp	w0, #0x52
  401d70:	b.ne	401d48 <__fxstatat@plt+0x2a8>  // b.any
  401d74:	mov	w0, #0x1                   	// #1
  401d78:	strb	w0, [x26]
  401d7c:	b	401b48 <__fxstatat@plt+0xa8>
  401d80:	cmp	w0, #0x48
  401d84:	b.eq	401e14 <__fxstatat@plt+0x374>  // b.none
  401d88:	b.le	401dac <__fxstatat@plt+0x30c>
  401d8c:	cmp	w0, #0x4c
  401d90:	b.ne	401d48 <__fxstatat@plt+0x2a8>  // b.any
  401d94:	mov	w19, #0x2                   	// #2
  401d98:	b	401b48 <__fxstatat@plt+0xa8>
  401d9c:	cmp	w0, #0x101
  401da0:	b.ne	401d48 <__fxstatat@plt+0x2a8>  // b.any
  401da4:	mov	w21, #0x0                   	// #0
  401da8:	b	401b48 <__fxstatat@plt+0xa8>
  401dac:	cmn	w0, #0x3
  401db0:	b.ne	401df4 <__fxstatat@plt+0x354>  // b.any
  401db4:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  401db8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  401dbc:	adrp	x5, 409000 <__fxstatat@plt+0x7560>
  401dc0:	adrp	x4, 409000 <__fxstatat@plt+0x7560>
  401dc4:	ldr	x3, [x1, #544]
  401dc8:	add	x5, x5, #0xad0
  401dcc:	ldr	x0, [x0, #680]
  401dd0:	add	x4, x4, #0xae0
  401dd4:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  401dd8:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401ddc:	add	x2, x2, #0xa00
  401de0:	add	x1, x1, #0x230
  401de4:	mov	x6, #0x0                   	// #0
  401de8:	bl	404ac0 <__fxstatat@plt+0x3020>
  401dec:	mov	w0, #0x0                   	// #0
  401df0:	bl	401700 <exit@plt>
  401df4:	cmn	w0, #0x2
  401df8:	b.ne	401d48 <__fxstatat@plt+0x2a8>  // b.any
  401dfc:	mov	w0, #0x0                   	// #0
  401e00:	bl	402688 <__fxstatat@plt+0xbe8>
  401e04:	mov	w25, #0x1                   	// #1
  401e08:	b	401b48 <__fxstatat@plt+0xa8>
  401e0c:	mov	w21, #0x1                   	// #1
  401e10:	b	401b48 <__fxstatat@plt+0xa8>
  401e14:	mov	w19, #0x11                  	// #17
  401e18:	b	401b48 <__fxstatat@plt+0xa8>
  401e1c:	mov	w19, #0x10                  	// #16
  401e20:	b	401b48 <__fxstatat@plt+0xa8>
  401e24:	mov	w24, #0x1                   	// #1
  401e28:	b	401b48 <__fxstatat@plt+0xa8>
  401e2c:	mov	x1, x19
  401e30:	mov	x0, x22
  401e34:	mov	w2, #0x4                   	// #4
  401e38:	and	w21, w21, w20
  401e3c:	bl	407040 <__fxstatat@plt+0x55a0>
  401e40:	b	401cd4 <__fxstatat@plt+0x234>
  401e44:	cmp	w19, #0x10
  401e48:	b.eq	4022bc <__fxstatat@plt+0x81c>  // b.none
  401e4c:	cbz	w24, 402494 <__fxstatat@plt+0x9f4>
  401e50:	mov	w0, #0x1                   	// #1
  401e54:	strb	w0, [x26, #2]
  401e58:	b	401bdc <__fxstatat@plt+0x13c>
  401e5c:	cmp	w20, #0x1
  401e60:	b.ne	401fc0 <__fxstatat@plt+0x520>  // b.any
  401e64:	ldrb	w20, [x26]
  401e68:	cbz	w20, 401fc0 <__fxstatat@plt+0x520>
  401e6c:	ldr	x0, [x26, #32]
  401e70:	cbz	x0, 401cd0 <__fxstatat@plt+0x230>
  401e74:	ldr	x1, [x0]
  401e78:	ldr	x2, [x19, #128]
  401e7c:	cmp	x2, x1
  401e80:	b.ne	401cd0 <__fxstatat@plt+0x230>  // b.any
  401e84:	ldr	x0, [x0, #8]
  401e88:	ldr	x1, [x19, #120]
  401e8c:	cmp	x1, x0
  401e90:	b.ne	401cd0 <__fxstatat@plt+0x230>  // b.any
  401e94:	adrp	x20, 40a000 <__fxstatat@plt+0x8560>
  401e98:	add	x20, x20, #0xb78
  401e9c:	mov	x1, x20
  401ea0:	mov	x0, x28
  401ea4:	bl	401910 <strcmp@plt>
  401ea8:	cbnz	w0, 40243c <__fxstatat@plt+0x99c>
  401eac:	mov	w2, #0x5                   	// #5
  401eb0:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401eb4:	mov	x0, #0x0                   	// #0
  401eb8:	add	x1, x1, #0xbe8
  401ebc:	bl	401a10 <dcgettext@plt>
  401ec0:	mov	x20, x0
  401ec4:	mov	x1, x28
  401ec8:	mov	w0, #0x4                   	// #4
  401ecc:	bl	404400 <__fxstatat@plt+0x2960>
  401ed0:	mov	x3, x0
  401ed4:	mov	x2, x20
  401ed8:	mov	w1, #0x0                   	// #0
  401edc:	mov	w0, #0x0                   	// #0
  401ee0:	bl	401710 <error@plt>
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401eec:	mov	x0, #0x0                   	// #0
  401ef0:	add	x1, x1, #0xc58
  401ef4:	bl	401a10 <dcgettext@plt>
  401ef8:	mov	x2, x0
  401efc:	mov	w1, #0x0                   	// #0
  401f00:	mov	w0, #0x0                   	// #0
  401f04:	bl	401710 <error@plt>
  401f08:	mov	w20, #0x0                   	// #0
  401f0c:	mov	x1, x19
  401f10:	mov	w2, #0x4                   	// #4
  401f14:	mov	x0, x22
  401f18:	bl	407040 <__fxstatat@plt+0x55a0>
  401f1c:	mov	x0, x22
  401f20:	and	w21, w21, w20
  401f24:	bl	406948 <__fxstatat@plt+0x4ea8>
  401f28:	b	401cd4 <__fxstatat@plt+0x234>
  401f2c:	cmp	w20, #0x7
  401f30:	b.eq	401ffc <__fxstatat@plt+0x55c>  // b.none
  401f34:	cmp	w20, #0xa
  401f38:	b.ne	401fc0 <__fxstatat@plt+0x520>  // b.any
  401f3c:	ldr	x0, [x0, #88]
  401f40:	cbnz	x0, 401f4c <__fxstatat@plt+0x4ac>
  401f44:	ldr	x0, [x19, #32]
  401f48:	cbz	x0, 4023c4 <__fxstatat@plt+0x924>
  401f4c:	mov	w2, #0x5                   	// #5
  401f50:	ldr	w27, [x19, #64]
  401f54:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401f58:	mov	x0, #0x0                   	// #0
  401f5c:	add	x1, x1, #0xc90
  401f60:	bl	401a10 <dcgettext@plt>
  401f64:	mov	x1, x28
  401f68:	mov	x20, x0
  401f6c:	mov	w0, #0x4                   	// #4
  401f70:	bl	404400 <__fxstatat@plt+0x2960>
  401f74:	mov	x2, x20
  401f78:	mov	x3, x0
  401f7c:	mov	w1, w27
  401f80:	mov	w0, #0x0                   	// #0
  401f84:	mov	w20, #0x0                   	// #0
  401f88:	bl	401710 <error@plt>
  401f8c:	b	401cc8 <__fxstatat@plt+0x228>
  401f90:	ldrb	w0, [x26]
  401f94:	cbz	w0, 402258 <__fxstatat@plt+0x7b8>
  401f98:	ldr	x0, [x26, #32]
  401f9c:	cbz	x0, 401fc0 <__fxstatat@plt+0x520>
  401fa0:	ldr	x1, [x0]
  401fa4:	ldr	x2, [x19, #128]
  401fa8:	cmp	x2, x1
  401fac:	b.ne	401fc0 <__fxstatat@plt+0x520>  // b.any
  401fb0:	ldr	x0, [x0, #8]
  401fb4:	ldr	x1, [x19, #120]
  401fb8:	cmp	x1, x0
  401fbc:	b.eq	402308 <__fxstatat@plt+0x868>  // b.none
  401fc0:	ldrb	w0, [x26, #1]
  401fc4:	ldr	x20, [x19, #48]
  401fc8:	cbnz	w0, 40208c <__fxstatat@plt+0x5ec>
  401fcc:	ldr	x28, [x26, #8]
  401fd0:	str	xzr, [sp, #136]
  401fd4:	ldrb	w1, [x26, #2]
  401fd8:	ldr	w0, [x22, #44]
  401fdc:	cbz	x28, 4020c4 <__fxstatat@plt+0x624>
  401fe0:	mov	x2, x28
  401fe4:	cbz	w1, 40212c <__fxstatat@plt+0x68c>
  401fe8:	mov	x1, x20
  401fec:	bl	4073b8 <__fxstatat@plt+0x5918>
  401ff0:	cbnz	w0, 402138 <__fxstatat@plt+0x698>
  401ff4:	mov	w20, w25
  401ff8:	b	401cc8 <__fxstatat@plt+0x228>
  401ffc:	ldr	w20, [x19, #64]
  402000:	mov	x2, x28
  402004:	mov	w1, #0x3                   	// #3
  402008:	mov	w0, #0x0                   	// #0
  40200c:	bl	4044d0 <__fxstatat@plt+0x2a30>
  402010:	mov	x3, x0
  402014:	mov	w1, w20
  402018:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  40201c:	mov	w0, #0x0                   	// #0
  402020:	add	x2, x2, #0xca8
  402024:	mov	w20, #0x0                   	// #0
  402028:	bl	401710 <error@plt>
  40202c:	b	401cc8 <__fxstatat@plt+0x228>
  402030:	mov	x1, x0
  402034:	mov	x0, x22
  402038:	bl	404ef8 <__fxstatat@plt+0x3458>
  40203c:	tst	w0, #0xff
  402040:	b.eq	401fc0 <__fxstatat@plt+0x520>  // b.none
  402044:	mov	w2, #0x5                   	// #5
  402048:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  40204c:	mov	x0, #0x0                   	// #0
  402050:	add	x1, x1, #0xcd0
  402054:	bl	401a10 <dcgettext@plt>
  402058:	mov	x19, x0
  40205c:	mov	x2, x28
  402060:	mov	w1, #0x3                   	// #3
  402064:	mov	w0, #0x0                   	// #0
  402068:	bl	4044d0 <__fxstatat@plt+0x2a30>
  40206c:	mov	x2, x19
  402070:	mov	x3, x0
  402074:	mov	w1, #0x0                   	// #0
  402078:	mov	w0, #0x0                   	// #0
  40207c:	mov	w20, #0x0                   	// #0
  402080:	bl	401710 <error@plt>
  402084:	and	w21, w21, w20
  402088:	b	401cd4 <__fxstatat@plt+0x234>
  40208c:	mov	w2, #0x5                   	// #5
  402090:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402094:	mov	x0, #0x0                   	// #0
  402098:	add	x1, x1, #0xd90
  40209c:	bl	401a10 <dcgettext@plt>
  4020a0:	mov	x27, x0
  4020a4:	mov	x1, x28
  4020a8:	mov	w0, #0x4                   	// #4
  4020ac:	bl	404400 <__fxstatat@plt+0x2960>
  4020b0:	mov	x2, x0
  4020b4:	mov	x1, x27
  4020b8:	mov	w0, #0x1                   	// #1
  4020bc:	bl	4017f0 <__printf_chk@plt>
  4020c0:	b	401fcc <__fxstatat@plt+0x52c>
  4020c4:	add	x2, sp, #0x88
  4020c8:	cbz	w1, 4021a0 <__fxstatat@plt+0x700>
  4020cc:	mov	x1, x20
  4020d0:	bl	407280 <__fxstatat@plt+0x57e0>
  4020d4:	tbnz	w0, #31, 4021ac <__fxstatat@plt+0x70c>
  4020d8:	ldr	x3, [sp, #136]
  4020dc:	cbz	x3, 402384 <__fxstatat@plt+0x8e4>
  4020e0:	mov	w4, #0x5f                  	// #95
  4020e4:	str	w4, [x23]
  4020e8:	mov	x1, x24
  4020ec:	mov	w2, #0x5                   	// #5
  4020f0:	mov	x0, #0x0                   	// #0
  4020f4:	str	x3, [sp, #112]
  4020f8:	bl	401a10 <dcgettext@plt>
  4020fc:	mov	x28, x0
  402100:	ldr	x3, [sp, #112]
  402104:	mov	w20, #0x0                   	// #0
  402108:	mov	x0, x3
  40210c:	bl	404648 <__fxstatat@plt+0x2ba8>
  402110:	mov	x3, x0
  402114:	mov	w4, #0x5f                  	// #95
  402118:	mov	x2, x28
  40211c:	mov	w1, w4
  402120:	mov	w0, #0x0                   	// #0
  402124:	bl	401710 <error@plt>
  402128:	b	401cc8 <__fxstatat@plt+0x228>
  40212c:	mov	x1, x20
  402130:	bl	4073c0 <__fxstatat@plt+0x5920>
  402134:	cbz	w0, 401ff4 <__fxstatat@plt+0x554>
  402138:	ldr	w6, [x23]
  40213c:	mov	w2, #0x5                   	// #5
  402140:	ldr	x1, [sp, #104]
  402144:	mov	x0, #0x0                   	// #0
  402148:	str	w6, [sp, #124]
  40214c:	bl	401a10 <dcgettext@plt>
  402150:	mov	x5, x0
  402154:	mov	x2, x20
  402158:	mov	w1, #0x4                   	// #4
  40215c:	mov	w0, #0x0                   	// #0
  402160:	str	x5, [sp, #112]
  402164:	bl	404370 <__fxstatat@plt+0x28d0>
  402168:	mov	w20, #0x0                   	// #0
  40216c:	mov	x1, x28
  402170:	mov	x28, x0
  402174:	mov	w0, #0x1                   	// #1
  402178:	bl	404630 <__fxstatat@plt+0x2b90>
  40217c:	ldr	w6, [sp, #124]
  402180:	mov	x4, x0
  402184:	ldr	x5, [sp, #112]
  402188:	mov	x3, x28
  40218c:	mov	w1, w6
  402190:	mov	w0, #0x0                   	// #0
  402194:	mov	x2, x5
  402198:	bl	401710 <error@plt>
  40219c:	b	401cc8 <__fxstatat@plt+0x228>
  4021a0:	mov	x1, x20
  4021a4:	bl	4073b0 <__fxstatat@plt+0x5910>
  4021a8:	tbz	w0, #31, 4020d8 <__fxstatat@plt+0x638>
  4021ac:	ldr	w28, [x23]
  4021b0:	cmp	w28, #0x3d
  4021b4:	b.eq	4020d8 <__fxstatat@plt+0x638>  // b.none
  4021b8:	mov	w2, #0x5                   	// #5
  4021bc:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4021c0:	mov	x0, #0x0                   	// #0
  4021c4:	add	x1, x1, #0xb78
  4021c8:	bl	401a10 <dcgettext@plt>
  4021cc:	mov	x2, x0
  4021d0:	mov	x1, x20
  4021d4:	mov	w0, #0x4                   	// #4
  4021d8:	str	x2, [sp, #112]
  4021dc:	mov	w20, #0x0                   	// #0
  4021e0:	bl	404400 <__fxstatat@plt+0x2960>
  4021e4:	mov	x3, x0
  4021e8:	ldr	x2, [sp, #112]
  4021ec:	mov	w1, w28
  4021f0:	mov	w0, #0x0                   	// #0
  4021f4:	bl	401710 <error@plt>
  4021f8:	b	401cc8 <__fxstatat@plt+0x228>
  4021fc:	cmp	w1, #0x1
  402200:	b.le	4024e8 <__fxstatat@plt+0xa48>
  402204:	ldr	x21, [x22, w0, sxtw #3]
  402208:	add	w0, w0, #0x1
  40220c:	str	w0, [x20, #672]
  402210:	mov	w20, #0x5f                  	// #95
  402214:	str	x21, [x26, #8]
  402218:	bl	401a70 <__errno_location@plt>
  40221c:	mov	x3, x0
  402220:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402224:	add	x1, x1, #0xba0
  402228:	mov	w2, #0x5                   	// #5
  40222c:	mov	x0, #0x0                   	// #0
  402230:	str	w20, [x3]
  402234:	bl	401a10 <dcgettext@plt>
  402238:	mov	x19, x0
  40223c:	mov	x0, x21
  402240:	bl	404648 <__fxstatat@plt+0x2ba8>
  402244:	mov	x3, x0
  402248:	mov	x2, x19
  40224c:	mov	w1, w20
  402250:	mov	w0, #0x1                   	// #1
  402254:	bl	401710 <error@plt>
  402258:	mov	w20, w25
  40225c:	and	w21, w21, w20
  402260:	b	401cd4 <__fxstatat@plt+0x234>
  402264:	ldr	w19, [x23]
  402268:	mov	w2, #0x5                   	// #5
  40226c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402270:	mov	x0, #0x0                   	// #0
  402274:	add	x1, x1, #0xe40
  402278:	bl	401a10 <dcgettext@plt>
  40227c:	mov	w1, w19
  402280:	mov	x2, x0
  402284:	mov	w21, #0x0                   	// #0
  402288:	mov	w0, #0x0                   	// #0
  40228c:	bl	401710 <error@plt>
  402290:	b	401cf8 <__fxstatat@plt+0x258>
  402294:	mov	w2, #0x5                   	// #5
  402298:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  40229c:	add	x1, x1, #0xbd8
  4022a0:	bl	401a10 <dcgettext@plt>
  4022a4:	mov	w1, w19
  4022a8:	mov	x2, x0
  4022ac:	mov	w21, #0x0                   	// #0
  4022b0:	mov	w0, #0x0                   	// #0
  4022b4:	bl	401710 <error@plt>
  4022b8:	b	401cec <__fxstatat@plt+0x24c>
  4022bc:	cmp	w24, #0x1
  4022c0:	b.eq	402554 <__fxstatat@plt+0xab4>  // b.none
  4022c4:	strb	wzr, [x26, #2]
  4022c8:	b	401bdc <__fxstatat@plt+0x13c>
  4022cc:	add	x0, x26, #0x10
  4022d0:	bl	404668 <__fxstatat@plt+0x2bc8>
  4022d4:	str	x0, [x26, #32]
  4022d8:	cbnz	x0, 401c1c <__fxstatat@plt+0x17c>
  4022dc:	mov	w2, #0x5                   	// #5
  4022e0:	ldr	w20, [x23]
  4022e4:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4022e8:	add	x1, x1, #0xbb8
  4022ec:	bl	401a10 <dcgettext@plt>
  4022f0:	mov	x19, x0
  4022f4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4022f8:	mov	w0, #0x4                   	// #4
  4022fc:	add	x1, x1, #0xb78
  402300:	bl	404400 <__fxstatat@plt+0x2960>
  402304:	b	402244 <__fxstatat@plt+0x7a4>
  402308:	adrp	x20, 40a000 <__fxstatat@plt+0x8560>
  40230c:	add	x20, x20, #0xb78
  402310:	mov	x1, x20
  402314:	mov	x0, x28
  402318:	bl	401910 <strcmp@plt>
  40231c:	cbnz	w0, 4023e4 <__fxstatat@plt+0x944>
  402320:	mov	w2, #0x5                   	// #5
  402324:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402328:	mov	x0, #0x0                   	// #0
  40232c:	add	x1, x1, #0xbe8
  402330:	bl	401a10 <dcgettext@plt>
  402334:	mov	x20, x0
  402338:	mov	x1, x28
  40233c:	mov	w0, #0x4                   	// #4
  402340:	bl	404400 <__fxstatat@plt+0x2960>
  402344:	mov	x3, x0
  402348:	mov	x2, x20
  40234c:	mov	w1, #0x0                   	// #0
  402350:	mov	w0, #0x0                   	// #0
  402354:	bl	401710 <error@plt>
  402358:	mov	w2, #0x5                   	// #5
  40235c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402360:	mov	x0, #0x0                   	// #0
  402364:	add	x1, x1, #0xc58
  402368:	bl	401a10 <dcgettext@plt>
  40236c:	mov	w20, #0x0                   	// #0
  402370:	mov	x2, x0
  402374:	mov	w1, #0x0                   	// #0
  402378:	mov	w0, #0x0                   	// #0
  40237c:	bl	401710 <error@plt>
  402380:	b	401cc8 <__fxstatat@plt+0x228>
  402384:	mov	w2, #0x5                   	// #5
  402388:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  40238c:	mov	x0, #0x0                   	// #0
  402390:	add	x1, x1, #0xdb8
  402394:	bl	401a10 <dcgettext@plt>
  402398:	mov	x28, x0
  40239c:	mov	x1, x20
  4023a0:	mov	w0, #0x4                   	// #4
  4023a4:	bl	404400 <__fxstatat@plt+0x2960>
  4023a8:	mov	w20, #0x0                   	// #0
  4023ac:	mov	x3, x0
  4023b0:	mov	x2, x28
  4023b4:	mov	w1, #0x0                   	// #0
  4023b8:	mov	w0, #0x0                   	// #0
  4023bc:	bl	401710 <error@plt>
  4023c0:	b	401cc8 <__fxstatat@plt+0x228>
  4023c4:	mov	x2, #0x1                   	// #1
  4023c8:	str	x2, [x19, #32]
  4023cc:	mov	w20, w25
  4023d0:	mov	x1, x19
  4023d4:	mov	x0, x22
  4023d8:	and	w21, w21, w20
  4023dc:	bl	407040 <__fxstatat@plt+0x55a0>
  4023e0:	b	401cd4 <__fxstatat@plt+0x234>
  4023e4:	mov	w2, #0x5                   	// #5
  4023e8:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4023ec:	mov	x0, #0x0                   	// #0
  4023f0:	add	x1, x1, #0xc18
  4023f4:	bl	401a10 <dcgettext@plt>
  4023f8:	mov	x27, x0
  4023fc:	mov	x2, x28
  402400:	mov	w1, #0x4                   	// #4
  402404:	mov	w0, #0x0                   	// #0
  402408:	bl	404370 <__fxstatat@plt+0x28d0>
  40240c:	mov	x2, x20
  402410:	mov	x28, x0
  402414:	mov	w1, #0x4                   	// #4
  402418:	mov	w0, #0x1                   	// #1
  40241c:	bl	404370 <__fxstatat@plt+0x28d0>
  402420:	mov	x4, x0
  402424:	mov	x3, x28
  402428:	mov	x2, x27
  40242c:	mov	w1, #0x0                   	// #0
  402430:	mov	w0, #0x0                   	// #0
  402434:	bl	401710 <error@plt>
  402438:	b	402358 <__fxstatat@plt+0x8b8>
  40243c:	mov	w2, #0x5                   	// #5
  402440:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402444:	mov	x0, #0x0                   	// #0
  402448:	add	x1, x1, #0xc18
  40244c:	bl	401a10 <dcgettext@plt>
  402450:	mov	x27, x0
  402454:	mov	x2, x28
  402458:	mov	w1, #0x4                   	// #4
  40245c:	mov	w0, #0x0                   	// #0
  402460:	bl	404370 <__fxstatat@plt+0x28d0>
  402464:	mov	x2, x20
  402468:	mov	x28, x0
  40246c:	mov	w1, #0x4                   	// #4
  402470:	mov	w0, #0x1                   	// #1
  402474:	bl	404370 <__fxstatat@plt+0x28d0>
  402478:	mov	x4, x0
  40247c:	mov	x3, x28
  402480:	mov	x2, x27
  402484:	mov	w1, #0x0                   	// #0
  402488:	mov	w0, #0x0                   	// #0
  40248c:	bl	401710 <error@plt>
  402490:	b	401ee4 <__fxstatat@plt+0x444>
  402494:	mov	w2, #0x5                   	// #5
  402498:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  40249c:	mov	x0, #0x0                   	// #0
  4024a0:	add	x1, x1, #0xb30
  4024a4:	bl	401a10 <dcgettext@plt>
  4024a8:	mov	x2, x0
  4024ac:	mov	w1, #0x0                   	// #0
  4024b0:	mov	w0, #0x1                   	// #1
  4024b4:	bl	401710 <error@plt>
  4024b8:	mov	w20, #0x5f                  	// #95
  4024bc:	str	w20, [x23]
  4024c0:	mov	w2, #0x5                   	// #5
  4024c4:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4024c8:	mov	x0, #0x0                   	// #0
  4024cc:	add	x1, x1, #0xb78
  4024d0:	bl	401a10 <dcgettext@plt>
  4024d4:	mov	x19, x0
  4024d8:	mov	x1, x27
  4024dc:	mov	w0, #0x4                   	// #4
  4024e0:	bl	404400 <__fxstatat@plt+0x2960>
  4024e4:	b	402244 <__fxstatat@plt+0x7a4>
  4024e8:	cmp	w0, w23
  4024ec:	b.lt	402518 <__fxstatat@plt+0xa78>  // b.tstop
  4024f0:	mov	w2, #0x5                   	// #5
  4024f4:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4024f8:	mov	x0, #0x0                   	// #0
  4024fc:	add	x1, x1, #0xb48
  402500:	bl	401a10 <dcgettext@plt>
  402504:	mov	x2, x0
  402508:	mov	w1, #0x0                   	// #0
  40250c:	mov	w0, #0x0                   	// #0
  402510:	bl	401710 <error@plt>
  402514:	b	401d48 <__fxstatat@plt+0x2a8>
  402518:	add	x22, x22, w23, sxtw #3
  40251c:	mov	w2, #0x5                   	// #5
  402520:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402524:	mov	x0, #0x0                   	// #0
  402528:	add	x1, x1, #0xb58
  40252c:	bl	401a10 <dcgettext@plt>
  402530:	mov	x19, x0
  402534:	ldur	x0, [x22, #-8]
  402538:	bl	404648 <__fxstatat@plt+0x2ba8>
  40253c:	mov	x3, x0
  402540:	mov	x2, x19
  402544:	mov	w1, #0x0                   	// #0
  402548:	mov	w0, #0x0                   	// #0
  40254c:	bl	401710 <error@plt>
  402550:	b	401d48 <__fxstatat@plt+0x2a8>
  402554:	mov	w2, #0x5                   	// #5
  402558:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  40255c:	mov	x0, #0x0                   	// #0
  402560:	add	x1, x1, #0xb00
  402564:	bl	401a10 <dcgettext@plt>
  402568:	mov	x2, x0
  40256c:	mov	w1, #0x0                   	// #0
  402570:	mov	w0, w24
  402574:	bl	401710 <error@plt>
  402578:	mov	x29, #0x0                   	// #0
  40257c:	mov	x30, #0x0                   	// #0
  402580:	mov	x5, x0
  402584:	ldr	x1, [sp]
  402588:	add	x2, sp, #0x8
  40258c:	mov	x6, sp
  402590:	movz	x0, #0x0, lsl #48
  402594:	movk	x0, #0x0, lsl #32
  402598:	movk	x0, #0x40, lsl #16
  40259c:	movk	x0, #0x1ab0
  4025a0:	movz	x3, #0x0, lsl #48
  4025a4:	movk	x3, #0x0, lsl #32
  4025a8:	movk	x3, #0x40, lsl #16
  4025ac:	movk	x3, #0x90e0
  4025b0:	movz	x4, #0x0, lsl #48
  4025b4:	movk	x4, #0x0, lsl #32
  4025b8:	movk	x4, #0x40, lsl #16
  4025bc:	movk	x4, #0x9160
  4025c0:	bl	4017e0 <__libc_start_main@plt>
  4025c4:	bl	4018a0 <abort@plt>
  4025c8:	adrp	x0, 41c000 <__fxstatat@plt+0x1a560>
  4025cc:	ldr	x0, [x0, #4064]
  4025d0:	cbz	x0, 4025d8 <__fxstatat@plt+0xb38>
  4025d4:	b	401880 <__gmon_start__@plt>
  4025d8:	ret
  4025dc:	nop
  4025e0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  4025e4:	add	x0, x0, #0x288
  4025e8:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  4025ec:	add	x1, x1, #0x288
  4025f0:	cmp	x1, x0
  4025f4:	b.eq	40260c <__fxstatat@plt+0xb6c>  // b.none
  4025f8:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4025fc:	ldr	x1, [x1, #400]
  402600:	cbz	x1, 40260c <__fxstatat@plt+0xb6c>
  402604:	mov	x16, x1
  402608:	br	x16
  40260c:	ret
  402610:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402614:	add	x0, x0, #0x288
  402618:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  40261c:	add	x1, x1, #0x288
  402620:	sub	x1, x1, x0
  402624:	lsr	x2, x1, #63
  402628:	add	x1, x2, x1, asr #3
  40262c:	cmp	xzr, x1, asr #1
  402630:	asr	x1, x1, #1
  402634:	b.eq	40264c <__fxstatat@plt+0xbac>  // b.none
  402638:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  40263c:	ldr	x2, [x2, #408]
  402640:	cbz	x2, 40264c <__fxstatat@plt+0xbac>
  402644:	mov	x16, x2
  402648:	br	x16
  40264c:	ret
  402650:	stp	x29, x30, [sp, #-32]!
  402654:	mov	x29, sp
  402658:	str	x19, [sp, #16]
  40265c:	adrp	x19, 41d000 <__fxstatat@plt+0x1b560>
  402660:	ldrb	w0, [x19, #696]
  402664:	cbnz	w0, 402674 <__fxstatat@plt+0xbd4>
  402668:	bl	4025e0 <__fxstatat@plt+0xb40>
  40266c:	mov	w0, #0x1                   	// #1
  402670:	strb	w0, [x19, #696]
  402674:	ldr	x19, [sp, #16]
  402678:	ldp	x29, x30, [sp], #32
  40267c:	ret
  402680:	b	402610 <__fxstatat@plt+0xb70>
  402684:	nop
  402688:	stp	x29, x30, [sp, #-176]!
  40268c:	mov	x29, sp
  402690:	stp	x19, x20, [sp, #16]
  402694:	mov	w20, w0
  402698:	stp	x21, x22, [sp, #32]
  40269c:	str	x23, [sp, #48]
  4026a0:	cbz	w0, 4026e0 <__fxstatat@plt+0xc40>
  4026a4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  4026a8:	mov	w2, #0x5                   	// #5
  4026ac:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4026b0:	add	x1, x1, #0x248
  4026b4:	ldr	x19, [x0, #656]
  4026b8:	mov	x0, #0x0                   	// #0
  4026bc:	bl	401a10 <dcgettext@plt>
  4026c0:	mov	x2, x0
  4026c4:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  4026c8:	mov	x0, x19
  4026cc:	mov	w1, #0x1                   	// #1
  4026d0:	ldr	x3, [x3, #760]
  4026d4:	bl	401900 <__fprintf_chk@plt>
  4026d8:	mov	w0, w20
  4026dc:	bl	401700 <exit@plt>
  4026e0:	mov	w2, #0x5                   	// #5
  4026e4:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4026e8:	mov	x0, #0x0                   	// #0
  4026ec:	add	x1, x1, #0x270
  4026f0:	bl	401a10 <dcgettext@plt>
  4026f4:	adrp	x19, 41d000 <__fxstatat@plt+0x1b560>
  4026f8:	adrp	x2, 41d000 <__fxstatat@plt+0x1b560>
  4026fc:	mov	x1, x0
  402700:	mov	w0, #0x1                   	// #1
  402704:	adrp	x22, 409000 <__fxstatat@plt+0x7560>
  402708:	ldr	x4, [x2, #760]
  40270c:	add	x21, sp, #0x40
  402710:	add	x22, x22, #0x230
  402714:	mov	x3, x4
  402718:	mov	x2, x4
  40271c:	bl	4017f0 <__printf_chk@plt>
  402720:	mov	w2, #0x5                   	// #5
  402724:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402728:	mov	x0, #0x0                   	// #0
  40272c:	add	x1, x1, #0x310
  402730:	bl	401a10 <dcgettext@plt>
  402734:	ldr	x1, [x19, #680]
  402738:	bl	401a20 <fputs_unlocked@plt>
  40273c:	mov	w2, #0x5                   	// #5
  402740:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402744:	mov	x0, #0x0                   	// #0
  402748:	add	x1, x1, #0x3a0
  40274c:	bl	401a10 <dcgettext@plt>
  402750:	ldr	x1, [x19, #680]
  402754:	bl	401a20 <fputs_unlocked@plt>
  402758:	mov	w2, #0x5                   	// #5
  40275c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402760:	mov	x0, #0x0                   	// #0
  402764:	add	x1, x1, #0x3f0
  402768:	bl	401a10 <dcgettext@plt>
  40276c:	ldr	x1, [x19, #680]
  402770:	bl	401a20 <fputs_unlocked@plt>
  402774:	mov	w2, #0x5                   	// #5
  402778:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  40277c:	mov	x0, #0x0                   	// #0
  402780:	add	x1, x1, #0x4d8
  402784:	bl	401a10 <dcgettext@plt>
  402788:	ldr	x1, [x19, #680]
  40278c:	bl	401a20 <fputs_unlocked@plt>
  402790:	mov	w2, #0x5                   	// #5
  402794:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402798:	mov	x0, #0x0                   	// #0
  40279c:	add	x1, x1, #0x5f8
  4027a0:	bl	401a10 <dcgettext@plt>
  4027a4:	ldr	x1, [x19, #680]
  4027a8:	bl	401a20 <fputs_unlocked@plt>
  4027ac:	mov	w2, #0x5                   	// #5
  4027b0:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4027b4:	mov	x0, #0x0                   	// #0
  4027b8:	add	x1, x1, #0x678
  4027bc:	bl	401a10 <dcgettext@plt>
  4027c0:	ldr	x1, [x19, #680]
  4027c4:	bl	401a20 <fputs_unlocked@plt>
  4027c8:	mov	w2, #0x5                   	// #5
  4027cc:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4027d0:	mov	x0, #0x0                   	// #0
  4027d4:	add	x1, x1, #0x6f0
  4027d8:	bl	401a10 <dcgettext@plt>
  4027dc:	ldr	x1, [x19, #680]
  4027e0:	bl	401a20 <fputs_unlocked@plt>
  4027e4:	mov	w2, #0x5                   	// #5
  4027e8:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4027ec:	mov	x0, #0x0                   	// #0
  4027f0:	add	x1, x1, #0x738
  4027f4:	bl	401a10 <dcgettext@plt>
  4027f8:	ldr	x1, [x19, #680]
  4027fc:	bl	401a20 <fputs_unlocked@plt>
  402800:	mov	w2, #0x5                   	// #5
  402804:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402808:	mov	x0, #0x0                   	// #0
  40280c:	add	x1, x1, #0x780
  402810:	bl	401a10 <dcgettext@plt>
  402814:	ldr	x1, [x19, #680]
  402818:	bl	401a20 <fputs_unlocked@plt>
  40281c:	mov	w2, #0x5                   	// #5
  402820:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402824:	mov	x0, #0x0                   	// #0
  402828:	add	x1, x1, #0x958
  40282c:	bl	401a10 <dcgettext@plt>
  402830:	ldr	x1, [x19, #680]
  402834:	bl	401a20 <fputs_unlocked@plt>
  402838:	mov	w2, #0x5                   	// #5
  40283c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402840:	mov	x0, #0x0                   	// #0
  402844:	add	x1, x1, #0x988
  402848:	bl	401a10 <dcgettext@plt>
  40284c:	ldr	x1, [x19, #680]
  402850:	bl	401a20 <fputs_unlocked@plt>
  402854:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  402858:	add	x2, x2, #0xef8
  40285c:	ldp	x4, x5, [x2, #16]
  402860:	stp	x4, x5, [sp, #80]
  402864:	ldp	x1, x0, [x2]
  402868:	stp	x1, x0, [sp, #64]
  40286c:	ldp	x4, x5, [x2, #32]
  402870:	stp	x4, x5, [sp, #96]
  402874:	ldp	x4, x5, [x2, #48]
  402878:	stp	x4, x5, [sp, #112]
  40287c:	ldp	x4, x5, [x2, #64]
  402880:	stp	x4, x5, [sp, #128]
  402884:	ldp	x4, x5, [x2, #80]
  402888:	stp	x4, x5, [sp, #144]
  40288c:	ldp	x2, x3, [x2, #96]
  402890:	stp	x2, x3, [sp, #160]
  402894:	cbnz	x1, 402968 <__fxstatat@plt+0xec8>
  402898:	ldr	x23, [x21, #8]
  40289c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4028a0:	mov	w2, #0x5                   	// #5
  4028a4:	add	x1, x1, #0x9c0
  4028a8:	mov	x0, #0x0                   	// #0
  4028ac:	cbz	x23, 402978 <__fxstatat@plt+0xed8>
  4028b0:	bl	401a10 <dcgettext@plt>
  4028b4:	adrp	x21, 409000 <__fxstatat@plt+0x7560>
  4028b8:	add	x21, x21, #0x9d8
  4028bc:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  4028c0:	mov	x3, x21
  4028c4:	add	x2, x2, #0xa00
  4028c8:	mov	x1, x0
  4028cc:	mov	w0, #0x1                   	// #1
  4028d0:	bl	4017f0 <__printf_chk@plt>
  4028d4:	mov	x1, #0x0                   	// #0
  4028d8:	mov	w0, #0x5                   	// #5
  4028dc:	bl	401a90 <setlocale@plt>
  4028e0:	cbz	x0, 4028f8 <__fxstatat@plt+0xe58>
  4028e4:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4028e8:	mov	x2, #0x3                   	// #3
  4028ec:	add	x1, x1, #0xa10
  4028f0:	bl	4017c0 <strncmp@plt>
  4028f4:	cbnz	w0, 402a14 <__fxstatat@plt+0xf74>
  4028f8:	mov	w2, #0x5                   	// #5
  4028fc:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402900:	mov	x0, #0x0                   	// #0
  402904:	add	x1, x1, #0xa60
  402908:	bl	401a10 <dcgettext@plt>
  40290c:	mov	x1, x0
  402910:	mov	x3, x22
  402914:	mov	x2, x21
  402918:	mov	w0, #0x1                   	// #1
  40291c:	bl	4017f0 <__printf_chk@plt>
  402920:	mov	w2, #0x5                   	// #5
  402924:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402928:	mov	x0, #0x0                   	// #0
  40292c:	add	x1, x1, #0xa80
  402930:	bl	401a10 <dcgettext@plt>
  402934:	mov	x1, x0
  402938:	cmp	x23, x22
  40293c:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  402940:	adrp	x3, 409000 <__fxstatat@plt+0x7560>
  402944:	add	x2, x2, #0x950
  402948:	add	x3, x3, #0x238
  40294c:	csel	x3, x3, x2, eq  // eq = none
  402950:	mov	x2, x23
  402954:	mov	w0, #0x1                   	// #1
  402958:	bl	4017f0 <__printf_chk@plt>
  40295c:	b	4026d8 <__fxstatat@plt+0xc38>
  402960:	ldr	x1, [x21, #16]!
  402964:	cbz	x1, 402898 <__fxstatat@plt+0xdf8>
  402968:	mov	x0, x22
  40296c:	bl	401910 <strcmp@plt>
  402970:	cbnz	w0, 402960 <__fxstatat@plt+0xec0>
  402974:	b	402898 <__fxstatat@plt+0xdf8>
  402978:	bl	401a10 <dcgettext@plt>
  40297c:	adrp	x21, 409000 <__fxstatat@plt+0x7560>
  402980:	add	x21, x21, #0x9d8
  402984:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  402988:	mov	x3, x21
  40298c:	add	x2, x2, #0xa00
  402990:	mov	x1, x0
  402994:	mov	w0, #0x1                   	// #1
  402998:	bl	4017f0 <__printf_chk@plt>
  40299c:	mov	x1, #0x0                   	// #0
  4029a0:	mov	w0, #0x5                   	// #5
  4029a4:	bl	401a90 <setlocale@plt>
  4029a8:	cbz	x0, 4029c0 <__fxstatat@plt+0xf20>
  4029ac:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4029b0:	mov	x2, #0x3                   	// #3
  4029b4:	add	x1, x1, #0xa10
  4029b8:	bl	4017c0 <strncmp@plt>
  4029bc:	cbnz	w0, 402a10 <__fxstatat@plt+0xf70>
  4029c0:	mov	w2, #0x5                   	// #5
  4029c4:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4029c8:	mov	x0, #0x0                   	// #0
  4029cc:	add	x1, x1, #0xa60
  4029d0:	bl	401a10 <dcgettext@plt>
  4029d4:	mov	x1, x0
  4029d8:	mov	x3, x22
  4029dc:	mov	x2, x21
  4029e0:	mov	w0, #0x1                   	// #1
  4029e4:	bl	4017f0 <__printf_chk@plt>
  4029e8:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4029ec:	mov	w2, #0x5                   	// #5
  4029f0:	add	x1, x1, #0xa80
  4029f4:	mov	x0, #0x0                   	// #0
  4029f8:	bl	401a10 <dcgettext@plt>
  4029fc:	mov	x23, x22
  402a00:	adrp	x3, 409000 <__fxstatat@plt+0x7560>
  402a04:	mov	x1, x0
  402a08:	add	x3, x3, #0x238
  402a0c:	b	402950 <__fxstatat@plt+0xeb0>
  402a10:	mov	x23, x22
  402a14:	mov	w2, #0x5                   	// #5
  402a18:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402a1c:	mov	x0, #0x0                   	// #0
  402a20:	add	x1, x1, #0xa18
  402a24:	bl	401a10 <dcgettext@plt>
  402a28:	ldr	x1, [x19, #680]
  402a2c:	bl	401a20 <fputs_unlocked@plt>
  402a30:	b	4028f8 <__fxstatat@plt+0xe58>
  402a34:	nop
  402a38:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  402a3c:	str	x0, [x1, #744]
  402a40:	ret
  402a44:	nop
  402a48:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  402a4c:	strb	w0, [x1, #752]
  402a50:	ret
  402a54:	nop
  402a58:	stp	x29, x30, [sp, #-48]!
  402a5c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402a60:	mov	x29, sp
  402a64:	ldr	x0, [x0, #680]
  402a68:	bl	4073c8 <__fxstatat@plt+0x5928>
  402a6c:	cbz	w0, 402aa4 <__fxstatat@plt+0x1004>
  402a70:	stp	x19, x20, [sp, #16]
  402a74:	adrp	x20, 41d000 <__fxstatat@plt+0x1b560>
  402a78:	add	x0, x20, #0x2e8
  402a7c:	str	x21, [sp, #32]
  402a80:	ldrb	w21, [x0, #8]
  402a84:	bl	401a70 <__errno_location@plt>
  402a88:	mov	x19, x0
  402a8c:	cbz	w21, 402abc <__fxstatat@plt+0x101c>
  402a90:	ldr	w0, [x0]
  402a94:	cmp	w0, #0x20
  402a98:	b.ne	402abc <__fxstatat@plt+0x101c>  // b.any
  402a9c:	ldp	x19, x20, [sp, #16]
  402aa0:	ldr	x21, [sp, #32]
  402aa4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402aa8:	ldr	x0, [x0, #656]
  402aac:	bl	4073c8 <__fxstatat@plt+0x5928>
  402ab0:	cbnz	w0, 402b10 <__fxstatat@plt+0x1070>
  402ab4:	ldp	x29, x30, [sp], #48
  402ab8:	ret
  402abc:	mov	w2, #0x5                   	// #5
  402ac0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402ac4:	mov	x0, #0x0                   	// #0
  402ac8:	add	x1, x1, #0x130
  402acc:	bl	401a10 <dcgettext@plt>
  402ad0:	ldr	x2, [x20, #744]
  402ad4:	mov	x20, x0
  402ad8:	cbz	x2, 402b1c <__fxstatat@plt+0x107c>
  402adc:	ldr	w19, [x19]
  402ae0:	mov	x0, x2
  402ae4:	bl	4044b8 <__fxstatat@plt+0x2a18>
  402ae8:	mov	x3, x0
  402aec:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  402af0:	mov	w1, w19
  402af4:	mov	x4, x20
  402af8:	add	x2, x2, #0x140
  402afc:	mov	w0, #0x0                   	// #0
  402b00:	bl	401710 <error@plt>
  402b04:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402b08:	ldr	w0, [x0, #552]
  402b0c:	bl	4016c0 <_exit@plt>
  402b10:	stp	x19, x20, [sp, #16]
  402b14:	str	x21, [sp, #32]
  402b18:	b	402b04 <__fxstatat@plt+0x1064>
  402b1c:	ldr	w1, [x19]
  402b20:	mov	x3, x0
  402b24:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  402b28:	mov	w0, #0x0                   	// #0
  402b2c:	add	x2, x2, #0xca8
  402b30:	bl	401710 <error@plt>
  402b34:	b	402b04 <__fxstatat@plt+0x1064>
  402b38:	stp	x29, x30, [sp, #-48]!
  402b3c:	mov	x29, sp
  402b40:	stp	x19, x20, [sp, #16]
  402b44:	cbz	x0, 402c1c <__fxstatat@plt+0x117c>
  402b48:	mov	x19, x0
  402b4c:	mov	w1, #0x2f                  	// #47
  402b50:	bl	401870 <strrchr@plt>
  402b54:	mov	x20, x0
  402b58:	cbz	x0, 402bbc <__fxstatat@plt+0x111c>
  402b5c:	str	x21, [sp, #32]
  402b60:	add	x21, x0, #0x1
  402b64:	sub	x0, x21, x19
  402b68:	cmp	x0, #0x6
  402b6c:	b.le	402bd8 <__fxstatat@plt+0x1138>
  402b70:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402b74:	sub	x0, x20, #0x6
  402b78:	add	x1, x1, #0x180
  402b7c:	mov	x2, #0x7                   	// #7
  402b80:	bl	4017c0 <strncmp@plt>
  402b84:	cbnz	w0, 402bd8 <__fxstatat@plt+0x1138>
  402b88:	ldrb	w0, [x20, #1]
  402b8c:	cmp	w0, #0x6c
  402b90:	b.ne	402bf8 <__fxstatat@plt+0x1158>  // b.any
  402b94:	ldrb	w0, [x21, #1]
  402b98:	cmp	w0, #0x74
  402b9c:	b.ne	402bf8 <__fxstatat@plt+0x1158>  // b.any
  402ba0:	ldrb	w0, [x21, #2]
  402ba4:	cmp	w0, #0x2d
  402ba8:	b.ne	402bf8 <__fxstatat@plt+0x1158>  // b.any
  402bac:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402bb0:	add	x19, x20, #0x4
  402bb4:	ldr	x21, [sp, #32]
  402bb8:	str	x19, [x0, #688]
  402bbc:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  402bc0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402bc4:	str	x19, [x1, #760]
  402bc8:	str	x19, [x0, #648]
  402bcc:	ldp	x19, x20, [sp, #16]
  402bd0:	ldp	x29, x30, [sp], #48
  402bd4:	ret
  402bd8:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  402bdc:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402be0:	ldr	x21, [sp, #32]
  402be4:	str	x19, [x1, #760]
  402be8:	str	x19, [x0, #648]
  402bec:	ldp	x19, x20, [sp, #16]
  402bf0:	ldp	x29, x30, [sp], #48
  402bf4:	ret
  402bf8:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  402bfc:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  402c00:	mov	x19, x21
  402c04:	str	x19, [x1, #760]
  402c08:	str	x19, [x0, #648]
  402c0c:	ldp	x19, x20, [sp, #16]
  402c10:	ldr	x21, [sp, #32]
  402c14:	ldp	x29, x30, [sp], #48
  402c18:	ret
  402c1c:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  402c20:	mov	x2, #0x37                  	// #55
  402c24:	mov	x1, #0x1                   	// #1
  402c28:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  402c2c:	ldr	x3, [x3, #656]
  402c30:	add	x0, x0, #0x148
  402c34:	str	x21, [sp, #32]
  402c38:	bl	401990 <fwrite@plt>
  402c3c:	bl	4018a0 <abort@plt>
  402c40:	stp	xzr, xzr, [x8]
  402c44:	cmp	w0, #0xa
  402c48:	stp	xzr, xzr, [x8, #16]
  402c4c:	stp	xzr, xzr, [x8, #32]
  402c50:	str	xzr, [x8, #48]
  402c54:	b.eq	402c60 <__fxstatat@plt+0x11c0>  // b.none
  402c58:	str	w0, [x8]
  402c5c:	ret
  402c60:	stp	x29, x30, [sp, #-16]!
  402c64:	mov	x29, sp
  402c68:	bl	4018a0 <abort@plt>
  402c6c:	nop
  402c70:	stp	x29, x30, [sp, #-48]!
  402c74:	mov	w2, #0x5                   	// #5
  402c78:	mov	x29, sp
  402c7c:	stp	x19, x20, [sp, #16]
  402c80:	mov	x20, x0
  402c84:	str	x21, [sp, #32]
  402c88:	mov	w21, w1
  402c8c:	mov	x1, x0
  402c90:	mov	x0, #0x0                   	// #0
  402c94:	bl	401a10 <dcgettext@plt>
  402c98:	mov	x19, x0
  402c9c:	cmp	x20, x0
  402ca0:	b.eq	402cb8 <__fxstatat@plt+0x1218>  // b.none
  402ca4:	mov	x0, x19
  402ca8:	ldp	x19, x20, [sp, #16]
  402cac:	ldr	x21, [sp, #32]
  402cb0:	ldp	x29, x30, [sp], #48
  402cb4:	ret
  402cb8:	bl	4085e8 <__fxstatat@plt+0x6b48>
  402cbc:	ldrb	w1, [x0]
  402cc0:	and	w1, w1, #0xffffffdf
  402cc4:	cmp	w1, #0x55
  402cc8:	b.ne	402d2c <__fxstatat@plt+0x128c>  // b.any
  402ccc:	ldrb	w1, [x0, #1]
  402cd0:	and	w1, w1, #0xffffffdf
  402cd4:	cmp	w1, #0x54
  402cd8:	b.ne	402da8 <__fxstatat@plt+0x1308>  // b.any
  402cdc:	ldrb	w1, [x0, #2]
  402ce0:	and	w1, w1, #0xffffffdf
  402ce4:	cmp	w1, #0x46
  402ce8:	b.ne	402da8 <__fxstatat@plt+0x1308>  // b.any
  402cec:	ldrb	w1, [x0, #3]
  402cf0:	cmp	w1, #0x2d
  402cf4:	b.ne	402da8 <__fxstatat@plt+0x1308>  // b.any
  402cf8:	ldrb	w1, [x0, #4]
  402cfc:	cmp	w1, #0x38
  402d00:	b.ne	402da8 <__fxstatat@plt+0x1308>  // b.any
  402d04:	ldrb	w0, [x0, #5]
  402d08:	cbnz	w0, 402da8 <__fxstatat@plt+0x1308>
  402d0c:	ldrb	w1, [x19]
  402d10:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  402d14:	adrp	x19, 40a000 <__fxstatat@plt+0x8560>
  402d18:	add	x0, x0, #0x190
  402d1c:	cmp	w1, #0x60
  402d20:	add	x19, x19, #0x1a8
  402d24:	csel	x19, x19, x0, eq  // eq = none
  402d28:	b	402ca4 <__fxstatat@plt+0x1204>
  402d2c:	cmp	w1, #0x47
  402d30:	b.ne	402da8 <__fxstatat@plt+0x1308>  // b.any
  402d34:	ldrb	w1, [x0, #1]
  402d38:	and	w1, w1, #0xffffffdf
  402d3c:	cmp	w1, #0x42
  402d40:	b.ne	402da8 <__fxstatat@plt+0x1308>  // b.any
  402d44:	ldrb	w1, [x0, #2]
  402d48:	cmp	w1, #0x31
  402d4c:	b.ne	402da8 <__fxstatat@plt+0x1308>  // b.any
  402d50:	ldrb	w1, [x0, #3]
  402d54:	cmp	w1, #0x38
  402d58:	b.ne	402da8 <__fxstatat@plt+0x1308>  // b.any
  402d5c:	ldrb	w1, [x0, #4]
  402d60:	cmp	w1, #0x30
  402d64:	b.ne	402da8 <__fxstatat@plt+0x1308>  // b.any
  402d68:	ldrb	w1, [x0, #5]
  402d6c:	cmp	w1, #0x33
  402d70:	b.ne	402da8 <__fxstatat@plt+0x1308>  // b.any
  402d74:	ldrb	w1, [x0, #6]
  402d78:	cmp	w1, #0x30
  402d7c:	b.ne	402da8 <__fxstatat@plt+0x1308>  // b.any
  402d80:	ldrb	w0, [x0, #7]
  402d84:	cbnz	w0, 402da8 <__fxstatat@plt+0x1308>
  402d88:	ldrb	w1, [x19]
  402d8c:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  402d90:	adrp	x19, 40a000 <__fxstatat@plt+0x8560>
  402d94:	add	x0, x0, #0x198
  402d98:	cmp	w1, #0x60
  402d9c:	add	x19, x19, #0x1a0
  402da0:	csel	x19, x19, x0, eq  // eq = none
  402da4:	b	402ca4 <__fxstatat@plt+0x1204>
  402da8:	cmp	w21, #0x9
  402dac:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  402db0:	adrp	x19, 40a000 <__fxstatat@plt+0x8560>
  402db4:	add	x0, x0, #0x1b0
  402db8:	add	x19, x19, #0x188
  402dbc:	csel	x19, x19, x0, eq  // eq = none
  402dc0:	mov	x0, x19
  402dc4:	ldp	x19, x20, [sp, #16]
  402dc8:	ldr	x21, [sp, #32]
  402dcc:	ldp	x29, x30, [sp], #48
  402dd0:	ret
  402dd4:	nop
  402dd8:	sub	sp, sp, #0xf0
  402ddc:	stp	x29, x30, [sp, #16]
  402de0:	add	x29, sp, #0x10
  402de4:	stp	x19, x20, [sp, #32]
  402de8:	mov	w19, w5
  402dec:	and	w20, w5, #0x2
  402df0:	stp	x21, x22, [sp, #48]
  402df4:	stp	x23, x24, [sp, #64]
  402df8:	mov	x23, x1
  402dfc:	stp	x25, x26, [sp, #80]
  402e00:	mov	w26, w4
  402e04:	mov	x25, x3
  402e08:	stp	x27, x28, [sp, #96]
  402e0c:	mov	x28, x0
  402e10:	mov	x27, x2
  402e14:	str	x6, [sp, #112]
  402e18:	str	w5, [sp, #200]
  402e1c:	str	x7, [sp, #208]
  402e20:	bl	401960 <__ctype_get_mb_cur_max@plt>
  402e24:	mov	x1, x19
  402e28:	str	x0, [sp, #192]
  402e2c:	cmp	w26, #0x4
  402e30:	ubfx	x11, x1, #1, #1
  402e34:	ldr	x6, [sp, #112]
  402e38:	b.eq	403ad0 <__fxstatat@plt+0x2030>  // b.none
  402e3c:	b.ls	402ea4 <__fxstatat@plt+0x1404>  // b.plast
  402e40:	cmp	w26, #0x7
  402e44:	b.eq	403960 <__fxstatat@plt+0x1ec0>  // b.none
  402e48:	b.ls	4035cc <__fxstatat@plt+0x1b2c>  // b.plast
  402e4c:	sub	w0, w26, #0x8
  402e50:	cmp	w0, #0x2
  402e54:	b.hi	403dec <__fxstatat@plt+0x234c>  // b.pmore
  402e58:	cmp	w26, #0xa
  402e5c:	b.ne	4039d4 <__fxstatat@plt+0x1f34>  // b.any
  402e60:	mov	x19, #0x0                   	// #0
  402e64:	cbz	w20, 403c4c <__fxstatat@plt+0x21ac>
  402e68:	ldr	x0, [sp, #240]
  402e6c:	str	w11, [sp, #136]
  402e70:	str	x6, [sp, #144]
  402e74:	bl	4016e0 <strlen@plt>
  402e78:	mov	x12, x0
  402e7c:	ldr	x0, [sp, #240]
  402e80:	mov	w10, #0x1                   	// #1
  402e84:	ldr	w11, [sp, #136]
  402e88:	mov	w5, w10
  402e8c:	mov	w7, #0x0                   	// #0
  402e90:	str	x0, [sp, #112]
  402e94:	str	wzr, [sp, #120]
  402e98:	str	xzr, [sp, #128]
  402e9c:	ldr	x6, [sp, #144]
  402ea0:	b	402ee8 <__fxstatat@plt+0x1448>
  402ea4:	cmp	w26, #0x1
  402ea8:	b.eq	40392c <__fxstatat@plt+0x1e8c>  // b.none
  402eac:	b.ls	4035a0 <__fxstatat@plt+0x1b00>  // b.plast
  402eb0:	cmp	w26, #0x2
  402eb4:	b.eq	403af4 <__fxstatat@plt+0x2054>  // b.none
  402eb8:	mov	w10, #0x1                   	// #1
  402ebc:	adrp	x26, 40a000 <__fxstatat@plt+0x8560>
  402ec0:	mov	w11, w10
  402ec4:	mov	w5, w10
  402ec8:	add	x0, x26, #0x1b0
  402ecc:	mov	w7, #0x0                   	// #0
  402ed0:	mov	x12, #0x1                   	// #1
  402ed4:	mov	x19, #0x0                   	// #0
  402ed8:	mov	w26, #0x2                   	// #2
  402edc:	str	x0, [sp, #112]
  402ee0:	str	wzr, [sp, #120]
  402ee4:	str	xzr, [sp, #128]
  402ee8:	mov	w22, w5
  402eec:	mov	w24, w7
  402ef0:	mov	x20, #0x0                   	// #0
  402ef4:	nop
  402ef8:	cmp	x25, x20
  402efc:	cset	w21, ne  // ne = any
  402f00:	cmn	x25, #0x1
  402f04:	b.eq	402fd4 <__fxstatat@plt+0x1534>  // b.none
  402f08:	cbz	w21, 402fe4 <__fxstatat@plt+0x1544>
  402f0c:	cmp	w26, #0x2
  402f10:	add	x3, x27, x20
  402f14:	cset	w5, ne  // ne = any
  402f18:	ands	w5, w22, w5
  402f1c:	b.eq	4034ec <__fxstatat@plt+0x1a4c>  // b.none
  402f20:	cbz	x12, 4031e0 <__fxstatat@plt+0x1740>
  402f24:	cmp	x12, #0x1
  402f28:	add	x1, x20, x12
  402f2c:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  402f30:	b.ne	402f68 <__fxstatat@plt+0x14c8>  // b.any
  402f34:	mov	x0, x27
  402f38:	str	x1, [sp, #136]
  402f3c:	str	w5, [sp, #144]
  402f40:	stp	x3, x12, [sp, #152]
  402f44:	stp	w11, w10, [sp, #172]
  402f48:	str	x6, [sp, #184]
  402f4c:	bl	4016e0 <strlen@plt>
  402f50:	ldp	x3, x12, [sp, #152]
  402f54:	mov	x25, x0
  402f58:	ldr	w5, [sp, #144]
  402f5c:	ldp	w11, w10, [sp, #172]
  402f60:	ldr	x1, [sp, #136]
  402f64:	ldr	x6, [sp, #184]
  402f68:	cmp	x1, x25
  402f6c:	b.hi	4031e0 <__fxstatat@plt+0x1740>  // b.pmore
  402f70:	ldr	x1, [sp, #112]
  402f74:	mov	x2, x12
  402f78:	mov	x0, x3
  402f7c:	stp	x3, x12, [sp, #136]
  402f80:	str	w5, [sp, #152]
  402f84:	str	w11, [sp, #160]
  402f88:	str	w10, [sp, #172]
  402f8c:	str	x6, [sp, #176]
  402f90:	bl	4018d0 <memcmp@plt>
  402f94:	ldr	w5, [sp, #152]
  402f98:	ldr	w11, [sp, #160]
  402f9c:	ldr	w10, [sp, #172]
  402fa0:	ldp	x3, x12, [sp, #136]
  402fa4:	ldr	x6, [sp, #176]
  402fa8:	cbnz	w0, 4031e0 <__fxstatat@plt+0x1740>
  402fac:	cbnz	w11, 4032d8 <__fxstatat@plt+0x1838>
  402fb0:	ldrb	w4, [x3]
  402fb4:	cmp	w4, #0x7e
  402fb8:	b.hi	4031f0 <__fxstatat@plt+0x1750>  // b.pmore
  402fbc:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  402fc0:	add	x0, x0, #0x228
  402fc4:	ldrh	w0, [x0, w4, uxtw #1]
  402fc8:	adr	x1, 402fd4 <__fxstatat@plt+0x1534>
  402fcc:	add	x0, x1, w0, sxth #2
  402fd0:	br	x0
  402fd4:	ldrb	w0, [x27, x20]
  402fd8:	cmp	w0, #0x0
  402fdc:	cset	w21, ne  // ne = any
  402fe0:	cbnz	w21, 402f0c <__fxstatat@plt+0x146c>
  402fe4:	cmp	w26, #0x2
  402fe8:	mov	w5, w22
  402fec:	cset	w0, eq  // eq = none
  402ff0:	mov	w7, w24
  402ff4:	cmp	w0, #0x0
  402ff8:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  402ffc:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  403000:	b.eq	403d94 <__fxstatat@plt+0x22f4>  // b.none
  403004:	eor	w11, w11, #0x1
  403008:	ands	w0, w0, w11
  40300c:	b.eq	403cf4 <__fxstatat@plt+0x2254>  // b.none
  403010:	ldr	w1, [sp, #120]
  403014:	cbz	w1, 403cf8 <__fxstatat@plt+0x2258>
  403018:	cbnz	w10, 403d50 <__fxstatat@plt+0x22b0>
  40301c:	ldr	x2, [sp, #128]
  403020:	cmp	x23, #0x0
  403024:	cset	w0, eq  // eq = none
  403028:	cmp	x2, #0x0
  40302c:	mov	x1, x2
  403030:	csel	w0, w0, wzr, ne  // ne = any
  403034:	cbz	w0, 403d80 <__fxstatat@plt+0x22e0>
  403038:	adrp	x26, 40a000 <__fxstatat@plt+0x8560>
  40303c:	mov	x12, #0x1                   	// #1
  403040:	mov	w11, #0x0                   	// #0
  403044:	mov	x19, x12
  403048:	str	w0, [sp, #120]
  40304c:	mov	w0, #0x27                  	// #39
  403050:	strb	w0, [x28]
  403054:	ldr	x23, [sp, #128]
  403058:	str	x1, [sp, #128]
  40305c:	add	x1, x26, #0x1b0
  403060:	mov	w26, #0x2                   	// #2
  403064:	str	x1, [sp, #112]
  403068:	b	402ee8 <__fxstatat@plt+0x1448>
  40306c:	mov	w0, w5
  403070:	mov	w21, w5
  403074:	mov	w5, w0
  403078:	mov	w1, #0x0                   	// #0
  40307c:	nop
  403080:	cbz	x6, 403198 <__fxstatat@plt+0x16f8>
  403084:	ubfx	x0, x4, #5, #8
  403088:	ldr	w0, [x6, x0, lsl #2]
  40308c:	lsr	w0, w0, w4
  403090:	tbz	w0, #0, 403198 <__fxstatat@plt+0x16f8>
  403094:	cmp	w26, #0x2
  403098:	cset	w0, eq  // eq = none
  40309c:	cbnz	w11, 403418 <__fxstatat@plt+0x1978>
  4030a0:	eor	w1, w24, #0x1
  4030a4:	ands	w0, w0, w1
  4030a8:	b.eq	4030ec <__fxstatat@plt+0x164c>  // b.none
  4030ac:	cmp	x23, x19
  4030b0:	b.ls	4030bc <__fxstatat@plt+0x161c>  // b.plast
  4030b4:	mov	w1, #0x27                  	// #39
  4030b8:	strb	w1, [x28, x19]
  4030bc:	add	x1, x19, #0x1
  4030c0:	cmp	x23, x1
  4030c4:	b.ls	4030d0 <__fxstatat@plt+0x1630>  // b.plast
  4030c8:	mov	w2, #0x24                  	// #36
  4030cc:	strb	w2, [x28, x1]
  4030d0:	add	x1, x19, #0x2
  4030d4:	cmp	x23, x1
  4030d8:	b.ls	4030e4 <__fxstatat@plt+0x1644>  // b.plast
  4030dc:	mov	w2, #0x27                  	// #39
  4030e0:	strb	w2, [x28, x1]
  4030e4:	add	x19, x19, #0x3
  4030e8:	mov	w24, w0
  4030ec:	cmp	x19, x23
  4030f0:	b.cs	4030fc <__fxstatat@plt+0x165c>  // b.hs, b.nlast
  4030f4:	mov	w0, #0x5c                  	// #92
  4030f8:	strb	w0, [x28, x19]
  4030fc:	add	x19, x19, #0x1
  403100:	add	x20, x20, #0x1
  403104:	cmp	x19, x23
  403108:	b.cs	403110 <__fxstatat@plt+0x1670>  // b.hs, b.nlast
  40310c:	strb	w4, [x28, x19]
  403110:	cmp	w21, #0x0
  403114:	add	x19, x19, #0x1
  403118:	csel	w10, w10, wzr, ne  // ne = any
  40311c:	b	402ef8 <__fxstatat@plt+0x1458>
  403120:	cbnz	w11, 403d3c <__fxstatat@plt+0x229c>
  403124:	ldr	x1, [sp, #128]
  403128:	cmp	x23, #0x0
  40312c:	mov	x0, #0x0                   	// #0
  403130:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403134:	b.eq	403178 <__fxstatat@plt+0x16d8>  // b.none
  403138:	cmp	x23, x19
  40313c:	b.ls	403148 <__fxstatat@plt+0x16a8>  // b.plast
  403140:	mov	w0, #0x27                  	// #39
  403144:	strb	w0, [x28, x19]
  403148:	add	x0, x19, #0x1
  40314c:	cmp	x23, x0
  403150:	b.ls	40315c <__fxstatat@plt+0x16bc>  // b.plast
  403154:	mov	w1, #0x5c                  	// #92
  403158:	strb	w1, [x28, x0]
  40315c:	add	x1, x19, #0x2
  403160:	mov	x0, x23
  403164:	cmp	x23, x1
  403168:	b.ls	403dcc <__fxstatat@plt+0x232c>  // b.plast
  40316c:	ldr	x23, [sp, #128]
  403170:	mov	w2, #0x27                  	// #39
  403174:	strb	w2, [x28, x1]
  403178:	add	x19, x19, #0x3
  40317c:	str	x23, [sp, #128]
  403180:	mov	x23, x0
  403184:	mov	w1, #0x0                   	// #0
  403188:	mov	w24, #0x0                   	// #0
  40318c:	mov	w4, #0x27                  	// #39
  403190:	str	w21, [sp, #120]
  403194:	nop
  403198:	cbnz	w5, 403094 <__fxstatat@plt+0x15f4>
  40319c:	eor	w1, w1, #0x1
  4031a0:	add	x20, x20, #0x1
  4031a4:	and	w1, w24, w1
  4031a8:	and	w1, w1, #0xff
  4031ac:	cbz	w1, 403104 <__fxstatat@plt+0x1664>
  4031b0:	cmp	x23, x19
  4031b4:	b.ls	4031c0 <__fxstatat@plt+0x1720>  // b.plast
  4031b8:	mov	w0, #0x27                  	// #39
  4031bc:	strb	w0, [x28, x19]
  4031c0:	add	x0, x19, #0x1
  4031c4:	cmp	x23, x0
  4031c8:	b.ls	4031d4 <__fxstatat@plt+0x1734>  // b.plast
  4031cc:	mov	w1, #0x27                  	// #39
  4031d0:	strb	w1, [x28, x0]
  4031d4:	add	x19, x19, #0x2
  4031d8:	mov	w24, #0x0                   	// #0
  4031dc:	b	403104 <__fxstatat@plt+0x1664>
  4031e0:	ldrb	w4, [x3]
  4031e4:	cmp	w4, #0x7e
  4031e8:	b.ls	403574 <__fxstatat@plt+0x1ad4>  // b.plast
  4031ec:	mov	w5, #0x0                   	// #0
  4031f0:	ldr	x0, [sp, #192]
  4031f4:	cmp	x0, #0x1
  4031f8:	b.ne	4036a0 <__fxstatat@plt+0x1c00>  // b.any
  4031fc:	str	w4, [sp, #136]
  403200:	str	w5, [sp, #144]
  403204:	str	x12, [sp, #152]
  403208:	str	w11, [sp, #160]
  40320c:	str	w10, [sp, #172]
  403210:	str	x6, [sp, #176]
  403214:	bl	401920 <__ctype_b_loc@plt>
  403218:	ldr	w4, [sp, #136]
  40321c:	ldr	x0, [x0]
  403220:	ldr	w5, [sp, #144]
  403224:	ldr	w11, [sp, #160]
  403228:	ldrh	w21, [x0, w4, uxtw #1]
  40322c:	ldr	w10, [sp, #172]
  403230:	ands	w0, w21, #0x4000
  403234:	cset	w2, eq  // eq = none
  403238:	ubfx	x21, x21, #14, #1
  40323c:	ldr	x12, [sp, #152]
  403240:	and	w2, w22, w2
  403244:	ldr	x6, [sp, #176]
  403248:	ldr	x8, [sp, #192]
  40324c:	cbnz	w2, 403ab4 <__fxstatat@plt+0x2014>
  403250:	cmp	w26, #0x2
  403254:	cset	w1, eq  // eq = none
  403258:	eor	w0, w22, #0x1
  40325c:	orr	w1, w1, w0
  403260:	cbz	w1, 403080 <__fxstatat@plt+0x15e0>
  403264:	mov	w1, #0x0                   	// #0
  403268:	cbnz	w11, 403080 <__fxstatat@plt+0x15e0>
  40326c:	nop
  403270:	cbnz	w5, 403094 <__fxstatat@plt+0x15f4>
  403274:	b	40319c <__fxstatat@plt+0x16fc>
  403278:	mov	w5, #0x0                   	// #0
  40327c:	cmp	x25, #0x1
  403280:	cset	w0, ne  // ne = any
  403284:	cmn	x25, #0x1
  403288:	b.ne	403298 <__fxstatat@plt+0x17f8>  // b.any
  40328c:	ldrb	w0, [x27, #1]
  403290:	cmp	w0, #0x0
  403294:	cset	w0, ne  // ne = any
  403298:	cmp	w26, #0x2
  40329c:	cset	w1, eq  // eq = none
  4032a0:	cbz	w0, 4032b4 <__fxstatat@plt+0x1814>
  4032a4:	mov	w21, #0x0                   	// #0
  4032a8:	b	403258 <__fxstatat@plt+0x17b8>
  4032ac:	cmp	w26, #0x2
  4032b0:	cset	w1, eq  // eq = none
  4032b4:	cbnz	x20, 4032a4 <__fxstatat@plt+0x1804>
  4032b8:	cmp	w11, #0x0
  4032bc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4032c0:	b.eq	403258 <__fxstatat@plt+0x17b8>  // b.none
  4032c4:	mov	w5, w22
  4032c8:	mov	w26, #0x2                   	// #2
  4032cc:	cmp	w5, #0x0
  4032d0:	mov	w0, #0x4                   	// #4
  4032d4:	csel	w26, w26, w0, eq  // eq = none
  4032d8:	ldr	x7, [sp, #208]
  4032dc:	mov	w4, w26
  4032e0:	ldr	x0, [sp, #240]
  4032e4:	str	x0, [sp]
  4032e8:	ldr	w0, [sp, #200]
  4032ec:	mov	x3, x25
  4032f0:	mov	x2, x27
  4032f4:	mov	x1, x23
  4032f8:	and	w5, w0, #0xfffffffd
  4032fc:	mov	x6, #0x0                   	// #0
  403300:	mov	x0, x28
  403304:	bl	402dd8 <__fxstatat@plt+0x1338>
  403308:	mov	x19, x0
  40330c:	mov	x0, x19
  403310:	ldp	x29, x30, [sp, #16]
  403314:	ldp	x19, x20, [sp, #32]
  403318:	ldp	x21, x22, [sp, #48]
  40331c:	ldp	x23, x24, [sp, #64]
  403320:	ldp	x25, x26, [sp, #80]
  403324:	ldp	x27, x28, [sp, #96]
  403328:	add	sp, sp, #0xf0
  40332c:	ret
  403330:	mov	w5, #0x0                   	// #0
  403334:	cmp	w26, #0x2
  403338:	b.eq	403670 <__fxstatat@plt+0x1bd0>  // b.none
  40333c:	cmp	w22, #0x0
  403340:	mov	w4, #0x5c                  	// #92
  403344:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  403348:	mov	w0, w4
  40334c:	ccmp	x12, #0x0, #0x4, ne  // ne = any
  403350:	b.ne	4039a0 <__fxstatat@plt+0x1f00>  // b.any
  403354:	cbnz	w22, 403a10 <__fxstatat@plt+0x1f70>
  403358:	mov	w21, #0x0                   	// #0
  40335c:	mov	w1, #0x0                   	// #0
  403360:	cbnz	w11, 403080 <__fxstatat@plt+0x15e0>
  403364:	b	403270 <__fxstatat@plt+0x17d0>
  403368:	mov	w5, #0x0                   	// #0
  40336c:	cmp	w26, #0x2
  403370:	b.eq	403688 <__fxstatat@plt+0x1be8>  // b.none
  403374:	cmp	w26, #0x5
  403378:	b.ne	4033a0 <__fxstatat@plt+0x1900>  // b.any
  40337c:	ldr	x0, [sp, #200]
  403380:	tbz	w0, #2, 4033a0 <__fxstatat@plt+0x1900>
  403384:	add	x7, x20, #0x2
  403388:	cmp	x7, x25
  40338c:	b.cs	4033a0 <__fxstatat@plt+0x1900>  // b.hs, b.nlast
  403390:	ldrb	w4, [x3, #1]
  403394:	cmp	w4, #0x3f
  403398:	b.eq	403b7c <__fxstatat@plt+0x20dc>  // b.none
  40339c:	nop
  4033a0:	mov	w1, #0x0                   	// #0
  4033a4:	mov	w21, #0x0                   	// #0
  4033a8:	mov	w4, #0x3f                  	// #63
  4033ac:	b	403258 <__fxstatat@plt+0x17b8>
  4033b0:	mov	w5, #0x0                   	// #0
  4033b4:	cmp	w26, #0x2
  4033b8:	b.eq	403120 <__fxstatat@plt+0x1680>  // b.none
  4033bc:	mov	w1, #0x0                   	// #0
  4033c0:	mov	w4, #0x27                  	// #39
  4033c4:	str	w21, [sp, #120]
  4033c8:	b	403258 <__fxstatat@plt+0x17b8>
  4033cc:	mov	w0, #0x74                  	// #116
  4033d0:	cmp	w11, #0x0
  4033d4:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  4033d8:	b.eq	4032c4 <__fxstatat@plt+0x1824>  // b.none
  4033dc:	cbz	w22, 403358 <__fxstatat@plt+0x18b8>
  4033e0:	b	403a10 <__fxstatat@plt+0x1f70>
  4033e4:	mov	w4, #0x62                  	// #98
  4033e8:	cmp	w26, #0x2
  4033ec:	cset	w0, eq  // eq = none
  4033f0:	cbnz	w11, 403418 <__fxstatat@plt+0x1978>
  4033f4:	mov	w21, #0x0                   	// #0
  4033f8:	b	4030ec <__fxstatat@plt+0x164c>
  4033fc:	mov	w4, #0x66                  	// #102
  403400:	b	4033e8 <__fxstatat@plt+0x1948>
  403404:	mov	w4, #0x6e                  	// #110
  403408:	mov	w21, #0x0                   	// #0
  40340c:	cmp	w26, #0x2
  403410:	cset	w0, eq  // eq = none
  403414:	cbz	w11, 4030a0 <__fxstatat@plt+0x1600>
  403418:	and	w5, w22, w0
  40341c:	b	4032cc <__fxstatat@plt+0x182c>
  403420:	mov	w4, #0x72                  	// #114
  403424:	mov	w21, #0x0                   	// #0
  403428:	b	40340c <__fxstatat@plt+0x196c>
  40342c:	mov	w4, #0x61                  	// #97
  403430:	b	4033e8 <__fxstatat@plt+0x1948>
  403434:	cbnz	w11, 403d44 <__fxstatat@plt+0x22a4>
  403438:	mov	w5, #0x0                   	// #0
  40343c:	cmp	w26, #0x2
  403440:	eor	w1, w24, #0x1
  403444:	cset	w0, eq  // eq = none
  403448:	ands	w1, w0, w1
  40344c:	b.eq	403650 <__fxstatat@plt+0x1bb0>  // b.none
  403450:	cmp	x23, x19
  403454:	b.ls	403460 <__fxstatat@plt+0x19c0>  // b.plast
  403458:	mov	w2, #0x27                  	// #39
  40345c:	strb	w2, [x28, x19]
  403460:	add	x2, x19, #0x1
  403464:	cmp	x23, x2
  403468:	b.ls	403474 <__fxstatat@plt+0x19d4>  // b.plast
  40346c:	mov	w3, #0x24                  	// #36
  403470:	strb	w3, [x28, x2]
  403474:	add	x2, x19, #0x2
  403478:	cmp	x23, x2
  40347c:	b.ls	403488 <__fxstatat@plt+0x19e8>  // b.plast
  403480:	mov	w3, #0x27                  	// #39
  403484:	strb	w3, [x28, x2]
  403488:	add	x2, x19, #0x3
  40348c:	cmp	x23, x2
  403490:	b.ls	403988 <__fxstatat@plt+0x1ee8>  // b.plast
  403494:	mov	w24, w1
  403498:	mov	w1, #0x5c                  	// #92
  40349c:	strb	w1, [x28, x2]
  4034a0:	cmp	w26, #0x2
  4034a4:	add	x19, x2, #0x1
  4034a8:	b.eq	403b68 <__fxstatat@plt+0x20c8>  // b.none
  4034ac:	add	x1, x20, #0x1
  4034b0:	mov	w4, #0x30                  	// #48
  4034b4:	cmp	x1, x25
  4034b8:	b.cs	4034d0 <__fxstatat@plt+0x1a30>  // b.hs, b.nlast
  4034bc:	ldrb	w1, [x27, x1]
  4034c0:	sub	w1, w1, #0x30
  4034c4:	and	w1, w1, #0xff
  4034c8:	cmp	w1, #0x9
  4034cc:	b.ls	403a1c <__fxstatat@plt+0x1f7c>  // b.plast
  4034d0:	eor	w1, w22, #0x1
  4034d4:	orr	w0, w0, w1
  4034d8:	mov	w1, w21
  4034dc:	mov	w21, #0x0                   	// #0
  4034e0:	cbz	w0, 403080 <__fxstatat@plt+0x15e0>
  4034e4:	cbnz	w5, 403094 <__fxstatat@plt+0x15f4>
  4034e8:	b	40319c <__fxstatat@plt+0x16fc>
  4034ec:	ldrb	w4, [x27, x20]
  4034f0:	cmp	w4, #0x7e
  4034f4:	b.hi	4031f0 <__fxstatat@plt+0x1750>  // b.pmore
  4034f8:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  4034fc:	add	x0, x0, #0x328
  403500:	ldrh	w0, [x0, w4, uxtw #1]
  403504:	adr	x1, 403510 <__fxstatat@plt+0x1a70>
  403508:	add	x0, x1, w0, sxth #2
  40350c:	br	x0
  403510:	cmp	w26, #0x2
  403514:	mov	w21, #0x0                   	// #0
  403518:	cset	w1, eq  // eq = none
  40351c:	cmp	w11, #0x0
  403520:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403524:	b.eq	403258 <__fxstatat@plt+0x17b8>  // b.none
  403528:	b	4032c4 <__fxstatat@plt+0x1824>
  40352c:	cmp	w26, #0x2
  403530:	cset	w1, eq  // eq = none
  403534:	cmp	w11, #0x0
  403538:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40353c:	b.eq	403258 <__fxstatat@plt+0x17b8>  // b.none
  403540:	b	4032c4 <__fxstatat@plt+0x1824>
  403544:	cbnz	w22, 403434 <__fxstatat@plt+0x1994>
  403548:	ldr	x0, [sp, #200]
  40354c:	mov	w5, #0x0                   	// #0
  403550:	tbz	w0, #0, 403358 <__fxstatat@plt+0x18b8>
  403554:	add	x20, x20, #0x1
  403558:	b	402ef8 <__fxstatat@plt+0x1458>
  40355c:	mov	w0, #0x66                  	// #102
  403560:	cbz	w22, 403358 <__fxstatat@plt+0x18b8>
  403564:	b	403a10 <__fxstatat@plt+0x1f70>
  403568:	mov	w0, #0x62                  	// #98
  40356c:	cbz	w22, 403358 <__fxstatat@plt+0x18b8>
  403570:	b	403a10 <__fxstatat@plt+0x1f70>
  403574:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  403578:	add	x0, x0, #0x428
  40357c:	ldrh	w0, [x0, w4, uxtw #1]
  403580:	adr	x1, 40358c <__fxstatat@plt+0x1aec>
  403584:	add	x0, x1, w0, sxth #2
  403588:	br	x0
  40358c:	mov	w0, #0x0                   	// #0
  403590:	b	403070 <__fxstatat@plt+0x15d0>
  403594:	mov	w0, #0x0                   	// #0
  403598:	mov	w5, #0x0                   	// #0
  40359c:	b	403070 <__fxstatat@plt+0x15d0>
  4035a0:	cbnz	w26, 403dec <__fxstatat@plt+0x234c>
  4035a4:	mov	w10, #0x1                   	// #1
  4035a8:	mov	w7, #0x0                   	// #0
  4035ac:	mov	w11, #0x0                   	// #0
  4035b0:	mov	w5, #0x0                   	// #0
  4035b4:	mov	x12, #0x0                   	// #0
  4035b8:	mov	x19, #0x0                   	// #0
  4035bc:	str	xzr, [sp, #112]
  4035c0:	str	wzr, [sp, #120]
  4035c4:	str	xzr, [sp, #128]
  4035c8:	b	402ee8 <__fxstatat@plt+0x1448>
  4035cc:	cmp	w26, #0x5
  4035d0:	b.ne	403614 <__fxstatat@plt+0x1b74>  // b.any
  4035d4:	cbnz	w20, 403c0c <__fxstatat@plt+0x216c>
  4035d8:	cbz	x23, 403b38 <__fxstatat@plt+0x2098>
  4035dc:	mov	w0, #0x22                  	// #34
  4035e0:	mov	w10, #0x1                   	// #1
  4035e4:	mov	x12, #0x1                   	// #1
  4035e8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4035ec:	mov	w5, w10
  4035f0:	add	x1, x1, #0x188
  4035f4:	mov	x19, x12
  4035f8:	mov	w7, #0x0                   	// #0
  4035fc:	mov	w11, #0x0                   	// #0
  403600:	strb	w0, [x28]
  403604:	str	x1, [sp, #112]
  403608:	str	wzr, [sp, #120]
  40360c:	str	xzr, [sp, #128]
  403610:	b	402ee8 <__fxstatat@plt+0x1448>
  403614:	cmp	w26, #0x6
  403618:	b.ne	403dec <__fxstatat@plt+0x234c>  // b.any
  40361c:	adrp	x26, 40a000 <__fxstatat@plt+0x8560>
  403620:	mov	w10, #0x1                   	// #1
  403624:	add	x0, x26, #0x188
  403628:	mov	w11, w10
  40362c:	mov	w5, w10
  403630:	mov	w7, #0x0                   	// #0
  403634:	mov	x12, #0x1                   	// #1
  403638:	mov	x19, #0x0                   	// #0
  40363c:	mov	w26, #0x5                   	// #5
  403640:	str	x0, [sp, #112]
  403644:	str	wzr, [sp, #120]
  403648:	str	xzr, [sp, #128]
  40364c:	b	402ee8 <__fxstatat@plt+0x1448>
  403650:	mov	x2, x19
  403654:	cmp	x23, x19
  403658:	b.ls	4034a0 <__fxstatat@plt+0x1a00>  // b.plast
  40365c:	mov	w1, w24
  403660:	mov	w24, w1
  403664:	mov	w1, #0x5c                  	// #92
  403668:	strb	w1, [x28, x2]
  40366c:	b	4034a0 <__fxstatat@plt+0x1a00>
  403670:	cbnz	w11, 403d3c <__fxstatat@plt+0x229c>
  403674:	add	x20, x20, #0x1
  403678:	mov	w1, w24
  40367c:	mov	w21, #0x0                   	// #0
  403680:	mov	w4, #0x5c                  	// #92
  403684:	b	4031ac <__fxstatat@plt+0x170c>
  403688:	cbnz	w11, 403d3c <__fxstatat@plt+0x229c>
  40368c:	mov	w21, #0x0                   	// #0
  403690:	mov	w1, #0x0                   	// #0
  403694:	mov	w4, #0x3f                  	// #63
  403698:	cbnz	w5, 403094 <__fxstatat@plt+0x15f4>
  40369c:	b	40319c <__fxstatat@plt+0x16fc>
  4036a0:	str	xzr, [sp, #232]
  4036a4:	cmn	x25, #0x1
  4036a8:	b.ne	4036e8 <__fxstatat@plt+0x1c48>  // b.any
  4036ac:	mov	x0, x27
  4036b0:	str	w4, [sp, #136]
  4036b4:	str	w5, [sp, #144]
  4036b8:	str	x12, [sp, #152]
  4036bc:	str	w11, [sp, #160]
  4036c0:	str	w10, [sp, #172]
  4036c4:	str	x6, [sp, #176]
  4036c8:	bl	4016e0 <strlen@plt>
  4036cc:	ldr	w4, [sp, #136]
  4036d0:	mov	x25, x0
  4036d4:	ldr	w5, [sp, #144]
  4036d8:	ldr	w11, [sp, #160]
  4036dc:	ldr	w10, [sp, #172]
  4036e0:	ldr	x12, [sp, #152]
  4036e4:	ldr	x6, [sp, #176]
  4036e8:	mov	x8, #0x0                   	// #0
  4036ec:	str	x19, [sp, #184]
  4036f0:	mov	w19, w21
  4036f4:	mov	x21, x8
  4036f8:	str	w11, [sp, #136]
  4036fc:	str	x12, [sp, #144]
  403700:	str	w24, [sp, #152]
  403704:	str	w10, [sp, #160]
  403708:	stp	w4, w5, [sp, #172]
  40370c:	str	x6, [sp, #216]
  403710:	add	x24, x20, x21
  403714:	add	x3, sp, #0xe8
  403718:	sub	x2, x25, x24
  40371c:	add	x1, x27, x24
  403720:	add	x0, sp, #0xe4
  403724:	bl	407200 <__fxstatat@plt+0x5760>
  403728:	mov	x13, #0x2b                  	// #43
  40372c:	mov	x3, x0
  403730:	movk	x13, #0x2, lsl #32
  403734:	cbz	x0, 40377c <__fxstatat@plt+0x1cdc>
  403738:	cmn	x0, #0x1
  40373c:	b.eq	403c74 <__fxstatat@plt+0x21d4>  // b.none
  403740:	cmn	x0, #0x2
  403744:	mov	x7, #0x1                   	// #1
  403748:	b.eq	403ca0 <__fxstatat@plt+0x2200>  // b.none
  40374c:	ldr	w0, [sp, #136]
  403750:	cmp	w0, #0x0
  403754:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  403758:	b.eq	4038e0 <__fxstatat@plt+0x1e40>  // b.none
  40375c:	ldr	w0, [sp, #228]
  403760:	add	x21, x21, x3
  403764:	bl	401a40 <iswprint@plt>
  403768:	cmp	w0, #0x0
  40376c:	csel	w19, w19, wzr, ne  // ne = any
  403770:	add	x0, sp, #0xe8
  403774:	bl	4018b0 <mbsinit@plt>
  403778:	cbz	w0, 403710 <__fxstatat@plt+0x1c70>
  40377c:	eor	w2, w19, #0x1
  403780:	mov	x8, x21
  403784:	ldr	w11, [sp, #136]
  403788:	mov	w21, w19
  40378c:	ldr	w24, [sp, #152]
  403790:	and	w2, w22, w2
  403794:	ldr	w10, [sp, #160]
  403798:	ldp	w4, w5, [sp, #172]
  40379c:	ldr	x12, [sp, #144]
  4037a0:	ldr	x19, [sp, #184]
  4037a4:	ldr	x6, [sp, #216]
  4037a8:	cmp	x8, #0x1
  4037ac:	b.ls	40324c <__fxstatat@plt+0x17ac>  // b.plast
  4037b0:	add	x8, x8, x20
  4037b4:	mov	w14, #0x0                   	// #0
  4037b8:	mov	w3, #0x27                  	// #39
  4037bc:	mov	w7, #0x5c                  	// #92
  4037c0:	mov	w9, #0x24                  	// #36
  4037c4:	cbz	w2, 403884 <__fxstatat@plt+0x1de4>
  4037c8:	cmp	w26, #0x2
  4037cc:	cset	w0, eq  // eq = none
  4037d0:	cbnz	w11, 403ac8 <__fxstatat@plt+0x2028>
  4037d4:	eor	w1, w24, #0x1
  4037d8:	ands	w0, w0, w1
  4037dc:	b.eq	403814 <__fxstatat@plt+0x1d74>  // b.none
  4037e0:	cmp	x23, x19
  4037e4:	b.ls	4037ec <__fxstatat@plt+0x1d4c>  // b.plast
  4037e8:	strb	w3, [x28, x19]
  4037ec:	add	x1, x19, #0x1
  4037f0:	cmp	x23, x1
  4037f4:	b.ls	4037fc <__fxstatat@plt+0x1d5c>  // b.plast
  4037f8:	strb	w9, [x28, x1]
  4037fc:	add	x1, x19, #0x2
  403800:	cmp	x23, x1
  403804:	b.ls	40380c <__fxstatat@plt+0x1d6c>  // b.plast
  403808:	strb	w3, [x28, x1]
  40380c:	add	x19, x19, #0x3
  403810:	mov	w24, w0
  403814:	cmp	x23, x19
  403818:	b.ls	403820 <__fxstatat@plt+0x1d80>  // b.plast
  40381c:	strb	w7, [x28, x19]
  403820:	add	x0, x19, #0x1
  403824:	cmp	x23, x0
  403828:	b.ls	403838 <__fxstatat@plt+0x1d98>  // b.plast
  40382c:	lsr	w1, w4, #6
  403830:	add	w1, w1, #0x30
  403834:	strb	w1, [x28, x0]
  403838:	add	x0, x19, #0x2
  40383c:	cmp	x23, x0
  403840:	b.ls	403850 <__fxstatat@plt+0x1db0>  // b.plast
  403844:	ubfx	x1, x4, #3, #3
  403848:	add	w1, w1, #0x30
  40384c:	strb	w1, [x28, x0]
  403850:	and	w4, w4, #0x7
  403854:	add	x20, x20, #0x1
  403858:	add	w4, w4, #0x30
  40385c:	cmp	x20, x8
  403860:	add	x19, x19, #0x3
  403864:	b.cs	403104 <__fxstatat@plt+0x1664>  // b.hs, b.nlast
  403868:	mov	w14, w2
  40386c:	cmp	x23, x19
  403870:	b.ls	403878 <__fxstatat@plt+0x1dd8>  // b.plast
  403874:	strb	w4, [x28, x19]
  403878:	ldrb	w4, [x27, x20]
  40387c:	add	x19, x19, #0x1
  403880:	cbnz	w2, 4037c8 <__fxstatat@plt+0x1d28>
  403884:	eor	w0, w14, #0x1
  403888:	and	w0, w24, w0
  40388c:	and	w0, w0, #0xff
  403890:	cbz	w5, 4038a4 <__fxstatat@plt+0x1e04>
  403894:	cmp	x23, x19
  403898:	b.ls	4038a0 <__fxstatat@plt+0x1e00>  // b.plast
  40389c:	strb	w7, [x28, x19]
  4038a0:	add	x19, x19, #0x1
  4038a4:	add	x20, x20, #0x1
  4038a8:	cmp	x20, x8
  4038ac:	b.cs	403ac0 <__fxstatat@plt+0x2020>  // b.hs, b.nlast
  4038b0:	cbz	w0, 403b30 <__fxstatat@plt+0x2090>
  4038b4:	cmp	x23, x19
  4038b8:	b.ls	4038c0 <__fxstatat@plt+0x1e20>  // b.plast
  4038bc:	strb	w3, [x28, x19]
  4038c0:	add	x0, x19, #0x1
  4038c4:	cmp	x23, x0
  4038c8:	b.ls	4038d0 <__fxstatat@plt+0x1e30>  // b.plast
  4038cc:	strb	w3, [x28, x0]
  4038d0:	add	x19, x19, #0x2
  4038d4:	mov	w5, #0x0                   	// #0
  4038d8:	mov	w24, #0x0                   	// #0
  4038dc:	b	40386c <__fxstatat@plt+0x1dcc>
  4038e0:	cmp	x3, #0x1
  4038e4:	b.eq	40375c <__fxstatat@plt+0x1cbc>  // b.none
  4038e8:	add	x2, x24, #0x1
  4038ec:	add	x0, x27, x3
  4038f0:	add	x2, x27, x2
  4038f4:	add	x9, x0, x24
  4038f8:	b	403908 <__fxstatat@plt+0x1e68>
  4038fc:	add	x2, x2, #0x1
  403900:	cmp	x9, x2
  403904:	b.eq	40375c <__fxstatat@plt+0x1cbc>  // b.none
  403908:	ldrb	w0, [x2]
  40390c:	sub	w0, w0, #0x5b
  403910:	and	w0, w0, #0xff
  403914:	cmp	w0, #0x21
  403918:	b.hi	4038fc <__fxstatat@plt+0x1e5c>  // b.pmore
  40391c:	lsl	x0, x7, x0
  403920:	tst	x0, x13
  403924:	b.eq	4038fc <__fxstatat@plt+0x1e5c>  // b.none
  403928:	b	4032c4 <__fxstatat@plt+0x1824>
  40392c:	mov	w10, w26
  403930:	mov	w11, w26
  403934:	adrp	x26, 40a000 <__fxstatat@plt+0x8560>
  403938:	add	x0, x26, #0x1b0
  40393c:	str	x0, [sp, #112]
  403940:	str	wzr, [sp, #120]
  403944:	mov	w7, #0x0                   	// #0
  403948:	mov	w5, #0x0                   	// #0
  40394c:	mov	x12, #0x1                   	// #1
  403950:	mov	x19, #0x0                   	// #0
  403954:	mov	w26, #0x2                   	// #2
  403958:	str	xzr, [sp, #128]
  40395c:	b	402ee8 <__fxstatat@plt+0x1448>
  403960:	mov	w10, #0x1                   	// #1
  403964:	mov	w7, #0x0                   	// #0
  403968:	mov	w5, w10
  40396c:	mov	w11, #0x0                   	// #0
  403970:	mov	x12, #0x0                   	// #0
  403974:	mov	x19, #0x0                   	// #0
  403978:	str	xzr, [sp, #112]
  40397c:	str	wzr, [sp, #120]
  403980:	str	xzr, [sp, #128]
  403984:	b	402ee8 <__fxstatat@plt+0x1448>
  403988:	add	x19, x19, #0x4
  40398c:	mov	w24, w1
  403990:	mov	w21, #0x0                   	// #0
  403994:	mov	w4, #0x30                  	// #48
  403998:	cbnz	w5, 403094 <__fxstatat@plt+0x15f4>
  40399c:	b	40319c <__fxstatat@plt+0x16fc>
  4039a0:	add	x20, x20, #0x1
  4039a4:	mov	w1, w24
  4039a8:	mov	w21, #0x0                   	// #0
  4039ac:	b	4031ac <__fxstatat@plt+0x170c>
  4039b0:	mov	w0, w5
  4039b4:	mov	w5, #0x0                   	// #0
  4039b8:	b	403070 <__fxstatat@plt+0x15d0>
  4039bc:	mov	w0, #0x0                   	// #0
  4039c0:	cbnz	x20, 403aa4 <__fxstatat@plt+0x2004>
  4039c4:	mov	w21, w5
  4039c8:	mov	w1, #0x0                   	// #0
  4039cc:	mov	w5, w0
  4039d0:	b	403258 <__fxstatat@plt+0x17b8>
  4039d4:	mov	w1, w26
  4039d8:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  4039dc:	add	x0, x0, #0x1b8
  4039e0:	str	w11, [sp, #112]
  4039e4:	str	x6, [sp, #120]
  4039e8:	bl	402c70 <__fxstatat@plt+0x11d0>
  4039ec:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4039f0:	str	x0, [sp, #208]
  4039f4:	add	x0, x1, #0x1b0
  4039f8:	mov	w1, w26
  4039fc:	bl	402c70 <__fxstatat@plt+0x11d0>
  403a00:	str	x0, [sp, #240]
  403a04:	ldr	w11, [sp, #112]
  403a08:	ldr	x6, [sp, #120]
  403a0c:	b	402e60 <__fxstatat@plt+0x13c0>
  403a10:	mov	w4, w0
  403a14:	mov	w21, #0x0                   	// #0
  403a18:	b	40340c <__fxstatat@plt+0x196c>
  403a1c:	cmp	x23, x19
  403a20:	b.ls	403a28 <__fxstatat@plt+0x1f88>  // b.plast
  403a24:	strb	w4, [x28, x19]
  403a28:	add	x1, x2, #0x2
  403a2c:	cmp	x23, x1
  403a30:	b.ls	403a3c <__fxstatat@plt+0x1f9c>  // b.plast
  403a34:	mov	w3, #0x30                  	// #48
  403a38:	strb	w3, [x28, x1]
  403a3c:	add	x19, x2, #0x3
  403a40:	mov	w4, #0x30                  	// #48
  403a44:	b	4034d0 <__fxstatat@plt+0x1a30>
  403a48:	mov	w0, #0x76                  	// #118
  403a4c:	cbz	w22, 403358 <__fxstatat@plt+0x18b8>
  403a50:	b	403a10 <__fxstatat@plt+0x1f70>
  403a54:	mov	w0, #0x72                  	// #114
  403a58:	b	4033d0 <__fxstatat@plt+0x1930>
  403a5c:	mov	w0, #0x61                  	// #97
  403a60:	cbz	w22, 403358 <__fxstatat@plt+0x18b8>
  403a64:	b	403a10 <__fxstatat@plt+0x1f70>
  403a68:	mov	w0, #0x6e                  	// #110
  403a6c:	b	4033d0 <__fxstatat@plt+0x1930>
  403a70:	mov	w0, #0x0                   	// #0
  403a74:	mov	w21, w5
  403a78:	mov	w1, #0x0                   	// #0
  403a7c:	mov	w5, w0
  403a80:	mov	w4, #0x20                  	// #32
  403a84:	b	403258 <__fxstatat@plt+0x17b8>
  403a88:	mov	w5, #0x0                   	// #0
  403a8c:	mov	w0, #0x74                  	// #116
  403a90:	b	4033d0 <__fxstatat@plt+0x1930>
  403a94:	mov	w5, #0x0                   	// #0
  403a98:	mov	w0, #0x76                  	// #118
  403a9c:	cbz	w22, 403358 <__fxstatat@plt+0x18b8>
  403aa0:	b	403a10 <__fxstatat@plt+0x1f70>
  403aa4:	mov	w5, w0
  403aa8:	mov	w21, #0x0                   	// #0
  403aac:	mov	w1, #0x0                   	// #0
  403ab0:	b	403080 <__fxstatat@plt+0x15e0>
  403ab4:	mov	w2, w22
  403ab8:	mov	w21, #0x0                   	// #0
  403abc:	b	4037b0 <__fxstatat@plt+0x1d10>
  403ac0:	mov	w1, w0
  403ac4:	b	4031ac <__fxstatat@plt+0x170c>
  403ac8:	mov	w5, w0
  403acc:	b	4032cc <__fxstatat@plt+0x182c>
  403ad0:	mov	w5, #0x1                   	// #1
  403ad4:	cbz	w20, 403afc <__fxstatat@plt+0x205c>
  403ad8:	mov	w10, #0x1                   	// #1
  403adc:	adrp	x26, 40a000 <__fxstatat@plt+0x8560>
  403ae0:	mov	w11, w10
  403ae4:	add	x0, x26, #0x1b0
  403ae8:	str	x0, [sp, #112]
  403aec:	str	wzr, [sp, #120]
  403af0:	b	403944 <__fxstatat@plt+0x1ea4>
  403af4:	cbnz	w20, 403d9c <__fxstatat@plt+0x22fc>
  403af8:	mov	w5, #0x0                   	// #0
  403afc:	cbnz	x23, 403dd4 <__fxstatat@plt+0x2334>
  403b00:	adrp	x26, 40a000 <__fxstatat@plt+0x8560>
  403b04:	mov	x12, #0x1                   	// #1
  403b08:	add	x0, x26, #0x1b0
  403b0c:	mov	x19, x12
  403b10:	mov	w10, #0x1                   	// #1
  403b14:	mov	w7, #0x0                   	// #0
  403b18:	mov	w11, #0x0                   	// #0
  403b1c:	mov	w26, #0x2                   	// #2
  403b20:	str	x0, [sp, #112]
  403b24:	str	wzr, [sp, #120]
  403b28:	str	xzr, [sp, #128]
  403b2c:	b	402ee8 <__fxstatat@plt+0x1448>
  403b30:	mov	w5, #0x0                   	// #0
  403b34:	b	40386c <__fxstatat@plt+0x1dcc>
  403b38:	mov	w10, #0x1                   	// #1
  403b3c:	mov	x12, #0x1                   	// #1
  403b40:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  403b44:	mov	w5, w10
  403b48:	add	x0, x0, #0x188
  403b4c:	mov	x19, x12
  403b50:	mov	w7, #0x0                   	// #0
  403b54:	mov	w11, #0x0                   	// #0
  403b58:	str	x0, [sp, #112]
  403b5c:	str	wzr, [sp, #120]
  403b60:	str	xzr, [sp, #128]
  403b64:	b	402ee8 <__fxstatat@plt+0x1448>
  403b68:	mov	w1, w21
  403b6c:	mov	w4, #0x30                  	// #48
  403b70:	mov	w21, #0x0                   	// #0
  403b74:	cbnz	w5, 403094 <__fxstatat@plt+0x15f4>
  403b78:	b	40319c <__fxstatat@plt+0x16fc>
  403b7c:	ldrb	w3, [x27, x7]
  403b80:	cmp	w3, #0x3e
  403b84:	b.hi	403d88 <__fxstatat@plt+0x22e8>  // b.pmore
  403b88:	mov	x0, #0x1                   	// #1
  403b8c:	mov	x2, #0xa38200000000        	// #179778741075968
  403b90:	movk	x2, #0x7000, lsl #48
  403b94:	lsl	x0, x0, x3
  403b98:	mov	w1, #0x0                   	// #0
  403b9c:	tst	x0, x2
  403ba0:	mov	w21, #0x0                   	// #0
  403ba4:	b.eq	403258 <__fxstatat@plt+0x17b8>  // b.none
  403ba8:	cbnz	w11, 4032d8 <__fxstatat@plt+0x1838>
  403bac:	cmp	x23, x19
  403bb0:	b.ls	403bb8 <__fxstatat@plt+0x2118>  // b.plast
  403bb4:	strb	w4, [x28, x19]
  403bb8:	add	x0, x19, #0x1
  403bbc:	cmp	x23, x0
  403bc0:	b.ls	403bcc <__fxstatat@plt+0x212c>  // b.plast
  403bc4:	mov	w1, #0x22                  	// #34
  403bc8:	strb	w1, [x28, x0]
  403bcc:	add	x0, x19, #0x2
  403bd0:	cmp	x23, x0
  403bd4:	b.ls	403be0 <__fxstatat@plt+0x2140>  // b.plast
  403bd8:	mov	w1, #0x22                  	// #34
  403bdc:	strb	w1, [x28, x0]
  403be0:	add	x0, x19, #0x3
  403be4:	cmp	x23, x0
  403be8:	b.ls	403bf4 <__fxstatat@plt+0x2154>  // b.plast
  403bec:	mov	w1, #0x3f                  	// #63
  403bf0:	strb	w1, [x28, x0]
  403bf4:	add	x19, x19, #0x4
  403bf8:	mov	w4, w3
  403bfc:	mov	x20, x7
  403c00:	mov	w0, #0x0                   	// #0
  403c04:	mov	w21, #0x0                   	// #0
  403c08:	b	4034d0 <__fxstatat@plt+0x1a30>
  403c0c:	mov	w10, #0x1                   	// #1
  403c10:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  403c14:	mov	w11, w10
  403c18:	add	x0, x0, #0x188
  403c1c:	mov	w5, w10
  403c20:	mov	w7, #0x0                   	// #0
  403c24:	mov	x12, #0x1                   	// #1
  403c28:	mov	x19, #0x0                   	// #0
  403c2c:	str	x0, [sp, #112]
  403c30:	str	wzr, [sp, #120]
  403c34:	str	xzr, [sp, #128]
  403c38:	b	402ee8 <__fxstatat@plt+0x1448>
  403c3c:	mov	w0, w5
  403c40:	b	4039c0 <__fxstatat@plt+0x1f20>
  403c44:	mov	w0, w5
  403c48:	b	403a74 <__fxstatat@plt+0x1fd4>
  403c4c:	ldr	x1, [sp, #208]
  403c50:	ldrb	w0, [x1]
  403c54:	cbz	w0, 402e68 <__fxstatat@plt+0x13c8>
  403c58:	cmp	x23, x19
  403c5c:	b.ls	403c64 <__fxstatat@plt+0x21c4>  // b.plast
  403c60:	strb	w0, [x28, x19]
  403c64:	add	x19, x19, #0x1
  403c68:	ldrb	w0, [x1, x19]
  403c6c:	cbnz	w0, 403c58 <__fxstatat@plt+0x21b8>
  403c70:	b	402e68 <__fxstatat@plt+0x13c8>
  403c74:	mov	x8, x21
  403c78:	ldr	w11, [sp, #136]
  403c7c:	ldr	w24, [sp, #152]
  403c80:	mov	w2, w22
  403c84:	ldr	w10, [sp, #160]
  403c88:	mov	w21, #0x0                   	// #0
  403c8c:	ldp	w4, w5, [sp, #172]
  403c90:	ldr	x12, [sp, #144]
  403c94:	ldr	x19, [sp, #184]
  403c98:	ldr	x6, [sp, #216]
  403c9c:	b	4037a8 <__fxstatat@plt+0x1d08>
  403ca0:	mov	x9, x24
  403ca4:	cmp	x24, x25
  403ca8:	ldr	w11, [sp, #136]
  403cac:	mov	x8, x21
  403cb0:	ldr	w24, [sp, #152]
  403cb4:	ldr	w10, [sp, #160]
  403cb8:	ldp	w4, w5, [sp, #172]
  403cbc:	ldr	x12, [sp, #144]
  403cc0:	ldr	x19, [sp, #184]
  403cc4:	ldr	x6, [sp, #216]
  403cc8:	b.cc	403ce0 <__fxstatat@plt+0x2240>  // b.lo, b.ul, b.last
  403ccc:	b	403ce8 <__fxstatat@plt+0x2248>
  403cd0:	add	x8, x8, #0x1
  403cd4:	add	x9, x20, x8
  403cd8:	cmp	x25, x9
  403cdc:	b.ls	403ce8 <__fxstatat@plt+0x2248>  // b.plast
  403ce0:	ldrb	w0, [x27, x9]
  403ce4:	cbnz	w0, 403cd0 <__fxstatat@plt+0x2230>
  403ce8:	mov	w2, w22
  403cec:	mov	w21, #0x0                   	// #0
  403cf0:	b	4037a8 <__fxstatat@plt+0x1d08>
  403cf4:	mov	w0, w11
  403cf8:	ldr	x1, [sp, #112]
  403cfc:	cmp	x1, #0x0
  403d00:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403d04:	b.eq	403d2c <__fxstatat@plt+0x228c>  // b.none
  403d08:	ldrb	w0, [x1]
  403d0c:	cbz	w0, 403d2c <__fxstatat@plt+0x228c>
  403d10:	sub	x26, x1, x19
  403d14:	cmp	x23, x19
  403d18:	b.ls	403d20 <__fxstatat@plt+0x2280>  // b.plast
  403d1c:	strb	w0, [x28, x19]
  403d20:	add	x19, x19, #0x1
  403d24:	ldrb	w0, [x26, x19]
  403d28:	cbnz	w0, 403d14 <__fxstatat@plt+0x2274>
  403d2c:	cmp	x23, x19
  403d30:	b.ls	40330c <__fxstatat@plt+0x186c>  // b.plast
  403d34:	strb	wzr, [x28, x19]
  403d38:	b	40330c <__fxstatat@plt+0x186c>
  403d3c:	mov	w5, w22
  403d40:	b	4032cc <__fxstatat@plt+0x182c>
  403d44:	cmp	w26, #0x2
  403d48:	cset	w5, eq  // eq = none
  403d4c:	b	4032cc <__fxstatat@plt+0x182c>
  403d50:	ldr	w5, [sp, #200]
  403d54:	mov	x3, x25
  403d58:	ldr	x1, [sp, #128]
  403d5c:	mov	x2, x27
  403d60:	ldr	x7, [sp, #208]
  403d64:	mov	w4, #0x5                   	// #5
  403d68:	ldr	x0, [sp, #240]
  403d6c:	str	x0, [sp]
  403d70:	mov	x0, x28
  403d74:	bl	402dd8 <__fxstatat@plt+0x1338>
  403d78:	mov	x19, x0
  403d7c:	b	40330c <__fxstatat@plt+0x186c>
  403d80:	ldr	w0, [sp, #120]
  403d84:	b	403cf8 <__fxstatat@plt+0x2258>
  403d88:	mov	w1, #0x0                   	// #0
  403d8c:	mov	w21, #0x0                   	// #0
  403d90:	b	403258 <__fxstatat@plt+0x17b8>
  403d94:	mov	w26, #0x2                   	// #2
  403d98:	b	4032cc <__fxstatat@plt+0x182c>
  403d9c:	mov	w10, #0x1                   	// #1
  403da0:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  403da4:	mov	w11, w10
  403da8:	add	x0, x0, #0x1b0
  403dac:	mov	w7, #0x0                   	// #0
  403db0:	mov	w5, #0x0                   	// #0
  403db4:	mov	x12, #0x1                   	// #1
  403db8:	mov	x19, #0x0                   	// #0
  403dbc:	str	x0, [sp, #112]
  403dc0:	str	wzr, [sp, #120]
  403dc4:	str	xzr, [sp, #128]
  403dc8:	b	402ee8 <__fxstatat@plt+0x1448>
  403dcc:	ldr	x23, [sp, #128]
  403dd0:	b	403178 <__fxstatat@plt+0x16d8>
  403dd4:	mov	w7, #0x0                   	// #0
  403dd8:	mov	w0, #0x0                   	// #0
  403ddc:	mov	w10, #0x1                   	// #1
  403de0:	mov	x1, #0x0                   	// #0
  403de4:	str	x23, [sp, #128]
  403de8:	b	403038 <__fxstatat@plt+0x1598>
  403dec:	bl	4018a0 <abort@plt>
  403df0:	sub	sp, sp, #0x80
  403df4:	stp	x29, x30, [sp, #16]
  403df8:	add	x29, sp, #0x10
  403dfc:	stp	x19, x20, [sp, #32]
  403e00:	mov	w19, w0
  403e04:	mov	x20, x3
  403e08:	stp	x21, x22, [sp, #48]
  403e0c:	stp	x23, x24, [sp, #64]
  403e10:	mov	x23, x1
  403e14:	mov	x24, x2
  403e18:	stp	x25, x26, [sp, #80]
  403e1c:	stp	x27, x28, [sp, #96]
  403e20:	bl	401a70 <__errno_location@plt>
  403e24:	mov	x22, x0
  403e28:	ldr	w0, [x0]
  403e2c:	adrp	x27, 41d000 <__fxstatat@plt+0x1b560>
  403e30:	str	w0, [sp, #116]
  403e34:	ldr	x21, [x27, #560]
  403e38:	tbnz	w19, #31, 403f90 <__fxstatat@plt+0x24f0>
  403e3c:	add	x26, x27, #0x230
  403e40:	ldr	w0, [x26, #8]
  403e44:	cmp	w0, w19
  403e48:	b.gt	403e98 <__fxstatat@plt+0x23f8>
  403e4c:	mov	w0, #0x7fffffff            	// #2147483647
  403e50:	cmp	w19, w0
  403e54:	b.eq	403f8c <__fxstatat@plt+0x24ec>  // b.none
  403e58:	add	w28, w19, #0x1
  403e5c:	add	x0, x26, #0x10
  403e60:	cmp	x21, x0
  403e64:	sbfiz	x1, x28, #4, #32
  403e68:	b.eq	403f70 <__fxstatat@plt+0x24d0>  // b.none
  403e6c:	mov	x0, x21
  403e70:	bl	404c68 <__fxstatat@plt+0x31c8>
  403e74:	mov	x21, x0
  403e78:	str	x0, [x27, #560]
  403e7c:	ldr	w0, [x26, #8]
  403e80:	mov	w1, #0x0                   	// #0
  403e84:	sub	w2, w28, w0
  403e88:	add	x0, x21, w0, sxtw #4
  403e8c:	sbfiz	x2, x2, #4, #32
  403e90:	bl	401810 <memset@plt>
  403e94:	str	w28, [x26, #8]
  403e98:	sbfiz	x19, x19, #4, #32
  403e9c:	add	x26, x20, #0x8
  403ea0:	add	x0, x21, x19
  403ea4:	str	x0, [sp, #120]
  403ea8:	ldp	w4, w5, [x20]
  403eac:	mov	x6, x26
  403eb0:	ldr	x7, [x20, #40]
  403eb4:	orr	w25, w5, #0x1
  403eb8:	ldr	x27, [x21, x19]
  403ebc:	mov	x3, x24
  403ec0:	ldr	x28, [x0, #8]
  403ec4:	mov	x1, x27
  403ec8:	ldr	x0, [x20, #48]
  403ecc:	str	x0, [sp]
  403ed0:	mov	x2, x23
  403ed4:	mov	w5, w25
  403ed8:	mov	x0, x28
  403edc:	bl	402dd8 <__fxstatat@plt+0x1338>
  403ee0:	cmp	x27, x0
  403ee4:	b.hi	403f44 <__fxstatat@plt+0x24a4>  // b.pmore
  403ee8:	add	x27, x0, #0x1
  403eec:	str	x27, [x21, x19]
  403ef0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  403ef4:	add	x0, x0, #0x300
  403ef8:	cmp	x28, x0
  403efc:	b.eq	403f08 <__fxstatat@plt+0x2468>  // b.none
  403f00:	mov	x0, x28
  403f04:	bl	401950 <free@plt>
  403f08:	mov	x0, x27
  403f0c:	bl	404c08 <__fxstatat@plt+0x3168>
  403f10:	ldr	x1, [sp, #120]
  403f14:	mov	x28, x0
  403f18:	ldr	w4, [x20]
  403f1c:	mov	x6, x26
  403f20:	ldr	x7, [x20, #40]
  403f24:	str	x0, [x1, #8]
  403f28:	ldr	x1, [x20, #48]
  403f2c:	str	x1, [sp]
  403f30:	mov	w5, w25
  403f34:	mov	x3, x24
  403f38:	mov	x2, x23
  403f3c:	mov	x1, x27
  403f40:	bl	402dd8 <__fxstatat@plt+0x1338>
  403f44:	ldr	w0, [sp, #116]
  403f48:	ldp	x29, x30, [sp, #16]
  403f4c:	ldp	x19, x20, [sp, #32]
  403f50:	ldp	x23, x24, [sp, #64]
  403f54:	ldp	x25, x26, [sp, #80]
  403f58:	str	w0, [x22]
  403f5c:	mov	x0, x28
  403f60:	ldp	x21, x22, [sp, #48]
  403f64:	ldp	x27, x28, [sp, #96]
  403f68:	add	sp, sp, #0x80
  403f6c:	ret
  403f70:	mov	x0, #0x0                   	// #0
  403f74:	bl	404c68 <__fxstatat@plt+0x31c8>
  403f78:	mov	x21, x0
  403f7c:	str	x0, [x27, #560]
  403f80:	ldp	x0, x1, [x26, #16]
  403f84:	stp	x0, x1, [x21]
  403f88:	b	403e7c <__fxstatat@plt+0x23dc>
  403f8c:	bl	404e60 <__fxstatat@plt+0x33c0>
  403f90:	bl	4018a0 <abort@plt>
  403f94:	nop
  403f98:	stp	x29, x30, [sp, #-48]!
  403f9c:	mov	x29, sp
  403fa0:	stp	x19, x20, [sp, #16]
  403fa4:	mov	x20, x0
  403fa8:	str	x21, [sp, #32]
  403fac:	bl	401a70 <__errno_location@plt>
  403fb0:	adrp	x2, 41d000 <__fxstatat@plt+0x1b560>
  403fb4:	mov	x19, x0
  403fb8:	add	x2, x2, #0x300
  403fbc:	cmp	x20, #0x0
  403fc0:	add	x2, x2, #0x100
  403fc4:	mov	x1, #0x38                  	// #56
  403fc8:	ldr	w21, [x19]
  403fcc:	csel	x0, x2, x20, eq  // eq = none
  403fd0:	bl	404e00 <__fxstatat@plt+0x3360>
  403fd4:	str	w21, [x19]
  403fd8:	ldp	x19, x20, [sp, #16]
  403fdc:	ldr	x21, [sp, #32]
  403fe0:	ldp	x29, x30, [sp], #48
  403fe4:	ret
  403fe8:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  403fec:	add	x1, x1, #0x300
  403ff0:	cmp	x0, #0x0
  403ff4:	add	x1, x1, #0x100
  403ff8:	csel	x0, x1, x0, eq  // eq = none
  403ffc:	ldr	w0, [x0]
  404000:	ret
  404004:	nop
  404008:	adrp	x2, 41d000 <__fxstatat@plt+0x1b560>
  40400c:	add	x2, x2, #0x300
  404010:	cmp	x0, #0x0
  404014:	add	x2, x2, #0x100
  404018:	csel	x0, x2, x0, eq  // eq = none
  40401c:	str	w1, [x0]
  404020:	ret
  404024:	nop
  404028:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  40402c:	add	x3, x3, #0x300
  404030:	cmp	x0, #0x0
  404034:	add	x3, x3, #0x100
  404038:	csel	x0, x3, x0, eq  // eq = none
  40403c:	ubfx	x4, x1, #5, #3
  404040:	add	x3, x0, #0x8
  404044:	and	w1, w1, #0x1f
  404048:	ldr	w5, [x3, x4, lsl #2]
  40404c:	lsr	w0, w5, w1
  404050:	eor	w2, w0, w2
  404054:	and	w2, w2, #0x1
  404058:	and	w0, w0, #0x1
  40405c:	lsl	w2, w2, w1
  404060:	eor	w2, w2, w5
  404064:	str	w2, [x3, x4, lsl #2]
  404068:	ret
  40406c:	nop
  404070:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  404074:	add	x3, x3, #0x300
  404078:	cmp	x0, #0x0
  40407c:	add	x3, x3, #0x100
  404080:	csel	x2, x3, x0, eq  // eq = none
  404084:	ldr	w0, [x2, #4]
  404088:	str	w1, [x2, #4]
  40408c:	ret
  404090:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  404094:	add	x3, x3, #0x300
  404098:	cmp	x0, #0x0
  40409c:	add	x3, x3, #0x100
  4040a0:	csel	x0, x3, x0, eq  // eq = none
  4040a4:	mov	w3, #0xa                   	// #10
  4040a8:	cmp	x1, #0x0
  4040ac:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4040b0:	str	w3, [x0]
  4040b4:	b.eq	4040c0 <__fxstatat@plt+0x2620>  // b.none
  4040b8:	stp	x1, x2, [x0, #40]
  4040bc:	ret
  4040c0:	stp	x29, x30, [sp, #-16]!
  4040c4:	mov	x29, sp
  4040c8:	bl	4018a0 <abort@plt>
  4040cc:	nop
  4040d0:	sub	sp, sp, #0x50
  4040d4:	adrp	x5, 41d000 <__fxstatat@plt+0x1b560>
  4040d8:	stp	x29, x30, [sp, #16]
  4040dc:	add	x29, sp, #0x10
  4040e0:	stp	x19, x20, [sp, #32]
  4040e4:	mov	x19, x4
  4040e8:	add	x4, x5, #0x300
  4040ec:	cmp	x19, #0x0
  4040f0:	add	x4, x4, #0x100
  4040f4:	csel	x19, x4, x19, eq  // eq = none
  4040f8:	mov	x20, x3
  4040fc:	stp	x21, x22, [sp, #48]
  404100:	mov	x21, x0
  404104:	mov	x22, x1
  404108:	str	x23, [sp, #64]
  40410c:	mov	x23, x2
  404110:	bl	401a70 <__errno_location@plt>
  404114:	ldp	x7, x8, [x19, #40]
  404118:	mov	x3, x20
  40411c:	mov	x20, x0
  404120:	mov	x0, x21
  404124:	ldp	w4, w5, [x19]
  404128:	mov	x2, x23
  40412c:	ldr	w21, [x20]
  404130:	mov	x1, x22
  404134:	str	x8, [sp]
  404138:	add	x6, x19, #0x8
  40413c:	bl	402dd8 <__fxstatat@plt+0x1338>
  404140:	ldp	x29, x30, [sp, #16]
  404144:	ldr	x23, [sp, #64]
  404148:	str	w21, [x20]
  40414c:	ldp	x19, x20, [sp, #32]
  404150:	ldp	x21, x22, [sp, #48]
  404154:	add	sp, sp, #0x50
  404158:	ret
  40415c:	nop
  404160:	sub	sp, sp, #0x70
  404164:	adrp	x4, 41d000 <__fxstatat@plt+0x1b560>
  404168:	add	x4, x4, #0x300
  40416c:	cmp	x3, #0x0
  404170:	add	x4, x4, #0x100
  404174:	stp	x29, x30, [sp, #16]
  404178:	add	x29, sp, #0x10
  40417c:	stp	x19, x20, [sp, #32]
  404180:	csel	x19, x4, x3, eq  // eq = none
  404184:	mov	x20, x2
  404188:	stp	x21, x22, [sp, #48]
  40418c:	mov	x22, x0
  404190:	stp	x23, x24, [sp, #64]
  404194:	mov	x23, x1
  404198:	stp	x25, x26, [sp, #80]
  40419c:	stp	x27, x28, [sp, #96]
  4041a0:	bl	401a70 <__errno_location@plt>
  4041a4:	ldr	w28, [x0]
  4041a8:	ldp	w4, w5, [x19]
  4041ac:	mov	x21, x0
  4041b0:	ldp	x7, x0, [x19, #40]
  4041b4:	cmp	x20, #0x0
  4041b8:	cset	w24, eq  // eq = none
  4041bc:	add	x27, x19, #0x8
  4041c0:	orr	w24, w24, w5
  4041c4:	mov	x6, x27
  4041c8:	mov	x3, x23
  4041cc:	mov	x2, x22
  4041d0:	mov	w5, w24
  4041d4:	str	x0, [sp]
  4041d8:	mov	x1, #0x0                   	// #0
  4041dc:	mov	x0, #0x0                   	// #0
  4041e0:	bl	402dd8 <__fxstatat@plt+0x1338>
  4041e4:	add	x26, x0, #0x1
  4041e8:	mov	x25, x0
  4041ec:	mov	x0, x26
  4041f0:	bl	404c08 <__fxstatat@plt+0x3168>
  4041f4:	ldp	x7, x1, [x19, #40]
  4041f8:	mov	w5, w24
  4041fc:	ldr	w4, [x19]
  404200:	mov	x6, x27
  404204:	str	x1, [sp]
  404208:	mov	x3, x23
  40420c:	mov	x2, x22
  404210:	mov	x19, x0
  404214:	mov	x1, x26
  404218:	bl	402dd8 <__fxstatat@plt+0x1338>
  40421c:	str	w28, [x21]
  404220:	cbz	x20, 404228 <__fxstatat@plt+0x2788>
  404224:	str	x25, [x20]
  404228:	mov	x0, x19
  40422c:	ldp	x29, x30, [sp, #16]
  404230:	ldp	x19, x20, [sp, #32]
  404234:	ldp	x21, x22, [sp, #48]
  404238:	ldp	x23, x24, [sp, #64]
  40423c:	ldp	x25, x26, [sp, #80]
  404240:	ldp	x27, x28, [sp, #96]
  404244:	add	sp, sp, #0x70
  404248:	ret
  40424c:	nop
  404250:	mov	x3, x2
  404254:	mov	x2, #0x0                   	// #0
  404258:	b	404160 <__fxstatat@plt+0x26c0>
  40425c:	nop
  404260:	stp	x29, x30, [sp, #-64]!
  404264:	mov	x29, sp
  404268:	stp	x21, x22, [sp, #32]
  40426c:	str	x23, [sp, #48]
  404270:	adrp	x23, 41d000 <__fxstatat@plt+0x1b560>
  404274:	add	x22, x23, #0x230
  404278:	stp	x19, x20, [sp, #16]
  40427c:	ldr	x21, [x23, #560]
  404280:	ldr	w20, [x22, #8]
  404284:	cmp	w20, #0x1
  404288:	b.le	4042b0 <__fxstatat@plt+0x2810>
  40428c:	sub	w0, w20, #0x2
  404290:	add	x20, x21, #0x28
  404294:	add	x19, x21, #0x18
  404298:	add	x20, x20, w0, uxtw #4
  40429c:	nop
  4042a0:	ldr	x0, [x19], #16
  4042a4:	bl	401950 <free@plt>
  4042a8:	cmp	x19, x20
  4042ac:	b.ne	4042a0 <__fxstatat@plt+0x2800>  // b.any
  4042b0:	ldr	x0, [x21, #8]
  4042b4:	adrp	x19, 41d000 <__fxstatat@plt+0x1b560>
  4042b8:	add	x19, x19, #0x300
  4042bc:	cmp	x0, x19
  4042c0:	b.eq	4042d0 <__fxstatat@plt+0x2830>  // b.none
  4042c4:	bl	401950 <free@plt>
  4042c8:	mov	x0, #0x100                 	// #256
  4042cc:	stp	x0, x19, [x22, #16]
  4042d0:	add	x19, x22, #0x10
  4042d4:	cmp	x21, x19
  4042d8:	b.eq	4042e8 <__fxstatat@plt+0x2848>  // b.none
  4042dc:	mov	x0, x21
  4042e0:	bl	401950 <free@plt>
  4042e4:	str	x19, [x23, #560]
  4042e8:	mov	w0, #0x1                   	// #1
  4042ec:	str	w0, [x22, #8]
  4042f0:	ldp	x19, x20, [sp, #16]
  4042f4:	ldp	x21, x22, [sp, #32]
  4042f8:	ldr	x23, [sp, #48]
  4042fc:	ldp	x29, x30, [sp], #64
  404300:	ret
  404304:	nop
  404308:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  40430c:	add	x3, x3, #0x300
  404310:	add	x3, x3, #0x100
  404314:	mov	x2, #0xffffffffffffffff    	// #-1
  404318:	b	403df0 <__fxstatat@plt+0x2350>
  40431c:	nop
  404320:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  404324:	add	x3, x3, #0x300
  404328:	add	x3, x3, #0x100
  40432c:	b	403df0 <__fxstatat@plt+0x2350>
  404330:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  404334:	add	x3, x3, #0x300
  404338:	mov	x1, x0
  40433c:	add	x3, x3, #0x100
  404340:	mov	x2, #0xffffffffffffffff    	// #-1
  404344:	mov	w0, #0x0                   	// #0
  404348:	b	403df0 <__fxstatat@plt+0x2350>
  40434c:	nop
  404350:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  404354:	add	x3, x3, #0x300
  404358:	mov	x2, x1
  40435c:	add	x3, x3, #0x100
  404360:	mov	x1, x0
  404364:	mov	w0, #0x0                   	// #0
  404368:	b	403df0 <__fxstatat@plt+0x2350>
  40436c:	nop
  404370:	stp	x29, x30, [sp, #-96]!
  404374:	add	x8, sp, #0x28
  404378:	mov	x29, sp
  40437c:	stp	x19, x20, [sp, #16]
  404380:	mov	x20, x2
  404384:	mov	w19, w0
  404388:	mov	w0, w1
  40438c:	bl	402c40 <__fxstatat@plt+0x11a0>
  404390:	add	x3, sp, #0x28
  404394:	mov	x1, x20
  404398:	mov	w0, w19
  40439c:	mov	x2, #0xffffffffffffffff    	// #-1
  4043a0:	bl	403df0 <__fxstatat@plt+0x2350>
  4043a4:	ldp	x19, x20, [sp, #16]
  4043a8:	ldp	x29, x30, [sp], #96
  4043ac:	ret
  4043b0:	stp	x29, x30, [sp, #-112]!
  4043b4:	add	x8, sp, #0x38
  4043b8:	mov	x29, sp
  4043bc:	stp	x19, x20, [sp, #16]
  4043c0:	mov	x20, x2
  4043c4:	mov	w19, w0
  4043c8:	mov	w0, w1
  4043cc:	str	x21, [sp, #32]
  4043d0:	mov	x21, x3
  4043d4:	bl	402c40 <__fxstatat@plt+0x11a0>
  4043d8:	add	x3, sp, #0x38
  4043dc:	mov	x2, x21
  4043e0:	mov	x1, x20
  4043e4:	mov	w0, w19
  4043e8:	bl	403df0 <__fxstatat@plt+0x2350>
  4043ec:	ldp	x19, x20, [sp, #16]
  4043f0:	ldr	x21, [sp, #32]
  4043f4:	ldp	x29, x30, [sp], #112
  4043f8:	ret
  4043fc:	nop
  404400:	mov	x2, x1
  404404:	mov	w1, w0
  404408:	mov	w0, #0x0                   	// #0
  40440c:	b	404370 <__fxstatat@plt+0x28d0>
  404410:	mov	x4, x1
  404414:	mov	x3, x2
  404418:	mov	w1, w0
  40441c:	mov	x2, x4
  404420:	mov	w0, #0x0                   	// #0
  404424:	b	4043b0 <__fxstatat@plt+0x2910>
  404428:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  40442c:	add	x3, x3, #0x300
  404430:	stp	x29, x30, [sp, #-80]!
  404434:	add	x5, x3, #0x100
  404438:	ubfx	x7, x2, #5, #3
  40443c:	mov	x29, sp
  404440:	ldp	x8, x9, [x3, #256]
  404444:	stp	x8, x9, [sp, #24]
  404448:	add	x6, sp, #0x20
  40444c:	and	w8, w2, #0x1f
  404450:	add	x4, sp, #0x18
  404454:	ldp	x2, x3, [x3, #272]
  404458:	stp	x2, x3, [sp, #40]
  40445c:	ldp	x2, x3, [x5, #32]
  404460:	stp	x2, x3, [sp, #56]
  404464:	mov	x2, x1
  404468:	mov	x3, x4
  40446c:	ldr	x1, [x5, #48]
  404470:	str	x1, [sp, #72]
  404474:	mov	x1, x0
  404478:	mov	w0, #0x0                   	// #0
  40447c:	ldr	w5, [x6, x7, lsl #2]
  404480:	lsr	w4, w5, w8
  404484:	mvn	w4, w4
  404488:	and	w4, w4, #0x1
  40448c:	lsl	w4, w4, w8
  404490:	eor	w4, w4, w5
  404494:	str	w4, [x6, x7, lsl #2]
  404498:	bl	403df0 <__fxstatat@plt+0x2350>
  40449c:	ldp	x29, x30, [sp], #80
  4044a0:	ret
  4044a4:	nop
  4044a8:	mov	w2, w1
  4044ac:	mov	x1, #0xffffffffffffffff    	// #-1
  4044b0:	b	404428 <__fxstatat@plt+0x2988>
  4044b4:	nop
  4044b8:	mov	w2, #0x3a                  	// #58
  4044bc:	mov	x1, #0xffffffffffffffff    	// #-1
  4044c0:	b	404428 <__fxstatat@plt+0x2988>
  4044c4:	nop
  4044c8:	mov	w2, #0x3a                  	// #58
  4044cc:	b	404428 <__fxstatat@plt+0x2988>
  4044d0:	stp	x29, x30, [sp, #-160]!
  4044d4:	mov	x29, sp
  4044d8:	add	x8, sp, #0x20
  4044dc:	stp	x19, x20, [sp, #16]
  4044e0:	mov	x20, x2
  4044e4:	mov	w19, w0
  4044e8:	mov	w0, w1
  4044ec:	bl	402c40 <__fxstatat@plt+0x11a0>
  4044f0:	ldp	x0, x1, [sp, #32]
  4044f4:	stp	x0, x1, [sp, #104]
  4044f8:	add	x3, sp, #0x68
  4044fc:	ldr	w2, [sp, #116]
  404500:	mov	x1, x20
  404504:	ldp	x6, x7, [sp, #48]
  404508:	mvn	w4, w2
  40450c:	ldp	x8, x9, [sp, #64]
  404510:	and	w4, w4, #0x4000000
  404514:	ldr	x5, [sp, #80]
  404518:	eor	w4, w4, w2
  40451c:	mov	w0, w19
  404520:	mov	x2, #0xffffffffffffffff    	// #-1
  404524:	str	w4, [sp, #116]
  404528:	stp	x6, x7, [sp, #120]
  40452c:	stp	x8, x9, [sp, #136]
  404530:	str	x5, [sp, #152]
  404534:	bl	403df0 <__fxstatat@plt+0x2350>
  404538:	ldp	x19, x20, [sp, #16]
  40453c:	ldp	x29, x30, [sp], #160
  404540:	ret
  404544:	nop
  404548:	adrp	x5, 41d000 <__fxstatat@plt+0x1b560>
  40454c:	add	x5, x5, #0x300
  404550:	stp	x29, x30, [sp, #-80]!
  404554:	mov	x6, x1
  404558:	mov	w1, #0xa                   	// #10
  40455c:	mov	x29, sp
  404560:	ldp	x8, x9, [x5, #256]
  404564:	stp	x8, x9, [sp, #24]
  404568:	cmp	x6, #0x0
  40456c:	str	w1, [sp, #24]
  404570:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404574:	ldp	x10, x11, [x5, #272]
  404578:	stp	x10, x11, [sp, #40]
  40457c:	ldp	x8, x9, [x5, #288]
  404580:	stp	x8, x9, [sp, #56]
  404584:	ldr	x1, [x5, #304]
  404588:	str	x1, [sp, #72]
  40458c:	b.eq	4045b0 <__fxstatat@plt+0x2b10>  // b.none
  404590:	mov	x5, x2
  404594:	mov	x1, x3
  404598:	mov	x2, x4
  40459c:	add	x3, sp, #0x18
  4045a0:	stp	x6, x5, [sp, #64]
  4045a4:	bl	403df0 <__fxstatat@plt+0x2350>
  4045a8:	ldp	x29, x30, [sp], #80
  4045ac:	ret
  4045b0:	bl	4018a0 <abort@plt>
  4045b4:	nop
  4045b8:	mov	x4, #0xffffffffffffffff    	// #-1
  4045bc:	b	404548 <__fxstatat@plt+0x2aa8>
  4045c0:	mov	x4, x1
  4045c4:	mov	x3, x2
  4045c8:	mov	x1, x0
  4045cc:	mov	x2, x4
  4045d0:	mov	w0, #0x0                   	// #0
  4045d4:	mov	x4, #0xffffffffffffffff    	// #-1
  4045d8:	b	404548 <__fxstatat@plt+0x2aa8>
  4045dc:	nop
  4045e0:	mov	x4, x1
  4045e4:	mov	x5, x2
  4045e8:	mov	x1, x0
  4045ec:	mov	x2, x4
  4045f0:	mov	w0, #0x0                   	// #0
  4045f4:	mov	x4, x3
  4045f8:	mov	x3, x5
  4045fc:	b	404548 <__fxstatat@plt+0x2aa8>
  404600:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  404604:	add	x3, x3, #0x230
  404608:	add	x3, x3, #0x20
  40460c:	b	403df0 <__fxstatat@plt+0x2350>
  404610:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  404614:	add	x3, x3, #0x230
  404618:	mov	x2, x1
  40461c:	add	x3, x3, #0x20
  404620:	mov	x1, x0
  404624:	mov	w0, #0x0                   	// #0
  404628:	b	403df0 <__fxstatat@plt+0x2350>
  40462c:	nop
  404630:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  404634:	add	x3, x3, #0x230
  404638:	add	x3, x3, #0x20
  40463c:	mov	x2, #0xffffffffffffffff    	// #-1
  404640:	b	403df0 <__fxstatat@plt+0x2350>
  404644:	nop
  404648:	adrp	x3, 41d000 <__fxstatat@plt+0x1b560>
  40464c:	add	x3, x3, #0x230
  404650:	mov	x1, x0
  404654:	add	x3, x3, #0x20
  404658:	mov	x2, #0xffffffffffffffff    	// #-1
  40465c:	mov	w0, #0x0                   	// #0
  404660:	b	403df0 <__fxstatat@plt+0x2350>
  404664:	nop
  404668:	stp	x29, x30, [sp, #-160]!
  40466c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404670:	add	x1, x1, #0xb78
  404674:	mov	x29, sp
  404678:	add	x2, sp, #0x20
  40467c:	str	x19, [sp, #16]
  404680:	mov	x19, x0
  404684:	mov	w0, #0x0                   	// #0
  404688:	bl	4019e0 <__lxstat@plt>
  40468c:	cbnz	w0, 4046a8 <__fxstatat@plt+0x2c08>
  404690:	ldp	x1, x2, [sp, #32]
  404694:	stp	x2, x1, [x19]
  404698:	mov	x0, x19
  40469c:	ldr	x19, [sp, #16]
  4046a0:	ldp	x29, x30, [sp], #160
  4046a4:	ret
  4046a8:	mov	x0, #0x0                   	// #0
  4046ac:	ldr	x19, [sp, #16]
  4046b0:	ldp	x29, x30, [sp], #160
  4046b4:	ret
  4046b8:	sub	sp, sp, #0x50
  4046bc:	stp	x29, x30, [sp, #32]
  4046c0:	add	x29, sp, #0x20
  4046c4:	stp	x19, x20, [sp, #48]
  4046c8:	mov	x19, x5
  4046cc:	mov	x20, x4
  4046d0:	str	x21, [sp, #64]
  4046d4:	mov	x5, x3
  4046d8:	mov	x21, x0
  4046dc:	cbz	x1, 4048b8 <__fxstatat@plt+0x2e18>
  4046e0:	mov	x4, x2
  4046e4:	mov	x3, x1
  4046e8:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  4046ec:	mov	w1, #0x1                   	// #1
  4046f0:	add	x2, x2, #0x5a8
  4046f4:	bl	401900 <__fprintf_chk@plt>
  4046f8:	mov	w2, #0x5                   	// #5
  4046fc:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404700:	mov	x0, #0x0                   	// #0
  404704:	add	x1, x1, #0x5c0
  404708:	bl	401a10 <dcgettext@plt>
  40470c:	mov	x3, x0
  404710:	mov	w4, #0x7e3                 	// #2019
  404714:	mov	w1, #0x1                   	// #1
  404718:	mov	x0, x21
  40471c:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  404720:	add	x2, x2, #0x8b8
  404724:	bl	401900 <__fprintf_chk@plt>
  404728:	mov	w2, #0x5                   	// #5
  40472c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404730:	mov	x0, #0x0                   	// #0
  404734:	add	x1, x1, #0x5c8
  404738:	bl	401a10 <dcgettext@plt>
  40473c:	mov	x1, x21
  404740:	bl	401a20 <fputs_unlocked@plt>
  404744:	cmp	x19, #0x5
  404748:	b.eq	4048d4 <__fxstatat@plt+0x2e34>  // b.none
  40474c:	b.hi	4047a0 <__fxstatat@plt+0x2d00>  // b.pmore
  404750:	cmp	x19, #0x2
  404754:	b.eq	404914 <__fxstatat@plt+0x2e74>  // b.none
  404758:	b.ls	404814 <__fxstatat@plt+0x2d74>  // b.plast
  40475c:	cmp	x19, #0x3
  404760:	b.eq	404994 <__fxstatat@plt+0x2ef4>  // b.none
  404764:	mov	w2, #0x5                   	// #5
  404768:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40476c:	mov	x0, #0x0                   	// #0
  404770:	add	x1, x1, #0x6e0
  404774:	bl	401a10 <dcgettext@plt>
  404778:	mov	x2, x0
  40477c:	ldp	x3, x4, [x20]
  404780:	mov	x0, x21
  404784:	ldp	x5, x6, [x20, #16]
  404788:	mov	w1, #0x1                   	// #1
  40478c:	ldp	x29, x30, [sp, #32]
  404790:	ldp	x19, x20, [sp, #48]
  404794:	ldr	x21, [sp, #64]
  404798:	add	sp, sp, #0x50
  40479c:	b	401900 <__fprintf_chk@plt>
  4047a0:	cmp	x19, #0x8
  4047a4:	b.eq	4049d0 <__fxstatat@plt+0x2f30>  // b.none
  4047a8:	b.ls	404858 <__fxstatat@plt+0x2db8>  // b.plast
  4047ac:	cmp	x19, #0x9
  4047b0:	b.ne	404984 <__fxstatat@plt+0x2ee4>  // b.any
  4047b4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4047b8:	add	x1, x1, #0x7b0
  4047bc:	mov	w2, #0x5                   	// #5
  4047c0:	mov	x0, #0x0                   	// #0
  4047c4:	bl	401a10 <dcgettext@plt>
  4047c8:	ldp	x7, x8, [x20, #32]
  4047cc:	mov	x2, x0
  4047d0:	ldp	x3, x4, [x20]
  4047d4:	mov	x0, x21
  4047d8:	ldp	x5, x6, [x20, #16]
  4047dc:	str	x8, [sp]
  4047e0:	mov	w1, #0x1                   	// #1
  4047e4:	ldr	x8, [x20, #48]
  4047e8:	str	x8, [sp, #8]
  4047ec:	ldr	x8, [x20, #56]
  4047f0:	str	x8, [sp, #16]
  4047f4:	ldr	x8, [x20, #64]
  4047f8:	str	x8, [sp, #24]
  4047fc:	bl	401900 <__fprintf_chk@plt>
  404800:	ldp	x29, x30, [sp, #32]
  404804:	ldp	x19, x20, [sp, #48]
  404808:	ldr	x21, [sp, #64]
  40480c:	add	sp, sp, #0x50
  404810:	ret
  404814:	cbz	x19, 4048a4 <__fxstatat@plt+0x2e04>
  404818:	cmp	x19, #0x1
  40481c:	b.ne	404984 <__fxstatat@plt+0x2ee4>  // b.any
  404820:	mov	w2, #0x5                   	// #5
  404824:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404828:	mov	x0, #0x0                   	// #0
  40482c:	add	x1, x1, #0x698
  404830:	bl	401a10 <dcgettext@plt>
  404834:	mov	x2, x0
  404838:	mov	w1, w19
  40483c:	mov	x0, x21
  404840:	ldr	x3, [x20]
  404844:	ldp	x29, x30, [sp, #32]
  404848:	ldp	x19, x20, [sp, #48]
  40484c:	ldr	x21, [sp, #64]
  404850:	add	sp, sp, #0x50
  404854:	b	401900 <__fprintf_chk@plt>
  404858:	cmp	x19, #0x6
  40485c:	b.eq	40494c <__fxstatat@plt+0x2eac>  // b.none
  404860:	cmp	x19, #0x7
  404864:	b.ne	404984 <__fxstatat@plt+0x2ee4>  // b.any
  404868:	mov	w2, #0x5                   	// #5
  40486c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404870:	mov	x0, #0x0                   	// #0
  404874:	add	x1, x1, #0x750
  404878:	bl	401a10 <dcgettext@plt>
  40487c:	mov	x2, x0
  404880:	ldp	x7, x8, [x20, #32]
  404884:	mov	x0, x21
  404888:	ldp	x3, x4, [x20]
  40488c:	mov	w1, #0x1                   	// #1
  404890:	ldp	x5, x6, [x20, #16]
  404894:	str	x8, [sp]
  404898:	ldr	x8, [x20, #48]
  40489c:	str	x8, [sp, #8]
  4048a0:	bl	401900 <__fprintf_chk@plt>
  4048a4:	ldp	x29, x30, [sp, #32]
  4048a8:	ldp	x19, x20, [sp, #48]
  4048ac:	ldr	x21, [sp, #64]
  4048b0:	add	sp, sp, #0x50
  4048b4:	ret
  4048b8:	mov	x4, x3
  4048bc:	mov	w1, #0x1                   	// #1
  4048c0:	mov	x3, x2
  4048c4:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  4048c8:	add	x2, x2, #0x5b8
  4048cc:	bl	401900 <__fprintf_chk@plt>
  4048d0:	b	4046f8 <__fxstatat@plt+0x2c58>
  4048d4:	mov	w2, w19
  4048d8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4048dc:	mov	x0, #0x0                   	// #0
  4048e0:	add	x1, x1, #0x700
  4048e4:	bl	401a10 <dcgettext@plt>
  4048e8:	mov	x2, x0
  4048ec:	ldp	x3, x4, [x20]
  4048f0:	mov	x0, x21
  4048f4:	ldp	x5, x6, [x20, #16]
  4048f8:	mov	w1, #0x1                   	// #1
  4048fc:	ldp	x29, x30, [sp, #32]
  404900:	ldr	x7, [x20, #32]
  404904:	ldp	x19, x20, [sp, #48]
  404908:	ldr	x21, [sp, #64]
  40490c:	add	sp, sp, #0x50
  404910:	b	401900 <__fprintf_chk@plt>
  404914:	mov	w2, #0x5                   	// #5
  404918:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40491c:	mov	x0, #0x0                   	// #0
  404920:	add	x1, x1, #0x6a8
  404924:	bl	401a10 <dcgettext@plt>
  404928:	mov	x2, x0
  40492c:	ldp	x3, x4, [x20]
  404930:	mov	x0, x21
  404934:	ldp	x29, x30, [sp, #32]
  404938:	mov	w1, #0x1                   	// #1
  40493c:	ldp	x19, x20, [sp, #48]
  404940:	ldr	x21, [sp, #64]
  404944:	add	sp, sp, #0x50
  404948:	b	401900 <__fprintf_chk@plt>
  40494c:	mov	w2, #0x5                   	// #5
  404950:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404954:	mov	x0, #0x0                   	// #0
  404958:	add	x1, x1, #0x728
  40495c:	bl	401a10 <dcgettext@plt>
  404960:	mov	x2, x0
  404964:	ldp	x3, x4, [x20]
  404968:	mov	x0, x21
  40496c:	ldp	x5, x6, [x20, #16]
  404970:	mov	w1, #0x1                   	// #1
  404974:	ldp	x7, x8, [x20, #32]
  404978:	str	x8, [sp]
  40497c:	bl	401900 <__fprintf_chk@plt>
  404980:	b	4048a4 <__fxstatat@plt+0x2e04>
  404984:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404988:	mov	w2, #0x5                   	// #5
  40498c:	add	x1, x1, #0x7e8
  404990:	b	4047c0 <__fxstatat@plt+0x2d20>
  404994:	mov	w2, #0x5                   	// #5
  404998:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40499c:	mov	x0, #0x0                   	// #0
  4049a0:	add	x1, x1, #0x6c0
  4049a4:	bl	401a10 <dcgettext@plt>
  4049a8:	mov	x2, x0
  4049ac:	ldp	x3, x4, [x20]
  4049b0:	mov	x0, x21
  4049b4:	ldr	x5, [x20, #16]
  4049b8:	mov	w1, #0x1                   	// #1
  4049bc:	ldp	x29, x30, [sp, #32]
  4049c0:	ldp	x19, x20, [sp, #48]
  4049c4:	ldr	x21, [sp, #64]
  4049c8:	add	sp, sp, #0x50
  4049cc:	b	401900 <__fprintf_chk@plt>
  4049d0:	mov	w2, #0x5                   	// #5
  4049d4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4049d8:	mov	x0, #0x0                   	// #0
  4049dc:	add	x1, x1, #0x780
  4049e0:	bl	401a10 <dcgettext@plt>
  4049e4:	mov	x2, x0
  4049e8:	ldp	x7, x8, [x20, #32]
  4049ec:	mov	x0, x21
  4049f0:	ldp	x3, x4, [x20]
  4049f4:	mov	w1, #0x1                   	// #1
  4049f8:	ldp	x5, x6, [x20, #16]
  4049fc:	str	x8, [sp]
  404a00:	ldr	x8, [x20, #48]
  404a04:	str	x8, [sp, #8]
  404a08:	ldr	x8, [x20, #56]
  404a0c:	str	x8, [sp, #16]
  404a10:	bl	401900 <__fprintf_chk@plt>
  404a14:	b	4048a4 <__fxstatat@plt+0x2e04>
  404a18:	ldr	x5, [x4]
  404a1c:	cbz	x5, 404a38 <__fxstatat@plt+0x2f98>
  404a20:	mov	x5, #0x0                   	// #0
  404a24:	nop
  404a28:	add	x5, x5, #0x1
  404a2c:	ldr	x6, [x4, x5, lsl #3]
  404a30:	cbnz	x6, 404a28 <__fxstatat@plt+0x2f88>
  404a34:	b	4046b8 <__fxstatat@plt+0x2c18>
  404a38:	mov	x5, #0x0                   	// #0
  404a3c:	b	4046b8 <__fxstatat@plt+0x2c18>
  404a40:	stp	x29, x30, [sp, #-96]!
  404a44:	mov	x5, #0x0                   	// #0
  404a48:	mov	x29, sp
  404a4c:	add	x8, sp, #0x10
  404a50:	ldr	w7, [x4, #24]
  404a54:	ldp	x6, x11, [x4]
  404a58:	b	404a80 <__fxstatat@plt+0x2fe0>
  404a5c:	mov	x4, x6
  404a60:	add	x8, x8, #0x8
  404a64:	and	x6, x10, #0xfffffffffffffff8
  404a68:	ldr	x4, [x4]
  404a6c:	stur	x4, [x8, #-8]
  404a70:	cbz	x4, 404ab0 <__fxstatat@plt+0x3010>
  404a74:	add	x5, x5, #0x1
  404a78:	cmp	x5, #0xa
  404a7c:	b.eq	404ab0 <__fxstatat@plt+0x3010>  // b.none
  404a80:	add	x10, x6, #0xf
  404a84:	add	w9, w7, #0x8
  404a88:	tbz	w7, #31, 404a5c <__fxstatat@plt+0x2fbc>
  404a8c:	add	x4, x11, w7, sxtw
  404a90:	add	x10, x6, #0xf
  404a94:	mov	w7, w9
  404a98:	cmp	w9, #0x0
  404a9c:	b.gt	404a5c <__fxstatat@plt+0x2fbc>
  404aa0:	ldr	x4, [x4]
  404aa4:	str	x4, [x8]
  404aa8:	add	x8, x8, #0x8
  404aac:	cbnz	x4, 404a74 <__fxstatat@plt+0x2fd4>
  404ab0:	add	x4, sp, #0x10
  404ab4:	bl	4046b8 <__fxstatat@plt+0x2c18>
  404ab8:	ldp	x29, x30, [sp], #96
  404abc:	ret
  404ac0:	stp	x29, x30, [sp, #-288]!
  404ac4:	mov	w12, #0xffffffe0            	// #-32
  404ac8:	mov	w13, #0xffffff80            	// #-128
  404acc:	mov	x29, sp
  404ad0:	add	x14, sp, #0x100
  404ad4:	add	x11, sp, #0x120
  404ad8:	add	x9, sp, #0x30
  404adc:	mov	w8, w12
  404ae0:	mov	x10, #0x0                   	// #0
  404ae4:	stp	x11, x11, [sp, #16]
  404ae8:	str	x14, [sp, #32]
  404aec:	stp	w12, w13, [sp, #40]
  404af0:	str	q0, [sp, #128]
  404af4:	str	q1, [sp, #144]
  404af8:	str	q2, [sp, #160]
  404afc:	str	q3, [sp, #176]
  404b00:	str	q4, [sp, #192]
  404b04:	str	q5, [sp, #208]
  404b08:	str	q6, [sp, #224]
  404b0c:	str	q7, [sp, #240]
  404b10:	stp	x4, x5, [sp, #256]
  404b14:	stp	x6, x7, [sp, #272]
  404b18:	b	404b40 <__fxstatat@plt+0x30a0>
  404b1c:	mov	x4, x11
  404b20:	add	x9, x9, #0x8
  404b24:	add	x11, x11, #0x8
  404b28:	ldr	x4, [x4]
  404b2c:	stur	x4, [x9, #-8]
  404b30:	cbz	x4, 404b6c <__fxstatat@plt+0x30cc>
  404b34:	add	x10, x10, #0x1
  404b38:	cmp	x10, #0xa
  404b3c:	b.eq	404b6c <__fxstatat@plt+0x30cc>  // b.none
  404b40:	add	w5, w8, #0x8
  404b44:	tbz	w8, #31, 404b1c <__fxstatat@plt+0x307c>
  404b48:	add	x4, sp, #0x120
  404b4c:	cmp	w5, #0x0
  404b50:	add	x4, x4, w8, sxtw
  404b54:	mov	w8, w5
  404b58:	b.gt	404b1c <__fxstatat@plt+0x307c>
  404b5c:	ldr	x4, [x4]
  404b60:	str	x4, [x9]
  404b64:	add	x9, x9, #0x8
  404b68:	cbnz	x4, 404b34 <__fxstatat@plt+0x3094>
  404b6c:	add	x4, sp, #0x30
  404b70:	mov	x5, x10
  404b74:	bl	4046b8 <__fxstatat@plt+0x2c18>
  404b78:	ldp	x29, x30, [sp], #288
  404b7c:	ret
  404b80:	stp	x29, x30, [sp, #-16]!
  404b84:	mov	w2, #0x5                   	// #5
  404b88:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404b8c:	mov	x29, sp
  404b90:	add	x1, x1, #0x828
  404b94:	mov	x0, #0x0                   	// #0
  404b98:	bl	401a10 <dcgettext@plt>
  404b9c:	mov	x1, x0
  404ba0:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  404ba4:	mov	w0, #0x1                   	// #1
  404ba8:	add	x2, x2, #0x840
  404bac:	bl	4017f0 <__printf_chk@plt>
  404bb0:	mov	w2, #0x5                   	// #5
  404bb4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404bb8:	mov	x0, #0x0                   	// #0
  404bbc:	add	x1, x1, #0x858
  404bc0:	bl	401a10 <dcgettext@plt>
  404bc4:	mov	x1, x0
  404bc8:	adrp	x3, 409000 <__fxstatat@plt+0x7560>
  404bcc:	add	x3, x3, #0x9d8
  404bd0:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  404bd4:	mov	w0, #0x1                   	// #1
  404bd8:	add	x2, x2, #0xa00
  404bdc:	bl	4017f0 <__printf_chk@plt>
  404be0:	mov	w2, #0x5                   	// #5
  404be4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404be8:	mov	x0, #0x0                   	// #0
  404bec:	add	x1, x1, #0x870
  404bf0:	bl	401a10 <dcgettext@plt>
  404bf4:	ldp	x29, x30, [sp], #16
  404bf8:	adrp	x1, 41d000 <__fxstatat@plt+0x1b560>
  404bfc:	ldr	x1, [x1, #680]
  404c00:	b	401a20 <fputs_unlocked@plt>
  404c04:	nop
  404c08:	stp	x29, x30, [sp, #-32]!
  404c0c:	mov	x29, sp
  404c10:	str	x19, [sp, #16]
  404c14:	mov	x19, x0
  404c18:	bl	4017a0 <malloc@plt>
  404c1c:	cmp	x0, #0x0
  404c20:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404c24:	b.ne	404c34 <__fxstatat@plt+0x3194>  // b.any
  404c28:	ldr	x19, [sp, #16]
  404c2c:	ldp	x29, x30, [sp], #32
  404c30:	ret
  404c34:	bl	404e60 <__fxstatat@plt+0x33c0>
  404c38:	umulh	x2, x0, x1
  404c3c:	mul	x0, x0, x1
  404c40:	cmp	x2, #0x0
  404c44:	cset	x1, ne  // ne = any
  404c48:	tbnz	x0, #63, 404c54 <__fxstatat@plt+0x31b4>
  404c4c:	cbnz	x1, 404c54 <__fxstatat@plt+0x31b4>
  404c50:	b	404c08 <__fxstatat@plt+0x3168>
  404c54:	stp	x29, x30, [sp, #-16]!
  404c58:	mov	x29, sp
  404c5c:	bl	404e60 <__fxstatat@plt+0x33c0>
  404c60:	b	404c08 <__fxstatat@plt+0x3168>
  404c64:	nop
  404c68:	stp	x29, x30, [sp, #-32]!
  404c6c:	cmp	x1, #0x0
  404c70:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  404c74:	mov	x29, sp
  404c78:	b.ne	404ca0 <__fxstatat@plt+0x3200>  // b.any
  404c7c:	str	x19, [sp, #16]
  404c80:	mov	x19, x1
  404c84:	bl	401840 <realloc@plt>
  404c88:	cmp	x0, #0x0
  404c8c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404c90:	b.ne	404cb0 <__fxstatat@plt+0x3210>  // b.any
  404c94:	ldr	x19, [sp, #16]
  404c98:	ldp	x29, x30, [sp], #32
  404c9c:	ret
  404ca0:	bl	401950 <free@plt>
  404ca4:	mov	x0, #0x0                   	// #0
  404ca8:	ldp	x29, x30, [sp], #32
  404cac:	ret
  404cb0:	bl	404e60 <__fxstatat@plt+0x33c0>
  404cb4:	nop
  404cb8:	umulh	x3, x1, x2
  404cbc:	mul	x1, x1, x2
  404cc0:	cmp	x3, #0x0
  404cc4:	cset	x2, ne  // ne = any
  404cc8:	tbnz	x1, #63, 404cd4 <__fxstatat@plt+0x3234>
  404ccc:	cbnz	x2, 404cd4 <__fxstatat@plt+0x3234>
  404cd0:	b	404c68 <__fxstatat@plt+0x31c8>
  404cd4:	stp	x29, x30, [sp, #-16]!
  404cd8:	mov	x29, sp
  404cdc:	bl	404e60 <__fxstatat@plt+0x33c0>
  404ce0:	mov	x4, x1
  404ce4:	ldr	x3, [x1]
  404ce8:	cbz	x0, 404d14 <__fxstatat@plt+0x3274>
  404cec:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  404cf0:	movk	x1, #0x5554
  404cf4:	udiv	x1, x1, x2
  404cf8:	cmp	x1, x3
  404cfc:	b.ls	404d30 <__fxstatat@plt+0x3290>  // b.plast
  404d00:	add	x1, x3, #0x1
  404d04:	add	x3, x1, x3, lsr #1
  404d08:	mul	x1, x3, x2
  404d0c:	str	x3, [x4]
  404d10:	b	404c68 <__fxstatat@plt+0x31c8>
  404d14:	cbz	x3, 404d3c <__fxstatat@plt+0x329c>
  404d18:	umulh	x5, x3, x2
  404d1c:	mul	x1, x3, x2
  404d20:	cmp	x5, #0x0
  404d24:	cset	x2, ne  // ne = any
  404d28:	tbnz	x1, #63, 404d30 <__fxstatat@plt+0x3290>
  404d2c:	cbz	x2, 404d0c <__fxstatat@plt+0x326c>
  404d30:	stp	x29, x30, [sp, #-16]!
  404d34:	mov	x29, sp
  404d38:	bl	404e60 <__fxstatat@plt+0x33c0>
  404d3c:	mov	x3, #0x80                  	// #128
  404d40:	cmp	x2, x3
  404d44:	udiv	x3, x3, x2
  404d48:	cinc	x3, x3, hi  // hi = pmore
  404d4c:	b	404d18 <__fxstatat@plt+0x3278>
  404d50:	mov	x2, x1
  404d54:	ldr	x1, [x1]
  404d58:	cbz	x0, 404d7c <__fxstatat@plt+0x32dc>
  404d5c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  404d60:	movk	x3, #0x5553
  404d64:	cmp	x1, x3
  404d68:	b.hi	404d94 <__fxstatat@plt+0x32f4>  // b.pmore
  404d6c:	add	x3, x1, #0x1
  404d70:	add	x1, x3, x1, lsr #1
  404d74:	str	x1, [x2]
  404d78:	b	404c68 <__fxstatat@plt+0x31c8>
  404d7c:	cmp	x1, #0x0
  404d80:	cbnz	x1, 404d90 <__fxstatat@plt+0x32f0>
  404d84:	mov	x1, #0x80                  	// #128
  404d88:	str	x1, [x2]
  404d8c:	b	404c68 <__fxstatat@plt+0x31c8>
  404d90:	b.ge	404d74 <__fxstatat@plt+0x32d4>  // b.tcont
  404d94:	stp	x29, x30, [sp, #-16]!
  404d98:	mov	x29, sp
  404d9c:	bl	404e60 <__fxstatat@plt+0x33c0>
  404da0:	stp	x29, x30, [sp, #-32]!
  404da4:	mov	x29, sp
  404da8:	str	x19, [sp, #16]
  404dac:	mov	x19, x0
  404db0:	bl	404c08 <__fxstatat@plt+0x3168>
  404db4:	mov	x2, x19
  404db8:	mov	w1, #0x0                   	// #0
  404dbc:	ldr	x19, [sp, #16]
  404dc0:	ldp	x29, x30, [sp], #32
  404dc4:	b	401810 <memset@plt>
  404dc8:	umulh	x4, x0, x1
  404dcc:	stp	x29, x30, [sp, #-16]!
  404dd0:	mul	x2, x0, x1
  404dd4:	cmp	x4, #0x0
  404dd8:	mov	x29, sp
  404ddc:	cset	x3, ne  // ne = any
  404de0:	tbnz	x2, #63, 404df8 <__fxstatat@plt+0x3358>
  404de4:	cbnz	x3, 404df8 <__fxstatat@plt+0x3358>
  404de8:	bl	401820 <calloc@plt>
  404dec:	cbz	x0, 404df8 <__fxstatat@plt+0x3358>
  404df0:	ldp	x29, x30, [sp], #16
  404df4:	ret
  404df8:	bl	404e60 <__fxstatat@plt+0x33c0>
  404dfc:	nop
  404e00:	stp	x29, x30, [sp, #-32]!
  404e04:	mov	x29, sp
  404e08:	stp	x19, x20, [sp, #16]
  404e0c:	mov	x19, x1
  404e10:	mov	x20, x0
  404e14:	mov	x0, x1
  404e18:	bl	404c08 <__fxstatat@plt+0x3168>
  404e1c:	mov	x2, x19
  404e20:	mov	x1, x20
  404e24:	ldp	x19, x20, [sp, #16]
  404e28:	ldp	x29, x30, [sp], #32
  404e2c:	b	4016a0 <memcpy@plt>
  404e30:	stp	x29, x30, [sp, #-32]!
  404e34:	mov	x29, sp
  404e38:	str	x19, [sp, #16]
  404e3c:	mov	x19, x0
  404e40:	bl	4016e0 <strlen@plt>
  404e44:	mov	x1, x0
  404e48:	mov	x0, x19
  404e4c:	add	x1, x1, #0x1
  404e50:	ldr	x19, [sp, #16]
  404e54:	ldp	x29, x30, [sp], #32
  404e58:	b	404e00 <__fxstatat@plt+0x3360>
  404e5c:	nop
  404e60:	stp	x29, x30, [sp, #-32]!
  404e64:	adrp	x0, 41d000 <__fxstatat@plt+0x1b560>
  404e68:	mov	w2, #0x5                   	// #5
  404e6c:	mov	x29, sp
  404e70:	str	x19, [sp, #16]
  404e74:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404e78:	ldr	w19, [x0, #552]
  404e7c:	add	x1, x1, #0x8e8
  404e80:	mov	x0, #0x0                   	// #0
  404e84:	bl	401a10 <dcgettext@plt>
  404e88:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  404e8c:	mov	x3, x0
  404e90:	add	x2, x2, #0xca8
  404e94:	mov	w0, w19
  404e98:	mov	w1, #0x0                   	// #0
  404e9c:	bl	401710 <error@plt>
  404ea0:	bl	4018a0 <abort@plt>
  404ea4:	nop
  404ea8:	stp	x29, x30, [sp, #-16]!
  404eac:	orr	w1, w1, #0x200
  404eb0:	mov	x29, sp
  404eb4:	bl	406438 <__fxstatat@plt+0x4998>
  404eb8:	cbz	x0, 404ec4 <__fxstatat@plt+0x3424>
  404ebc:	ldp	x29, x30, [sp], #16
  404ec0:	ret
  404ec4:	bl	401a70 <__errno_location@plt>
  404ec8:	ldr	w0, [x0]
  404ecc:	cmp	w0, #0x16
  404ed0:	b.eq	404ed8 <__fxstatat@plt+0x3438>  // b.none
  404ed4:	bl	404e60 <__fxstatat@plt+0x33c0>
  404ed8:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  404edc:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404ee0:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  404ee4:	add	x3, x3, #0x920
  404ee8:	add	x1, x1, #0x900
  404eec:	add	x0, x0, #0x910
  404ef0:	mov	w2, #0x29                  	// #41
  404ef4:	bl	401a60 <__assert_fail@plt>
  404ef8:	ldr	w0, [x0, #72]
  404efc:	mov	w2, #0x11                  	// #17
  404f00:	and	w0, w0, w2
  404f04:	cmp	w0, #0x10
  404f08:	b.eq	404f2c <__fxstatat@plt+0x348c>  // b.none
  404f0c:	cmp	w0, w2
  404f10:	mov	w0, #0x0                   	// #0
  404f14:	b.eq	404f1c <__fxstatat@plt+0x347c>  // b.none
  404f18:	ret
  404f1c:	ldr	x0, [x1, #88]
  404f20:	cmp	x0, #0x0
  404f24:	cset	w0, ne  // ne = any
  404f28:	ret
  404f2c:	mov	w0, #0x1                   	// #1
  404f30:	ret
  404f34:	nop
  404f38:	ldr	x3, [x0, #8]
  404f3c:	ldr	x2, [x1, #8]
  404f40:	cmp	x3, x2
  404f44:	b.eq	404f50 <__fxstatat@plt+0x34b0>  // b.none
  404f48:	mov	w0, #0x0                   	// #0
  404f4c:	ret
  404f50:	ldr	x2, [x0]
  404f54:	ldr	x0, [x1]
  404f58:	cmp	x2, x0
  404f5c:	cset	w0, eq  // eq = none
  404f60:	ret
  404f64:	nop
  404f68:	ldr	x0, [x0, #8]
  404f6c:	udiv	x2, x0, x1
  404f70:	msub	x0, x2, x1, x0
  404f74:	ret
  404f78:	ldr	x0, [x0]
  404f7c:	udiv	x2, x0, x1
  404f80:	msub	x0, x2, x1, x0
  404f84:	ret
  404f88:	ldr	x2, [x0]
  404f8c:	ldr	x0, [x1]
  404f90:	cmp	x2, x0
  404f94:	cset	w0, eq  // eq = none
  404f98:	ret
  404f9c:	nop
  404fa0:	ldr	x2, [x0]
  404fa4:	mov	w3, #0xffffffff            	// #-1
  404fa8:	ldr	x0, [x1]
  404fac:	ldr	x2, [x2, #128]
  404fb0:	ldr	x1, [x0, #128]
  404fb4:	cmp	x2, x1
  404fb8:	cset	w0, hi  // hi = pmore
  404fbc:	csel	w0, w0, w3, cs  // cs = hs, nlast
  404fc0:	ret
  404fc4:	nop
  404fc8:	stp	x29, x30, [sp, #-48]!
  404fcc:	mov	x29, sp
  404fd0:	stp	x19, x20, [sp, #16]
  404fd4:	mov	x19, x1
  404fd8:	mov	x20, x2
  404fdc:	stp	x21, x22, [sp, #32]
  404fe0:	mov	x21, x0
  404fe4:	ldr	x1, [x0, #56]
  404fe8:	ldr	x0, [x0, #16]
  404fec:	cmp	x1, x2
  404ff0:	ldr	x22, [x21, #64]
  404ff4:	b.cs	40501c <__fxstatat@plt+0x357c>  // b.hs, b.nlast
  404ff8:	add	x1, x2, #0x28
  404ffc:	str	x1, [x21, #56]
  405000:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  405004:	cmp	x1, x2
  405008:	b.hi	40509c <__fxstatat@plt+0x35fc>  // b.pmore
  40500c:	lsl	x1, x1, #3
  405010:	bl	401840 <realloc@plt>
  405014:	cbz	x0, 405098 <__fxstatat@plt+0x35f8>
  405018:	str	x0, [x21, #16]
  40501c:	mov	x1, x0
  405020:	cbz	x19, 405034 <__fxstatat@plt+0x3594>
  405024:	nop
  405028:	str	x19, [x1], #8
  40502c:	ldr	x19, [x19, #16]
  405030:	cbnz	x19, 405028 <__fxstatat@plt+0x3588>
  405034:	mov	x3, x22
  405038:	mov	x1, x20
  40503c:	mov	x2, #0x8                   	// #8
  405040:	bl	401740 <qsort@plt>
  405044:	ldr	x2, [x21, #16]
  405048:	subs	x6, x20, #0x1
  40504c:	mov	x1, #0x0                   	// #0
  405050:	mov	x5, x2
  405054:	ldr	x0, [x5], #8
  405058:	mov	x3, x0
  40505c:	b.ne	405068 <__fxstatat@plt+0x35c8>  // b.any
  405060:	b	4050bc <__fxstatat@plt+0x361c>
  405064:	ldr	x3, [x2, x1, lsl #3]
  405068:	ldr	x4, [x5, x1, lsl #3]
  40506c:	str	x4, [x3, #16]
  405070:	add	x1, x1, #0x1
  405074:	cmp	x1, x6
  405078:	b.ne	405064 <__fxstatat@plt+0x35c4>  // b.any
  40507c:	add	x20, x2, x20, lsl #3
  405080:	ldur	x1, [x20, #-8]
  405084:	str	xzr, [x1, #16]
  405088:	ldp	x19, x20, [sp, #16]
  40508c:	ldp	x21, x22, [sp, #32]
  405090:	ldp	x29, x30, [sp], #48
  405094:	ret
  405098:	ldr	x0, [x21, #16]
  40509c:	bl	401950 <free@plt>
  4050a0:	str	xzr, [x21, #16]
  4050a4:	mov	x0, x19
  4050a8:	str	xzr, [x21, #56]
  4050ac:	ldp	x19, x20, [sp, #16]
  4050b0:	ldp	x21, x22, [sp, #32]
  4050b4:	ldp	x29, x30, [sp], #48
  4050b8:	ret
  4050bc:	mov	x1, x0
  4050c0:	b	405084 <__fxstatat@plt+0x35e4>
  4050c4:	nop
  4050c8:	stp	x29, x30, [sp, #-48]!
  4050cc:	mov	x29, sp
  4050d0:	stp	x19, x20, [sp, #16]
  4050d4:	mov	x20, x2
  4050d8:	add	x2, x2, #0x100
  4050dc:	stp	x21, x22, [sp, #32]
  4050e0:	mov	x21, x0
  4050e4:	mov	x22, x1
  4050e8:	and	x0, x2, #0xfffffffffffffff8
  4050ec:	bl	4017a0 <malloc@plt>
  4050f0:	mov	x19, x0
  4050f4:	cbz	x0, 405134 <__fxstatat@plt+0x3694>
  4050f8:	mov	x1, x22
  4050fc:	mov	x2, x20
  405100:	add	x0, x0, #0xf8
  405104:	bl	4016a0 <memcpy@plt>
  405108:	add	x2, x19, x20
  40510c:	mov	w0, #0x30000               	// #196608
  405110:	ldr	x1, [x21, #32]
  405114:	strb	wzr, [x2, #248]
  405118:	stp	xzr, xzr, [x19, #24]
  40511c:	str	xzr, [x19, #40]
  405120:	str	x1, [x19, #56]
  405124:	str	wzr, [x19, #64]
  405128:	str	x21, [x19, #80]
  40512c:	str	x20, [x19, #96]
  405130:	stur	w0, [x19, #110]
  405134:	mov	x0, x19
  405138:	ldp	x19, x20, [sp, #16]
  40513c:	ldp	x21, x22, [sp, #32]
  405140:	ldp	x29, x30, [sp], #48
  405144:	ret
  405148:	cbz	x0, 40518c <__fxstatat@plt+0x36ec>
  40514c:	stp	x29, x30, [sp, #-32]!
  405150:	mov	x29, sp
  405154:	stp	x19, x20, [sp, #16]
  405158:	mov	x19, x0
  40515c:	nop
  405160:	mov	x20, x19
  405164:	ldr	x19, [x19, #16]
  405168:	ldr	x0, [x20, #24]
  40516c:	cbz	x0, 405174 <__fxstatat@plt+0x36d4>
  405170:	bl	401850 <closedir@plt>
  405174:	mov	x0, x20
  405178:	bl	401950 <free@plt>
  40517c:	cbnz	x19, 405160 <__fxstatat@plt+0x36c0>
  405180:	ldp	x19, x20, [sp, #16]
  405184:	ldp	x29, x30, [sp], #32
  405188:	ret
  40518c:	ret
  405190:	stp	x29, x30, [sp, #-32]!
  405194:	mov	x29, sp
  405198:	str	x19, [sp, #16]
  40519c:	mov	x19, x0
  4051a0:	b	4051ac <__fxstatat@plt+0x370c>
  4051a4:	bl	408598 <__fxstatat@plt+0x6af8>
  4051a8:	tbz	w0, #31, 4051d0 <__fxstatat@plt+0x3730>
  4051ac:	mov	x0, x19
  4051b0:	bl	408548 <__fxstatat@plt+0x6aa8>
  4051b4:	mov	w1, w0
  4051b8:	mov	x0, x19
  4051bc:	tst	w1, #0xff
  4051c0:	b.eq	4051a4 <__fxstatat@plt+0x3704>  // b.none
  4051c4:	ldr	x19, [sp, #16]
  4051c8:	ldp	x29, x30, [sp], #32
  4051cc:	ret
  4051d0:	bl	401860 <close@plt>
  4051d4:	b	4051ac <__fxstatat@plt+0x370c>
  4051d8:	stp	x29, x30, [sp, #-176]!
  4051dc:	mov	x29, sp
  4051e0:	stp	x21, x22, [sp, #32]
  4051e4:	ldr	x22, [x0, #80]
  4051e8:	stp	x19, x20, [sp, #16]
  4051ec:	mov	x19, x0
  4051f0:	ldr	w0, [x22, #72]
  4051f4:	tbz	w0, #9, 405278 <__fxstatat@plt+0x37d8>
  4051f8:	ldr	x21, [x22, #80]
  4051fc:	mov	w20, w1
  405200:	cbz	x21, 405234 <__fxstatat@plt+0x3794>
  405204:	ldr	x2, [x19, #120]
  405208:	add	x1, sp, #0x38
  40520c:	mov	x0, x21
  405210:	str	x2, [sp, #56]
  405214:	bl	407bf0 <__fxstatat@plt+0x6150>
  405218:	cbz	x0, 405264 <__fxstatat@plt+0x37c4>
  40521c:	ldr	x20, [x0, #8]
  405220:	ldp	x21, x22, [sp, #32]
  405224:	mov	x0, x20
  405228:	ldp	x19, x20, [sp, #16]
  40522c:	ldp	x29, x30, [sp], #176
  405230:	ret
  405234:	adrp	x4, 401000 <mbrtowc@plt-0x690>
  405238:	adrp	x3, 404000 <__fxstatat@plt+0x2560>
  40523c:	add	x4, x4, #0x950
  405240:	add	x3, x3, #0xf88
  405244:	adrp	x2, 404000 <__fxstatat@plt+0x2560>
  405248:	mov	x1, #0x0                   	// #0
  40524c:	add	x2, x2, #0xf78
  405250:	mov	x0, #0xd                   	// #13
  405254:	bl	407e88 <__fxstatat@plt+0x63e8>
  405258:	str	x0, [x22, #80]
  40525c:	mov	x21, x0
  405260:	cbnz	x0, 405204 <__fxstatat@plt+0x3764>
  405264:	tbnz	w20, #31, 405278 <__fxstatat@plt+0x37d8>
  405268:	mov	w0, w20
  40526c:	add	x1, sp, #0x38
  405270:	bl	401800 <fstatfs@plt>
  405274:	cbz	w0, 405290 <__fxstatat@plt+0x37f0>
  405278:	mov	x20, #0x0                   	// #0
  40527c:	mov	x0, x20
  405280:	ldp	x19, x20, [sp, #16]
  405284:	ldp	x21, x22, [sp, #32]
  405288:	ldp	x29, x30, [sp], #176
  40528c:	ret
  405290:	ldr	x20, [sp, #56]
  405294:	cbz	x21, 40527c <__fxstatat@plt+0x37dc>
  405298:	mov	x0, #0x10                  	// #16
  40529c:	bl	4017a0 <malloc@plt>
  4052a0:	mov	x22, x0
  4052a4:	cbz	x0, 40527c <__fxstatat@plt+0x37dc>
  4052a8:	ldr	x2, [x19, #120]
  4052ac:	stp	x2, x20, [x22]
  4052b0:	mov	x0, x21
  4052b4:	mov	x1, x22
  4052b8:	bl	4083e0 <__fxstatat@plt+0x6940>
  4052bc:	cbz	x0, 4052d0 <__fxstatat@plt+0x3830>
  4052c0:	cmp	x22, x0
  4052c4:	b.ne	4052e0 <__fxstatat@plt+0x3840>  // b.any
  4052c8:	ldr	x20, [sp, #56]
  4052cc:	b	40527c <__fxstatat@plt+0x37dc>
  4052d0:	mov	x0, x22
  4052d4:	bl	401950 <free@plt>
  4052d8:	ldr	x20, [sp, #56]
  4052dc:	b	40527c <__fxstatat@plt+0x37dc>
  4052e0:	bl	4018a0 <abort@plt>
  4052e4:	nop
  4052e8:	stp	x29, x30, [sp, #-16]!
  4052ec:	mov	x29, sp
  4052f0:	bl	4051d8 <__fxstatat@plt+0x3738>
  4052f4:	mov	x1, x0
  4052f8:	mov	x0, #0x4973                	// #18803
  4052fc:	movk	x0, #0x5265, lsl #16
  405300:	cmp	x1, x0
  405304:	b.eq	405380 <__fxstatat@plt+0x38e0>  // b.none
  405308:	b.le	40534c <__fxstatat@plt+0x38ac>
  40530c:	mov	x2, #0x5342                	// #21314
  405310:	mov	w0, #0x2                   	// #2
  405314:	movk	x2, #0x5846, lsl #16
  405318:	cmp	x1, x2
  40531c:	b.eq	405344 <__fxstatat@plt+0x38a4>  // b.none
  405320:	mov	x2, #0x4d42                	// #19778
  405324:	mov	w0, #0x0                   	// #0
  405328:	movk	x2, #0xff53, lsl #16
  40532c:	cmp	x1, x2
  405330:	b.eq	405344 <__fxstatat@plt+0x38a4>  // b.none
  405334:	mov	x0, #0x414f                	// #16719
  405338:	movk	x0, #0x5346, lsl #16
  40533c:	cmp	x1, x0
  405340:	cset	w0, ne  // ne = any
  405344:	ldp	x29, x30, [sp], #16
  405348:	ret
  40534c:	mov	x0, #0x6969                	// #26985
  405350:	cmp	x1, x0
  405354:	b.eq	405378 <__fxstatat@plt+0x38d8>  // b.none
  405358:	mov	x2, #0x9fa0                	// #40864
  40535c:	mov	w0, #0x0                   	// #0
  405360:	cmp	x1, x2
  405364:	b.eq	405344 <__fxstatat@plt+0x38a4>  // b.none
  405368:	cmp	x1, #0x0
  40536c:	cset	w0, ne  // ne = any
  405370:	ldp	x29, x30, [sp], #16
  405374:	ret
  405378:	mov	w0, #0x0                   	// #0
  40537c:	b	405344 <__fxstatat@plt+0x38a4>
  405380:	mov	w0, #0x2                   	// #2
  405384:	b	405344 <__fxstatat@plt+0x38a4>
  405388:	stp	x29, x30, [sp, #-32]!
  40538c:	mov	x29, sp
  405390:	stp	x19, x20, [sp, #16]
  405394:	mov	x19, x0
  405398:	mov	w20, w1
  40539c:	mov	w0, #0xffffff9c            	// #-100
  4053a0:	ldr	w1, [x19, #44]
  4053a4:	cmp	w1, w20
  4053a8:	ccmp	w1, w0, #0x4, eq  // eq = none
  4053ac:	b.ne	405404 <__fxstatat@plt+0x3964>  // b.any
  4053b0:	and	w2, w2, #0xff
  4053b4:	cbnz	w2, 4053d8 <__fxstatat@plt+0x3938>
  4053b8:	ldr	w0, [x19, #72]
  4053bc:	tst	x0, #0x4
  4053c0:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  4053c4:	b.ge	4053f8 <__fxstatat@plt+0x3958>  // b.tcont
  4053c8:	str	w20, [x19, #44]
  4053cc:	ldp	x19, x20, [sp, #16]
  4053d0:	ldp	x29, x30, [sp], #32
  4053d4:	ret
  4053d8:	add	x0, x19, #0x60
  4053dc:	bl	408550 <__fxstatat@plt+0x6ab0>
  4053e0:	tbnz	w0, #31, 4053c8 <__fxstatat@plt+0x3928>
  4053e4:	bl	401860 <close@plt>
  4053e8:	str	w20, [x19, #44]
  4053ec:	ldp	x19, x20, [sp, #16]
  4053f0:	ldp	x29, x30, [sp], #32
  4053f4:	ret
  4053f8:	mov	w0, w1
  4053fc:	bl	401860 <close@plt>
  405400:	b	4053e8 <__fxstatat@plt+0x3948>
  405404:	bl	4018a0 <abort@plt>
  405408:	stp	x29, x30, [sp, #-32]!
  40540c:	mov	x29, sp
  405410:	ldr	w1, [x0, #72]
  405414:	stp	x19, x20, [sp, #16]
  405418:	mov	x19, x0
  40541c:	mov	w20, #0x0                   	// #0
  405420:	tbnz	w1, #2, 405438 <__fxstatat@plt+0x3998>
  405424:	tbz	w1, #9, 405450 <__fxstatat@plt+0x39b0>
  405428:	and	w20, w1, #0x4
  40542c:	mov	w2, #0x1                   	// #1
  405430:	mov	w1, #0xffffff9c            	// #-100
  405434:	bl	405388 <__fxstatat@plt+0x38e8>
  405438:	add	x0, x19, #0x60
  40543c:	bl	405190 <__fxstatat@plt+0x36f0>
  405440:	mov	w0, w20
  405444:	ldp	x19, x20, [sp, #16]
  405448:	ldp	x29, x30, [sp], #32
  40544c:	ret
  405450:	ldr	w0, [x0, #40]
  405454:	bl	401720 <fchdir@plt>
  405458:	cmp	w0, #0x0
  40545c:	cset	w20, ne  // ne = any
  405460:	add	x0, x19, #0x60
  405464:	bl	405190 <__fxstatat@plt+0x36f0>
  405468:	mov	w0, w20
  40546c:	ldp	x19, x20, [sp, #16]
  405470:	ldp	x29, x30, [sp], #32
  405474:	ret
  405478:	stp	x29, x30, [sp, #-48]!
  40547c:	and	w3, w3, #0xff
  405480:	mov	x29, sp
  405484:	ldr	x5, [x2, #88]
  405488:	stp	x19, x20, [sp, #16]
  40548c:	ldr	w4, [x1]
  405490:	str	x21, [sp, #32]
  405494:	mov	x19, x2
  405498:	mov	x21, x1
  40549c:	add	x20, x2, #0x78
  4054a0:	ldr	x1, [x2, #48]
  4054a4:	cbnz	x5, 4054fc <__fxstatat@plt+0x3a5c>
  4054a8:	tbz	w4, #0, 4054fc <__fxstatat@plt+0x3a5c>
  4054ac:	mov	x2, x20
  4054b0:	mov	w0, #0x0                   	// #0
  4054b4:	bl	401a80 <__xstat@plt>
  4054b8:	cbz	w0, 405524 <__fxstatat@plt+0x3a84>
  4054bc:	bl	401a70 <__errno_location@plt>
  4054c0:	mov	x21, x0
  4054c4:	ldr	w0, [x0]
  4054c8:	cmp	w0, #0x2
  4054cc:	b.ne	405564 <__fxstatat@plt+0x3ac4>  // b.any
  4054d0:	ldr	x1, [x19, #48]
  4054d4:	mov	x2, x20
  4054d8:	mov	w0, #0x0                   	// #0
  4054dc:	bl	4019e0 <__lxstat@plt>
  4054e0:	cbnz	w0, 405608 <__fxstatat@plt+0x3b68>
  4054e4:	str	wzr, [x21]
  4054e8:	mov	w0, #0xd                   	// #13
  4054ec:	ldp	x19, x20, [sp, #16]
  4054f0:	ldr	x21, [sp, #32]
  4054f4:	ldp	x29, x30, [sp], #48
  4054f8:	ret
  4054fc:	tst	x4, #0x2
  405500:	ccmp	w3, #0x0, #0x0, eq  // eq = none
  405504:	b.ne	4054ac <__fxstatat@plt+0x3a0c>  // b.any
  405508:	mov	x2, x1
  40550c:	mov	x3, x20
  405510:	mov	w1, w0
  405514:	mov	w4, #0x100                 	// #256
  405518:	mov	w0, #0x0                   	// #0
  40551c:	bl	401aa0 <__fxstatat@plt>
  405520:	cbnz	w0, 40555c <__fxstatat@plt+0x3abc>
  405524:	ldr	w0, [x20, #16]
  405528:	and	w0, w0, #0xf000
  40552c:	cmp	w0, #0x4, lsl #12
  405530:	b.eq	40559c <__fxstatat@plt+0x3afc>  // b.none
  405534:	cmp	w0, #0xa, lsl #12
  405538:	b.eq	405618 <__fxstatat@plt+0x3b78>  // b.none
  40553c:	cmp	w0, #0x8, lsl #12
  405540:	mov	w1, #0x8                   	// #8
  405544:	mov	w0, #0x3                   	// #3
  405548:	csel	w0, w0, w1, ne  // ne = any
  40554c:	ldp	x19, x20, [sp, #16]
  405550:	ldr	x21, [sp, #32]
  405554:	ldp	x29, x30, [sp], #48
  405558:	ret
  40555c:	bl	401a70 <__errno_location@plt>
  405560:	ldr	w0, [x0]
  405564:	str	w0, [x19, #64]
  405568:	mov	w0, #0xa                   	// #10
  40556c:	stp	xzr, xzr, [x19, #120]
  405570:	stp	xzr, xzr, [x20, #16]
  405574:	stp	xzr, xzr, [x20, #32]
  405578:	stp	xzr, xzr, [x20, #48]
  40557c:	stp	xzr, xzr, [x20, #64]
  405580:	stp	xzr, xzr, [x20, #80]
  405584:	stp	xzr, xzr, [x20, #96]
  405588:	stp	xzr, xzr, [x20, #112]
  40558c:	ldp	x19, x20, [sp, #16]
  405590:	ldr	x21, [sp, #32]
  405594:	ldp	x29, x30, [sp], #48
  405598:	ret
  40559c:	ldr	w1, [x20, #20]
  4055a0:	cmp	w1, #0x1
  4055a4:	b.ls	405610 <__fxstatat@plt+0x3b70>  // b.plast
  4055a8:	ldr	x0, [x19, #88]
  4055ac:	cmp	x0, #0x0
  4055b0:	b.le	405610 <__fxstatat@plt+0x3b70>
  4055b4:	ldr	w2, [x21]
  4055b8:	sub	w0, w1, #0x2
  4055bc:	tst	x2, #0x20
  4055c0:	csel	w1, w0, w1, eq  // eq = none
  4055c4:	ldrb	w2, [x19, #248]
  4055c8:	mov	w0, #0x1                   	// #1
  4055cc:	str	w1, [x19, #104]
  4055d0:	cmp	w2, #0x2e
  4055d4:	b.ne	40554c <__fxstatat@plt+0x3aac>  // b.any
  4055d8:	ldrb	w1, [x19, #249]
  4055dc:	cbz	w1, 4055f4 <__fxstatat@plt+0x3b54>
  4055e0:	ldr	w1, [x19, #248]
  4055e4:	mov	w2, #0x2e00                	// #11776
  4055e8:	and	w1, w1, #0xffff00
  4055ec:	cmp	w1, w2
  4055f0:	b.ne	40554c <__fxstatat@plt+0x3aac>  // b.any
  4055f4:	ldr	x1, [x19, #88]
  4055f8:	mov	w0, #0x5                   	// #5
  4055fc:	cmp	x1, #0x0
  405600:	csinc	w0, w0, wzr, ne  // ne = any
  405604:	b	40554c <__fxstatat@plt+0x3aac>
  405608:	ldr	w0, [x21]
  40560c:	b	405564 <__fxstatat@plt+0x3ac4>
  405610:	mov	w1, #0xffffffff            	// #-1
  405614:	b	4055c4 <__fxstatat@plt+0x3b24>
  405618:	mov	w0, #0xc                   	// #12
  40561c:	b	40554c <__fxstatat@plt+0x3aac>
  405620:	stp	x29, x30, [sp, #-32]!
  405624:	mov	x4, x1
  405628:	mov	x29, sp
  40562c:	ldr	x5, [x1]
  405630:	str	x19, [sp, #16]
  405634:	mov	x19, x0
  405638:	add	x3, x5, #0x100
  40563c:	add	x1, x3, x2
  405640:	cmp	x5, x1
  405644:	ldr	x0, [x0]
  405648:	b.hi	405670 <__fxstatat@plt+0x3bd0>  // b.pmore
  40564c:	str	x1, [x4]
  405650:	bl	401840 <realloc@plt>
  405654:	mov	x1, x0
  405658:	cbz	x0, 405698 <__fxstatat@plt+0x3bf8>
  40565c:	mov	w0, #0x1                   	// #1
  405660:	str	x1, [x19]
  405664:	ldr	x19, [sp, #16]
  405668:	ldp	x29, x30, [sp], #32
  40566c:	ret
  405670:	bl	401950 <free@plt>
  405674:	str	xzr, [x19]
  405678:	bl	401a70 <__errno_location@plt>
  40567c:	mov	x1, x0
  405680:	mov	w2, #0x24                  	// #36
  405684:	mov	w0, #0x0                   	// #0
  405688:	ldr	x19, [sp, #16]
  40568c:	str	w2, [x1]
  405690:	ldp	x29, x30, [sp], #32
  405694:	ret
  405698:	ldr	x0, [x19]
  40569c:	bl	401950 <free@plt>
  4056a0:	str	xzr, [x19]
  4056a4:	mov	w0, #0x0                   	// #0
  4056a8:	b	405664 <__fxstatat@plt+0x3bc4>
  4056ac:	nop
  4056b0:	stp	x29, x30, [sp, #-32]!
  4056b4:	mov	x29, sp
  4056b8:	str	x19, [sp, #16]
  4056bc:	mov	x19, x1
  4056c0:	mov	w1, #0x102                 	// #258
  4056c4:	tst	w0, w1
  4056c8:	b.eq	405708 <__fxstatat@plt+0x3c68>  // b.none
  4056cc:	adrp	x4, 401000 <mbrtowc@plt-0x690>
  4056d0:	adrp	x3, 404000 <__fxstatat@plt+0x2560>
  4056d4:	add	x4, x4, #0x950
  4056d8:	add	x3, x3, #0xf38
  4056dc:	adrp	x2, 404000 <__fxstatat@plt+0x2560>
  4056e0:	mov	x1, #0x0                   	// #0
  4056e4:	add	x2, x2, #0xf68
  4056e8:	mov	x0, #0x1f                  	// #31
  4056ec:	bl	407e88 <__fxstatat@plt+0x63e8>
  4056f0:	cmp	x0, #0x0
  4056f4:	str	x0, [x19]
  4056f8:	cset	w0, ne  // ne = any
  4056fc:	ldr	x19, [sp, #16]
  405700:	ldp	x29, x30, [sp], #32
  405704:	ret
  405708:	mov	x0, #0x20                  	// #32
  40570c:	bl	4017a0 <malloc@plt>
  405710:	str	x0, [x19]
  405714:	cbz	x0, 40572c <__fxstatat@plt+0x3c8c>
  405718:	bl	407438 <__fxstatat@plt+0x5998>
  40571c:	mov	w0, #0x1                   	// #1
  405720:	ldr	x19, [sp, #16]
  405724:	ldp	x29, x30, [sp], #32
  405728:	ret
  40572c:	mov	w0, #0x0                   	// #0
  405730:	b	4056fc <__fxstatat@plt+0x3c5c>
  405734:	nop
  405738:	lsl	w3, w1, #11
  40573c:	mov	x4, x2
  405740:	and	w3, w3, #0x8000
  405744:	mov	w2, #0x4900                	// #18688
  405748:	movk	w2, #0x8, lsl #16
  40574c:	orr	w2, w3, w2
  405750:	tbz	w1, #9, 40575c <__fxstatat@plt+0x3cbc>
  405754:	mov	x1, x4
  405758:	b	4086a8 <__fxstatat@plt+0x6c08>
  40575c:	mov	w1, w2
  405760:	mov	x0, x4
  405764:	b	407500 <__fxstatat@plt+0x5a60>
  405768:	stp	x29, x30, [sp, #-208]!
  40576c:	mov	x29, sp
  405770:	stp	x19, x20, [sp, #16]
  405774:	mov	w20, w2
  405778:	mov	x19, x3
  40577c:	stp	x21, x22, [sp, #32]
  405780:	mov	x21, x0
  405784:	ldr	w22, [x0, #72]
  405788:	stp	x23, x24, [sp, #48]
  40578c:	mov	x23, x1
  405790:	and	w0, w22, #0x4
  405794:	str	x25, [sp, #64]
  405798:	cbz	x3, 4057a8 <__fxstatat@plt+0x3d08>
  40579c:	ldrb	w1, [x3]
  4057a0:	cmp	w1, #0x2e
  4057a4:	b.eq	405818 <__fxstatat@plt+0x3d78>  // b.none
  4057a8:	cbnz	w0, 4058dc <__fxstatat@plt+0x3e3c>
  4057ac:	mov	w25, #0x0                   	// #0
  4057b0:	tbnz	w20, #31, 40584c <__fxstatat@plt+0x3dac>
  4057b4:	mov	w24, w20
  4057b8:	mov	w25, #0x0                   	// #0
  4057bc:	tbnz	w22, #1, 405870 <__fxstatat@plt+0x3dd0>
  4057c0:	cbz	x19, 4057d0 <__fxstatat@plt+0x3d30>
  4057c4:	ldrb	w1, [x19]
  4057c8:	cmp	w1, #0x2e
  4057cc:	b.eq	405920 <__fxstatat@plt+0x3e80>  // b.none
  4057d0:	tbnz	w22, #9, 4058ac <__fxstatat@plt+0x3e0c>
  4057d4:	mov	w0, w24
  4057d8:	bl	401720 <fchdir@plt>
  4057dc:	mov	w19, w0
  4057e0:	tbz	w20, #31, 4058ec <__fxstatat@plt+0x3e4c>
  4057e4:	bl	401a70 <__errno_location@plt>
  4057e8:	mov	x20, x0
  4057ec:	mov	w0, w24
  4057f0:	ldr	w21, [x20]
  4057f4:	bl	401860 <close@plt>
  4057f8:	str	w21, [x20]
  4057fc:	mov	w0, w19
  405800:	ldp	x19, x20, [sp, #16]
  405804:	ldp	x21, x22, [sp, #32]
  405808:	ldp	x23, x24, [sp, #48]
  40580c:	ldr	x25, [sp, #64]
  405810:	ldp	x29, x30, [sp], #208
  405814:	ret
  405818:	ldrb	w2, [x3, #1]
  40581c:	cmp	w2, #0x2e
  405820:	b.ne	4057a8 <__fxstatat@plt+0x3d08>  // b.any
  405824:	ldrb	w2, [x3, #2]
  405828:	cbnz	w2, 4057a8 <__fxstatat@plt+0x3d08>
  40582c:	cbnz	w0, 4058dc <__fxstatat@plt+0x3e3c>
  405830:	tbz	w20, #31, 405984 <__fxstatat@plt+0x3ee4>
  405834:	tbz	w22, #9, 405938 <__fxstatat@plt+0x3e98>
  405838:	add	x24, x21, #0x60
  40583c:	mov	x0, x24
  405840:	bl	408548 <__fxstatat@plt+0x6aa8>
  405844:	ands	w25, w0, #0xff
  405848:	b.eq	40594c <__fxstatat@plt+0x3eac>  // b.none
  40584c:	ldr	w0, [x21, #44]
  405850:	mov	w1, w22
  405854:	mov	x2, x19
  405858:	bl	405738 <__fxstatat@plt+0x3c98>
  40585c:	mov	w24, w0
  405860:	tbnz	w0, #31, 40597c <__fxstatat@plt+0x3edc>
  405864:	ldr	w22, [x21, #72]
  405868:	tbz	w22, #1, 4057c0 <__fxstatat@plt+0x3d20>
  40586c:	nop
  405870:	add	x2, sp, #0x50
  405874:	mov	w1, w24
  405878:	mov	w0, #0x0                   	// #0
  40587c:	bl	401a00 <__fxstat@plt>
  405880:	cbnz	w0, 405914 <__fxstatat@plt+0x3e74>
  405884:	ldr	x0, [sp, #80]
  405888:	ldr	x1, [x23, #120]
  40588c:	cmp	x1, x0
  405890:	b.ne	405908 <__fxstatat@plt+0x3e68>  // b.any
  405894:	ldr	x0, [sp, #88]
  405898:	ldr	x1, [x23, #128]
  40589c:	cmp	x1, x0
  4058a0:	b.ne	405908 <__fxstatat@plt+0x3e68>  // b.any
  4058a4:	ldr	w22, [x21, #72]
  4058a8:	tbz	w22, #9, 4057d4 <__fxstatat@plt+0x3d34>
  4058ac:	eor	w2, w25, #0x1
  4058b0:	mov	w1, w24
  4058b4:	mov	x0, x21
  4058b8:	mov	w19, #0x0                   	// #0
  4058bc:	bl	405388 <__fxstatat@plt+0x38e8>
  4058c0:	mov	w0, w19
  4058c4:	ldp	x19, x20, [sp, #16]
  4058c8:	ldp	x21, x22, [sp, #32]
  4058cc:	ldp	x23, x24, [sp, #48]
  4058d0:	ldr	x25, [sp, #64]
  4058d4:	ldp	x29, x30, [sp], #208
  4058d8:	ret
  4058dc:	tst	x22, #0x200
  4058e0:	mov	w19, #0x0                   	// #0
  4058e4:	ccmp	w20, #0x0, #0x1, ne  // ne = any
  4058e8:	b.ge	405940 <__fxstatat@plt+0x3ea0>  // b.tcont
  4058ec:	mov	w0, w19
  4058f0:	ldp	x19, x20, [sp, #16]
  4058f4:	ldp	x21, x22, [sp, #32]
  4058f8:	ldp	x23, x24, [sp, #48]
  4058fc:	ldr	x25, [sp, #64]
  405900:	ldp	x29, x30, [sp], #208
  405904:	ret
  405908:	bl	401a70 <__errno_location@plt>
  40590c:	mov	w1, #0x2                   	// #2
  405910:	str	w1, [x0]
  405914:	mov	w19, #0xffffffff            	// #-1
  405918:	tbz	w20, #31, 4058ec <__fxstatat@plt+0x3e4c>
  40591c:	b	4057e4 <__fxstatat@plt+0x3d44>
  405920:	ldrb	w0, [x19, #1]
  405924:	cmp	w0, #0x2e
  405928:	b.ne	4057d0 <__fxstatat@plt+0x3d30>  // b.any
  40592c:	ldrb	w0, [x19, #2]
  405930:	cbz	w0, 405870 <__fxstatat@plt+0x3dd0>
  405934:	b	4057d0 <__fxstatat@plt+0x3d30>
  405938:	mov	w25, #0x1                   	// #1
  40593c:	b	40584c <__fxstatat@plt+0x3dac>
  405940:	mov	w0, w20
  405944:	bl	401860 <close@plt>
  405948:	b	4058ec <__fxstatat@plt+0x3e4c>
  40594c:	mov	x0, x24
  405950:	bl	408598 <__fxstatat@plt+0x6af8>
  405954:	mov	w24, w0
  405958:	tbnz	w0, #31, 405970 <__fxstatat@plt+0x3ed0>
  40595c:	ldr	w22, [x21, #72]
  405960:	mov	w20, w0
  405964:	mov	w25, #0x1                   	// #1
  405968:	tbz	w22, #1, 4057d0 <__fxstatat@plt+0x3d30>
  40596c:	b	405870 <__fxstatat@plt+0x3dd0>
  405970:	ldr	w22, [x21, #72]
  405974:	mov	w25, #0x1                   	// #1
  405978:	b	40584c <__fxstatat@plt+0x3dac>
  40597c:	mov	w19, #0xffffffff            	// #-1
  405980:	b	4058ec <__fxstatat@plt+0x3e4c>
  405984:	mov	w24, w20
  405988:	mov	w25, #0x1                   	// #1
  40598c:	tbz	w22, #1, 4057c8 <__fxstatat@plt+0x3d28>
  405990:	b	405870 <__fxstatat@plt+0x3dd0>
  405994:	nop
  405998:	stp	x29, x30, [sp, #-48]!
  40599c:	mov	x29, sp
  4059a0:	stp	x19, x20, [sp, #16]
  4059a4:	mov	x19, x2
  4059a8:	str	x21, [sp, #32]
  4059ac:	mov	x21, x1
  4059b0:	mov	w1, #0x102                 	// #258
  4059b4:	tst	w0, w1
  4059b8:	b.eq	405a28 <__fxstatat@plt+0x3f88>  // b.none
  4059bc:	mov	x0, #0x18                  	// #24
  4059c0:	bl	4017a0 <malloc@plt>
  4059c4:	mov	x20, x0
  4059c8:	cbz	x0, 405a6c <__fxstatat@plt+0x3fcc>
  4059cc:	ldr	x2, [x19, #120]
  4059d0:	mov	x1, x0
  4059d4:	str	x2, [x20]
  4059d8:	ldr	x0, [x21]
  4059dc:	str	x19, [x20, #16]
  4059e0:	ldr	x2, [x19, #128]
  4059e4:	str	x2, [x20, #8]
  4059e8:	bl	4083e0 <__fxstatat@plt+0x6940>
  4059ec:	mov	x21, x0
  4059f0:	cmp	x20, x0
  4059f4:	b.eq	405a58 <__fxstatat@plt+0x3fb8>  // b.none
  4059f8:	mov	x0, x20
  4059fc:	bl	401950 <free@plt>
  405a00:	cbz	x21, 405a6c <__fxstatat@plt+0x3fcc>
  405a04:	ldr	x2, [x21, #16]
  405a08:	mov	w1, #0x2                   	// #2
  405a0c:	mov	w0, #0x1                   	// #1
  405a10:	str	x2, [x19]
  405a14:	strh	w1, [x19, #108]
  405a18:	ldp	x19, x20, [sp, #16]
  405a1c:	ldr	x21, [sp, #32]
  405a20:	ldp	x29, x30, [sp], #48
  405a24:	ret
  405a28:	ldr	x0, [x21]
  405a2c:	add	x1, x2, #0x78
  405a30:	bl	407450 <__fxstatat@plt+0x59b0>
  405a34:	ands	w0, w0, #0xff
  405a38:	b.eq	405a58 <__fxstatat@plt+0x3fb8>  // b.none
  405a3c:	mov	w1, #0x2                   	// #2
  405a40:	str	x19, [x19]
  405a44:	strh	w1, [x19, #108]
  405a48:	ldp	x19, x20, [sp, #16]
  405a4c:	ldr	x21, [sp, #32]
  405a50:	ldp	x29, x30, [sp], #48
  405a54:	ret
  405a58:	mov	w0, #0x1                   	// #1
  405a5c:	ldp	x19, x20, [sp, #16]
  405a60:	ldr	x21, [sp, #32]
  405a64:	ldp	x29, x30, [sp], #48
  405a68:	ret
  405a6c:	mov	w0, #0x0                   	// #0
  405a70:	b	405a18 <__fxstatat@plt+0x3f78>
  405a74:	nop
  405a78:	stp	x29, x30, [sp, #-48]!
  405a7c:	mov	w3, #0x102                 	// #258
  405a80:	tst	w0, w3
  405a84:	mov	x29, sp
  405a88:	b.ne	405ac0 <__fxstatat@plt+0x4020>  // b.any
  405a8c:	ldr	x0, [x2, #8]
  405a90:	cbz	x0, 405ab8 <__fxstatat@plt+0x4018>
  405a94:	ldr	x3, [x0, #88]
  405a98:	tbnz	x3, #63, 405ab8 <__fxstatat@plt+0x4018>
  405a9c:	ldr	x1, [x1]
  405aa0:	ldr	x3, [x1, #16]
  405aa4:	cbz	x3, 405b00 <__fxstatat@plt+0x4060>
  405aa8:	ldr	x4, [x1]
  405aac:	ldr	x3, [x2, #128]
  405ab0:	cmp	x4, x3
  405ab4:	b.eq	405ae4 <__fxstatat@plt+0x4044>  // b.none
  405ab8:	ldp	x29, x30, [sp], #48
  405abc:	ret
  405ac0:	ldp	x3, x2, [x2, #120]
  405ac4:	stp	x3, x2, [sp, #24]
  405ac8:	ldr	x0, [x1]
  405acc:	add	x1, sp, #0x18
  405ad0:	bl	408428 <__fxstatat@plt+0x6988>
  405ad4:	cbz	x0, 405b00 <__fxstatat@plt+0x4060>
  405ad8:	bl	401950 <free@plt>
  405adc:	ldp	x29, x30, [sp], #48
  405ae0:	ret
  405ae4:	ldr	x3, [x1, #8]
  405ae8:	ldr	x2, [x2, #120]
  405aec:	cmp	x3, x2
  405af0:	b.ne	405ab8 <__fxstatat@plt+0x4018>  // b.any
  405af4:	ldp	x2, x0, [x0, #120]
  405af8:	stp	x0, x2, [x1]
  405afc:	b	405ab8 <__fxstatat@plt+0x4018>
  405b00:	bl	4018a0 <abort@plt>
  405b04:	nop
  405b08:	stp	x29, x30, [sp, #-192]!
  405b0c:	mov	x29, sp
  405b10:	stp	x21, x22, [sp, #32]
  405b14:	ldr	x21, [x0]
  405b18:	stp	x27, x28, [sp, #80]
  405b1c:	mov	x28, x0
  405b20:	stp	x19, x20, [sp, #16]
  405b24:	ldr	x0, [x21, #24]
  405b28:	stp	x23, x24, [sp, #48]
  405b2c:	str	w1, [sp, #156]
  405b30:	str	x0, [sp, #160]
  405b34:	cbz	x0, 405e88 <__fxstatat@plt+0x43e8>
  405b38:	bl	4019d0 <dirfd@plt>
  405b3c:	str	w0, [sp, #188]
  405b40:	tbnz	w0, #31, 406308 <__fxstatat@plt+0x4868>
  405b44:	ldr	x0, [x28, #64]
  405b48:	stp	x25, x26, [sp, #64]
  405b4c:	cbz	x0, 406268 <__fxstatat@plt+0x47c8>
  405b50:	ldr	w0, [x28, #72]
  405b54:	mov	x1, #0xffffffffffffffff    	// #-1
  405b58:	str	x1, [sp, #128]
  405b5c:	mov	w1, #0x1                   	// #1
  405b60:	str	w1, [sp, #172]
  405b64:	ldr	x20, [x21, #72]
  405b68:	ldr	x1, [x21, #56]
  405b6c:	sub	x2, x20, #0x1
  405b70:	str	x2, [sp, #136]
  405b74:	ldrb	w1, [x1, x2]
  405b78:	cmp	w1, #0x2f
  405b7c:	b.eq	405b88 <__fxstatat@plt+0x40e8>  // b.none
  405b80:	str	x20, [sp, #136]
  405b84:	add	x20, x20, #0x1
  405b88:	str	xzr, [sp, #120]
  405b8c:	tbz	w0, #2, 405bac <__fxstatat@plt+0x410c>
  405b90:	ldr	x0, [x28, #32]
  405b94:	mov	w1, #0x2f                  	// #47
  405b98:	ldr	x2, [sp, #136]
  405b9c:	add	x26, x0, x2
  405ba0:	add	x3, x26, #0x1
  405ba4:	strb	w1, [x0, x2]
  405ba8:	str	x3, [sp, #120]
  405bac:	ldr	x0, [x21, #88]
  405bb0:	ldr	x27, [x21, #24]
  405bb4:	add	x1, x0, #0x1
  405bb8:	ldr	x22, [x28, #48]
  405bbc:	str	x1, [sp, #112]
  405bc0:	sub	x22, x22, x20
  405bc4:	cbz	x27, 4063d8 <__fxstatat@plt+0x4938>
  405bc8:	bl	401a70 <__errno_location@plt>
  405bcc:	mov	x24, #0x0                   	// #0
  405bd0:	mov	x19, #0x0                   	// #0
  405bd4:	mov	x23, #0x0                   	// #0
  405bd8:	str	x0, [sp, #104]
  405bdc:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  405be0:	add	x0, x0, #0x940
  405be4:	str	x0, [sp, #144]
  405be8:	str	wzr, [sp, #152]
  405bec:	str	wzr, [sp, #168]
  405bf0:	ldr	x0, [sp, #104]
  405bf4:	str	wzr, [x0]
  405bf8:	mov	x0, x27
  405bfc:	bl	401830 <readdir@plt>
  405c00:	mov	x26, x0
  405c04:	cbz	x0, 406158 <__fxstatat@plt+0x46b8>
  405c08:	ldr	w0, [x28, #72]
  405c0c:	tbnz	w0, #5, 405c1c <__fxstatat@plt+0x417c>
  405c10:	ldrb	w0, [x26, #19]
  405c14:	cmp	w0, #0x2e
  405c18:	b.eq	405e28 <__fxstatat@plt+0x4388>  // b.none
  405c1c:	add	x25, x26, #0x13
  405c20:	mov	x0, x25
  405c24:	bl	4016e0 <strlen@plt>
  405c28:	mov	x1, x25
  405c2c:	mov	x25, x0
  405c30:	mov	x2, x25
  405c34:	mov	x0, x28
  405c38:	bl	4050c8 <__fxstatat@plt+0x3628>
  405c3c:	mov	x27, x0
  405c40:	cbz	x0, 406034 <__fxstatat@plt+0x4594>
  405c44:	cmp	x25, x22
  405c48:	b.cs	405da8 <__fxstatat@plt+0x4308>  // b.hs, b.nlast
  405c4c:	adds	x3, x25, x20
  405c50:	b.cs	4063f0 <__fxstatat@plt+0x4950>  // b.hs, b.nlast
  405c54:	ldr	w0, [x28, #72]
  405c58:	add	x1, x27, #0xf8
  405c5c:	ldr	x2, [x28]
  405c60:	str	x2, [x27, #8]
  405c64:	ldr	x2, [x26]
  405c68:	str	x3, [x27, #72]
  405c6c:	ldr	x3, [sp, #112]
  405c70:	str	x3, [x27, #88]
  405c74:	str	x2, [x27, #128]
  405c78:	tbnz	w0, #2, 405e00 <__fxstatat@plt+0x4360>
  405c7c:	str	x1, [x27, #48]
  405c80:	ldr	x1, [x28, #64]
  405c84:	cbz	x1, 405c8c <__fxstatat@plt+0x41ec>
  405c88:	tbz	w0, #10, 405e64 <__fxstatat@plt+0x43c4>
  405c8c:	ldrb	w1, [x26, #18]
  405c90:	and	w0, w0, #0x18
  405c94:	cmp	w0, #0x18
  405c98:	sub	w0, w1, #0x1
  405c9c:	b.eq	405e40 <__fxstatat@plt+0x43a0>  // b.none
  405ca0:	mov	w1, #0xb                   	// #11
  405ca4:	strh	w1, [x27, #108]
  405ca8:	cmp	w0, #0xb
  405cac:	b.ls	405d80 <__fxstatat@plt+0x42e0>  // b.plast
  405cb0:	mov	x1, #0x2                   	// #2
  405cb4:	str	wzr, [x27, #136]
  405cb8:	str	x1, [x27, #168]
  405cbc:	str	xzr, [x27, #16]
  405cc0:	cbz	x23, 405e20 <__fxstatat@plt+0x4380>
  405cc4:	str	x27, [x24, #16]
  405cc8:	mov	x0, #0x2710                	// #10000
  405ccc:	cmp	x19, x0
  405cd0:	b.eq	405d94 <__fxstatat@plt+0x42f4>  // b.none
  405cd4:	ldr	x0, [sp, #128]
  405cd8:	add	x19, x19, #0x1
  405cdc:	cmp	x19, x0
  405ce0:	b.cs	405cf0 <__fxstatat@plt+0x4250>  // b.hs, b.nlast
  405ce4:	mov	x24, x27
  405ce8:	ldr	x27, [x21, #24]
  405cec:	cbnz	x27, 405bf0 <__fxstatat@plt+0x4150>
  405cf0:	ldr	w0, [sp, #152]
  405cf4:	cbnz	w0, 40619c <__fxstatat@plt+0x46fc>
  405cf8:	ldr	w0, [x28, #72]
  405cfc:	tbz	w0, #2, 405d24 <__fxstatat@plt+0x4284>
  405d00:	ldr	x0, [x28, #48]
  405d04:	cmp	x19, #0x0
  405d08:	ccmp	x0, x20, #0x4, ne  // ne = any
  405d0c:	b.ne	405d1c <__fxstatat@plt+0x427c>  // b.any
  405d10:	ldr	x0, [sp, #120]
  405d14:	sub	x0, x0, #0x1
  405d18:	str	x0, [sp, #120]
  405d1c:	ldr	x0, [sp, #120]
  405d20:	strb	wzr, [x0]
  405d24:	ldr	x0, [sp, #160]
  405d28:	cmp	x0, #0x0
  405d2c:	ldr	w0, [sp, #172]
  405d30:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  405d34:	b.eq	406000 <__fxstatat@plt+0x4560>  // b.none
  405d38:	ldr	w0, [sp, #156]
  405d3c:	cmp	x19, #0x0
  405d40:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  405d44:	b.eq	406094 <__fxstatat@plt+0x45f4>  // b.none
  405d48:	ldr	w0, [sp, #168]
  405d4c:	cbnz	w0, 406224 <__fxstatat@plt+0x4784>
  405d50:	ldr	x0, [x28, #64]
  405d54:	cmp	x0, #0x0
  405d58:	ccmp	x19, #0x1, #0x4, ne  // ne = any
  405d5c:	b.ne	40609c <__fxstatat@plt+0x45fc>  // b.any
  405d60:	mov	x0, x23
  405d64:	ldp	x19, x20, [sp, #16]
  405d68:	ldp	x21, x22, [sp, #32]
  405d6c:	ldp	x23, x24, [sp, #48]
  405d70:	ldp	x25, x26, [sp, #64]
  405d74:	ldp	x27, x28, [sp, #80]
  405d78:	ldp	x29, x30, [sp], #192
  405d7c:	ret
  405d80:	mov	x1, #0x2                   	// #2
  405d84:	ldr	x2, [sp, #144]
  405d88:	ldr	w0, [x2, w0, uxtw #2]
  405d8c:	str	w0, [x27, #136]
  405d90:	b	405cb8 <__fxstatat@plt+0x4218>
  405d94:	ldr	x0, [x28, #64]
  405d98:	cbz	x0, 405f84 <__fxstatat@plt+0x44e4>
  405d9c:	mov	x24, x27
  405da0:	mov	x19, #0x2711                	// #10001
  405da4:	b	405ce8 <__fxstatat@plt+0x4248>
  405da8:	ldr	x0, [sp, #136]
  405dac:	add	x1, x28, #0x30
  405db0:	ldr	x22, [x28, #32]
  405db4:	add	x2, x0, #0x2
  405db8:	add	x2, x2, x25
  405dbc:	add	x0, x28, #0x20
  405dc0:	bl	405620 <__fxstatat@plt+0x3b80>
  405dc4:	ands	w0, w0, #0xff
  405dc8:	b.eq	406034 <__fxstatat@plt+0x4594>  // b.none
  405dcc:	ldr	x1, [x28, #32]
  405dd0:	cmp	x1, x22
  405dd4:	b.eq	405e80 <__fxstatat@plt+0x43e0>  // b.none
  405dd8:	ldr	w2, [x28, #72]
  405ddc:	add	x1, x1, x20
  405de0:	tst	x2, #0x4
  405de4:	ldr	x2, [sp, #120]
  405de8:	csel	x1, x1, x2, ne  // ne = any
  405dec:	str	x1, [sp, #120]
  405df0:	ldr	x22, [x28, #48]
  405df4:	str	w0, [sp, #152]
  405df8:	sub	x22, x22, x20
  405dfc:	b	405c4c <__fxstatat@plt+0x41ac>
  405e00:	ldr	x0, [x27, #56]
  405e04:	str	x0, [x27, #48]
  405e08:	ldr	x0, [sp, #120]
  405e0c:	ldr	x2, [x27, #96]
  405e10:	add	x2, x2, #0x1
  405e14:	bl	4016b0 <memmove@plt>
  405e18:	ldr	w0, [x28, #72]
  405e1c:	b	405c80 <__fxstatat@plt+0x41e0>
  405e20:	mov	x23, x27
  405e24:	b	405cc8 <__fxstatat@plt+0x4228>
  405e28:	ldrb	w0, [x26, #20]
  405e2c:	cbz	w0, 405ce8 <__fxstatat@plt+0x4248>
  405e30:	ldrh	w0, [x26, #20]
  405e34:	cmp	w0, #0x2e
  405e38:	b.ne	405c1c <__fxstatat@plt+0x417c>  // b.any
  405e3c:	b	405ce8 <__fxstatat@plt+0x4248>
  405e40:	and	w1, w1, #0xfffffffb
  405e44:	cbz	w1, 405ca0 <__fxstatat@plt+0x4200>
  405e48:	mov	w1, #0xb                   	// #11
  405e4c:	strh	w1, [x27, #108]
  405e50:	cmp	w0, #0xb
  405e54:	mov	x1, #0x1                   	// #1
  405e58:	b.ls	405d84 <__fxstatat@plt+0x42e4>  // b.plast
  405e5c:	str	wzr, [x27, #136]
  405e60:	b	405cb8 <__fxstatat@plt+0x4218>
  405e64:	ldr	w0, [x28, #44]
  405e68:	mov	x2, x27
  405e6c:	add	x1, x28, #0x48
  405e70:	mov	w3, #0x0                   	// #0
  405e74:	bl	405478 <__fxstatat@plt+0x39d8>
  405e78:	strh	w0, [x27, #108]
  405e7c:	b	405cbc <__fxstatat@plt+0x421c>
  405e80:	ldr	w0, [sp, #152]
  405e84:	b	405df0 <__fxstatat@plt+0x4350>
  405e88:	ldr	w3, [x28, #72]
  405e8c:	mov	w1, #0x204                 	// #516
  405e90:	mov	w0, #0xffffff9c            	// #-100
  405e94:	and	w1, w3, w1
  405e98:	cmp	w1, #0x200
  405e9c:	b.ne	405ea4 <__fxstatat@plt+0x4404>  // b.any
  405ea0:	ldr	w0, [x28, #44]
  405ea4:	and	w2, w3, #0x10
  405ea8:	ldr	x1, [x21, #48]
  405eac:	tbz	w3, #4, 405eb8 <__fxstatat@plt+0x4418>
  405eb0:	mov	w2, #0x8000                	// #32768
  405eb4:	tbnz	w3, #0, 4060d0 <__fxstatat@plt+0x4630>
  405eb8:	add	x3, sp, #0xbc
  405ebc:	bl	4086f8 <__fxstatat@plt+0x6c58>
  405ec0:	str	x0, [x21, #24]
  405ec4:	mov	x23, x0
  405ec8:	cbz	x0, 406398 <__fxstatat@plt+0x48f8>
  405ecc:	ldrh	w0, [x21, #108]
  405ed0:	cmp	w0, #0xb
  405ed4:	b.eq	406290 <__fxstatat@plt+0x47f0>  // b.none
  405ed8:	ldr	w0, [x28, #72]
  405edc:	tbnz	w0, #8, 4060e4 <__fxstatat@plt+0x4644>
  405ee0:	stp	x25, x26, [sp, #64]
  405ee4:	mov	x0, #0x86a0                	// #34464
  405ee8:	ldr	x1, [x28, #64]
  405eec:	movk	x0, #0x1, lsl #16
  405ef0:	cmp	x1, #0x0
  405ef4:	csinv	x0, x0, xzr, eq  // eq = none
  405ef8:	str	x0, [sp, #128]
  405efc:	ldr	w0, [sp, #156]
  405f00:	cmp	w0, #0x2
  405f04:	b.eq	406284 <__fxstatat@plt+0x47e4>  // b.none
  405f08:	ldr	w3, [x28, #72]
  405f0c:	ldr	w0, [sp, #188]
  405f10:	and	w3, w3, #0x38
  405f14:	cmp	w3, #0x18
  405f18:	b.eq	406134 <__fxstatat@plt+0x4694>  // b.none
  405f1c:	ldr	w1, [sp, #156]
  405f20:	mov	w20, #0x1                   	// #1
  405f24:	cmp	w1, #0x3
  405f28:	cset	w19, eq  // eq = none
  405f2c:	ldr	w1, [x28, #72]
  405f30:	tbnz	w1, #9, 4062f4 <__fxstatat@plt+0x4854>
  405f34:	tbz	w0, #31, 4062d8 <__fxstatat@plt+0x4838>
  405f38:	cmp	w19, #0x0
  405f3c:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  405f40:	b.eq	405f50 <__fxstatat@plt+0x44b0>  // b.none
  405f44:	bl	401a70 <__errno_location@plt>
  405f48:	ldr	w0, [x0]
  405f4c:	str	w0, [x21, #64]
  405f50:	ldrh	w1, [x21, #110]
  405f54:	ldr	x0, [x21, #24]
  405f58:	orr	w1, w1, #0x1
  405f5c:	strh	w1, [x21, #110]
  405f60:	bl	401850 <closedir@plt>
  405f64:	ldr	w0, [x28, #72]
  405f68:	str	xzr, [x21, #24]
  405f6c:	tbz	w0, #9, 405f78 <__fxstatat@plt+0x44d8>
  405f70:	ldr	w1, [sp, #188]
  405f74:	tbz	w1, #31, 406328 <__fxstatat@plt+0x4888>
  405f78:	str	xzr, [x21, #24]
  405f7c:	str	wzr, [sp, #172]
  405f80:	b	405b64 <__fxstatat@plt+0x40c4>
  405f84:	ldr	w1, [sp, #188]
  405f88:	mov	x0, x21
  405f8c:	bl	4051d8 <__fxstatat@plt+0x3738>
  405f90:	mov	x1, #0x1994                	// #6548
  405f94:	movk	x1, #0x102, lsl #16
  405f98:	cmp	x0, x1
  405f9c:	b.eq	406024 <__fxstatat@plt+0x4584>  // b.none
  405fa0:	mov	x1, #0x4d42                	// #19778
  405fa4:	movk	x1, #0xff53, lsl #16
  405fa8:	cmp	x0, x1
  405fac:	b.eq	406024 <__fxstatat@plt+0x4584>  // b.none
  405fb0:	mov	x1, #0x6969                	// #26985
  405fb4:	cmp	x0, x1
  405fb8:	b.eq	406024 <__fxstatat@plt+0x4584>  // b.none
  405fbc:	mov	w0, #0x1                   	// #1
  405fc0:	str	w0, [sp, #168]
  405fc4:	b	405d9c <__fxstatat@plt+0x42fc>
  405fc8:	ldr	x1, [sp, #160]
  405fcc:	mov	x23, #0x0                   	// #0
  405fd0:	cmp	x1, #0x0
  405fd4:	ldr	w1, [sp, #172]
  405fd8:	csel	w1, w1, wzr, eq  // eq = none
  405fdc:	cbz	w1, 406004 <__fxstatat@plt+0x4564>
  405fe0:	mov	x19, #0x0                   	// #0
  405fe4:	str	wzr, [sp, #168]
  405fe8:	cbnz	x0, 4062b0 <__fxstatat@plt+0x4810>
  405fec:	mov	x0, x28
  405ff0:	bl	405408 <__fxstatat@plt+0x3968>
  405ff4:	cmp	w0, #0x0
  405ff8:	cset	w0, ne  // ne = any
  405ffc:	cbnz	w0, 406354 <__fxstatat@plt+0x48b4>
  406000:	cbnz	x19, 405d48 <__fxstatat@plt+0x42a8>
  406004:	ldr	w0, [sp, #156]
  406008:	cmp	w0, #0x3
  40600c:	b.eq	4063bc <__fxstatat@plt+0x491c>  // b.none
  406010:	mov	x0, x23
  406014:	mov	x23, #0x0                   	// #0
  406018:	bl	405148 <__fxstatat@plt+0x36a8>
  40601c:	ldp	x25, x26, [sp, #64]
  406020:	b	406078 <__fxstatat@plt+0x45d8>
  406024:	mov	x24, x27
  406028:	mov	x19, #0x2711                	// #10001
  40602c:	str	wzr, [sp, #168]
  406030:	b	405ce8 <__fxstatat@plt+0x4248>
  406034:	ldr	x20, [sp, #104]
  406038:	mov	x0, x27
  40603c:	ldr	w19, [x20]
  406040:	bl	401950 <free@plt>
  406044:	mov	x0, x23
  406048:	bl	405148 <__fxstatat@plt+0x36a8>
  40604c:	ldr	x0, [x21, #24]
  406050:	mov	x23, #0x0                   	// #0
  406054:	bl	401850 <closedir@plt>
  406058:	ldr	w0, [x28, #72]
  40605c:	mov	w1, #0x7                   	// #7
  406060:	ldp	x25, x26, [sp, #64]
  406064:	str	xzr, [x21, #24]
  406068:	strh	w1, [x21, #108]
  40606c:	orr	w0, w0, #0x2000
  406070:	str	w0, [x28, #72]
  406074:	str	w19, [x20]
  406078:	mov	x0, x23
  40607c:	ldp	x19, x20, [sp, #16]
  406080:	ldp	x21, x22, [sp, #32]
  406084:	ldp	x23, x24, [sp, #48]
  406088:	ldp	x27, x28, [sp, #80]
  40608c:	ldp	x29, x30, [sp], #192
  406090:	ret
  406094:	ldr	x0, [x21, #88]
  406098:	b	405fe8 <__fxstatat@plt+0x4548>
  40609c:	mov	x2, x19
  4060a0:	mov	x1, x23
  4060a4:	mov	x0, x28
  4060a8:	bl	404fc8 <__fxstatat@plt+0x3528>
  4060ac:	mov	x23, x0
  4060b0:	mov	x0, x23
  4060b4:	ldp	x19, x20, [sp, #16]
  4060b8:	ldp	x21, x22, [sp, #32]
  4060bc:	ldp	x23, x24, [sp, #48]
  4060c0:	ldp	x25, x26, [sp, #64]
  4060c4:	ldp	x27, x28, [sp, #80]
  4060c8:	ldp	x29, x30, [sp], #192
  4060cc:	ret
  4060d0:	ldr	x2, [x21, #88]
  4060d4:	cmp	x2, #0x0
  4060d8:	cset	w2, ne  // ne = any
  4060dc:	lsl	w2, w2, #15
  4060e0:	b	405eb8 <__fxstatat@plt+0x4418>
  4060e4:	add	x19, x28, #0x58
  4060e8:	mov	x2, x21
  4060ec:	mov	x1, x19
  4060f0:	bl	405a78 <__fxstatat@plt+0x3fd8>
  4060f4:	ldr	w0, [x28, #44]
  4060f8:	mov	x2, x21
  4060fc:	add	x1, x28, #0x48
  406100:	mov	w3, #0x0                   	// #0
  406104:	bl	405478 <__fxstatat@plt+0x39d8>
  406108:	ldr	w0, [x28, #72]
  40610c:	mov	x2, x21
  406110:	mov	x1, x19
  406114:	bl	405998 <__fxstatat@plt+0x3ef8>
  406118:	tst	w0, #0xff
  40611c:	b.ne	405ee0 <__fxstatat@plt+0x4440>  // b.any
  406120:	bl	401a70 <__errno_location@plt>
  406124:	mov	x23, #0x0                   	// #0
  406128:	mov	w1, #0xc                   	// #12
  40612c:	str	w1, [x0]
  406130:	b	406078 <__fxstatat@plt+0x45d8>
  406134:	ldr	w1, [x21, #140]
  406138:	cmp	w1, #0x2
  40613c:	b.ne	405f1c <__fxstatat@plt+0x447c>  // b.any
  406140:	mov	w1, w0
  406144:	mov	x0, x21
  406148:	bl	4052e8 <__fxstatat@plt+0x3848>
  40614c:	cbnz	w0, 40637c <__fxstatat@plt+0x48dc>
  406150:	ldr	w0, [sp, #188]
  406154:	b	405f1c <__fxstatat@plt+0x447c>
  406158:	ldr	x0, [sp, #104]
  40615c:	ldr	w0, [x0]
  406160:	cbz	w0, 406184 <__fxstatat@plt+0x46e4>
  406164:	ldr	x1, [sp, #160]
  406168:	str	w0, [x21, #64]
  40616c:	orr	x2, x1, x19
  406170:	mov	w1, #0x4                   	// #4
  406174:	cmp	x2, #0x0
  406178:	mov	w2, #0x7                   	// #7
  40617c:	csel	w1, w1, w2, eq  // eq = none
  406180:	strh	w1, [x21, #108]
  406184:	ldr	x0, [x21, #24]
  406188:	cbz	x0, 405cf0 <__fxstatat@plt+0x4250>
  40618c:	bl	401850 <closedir@plt>
  406190:	str	xzr, [x21, #24]
  406194:	ldr	w0, [sp, #152]
  406198:	cbz	w0, 405cf8 <__fxstatat@plt+0x4258>
  40619c:	ldr	x0, [x28, #8]
  4061a0:	ldr	x2, [x28, #32]
  4061a4:	cbz	x0, 4061d4 <__fxstatat@plt+0x4734>
  4061a8:	ldr	x1, [x0, #48]
  4061ac:	add	x3, x0, #0xf8
  4061b0:	cmp	x1, x3
  4061b4:	b.eq	4061c8 <__fxstatat@plt+0x4728>  // b.none
  4061b8:	ldr	x3, [x0, #56]
  4061bc:	sub	x1, x1, x3
  4061c0:	add	x1, x2, x1
  4061c4:	str	x1, [x0, #48]
  4061c8:	str	x2, [x0, #56]
  4061cc:	ldr	x0, [x0, #16]
  4061d0:	cbnz	x0, 4061a8 <__fxstatat@plt+0x4708>
  4061d4:	ldr	x1, [x23, #88]
  4061d8:	mov	x0, x23
  4061dc:	tbz	x1, #63, 4061f0 <__fxstatat@plt+0x4750>
  4061e0:	b	405cf8 <__fxstatat@plt+0x4258>
  4061e4:	mov	x0, x1
  4061e8:	ldr	x1, [x0, #88]
  4061ec:	tbnz	x1, #63, 405cf8 <__fxstatat@plt+0x4258>
  4061f0:	ldr	x1, [x0, #48]
  4061f4:	add	x3, x0, #0xf8
  4061f8:	cmp	x1, x3
  4061fc:	b.eq	406210 <__fxstatat@plt+0x4770>  // b.none
  406200:	ldr	x3, [x0, #56]
  406204:	sub	x1, x1, x3
  406208:	add	x1, x2, x1
  40620c:	str	x1, [x0, #48]
  406210:	ldr	x1, [x0, #16]
  406214:	str	x2, [x0, #56]
  406218:	cbnz	x1, 4061e4 <__fxstatat@plt+0x4744>
  40621c:	ldr	x0, [x0, #8]
  406220:	b	4061e8 <__fxstatat@plt+0x4748>
  406224:	adrp	x0, 404000 <__fxstatat@plt+0x2560>
  406228:	add	x0, x0, #0xfa0
  40622c:	str	x0, [x28, #64]
  406230:	mov	x2, x19
  406234:	mov	x1, x23
  406238:	mov	x0, x28
  40623c:	bl	404fc8 <__fxstatat@plt+0x3528>
  406240:	mov	x23, x0
  406244:	ldp	x25, x26, [sp, #64]
  406248:	str	xzr, [x28, #64]
  40624c:	mov	x0, x23
  406250:	ldp	x19, x20, [sp, #16]
  406254:	ldp	x21, x22, [sp, #32]
  406258:	ldp	x23, x24, [sp, #48]
  40625c:	ldp	x27, x28, [sp, #80]
  406260:	ldp	x29, x30, [sp], #192
  406264:	ret
  406268:	mov	x0, #0x86a0                	// #34464
  40626c:	movk	x0, #0x1, lsl #16
  406270:	str	x0, [sp, #128]
  406274:	mov	w0, #0x1                   	// #1
  406278:	str	w0, [sp, #172]
  40627c:	ldr	w0, [x28, #72]
  406280:	b	405b64 <__fxstatat@plt+0x40c4>
  406284:	ldr	w0, [x28, #72]
  406288:	str	wzr, [sp, #172]
  40628c:	b	405b64 <__fxstatat@plt+0x40c4>
  406290:	ldr	w0, [x28, #44]
  406294:	mov	x2, x21
  406298:	add	x1, x28, #0x48
  40629c:	mov	w3, #0x0                   	// #0
  4062a0:	stp	x25, x26, [sp, #64]
  4062a4:	bl	405478 <__fxstatat@plt+0x39d8>
  4062a8:	strh	w0, [x21, #108]
  4062ac:	b	405ee4 <__fxstatat@plt+0x4444>
  4062b0:	ldr	x1, [x21, #8]
  4062b4:	mov	x0, x28
  4062b8:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  4062bc:	mov	w2, #0xffffffff            	// #-1
  4062c0:	add	x3, x3, #0x930
  4062c4:	bl	405768 <__fxstatat@plt+0x3cc8>
  4062c8:	cmp	w0, #0x0
  4062cc:	cset	w0, ne  // ne = any
  4062d0:	cbz	w0, 406000 <__fxstatat@plt+0x4560>
  4062d4:	b	406354 <__fxstatat@plt+0x48b4>
  4062d8:	mov	w2, w0
  4062dc:	mov	x1, x21
  4062e0:	mov	x0, x28
  4062e4:	mov	x3, #0x0                   	// #0
  4062e8:	bl	405768 <__fxstatat@plt+0x3cc8>
  4062ec:	cbnz	w0, 405f38 <__fxstatat@plt+0x4498>
  4062f0:	b	406274 <__fxstatat@plt+0x47d4>
  4062f4:	mov	w2, #0x3                   	// #3
  4062f8:	mov	w1, #0x406                 	// #1030
  4062fc:	bl	408c60 <__fxstatat@plt+0x71c0>
  406300:	str	w0, [sp, #188]
  406304:	b	405f34 <__fxstatat@plt+0x4494>
  406308:	ldr	x0, [x21, #24]
  40630c:	bl	401850 <closedir@plt>
  406310:	str	xzr, [x21, #24]
  406314:	ldr	w0, [sp, #156]
  406318:	cmp	w0, #0x3
  40631c:	b.eq	406338 <__fxstatat@plt+0x4898>  // b.none
  406320:	mov	x23, #0x0                   	// #0
  406324:	b	406078 <__fxstatat@plt+0x45d8>
  406328:	mov	w0, w1
  40632c:	bl	401860 <close@plt>
  406330:	ldr	w0, [x28, #72]
  406334:	b	405f78 <__fxstatat@plt+0x44d8>
  406338:	mov	w0, #0x4                   	// #4
  40633c:	strh	w0, [x21, #108]
  406340:	mov	x23, #0x0                   	// #0
  406344:	bl	401a70 <__errno_location@plt>
  406348:	ldr	w0, [x0]
  40634c:	str	w0, [x21, #64]
  406350:	b	406078 <__fxstatat@plt+0x45d8>
  406354:	ldr	w1, [x28, #72]
  406358:	mov	w0, #0x7                   	// #7
  40635c:	strh	w0, [x21, #108]
  406360:	mov	x0, x23
  406364:	orr	w1, w1, #0x2000
  406368:	str	w1, [x28, #72]
  40636c:	mov	x23, #0x0                   	// #0
  406370:	bl	405148 <__fxstatat@plt+0x36a8>
  406374:	ldp	x25, x26, [sp, #64]
  406378:	b	406078 <__fxstatat@plt+0x45d8>
  40637c:	ldr	w0, [sp, #156]
  406380:	cmp	w0, #0x3
  406384:	b.ne	406284 <__fxstatat@plt+0x47e4>  // b.any
  406388:	ldr	w0, [sp, #188]
  40638c:	mov	w20, #0x0                   	// #0
  406390:	mov	w19, #0x1                   	// #1
  406394:	b	405f2c <__fxstatat@plt+0x448c>
  406398:	ldr	w0, [sp, #156]
  40639c:	cmp	w0, #0x3
  4063a0:	b.ne	406320 <__fxstatat@plt+0x4880>  // b.any
  4063a4:	mov	w0, #0x4                   	// #4
  4063a8:	strh	w0, [x21, #108]
  4063ac:	bl	401a70 <__errno_location@plt>
  4063b0:	ldr	w0, [x0]
  4063b4:	str	w0, [x21, #64]
  4063b8:	b	406078 <__fxstatat@plt+0x45d8>
  4063bc:	ldrh	w0, [x21, #108]
  4063c0:	cmp	w0, #0x4
  4063c4:	ccmp	w0, #0x7, #0x4, ne  // ne = any
  4063c8:	b.eq	406010 <__fxstatat@plt+0x4570>  // b.none
  4063cc:	mov	w0, #0x6                   	// #6
  4063d0:	strh	w0, [x21, #108]
  4063d4:	b	406010 <__fxstatat@plt+0x4570>
  4063d8:	ldr	w1, [x28, #72]
  4063dc:	tbz	w1, #2, 405fc8 <__fxstatat@plt+0x4528>
  4063e0:	mov	x23, #0x0                   	// #0
  4063e4:	mov	x19, #0x0                   	// #0
  4063e8:	str	wzr, [sp, #168]
  4063ec:	b	405d10 <__fxstatat@plt+0x4270>
  4063f0:	mov	x0, x27
  4063f4:	bl	401950 <free@plt>
  4063f8:	mov	x0, x23
  4063fc:	bl	405148 <__fxstatat@plt+0x36a8>
  406400:	ldr	x0, [x21, #24]
  406404:	mov	x23, #0x0                   	// #0
  406408:	bl	401850 <closedir@plt>
  40640c:	mov	w1, #0x7                   	// #7
  406410:	ldr	w0, [x28, #72]
  406414:	ldp	x25, x26, [sp, #64]
  406418:	strh	w1, [x21, #108]
  40641c:	ldr	x1, [sp, #104]
  406420:	str	xzr, [x21, #24]
  406424:	orr	w0, w0, #0x2000
  406428:	str	w0, [x28, #72]
  40642c:	mov	w0, #0x24                  	// #36
  406430:	str	w0, [x1]
  406434:	b	406078 <__fxstatat@plt+0x45d8>
  406438:	stp	x29, x30, [sp, #-112]!
  40643c:	tst	w1, #0xfffff000
  406440:	mov	x29, sp
  406444:	stp	x19, x20, [sp, #16]
  406448:	b.ne	40677c <__fxstatat@plt+0x4cdc>  // b.any
  40644c:	stp	x23, x24, [sp, #48]
  406450:	mov	x23, x0
  406454:	mov	w0, #0x204                 	// #516
  406458:	and	w0, w1, w0
  40645c:	mov	w20, w1
  406460:	cmp	w0, #0x204
  406464:	b.eq	40673c <__fxstatat@plt+0x4c9c>  // b.none
  406468:	mov	w0, #0x12                  	// #18
  40646c:	tst	w1, w0
  406470:	b.eq	40673c <__fxstatat@plt+0x4c9c>  // b.none
  406474:	mov	x24, x2
  406478:	mov	x1, #0x1                   	// #1
  40647c:	mov	x0, #0x80                  	// #128
  406480:	bl	401820 <calloc@plt>
  406484:	mov	x19, x0
  406488:	cbz	x0, 4067cc <__fxstatat@plt+0x4d2c>
  40648c:	and	w1, w20, #0xfffffdff
  406490:	tst	x20, #0x2
  406494:	ldr	x0, [x23]
  406498:	orr	w1, w1, #0x4
  40649c:	stp	x21, x22, [sp, #32]
  4064a0:	csel	w1, w20, w1, eq  // eq = none
  4064a4:	mov	w2, #0xffffff9c            	// #-100
  4064a8:	stp	x25, x26, [sp, #64]
  4064ac:	str	w2, [x19, #44]
  4064b0:	str	x24, [x19, #64]
  4064b4:	str	w1, [x19, #72]
  4064b8:	cbz	x0, 406774 <__fxstatat@plt+0x4cd4>
  4064bc:	mov	x22, x23
  4064c0:	mov	x21, #0x0                   	// #0
  4064c4:	nop
  4064c8:	bl	4016e0 <strlen@plt>
  4064cc:	mov	x3, x0
  4064d0:	ldr	x0, [x22, #8]!
  4064d4:	cmp	x21, x3
  4064d8:	csel	x21, x21, x3, cs  // cs = hs, nlast
  4064dc:	cbnz	x0, 4064c8 <__fxstatat@plt+0x4a28>
  4064e0:	add	x2, x21, #0x1
  4064e4:	mov	x0, #0x1000                	// #4096
  4064e8:	cmp	x2, x0
  4064ec:	csel	x2, x2, x0, cs  // cs = hs, nlast
  4064f0:	add	x1, x19, #0x30
  4064f4:	add	x0, x19, #0x20
  4064f8:	bl	405620 <__fxstatat@plt+0x3b80>
  4064fc:	ands	w25, w0, #0xff
  406500:	b.eq	406714 <__fxstatat@plt+0x4c74>  // b.none
  406504:	ldr	x26, [x23]
  406508:	stp	x27, x28, [sp, #80]
  40650c:	cbz	x26, 406760 <__fxstatat@plt+0x4cc0>
  406510:	mov	x0, x19
  406514:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  406518:	mov	x2, #0x0                   	// #0
  40651c:	add	x1, x1, #0x950
  406520:	bl	4050c8 <__fxstatat@plt+0x3628>
  406524:	mov	x26, x0
  406528:	cbz	x0, 406708 <__fxstatat@plt+0x4c68>
  40652c:	mov	x0, #0xffffffffffffffff    	// #-1
  406530:	ldr	x27, [x23]
  406534:	str	x0, [x26, #88]
  406538:	str	w0, [x26, #104]
  40653c:	cbz	x24, 406548 <__fxstatat@plt+0x4aa8>
  406540:	ldr	w25, [x19, #72]
  406544:	ubfx	x25, x25, #10, #1
  406548:	cbz	x27, 40679c <__fxstatat@plt+0x4cfc>
  40654c:	eor	x20, x20, #0x800
  406550:	add	x0, x19, #0x48
  406554:	mov	x21, #0x0                   	// #0
  406558:	mov	x22, #0x0                   	// #0
  40655c:	ubfx	w20, w20, #11, #1
  406560:	mov	w28, #0xb                   	// #11
  406564:	stp	xzr, x0, [sp, #96]
  406568:	b	406590 <__fxstatat@plt+0x4af0>
  40656c:	mov	x0, #0x2                   	// #2
  406570:	strh	w28, [x27, #108]
  406574:	str	x0, [x27, #168]
  406578:	cbz	x24, 4066e4 <__fxstatat@plt+0x4c44>
  40657c:	str	x22, [x27, #16]
  406580:	mov	x22, x27
  406584:	add	x21, x21, #0x1
  406588:	ldr	x27, [x23, x21, lsl #3]
  40658c:	cbz	x27, 406610 <__fxstatat@plt+0x4b70>
  406590:	mov	x0, x27
  406594:	bl	4016e0 <strlen@plt>
  406598:	cmp	w20, #0x0
  40659c:	mov	x2, x0
  4065a0:	ccmp	x0, #0x2, #0x0, ne  // ne = any
  4065a4:	b.hi	4066b4 <__fxstatat@plt+0x4c14>  // b.pmore
  4065a8:	mov	x1, x27
  4065ac:	mov	x0, x19
  4065b0:	bl	4050c8 <__fxstatat@plt+0x3628>
  4065b4:	mov	x27, x0
  4065b8:	cbz	x0, 4066f8 <__fxstatat@plt+0x4c58>
  4065bc:	add	x0, x0, #0xf8
  4065c0:	str	x26, [x27, #8]
  4065c4:	str	x0, [x27, #48]
  4065c8:	cmp	x22, #0x0
  4065cc:	str	xzr, [x27, #88]
  4065d0:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  4065d4:	b.ne	40656c <__fxstatat@plt+0x4acc>  // b.any
  4065d8:	ldr	w0, [x19, #44]
  4065dc:	mov	x2, x27
  4065e0:	ldr	x1, [sp, #104]
  4065e4:	mov	w3, #0x0                   	// #0
  4065e8:	bl	405478 <__fxstatat@plt+0x39d8>
  4065ec:	strh	w0, [x27, #108]
  4065f0:	cbnz	x24, 40657c <__fxstatat@plt+0x4adc>
  4065f4:	str	xzr, [x27, #16]
  4065f8:	cbnz	x22, 4066e8 <__fxstatat@plt+0x4c48>
  4065fc:	add	x21, x21, #0x1
  406600:	mov	x22, x27
  406604:	str	x27, [sp, #96]
  406608:	ldr	x27, [x23, x21, lsl #3]
  40660c:	cbnz	x27, 406590 <__fxstatat@plt+0x4af0>
  406610:	cmp	x24, #0x0
  406614:	ccmp	x21, #0x1, #0x0, ne  // ne = any
  406618:	b.ls	406630 <__fxstatat@plt+0x4b90>  // b.plast
  40661c:	mov	x1, x22
  406620:	mov	x2, x21
  406624:	mov	x0, x19
  406628:	bl	404fc8 <__fxstatat@plt+0x3528>
  40662c:	mov	x22, x0
  406630:	mov	x2, #0x0                   	// #0
  406634:	mov	x0, x19
  406638:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  40663c:	add	x1, x1, #0x950
  406640:	bl	4050c8 <__fxstatat@plt+0x3628>
  406644:	str	x0, [x19]
  406648:	mov	x2, x0
  40664c:	cbz	x0, 4066f8 <__fxstatat@plt+0x4c58>
  406650:	ldr	w0, [x19, #72]
  406654:	mov	w3, #0x9                   	// #9
  406658:	mov	x1, #0x1                   	// #1
  40665c:	str	x22, [x2, #16]
  406660:	str	x1, [x2, #88]
  406664:	add	x1, x19, #0x58
  406668:	strh	w3, [x2, #108]
  40666c:	bl	4056b0 <__fxstatat@plt+0x3c10>
  406670:	tst	w0, #0xff
  406674:	b.eq	4066f8 <__fxstatat@plt+0x4c58>  // b.none
  406678:	ldr	w1, [x19, #72]
  40667c:	mov	w0, #0x204                 	// #516
  406680:	tst	w1, w0
  406684:	b.eq	4067a4 <__fxstatat@plt+0x4d04>  // b.none
  406688:	add	x0, x19, #0x60
  40668c:	mov	w1, #0xffffffff            	// #-1
  406690:	bl	408528 <__fxstatat@plt+0x6a88>
  406694:	mov	x0, x19
  406698:	ldp	x19, x20, [sp, #16]
  40669c:	ldp	x21, x22, [sp, #32]
  4066a0:	ldp	x23, x24, [sp, #48]
  4066a4:	ldp	x25, x26, [sp, #64]
  4066a8:	ldp	x27, x28, [sp, #80]
  4066ac:	ldp	x29, x30, [sp], #112
  4066b0:	ret
  4066b4:	add	x0, x27, x0
  4066b8:	sub	x3, x27, #0x2
  4066bc:	ldurb	w0, [x0, #-1]
  4066c0:	cmp	w0, #0x2f
  4066c4:	b.ne	4065a8 <__fxstatat@plt+0x4b08>  // b.any
  4066c8:	ldrb	w0, [x3, x2]
  4066cc:	cmp	w0, #0x2f
  4066d0:	b.ne	4065a8 <__fxstatat@plt+0x4b08>  // b.any
  4066d4:	sub	x2, x2, #0x1
  4066d8:	cmp	x2, #0x1
  4066dc:	b.ne	4066c8 <__fxstatat@plt+0x4c28>  // b.any
  4066e0:	b	4065a8 <__fxstatat@plt+0x4b08>
  4066e4:	str	xzr, [x27, #16]
  4066e8:	ldr	x0, [sp, #96]
  4066ec:	str	x27, [sp, #96]
  4066f0:	str	x27, [x0, #16]
  4066f4:	b	406584 <__fxstatat@plt+0x4ae4>
  4066f8:	mov	x0, x22
  4066fc:	bl	405148 <__fxstatat@plt+0x36a8>
  406700:	mov	x0, x26
  406704:	bl	401950 <free@plt>
  406708:	ldr	x0, [x19, #32]
  40670c:	bl	401950 <free@plt>
  406710:	ldp	x27, x28, [sp, #80]
  406714:	mov	x0, x19
  406718:	bl	401950 <free@plt>
  40671c:	mov	x19, #0x0                   	// #0
  406720:	ldp	x21, x22, [sp, #32]
  406724:	ldp	x23, x24, [sp, #48]
  406728:	ldp	x25, x26, [sp, #64]
  40672c:	mov	x0, x19
  406730:	ldp	x19, x20, [sp, #16]
  406734:	ldp	x29, x30, [sp], #112
  406738:	ret
  40673c:	bl	401a70 <__errno_location@plt>
  406740:	mov	x19, #0x0                   	// #0
  406744:	mov	w1, #0x16                  	// #22
  406748:	ldp	x23, x24, [sp, #48]
  40674c:	str	w1, [x0]
  406750:	mov	x0, x19
  406754:	ldp	x19, x20, [sp, #16]
  406758:	ldp	x29, x30, [sp], #112
  40675c:	ret
  406760:	cbz	x24, 40679c <__fxstatat@plt+0x4cfc>
  406764:	ldr	w25, [x19, #72]
  406768:	mov	x27, #0x0                   	// #0
  40676c:	ubfx	x25, x25, #10, #1
  406770:	b	406548 <__fxstatat@plt+0x4aa8>
  406774:	mov	x2, #0x1000                	// #4096
  406778:	b	4064f0 <__fxstatat@plt+0x4a50>
  40677c:	bl	401a70 <__errno_location@plt>
  406780:	mov	x19, #0x0                   	// #0
  406784:	mov	w1, #0x16                  	// #22
  406788:	str	w1, [x0]
  40678c:	mov	x0, x19
  406790:	ldp	x19, x20, [sp, #16]
  406794:	ldp	x29, x30, [sp], #112
  406798:	ret
  40679c:	mov	x22, #0x0                   	// #0
  4067a0:	b	406630 <__fxstatat@plt+0x4b90>
  4067a4:	ldr	w0, [x19, #44]
  4067a8:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  4067ac:	add	x2, x2, #0x938
  4067b0:	bl	405738 <__fxstatat@plt+0x3c98>
  4067b4:	str	w0, [x19, #40]
  4067b8:	tbz	w0, #31, 406688 <__fxstatat@plt+0x4be8>
  4067bc:	ldr	w0, [x19, #72]
  4067c0:	orr	w0, w0, #0x4
  4067c4:	str	w0, [x19, #72]
  4067c8:	b	406688 <__fxstatat@plt+0x4be8>
  4067cc:	ldp	x23, x24, [sp, #48]
  4067d0:	b	40672c <__fxstatat@plt+0x4c8c>
  4067d4:	nop
  4067d8:	stp	x29, x30, [sp, #-48]!
  4067dc:	mov	x29, sp
  4067e0:	ldr	x1, [x0]
  4067e4:	stp	x19, x20, [sp, #16]
  4067e8:	mov	x20, x0
  4067ec:	cbz	x1, 406834 <__fxstatat@plt+0x4d94>
  4067f0:	ldr	x0, [x1, #88]
  4067f4:	tbz	x0, #63, 40680c <__fxstatat@plt+0x4d6c>
  4067f8:	b	406928 <__fxstatat@plt+0x4e88>
  4067fc:	bl	401950 <free@plt>
  406800:	ldr	x0, [x19, #88]
  406804:	mov	x1, x19
  406808:	tbnz	x0, #63, 40682c <__fxstatat@plt+0x4d8c>
  40680c:	ldr	x19, [x1, #16]
  406810:	mov	x0, x1
  406814:	cbnz	x19, 4067fc <__fxstatat@plt+0x4d5c>
  406818:	ldr	x19, [x1, #8]
  40681c:	bl	401950 <free@plt>
  406820:	mov	x1, x19
  406824:	ldr	x0, [x19, #88]
  406828:	tbz	x0, #63, 40680c <__fxstatat@plt+0x4d6c>
  40682c:	mov	x0, x19
  406830:	bl	401950 <free@plt>
  406834:	ldr	x0, [x20, #8]
  406838:	cbz	x0, 406840 <__fxstatat@plt+0x4da0>
  40683c:	bl	405148 <__fxstatat@plt+0x36a8>
  406840:	ldr	x0, [x20, #16]
  406844:	bl	401950 <free@plt>
  406848:	ldr	x0, [x20, #32]
  40684c:	bl	401950 <free@plt>
  406850:	ldr	w0, [x20, #72]
  406854:	tbz	w0, #9, 4068b0 <__fxstatat@plt+0x4e10>
  406858:	ldr	w0, [x20, #44]
  40685c:	tbz	w0, #31, 4068e4 <__fxstatat@plt+0x4e44>
  406860:	mov	w19, #0x0                   	// #0
  406864:	add	x0, x20, #0x60
  406868:	bl	405190 <__fxstatat@plt+0x36f0>
  40686c:	ldr	x0, [x20, #80]
  406870:	cbz	x0, 406878 <__fxstatat@plt+0x4dd8>
  406874:	bl	408020 <__fxstatat@plt+0x6580>
  406878:	ldr	w2, [x20, #72]
  40687c:	mov	w1, #0x102                 	// #258
  406880:	ldr	x0, [x20, #88]
  406884:	tst	w2, w1
  406888:	b.eq	4068f8 <__fxstatat@plt+0x4e58>  // b.none
  40688c:	cbz	x0, 406894 <__fxstatat@plt+0x4df4>
  406890:	bl	408020 <__fxstatat@plt+0x6580>
  406894:	mov	x0, x20
  406898:	bl	401950 <free@plt>
  40689c:	cbnz	w19, 406938 <__fxstatat@plt+0x4e98>
  4068a0:	mov	w0, w19
  4068a4:	ldp	x19, x20, [sp, #16]
  4068a8:	ldp	x29, x30, [sp], #48
  4068ac:	ret
  4068b0:	tbnz	w0, #2, 406860 <__fxstatat@plt+0x4dc0>
  4068b4:	ldr	w0, [x20, #40]
  4068b8:	str	x21, [sp, #32]
  4068bc:	bl	401720 <fchdir@plt>
  4068c0:	cbnz	w0, 406900 <__fxstatat@plt+0x4e60>
  4068c4:	ldr	w0, [x20, #40]
  4068c8:	bl	401860 <close@plt>
  4068cc:	cbz	w0, 406930 <__fxstatat@plt+0x4e90>
  4068d0:	bl	401a70 <__errno_location@plt>
  4068d4:	mov	x21, x0
  4068d8:	ldr	w19, [x21]
  4068dc:	ldr	x21, [sp, #32]
  4068e0:	b	406864 <__fxstatat@plt+0x4dc4>
  4068e4:	bl	401860 <close@plt>
  4068e8:	cbz	w0, 406860 <__fxstatat@plt+0x4dc0>
  4068ec:	bl	401a70 <__errno_location@plt>
  4068f0:	ldr	w19, [x0]
  4068f4:	b	406864 <__fxstatat@plt+0x4dc4>
  4068f8:	bl	401950 <free@plt>
  4068fc:	b	406894 <__fxstatat@plt+0x4df4>
  406900:	bl	401a70 <__errno_location@plt>
  406904:	mov	x21, x0
  406908:	ldr	w0, [x20, #40]
  40690c:	ldr	w19, [x21]
  406910:	bl	401860 <close@plt>
  406914:	cmp	w19, #0x0
  406918:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40691c:	b.ne	4068d8 <__fxstatat@plt+0x4e38>  // b.any
  406920:	ldr	x21, [sp, #32]
  406924:	b	406864 <__fxstatat@plt+0x4dc4>
  406928:	mov	x19, x1
  40692c:	b	40682c <__fxstatat@plt+0x4d8c>
  406930:	ldr	x21, [sp, #32]
  406934:	b	406860 <__fxstatat@plt+0x4dc0>
  406938:	bl	401a70 <__errno_location@plt>
  40693c:	str	w19, [x0]
  406940:	mov	w19, #0xffffffff            	// #-1
  406944:	b	4068a0 <__fxstatat@plt+0x4e00>
  406948:	stp	x29, x30, [sp, #-48]!
  40694c:	mov	x29, sp
  406950:	stp	x19, x20, [sp, #16]
  406954:	ldr	x19, [x0]
  406958:	cbz	x19, 406b58 <__fxstatat@plt+0x50b8>
  40695c:	ldr	w1, [x0, #72]
  406960:	mov	x20, x0
  406964:	tbnz	w1, #13, 406b58 <__fxstatat@plt+0x50b8>
  406968:	ldrh	w0, [x19, #112]
  40696c:	mov	w2, #0x3                   	// #3
  406970:	strh	w2, [x19, #112]
  406974:	cmp	w0, #0x1
  406978:	b.eq	406d34 <__fxstatat@plt+0x5294>  // b.none
  40697c:	ldrh	w2, [x19, #108]
  406980:	cmp	w0, #0x2
  406984:	b.eq	406a78 <__fxstatat@plt+0x4fd8>  // b.none
  406988:	cmp	w2, #0x1
  40698c:	b.eq	406b6c <__fxstatat@plt+0x50cc>  // b.none
  406990:	stp	x21, x22, [sp, #32]
  406994:	b	4069b8 <__fxstatat@plt+0x4f18>
  406998:	str	x19, [x20]
  40699c:	mov	x0, x21
  4069a0:	bl	401950 <free@plt>
  4069a4:	ldr	x0, [x19, #88]
  4069a8:	cbz	x0, 406ba8 <__fxstatat@plt+0x5108>
  4069ac:	ldrh	w0, [x19, #112]
  4069b0:	cmp	w0, #0x4
  4069b4:	b.ne	406c48 <__fxstatat@plt+0x51a8>  // b.any
  4069b8:	mov	x21, x19
  4069bc:	ldr	x19, [x19, #16]
  4069c0:	cbnz	x19, 406998 <__fxstatat@plt+0x4ef8>
  4069c4:	ldr	x22, [x21, #8]
  4069c8:	ldr	x0, [x22, #24]
  4069cc:	cbnz	x0, 406e5c <__fxstatat@plt+0x53bc>
  4069d0:	str	x22, [x20]
  4069d4:	mov	x0, x21
  4069d8:	bl	401950 <free@plt>
  4069dc:	ldr	x0, [x22, #88]
  4069e0:	cmn	x0, #0x1
  4069e4:	b.eq	406de0 <__fxstatat@plt+0x5340>  // b.none
  4069e8:	ldrh	w0, [x22, #108]
  4069ec:	cmp	w0, #0xb
  4069f0:	b.eq	406d30 <__fxstatat@plt+0x5290>  // b.none
  4069f4:	ldr	x1, [x20, #32]
  4069f8:	ldr	x0, [x22, #72]
  4069fc:	strb	wzr, [x1, x0]
  406a00:	ldr	x0, [x22, #88]
  406a04:	cbz	x0, 406d8c <__fxstatat@plt+0x52ec>
  406a08:	ldrh	w0, [x22, #110]
  406a0c:	tbz	w0, #1, 406b0c <__fxstatat@plt+0x506c>
  406a10:	ldr	w1, [x20, #72]
  406a14:	ldr	w0, [x22, #68]
  406a18:	tbnz	w1, #2, 406a34 <__fxstatat@plt+0x4f94>
  406a1c:	tbz	w1, #9, 406f2c <__fxstatat@plt+0x548c>
  406a20:	mov	w1, w0
  406a24:	mov	w2, #0x1                   	// #1
  406a28:	mov	x0, x20
  406a2c:	bl	405388 <__fxstatat@plt+0x38e8>
  406a30:	ldr	w0, [x22, #68]
  406a34:	bl	401860 <close@plt>
  406a38:	ldr	w0, [x20, #72]
  406a3c:	ldrh	w1, [x22, #108]
  406a40:	cmp	w1, #0x2
  406a44:	b.eq	406a68 <__fxstatat@plt+0x4fc8>  // b.none
  406a48:	ldr	w1, [x22, #64]
  406a4c:	cbnz	w1, 406dfc <__fxstatat@plt+0x535c>
  406a50:	mov	w1, #0x6                   	// #6
  406a54:	strh	w1, [x22, #108]
  406a58:	mov	x2, x22
  406a5c:	add	x1, x20, #0x58
  406a60:	bl	405a78 <__fxstatat@plt+0x3fd8>
  406a64:	ldr	w0, [x20, #72]
  406a68:	tbnz	w0, #13, 406b50 <__fxstatat@plt+0x50b0>
  406a6c:	mov	x19, x22
  406a70:	ldp	x21, x22, [sp, #32]
  406a74:	b	406b5c <__fxstatat@plt+0x50bc>
  406a78:	sub	w0, w2, #0xc
  406a7c:	and	w0, w0, #0xffff
  406a80:	cmp	w0, #0x1
  406a84:	b.ls	406ce8 <__fxstatat@plt+0x5248>  // b.plast
  406a88:	cmp	w2, #0x1
  406a8c:	b.ne	406990 <__fxstatat@plt+0x4ef0>  // b.any
  406a90:	tbz	w1, #6, 406aa4 <__fxstatat@plt+0x5004>
  406a94:	ldr	x0, [x20, #24]
  406a98:	ldr	x2, [x19, #120]
  406a9c:	cmp	x2, x0
  406aa0:	b.ne	406b74 <__fxstatat@plt+0x50d4>  // b.any
  406aa4:	ldr	x0, [x20, #8]
  406aa8:	cbz	x0, 406d60 <__fxstatat@plt+0x52c0>
  406aac:	tbnz	w1, #12, 406d50 <__fxstatat@plt+0x52b0>
  406ab0:	ldr	x3, [x19, #48]
  406ab4:	mov	x1, x19
  406ab8:	mov	x0, x20
  406abc:	mov	w2, #0xffffffff            	// #-1
  406ac0:	bl	405768 <__fxstatat@plt+0x3cc8>
  406ac4:	cbz	w0, 406d80 <__fxstatat@plt+0x52e0>
  406ac8:	bl	401a70 <__errno_location@plt>
  406acc:	ldr	w0, [x0]
  406ad0:	ldrh	w1, [x19, #110]
  406ad4:	str	w0, [x19, #64]
  406ad8:	orr	w1, w1, #0x1
  406adc:	strh	w1, [x19, #110]
  406ae0:	ldr	x19, [x20, #8]
  406ae4:	cbz	x19, 406b04 <__fxstatat@plt+0x5064>
  406ae8:	mov	x0, x19
  406aec:	nop
  406af0:	ldr	x1, [x0, #8]
  406af4:	ldr	x1, [x1, #48]
  406af8:	str	x1, [x0, #48]
  406afc:	ldr	x0, [x0, #16]
  406b00:	cbnz	x0, 406af0 <__fxstatat@plt+0x5050>
  406b04:	str	xzr, [x20, #8]
  406b08:	b	406c54 <__fxstatat@plt+0x51b4>
  406b0c:	tbnz	w0, #0, 406d98 <__fxstatat@plt+0x52f8>
  406b10:	ldr	x1, [x22, #8]
  406b14:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  406b18:	mov	x0, x20
  406b1c:	add	x3, x3, #0x930
  406b20:	mov	w2, #0xffffffff            	// #-1
  406b24:	bl	405768 <__fxstatat@plt+0x3cc8>
  406b28:	cbz	w0, 406d98 <__fxstatat@plt+0x52f8>
  406b2c:	bl	401a70 <__errno_location@plt>
  406b30:	ldr	w2, [x0]
  406b34:	ldr	w1, [x20, #72]
  406b38:	str	w2, [x22, #64]
  406b3c:	orr	w0, w1, #0x2000
  406b40:	ldrh	w1, [x22, #108]
  406b44:	str	w0, [x20, #72]
  406b48:	cmp	w1, #0x2
  406b4c:	b.ne	406a48 <__fxstatat@plt+0x4fa8>  // b.any
  406b50:	ldp	x21, x22, [sp, #32]
  406b54:	nop
  406b58:	mov	x19, #0x0                   	// #0
  406b5c:	mov	x0, x19
  406b60:	ldp	x19, x20, [sp, #16]
  406b64:	ldp	x29, x30, [sp], #48
  406b68:	ret
  406b6c:	cmp	w0, #0x4
  406b70:	b.ne	406a90 <__fxstatat@plt+0x4ff0>  // b.any
  406b74:	ldrh	w0, [x19, #110]
  406b78:	tbnz	w0, #1, 406eb0 <__fxstatat@plt+0x5410>
  406b7c:	ldr	x0, [x20, #8]
  406b80:	cbz	x0, 406b8c <__fxstatat@plt+0x50ec>
  406b84:	bl	405148 <__fxstatat@plt+0x36a8>
  406b88:	str	xzr, [x20, #8]
  406b8c:	ldr	w0, [x20, #72]
  406b90:	mov	w1, #0x6                   	// #6
  406b94:	strh	w1, [x19, #108]
  406b98:	mov	x2, x19
  406b9c:	add	x1, x20, #0x58
  406ba0:	bl	405a78 <__fxstatat@plt+0x3fd8>
  406ba4:	b	406b5c <__fxstatat@plt+0x50bc>
  406ba8:	mov	x0, x20
  406bac:	bl	405408 <__fxstatat@plt+0x3968>
  406bb0:	cbnz	w0, 406e90 <__fxstatat@plt+0x53f0>
  406bb4:	ldr	w2, [x20, #72]
  406bb8:	mov	w1, #0x102                 	// #258
  406bbc:	ldr	x0, [x20, #88]
  406bc0:	tst	w2, w1
  406bc4:	b.eq	406ea8 <__fxstatat@plt+0x5408>  // b.none
  406bc8:	cbz	x0, 406bd0 <__fxstatat@plt+0x5130>
  406bcc:	bl	408020 <__fxstatat@plt+0x6580>
  406bd0:	ldr	x2, [x19, #96]
  406bd4:	add	x22, x19, #0xf8
  406bd8:	ldr	x0, [x20, #32]
  406bdc:	str	x2, [x19, #72]
  406be0:	add	x2, x2, #0x1
  406be4:	mov	x1, x22
  406be8:	bl	4016b0 <memmove@plt>
  406bec:	mov	x0, x22
  406bf0:	mov	w1, #0x2f                  	// #47
  406bf4:	bl	401870 <strrchr@plt>
  406bf8:	cbz	x0, 406c28 <__fxstatat@plt+0x5188>
  406bfc:	cmp	x22, x0
  406c00:	b.eq	406da0 <__fxstatat@plt+0x5300>  // b.none
  406c04:	add	x21, x0, #0x1
  406c08:	mov	x0, x21
  406c0c:	bl	4016e0 <strlen@plt>
  406c10:	mov	x1, x21
  406c14:	mov	x21, x0
  406c18:	add	x2, x21, #0x1
  406c1c:	mov	x0, x22
  406c20:	bl	4016b0 <memmove@plt>
  406c24:	str	x21, [x19, #96]
  406c28:	ldr	w0, [x20, #72]
  406c2c:	add	x1, x20, #0x58
  406c30:	ldr	x2, [x20, #32]
  406c34:	stp	x2, x2, [x19, #48]
  406c38:	bl	4056b0 <__fxstatat@plt+0x3c10>
  406c3c:	ldrh	w0, [x19, #108]
  406c40:	ldp	x21, x22, [sp, #32]
  406c44:	b	406c98 <__fxstatat@plt+0x51f8>
  406c48:	cmp	w0, #0x2
  406c4c:	b.eq	406ebc <__fxstatat@plt+0x541c>  // b.none
  406c50:	ldp	x21, x22, [sp, #32]
  406c54:	mov	w4, #0x2f                  	// #47
  406c58:	ldr	x2, [x19, #8]
  406c5c:	add	x1, x19, #0xf8
  406c60:	ldr	x3, [x20, #32]
  406c64:	ldr	x0, [x2, #72]
  406c68:	ldr	x5, [x2, #56]
  406c6c:	sub	x2, x0, #0x1
  406c70:	ldrb	w5, [x5, x2]
  406c74:	cmp	w5, #0x2f
  406c78:	csel	x2, x2, x0, eq  // eq = none
  406c7c:	add	x0, x3, x2
  406c80:	add	x0, x0, #0x1
  406c84:	strb	w4, [x3, x2]
  406c88:	ldr	x2, [x19, #96]
  406c8c:	add	x2, x2, #0x1
  406c90:	bl	4016b0 <memmove@plt>
  406c94:	ldrh	w0, [x19, #108]
  406c98:	str	x19, [x20]
  406c9c:	cmp	w0, #0xb
  406ca0:	b.eq	406d18 <__fxstatat@plt+0x5278>  // b.none
  406ca4:	cmp	w0, #0x1
  406ca8:	b.ne	406b5c <__fxstatat@plt+0x50bc>  // b.any
  406cac:	ldr	x0, [x19, #88]
  406cb0:	cbnz	x0, 406cbc <__fxstatat@plt+0x521c>
  406cb4:	ldr	x0, [x19, #120]
  406cb8:	str	x0, [x20, #24]
  406cbc:	ldr	w0, [x20, #72]
  406cc0:	add	x1, x20, #0x58
  406cc4:	mov	x2, x19
  406cc8:	bl	405998 <__fxstatat@plt+0x3ef8>
  406ccc:	tst	w0, #0xff
  406cd0:	b.ne	406b5c <__fxstatat@plt+0x50bc>  // b.any
  406cd4:	bl	401a70 <__errno_location@plt>
  406cd8:	mov	x19, #0x0                   	// #0
  406cdc:	mov	w1, #0xc                   	// #12
  406ce0:	str	w1, [x0]
  406ce4:	b	406b5c <__fxstatat@plt+0x50bc>
  406ce8:	ldr	w0, [x20, #44]
  406cec:	mov	x2, x19
  406cf0:	add	x1, x20, #0x48
  406cf4:	mov	w3, #0x1                   	// #1
  406cf8:	bl	405478 <__fxstatat@plt+0x39d8>
  406cfc:	strh	w0, [x19, #108]
  406d00:	and	w0, w0, #0xffff
  406d04:	cmp	w0, #0x1
  406d08:	b.eq	406f3c <__fxstatat@plt+0x549c>  // b.none
  406d0c:	str	x19, [x20]
  406d10:	cmp	w0, #0xb
  406d14:	b.ne	406b5c <__fxstatat@plt+0x50bc>  // b.any
  406d18:	ldr	x0, [x19, #168]
  406d1c:	cmp	x0, #0x2
  406d20:	b.eq	406e08 <__fxstatat@plt+0x5368>  // b.none
  406d24:	cmp	x0, #0x1
  406d28:	b.eq	406b5c <__fxstatat@plt+0x50bc>  // b.none
  406d2c:	stp	x21, x22, [sp, #32]
  406d30:	bl	4018a0 <abort@plt>
  406d34:	ldr	w0, [x20, #44]
  406d38:	add	x1, x20, #0x48
  406d3c:	mov	x2, x19
  406d40:	mov	w3, #0x0                   	// #0
  406d44:	bl	405478 <__fxstatat@plt+0x39d8>
  406d48:	strh	w0, [x19, #108]
  406d4c:	b	406b5c <__fxstatat@plt+0x50bc>
  406d50:	and	w1, w1, #0xffffefff
  406d54:	str	w1, [x20, #72]
  406d58:	bl	405148 <__fxstatat@plt+0x36a8>
  406d5c:	str	xzr, [x20, #8]
  406d60:	mov	x0, x20
  406d64:	mov	w1, #0x3                   	// #3
  406d68:	bl	405b08 <__fxstatat@plt+0x4068>
  406d6c:	str	x0, [x20, #8]
  406d70:	cbz	x0, 406dac <__fxstatat@plt+0x530c>
  406d74:	mov	x19, x0
  406d78:	str	xzr, [x20, #8]
  406d7c:	b	406c54 <__fxstatat@plt+0x51b4>
  406d80:	ldr	x19, [x20, #8]
  406d84:	str	xzr, [x20, #8]
  406d88:	b	406c54 <__fxstatat@plt+0x51b4>
  406d8c:	mov	x0, x20
  406d90:	bl	405408 <__fxstatat@plt+0x3968>
  406d94:	cbnz	w0, 406b2c <__fxstatat@plt+0x508c>
  406d98:	ldr	w0, [x20, #72]
  406d9c:	b	406a3c <__fxstatat@plt+0x4f9c>
  406da0:	ldrb	w1, [x22, #1]
  406da4:	cbz	w1, 406c28 <__fxstatat@plt+0x5188>
  406da8:	b	406c04 <__fxstatat@plt+0x5164>
  406dac:	ldr	w0, [x20, #72]
  406db0:	tbnz	w0, #13, 406b58 <__fxstatat@plt+0x50b8>
  406db4:	ldr	w1, [x19, #64]
  406db8:	cbz	w1, 406dd0 <__fxstatat@plt+0x5330>
  406dbc:	ldrh	w1, [x19, #108]
  406dc0:	cmp	w1, #0x4
  406dc4:	b.eq	406dd0 <__fxstatat@plt+0x5330>  // b.none
  406dc8:	mov	w1, #0x7                   	// #7
  406dcc:	strh	w1, [x19, #108]
  406dd0:	add	x1, x20, #0x58
  406dd4:	mov	x2, x19
  406dd8:	bl	405a78 <__fxstatat@plt+0x3fd8>
  406ddc:	b	406b5c <__fxstatat@plt+0x50bc>
  406de0:	mov	x0, x22
  406de4:	bl	401950 <free@plt>
  406de8:	bl	401a70 <__errno_location@plt>
  406dec:	ldp	x21, x22, [sp, #32]
  406df0:	str	wzr, [x0]
  406df4:	str	xzr, [x20]
  406df8:	b	406b5c <__fxstatat@plt+0x50bc>
  406dfc:	mov	w1, #0x7                   	// #7
  406e00:	strh	w1, [x22, #108]
  406e04:	b	406a68 <__fxstatat@plt+0x4fc8>
  406e08:	stp	x21, x22, [sp, #32]
  406e0c:	ldr	w0, [x20, #44]
  406e10:	ldr	x21, [x19, #8]
  406e14:	ldr	w1, [x21, #104]
  406e18:	cbnz	w1, 406e2c <__fxstatat@plt+0x538c>
  406e1c:	ldr	w2, [x20, #72]
  406e20:	and	w2, w2, #0x18
  406e24:	cmp	w2, #0x18
  406e28:	b.eq	406f8c <__fxstatat@plt+0x54ec>  // b.none
  406e2c:	add	x1, x20, #0x48
  406e30:	mov	x2, x19
  406e34:	mov	w3, #0x0                   	// #0
  406e38:	bl	405478 <__fxstatat@plt+0x39d8>
  406e3c:	ldr	w1, [x19, #136]
  406e40:	strh	w0, [x19, #108]
  406e44:	and	w0, w0, #0xffff
  406e48:	and	w1, w1, #0xf000
  406e4c:	cmp	w1, #0x4, lsl #12
  406e50:	b.eq	406f04 <__fxstatat@plt+0x5464>  // b.none
  406e54:	ldp	x21, x22, [sp, #32]
  406e58:	b	406ca4 <__fxstatat@plt+0x5204>
  406e5c:	ldr	x3, [x20, #32]
  406e60:	mov	w1, #0x3                   	// #3
  406e64:	ldr	x2, [x22, #72]
  406e68:	str	x22, [x20]
  406e6c:	mov	x0, x20
  406e70:	strb	wzr, [x3, x2]
  406e74:	bl	405b08 <__fxstatat@plt+0x4068>
  406e78:	mov	x1, x0
  406e7c:	cbnz	x0, 406ef0 <__fxstatat@plt+0x5450>
  406e80:	ldr	w0, [x20, #72]
  406e84:	tbnz	w0, #13, 406b50 <__fxstatat@plt+0x50b0>
  406e88:	ldr	x22, [x21, #8]
  406e8c:	b	4069d0 <__fxstatat@plt+0x4f30>
  406e90:	ldr	w0, [x20, #72]
  406e94:	mov	x19, #0x0                   	// #0
  406e98:	ldp	x21, x22, [sp, #32]
  406e9c:	orr	w0, w0, #0x2000
  406ea0:	str	w0, [x20, #72]
  406ea4:	b	406b5c <__fxstatat@plt+0x50bc>
  406ea8:	bl	401950 <free@plt>
  406eac:	b	406bd0 <__fxstatat@plt+0x5130>
  406eb0:	ldr	w0, [x19, #68]
  406eb4:	bl	401860 <close@plt>
  406eb8:	b	406b7c <__fxstatat@plt+0x50dc>
  406ebc:	ldr	w0, [x20, #44]
  406ec0:	mov	x2, x19
  406ec4:	add	x1, x20, #0x48
  406ec8:	mov	w3, #0x1                   	// #1
  406ecc:	bl	405478 <__fxstatat@plt+0x39d8>
  406ed0:	strh	w0, [x19, #108]
  406ed4:	and	w0, w0, #0xffff
  406ed8:	cmp	w0, #0x1
  406edc:	b.eq	406f4c <__fxstatat@plt+0x54ac>  // b.none
  406ee0:	mov	w0, #0x3                   	// #3
  406ee4:	strh	w0, [x19, #112]
  406ee8:	ldp	x21, x22, [sp, #32]
  406eec:	b	406c54 <__fxstatat@plt+0x51b4>
  406ef0:	mov	x0, x21
  406ef4:	mov	x19, x1
  406ef8:	bl	401950 <free@plt>
  406efc:	ldp	x21, x22, [sp, #32]
  406f00:	b	406c54 <__fxstatat@plt+0x51b4>
  406f04:	ldr	x1, [x19, #88]
  406f08:	cbz	x1, 406f7c <__fxstatat@plt+0x54dc>
  406f0c:	ldr	w1, [x21, #104]
  406f10:	sub	w1, w1, #0x1
  406f14:	cmn	w1, #0x3
  406f18:	b.ls	406ff4 <__fxstatat@plt+0x5554>  // b.plast
  406f1c:	cmp	w0, #0x1
  406f20:	ldp	x21, x22, [sp, #32]
  406f24:	b.eq	406cbc <__fxstatat@plt+0x521c>  // b.none
  406f28:	b	406b5c <__fxstatat@plt+0x50bc>
  406f2c:	bl	401720 <fchdir@plt>
  406f30:	cbnz	w0, 406fa8 <__fxstatat@plt+0x5508>
  406f34:	ldr	w0, [x22, #68]
  406f38:	b	406a34 <__fxstatat@plt+0x4f94>
  406f3c:	ldr	w1, [x20, #72]
  406f40:	tbz	w1, #2, 406fc8 <__fxstatat@plt+0x5528>
  406f44:	str	x19, [x20]
  406f48:	b	406cac <__fxstatat@plt+0x520c>
  406f4c:	ldr	w1, [x20, #72]
  406f50:	tbnz	w1, #2, 406ee0 <__fxstatat@plt+0x5440>
  406f54:	ldr	w0, [x20, #44]
  406f58:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  406f5c:	add	x2, x2, #0x938
  406f60:	bl	405738 <__fxstatat@plt+0x3c98>
  406f64:	str	w0, [x19, #68]
  406f68:	tbnz	w0, #31, 407024 <__fxstatat@plt+0x5584>
  406f6c:	ldrh	w0, [x19, #110]
  406f70:	orr	w0, w0, #0x2
  406f74:	strh	w0, [x19, #110]
  406f78:	b	406ee0 <__fxstatat@plt+0x5440>
  406f7c:	cmp	w0, #0x1
  406f80:	ldp	x21, x22, [sp, #32]
  406f84:	b.eq	406cb4 <__fxstatat@plt+0x5214>  // b.none
  406f88:	b	406b5c <__fxstatat@plt+0x50bc>
  406f8c:	mov	w1, w0
  406f90:	mov	x0, x21
  406f94:	bl	4052e8 <__fxstatat@plt+0x3848>
  406f98:	cmp	w0, #0x2
  406f9c:	b.eq	406ffc <__fxstatat@plt+0x555c>  // b.none
  406fa0:	ldr	w0, [x20, #44]
  406fa4:	b	406e2c <__fxstatat@plt+0x538c>
  406fa8:	bl	401a70 <__errno_location@plt>
  406fac:	ldr	w2, [x0]
  406fb0:	ldr	w1, [x20, #72]
  406fb4:	str	w2, [x22, #64]
  406fb8:	ldr	w0, [x22, #68]
  406fbc:	orr	w1, w1, #0x2000
  406fc0:	str	w1, [x20, #72]
  406fc4:	b	406a34 <__fxstatat@plt+0x4f94>
  406fc8:	ldr	w0, [x20, #44]
  406fcc:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  406fd0:	add	x2, x2, #0x938
  406fd4:	bl	405738 <__fxstatat@plt+0x3c98>
  406fd8:	str	w0, [x19, #68]
  406fdc:	tbnz	w0, #31, 407008 <__fxstatat@plt+0x5568>
  406fe0:	ldrh	w1, [x19, #110]
  406fe4:	ldrh	w0, [x19, #108]
  406fe8:	orr	w1, w1, #0x2
  406fec:	strh	w1, [x19, #110]
  406ff0:	b	406c98 <__fxstatat@plt+0x51f8>
  406ff4:	str	w1, [x21, #104]
  406ff8:	b	406f1c <__fxstatat@plt+0x547c>
  406ffc:	ldrh	w0, [x19, #108]
  407000:	ldp	x21, x22, [sp, #32]
  407004:	b	406ca4 <__fxstatat@plt+0x5204>
  407008:	bl	401a70 <__errno_location@plt>
  40700c:	ldr	w0, [x0]
  407010:	mov	w1, #0x7                   	// #7
  407014:	str	w0, [x19, #64]
  407018:	strh	w1, [x19, #108]
  40701c:	str	x19, [x20]
  407020:	b	406b5c <__fxstatat@plt+0x50bc>
  407024:	bl	401a70 <__errno_location@plt>
  407028:	ldr	w0, [x0]
  40702c:	mov	w1, #0x7                   	// #7
  407030:	str	w0, [x19, #64]
  407034:	strh	w1, [x19, #108]
  407038:	b	406ee0 <__fxstatat@plt+0x5440>
  40703c:	nop
  407040:	cmp	w2, #0x4
  407044:	b.hi	407054 <__fxstatat@plt+0x55b4>  // b.pmore
  407048:	mov	w0, #0x0                   	// #0
  40704c:	strh	w2, [x1, #112]
  407050:	ret
  407054:	stp	x29, x30, [sp, #-16]!
  407058:	mov	x29, sp
  40705c:	bl	401a70 <__errno_location@plt>
  407060:	mov	x1, x0
  407064:	mov	w2, #0x16                  	// #22
  407068:	mov	w0, #0x1                   	// #1
  40706c:	str	w2, [x1]
  407070:	ldp	x29, x30, [sp], #16
  407074:	ret
  407078:	stp	x29, x30, [sp, #-48]!
  40707c:	mov	x29, sp
  407080:	stp	x19, x20, [sp, #16]
  407084:	mov	w20, w1
  407088:	mov	x19, x0
  40708c:	stp	x21, x22, [sp, #32]
  407090:	bl	401a70 <__errno_location@plt>
  407094:	tst	w20, #0xffffefff
  407098:	mov	x21, x0
  40709c:	b.ne	40717c <__fxstatat@plt+0x56dc>  // b.any
  4070a0:	ldr	x22, [x19]
  4070a4:	str	wzr, [x0]
  4070a8:	ldr	w0, [x19, #72]
  4070ac:	tbnz	w0, #13, 407198 <__fxstatat@plt+0x56f8>
  4070b0:	ldrh	w0, [x22, #108]
  4070b4:	cmp	w0, #0x9
  4070b8:	b.eq	4071ac <__fxstatat@plt+0x570c>  // b.none
  4070bc:	cmp	w0, #0x1
  4070c0:	mov	x0, #0x0                   	// #0
  4070c4:	b.ne	407120 <__fxstatat@plt+0x5680>  // b.any
  4070c8:	ldr	x0, [x19, #8]
  4070cc:	cbz	x0, 4070d4 <__fxstatat@plt+0x5634>
  4070d0:	bl	405148 <__fxstatat@plt+0x36a8>
  4070d4:	cmp	w20, #0x1, lsl #12
  4070d8:	mov	w20, #0x1                   	// #1
  4070dc:	b.ne	4070f0 <__fxstatat@plt+0x5650>  // b.any
  4070e0:	ldr	w0, [x19, #72]
  4070e4:	mov	w20, #0x2                   	// #2
  4070e8:	orr	w0, w0, #0x1000
  4070ec:	str	w0, [x19, #72]
  4070f0:	ldr	x0, [x22, #88]
  4070f4:	cbnz	x0, 407110 <__fxstatat@plt+0x5670>
  4070f8:	ldr	x0, [x22, #48]
  4070fc:	ldrb	w0, [x0]
  407100:	cmp	w0, #0x2f
  407104:	b.eq	407110 <__fxstatat@plt+0x5670>  // b.none
  407108:	ldr	w1, [x19, #72]
  40710c:	tbz	w1, #2, 407130 <__fxstatat@plt+0x5690>
  407110:	mov	w1, w20
  407114:	mov	x0, x19
  407118:	bl	405b08 <__fxstatat@plt+0x4068>
  40711c:	str	x0, [x19, #8]
  407120:	ldp	x19, x20, [sp, #16]
  407124:	ldp	x21, x22, [sp, #32]
  407128:	ldp	x29, x30, [sp], #48
  40712c:	ret
  407130:	ldr	w0, [x19, #44]
  407134:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  407138:	add	x2, x2, #0x938
  40713c:	bl	405738 <__fxstatat@plt+0x3c98>
  407140:	mov	w22, w0
  407144:	tbnz	w0, #31, 4071d8 <__fxstatat@plt+0x5738>
  407148:	mov	w1, w20
  40714c:	mov	x0, x19
  407150:	bl	405b08 <__fxstatat@plt+0x4068>
  407154:	str	x0, [x19, #8]
  407158:	ldr	w1, [x19, #72]
  40715c:	tbnz	w1, #9, 4071c0 <__fxstatat@plt+0x5720>
  407160:	mov	w0, w22
  407164:	bl	401720 <fchdir@plt>
  407168:	cbnz	w0, 4071e4 <__fxstatat@plt+0x5744>
  40716c:	mov	w0, w22
  407170:	bl	401860 <close@plt>
  407174:	ldr	x0, [x19, #8]
  407178:	b	407120 <__fxstatat@plt+0x5680>
  40717c:	mov	w1, #0x16                  	// #22
  407180:	str	w1, [x21]
  407184:	mov	x0, #0x0                   	// #0
  407188:	ldp	x19, x20, [sp, #16]
  40718c:	ldp	x21, x22, [sp, #32]
  407190:	ldp	x29, x30, [sp], #48
  407194:	ret
  407198:	mov	x0, #0x0                   	// #0
  40719c:	ldp	x19, x20, [sp, #16]
  4071a0:	ldp	x21, x22, [sp, #32]
  4071a4:	ldp	x29, x30, [sp], #48
  4071a8:	ret
  4071ac:	ldr	x0, [x22, #16]
  4071b0:	ldp	x19, x20, [sp, #16]
  4071b4:	ldp	x21, x22, [sp, #32]
  4071b8:	ldp	x29, x30, [sp], #48
  4071bc:	ret
  4071c0:	mov	x0, x19
  4071c4:	mov	w1, w22
  4071c8:	mov	w2, #0x1                   	// #1
  4071cc:	bl	405388 <__fxstatat@plt+0x38e8>
  4071d0:	ldr	x0, [x19, #8]
  4071d4:	b	407120 <__fxstatat@plt+0x5680>
  4071d8:	mov	x0, #0x0                   	// #0
  4071dc:	str	xzr, [x19, #8]
  4071e0:	b	407120 <__fxstatat@plt+0x5680>
  4071e4:	ldr	w19, [x21]
  4071e8:	mov	w0, w22
  4071ec:	bl	401860 <close@plt>
  4071f0:	str	w19, [x21]
  4071f4:	mov	x0, #0x0                   	// #0
  4071f8:	b	407120 <__fxstatat@plt+0x5680>
  4071fc:	nop
  407200:	stp	x29, x30, [sp, #-64]!
  407204:	cmp	x0, #0x0
  407208:	add	x4, sp, #0x3c
  40720c:	mov	x29, sp
  407210:	stp	x19, x20, [sp, #16]
  407214:	csel	x19, x4, x0, eq  // eq = none
  407218:	mov	x20, x2
  40721c:	mov	x0, x19
  407220:	str	x21, [sp, #32]
  407224:	mov	x21, x1
  407228:	bl	401690 <mbrtowc@plt>
  40722c:	cmp	x20, #0x0
  407230:	mov	x20, x0
  407234:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  407238:	b.hi	407250 <__fxstatat@plt+0x57b0>  // b.pmore
  40723c:	mov	x0, x20
  407240:	ldp	x19, x20, [sp, #16]
  407244:	ldr	x21, [sp, #32]
  407248:	ldp	x29, x30, [sp], #64
  40724c:	ret
  407250:	mov	w0, #0x0                   	// #0
  407254:	bl	407550 <__fxstatat@plt+0x5ab0>
  407258:	tst	w0, #0xff
  40725c:	b.ne	40723c <__fxstatat@plt+0x579c>  // b.any
  407260:	ldrb	w0, [x21]
  407264:	mov	x20, #0x1                   	// #1
  407268:	str	w0, [x19]
  40726c:	mov	x0, x20
  407270:	ldp	x19, x20, [sp, #16]
  407274:	ldr	x21, [sp, #32]
  407278:	ldp	x29, x30, [sp], #64
  40727c:	ret
  407280:	sub	sp, sp, #0xff0
  407284:	stp	x29, x30, [sp]
  407288:	mov	x29, sp
  40728c:	stp	x19, x20, [sp, #16]
  407290:	mov	w19, w0
  407294:	stp	x21, x22, [sp, #32]
  407298:	mov	x21, x1
  40729c:	bl	401a70 <__errno_location@plt>
  4072a0:	cmn	w19, #0x64
  4072a4:	mov	x20, x0
  4072a8:	b.eq	407344 <__fxstatat@plt+0x58a4>  // b.none
  4072ac:	ldrb	w0, [x21]
  4072b0:	cmp	w0, #0x2f
  4072b4:	b.eq	407344 <__fxstatat@plt+0x58a4>  // b.none
  4072b8:	add	x22, sp, #0x30
  4072bc:	mov	x2, x21
  4072c0:	mov	x0, x22
  4072c4:	mov	w1, w19
  4072c8:	bl	408f98 <__fxstatat@plt+0x74f8>
  4072cc:	cbz	x0, 4072e4 <__fxstatat@plt+0x5844>
  4072d0:	mov	w2, #0x5f                  	// #95
  4072d4:	str	w2, [x20]
  4072d8:	cmp	x0, x22
  4072dc:	b.eq	4072e4 <__fxstatat@plt+0x5844>  // b.none
  4072e0:	bl	401950 <free@plt>
  4072e4:	mov	x0, x22
  4072e8:	bl	408768 <__fxstatat@plt+0x6cc8>
  4072ec:	cbnz	w0, 4073a0 <__fxstatat@plt+0x5900>
  4072f0:	tbnz	w19, #31, 407300 <__fxstatat@plt+0x5860>
  4072f4:	ldr	w0, [sp, #48]
  4072f8:	cmp	w0, w19
  4072fc:	b.eq	40738c <__fxstatat@plt+0x58ec>  // b.none
  407300:	mov	w0, w19
  407304:	bl	401720 <fchdir@plt>
  407308:	cbnz	w0, 407364 <__fxstatat@plt+0x58c4>
  40730c:	mov	w19, #0x5f                  	// #95
  407310:	str	w19, [x20]
  407314:	mov	x0, x22
  407318:	bl	4087c8 <__fxstatat@plt+0x6d28>
  40731c:	cbnz	w0, 4073a8 <__fxstatat@plt+0x5908>
  407320:	mov	x0, x22
  407324:	bl	4087e0 <__fxstatat@plt+0x6d40>
  407328:	str	w19, [x20]
  40732c:	mov	w0, #0xffffffff            	// #-1
  407330:	ldp	x29, x30, [sp]
  407334:	ldp	x19, x20, [sp, #16]
  407338:	ldp	x21, x22, [sp, #32]
  40733c:	add	sp, sp, #0xff0
  407340:	ret
  407344:	mov	w0, #0x5f                  	// #95
  407348:	str	w0, [x20]
  40734c:	mov	w0, #0xffffffff            	// #-1
  407350:	ldp	x29, x30, [sp]
  407354:	ldp	x19, x20, [sp, #16]
  407358:	ldp	x21, x22, [sp, #32]
  40735c:	add	sp, sp, #0xff0
  407360:	ret
  407364:	ldr	w19, [x20]
  407368:	mov	x0, x22
  40736c:	bl	4087e0 <__fxstatat@plt+0x6d40>
  407370:	str	w19, [x20]
  407374:	mov	w0, #0xffffffff            	// #-1
  407378:	ldp	x29, x30, [sp]
  40737c:	ldp	x19, x20, [sp, #16]
  407380:	ldp	x21, x22, [sp, #32]
  407384:	add	sp, sp, #0xff0
  407388:	ret
  40738c:	mov	x0, x22
  407390:	bl	4087e0 <__fxstatat@plt+0x6d40>
  407394:	mov	w0, #0x9                   	// #9
  407398:	str	w0, [x20]
  40739c:	b	40732c <__fxstatat@plt+0x588c>
  4073a0:	ldr	w0, [x20]
  4073a4:	bl	408628 <__fxstatat@plt+0x6b88>
  4073a8:	ldr	w0, [x20]
  4073ac:	bl	408668 <__fxstatat@plt+0x6bc8>
  4073b0:	b	407280 <__fxstatat@plt+0x57e0>
  4073b4:	nop
  4073b8:	b	407280 <__fxstatat@plt+0x57e0>
  4073bc:	nop
  4073c0:	b	407280 <__fxstatat@plt+0x57e0>
  4073c4:	nop
  4073c8:	stp	x29, x30, [sp, #-32]!
  4073cc:	mov	x29, sp
  4073d0:	stp	x19, x20, [sp, #16]
  4073d4:	mov	x19, x0
  4073d8:	bl	401760 <__fpending@plt>
  4073dc:	mov	x20, x0
  4073e0:	mov	x0, x19
  4073e4:	ldr	w19, [x19]
  4073e8:	and	w19, w19, #0x20
  4073ec:	bl	408bd0 <__fxstatat@plt+0x7130>
  4073f0:	cbnz	w19, 407418 <__fxstatat@plt+0x5978>
  4073f4:	cbz	w0, 40740c <__fxstatat@plt+0x596c>
  4073f8:	cbnz	x20, 407430 <__fxstatat@plt+0x5990>
  4073fc:	bl	401a70 <__errno_location@plt>
  407400:	ldr	w0, [x0]
  407404:	cmp	w0, #0x9
  407408:	csetm	w0, ne  // ne = any
  40740c:	ldp	x19, x20, [sp, #16]
  407410:	ldp	x29, x30, [sp], #32
  407414:	ret
  407418:	cbnz	w0, 407430 <__fxstatat@plt+0x5990>
  40741c:	bl	401a70 <__errno_location@plt>
  407420:	mov	x1, x0
  407424:	mov	w0, #0xffffffff            	// #-1
  407428:	str	wzr, [x1]
  40742c:	b	40740c <__fxstatat@plt+0x596c>
  407430:	mov	w0, #0xffffffff            	// #-1
  407434:	b	40740c <__fxstatat@plt+0x596c>
  407438:	mov	w1, #0xf616                	// #62998
  40743c:	str	xzr, [x0, #16]
  407440:	movk	w1, #0x95, lsl #16
  407444:	str	w1, [x0, #24]
  407448:	ret
  40744c:	nop
  407450:	mov	x2, x0
  407454:	mov	w0, #0xf616                	// #62998
  407458:	movk	w0, #0x95, lsl #16
  40745c:	ldr	w3, [x2, #24]
  407460:	cmp	w3, w0
  407464:	b.ne	4074d4 <__fxstatat@plt+0x5a34>  // b.any
  407468:	ldr	x0, [x2, #16]
  40746c:	ldr	x3, [x1, #8]
  407470:	cbz	x0, 407498 <__fxstatat@plt+0x59f8>
  407474:	ldr	x4, [x2]
  407478:	cmp	x4, x3
  40747c:	b.eq	4074b0 <__fxstatat@plt+0x5a10>  // b.none
  407480:	add	x4, x0, #0x1
  407484:	str	x4, [x2, #16]
  407488:	tst	x0, x4
  40748c:	mov	w0, #0x0                   	// #0
  407490:	b.eq	4074c8 <__fxstatat@plt+0x5a28>  // b.none
  407494:	ret
  407498:	mov	x0, #0x1                   	// #1
  40749c:	str	x0, [x2, #16]
  4074a0:	ldr	x1, [x1]
  4074a4:	mov	w0, #0x0                   	// #0
  4074a8:	stp	x3, x1, [x2]
  4074ac:	ret
  4074b0:	ldr	x5, [x1]
  4074b4:	ldr	x4, [x2, #8]
  4074b8:	cmp	x5, x4
  4074bc:	b.ne	407480 <__fxstatat@plt+0x59e0>  // b.any
  4074c0:	mov	w0, #0x1                   	// #1
  4074c4:	ret
  4074c8:	cbnz	x4, 4074a0 <__fxstatat@plt+0x5a00>
  4074cc:	mov	w0, #0x1                   	// #1
  4074d0:	ret
  4074d4:	stp	x29, x30, [sp, #-16]!
  4074d8:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  4074dc:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4074e0:	mov	x29, sp
  4074e4:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  4074e8:	add	x3, x3, #0x9a0
  4074ec:	add	x1, x1, #0x970
  4074f0:	add	x0, x0, #0x988
  4074f4:	mov	w2, #0x3c                  	// #60
  4074f8:	bl	401a60 <__assert_fail@plt>
  4074fc:	nop
  407500:	stp	x29, x30, [sp, #-64]!
  407504:	mov	x29, sp
  407508:	str	x2, [sp, #56]
  40750c:	mov	w2, #0x0                   	// #0
  407510:	tbnz	w1, #6, 407524 <__fxstatat@plt+0x5a84>
  407514:	bl	4017b0 <open@plt>
  407518:	bl	408810 <__fxstatat@plt+0x6d70>
  40751c:	ldp	x29, x30, [sp], #64
  407520:	ret
  407524:	mov	w2, #0xfffffff8            	// #-8
  407528:	stp	w2, wzr, [sp, #40]
  40752c:	ldr	w2, [sp, #56]
  407530:	add	x3, sp, #0x30
  407534:	add	x4, sp, #0x40
  407538:	stp	x4, x4, [sp, #16]
  40753c:	str	x3, [sp, #32]
  407540:	bl	4017b0 <open@plt>
  407544:	bl	408810 <__fxstatat@plt+0x6d70>
  407548:	ldp	x29, x30, [sp], #64
  40754c:	ret
  407550:	stp	x29, x30, [sp, #-16]!
  407554:	mov	x1, #0x0                   	// #0
  407558:	mov	x29, sp
  40755c:	bl	401a90 <setlocale@plt>
  407560:	mov	w1, #0x1                   	// #1
  407564:	cbz	x0, 407588 <__fxstatat@plt+0x5ae8>
  407568:	ldrb	w1, [x0]
  40756c:	cmp	w1, #0x43
  407570:	b.eq	407594 <__fxstatat@plt+0x5af4>  // b.none
  407574:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  407578:	add	x1, x1, #0x9b0
  40757c:	bl	401910 <strcmp@plt>
  407580:	cmp	w0, #0x0
  407584:	cset	w1, ne  // ne = any
  407588:	mov	w0, w1
  40758c:	ldp	x29, x30, [sp], #16
  407590:	ret
  407594:	ldrb	w2, [x0, #1]
  407598:	mov	w1, #0x0                   	// #0
  40759c:	cbnz	w2, 407574 <__fxstatat@plt+0x5ad4>
  4075a0:	mov	w0, w1
  4075a4:	ldp	x29, x30, [sp], #16
  4075a8:	ret
  4075ac:	nop
  4075b0:	ror	x2, x0, #3
  4075b4:	udiv	x0, x2, x1
  4075b8:	msub	x0, x0, x1, x2
  4075bc:	ret
  4075c0:	cmp	x1, x0
  4075c4:	cset	w0, eq  // eq = none
  4075c8:	ret
  4075cc:	nop
  4075d0:	stp	x29, x30, [sp, #-32]!
  4075d4:	mov	x29, sp
  4075d8:	str	x19, [sp, #16]
  4075dc:	mov	x19, x0
  4075e0:	mov	x0, x1
  4075e4:	ldr	x1, [x19, #16]
  4075e8:	ldr	x2, [x19, #48]
  4075ec:	blr	x2
  4075f0:	ldr	x1, [x19, #16]
  4075f4:	cmp	x1, x0
  4075f8:	b.ls	407610 <__fxstatat@plt+0x5b70>  // b.plast
  4075fc:	ldr	x1, [x19]
  407600:	ldr	x19, [sp, #16]
  407604:	add	x0, x1, x0, lsl #4
  407608:	ldp	x29, x30, [sp], #32
  40760c:	ret
  407610:	bl	4018a0 <abort@plt>
  407614:	nop
  407618:	stp	x29, x30, [sp, #-64]!
  40761c:	mov	x29, sp
  407620:	str	x23, [sp, #48]
  407624:	mov	x23, x2
  407628:	stp	x19, x20, [sp, #16]
  40762c:	mov	x20, x1
  407630:	stp	x21, x22, [sp, #32]
  407634:	and	w22, w3, #0xff
  407638:	mov	x21, x0
  40763c:	bl	4075d0 <__fxstatat@plt+0x5b30>
  407640:	str	x0, [x23]
  407644:	ldr	x1, [x0]
  407648:	cbz	x1, 4076d4 <__fxstatat@plt+0x5c34>
  40764c:	mov	x19, x0
  407650:	cmp	x1, x20
  407654:	b.eq	40772c <__fxstatat@plt+0x5c8c>  // b.none
  407658:	ldr	x2, [x21, #56]
  40765c:	mov	x0, x20
  407660:	blr	x2
  407664:	tst	w0, #0xff
  407668:	b.eq	4076cc <__fxstatat@plt+0x5c2c>  // b.none
  40766c:	ldr	x0, [x19]
  407670:	cbz	w22, 4076d8 <__fxstatat@plt+0x5c38>
  407674:	ldr	x1, [x19, #8]
  407678:	cbz	x1, 407724 <__fxstatat@plt+0x5c84>
  40767c:	ldp	x2, x3, [x1]
  407680:	stp	x2, x3, [x19]
  407684:	str	xzr, [x1]
  407688:	ldp	x19, x20, [sp, #16]
  40768c:	ldr	x2, [x21, #72]
  407690:	str	x2, [x1, #8]
  407694:	str	x1, [x21, #72]
  407698:	ldp	x21, x22, [sp, #32]
  40769c:	ldr	x23, [sp, #48]
  4076a0:	ldp	x29, x30, [sp], #64
  4076a4:	ret
  4076a8:	ldr	x1, [x2]
  4076ac:	mov	x0, x20
  4076b0:	cmp	x1, x20
  4076b4:	b.eq	4076ec <__fxstatat@plt+0x5c4c>  // b.none
  4076b8:	ldr	x2, [x21, #56]
  4076bc:	blr	x2
  4076c0:	tst	w0, #0xff
  4076c4:	b.ne	4076ec <__fxstatat@plt+0x5c4c>  // b.any
  4076c8:	ldr	x19, [x19, #8]
  4076cc:	ldr	x2, [x19, #8]
  4076d0:	cbnz	x2, 4076a8 <__fxstatat@plt+0x5c08>
  4076d4:	mov	x0, #0x0                   	// #0
  4076d8:	ldp	x19, x20, [sp, #16]
  4076dc:	ldp	x21, x22, [sp, #32]
  4076e0:	ldr	x23, [sp, #48]
  4076e4:	ldp	x29, x30, [sp], #64
  4076e8:	ret
  4076ec:	ldr	x1, [x19, #8]
  4076f0:	ldr	x0, [x1]
  4076f4:	cbz	w22, 4076d8 <__fxstatat@plt+0x5c38>
  4076f8:	ldr	x2, [x1, #8]
  4076fc:	str	x2, [x19, #8]
  407700:	str	xzr, [x1]
  407704:	ldp	x19, x20, [sp, #16]
  407708:	ldr	x2, [x21, #72]
  40770c:	str	x2, [x1, #8]
  407710:	str	x1, [x21, #72]
  407714:	ldp	x21, x22, [sp, #32]
  407718:	ldr	x23, [sp, #48]
  40771c:	ldp	x29, x30, [sp], #64
  407720:	ret
  407724:	str	xzr, [x19]
  407728:	b	4076d8 <__fxstatat@plt+0x5c38>
  40772c:	mov	x0, x1
  407730:	b	407670 <__fxstatat@plt+0x5bd0>
  407734:	nop
  407738:	ldr	x3, [x0]
  40773c:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  407740:	add	x2, x2, #0xa28
  407744:	mov	x1, x0
  407748:	cmp	x3, x2
  40774c:	b.eq	4077d4 <__fxstatat@plt+0x5d34>  // b.none
  407750:	mov	w0, #0xcccd                	// #52429
  407754:	ldr	s1, [x3, #8]
  407758:	movk	w0, #0x3dcc, lsl #16
  40775c:	fmov	s0, w0
  407760:	fcmpe	s1, s0
  407764:	b.le	4077c8 <__fxstatat@plt+0x5d28>
  407768:	mov	w0, #0x6666                	// #26214
  40776c:	movk	w0, #0x3f66, lsl #16
  407770:	fmov	s2, w0
  407774:	fcmpe	s1, s2
  407778:	b.pl	4077c8 <__fxstatat@plt+0x5d28>  // b.nfrst
  40777c:	mov	w0, #0xcccd                	// #52429
  407780:	ldr	s3, [x3, #12]
  407784:	movk	w0, #0x3f8c, lsl #16
  407788:	fmov	s2, w0
  40778c:	fcmpe	s3, s2
  407790:	b.le	4077c8 <__fxstatat@plt+0x5d28>
  407794:	ldr	s2, [x3]
  407798:	fcmpe	s2, #0.0
  40779c:	b.lt	4077c8 <__fxstatat@plt+0x5d28>  // b.tstop
  4077a0:	fadd	s0, s2, s0
  4077a4:	ldr	s2, [x3, #4]
  4077a8:	fcmpe	s0, s2
  4077ac:	b.pl	4077c8 <__fxstatat@plt+0x5d28>  // b.nfrst
  4077b0:	fmov	s3, #1.000000000000000000e+00
  4077b4:	fcmpe	s2, s3
  4077b8:	b.hi	4077c8 <__fxstatat@plt+0x5d28>  // b.pmore
  4077bc:	fcmpe	s1, s0
  4077c0:	mov	w0, #0x1                   	// #1
  4077c4:	b.gt	4077d0 <__fxstatat@plt+0x5d30>
  4077c8:	mov	w0, #0x0                   	// #0
  4077cc:	str	x2, [x1]
  4077d0:	ret
  4077d4:	mov	w0, #0x1                   	// #1
  4077d8:	ret
  4077dc:	nop
  4077e0:	tst	w1, #0xff
  4077e4:	b.ne	407808 <__fxstatat@plt+0x5d68>  // b.any
  4077e8:	ucvtf	s1, x0
  4077ec:	mov	w0, #0x5f800000            	// #1602224128
  4077f0:	fmov	s2, w0
  4077f4:	mov	x0, #0x0                   	// #0
  4077f8:	fdiv	s0, s1, s0
  4077fc:	fcmpe	s0, s2
  407800:	b.ge	407888 <__fxstatat@plt+0x5de8>  // b.tcont
  407804:	fcvtzu	x0, s0
  407808:	cmp	x0, #0xa
  40780c:	mov	x1, #0xa                   	// #10
  407810:	csel	x0, x0, x1, cs  // cs = hs, nlast
  407814:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  407818:	orr	x0, x0, #0x1
  40781c:	movk	x5, #0xaaab
  407820:	cmn	x0, #0x1
  407824:	b.eq	407884 <__fxstatat@plt+0x5de4>  // b.none
  407828:	umulh	x1, x0, x5
  40782c:	cmp	x0, #0x9
  407830:	and	x2, x1, #0xfffffffffffffffe
  407834:	add	x1, x2, x1, lsr #1
  407838:	sub	x1, x0, x1
  40783c:	b.ls	407874 <__fxstatat@plt+0x5dd4>  // b.plast
  407840:	cbz	x1, 407878 <__fxstatat@plt+0x5dd8>
  407844:	mov	x4, #0x10                  	// #16
  407848:	mov	x3, #0x9                   	// #9
  40784c:	mov	x2, #0x3                   	// #3
  407850:	b	407858 <__fxstatat@plt+0x5db8>
  407854:	cbz	x1, 407878 <__fxstatat@plt+0x5dd8>
  407858:	add	x2, x2, #0x2
  40785c:	add	x3, x3, x4
  407860:	cmp	x0, x3
  407864:	add	x4, x4, #0x8
  407868:	udiv	x1, x0, x2
  40786c:	msub	x1, x1, x2, x0
  407870:	b.hi	407854 <__fxstatat@plt+0x5db4>  // b.pmore
  407874:	cbnz	x1, 40788c <__fxstatat@plt+0x5dec>
  407878:	add	x0, x0, #0x2
  40787c:	cmn	x0, #0x1
  407880:	b.ne	407828 <__fxstatat@plt+0x5d88>  // b.any
  407884:	mov	x0, #0x0                   	// #0
  407888:	ret
  40788c:	cmp	xzr, x0, lsr #61
  407890:	cset	x1, ne  // ne = any
  407894:	tbnz	x0, #60, 407884 <__fxstatat@plt+0x5de4>
  407898:	cbnz	x1, 407884 <__fxstatat@plt+0x5de4>
  40789c:	ret
  4078a0:	stp	x29, x30, [sp, #-64]!
  4078a4:	mov	x29, sp
  4078a8:	stp	x19, x20, [sp, #16]
  4078ac:	mov	x20, x0
  4078b0:	stp	x21, x22, [sp, #32]
  4078b4:	ldp	x22, x0, [x1]
  4078b8:	stp	x23, x24, [sp, #48]
  4078bc:	mov	x23, x1
  4078c0:	and	w24, w2, #0xff
  4078c4:	cmp	x22, x0
  4078c8:	b.cc	4078dc <__fxstatat@plt+0x5e3c>  // b.lo, b.ul, b.last
  4078cc:	b	40793c <__fxstatat@plt+0x5e9c>
  4078d0:	add	x22, x22, #0x10
  4078d4:	cmp	x0, x22
  4078d8:	b.ls	40793c <__fxstatat@plt+0x5e9c>  // b.plast
  4078dc:	ldr	x21, [x22]
  4078e0:	cbz	x21, 4078d0 <__fxstatat@plt+0x5e30>
  4078e4:	ldr	x19, [x22, #8]
  4078e8:	cbz	x19, 407924 <__fxstatat@plt+0x5e84>
  4078ec:	nop
  4078f0:	ldr	x21, [x19]
  4078f4:	mov	x0, x20
  4078f8:	mov	x1, x21
  4078fc:	bl	4075d0 <__fxstatat@plt+0x5b30>
  407900:	ldr	x3, [x0]
  407904:	mov	x2, x19
  407908:	ldr	x19, [x19, #8]
  40790c:	cbz	x3, 407958 <__fxstatat@plt+0x5eb8>
  407910:	ldr	x1, [x0, #8]
  407914:	str	x1, [x2, #8]
  407918:	str	x2, [x0, #8]
  40791c:	cbnz	x19, 4078f0 <__fxstatat@plt+0x5e50>
  407920:	ldr	x21, [x22]
  407924:	str	xzr, [x22, #8]
  407928:	cbz	w24, 407980 <__fxstatat@plt+0x5ee0>
  40792c:	ldr	x0, [x23, #8]
  407930:	add	x22, x22, #0x10
  407934:	cmp	x0, x22
  407938:	b.hi	4078dc <__fxstatat@plt+0x5e3c>  // b.pmore
  40793c:	mov	w24, #0x1                   	// #1
  407940:	mov	w0, w24
  407944:	ldp	x19, x20, [sp, #16]
  407948:	ldp	x21, x22, [sp, #32]
  40794c:	ldp	x23, x24, [sp, #48]
  407950:	ldp	x29, x30, [sp], #64
  407954:	ret
  407958:	ldr	x1, [x20, #24]
  40795c:	str	x21, [x0]
  407960:	add	x1, x1, #0x1
  407964:	str	x1, [x20, #24]
  407968:	str	xzr, [x2]
  40796c:	ldr	x0, [x20, #72]
  407970:	str	x0, [x2, #8]
  407974:	str	x2, [x20, #72]
  407978:	cbnz	x19, 4078f0 <__fxstatat@plt+0x5e50>
  40797c:	b	407920 <__fxstatat@plt+0x5e80>
  407980:	mov	x1, x21
  407984:	mov	x0, x20
  407988:	bl	4075d0 <__fxstatat@plt+0x5b30>
  40798c:	mov	x19, x0
  407990:	ldr	x0, [x0]
  407994:	cbz	x0, 4079cc <__fxstatat@plt+0x5f2c>
  407998:	ldr	x0, [x20, #72]
  40799c:	cbz	x0, 4079e0 <__fxstatat@plt+0x5f40>
  4079a0:	ldr	x1, [x0, #8]
  4079a4:	str	x1, [x20, #72]
  4079a8:	ldr	x1, [x19, #8]
  4079ac:	stp	x21, x1, [x0]
  4079b0:	str	x0, [x19, #8]
  4079b4:	ldr	x1, [x23, #24]
  4079b8:	str	xzr, [x22]
  4079bc:	sub	x1, x1, #0x1
  4079c0:	str	x1, [x23, #24]
  4079c4:	ldr	x0, [x23, #8]
  4079c8:	b	4078d0 <__fxstatat@plt+0x5e30>
  4079cc:	ldr	x0, [x20, #24]
  4079d0:	str	x21, [x19]
  4079d4:	add	x0, x0, #0x1
  4079d8:	str	x0, [x20, #24]
  4079dc:	b	4079b4 <__fxstatat@plt+0x5f14>
  4079e0:	mov	x0, #0x10                  	// #16
  4079e4:	bl	4017a0 <malloc@plt>
  4079e8:	cbnz	x0, 4079a8 <__fxstatat@plt+0x5f08>
  4079ec:	mov	w0, w24
  4079f0:	ldp	x19, x20, [sp, #16]
  4079f4:	ldp	x21, x22, [sp, #32]
  4079f8:	ldp	x23, x24, [sp, #48]
  4079fc:	ldp	x29, x30, [sp], #64
  407a00:	ret
  407a04:	nop
  407a08:	ldr	x0, [x0, #16]
  407a0c:	ret
  407a10:	ldr	x0, [x0, #24]
  407a14:	ret
  407a18:	ldr	x0, [x0, #32]
  407a1c:	ret
  407a20:	ldp	x3, x4, [x0]
  407a24:	mov	x0, #0x0                   	// #0
  407a28:	cmp	x3, x4
  407a2c:	b.cc	407a40 <__fxstatat@plt+0x5fa0>  // b.lo, b.ul, b.last
  407a30:	b	407a78 <__fxstatat@plt+0x5fd8>
  407a34:	add	x3, x3, #0x10
  407a38:	cmp	x3, x4
  407a3c:	b.cs	407a78 <__fxstatat@plt+0x5fd8>  // b.hs, b.nlast
  407a40:	ldr	x1, [x3]
  407a44:	cbz	x1, 407a34 <__fxstatat@plt+0x5f94>
  407a48:	ldr	x1, [x3, #8]
  407a4c:	mov	x2, #0x1                   	// #1
  407a50:	cbz	x1, 407a64 <__fxstatat@plt+0x5fc4>
  407a54:	nop
  407a58:	ldr	x1, [x1, #8]
  407a5c:	add	x2, x2, #0x1
  407a60:	cbnz	x1, 407a58 <__fxstatat@plt+0x5fb8>
  407a64:	cmp	x0, x2
  407a68:	add	x3, x3, #0x10
  407a6c:	csel	x0, x0, x2, cs  // cs = hs, nlast
  407a70:	cmp	x3, x4
  407a74:	b.cc	407a40 <__fxstatat@plt+0x5fa0>  // b.lo, b.ul, b.last
  407a78:	ret
  407a7c:	nop
  407a80:	ldp	x3, x4, [x0]
  407a84:	mov	x6, x0
  407a88:	mov	x2, #0x0                   	// #0
  407a8c:	mov	x5, #0x0                   	// #0
  407a90:	cmp	x3, x4
  407a94:	b.cc	407aa8 <__fxstatat@plt+0x6008>  // b.lo, b.ul, b.last
  407a98:	b	407ad8 <__fxstatat@plt+0x6038>
  407a9c:	add	x3, x3, #0x10
  407aa0:	cmp	x3, x4
  407aa4:	b.cs	407ad8 <__fxstatat@plt+0x6038>  // b.hs, b.nlast
  407aa8:	ldr	x1, [x3]
  407aac:	cbz	x1, 407a9c <__fxstatat@plt+0x5ffc>
  407ab0:	ldr	x1, [x3, #8]
  407ab4:	add	x5, x5, #0x1
  407ab8:	add	x2, x2, #0x1
  407abc:	cbz	x1, 407a9c <__fxstatat@plt+0x5ffc>
  407ac0:	ldr	x1, [x1, #8]
  407ac4:	add	x2, x2, #0x1
  407ac8:	cbnz	x1, 407ac0 <__fxstatat@plt+0x6020>
  407acc:	add	x3, x3, #0x10
  407ad0:	cmp	x3, x4
  407ad4:	b.cc	407aa8 <__fxstatat@plt+0x6008>  // b.lo, b.ul, b.last
  407ad8:	ldr	x1, [x6, #24]
  407adc:	mov	w0, #0x0                   	// #0
  407ae0:	cmp	x1, x5
  407ae4:	b.eq	407aec <__fxstatat@plt+0x604c>  // b.none
  407ae8:	ret
  407aec:	ldr	x0, [x6, #32]
  407af0:	cmp	x0, x2
  407af4:	cset	w0, eq  // eq = none
  407af8:	ret
  407afc:	nop
  407b00:	stp	x29, x30, [sp, #-48]!
  407b04:	mov	x29, sp
  407b08:	ldp	x4, x5, [x0]
  407b0c:	stp	x19, x20, [sp, #16]
  407b10:	mov	x20, x1
  407b14:	stp	x21, x22, [sp, #32]
  407b18:	mov	x19, #0x0                   	// #0
  407b1c:	ldp	x21, x22, [x0, #16]
  407b20:	cmp	x4, x5
  407b24:	ldr	x3, [x0, #32]
  407b28:	b.cc	407b3c <__fxstatat@plt+0x609c>  // b.lo, b.ul, b.last
  407b2c:	b	407b70 <__fxstatat@plt+0x60d0>
  407b30:	add	x4, x4, #0x10
  407b34:	cmp	x4, x5
  407b38:	b.cs	407b70 <__fxstatat@plt+0x60d0>  // b.hs, b.nlast
  407b3c:	ldr	x0, [x4]
  407b40:	cbz	x0, 407b30 <__fxstatat@plt+0x6090>
  407b44:	ldr	x0, [x4, #8]
  407b48:	mov	x2, #0x1                   	// #1
  407b4c:	cbz	x0, 407b5c <__fxstatat@plt+0x60bc>
  407b50:	ldr	x0, [x0, #8]
  407b54:	add	x2, x2, #0x1
  407b58:	cbnz	x0, 407b50 <__fxstatat@plt+0x60b0>
  407b5c:	cmp	x19, x2
  407b60:	add	x4, x4, #0x10
  407b64:	csel	x19, x19, x2, cs  // cs = hs, nlast
  407b68:	cmp	x4, x5
  407b6c:	b.cc	407b3c <__fxstatat@plt+0x609c>  // b.lo, b.ul, b.last
  407b70:	mov	x0, x20
  407b74:	mov	w1, #0x1                   	// #1
  407b78:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  407b7c:	add	x2, x2, #0x9b8
  407b80:	bl	401900 <__fprintf_chk@plt>
  407b84:	mov	x3, x21
  407b88:	mov	x0, x20
  407b8c:	mov	w1, #0x1                   	// #1
  407b90:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  407b94:	add	x2, x2, #0x9d0
  407b98:	bl	401900 <__fprintf_chk@plt>
  407b9c:	ucvtf	d1, x22
  407ba0:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  407ba4:	fmov	d2, x0
  407ba8:	ucvtf	d0, x21
  407bac:	mov	x3, x22
  407bb0:	mov	x0, x20
  407bb4:	mov	w1, #0x1                   	// #1
  407bb8:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  407bbc:	fmul	d1, d1, d2
  407bc0:	add	x2, x2, #0x9e8
  407bc4:	fdiv	d0, d1, d0
  407bc8:	bl	401900 <__fprintf_chk@plt>
  407bcc:	mov	x3, x19
  407bd0:	mov	x0, x20
  407bd4:	ldp	x19, x20, [sp, #16]
  407bd8:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  407bdc:	ldp	x21, x22, [sp, #32]
  407be0:	add	x2, x2, #0xa10
  407be4:	ldp	x29, x30, [sp], #48
  407be8:	mov	w1, #0x1                   	// #1
  407bec:	b	401900 <__fprintf_chk@plt>
  407bf0:	stp	x29, x30, [sp, #-48]!
  407bf4:	mov	x29, sp
  407bf8:	stp	x19, x20, [sp, #16]
  407bfc:	mov	x20, x1
  407c00:	str	x21, [sp, #32]
  407c04:	mov	x21, x0
  407c08:	bl	4075d0 <__fxstatat@plt+0x5b30>
  407c0c:	ldr	x1, [x0]
  407c10:	cbz	x1, 407c44 <__fxstatat@plt+0x61a4>
  407c14:	mov	x19, x0
  407c18:	b	407c20 <__fxstatat@plt+0x6180>
  407c1c:	ldr	x1, [x19]
  407c20:	mov	x0, x20
  407c24:	cmp	x1, x20
  407c28:	b.eq	407c5c <__fxstatat@plt+0x61bc>  // b.none
  407c2c:	ldr	x2, [x21, #56]
  407c30:	blr	x2
  407c34:	tst	w0, #0xff
  407c38:	b.ne	407c58 <__fxstatat@plt+0x61b8>  // b.any
  407c3c:	ldr	x19, [x19, #8]
  407c40:	cbnz	x19, 407c1c <__fxstatat@plt+0x617c>
  407c44:	mov	x0, #0x0                   	// #0
  407c48:	ldp	x19, x20, [sp, #16]
  407c4c:	ldr	x21, [sp, #32]
  407c50:	ldp	x29, x30, [sp], #48
  407c54:	ret
  407c58:	ldr	x20, [x19]
  407c5c:	mov	x0, x20
  407c60:	ldp	x19, x20, [sp, #16]
  407c64:	ldr	x21, [sp, #32]
  407c68:	ldp	x29, x30, [sp], #48
  407c6c:	ret
  407c70:	ldr	x1, [x0, #32]
  407c74:	cbz	x1, 407ca0 <__fxstatat@plt+0x6200>
  407c78:	ldp	x1, x2, [x0]
  407c7c:	cmp	x1, x2
  407c80:	b.cc	407c94 <__fxstatat@plt+0x61f4>  // b.lo, b.ul, b.last
  407c84:	b	407ca8 <__fxstatat@plt+0x6208>
  407c88:	add	x1, x1, #0x10
  407c8c:	cmp	x1, x2
  407c90:	b.cs	407ca8 <__fxstatat@plt+0x6208>  // b.hs, b.nlast
  407c94:	ldr	x0, [x1]
  407c98:	cbz	x0, 407c88 <__fxstatat@plt+0x61e8>
  407c9c:	ret
  407ca0:	mov	x0, #0x0                   	// #0
  407ca4:	ret
  407ca8:	stp	x29, x30, [sp, #-16]!
  407cac:	mov	x29, sp
  407cb0:	bl	4018a0 <abort@plt>
  407cb4:	nop
  407cb8:	stp	x29, x30, [sp, #-32]!
  407cbc:	mov	x29, sp
  407cc0:	stp	x19, x20, [sp, #16]
  407cc4:	mov	x20, x0
  407cc8:	mov	x19, x1
  407ccc:	bl	4075d0 <__fxstatat@plt+0x5b30>
  407cd0:	mov	x3, x0
  407cd4:	mov	x2, x0
  407cd8:	b	407ce0 <__fxstatat@plt+0x6240>
  407cdc:	cbz	x2, 407cf0 <__fxstatat@plt+0x6250>
  407ce0:	ldp	x4, x2, [x2]
  407ce4:	cmp	x4, x19
  407ce8:	b.ne	407cdc <__fxstatat@plt+0x623c>  // b.any
  407cec:	cbnz	x2, 407d1c <__fxstatat@plt+0x627c>
  407cf0:	ldr	x1, [x20, #8]
  407cf4:	b	407d00 <__fxstatat@plt+0x6260>
  407cf8:	ldr	x0, [x3]
  407cfc:	cbnz	x0, 407d10 <__fxstatat@plt+0x6270>
  407d00:	add	x3, x3, #0x10
  407d04:	cmp	x1, x3
  407d08:	b.hi	407cf8 <__fxstatat@plt+0x6258>  // b.pmore
  407d0c:	mov	x0, #0x0                   	// #0
  407d10:	ldp	x19, x20, [sp, #16]
  407d14:	ldp	x29, x30, [sp], #32
  407d18:	ret
  407d1c:	ldr	x0, [x2]
  407d20:	ldp	x19, x20, [sp, #16]
  407d24:	ldp	x29, x30, [sp], #32
  407d28:	ret
  407d2c:	nop
  407d30:	ldp	x5, x3, [x0]
  407d34:	mov	x6, x0
  407d38:	cmp	x3, x5
  407d3c:	b.ls	407d8c <__fxstatat@plt+0x62ec>  // b.plast
  407d40:	sub	x4, x1, #0x8
  407d44:	mov	x0, #0x0                   	// #0
  407d48:	ldr	x1, [x5]
  407d4c:	cbnz	x1, 407d60 <__fxstatat@plt+0x62c0>
  407d50:	add	x5, x5, #0x10
  407d54:	cmp	x3, x5
  407d58:	b.hi	407d48 <__fxstatat@plt+0x62a8>  // b.pmore
  407d5c:	ret
  407d60:	mov	x1, x5
  407d64:	nop
  407d68:	cmp	x2, x0
  407d6c:	b.ls	407d5c <__fxstatat@plt+0x62bc>  // b.plast
  407d70:	add	x0, x0, #0x1
  407d74:	ldr	x3, [x1]
  407d78:	str	x3, [x4, x0, lsl #3]
  407d7c:	ldr	x1, [x1, #8]
  407d80:	cbnz	x1, 407d68 <__fxstatat@plt+0x62c8>
  407d84:	ldr	x3, [x6, #8]
  407d88:	b	407d50 <__fxstatat@plt+0x62b0>
  407d8c:	mov	x0, #0x0                   	// #0
  407d90:	ret
  407d94:	nop
  407d98:	stp	x29, x30, [sp, #-64]!
  407d9c:	mov	x29, sp
  407da0:	stp	x21, x22, [sp, #32]
  407da4:	mov	x21, x1
  407da8:	stp	x23, x24, [sp, #48]
  407dac:	ldp	x23, x1, [x0]
  407db0:	stp	x19, x20, [sp, #16]
  407db4:	cmp	x1, x23
  407db8:	b.ls	407e24 <__fxstatat@plt+0x6384>  // b.plast
  407dbc:	mov	x24, x0
  407dc0:	mov	x22, x2
  407dc4:	mov	x20, #0x0                   	// #0
  407dc8:	ldr	x0, [x23]
  407dcc:	cbnz	x0, 407df4 <__fxstatat@plt+0x6354>
  407dd0:	add	x23, x23, #0x10
  407dd4:	cmp	x1, x23
  407dd8:	b.hi	407dc8 <__fxstatat@plt+0x6328>  // b.pmore
  407ddc:	mov	x0, x20
  407de0:	ldp	x19, x20, [sp, #16]
  407de4:	ldp	x21, x22, [sp, #32]
  407de8:	ldp	x23, x24, [sp, #48]
  407dec:	ldp	x29, x30, [sp], #64
  407df0:	ret
  407df4:	mov	x19, x23
  407df8:	b	407e00 <__fxstatat@plt+0x6360>
  407dfc:	ldr	x0, [x19]
  407e00:	mov	x1, x22
  407e04:	blr	x21
  407e08:	tst	w0, #0xff
  407e0c:	b.eq	407ddc <__fxstatat@plt+0x633c>  // b.none
  407e10:	ldr	x19, [x19, #8]
  407e14:	add	x20, x20, #0x1
  407e18:	cbnz	x19, 407dfc <__fxstatat@plt+0x635c>
  407e1c:	ldr	x1, [x24, #8]
  407e20:	b	407dd0 <__fxstatat@plt+0x6330>
  407e24:	mov	x20, #0x0                   	// #0
  407e28:	b	407ddc <__fxstatat@plt+0x633c>
  407e2c:	nop
  407e30:	ldrb	w4, [x0]
  407e34:	mov	x2, #0x0                   	// #0
  407e38:	cbz	w4, 407e5c <__fxstatat@plt+0x63bc>
  407e3c:	nop
  407e40:	lsl	x3, x2, #5
  407e44:	sub	x2, x3, x2
  407e48:	add	x2, x2, w4, uxtb
  407e4c:	ldrb	w4, [x0, #1]!
  407e50:	udiv	x3, x2, x1
  407e54:	msub	x2, x3, x1, x2
  407e58:	cbnz	w4, 407e40 <__fxstatat@plt+0x63a0>
  407e5c:	mov	x0, x2
  407e60:	ret
  407e64:	nop
  407e68:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  407e6c:	add	x1, x1, #0xa28
  407e70:	ldp	x2, x3, [x1]
  407e74:	stp	x2, x3, [x0]
  407e78:	ldr	w1, [x1, #16]
  407e7c:	str	w1, [x0, #16]
  407e80:	ret
  407e84:	nop
  407e88:	stp	x29, x30, [sp, #-64]!
  407e8c:	cmp	x2, #0x0
  407e90:	mov	x29, sp
  407e94:	stp	x21, x22, [sp, #32]
  407e98:	mov	x22, x2
  407e9c:	adrp	x2, 407000 <__fxstatat@plt+0x5560>
  407ea0:	add	x2, x2, #0x5b0
  407ea4:	stp	x19, x20, [sp, #16]
  407ea8:	csel	x22, x2, x22, eq  // eq = none
  407eac:	cmp	x3, #0x0
  407eb0:	adrp	x2, 407000 <__fxstatat@plt+0x5560>
  407eb4:	add	x2, x2, #0x5c0
  407eb8:	mov	x20, x1
  407ebc:	csel	x21, x2, x3, eq  // eq = none
  407ec0:	stp	x23, x24, [sp, #48]
  407ec4:	mov	x24, x0
  407ec8:	mov	x23, x4
  407ecc:	mov	x0, #0x50                  	// #80
  407ed0:	bl	4017a0 <malloc@plt>
  407ed4:	mov	x19, x0
  407ed8:	cbz	x0, 407f3c <__fxstatat@plt+0x649c>
  407edc:	cmp	x20, #0x0
  407ee0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  407ee4:	add	x1, x1, #0xa28
  407ee8:	csel	x20, x1, x20, eq  // eq = none
  407eec:	str	x20, [x0, #40]!
  407ef0:	bl	407738 <__fxstatat@plt+0x5c98>
  407ef4:	tst	w0, #0xff
  407ef8:	b.eq	407f54 <__fxstatat@plt+0x64b4>  // b.none
  407efc:	ldrb	w1, [x20, #16]
  407f00:	mov	x0, x24
  407f04:	ldr	s0, [x20, #8]
  407f08:	bl	4077e0 <__fxstatat@plt+0x5d40>
  407f0c:	str	x0, [x19, #16]
  407f10:	mov	x20, x0
  407f14:	cbz	x0, 407f54 <__fxstatat@plt+0x64b4>
  407f18:	mov	x1, #0x10                  	// #16
  407f1c:	bl	401820 <calloc@plt>
  407f20:	str	x0, [x19]
  407f24:	cbz	x0, 407f54 <__fxstatat@plt+0x64b4>
  407f28:	add	x20, x0, x20, lsl #4
  407f2c:	str	x20, [x19, #8]
  407f30:	stp	xzr, xzr, [x19, #24]
  407f34:	stp	x22, x21, [x19, #48]
  407f38:	stp	x23, xzr, [x19, #64]
  407f3c:	mov	x0, x19
  407f40:	ldp	x19, x20, [sp, #16]
  407f44:	ldp	x21, x22, [sp, #32]
  407f48:	ldp	x23, x24, [sp, #48]
  407f4c:	ldp	x29, x30, [sp], #64
  407f50:	ret
  407f54:	mov	x0, x19
  407f58:	mov	x19, #0x0                   	// #0
  407f5c:	bl	401950 <free@plt>
  407f60:	mov	x0, x19
  407f64:	ldp	x19, x20, [sp, #16]
  407f68:	ldp	x21, x22, [sp, #32]
  407f6c:	ldp	x23, x24, [sp, #48]
  407f70:	ldp	x29, x30, [sp], #64
  407f74:	ret
  407f78:	stp	x29, x30, [sp, #-48]!
  407f7c:	mov	x29, sp
  407f80:	ldr	x1, [x0, #8]
  407f84:	str	x21, [sp, #32]
  407f88:	ldr	x21, [x0]
  407f8c:	stp	x19, x20, [sp, #16]
  407f90:	mov	x20, x0
  407f94:	cmp	x21, x1
  407f98:	b.cc	407fac <__fxstatat@plt+0x650c>  // b.lo, b.ul, b.last
  407f9c:	b	408008 <__fxstatat@plt+0x6568>
  407fa0:	add	x21, x21, #0x10
  407fa4:	cmp	x1, x21
  407fa8:	b.ls	408008 <__fxstatat@plt+0x6568>  // b.plast
  407fac:	ldr	x0, [x21]
  407fb0:	cbz	x0, 407fa0 <__fxstatat@plt+0x6500>
  407fb4:	ldr	x19, [x21, #8]
  407fb8:	ldr	x1, [x20, #64]
  407fbc:	cbz	x19, 407fe8 <__fxstatat@plt+0x6548>
  407fc0:	cbz	x1, 407fd0 <__fxstatat@plt+0x6530>
  407fc4:	ldr	x0, [x19]
  407fc8:	blr	x1
  407fcc:	ldr	x1, [x20, #64]
  407fd0:	ldr	x0, [x19, #8]
  407fd4:	ldr	x2, [x20, #72]
  407fd8:	stp	xzr, x2, [x19]
  407fdc:	str	x19, [x20, #72]
  407fe0:	mov	x19, x0
  407fe4:	cbnz	x0, 407fc0 <__fxstatat@plt+0x6520>
  407fe8:	cbz	x1, 407ff4 <__fxstatat@plt+0x6554>
  407fec:	ldr	x0, [x21]
  407ff0:	blr	x1
  407ff4:	stp	xzr, xzr, [x21]
  407ff8:	add	x21, x21, #0x10
  407ffc:	ldr	x1, [x20, #8]
  408000:	cmp	x1, x21
  408004:	b.hi	407fac <__fxstatat@plt+0x650c>  // b.pmore
  408008:	ldr	x21, [sp, #32]
  40800c:	stp	xzr, xzr, [x20, #24]
  408010:	ldp	x19, x20, [sp, #16]
  408014:	ldp	x29, x30, [sp], #48
  408018:	ret
  40801c:	nop
  408020:	stp	x29, x30, [sp, #-48]!
  408024:	mov	x29, sp
  408028:	str	x21, [sp, #32]
  40802c:	mov	x21, x0
  408030:	ldr	x0, [x0, #64]
  408034:	stp	x19, x20, [sp, #16]
  408038:	ldp	x20, x1, [x21]
  40803c:	cbz	x0, 408098 <__fxstatat@plt+0x65f8>
  408040:	ldr	x0, [x21, #32]
  408044:	cbz	x0, 408098 <__fxstatat@plt+0x65f8>
  408048:	cmp	x20, x1
  40804c:	b.cc	408060 <__fxstatat@plt+0x65c0>  // b.lo, b.ul, b.last
  408050:	b	4080c8 <__fxstatat@plt+0x6628>
  408054:	add	x20, x20, #0x10
  408058:	cmp	x1, x20
  40805c:	b.ls	408094 <__fxstatat@plt+0x65f4>  // b.plast
  408060:	ldr	x0, [x20]
  408064:	cbz	x0, 408054 <__fxstatat@plt+0x65b4>
  408068:	mov	x19, x20
  40806c:	b	408074 <__fxstatat@plt+0x65d4>
  408070:	ldr	x0, [x19]
  408074:	ldr	x1, [x21, #64]
  408078:	blr	x1
  40807c:	ldr	x19, [x19, #8]
  408080:	cbnz	x19, 408070 <__fxstatat@plt+0x65d0>
  408084:	ldr	x1, [x21, #8]
  408088:	add	x20, x20, #0x10
  40808c:	cmp	x1, x20
  408090:	b.hi	408060 <__fxstatat@plt+0x65c0>  // b.pmore
  408094:	ldr	x20, [x21]
  408098:	cmp	x20, x1
  40809c:	b.cs	4080c8 <__fxstatat@plt+0x6628>  // b.hs, b.nlast
  4080a0:	ldr	x19, [x20, #8]
  4080a4:	cbz	x19, 4080bc <__fxstatat@plt+0x661c>
  4080a8:	mov	x0, x19
  4080ac:	ldr	x19, [x19, #8]
  4080b0:	bl	401950 <free@plt>
  4080b4:	cbnz	x19, 4080a8 <__fxstatat@plt+0x6608>
  4080b8:	ldr	x1, [x21, #8]
  4080bc:	add	x20, x20, #0x10
  4080c0:	cmp	x1, x20
  4080c4:	b.hi	4080a0 <__fxstatat@plt+0x6600>  // b.pmore
  4080c8:	ldr	x19, [x21, #72]
  4080cc:	cbz	x19, 4080e0 <__fxstatat@plt+0x6640>
  4080d0:	mov	x0, x19
  4080d4:	ldr	x19, [x19, #8]
  4080d8:	bl	401950 <free@plt>
  4080dc:	cbnz	x19, 4080d0 <__fxstatat@plt+0x6630>
  4080e0:	ldr	x0, [x21]
  4080e4:	bl	401950 <free@plt>
  4080e8:	mov	x0, x21
  4080ec:	ldp	x19, x20, [sp, #16]
  4080f0:	ldr	x21, [sp, #32]
  4080f4:	ldp	x29, x30, [sp], #48
  4080f8:	b	401950 <free@plt>
  4080fc:	nop
  408100:	stp	x29, x30, [sp, #-128]!
  408104:	mov	x29, sp
  408108:	stp	x19, x20, [sp, #16]
  40810c:	mov	x19, x0
  408110:	mov	x0, x1
  408114:	str	x21, [sp, #32]
  408118:	ldr	x21, [x19, #40]
  40811c:	ldrb	w1, [x21, #16]
  408120:	ldr	s0, [x21, #8]
  408124:	bl	4077e0 <__fxstatat@plt+0x5d40>
  408128:	cbz	x0, 4081f0 <__fxstatat@plt+0x6750>
  40812c:	ldr	x1, [x19, #16]
  408130:	mov	x20, x0
  408134:	cmp	x1, x0
  408138:	b.eq	4081d8 <__fxstatat@plt+0x6738>  // b.none
  40813c:	mov	x1, #0x10                  	// #16
  408140:	bl	401820 <calloc@plt>
  408144:	str	x0, [sp, #48]
  408148:	cbz	x0, 4081f0 <__fxstatat@plt+0x6750>
  40814c:	ldp	x7, x6, [x19, #48]
  408150:	add	x3, x0, x20, lsl #4
  408154:	ldp	x5, x4, [x19, #64]
  408158:	add	x0, sp, #0x30
  40815c:	mov	x1, x19
  408160:	mov	w2, #0x0                   	// #0
  408164:	stp	x3, x20, [sp, #56]
  408168:	stp	xzr, xzr, [sp, #72]
  40816c:	stp	x21, x7, [sp, #88]
  408170:	stp	x6, x5, [sp, #104]
  408174:	str	x4, [sp, #120]
  408178:	bl	4078a0 <__fxstatat@plt+0x5e00>
  40817c:	ands	w20, w0, #0xff
  408180:	b.ne	408208 <__fxstatat@plt+0x6768>  // b.any
  408184:	ldr	x0, [sp, #120]
  408188:	str	x0, [x19, #72]
  40818c:	add	x1, sp, #0x30
  408190:	mov	x0, x19
  408194:	mov	w2, #0x1                   	// #1
  408198:	bl	4078a0 <__fxstatat@plt+0x5e00>
  40819c:	tst	w0, #0xff
  4081a0:	b.eq	40824c <__fxstatat@plt+0x67ac>  // b.none
  4081a4:	add	x1, sp, #0x30
  4081a8:	mov	x0, x19
  4081ac:	mov	w2, #0x0                   	// #0
  4081b0:	bl	4078a0 <__fxstatat@plt+0x5e00>
  4081b4:	tst	w0, #0xff
  4081b8:	b.eq	40824c <__fxstatat@plt+0x67ac>  // b.none
  4081bc:	ldr	x0, [sp, #48]
  4081c0:	bl	401950 <free@plt>
  4081c4:	mov	w0, w20
  4081c8:	ldp	x19, x20, [sp, #16]
  4081cc:	ldr	x21, [sp, #32]
  4081d0:	ldp	x29, x30, [sp], #128
  4081d4:	ret
  4081d8:	mov	w20, #0x1                   	// #1
  4081dc:	mov	w0, w20
  4081e0:	ldp	x19, x20, [sp, #16]
  4081e4:	ldr	x21, [sp, #32]
  4081e8:	ldp	x29, x30, [sp], #128
  4081ec:	ret
  4081f0:	mov	w20, #0x0                   	// #0
  4081f4:	mov	w0, w20
  4081f8:	ldp	x19, x20, [sp, #16]
  4081fc:	ldr	x21, [sp, #32]
  408200:	ldp	x29, x30, [sp], #128
  408204:	ret
  408208:	ldr	x0, [x19]
  40820c:	bl	401950 <free@plt>
  408210:	ldr	x0, [sp, #48]
  408214:	str	x0, [x19]
  408218:	ldr	x0, [sp, #56]
  40821c:	str	x0, [x19, #8]
  408220:	ldr	x0, [sp, #64]
  408224:	str	x0, [x19, #16]
  408228:	ldr	x0, [sp, #72]
  40822c:	str	x0, [x19, #24]
  408230:	ldr	x0, [sp, #120]
  408234:	str	x0, [x19, #72]
  408238:	mov	w0, w20
  40823c:	ldp	x19, x20, [sp, #16]
  408240:	ldr	x21, [sp, #32]
  408244:	ldp	x29, x30, [sp], #128
  408248:	ret
  40824c:	bl	4018a0 <abort@plt>
  408250:	stp	x29, x30, [sp, #-64]!
  408254:	mov	x29, sp
  408258:	stp	x19, x20, [sp, #16]
  40825c:	str	x21, [sp, #32]
  408260:	cbz	x1, 4083dc <__fxstatat@plt+0x693c>
  408264:	mov	w3, #0x0                   	// #0
  408268:	mov	x20, x2
  40826c:	mov	x19, x0
  408270:	mov	x21, x1
  408274:	add	x2, sp, #0x38
  408278:	bl	407618 <__fxstatat@plt+0x5b78>
  40827c:	mov	x3, x0
  408280:	cbz	x0, 4082a0 <__fxstatat@plt+0x6800>
  408284:	mov	w0, #0x0                   	// #0
  408288:	cbz	x20, 408290 <__fxstatat@plt+0x67f0>
  40828c:	str	x3, [x20]
  408290:	ldp	x19, x20, [sp, #16]
  408294:	ldr	x21, [sp, #32]
  408298:	ldp	x29, x30, [sp], #64
  40829c:	ret
  4082a0:	ldr	x0, [x19, #16]
  4082a4:	ldr	x1, [x19, #40]
  4082a8:	ucvtf	s0, x0
  4082ac:	ldr	x0, [x19, #24]
  4082b0:	ldr	s2, [x1, #8]
  4082b4:	ucvtf	s1, x0
  4082b8:	fmul	s0, s0, s2
  4082bc:	fcmpe	s1, s0
  4082c0:	b.gt	40830c <__fxstatat@plt+0x686c>
  4082c4:	ldr	x20, [sp, #56]
  4082c8:	ldr	x0, [x20]
  4082cc:	cbz	x0, 40836c <__fxstatat@plt+0x68cc>
  4082d0:	ldr	x0, [x19, #72]
  4082d4:	cbz	x0, 408394 <__fxstatat@plt+0x68f4>
  4082d8:	ldr	x1, [x0, #8]
  4082dc:	str	x1, [x19, #72]
  4082e0:	ldr	x2, [x20, #8]
  4082e4:	ldr	x1, [x19, #32]
  4082e8:	stp	x21, x2, [x0]
  4082ec:	str	x0, [x20, #8]
  4082f0:	add	x1, x1, #0x1
  4082f4:	str	x1, [x19, #32]
  4082f8:	mov	w0, #0x1                   	// #1
  4082fc:	ldp	x19, x20, [sp, #16]
  408300:	ldr	x21, [sp, #32]
  408304:	ldp	x29, x30, [sp], #64
  408308:	ret
  40830c:	add	x0, x19, #0x28
  408310:	bl	407738 <__fxstatat@plt+0x5c98>
  408314:	ldr	x0, [x19, #16]
  408318:	ldr	x1, [x19, #40]
  40831c:	ucvtf	s0, x0
  408320:	ldr	x0, [x19, #24]
  408324:	ldr	s2, [x1, #8]
  408328:	ucvtf	s1, x0
  40832c:	fmul	s3, s2, s0
  408330:	fcmpe	s1, s3
  408334:	b.le	4082c4 <__fxstatat@plt+0x6824>
  408338:	ldrb	w0, [x1, #16]
  40833c:	ldr	s1, [x1, #12]
  408340:	fmul	s0, s0, s1
  408344:	cbz	w0, 4083a8 <__fxstatat@plt+0x6908>
  408348:	mov	w0, #0x5f800000            	// #1602224128
  40834c:	fmov	s1, w0
  408350:	fcmpe	s0, s1
  408354:	b.lt	4083b0 <__fxstatat@plt+0x6910>  // b.tstop
  408358:	mov	w0, #0xffffffff            	// #-1
  40835c:	ldp	x19, x20, [sp, #16]
  408360:	ldr	x21, [sp, #32]
  408364:	ldp	x29, x30, [sp], #64
  408368:	ret
  40836c:	ldp	x2, x1, [x19, #24]
  408370:	str	x21, [x20]
  408374:	mov	w0, #0x1                   	// #1
  408378:	ldr	x21, [sp, #32]
  40837c:	add	x2, x2, #0x1
  408380:	add	x1, x1, #0x1
  408384:	stp	x2, x1, [x19, #24]
  408388:	ldp	x19, x20, [sp, #16]
  40838c:	ldp	x29, x30, [sp], #64
  408390:	ret
  408394:	mov	x0, #0x10                  	// #16
  408398:	bl	4017a0 <malloc@plt>
  40839c:	cbnz	x0, 4082e0 <__fxstatat@plt+0x6840>
  4083a0:	mov	w0, #0xffffffff            	// #-1
  4083a4:	b	40835c <__fxstatat@plt+0x68bc>
  4083a8:	fmul	s0, s0, s2
  4083ac:	b	408348 <__fxstatat@plt+0x68a8>
  4083b0:	fcvtzu	x1, s0
  4083b4:	mov	x0, x19
  4083b8:	bl	408100 <__fxstatat@plt+0x6660>
  4083bc:	tst	w0, #0xff
  4083c0:	b.eq	408358 <__fxstatat@plt+0x68b8>  // b.none
  4083c4:	add	x2, sp, #0x38
  4083c8:	mov	x1, x21
  4083cc:	mov	x0, x19
  4083d0:	mov	w3, #0x0                   	// #0
  4083d4:	bl	407618 <__fxstatat@plt+0x5b78>
  4083d8:	cbz	x0, 4082c4 <__fxstatat@plt+0x6824>
  4083dc:	bl	4018a0 <abort@plt>
  4083e0:	stp	x29, x30, [sp, #-48]!
  4083e4:	mov	x29, sp
  4083e8:	add	x2, sp, #0x28
  4083ec:	str	x19, [sp, #16]
  4083f0:	mov	x19, x1
  4083f4:	bl	408250 <__fxstatat@plt+0x67b0>
  4083f8:	cmn	w0, #0x1
  4083fc:	b.eq	408418 <__fxstatat@plt+0x6978>  // b.none
  408400:	ldr	x1, [sp, #40]
  408404:	cmp	w0, #0x0
  408408:	csel	x0, x1, x19, eq  // eq = none
  40840c:	ldr	x19, [sp, #16]
  408410:	ldp	x29, x30, [sp], #48
  408414:	ret
  408418:	mov	x0, #0x0                   	// #0
  40841c:	ldr	x19, [sp, #16]
  408420:	ldp	x29, x30, [sp], #48
  408424:	ret
  408428:	stp	x29, x30, [sp, #-64]!
  40842c:	mov	w3, #0x1                   	// #1
  408430:	mov	x29, sp
  408434:	add	x2, sp, #0x38
  408438:	stp	x19, x20, [sp, #16]
  40843c:	mov	x19, x0
  408440:	bl	407618 <__fxstatat@plt+0x5b78>
  408444:	mov	x20, x0
  408448:	cbz	x0, 408464 <__fxstatat@plt+0x69c4>
  40844c:	ldr	x1, [sp, #56]
  408450:	ldr	x0, [x19, #32]
  408454:	ldr	x1, [x1]
  408458:	sub	x0, x0, #0x1
  40845c:	str	x0, [x19, #32]
  408460:	cbz	x1, 408474 <__fxstatat@plt+0x69d4>
  408464:	mov	x0, x20
  408468:	ldp	x19, x20, [sp, #16]
  40846c:	ldp	x29, x30, [sp], #64
  408470:	ret
  408474:	ldr	x0, [x19, #16]
  408478:	ldr	x1, [x19, #40]
  40847c:	ucvtf	s1, x0
  408480:	ldr	x0, [x19, #24]
  408484:	ldr	s0, [x1]
  408488:	sub	x0, x0, #0x1
  40848c:	str	x0, [x19, #24]
  408490:	fmul	s1, s1, s0
  408494:	ucvtf	s0, x0
  408498:	fcmpe	s0, s1
  40849c:	b.pl	408464 <__fxstatat@plt+0x69c4>  // b.nfrst
  4084a0:	add	x0, x19, #0x28
  4084a4:	bl	407738 <__fxstatat@plt+0x5c98>
  4084a8:	ldr	x0, [x19, #16]
  4084ac:	ldr	x1, [x19, #40]
  4084b0:	ucvtf	s0, x0
  4084b4:	ldr	x0, [x19, #24]
  4084b8:	ldr	s1, [x1]
  4084bc:	ucvtf	s2, x0
  4084c0:	fmul	s1, s0, s1
  4084c4:	fcmpe	s2, s1
  4084c8:	b.pl	408464 <__fxstatat@plt+0x69c4>  // b.nfrst
  4084cc:	ldrb	w0, [x1, #16]
  4084d0:	ldr	s1, [x1, #4]
  4084d4:	fmul	s0, s0, s1
  4084d8:	cbnz	w0, 4084e4 <__fxstatat@plt+0x6a44>
  4084dc:	ldr	s1, [x1, #8]
  4084e0:	fmul	s0, s0, s1
  4084e4:	fcvtzu	x1, s0
  4084e8:	mov	x0, x19
  4084ec:	bl	408100 <__fxstatat@plt+0x6660>
  4084f0:	tst	w0, #0xff
  4084f4:	b.ne	408464 <__fxstatat@plt+0x69c4>  // b.any
  4084f8:	str	x21, [sp, #32]
  4084fc:	ldr	x21, [x19, #72]
  408500:	cbz	x21, 408518 <__fxstatat@plt+0x6a78>
  408504:	nop
  408508:	mov	x0, x21
  40850c:	ldr	x21, [x21, #8]
  408510:	bl	401950 <free@plt>
  408514:	cbnz	x21, 408508 <__fxstatat@plt+0x6a68>
  408518:	ldr	x21, [sp, #32]
  40851c:	str	xzr, [x19, #72]
  408520:	b	408464 <__fxstatat@plt+0x69c4>
  408524:	nop
  408528:	mov	w2, #0x1                   	// #1
  40852c:	stp	w1, w1, [x0]
  408530:	stp	w1, w1, [x0, #8]
  408534:	str	w1, [x0, #16]
  408538:	stur	xzr, [x0, #20]
  40853c:	strb	w2, [x0, #28]
  408540:	ret
  408544:	nop
  408548:	ldrb	w0, [x0, #28]
  40854c:	ret
  408550:	ldrb	w4, [x0, #28]
  408554:	mov	x2, x0
  408558:	ldr	w3, [x0, #20]
  40855c:	eor	w4, w4, #0x1
  408560:	add	w3, w4, w3
  408564:	and	x5, x3, #0x3
  408568:	and	w3, w3, #0x3
  40856c:	ldr	w0, [x0, x5, lsl #2]
  408570:	str	w1, [x2, x5, lsl #2]
  408574:	str	w3, [x2, #20]
  408578:	ldr	w1, [x2, #24]
  40857c:	cmp	w1, w3
  408580:	b.ne	408590 <__fxstatat@plt+0x6af0>  // b.any
  408584:	add	w4, w4, w1
  408588:	and	w4, w4, #0x3
  40858c:	str	w4, [x2, #24]
  408590:	strb	wzr, [x2, #28]
  408594:	ret
  408598:	mov	x1, x0
  40859c:	ldrb	w0, [x0, #28]
  4085a0:	cbnz	w0, 4085dc <__fxstatat@plt+0x6b3c>
  4085a4:	ldp	w4, w2, [x1, #16]
  4085a8:	mov	w3, w2
  4085ac:	ldr	w0, [x1, x3, lsl #2]
  4085b0:	str	w4, [x1, x3, lsl #2]
  4085b4:	ldr	w3, [x1, #24]
  4085b8:	cmp	w2, w3
  4085bc:	b.eq	4085d0 <__fxstatat@plt+0x6b30>  // b.none
  4085c0:	add	w2, w2, #0x3
  4085c4:	and	w2, w2, #0x3
  4085c8:	str	w2, [x1, #20]
  4085cc:	ret
  4085d0:	mov	w2, #0x1                   	// #1
  4085d4:	strb	w2, [x1, #28]
  4085d8:	ret
  4085dc:	stp	x29, x30, [sp, #-16]!
  4085e0:	mov	x29, sp
  4085e4:	bl	4018a0 <abort@plt>
  4085e8:	stp	x29, x30, [sp, #-16]!
  4085ec:	mov	w0, #0xe                   	// #14
  4085f0:	mov	x29, sp
  4085f4:	bl	401790 <nl_langinfo@plt>
  4085f8:	cbz	x0, 408618 <__fxstatat@plt+0x6b78>
  4085fc:	ldrb	w2, [x0]
  408600:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408604:	add	x1, x1, #0xa40
  408608:	cmp	w2, #0x0
  40860c:	csel	x0, x1, x0, eq  // eq = none
  408610:	ldp	x29, x30, [sp], #16
  408614:	ret
  408618:	ldp	x29, x30, [sp], #16
  40861c:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408620:	add	x0, x0, #0xa40
  408624:	ret
  408628:	stp	x29, x30, [sp, #-32]!
  40862c:	adrp	x2, 41d000 <__fxstatat@plt+0x1b560>
  408630:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408634:	mov	x29, sp
  408638:	stp	x19, x20, [sp, #16]
  40863c:	add	x1, x1, #0xa48
  408640:	ldr	w20, [x2, #552]
  408644:	mov	w19, w0
  408648:	mov	w2, #0x5                   	// #5
  40864c:	mov	x0, #0x0                   	// #0
  408650:	bl	401a10 <dcgettext@plt>
  408654:	mov	w1, w19
  408658:	mov	x2, x0
  40865c:	mov	w0, w20
  408660:	bl	401710 <error@plt>
  408664:	bl	4018a0 <abort@plt>
  408668:	stp	x29, x30, [sp, #-32]!
  40866c:	adrp	x2, 41d000 <__fxstatat@plt+0x1b560>
  408670:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408674:	mov	x29, sp
  408678:	stp	x19, x20, [sp, #16]
  40867c:	add	x1, x1, #0xa78
  408680:	ldr	w20, [x2, #552]
  408684:	mov	w19, w0
  408688:	mov	w2, #0x5                   	// #5
  40868c:	mov	x0, #0x0                   	// #0
  408690:	bl	401a10 <dcgettext@plt>
  408694:	mov	w1, w19
  408698:	mov	x2, x0
  40869c:	mov	w0, w20
  4086a0:	bl	401710 <error@plt>
  4086a4:	bl	4018a0 <abort@plt>
  4086a8:	stp	x29, x30, [sp, #-64]!
  4086ac:	mov	x29, sp
  4086b0:	str	x3, [sp, #56]
  4086b4:	mov	w3, #0x0                   	// #0
  4086b8:	tbnz	w2, #6, 4086cc <__fxstatat@plt+0x6c2c>
  4086bc:	bl	401a50 <openat@plt>
  4086c0:	bl	408810 <__fxstatat@plt+0x6d70>
  4086c4:	ldp	x29, x30, [sp], #64
  4086c8:	ret
  4086cc:	mov	w3, #0xfffffff8            	// #-8
  4086d0:	stp	w3, wzr, [sp, #40]
  4086d4:	ldr	w3, [sp, #56]
  4086d8:	add	x4, sp, #0x30
  4086dc:	add	x5, sp, #0x40
  4086e0:	stp	x5, x5, [sp, #16]
  4086e4:	str	x4, [sp, #32]
  4086e8:	bl	401a50 <openat@plt>
  4086ec:	bl	408810 <__fxstatat@plt+0x6d70>
  4086f0:	ldp	x29, x30, [sp], #64
  4086f4:	ret
  4086f8:	stp	x29, x30, [sp, #-48]!
  4086fc:	mov	x29, sp
  408700:	str	x21, [sp, #32]
  408704:	mov	x21, x3
  408708:	mov	w3, #0x4900                	// #18688
  40870c:	stp	x19, x20, [sp, #16]
  408710:	movk	w3, #0x8, lsl #16
  408714:	mov	x20, #0x0                   	// #0
  408718:	orr	w2, w2, w3
  40871c:	bl	4086a8 <__fxstatat@plt+0x6c08>
  408720:	tbnz	w0, #31, 408738 <__fxstatat@plt+0x6c98>
  408724:	mov	w19, w0
  408728:	bl	401890 <fdopendir@plt>
  40872c:	mov	x20, x0
  408730:	cbz	x0, 40874c <__fxstatat@plt+0x6cac>
  408734:	str	w19, [x21]
  408738:	mov	x0, x20
  40873c:	ldp	x19, x20, [sp, #16]
  408740:	ldr	x21, [sp, #32]
  408744:	ldp	x29, x30, [sp], #48
  408748:	ret
  40874c:	bl	401a70 <__errno_location@plt>
  408750:	mov	x21, x0
  408754:	mov	w0, w19
  408758:	ldr	w19, [x21]
  40875c:	bl	401860 <close@plt>
  408760:	b	408734 <__fxstatat@plt+0x6c94>
  408764:	nop
  408768:	stp	x29, x30, [sp, #-32]!
  40876c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408770:	mov	x29, sp
  408774:	str	x19, [sp, #16]
  408778:	mov	x19, x0
  40877c:	add	x0, x1, #0x938
  408780:	mov	w1, #0x80000               	// #524288
  408784:	str	xzr, [x19, #8]
  408788:	bl	407500 <__fxstatat@plt+0x5a60>
  40878c:	str	w0, [x19]
  408790:	tbnz	w0, #31, 4087a4 <__fxstatat@plt+0x6d04>
  408794:	mov	w0, #0x0                   	// #0
  408798:	ldr	x19, [sp, #16]
  40879c:	ldp	x29, x30, [sp], #32
  4087a0:	ret
  4087a4:	mov	x1, #0x0                   	// #0
  4087a8:	mov	x0, #0x0                   	// #0
  4087ac:	bl	4016d0 <getcwd@plt>
  4087b0:	str	x0, [x19, #8]
  4087b4:	cmp	x0, #0x0
  4087b8:	csetm	w0, eq  // eq = none
  4087bc:	ldr	x19, [sp, #16]
  4087c0:	ldp	x29, x30, [sp], #32
  4087c4:	ret
  4087c8:	mov	x1, x0
  4087cc:	ldr	w0, [x0]
  4087d0:	tbnz	w0, #31, 4087d8 <__fxstatat@plt+0x6d38>
  4087d4:	b	401720 <fchdir@plt>
  4087d8:	ldr	x0, [x1, #8]
  4087dc:	b	408900 <__fxstatat@plt+0x6e60>
  4087e0:	stp	x29, x30, [sp, #-32]!
  4087e4:	mov	x29, sp
  4087e8:	str	x19, [sp, #16]
  4087ec:	mov	x19, x0
  4087f0:	ldr	w0, [x0]
  4087f4:	tbnz	w0, #31, 4087fc <__fxstatat@plt+0x6d5c>
  4087f8:	bl	401860 <close@plt>
  4087fc:	ldr	x0, [x19, #8]
  408800:	ldr	x19, [sp, #16]
  408804:	ldp	x29, x30, [sp], #32
  408808:	b	401950 <free@plt>
  40880c:	nop
  408810:	stp	x29, x30, [sp, #-48]!
  408814:	cmp	w0, #0x2
  408818:	mov	x29, sp
  40881c:	stp	x19, x20, [sp, #16]
  408820:	mov	w19, w0
  408824:	b.ls	408838 <__fxstatat@plt+0x6d98>  // b.plast
  408828:	mov	w0, w19
  40882c:	ldp	x19, x20, [sp, #16]
  408830:	ldp	x29, x30, [sp], #48
  408834:	ret
  408838:	str	x21, [sp, #32]
  40883c:	bl	4090d0 <__fxstatat@plt+0x7630>
  408840:	mov	w21, w0
  408844:	bl	401a70 <__errno_location@plt>
  408848:	mov	x20, x0
  40884c:	mov	w0, w19
  408850:	mov	w19, w21
  408854:	ldr	w21, [x20]
  408858:	bl	401860 <close@plt>
  40885c:	str	w21, [x20]
  408860:	mov	w0, w19
  408864:	ldp	x19, x20, [sp, #16]
  408868:	ldr	x21, [sp, #32]
  40886c:	ldp	x29, x30, [sp], #48
  408870:	ret
  408874:	nop
  408878:	tbz	w0, #31, 408880 <__fxstatat@plt+0x6de0>
  40887c:	ret
  408880:	stp	x29, x30, [sp, #-16]!
  408884:	mov	x29, sp
  408888:	bl	401860 <close@plt>
  40888c:	cbnz	w0, 408898 <__fxstatat@plt+0x6df8>
  408890:	ldp	x29, x30, [sp], #16
  408894:	ret
  408898:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  40889c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4088a0:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  4088a4:	add	x3, x3, #0xb20
  4088a8:	add	x1, x1, #0xaa8
  4088ac:	add	x0, x0, #0xac0
  4088b0:	mov	w2, #0x40                  	// #64
  4088b4:	bl	401a60 <__assert_fail@plt>
  4088b8:	stp	x29, x30, [sp, #-32]!
  4088bc:	mov	w2, #0x4900                	// #18688
  4088c0:	mov	x29, sp
  4088c4:	stp	x19, x20, [sp, #16]
  4088c8:	mov	x19, x0
  4088cc:	ldr	w0, [x0]
  4088d0:	bl	401a50 <openat@plt>
  4088d4:	tbnz	w0, #31, 4088f8 <__fxstatat@plt+0x6e58>
  4088d8:	mov	w20, w0
  4088dc:	ldr	w0, [x19]
  4088e0:	bl	408878 <__fxstatat@plt+0x6dd8>
  4088e4:	str	w20, [x19]
  4088e8:	mov	w0, #0x0                   	// #0
  4088ec:	ldp	x19, x20, [sp, #16]
  4088f0:	ldp	x29, x30, [sp], #32
  4088f4:	ret
  4088f8:	mov	w0, #0xffffffff            	// #-1
  4088fc:	b	4088ec <__fxstatat@plt+0x6e4c>
  408900:	stp	x29, x30, [sp, #-80]!
  408904:	mov	x29, sp
  408908:	stp	x19, x20, [sp, #16]
  40890c:	stp	x23, x24, [sp, #48]
  408910:	mov	x24, x0
  408914:	bl	401940 <chdir@plt>
  408918:	mov	w19, w0
  40891c:	cbz	w0, 408a18 <__fxstatat@plt+0x6f78>
  408920:	stp	x21, x22, [sp, #32]
  408924:	bl	401a70 <__errno_location@plt>
  408928:	mov	x22, x0
  40892c:	ldr	w0, [x0]
  408930:	cmp	w0, #0x24
  408934:	b.ne	408a2c <__fxstatat@plt+0x6f8c>  // b.any
  408938:	mov	x0, x24
  40893c:	bl	4016e0 <strlen@plt>
  408940:	mov	w1, #0xffffff9c            	// #-100
  408944:	str	w1, [sp, #72]
  408948:	mov	x23, x0
  40894c:	cbz	x0, 408b84 <__fxstatat@plt+0x70e4>
  408950:	cmp	x0, #0xfff
  408954:	b.ls	408ba8 <__fxstatat@plt+0x7108>  // b.plast
  408958:	adrp	x21, 40a000 <__fxstatat@plt+0x8560>
  40895c:	add	x21, x21, #0xb78
  408960:	mov	x1, x21
  408964:	mov	x0, x24
  408968:	bl	401970 <strspn@plt>
  40896c:	mov	x19, x0
  408970:	cmp	x0, #0x2
  408974:	b.eq	408ab0 <__fxstatat@plt+0x7010>  // b.none
  408978:	mov	x20, x24
  40897c:	cbnz	x0, 408a44 <__fxstatat@plt+0x6fa4>
  408980:	ldrb	w0, [x20]
  408984:	cmp	w0, #0x2f
  408988:	b.eq	408b3c <__fxstatat@plt+0x709c>  // b.none
  40898c:	add	x23, x24, x23
  408990:	cmp	x20, x23
  408994:	b.hi	408b60 <__fxstatat@plt+0x70c0>  // b.pmore
  408998:	sub	x0, x23, x20
  40899c:	mov	w24, #0x2f                  	// #47
  4089a0:	cmp	x0, #0xfff
  4089a4:	b.gt	4089f0 <__fxstatat@plt+0x6f50>
  4089a8:	b	408a5c <__fxstatat@plt+0x6fbc>
  4089ac:	strb	wzr, [x0]
  4089b0:	sub	x0, x0, x20
  4089b4:	cmp	x0, #0xfff
  4089b8:	b.gt	408b18 <__fxstatat@plt+0x7078>
  4089bc:	mov	x1, x20
  4089c0:	add	x0, sp, #0x48
  4089c4:	bl	4088b8 <__fxstatat@plt+0x6e18>
  4089c8:	strb	w24, [x19]
  4089cc:	cbnz	w0, 408a84 <__fxstatat@plt+0x6fe4>
  4089d0:	add	x19, x19, #0x1
  4089d4:	mov	x1, x21
  4089d8:	mov	x0, x19
  4089dc:	bl	401970 <strspn@plt>
  4089e0:	add	x20, x19, x0
  4089e4:	sub	x0, x23, x20
  4089e8:	cmp	x0, #0xfff
  4089ec:	b.le	408a5c <__fxstatat@plt+0x6fbc>
  4089f0:	mov	x0, x20
  4089f4:	mov	x2, #0x1000                	// #4096
  4089f8:	mov	w1, #0x2f                  	// #47
  4089fc:	bl	401980 <memrchr@plt>
  408a00:	mov	x19, x0
  408a04:	cbnz	x0, 4089ac <__fxstatat@plt+0x6f0c>
  408a08:	mov	w0, #0x24                  	// #36
  408a0c:	str	w0, [x22]
  408a10:	ldp	x21, x22, [sp, #32]
  408a14:	mov	w19, #0xffffffff            	// #-1
  408a18:	mov	w0, w19
  408a1c:	ldp	x19, x20, [sp, #16]
  408a20:	ldp	x23, x24, [sp, #48]
  408a24:	ldp	x29, x30, [sp], #80
  408a28:	ret
  408a2c:	mov	w0, w19
  408a30:	ldp	x19, x20, [sp, #16]
  408a34:	ldp	x21, x22, [sp, #32]
  408a38:	ldp	x23, x24, [sp, #48]
  408a3c:	ldp	x29, x30, [sp], #80
  408a40:	ret
  408a44:	mov	x1, x21
  408a48:	add	x0, sp, #0x48
  408a4c:	bl	4088b8 <__fxstatat@plt+0x6e18>
  408a50:	cbnz	w0, 408a84 <__fxstatat@plt+0x6fe4>
  408a54:	add	x20, x24, x19
  408a58:	b	408980 <__fxstatat@plt+0x6ee0>
  408a5c:	cmp	x23, x20
  408a60:	b.ls	408a74 <__fxstatat@plt+0x6fd4>  // b.plast
  408a64:	mov	x1, x20
  408a68:	add	x0, sp, #0x48
  408a6c:	bl	4088b8 <__fxstatat@plt+0x6e18>
  408a70:	cbnz	w0, 408a84 <__fxstatat@plt+0x6fe4>
  408a74:	ldr	w0, [sp, #72]
  408a78:	bl	401720 <fchdir@plt>
  408a7c:	mov	w19, w0
  408a80:	cbz	w0, 408afc <__fxstatat@plt+0x705c>
  408a84:	ldr	w0, [sp, #72]
  408a88:	mov	w19, #0xffffffff            	// #-1
  408a8c:	ldr	w20, [x22]
  408a90:	bl	408878 <__fxstatat@plt+0x6dd8>
  408a94:	str	w20, [x22]
  408a98:	mov	w0, w19
  408a9c:	ldp	x19, x20, [sp, #16]
  408aa0:	ldp	x21, x22, [sp, #32]
  408aa4:	ldp	x23, x24, [sp, #48]
  408aa8:	ldp	x29, x30, [sp], #80
  408aac:	ret
  408ab0:	sub	x2, x23, #0x3
  408ab4:	add	x0, x24, #0x3
  408ab8:	mov	w1, #0x2f                  	// #47
  408abc:	bl	4019f0 <memchr@plt>
  408ac0:	mov	x19, x0
  408ac4:	cbz	x0, 408b0c <__fxstatat@plt+0x706c>
  408ac8:	strb	wzr, [x0]
  408acc:	mov	x1, x24
  408ad0:	add	x0, sp, #0x48
  408ad4:	bl	4088b8 <__fxstatat@plt+0x6e18>
  408ad8:	mov	w1, #0x2f                  	// #47
  408adc:	strb	w1, [x19]
  408ae0:	cbnz	w0, 408a84 <__fxstatat@plt+0x6fe4>
  408ae4:	add	x19, x19, #0x1
  408ae8:	mov	x1, x21
  408aec:	mov	x0, x19
  408af0:	bl	401970 <strspn@plt>
  408af4:	add	x20, x19, x0
  408af8:	b	408980 <__fxstatat@plt+0x6ee0>
  408afc:	ldr	w0, [sp, #72]
  408b00:	bl	408878 <__fxstatat@plt+0x6dd8>
  408b04:	ldp	x21, x22, [sp, #32]
  408b08:	b	408a18 <__fxstatat@plt+0x6f78>
  408b0c:	mov	w19, #0xffffffff            	// #-1
  408b10:	ldp	x21, x22, [sp, #32]
  408b14:	b	408a18 <__fxstatat@plt+0x6f78>
  408b18:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408b1c:	add	x3, x3, #0xb20
  408b20:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408b24:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408b28:	add	x3, x3, #0x10
  408b2c:	add	x1, x1, #0xaa8
  408b30:	add	x0, x0, #0xb08
  408b34:	mov	w2, #0xb3                  	// #179
  408b38:	bl	401a60 <__assert_fail@plt>
  408b3c:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408b40:	add	x3, x3, #0xb20
  408b44:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408b48:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408b4c:	add	x3, x3, #0x10
  408b50:	add	x1, x1, #0xaa8
  408b54:	add	x0, x0, #0xae8
  408b58:	mov	w2, #0xa2                  	// #162
  408b5c:	bl	401a60 <__assert_fail@plt>
  408b60:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408b64:	add	x3, x3, #0xb20
  408b68:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408b6c:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408b70:	add	x3, x3, #0x10
  408b74:	add	x1, x1, #0xaa8
  408b78:	add	x0, x0, #0xaf8
  408b7c:	mov	w2, #0xa3                  	// #163
  408b80:	bl	401a60 <__assert_fail@plt>
  408b84:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408b88:	add	x3, x3, #0xb20
  408b8c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408b90:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408b94:	add	x3, x3, #0x10
  408b98:	add	x1, x1, #0xaa8
  408b9c:	add	x0, x0, #0xad0
  408ba0:	mov	w2, #0x7e                  	// #126
  408ba4:	bl	401a60 <__assert_fail@plt>
  408ba8:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408bac:	add	x3, x3, #0xb20
  408bb0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408bb4:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408bb8:	add	x3, x3, #0x10
  408bbc:	add	x1, x1, #0xaa8
  408bc0:	add	x0, x0, #0xad8
  408bc4:	mov	w2, #0x7f                  	// #127
  408bc8:	bl	401a60 <__assert_fail@plt>
  408bcc:	nop
  408bd0:	stp	x29, x30, [sp, #-32]!
  408bd4:	mov	x29, sp
  408bd8:	stp	x19, x20, [sp, #16]
  408bdc:	mov	x19, x0
  408be0:	bl	401770 <fileno@plt>
  408be4:	tbnz	w0, #31, 408c40 <__fxstatat@plt+0x71a0>
  408be8:	mov	x0, x19
  408bec:	bl	401a30 <__freading@plt>
  408bf0:	cbnz	w0, 408c24 <__fxstatat@plt+0x7184>
  408bf4:	mov	x0, x19
  408bf8:	bl	408eb8 <__fxstatat@plt+0x7418>
  408bfc:	cbz	w0, 408c40 <__fxstatat@plt+0x71a0>
  408c00:	bl	401a70 <__errno_location@plt>
  408c04:	mov	x20, x0
  408c08:	mov	x0, x19
  408c0c:	ldr	w19, [x20]
  408c10:	bl	401780 <fclose@plt>
  408c14:	cbnz	w19, 408c50 <__fxstatat@plt+0x71b0>
  408c18:	ldp	x19, x20, [sp, #16]
  408c1c:	ldp	x29, x30, [sp], #32
  408c20:	ret
  408c24:	mov	x0, x19
  408c28:	bl	401770 <fileno@plt>
  408c2c:	mov	w2, #0x1                   	// #1
  408c30:	mov	x1, #0x0                   	// #0
  408c34:	bl	401750 <lseek@plt>
  408c38:	cmn	x0, #0x1
  408c3c:	b.ne	408bf4 <__fxstatat@plt+0x7154>  // b.any
  408c40:	mov	x0, x19
  408c44:	ldp	x19, x20, [sp, #16]
  408c48:	ldp	x29, x30, [sp], #32
  408c4c:	b	401780 <fclose@plt>
  408c50:	mov	w0, #0xffffffff            	// #-1
  408c54:	str	w19, [x20]
  408c58:	b	408c18 <__fxstatat@plt+0x7178>
  408c5c:	nop
  408c60:	stp	x29, x30, [sp, #-112]!
  408c64:	mov	w6, #0xffffffe0            	// #-32
  408c68:	mov	x29, sp
  408c6c:	add	x7, sp, #0x50
  408c70:	stp	x19, x20, [sp, #16]
  408c74:	str	x7, [sp, #64]
  408c78:	stp	w6, wzr, [sp, #72]
  408c7c:	stp	x2, x3, [sp, #80]
  408c80:	add	x2, sp, #0x70
  408c84:	stp	x2, x2, [sp, #48]
  408c88:	stp	x4, x5, [sp, #96]
  408c8c:	cbz	w1, 408d4c <__fxstatat@plt+0x72ac>
  408c90:	mov	w20, w0
  408c94:	mov	w3, w1
  408c98:	cmp	w1, #0x406
  408c9c:	b.eq	408d68 <__fxstatat@plt+0x72c8>  // b.none
  408ca0:	cmp	w1, #0xb
  408ca4:	b.gt	408cf0 <__fxstatat@plt+0x7250>
  408ca8:	cmp	w1, #0x0
  408cac:	b.le	408d1c <__fxstatat@plt+0x727c>
  408cb0:	mov	x1, #0x1                   	// #1
  408cb4:	mov	x2, #0x514                 	// #1300
  408cb8:	lsl	x1, x1, x3
  408cbc:	tst	x1, x2
  408cc0:	b.ne	408de4 <__fxstatat@plt+0x7344>  // b.any
  408cc4:	mov	x2, #0xa0a                 	// #2570
  408cc8:	tst	x1, x2
  408ccc:	b.eq	408d1c <__fxstatat@plt+0x727c>  // b.none
  408cd0:	mov	w1, w3
  408cd4:	mov	w0, w20
  408cd8:	bl	4019a0 <fcntl@plt>
  408cdc:	mov	w19, w0
  408ce0:	mov	w0, w19
  408ce4:	ldp	x19, x20, [sp, #16]
  408ce8:	ldp	x29, x30, [sp], #112
  408cec:	ret
  408cf0:	sub	w0, w1, #0x400
  408cf4:	cmp	w0, #0xa
  408cf8:	b.hi	408d1c <__fxstatat@plt+0x727c>  // b.pmore
  408cfc:	mov	x1, #0x1                   	// #1
  408d00:	mov	x2, #0x2c5                 	// #709
  408d04:	lsl	x1, x1, x0
  408d08:	tst	x1, x2
  408d0c:	b.ne	408de4 <__fxstatat@plt+0x7344>  // b.any
  408d10:	mov	x2, #0x502                 	// #1282
  408d14:	tst	x1, x2
  408d18:	b.ne	408cd0 <__fxstatat@plt+0x7230>  // b.any
  408d1c:	ldr	w0, [sp, #72]
  408d20:	ldr	x1, [sp, #48]
  408d24:	tbnz	w0, #31, 408e90 <__fxstatat@plt+0x73f0>
  408d28:	ldr	x2, [x1]
  408d2c:	mov	w0, w20
  408d30:	mov	w1, w3
  408d34:	bl	4019a0 <fcntl@plt>
  408d38:	mov	w19, w0
  408d3c:	mov	w0, w19
  408d40:	ldp	x19, x20, [sp, #16]
  408d44:	ldp	x29, x30, [sp], #112
  408d48:	ret
  408d4c:	ldr	w2, [sp, #80]
  408d50:	bl	4019a0 <fcntl@plt>
  408d54:	mov	w19, w0
  408d58:	mov	w0, w19
  408d5c:	ldp	x19, x20, [sp, #16]
  408d60:	ldp	x29, x30, [sp], #112
  408d64:	ret
  408d68:	stp	x21, x22, [sp, #32]
  408d6c:	adrp	x21, 41d000 <__fxstatat@plt+0x1b560>
  408d70:	mov	w2, #0xffffffe8            	// #-24
  408d74:	str	w2, [sp, #72]
  408d78:	ldr	w2, [x21, #1080]
  408d7c:	ldr	w22, [sp, #80]
  408d80:	tbnz	w2, #31, 408db0 <__fxstatat@plt+0x7310>
  408d84:	mov	w2, w22
  408d88:	bl	4019a0 <fcntl@plt>
  408d8c:	mov	w19, w0
  408d90:	tbnz	w0, #31, 408e14 <__fxstatat@plt+0x7374>
  408d94:	mov	w0, #0x1                   	// #1
  408d98:	str	w0, [x21, #1080]
  408d9c:	mov	w0, w19
  408da0:	ldp	x19, x20, [sp, #16]
  408da4:	ldp	x21, x22, [sp, #32]
  408da8:	ldp	x29, x30, [sp], #112
  408dac:	ret
  408db0:	mov	w2, w22
  408db4:	mov	w1, #0x0                   	// #0
  408db8:	bl	4019a0 <fcntl@plt>
  408dbc:	mov	w19, w0
  408dc0:	tbnz	w0, #31, 408dd0 <__fxstatat@plt+0x7330>
  408dc4:	ldr	w0, [x21, #1080]
  408dc8:	cmn	w0, #0x1
  408dcc:	b.eq	408e44 <__fxstatat@plt+0x73a4>  // b.none
  408dd0:	mov	w0, w19
  408dd4:	ldp	x19, x20, [sp, #16]
  408dd8:	ldp	x21, x22, [sp, #32]
  408ddc:	ldp	x29, x30, [sp], #112
  408de0:	ret
  408de4:	ldr	w0, [sp, #72]
  408de8:	ldr	x1, [sp, #48]
  408dec:	tbnz	w0, #31, 408ea4 <__fxstatat@plt+0x7404>
  408df0:	ldr	w2, [x1]
  408df4:	mov	w0, w20
  408df8:	mov	w1, w3
  408dfc:	bl	4019a0 <fcntl@plt>
  408e00:	mov	w19, w0
  408e04:	mov	w0, w19
  408e08:	ldp	x19, x20, [sp, #16]
  408e0c:	ldp	x29, x30, [sp], #112
  408e10:	ret
  408e14:	bl	401a70 <__errno_location@plt>
  408e18:	ldr	w0, [x0]
  408e1c:	cmp	w0, #0x16
  408e20:	b.ne	408d94 <__fxstatat@plt+0x72f4>  // b.any
  408e24:	mov	w2, w22
  408e28:	mov	w0, w20
  408e2c:	mov	w1, #0x0                   	// #0
  408e30:	bl	4019a0 <fcntl@plt>
  408e34:	mov	w19, w0
  408e38:	tbnz	w0, #31, 408dd0 <__fxstatat@plt+0x7330>
  408e3c:	mov	w0, #0xffffffff            	// #-1
  408e40:	str	w0, [x21, #1080]
  408e44:	mov	w0, w19
  408e48:	mov	w1, #0x1                   	// #1
  408e4c:	bl	4019a0 <fcntl@plt>
  408e50:	tbnz	w0, #31, 408e6c <__fxstatat@plt+0x73cc>
  408e54:	orr	w2, w0, #0x1
  408e58:	mov	w1, #0x2                   	// #2
  408e5c:	mov	w0, w19
  408e60:	bl	4019a0 <fcntl@plt>
  408e64:	cmn	w0, #0x1
  408e68:	b.ne	408dd0 <__fxstatat@plt+0x7330>  // b.any
  408e6c:	bl	401a70 <__errno_location@plt>
  408e70:	mov	x20, x0
  408e74:	mov	w0, w19
  408e78:	mov	w19, #0xffffffff            	// #-1
  408e7c:	ldr	w21, [x20]
  408e80:	bl	401860 <close@plt>
  408e84:	str	w21, [x20]
  408e88:	ldp	x21, x22, [sp, #32]
  408e8c:	b	408ce0 <__fxstatat@plt+0x7240>
  408e90:	cmn	w0, #0x7
  408e94:	b.ge	408d28 <__fxstatat@plt+0x7288>  // b.tcont
  408e98:	ldr	x1, [sp, #56]
  408e9c:	add	x1, x1, w0, sxtw
  408ea0:	b	408d28 <__fxstatat@plt+0x7288>
  408ea4:	cmn	w0, #0x7
  408ea8:	b.ge	408df0 <__fxstatat@plt+0x7350>  // b.tcont
  408eac:	ldr	x1, [sp, #56]
  408eb0:	add	x1, x1, w0, sxtw
  408eb4:	b	408df0 <__fxstatat@plt+0x7350>
  408eb8:	stp	x29, x30, [sp, #-32]!
  408ebc:	mov	x29, sp
  408ec0:	str	x19, [sp, #16]
  408ec4:	mov	x19, x0
  408ec8:	cbz	x0, 408edc <__fxstatat@plt+0x743c>
  408ecc:	bl	401a30 <__freading@plt>
  408ed0:	cbz	w0, 408edc <__fxstatat@plt+0x743c>
  408ed4:	ldr	w0, [x19]
  408ed8:	tbnz	w0, #8, 408eec <__fxstatat@plt+0x744c>
  408edc:	mov	x0, x19
  408ee0:	ldr	x19, [sp, #16]
  408ee4:	ldp	x29, x30, [sp], #32
  408ee8:	b	4019b0 <fflush@plt>
  408eec:	mov	x0, x19
  408ef0:	mov	w2, #0x1                   	// #1
  408ef4:	mov	x1, #0x0                   	// #0
  408ef8:	bl	408f10 <__fxstatat@plt+0x7470>
  408efc:	mov	x0, x19
  408f00:	ldr	x19, [sp, #16]
  408f04:	ldp	x29, x30, [sp], #32
  408f08:	b	4019b0 <fflush@plt>
  408f0c:	nop
  408f10:	stp	x29, x30, [sp, #-48]!
  408f14:	mov	x29, sp
  408f18:	ldp	x3, x4, [x0, #8]
  408f1c:	str	x19, [sp, #16]
  408f20:	mov	x19, x0
  408f24:	cmp	x4, x3
  408f28:	b.eq	408f3c <__fxstatat@plt+0x749c>  // b.none
  408f2c:	mov	x0, x19
  408f30:	ldr	x19, [sp, #16]
  408f34:	ldp	x29, x30, [sp], #48
  408f38:	b	401930 <fseeko@plt>
  408f3c:	ldp	x3, x4, [x0, #32]
  408f40:	cmp	x4, x3
  408f44:	b.ne	408f2c <__fxstatat@plt+0x748c>  // b.any
  408f48:	ldr	x3, [x0, #72]
  408f4c:	cbnz	x3, 408f2c <__fxstatat@plt+0x748c>
  408f50:	str	x1, [sp, #32]
  408f54:	str	w2, [sp, #44]
  408f58:	bl	401770 <fileno@plt>
  408f5c:	ldr	w2, [sp, #44]
  408f60:	ldr	x1, [sp, #32]
  408f64:	bl	401750 <lseek@plt>
  408f68:	mov	x1, x0
  408f6c:	cmn	x0, #0x1
  408f70:	b.eq	408f88 <__fxstatat@plt+0x74e8>  // b.none
  408f74:	ldr	w2, [x19]
  408f78:	mov	w0, #0x0                   	// #0
  408f7c:	str	x1, [x19, #144]
  408f80:	and	w1, w2, #0xffffffef
  408f84:	str	w1, [x19]
  408f88:	ldr	x19, [sp, #16]
  408f8c:	ldp	x29, x30, [sp], #48
  408f90:	ret
  408f94:	nop
  408f98:	stp	x29, x30, [sp, #-96]!
  408f9c:	mov	x29, sp
  408fa0:	stp	x19, x20, [sp, #16]
  408fa4:	mov	x19, x0
  408fa8:	ldrb	w0, [x2]
  408fac:	cbz	w0, 409070 <__fxstatat@plt+0x75d0>
  408fb0:	stp	x21, x22, [sp, #32]
  408fb4:	adrp	x22, 41d000 <__fxstatat@plt+0x1b560>
  408fb8:	mov	x20, x2
  408fbc:	ldr	w0, [x22, #1084]
  408fc0:	mov	w21, w1
  408fc4:	cbz	w0, 409034 <__fxstatat@plt+0x7594>
  408fc8:	tbnz	w0, #31, 409028 <__fxstatat@plt+0x7588>
  408fcc:	mov	x0, x20
  408fd0:	bl	4016e0 <strlen@plt>
  408fd4:	add	x0, x0, #0x1b
  408fd8:	cmp	x0, #0xfc0
  408fdc:	b.hi	40901c <__fxstatat@plt+0x757c>  // b.pmore
  408fe0:	mov	w4, w21
  408fe4:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408fe8:	add	x3, x3, #0xb68
  408fec:	mov	x2, #0xffffffffffffffff    	// #-1
  408ff0:	mov	w1, #0x1                   	// #1
  408ff4:	mov	x0, x19
  408ff8:	bl	4016f0 <__sprintf_chk@plt>
  408ffc:	add	x0, x19, w0, sxtw
  409000:	mov	x1, x20
  409004:	bl	4019c0 <strcpy@plt>
  409008:	ldp	x21, x22, [sp, #32]
  40900c:	mov	x0, x19
  409010:	ldp	x19, x20, [sp, #16]
  409014:	ldp	x29, x30, [sp], #96
  409018:	ret
  40901c:	bl	4017a0 <malloc@plt>
  409020:	mov	x19, x0
  409024:	cbnz	x0, 408fe0 <__fxstatat@plt+0x7540>
  409028:	mov	x0, #0x0                   	// #0
  40902c:	ldp	x21, x22, [sp, #32]
  409030:	b	409010 <__fxstatat@plt+0x7570>
  409034:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  409038:	mov	w1, #0x4900                	// #18688
  40903c:	add	x0, x0, #0xb40
  409040:	str	x23, [sp, #48]
  409044:	bl	4017b0 <open@plt>
  409048:	mov	w23, w0
  40904c:	tbz	w0, #31, 409084 <__fxstatat@plt+0x75e4>
  409050:	mov	w1, #0xffffffff            	// #-1
  409054:	str	w1, [x22, #1084]
  409058:	mov	x0, #0x0                   	// #0
  40905c:	ldp	x19, x20, [sp, #16]
  409060:	ldp	x21, x22, [sp, #32]
  409064:	ldr	x23, [sp, #48]
  409068:	ldp	x29, x30, [sp], #96
  40906c:	ret
  409070:	strb	wzr, [x19]
  409074:	mov	x0, x19
  409078:	ldp	x19, x20, [sp, #16]
  40907c:	ldp	x29, x30, [sp], #96
  409080:	ret
  409084:	mov	w4, w0
  409088:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  40908c:	add	x3, x3, #0xb50
  409090:	mov	x2, #0x20                  	// #32
  409094:	mov	w1, #0x1                   	// #1
  409098:	add	x0, sp, #0x40
  40909c:	bl	4016f0 <__sprintf_chk@plt>
  4090a0:	mov	w1, #0x0                   	// #0
  4090a4:	add	x0, sp, #0x40
  4090a8:	bl	4018c0 <access@plt>
  4090ac:	cmp	w0, #0x0
  4090b0:	mov	w1, #0x1                   	// #1
  4090b4:	cneg	w1, w1, ne  // ne = any
  4090b8:	mov	w0, w23
  4090bc:	str	w1, [x22, #1084]
  4090c0:	bl	401860 <close@plt>
  4090c4:	ldr	w0, [x22, #1084]
  4090c8:	ldr	x23, [sp, #48]
  4090cc:	b	408fc8 <__fxstatat@plt+0x7528>
  4090d0:	mov	w2, #0x3                   	// #3
  4090d4:	mov	w1, #0x0                   	// #0
  4090d8:	b	408c60 <__fxstatat@plt+0x71c0>
  4090dc:	nop
  4090e0:	stp	x29, x30, [sp, #-64]!
  4090e4:	mov	x29, sp
  4090e8:	stp	x19, x20, [sp, #16]
  4090ec:	adrp	x20, 41c000 <__fxstatat@plt+0x1a560>
  4090f0:	add	x20, x20, #0xdf0
  4090f4:	stp	x21, x22, [sp, #32]
  4090f8:	adrp	x21, 41c000 <__fxstatat@plt+0x1a560>
  4090fc:	add	x21, x21, #0xde8
  409100:	sub	x20, x20, x21
  409104:	mov	w22, w0
  409108:	stp	x23, x24, [sp, #48]
  40910c:	mov	x23, x1
  409110:	mov	x24, x2
  409114:	bl	401658 <mbrtowc@plt-0x38>
  409118:	cmp	xzr, x20, asr #3
  40911c:	b.eq	409148 <__fxstatat@plt+0x76a8>  // b.none
  409120:	asr	x20, x20, #3
  409124:	mov	x19, #0x0                   	// #0
  409128:	ldr	x3, [x21, x19, lsl #3]
  40912c:	mov	x2, x24
  409130:	add	x19, x19, #0x1
  409134:	mov	x1, x23
  409138:	mov	w0, w22
  40913c:	blr	x3
  409140:	cmp	x20, x19
  409144:	b.ne	409128 <__fxstatat@plt+0x7688>  // b.any
  409148:	ldp	x19, x20, [sp, #16]
  40914c:	ldp	x21, x22, [sp, #32]
  409150:	ldp	x23, x24, [sp, #48]
  409154:	ldp	x29, x30, [sp], #64
  409158:	ret
  40915c:	nop
  409160:	ret
  409164:	nop
  409168:	adrp	x2, 41d000 <__fxstatat@plt+0x1b560>
  40916c:	mov	x1, #0x0                   	// #0
  409170:	ldr	x2, [x2, #536]
  409174:	b	401730 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409178 <.fini>:
  409178:	stp	x29, x30, [sp, #-16]!
  40917c:	mov	x29, sp
  409180:	ldp	x29, x30, [sp], #16
  409184:	ret
