$comment
	File created using the following command:
		vcd file fulladder.msim.vcd -direction
$end
$date
	Tue Nov 17 14:27:42 2015
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module fulladder_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # CIN $end
$var wire 1 $ Carry $end
$var wire 1 % Sum $end
$var wire 1 & sampler $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . CIN~input_o $end
$var wire 1 / A~input_o $end
$var wire 1 0 B~input_o $end
$var wire 1 1 inst12~0_combout $end
$var wire 1 2 inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
1$
0%
x&
0'
1(
x)
1*
1+
1,
0-
1.
0/
10
01
12
$end
#1000000
