└Root  | SignalsMuxModuleInputs | [33:0]  | 34 | [33:0] 
 ├Sig3 | Byte                   | [33:26] | 8  | [33:0][33:26]
 ├Sig2 | Byte                   | [25:18] | 8  | [33:0][25:18]
 ├Sig1 | Byte                   | [17:10] | 8  | [33:0][17:10]
 ├Sig0 | Byte                   | [9:2]   | 8  | [33:0][9:2]
 └Addr | RTLBitArray            | [1:0]   | 2  | [33:0][1:0]