--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LEDSine.twx LEDSine.ncd -o LEDSine.twr LEDSine.pcf -ucf
LEDSine.ucf

Design file:              LEDSine.ncd
Physical constraint file: LEDSine.pcf
Device,package,speed:     xc3s200,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SysClk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DipSW<2>    |    9.041(R)|   -2.686(R)|Clk               |   0.000|
DipSW<3>    |    9.819(R)|   -3.164(R)|Clk               |   0.000|
DipSW<4>    |    8.940(R)|   -2.610(R)|Clk               |   0.000|
DipSW<5>    |    7.895(R)|   -2.508(R)|Clk               |   0.000|
DipSW<6>    |    8.142(R)|   -2.691(R)|Clk               |   0.000|
DipSW<7>    |    6.821(R)|   -2.483(R)|Clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock SysClk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |    7.211(R)|Clk               |   0.000|
LED<1>      |    6.837(R)|Clk               |   0.000|
LED<2>      |    7.593(R)|Clk               |   0.000|
LED<3>      |    7.606(R)|Clk               |   0.000|
LED<4>      |    6.389(R)|Clk               |   0.000|
LED<5>      |    6.468(R)|Clk               |   0.000|
LED<6>      |    6.807(R)|Clk               |   0.000|
LED<7>      |    6.670(R)|Clk               |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock SysClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SysClk         |    8.257|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jan 20 18:53:36 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



