0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/sim/prgROM.v,1625581616,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v,,prgROM,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v,1625560986,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/FloatRegisterFiles.v,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/opType.vh,EX,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/FloatRegisterFiles.v,1625561185,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/ID.v,,FloatRegisterFiles,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/ID.v,1625560939,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/IF.v,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/RegisterFiles.v;C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/opType.vh,ID,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/IF.v,1625560942,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/MEM.v,,IF,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/MEM.v,1625561028,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/RAM.v,,MEM,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/RAM.v,1625561363,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/RegisterFiles.v,,RAM,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/RegisterFiles.v,1625561403,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/WB.v,,RegisterFiles,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v,1625561125,verilog,,,,TOP,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/WB.v,1625561072,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/opType.vh,WB,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/opType.vh,1625561291,verilog,,,,,,,,,,,,
