{"id":"310807665_Lumos_Rapid_pre-RTL_design_space_exploration_on_accelerator-rich_heterogeneous_architectures_with_reconfigurable_logic","authors":["Liang Wang","Kevin Skadron"],"meta":["October 2016","DOI:10.1109/ICCD.2016.7753297","Conference: 2016 IEEE 34th International Conference on Computer Design (ICCD)"],"references":["292146346_PARADE_A_Cycle-Accurate_Full-System_Simulation_Platform_for_Accelerator-Rich_Architectural_Design_and_Exploration","277918492_Sirius_An_Open_End-to-End_Voice_and_Vision_Personal_Assistant_and_Its_Implications_for_Future_Warehouse_Scale_Computers","271481765_A_Reconfigurable_Fabric_For_Accelerating_Large-Scale_Datacenter_Services","235707001_DEAP_Evolutionary_algorithms_made_easy","221005540_McPAT_An_integrated_power_area_and_timing_modeling_framework_for_multicore_and_manycore_architectures","220771231_Dark_Silicon_and_the_End_of_Multicore_Scaling","220607104_Performance_of_Partial_Reconfiguration_in_FPGA_Systems_A_Survey_and_a_Cost_Model","309594118_A_reconfigurable_fabric_for_accelerating_large-scale_datacenter_services","271455545_Aladdin_A_pre-RTL_power-performance_accelerator_simulator_enabling_large_design_space_exploration_of_customized_architectures","262164115_Q100_The_Architecture_and_Design_of_a_Database_Processing_Unit","261845797_DianNao_A_Small-Footprint_High-Throughput_Accelerator_for_Ubiquitous_Machine-Learning","260331931_Implications_of_the_Power_Wall_Dim_Cores_and_Reconfigurable_Logic","254004480_Exploring_sub-20nm_FinFET_design_with_predictive_technology_models","221005611_Single-chip_heterogeneous_computing_Does_the_future_include_custom_logic_FPGAs_and_GPGPUs","2962315_Amdahl's_Law_in_the_Multicore_Era"]}