m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/tb
Eadder_n
Z0 w1511780930
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/meaep/Documents/GitHub/ISA2/VHDL/tb
Z5 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder_n.vhd
Z6 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder_n.vhd
l0
L5
VzEZRP<09YR?gN@Jg4^hzK2
!s100 >i>@zdjFLJV71JYA6kG`>0
Z7 OV;C;10.5b;63
32
Z8 !s110 1512748133
!i10b 1
Z9 !s108 1512748133.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder_n.vhd|
Z11 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder_n.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abeh_adder
R1
R2
R3
DEx4 work 7 adder_n 0 22 zEZRP<09YR?gN@Jg4^hzK2
l18
L16
VlN?a5hc>hC4_89YMadELj1
!s100 n2z@ME>7I]]Wa@`JoMTFZ3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eampersand
Z14 w1512327189
R1
R2
R3
R4
Z15 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/AMPERSAND.vhd
Z16 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/AMPERSAND.vhd
l0
L5
VJOSS2F3zj1hnW<27UBhk40
!s100 P05eP3ni`>Z=5oh0YOZfT3
R7
32
Z17 !s110 1512734952
!i10b 1
Z18 !s108 1512734952.000000
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/AMPERSAND.vhd|
Z20 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/AMPERSAND.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 9 ampersand 0 22 JOSS2F3zj1hnW<27UBhk40
l17
L16
VB_;DP1]oX24A:EVg1=:NQ3
!s100 5hSbL=zP;MKCGiP=VAQ=g3
R7
32
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Ebk_19bit
Z21 w1512734407
R2
R3
R4
Z22 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_19bit.vhd
Z23 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_19bit.vhd
l0
L5
Vo9e12cDW[c_:SnBiRDE=J3
!s100 <ea2beU1YE5ZQBVK3JFV?2
R7
32
Z24 !s110 1512734953
!i10b 1
Z25 !s108 1512734953.000000
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_19bit.vhd|
Z27 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_19bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 8 bk_19bit 0 22 o9e12cDW[c_:SnBiRDE=J3
l45
L15
VZ8ND:P^b;dg0<T;MnnRlz2
!s100 i?@z2o9CbRd=ChjYLlL]R2
R7
32
R24
!i10b 1
R25
R26
R27
!i113 1
R12
R13
Ebk_2bit
R21
R2
R3
R4
Z28 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_2bit.vhd
Z29 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_2bit.vhd
l0
L5
V7dh2VXcXShjYkP34HYgHh0
!s100 ?9bMGOihlj5hE]H1Y]a`f1
R7
32
R17
!i10b 1
R18
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_2bit.vhd|
Z31 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_2bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_2bit 0 22 7dh2VXcXShjYkP34HYgHh0
l35
L15
V8EXdf59[VPB^kn?LTVd1>2
!s100 [G9HVTTOC^ULHNkfQ:K]z3
R7
32
R17
!i10b 1
R18
R30
R31
!i113 1
R12
R13
Ebk_4bit
R21
R2
R3
R4
Z32 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_4bit.vhd
Z33 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_4bit.vhd
l0
L5
V[h38a7ZM>RRRH3<_]EQ=61
!s100 YJR0c>0L0BQhzA]AUBi4V3
R7
32
R24
!i10b 1
R18
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_4bit.vhd|
Z35 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_4bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_4bit 0 22 [h38a7ZM>RRRH3<_]EQ=61
l45
L15
VC`T<b:gJVnz5ODWSNCdhQ0
!s100 4BJb_2;7`>lUMHFJNBNaZ0
R7
32
R24
!i10b 1
R18
R34
R35
!i113 1
R12
R13
Ebk_9bit
R21
R2
R3
R4
Z36 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_9bit.vhd
Z37 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_9bit.vhd
l0
L5
Va78_e5S]QZ9K?cgU3o;9]0
!s100 LUCC>za^nkIH^H]iWAXA;2
R7
32
R24
!i10b 1
R25
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_9bit.vhd|
Z39 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_9bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_9bit 0 22 a78_e5S]QZ9K?cgU3o;9]0
l45
L15
V8BaX2n8Ag1;@^23SfGi2m1
!s100 R^R1mC5njVVUfO1]CTi[z2
R7
32
R24
!i10b 1
R25
R38
R39
!i113 1
R12
R13
Ecarry_unit
R14
R1
R2
R3
R4
Z40 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/CARRY_UNIT.vhd
Z41 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/CARRY_UNIT.vhd
l0
L5
Vc;31X<LKbI;E8?1<hXjd43
!s100 68I02hf_<FZm>0R^DYbUN0
R7
32
R24
!i10b 1
R25
Z42 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/CARRY_UNIT.vhd|
Z43 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/CARRY_UNIT.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 10 carry_unit 0 22 c;31X<LKbI;E8?1<hXjd43
l16
L15
V3o8n^?AKWB1SL9KkMZkk02
!s100 [0MEO:K9GNFNRCiT]bjF`1
R7
32
R24
!i10b 1
R25
R42
R43
!i113 1
R12
R13
Ecell
Z44 w1511781093
R1
R2
R3
R4
Z45 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd
Z46 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd
l0
L5
V7O2z=?zJ>NVX<USThh5oK3
!s100 fI;NjY`eNJ:GPJ^FKPW620
R7
32
Z47 !s110 1512748134
!i10b 1
Z48 !s108 1512748134.000000
Z49 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd|
Z50 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd|
!i113 1
R12
R13
Abeh_cell
R1
R2
R3
DEx4 work 4 cell 0 22 7O2z=?zJ>NVX<USThh5oK3
l36
L15
VG57;V;`8^eMV3<mUBmKKf3
!s100 >J5W1dXLcH@W_Km7iDiH=0
R7
32
R47
!i10b 1
R48
R49
R50
!i113 1
R12
R13
Ecell_roorda
Z51 w1512335935
R1
R2
R3
R4
Z52 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_Roorda.vhd
Z53 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_Roorda.vhd
l0
L5
V>FRgF]iHGVF1CY9m=YPoN0
!s100 7`>0odj<mJ=Wdf=ek373M2
R7
32
R47
!i10b 1
R48
Z54 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_Roorda.vhd|
Z55 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_Roorda.vhd|
!i113 1
R12
R13
Abeh_cell
R1
R2
R3
DEx4 work 11 cell_roorda 0 22 >FRgF]iHGVF1CY9m=YPoN0
l36
L15
Vb1ef?blUWCK`l6[f6zOBo2
!s100 oMJXoD0E[eMHai@Qz;9gf3
R7
32
R47
!i10b 1
R48
R54
R55
!i113 1
R12
R13
Ecell_unf_pipe
R0
R1
R2
R3
R4
Z56 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Cell_Unf_Pipe.vhd
Z57 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/Cell_Unf_Pipe.vhd
l0
L5
V3Kf1o`?39;;8NGU_P]@_Y3
!s100 O<QP`6do=6=hWAH@zUoB71
R7
32
R47
!i10b 1
R48
Z58 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Cell_Unf_Pipe.vhd|
Z59 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Cell_Unf_Pipe.vhd|
!i113 1
R12
R13
Abeh
R1
R2
R3
DEx4 work 13 cell_unf_pipe 0 22 3Kf1o`?39;;8NGU_P]@_Y3
l67
L24
VHePJLXzh9SPaE7k:1VZML0
!s100 3APXOmbI_L;nM:DKkj6Ac2
R7
32
R47
!i10b 1
R48
R58
R59
!i113 1
R12
R13
Ecompressor_53
Z60 w1511612552
R2
R3
R4
Z61 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd
Z62 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd
l0
L4
VNgOXUhhcmoWdgh;P3URBV2
!s100 joVf35[Gm=D=RiJjER_nW3
R7
32
Z63 !s110 1512748135
!i10b 1
Z64 !s108 1512748135.000000
Z65 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd|
Z66 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
DEx4 work 13 compressor_53 0 22 NgOXUhhcmoWdgh;P3URBV2
l18
L9
VcA:Ac776B[5iK<4:F0B>^2
!s100 d0I9GMU37eA;5Q52;SmNj2
R7
32
R63
!i10b 1
R64
R65
R66
!i113 1
R12
R13
Ecompressor_53_approx
Z67 w1512560402
R2
R3
R4
Z68 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd
Z69 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd
l0
L5
VnCV]Skl9fI>[m=zQng1l>0
!s100 =ZoSN9fGX1D2jU_M@B>o91
R7
32
R63
!i10b 1
R64
Z70 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd|
Z71 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
DEx4 work 20 compressor_53_approx 0 22 nCV]Skl9fI>[m=zQng1l>0
l20
L15
VM8BfHg65=co6O2^hfMO>U2
!s100 X5n7M5NVzX2TT9=CA;g7S1
R7
32
R63
!i10b 1
R64
R70
R71
!i113 1
R12
R13
Edadda_tree_18x5_ext
Z72 w1511780115
R1
R2
R3
R4
Z73 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd
Z74 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd
l0
L5
VRO@K3o?em1=<^U_Z<lR@[3
!s100 IZfBA2<<QiR:]:J3E]fYR0
R7
32
R63
!i10b 1
R64
Z75 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd|
Z76 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd|
!i113 1
R12
R13
Astructural
R1
R2
R3
DEx4 work 19 dadda_tree_18x5_ext 0 22 RO@K3o?em1=<^U_Z<lR@[3
l41
L17
VmVkoSiWP:8?:Ig=FC2AY13
!s100 Yeb8g^?EIc]e1[n2?B=942
R7
32
R63
!i10b 1
R64
R75
R76
!i113 1
R12
R13
Edadda_tree_18x6_noext
Z77 w1512731729
R1
R2
R3
R4
Z78 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd
Z79 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd
l0
L5
VYNa`dMDDVeoiXO=HbheNI1
!s100 fdg_AiEX:NE;zhReQ543I1
R7
32
R63
!i10b 1
R64
Z80 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd|
Z81 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd|
!i113 1
R12
R13
Aapproxcut
R1
R2
R3
Z82 DEx4 work 21 dadda_tree_18x6_noext 0 22 YNa`dMDDVeoiXO=HbheNI1
l500
L474
V[;NB5>D_?WU8bR]n]NoiC2
!s100 Dcb0>CF1^80CmF6Re9lz;3
R7
32
R63
!i10b 1
R64
R80
R81
!i113 1
R12
R13
Aapprox
R1
R2
R3
R82
l272
L246
VJ1HS<n[LMVhfMQL5OK0:U1
!s100 =WSWc[VVdg:SOP^Ih2Pi32
R7
32
R63
!i10b 1
R64
R80
R81
!i113 1
R12
R13
Astructural
R1
R2
R3
R82
l44
L18
V^c6T4D<NZDWZhn3Tbj8bU3
!s100 lhGZ]n;OYaI?Y6QOSUk662
R7
32
R63
!i10b 1
R64
R80
R81
!i113 1
R12
R13
Efa_array
R14
R1
R2
R3
R4
Z83 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/FA_ARRAY.vhd
Z84 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/FA_ARRAY.vhd
l0
L5
VigZz9bmT`m???:T_X[zRO3
!s100 E3LPA<>AlYnZkYC9O9dGT2
R7
32
R24
!i10b 1
R25
Z85 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/FA_ARRAY.vhd|
Z86 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/FA_ARRAY.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 8 fa_array 0 22 igZz9bmT`m???:T_X[zRO3
l27
L17
VR5]LQFdEZ]IQJoIn:EkYc0
!s100 PN>aUMgSln8Cl;ki<Mj5g1
R7
32
R24
!i10b 1
R25
R85
R86
!i113 1
R12
R13
Efir_filter_unf_multpipe
R0
R1
R2
R3
R4
Z87 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/FIR_Filter_Unf_MultPipe.vhd
Z88 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/FIR_Filter_Unf_MultPipe.vhd
l0
L5
V`k9HEleT8]N[M><FHf>_R1
!s100 [N=;BP[K?>o9O<>4bzL4<2
R7
32
R47
!i10b 1
R48
Z89 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/FIR_Filter_Unf_MultPipe.vhd|
Z90 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/FIR_Filter_Unf_MultPipe.vhd|
!i113 1
R12
R13
Abeh
R1
R2
R3
DEx4 work 23 fir_filter_unf_multpipe 0 22 `k9HEleT8]N[M><FHf>_R1
l110
L26
V`c3Wa7h@80U[AU6oD3eh53
!s100 3LhS3OXoXOTP6BPHaQ^fO0
R7
32
R47
!i10b 1
R48
R89
R90
!i113 1
R12
R13
Efulladd
Z91 w1511543385
R2
R3
R4
Z92 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd
Z93 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd
l0
L4
VYU9aE0HQ9=Bc9:nDLDTeG3
!s100 KRnCa0KFl<OK<=>bV8Bee3
R7
32
R63
!i10b 1
R64
Z94 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd|
Z95 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd|
!i113 1
R12
R13
Abeh
R2
R3
DEx4 work 7 fulladd 0 22 YU9aE0HQ9=Bc9:nDLDTeG3
l11
L10
VRk_N>cPACP37L2H0jRZbU3
!s100 ej4ICH=KZ>NV_GUzKFiI]0
R7
32
R63
!i10b 1
R64
R94
R95
!i113 1
R12
R13
Egp_unit
R14
R1
R2
R3
R4
Z96 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/GP_UNIT.vhd
Z97 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/GP_UNIT.vhd
l0
L5
Vb:8kaXm=biC01]gkl`4];2
!s100 L;CY3C;W8MWD4blj?S0?A1
R7
32
R24
!i10b 1
R25
Z98 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/GP_UNIT.vhd|
Z99 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/GP_UNIT.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 7 gp_unit 0 22 b:8kaXm=biC01]gkl`4];2
l16
L15
V]bhFZ?H1Az0Po3a[kjZ1n0
!s100 9Uc<fUi@0nZ]T9HUdkWFE1
R7
32
R24
!i10b 1
R25
R98
R99
!i113 1
R12
R13
Ehalfadd
Z100 w1511612551
R2
R3
R4
Z101 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd
Z102 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd
l0
L4
VQ0dUUikUoQERWjWKnR8IX3
!s100 h[k:m<S6ik2K8UJKzED?^1
R7
32
R63
!i10b 1
R64
Z103 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd|
Z104 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
DEx4 work 7 halfadd 0 22 Q0dUUikUoQERWjWKnR8IX3
l10
L9
VHWP?GncNWFk>^HXV;Kbc<0
!s100 cR6lVFQnz[0W@kIok8@P53
R7
32
R63
!i10b 1
R64
R103
R104
!i113 1
R12
R13
Embe
R44
Z105 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R1
R2
R3
R4
Z106 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd
Z107 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd
l0
L6
VI15[oCl<FN^L95VK1=kL<3
!s100 _MTzj3S0[ge5id6kbgVI52
R7
32
R63
!i10b 1
R64
Z108 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd|
Z109 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd|
!i113 1
R12
R13
Abeh_mbe
R105
R1
R2
R3
DEx4 work 3 mbe 0 22 I15[oCl<FN^L95VK1=kL<3
l30
L16
VOohY]34h<jQ6S1IZnFN6a3
!s100 ]OB2Pz_?zFYIMI9e1n8h53
R7
32
R63
!i10b 1
R64
R108
R109
!i113 1
R12
R13
Embe_dadda_mult_9x9
Z110 w1512744976
R105
R1
R2
R3
R4
Z111 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd
Z112 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd
l0
L6
V@Wl5NjKlfgWEVO`nn[XI33
!s100 28^Uol:7AFPVNgaV3S?gl0
R7
32
Z113 !s110 1512748136
!i10b 1
R64
Z114 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd|
Z115 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd|
!i113 1
R12
R13
Aapproxcut
R82
R105
R1
R2
R3
Z116 DEx4 work 18 mbe_dadda_mult_9x9 0 22 @Wl5NjKlfgWEVO`nn[XI33
l272
L229
V8l>K;==aTMh^`3DC2L^ON3
!s100 Lc21aD0BSIza0k2OM03J<0
R7
32
R113
!i10b 1
R64
R114
R115
!i113 1
R12
R13
Aapprox
R82
R105
R1
R2
R3
R116
l200
L157
VfXO4QeZDm48hGZcFhOMld2
!s100 RFQNb3kD27RUN5QFKQU@42
R7
32
R113
!i10b 1
R64
R114
R115
!i113 1
R12
R13
Anoext
R82
R105
R1
R2
R3
R116
l127
L83
VNBi>OHO2fCT_e>d;@_E>j2
!s100 RCOl71B6NUg4iZh8Z=an93
R7
32
R113
!i10b 1
R64
R114
R115
!i113 1
R12
R13
Astructural
R105
R1
R2
R3
R116
l55
L13
V8IV:]nCH_EPBYkjcB7EB^2
!s100 4HcA:4dacP_`2hYYS2oYF1
R7
32
R113
!i10b 1
R64
R114
R115
!i113 1
R12
R13
Embe_roorda
Z117 w1512380380
R1
R2
R3
R4
Z118 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_Roorda.vhd
Z119 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_Roorda.vhd
l0
L5
V`MSZ6d2@1W7kOHf4`YWJ41
!s100 XS^3<RSjV5ANn9HTchYl50
R7
32
R113
!i10b 1
Z120 !s108 1512748136.000000
Z121 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_Roorda.vhd|
Z122 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_Roorda.vhd|
!i113 1
R12
R13
Abeh_mbe
R1
R2
R3
DEx4 work 10 mbe_roorda 0 22 `MSZ6d2@1W7kOHf4`YWJ41
l29
L15
V0C9kb4`GDgUezcF4=zDXV2
!s100 JfSIMoDO;^QaWdGf`DNJi3
R7
32
R113
!i10b 1
R120
R121
R122
!i113 1
R12
R13
Emult_comb_n
R0
R1
R2
R3
R4
Z123 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_comb_n.vhd
Z124 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_comb_n.vhd
l0
L5
VJ297IWJ4j3<R:j`aC86e]1
!s100 mcnPzo2cmM_?2LFb@M5TW0
R7
32
R47
!i10b 1
R48
Z125 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_comb_n.vhd|
Z126 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_comb_n.vhd|
!i113 1
R12
R13
Abeh_mult
R1
R2
R3
DEx4 work 11 mult_comb_n 0 22 J297IWJ4j3<R:j`aC86e]1
l18
L16
VFmB=d[5YckSJQ3[<[z5Io2
!s100 XP0YeUR4Sa6<z?[UU8NBI0
R7
32
R47
!i10b 1
R48
R125
R126
!i113 1
R12
R13
Emult_n
R14
R1
R2
R3
R4
Z127 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_n.vhd
Z128 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_n.vhd
l0
L4
VLTZ9_6Q8GOF7QPnBF1?EQ1
!s100 2[WF[hz:;dc]_4E^g_aY?3
R7
32
R47
!i10b 1
R48
Z129 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_n.vhd|
Z130 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_n.vhd|
!i113 1
R12
R13
Abeh_mult
R1
R2
R3
DEx4 work 6 mult_n 0 22 LTZ9_6Q8GOF7QPnBF1?EQ1
l47
L19
V;o6AnAM?f;[`^IolI`zA62
!s100 31Jo41FG?9fiY[emD93@F0
R7
32
R47
!i10b 1
R48
R129
R130
!i113 1
R12
R13
Emux_mbe
R44
R1
R2
R3
R4
Z131 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd
Z132 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd
l0
L5
Vfoi`NK7EV<RE9aNLSQG_52
!s100 Mazh?[L8hB77l[ZnWkZ@V2
R7
32
R113
!i10b 1
R120
Z133 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd|
Z134 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd|
!i113 1
R12
R13
Abeh_mux_mbe
R1
R2
R3
DEx4 work 7 mux_mbe 0 22 foi`NK7EV<RE9aNLSQG_52
l16
L13
V0cYIVjl6fHiY6FPM8Rj<N0
!s100 XgFXZ4`YG4[8j0`T0IGCn1
R7
32
R113
!i10b 1
R120
R133
R134
!i113 1
R12
R13
Emux_mbe_roorda
R117
R1
R2
R3
R4
Z135 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_Roorda.vhd
Z136 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_Roorda.vhd
l0
L5
VgJJl;GV:LGg=1SMh<_W<12
!s100 >[_c:JgQkc;]?`71]E8:B3
R7
32
R113
!i10b 1
R120
Z137 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_Roorda.vhd|
Z138 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_Roorda.vhd|
!i113 1
R12
R13
Abeh_mux_mbe
R1
R2
R3
DEx4 work 14 mux_mbe_roorda 0 22 gJJl;GV:LGg=1SMh<_W<12
l16
L13
V2;Ed=RaD6A9g1]l[W<=dk2
!s100 J9kzHh@BMf[;UVH[8k8KU0
R7
32
R113
!i10b 1
R120
R137
R138
!i113 1
R12
R13
Epipeline
R0
R1
R2
R3
R4
Z139 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/pipeline.vhd
Z140 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/pipeline.vhd
l0
L5
V=T?o^_:SW?Rj:E1iS2o951
!s100 =Ez;N=obM3niK>f@E5;M23
R7
32
R47
!i10b 1
R48
Z141 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/pipeline.vhd|
Z142 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/pipeline.vhd|
!i113 1
R12
R13
Astructural
R1
R2
R3
DEx4 work 8 pipeline 0 22 =T?o^_:SW?Rj:E1iS2o951
l36
L19
Vf4OF<Hm[2@^JOdF1TI6d>0
!s100 O87_YMTdfIAjiz@`Gc^Zo3
R7
32
R47
!i10b 1
R48
R141
R142
!i113 1
R12
R13
Epp_adder
R14
R1
R2
R3
R4
Z143 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/PP_ADDER.vhd
Z144 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/PP_ADDER.vhd
l0
L5
VkQ[Sf;Y4:MH@RJQNa1=jP1
!s100 F>]Sik2MZ^mmN;H2j;`ZE0
R7
32
R24
!i10b 1
R25
Z145 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/PP_ADDER.vhd|
Z146 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/PP_ADDER.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 8 pp_adder 0 22 kQ[Sf;Y4:MH@RJQNa1=jP1
l62
L16
Vf4J5mmkj6W<XCgb=YAOBg3
!s100 ;GSaMIDcSdB61WDNS:Ffm3
R7
32
R24
!i10b 1
R25
R145
R146
!i113 1
R12
R13
Ereg_n
R0
R1
R2
R3
R4
Z147 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Reg_n.vhd
Z148 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/Reg_n.vhd
l0
L4
VHg=C3dnR[2f24H[T>n50f2
!s100 K=cj^0HdgJRYFJem;hP0W3
R7
32
R8
!i10b 1
R9
Z149 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Reg_n.vhd|
Z150 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Reg_n.vhd|
!i113 1
R12
R13
Abeh_reg
R1
R2
R3
DEx4 work 5 reg_n 0 22 Hg=C3dnR[2f24H[T>n50f2
l13
L12
V;Ym_5fkG0LT7zTjd=9lQZ2
!s100 iMMSe6[IdE9b_BQl=W22L1
R7
32
R8
!i10b 1
R9
R149
R150
!i113 1
R12
R13
Eshift_n
R44
R1
R2
R3
R4
Z151 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd
Z152 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd
l0
L4
V2S^Djl5Cm:Kk?bPclkL:b2
!s100 S6k2H=7H8]7PJT4O[[REl0
R7
32
R113
!i10b 1
R120
Z153 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd|
Z154 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd|
!i113 1
R12
R13
Abeh_shift
R1
R2
R3
Z155 DEx4 work 7 shift_n 0 22 2S^Djl5Cm:Kk?bPclkL:b2
l15
L13
Z156 VKeBlCFmAijc`_<3Ohg4B@3
Z157 !s100 5H=?ji=kaga0UWSdO1X>62
R7
32
R113
!i10b 1
R120
R153
R154
!i113 1
R12
R13
Eshift_n_roorda
Z158 w1512335949
R1
R2
R3
R4
Z159 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_Roorda.vhd
Z160 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_Roorda.vhd
l0
L5
V5<`:R8amkbajD^YYT[zi;2
!s100 G=Nh5RQ2]gk;@cEiObXPl2
R7
32
R47
!i10b 1
R48
Z161 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_Roorda.vhd|
Z162 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_Roorda.vhd|
!i113 1
R12
R13
Abeh_shift
R1
R2
R3
DEx4 work 14 shift_n_roorda 0 22 5<`:R8amkbajD^YYT[zi;2
l16
L14
VIf6]`;;Ek]7]_6Tl70AIZ1
!s100 :KK3:c3a9dcCl?XI28n`B0
R7
32
R47
!i10b 1
R48
R161
R162
!i113 1
R12
R13
