
cv07.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064c0  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  08006580  08006580  00016580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080066f4  080066f4  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  080066f4  080066f4  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  080066f4  080066f4  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080066f4  080066f4  000166f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080066f8  080066f8  000166f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  080066fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001158  20000084  08006780  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200011dc  08006780  000211dc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b4eb  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034ca  00000000  00000000  0003b597  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001870  00000000  00000000  0003ea68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001708  00000000  00000000  000402d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013799  00000000  00000000  000419e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001964e  00000000  00000000  00055179  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00072625  00000000  00000000  0006e7c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e0dec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006118  00000000  00000000  000e0e3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000084 	.word	0x20000084
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006568 	.word	0x08006568

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000088 	.word	0x20000088
 8000104:	08006568 	.word	0x08006568

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	60f8      	str	r0, [r7, #12]
 800023c:	60b9      	str	r1, [r7, #8]
 800023e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	4a06      	ldr	r2, [pc, #24]	; (800025c <vApplicationGetIdleTaskMemory+0x28>)
 8000244:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000246:	68bb      	ldr	r3, [r7, #8]
 8000248:	4a05      	ldr	r2, [pc, #20]	; (8000260 <vApplicationGetIdleTaskMemory+0x2c>)
 800024a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	2280      	movs	r2, #128	; 0x80
 8000250:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	46bd      	mov	sp, r7
 8000256:	b004      	add	sp, #16
 8000258:	bd80      	pop	{r7, pc}
 800025a:	46c0      	nop			; (mov r8, r8)
 800025c:	200000a0 	.word	0x200000a0
 8000260:	20000154 	.word	0x20000154

08000264 <lis2dw12_read_reg>:
  *
  */
int32_t lis2dw12_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8000264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000266:	b087      	sub	sp, #28
 8000268:	af00      	add	r7, sp, #0
 800026a:	60f8      	str	r0, [r7, #12]
 800026c:	0008      	movs	r0, r1
 800026e:	607a      	str	r2, [r7, #4]
 8000270:	0019      	movs	r1, r3
 8000272:	260b      	movs	r6, #11
 8000274:	19bb      	adds	r3, r7, r6
 8000276:	1c02      	adds	r2, r0, #0
 8000278:	701a      	strb	r2, [r3, #0]
 800027a:	2508      	movs	r5, #8
 800027c:	197b      	adds	r3, r7, r5
 800027e:	1c0a      	adds	r2, r1, #0
 8000280:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000282:	68fb      	ldr	r3, [r7, #12]
 8000284:	685c      	ldr	r4, [r3, #4]
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	68d8      	ldr	r0, [r3, #12]
 800028a:	197b      	adds	r3, r7, r5
 800028c:	881d      	ldrh	r5, [r3, #0]
 800028e:	687a      	ldr	r2, [r7, #4]
 8000290:	19bb      	adds	r3, r7, r6
 8000292:	7819      	ldrb	r1, [r3, #0]
 8000294:	002b      	movs	r3, r5
 8000296:	47a0      	blx	r4
 8000298:	0003      	movs	r3, r0
 800029a:	617b      	str	r3, [r7, #20]

  return ret;
 800029c:	697b      	ldr	r3, [r7, #20]
}
 800029e:	0018      	movs	r0, r3
 80002a0:	46bd      	mov	sp, r7
 80002a2:	b007      	add	sp, #28
 80002a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002a6 <lis2dw12_write_reg>:
  *
  */
int32_t lis2dw12_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                           uint8_t *data,
                           uint16_t len)
{
 80002a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002a8:	b087      	sub	sp, #28
 80002aa:	af00      	add	r7, sp, #0
 80002ac:	60f8      	str	r0, [r7, #12]
 80002ae:	0008      	movs	r0, r1
 80002b0:	607a      	str	r2, [r7, #4]
 80002b2:	0019      	movs	r1, r3
 80002b4:	260b      	movs	r6, #11
 80002b6:	19bb      	adds	r3, r7, r6
 80002b8:	1c02      	adds	r2, r0, #0
 80002ba:	701a      	strb	r2, [r3, #0]
 80002bc:	2508      	movs	r5, #8
 80002be:	197b      	adds	r3, r7, r5
 80002c0:	1c0a      	adds	r2, r1, #0
 80002c2:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	681c      	ldr	r4, [r3, #0]
 80002c8:	68fb      	ldr	r3, [r7, #12]
 80002ca:	68d8      	ldr	r0, [r3, #12]
 80002cc:	197b      	adds	r3, r7, r5
 80002ce:	881d      	ldrh	r5, [r3, #0]
 80002d0:	687a      	ldr	r2, [r7, #4]
 80002d2:	19bb      	adds	r3, r7, r6
 80002d4:	7819      	ldrb	r1, [r3, #0]
 80002d6:	002b      	movs	r3, r5
 80002d8:	47a0      	blx	r4
 80002da:	0003      	movs	r3, r0
 80002dc:	617b      	str	r3, [r7, #20]

  return ret;
 80002de:	697b      	ldr	r3, [r7, #20]
}
 80002e0:	0018      	movs	r0, r3
 80002e2:	46bd      	mov	sp, r7
 80002e4:	b007      	add	sp, #28
 80002e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002e8 <lis2dw12_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_set(stmdev_ctx_t *ctx,
                                lis2dw12_mode_t val)
{
 80002e8:	b590      	push	{r4, r7, lr}
 80002ea:	b087      	sub	sp, #28
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	000a      	movs	r2, r1
 80002f2:	1cfb      	adds	r3, r7, #3
 80002f4:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 80002f6:	2410      	movs	r4, #16
 80002f8:	193a      	adds	r2, r7, r4
 80002fa:	6878      	ldr	r0, [r7, #4]
 80002fc:	2301      	movs	r3, #1
 80002fe:	2120      	movs	r1, #32
 8000300:	f7ff ffb0 	bl	8000264 <lis2dw12_read_reg>
 8000304:	0003      	movs	r3, r0
 8000306:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8000308:	697b      	ldr	r3, [r7, #20]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d129      	bne.n	8000362 <lis2dw12_power_mode_set+0x7a>
  {
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
 800030e:	1cfb      	adds	r3, r7, #3
 8000310:	781b      	ldrb	r3, [r3, #0]
 8000312:	089b      	lsrs	r3, r3, #2
 8000314:	1c1a      	adds	r2, r3, #0
 8000316:	2303      	movs	r3, #3
 8000318:	4013      	ands	r3, r2
 800031a:	b2da      	uxtb	r2, r3
 800031c:	193b      	adds	r3, r7, r4
 800031e:	2103      	movs	r1, #3
 8000320:	400a      	ands	r2, r1
 8000322:	0090      	lsls	r0, r2, #2
 8000324:	781a      	ldrb	r2, [r3, #0]
 8000326:	210c      	movs	r1, #12
 8000328:	438a      	bics	r2, r1
 800032a:	1c11      	adds	r1, r2, #0
 800032c:	1c02      	adds	r2, r0, #0
 800032e:	430a      	orrs	r2, r1
 8000330:	701a      	strb	r2, [r3, #0]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8000332:	1cfb      	adds	r3, r7, #3
 8000334:	781b      	ldrb	r3, [r3, #0]
 8000336:	2203      	movs	r2, #3
 8000338:	4013      	ands	r3, r2
 800033a:	b2da      	uxtb	r2, r3
 800033c:	193b      	adds	r3, r7, r4
 800033e:	2103      	movs	r1, #3
 8000340:	400a      	ands	r2, r1
 8000342:	0010      	movs	r0, r2
 8000344:	781a      	ldrb	r2, [r3, #0]
 8000346:	2103      	movs	r1, #3
 8000348:	438a      	bics	r2, r1
 800034a:	1c11      	adds	r1, r2, #0
 800034c:	1c02      	adds	r2, r0, #0
 800034e:	430a      	orrs	r2, r1
 8000350:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8000352:	193a      	adds	r2, r7, r4
 8000354:	6878      	ldr	r0, [r7, #4]
 8000356:	2301      	movs	r3, #1
 8000358:	2120      	movs	r1, #32
 800035a:	f7ff ffa4 	bl	80002a6 <lis2dw12_write_reg>
 800035e:	0003      	movs	r3, r0
 8000360:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8000362:	697b      	ldr	r3, [r7, #20]
 8000364:	2b00      	cmp	r3, #0
 8000366:	d108      	bne.n	800037a <lis2dw12_power_mode_set+0x92>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8000368:	230c      	movs	r3, #12
 800036a:	18fa      	adds	r2, r7, r3
 800036c:	6878      	ldr	r0, [r7, #4]
 800036e:	2301      	movs	r3, #1
 8000370:	2125      	movs	r1, #37	; 0x25
 8000372:	f7ff ff77 	bl	8000264 <lis2dw12_read_reg>
 8000376:	0003      	movs	r3, r0
 8000378:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800037a:	697b      	ldr	r3, [r7, #20]
 800037c:	2b00      	cmp	r3, #0
 800037e:	d11a      	bne.n	80003b6 <lis2dw12_power_mode_set+0xce>
  {
    ctrl6.low_noise = ((uint8_t) val & 0x10U) >> 4;
 8000380:	1cfb      	adds	r3, r7, #3
 8000382:	781b      	ldrb	r3, [r3, #0]
 8000384:	091b      	lsrs	r3, r3, #4
 8000386:	1c1a      	adds	r2, r3, #0
 8000388:	2301      	movs	r3, #1
 800038a:	4013      	ands	r3, r2
 800038c:	b2da      	uxtb	r2, r3
 800038e:	240c      	movs	r4, #12
 8000390:	193b      	adds	r3, r7, r4
 8000392:	2101      	movs	r1, #1
 8000394:	400a      	ands	r2, r1
 8000396:	0090      	lsls	r0, r2, #2
 8000398:	781a      	ldrb	r2, [r3, #0]
 800039a:	2104      	movs	r1, #4
 800039c:	438a      	bics	r2, r1
 800039e:	1c11      	adds	r1, r2, #0
 80003a0:	1c02      	adds	r2, r0, #0
 80003a2:	430a      	orrs	r2, r1
 80003a4:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 80003a6:	193a      	adds	r2, r7, r4
 80003a8:	6878      	ldr	r0, [r7, #4]
 80003aa:	2301      	movs	r3, #1
 80003ac:	2125      	movs	r1, #37	; 0x25
 80003ae:	f7ff ff7a 	bl	80002a6 <lis2dw12_write_reg>
 80003b2:	0003      	movs	r3, r0
 80003b4:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80003b6:	697b      	ldr	r3, [r7, #20]
}
 80003b8:	0018      	movs	r0, r3
 80003ba:	46bd      	mov	sp, r7
 80003bc:	b007      	add	sp, #28
 80003be:	bd90      	pop	{r4, r7, pc}

080003c0 <lis2dw12_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_set(stmdev_ctx_t *ctx, lis2dw12_odr_t val)
{
 80003c0:	b590      	push	{r4, r7, lr}
 80003c2:	b087      	sub	sp, #28
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
 80003c8:	000a      	movs	r2, r1
 80003ca:	1cfb      	adds	r3, r7, #3
 80003cc:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 80003ce:	2410      	movs	r4, #16
 80003d0:	193a      	adds	r2, r7, r4
 80003d2:	6878      	ldr	r0, [r7, #4]
 80003d4:	2301      	movs	r3, #1
 80003d6:	2120      	movs	r1, #32
 80003d8:	f7ff ff44 	bl	8000264 <lis2dw12_read_reg>
 80003dc:	0003      	movs	r3, r0
 80003de:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 80003e0:	697b      	ldr	r3, [r7, #20]
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d115      	bne.n	8000412 <lis2dw12_data_rate_set+0x52>
  {
    ctrl1.odr = (uint8_t) val;
 80003e6:	1cfb      	adds	r3, r7, #3
 80003e8:	781b      	ldrb	r3, [r3, #0]
 80003ea:	220f      	movs	r2, #15
 80003ec:	4013      	ands	r3, r2
 80003ee:	b2da      	uxtb	r2, r3
 80003f0:	193b      	adds	r3, r7, r4
 80003f2:	0110      	lsls	r0, r2, #4
 80003f4:	781a      	ldrb	r2, [r3, #0]
 80003f6:	210f      	movs	r1, #15
 80003f8:	400a      	ands	r2, r1
 80003fa:	1c11      	adds	r1, r2, #0
 80003fc:	1c02      	adds	r2, r0, #0
 80003fe:	430a      	orrs	r2, r1
 8000400:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8000402:	193a      	adds	r2, r7, r4
 8000404:	6878      	ldr	r0, [r7, #4]
 8000406:	2301      	movs	r3, #1
 8000408:	2120      	movs	r1, #32
 800040a:	f7ff ff4c 	bl	80002a6 <lis2dw12_write_reg>
 800040e:	0003      	movs	r3, r0
 8000410:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8000412:	697b      	ldr	r3, [r7, #20]
 8000414:	2b00      	cmp	r3, #0
 8000416:	d108      	bne.n	800042a <lis2dw12_data_rate_set+0x6a>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8000418:	230c      	movs	r3, #12
 800041a:	18fa      	adds	r2, r7, r3
 800041c:	6878      	ldr	r0, [r7, #4]
 800041e:	2301      	movs	r3, #1
 8000420:	2122      	movs	r1, #34	; 0x22
 8000422:	f7ff ff1f 	bl	8000264 <lis2dw12_read_reg>
 8000426:	0003      	movs	r3, r0
 8000428:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800042a:	697b      	ldr	r3, [r7, #20]
 800042c:	2b00      	cmp	r3, #0
 800042e:	d11a      	bne.n	8000466 <lis2dw12_data_rate_set+0xa6>
  {
    ctrl3.slp_mode = ((uint8_t) val & 0x30U) >> 4;
 8000430:	1cfb      	adds	r3, r7, #3
 8000432:	781b      	ldrb	r3, [r3, #0]
 8000434:	091b      	lsrs	r3, r3, #4
 8000436:	1c1a      	adds	r2, r3, #0
 8000438:	2303      	movs	r3, #3
 800043a:	4013      	ands	r3, r2
 800043c:	b2da      	uxtb	r2, r3
 800043e:	240c      	movs	r4, #12
 8000440:	193b      	adds	r3, r7, r4
 8000442:	2103      	movs	r1, #3
 8000444:	400a      	ands	r2, r1
 8000446:	0010      	movs	r0, r2
 8000448:	781a      	ldrb	r2, [r3, #0]
 800044a:	2103      	movs	r1, #3
 800044c:	438a      	bics	r2, r1
 800044e:	1c11      	adds	r1, r2, #0
 8000450:	1c02      	adds	r2, r0, #0
 8000452:	430a      	orrs	r2, r1
 8000454:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8000456:	193a      	adds	r2, r7, r4
 8000458:	6878      	ldr	r0, [r7, #4]
 800045a:	2301      	movs	r3, #1
 800045c:	2122      	movs	r1, #34	; 0x22
 800045e:	f7ff ff22 	bl	80002a6 <lis2dw12_write_reg>
 8000462:	0003      	movs	r3, r0
 8000464:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8000466:	697b      	ldr	r3, [r7, #20]
}
 8000468:	0018      	movs	r0, r3
 800046a:	46bd      	mov	sp, r7
 800046c:	b007      	add	sp, #28
 800046e:	bd90      	pop	{r4, r7, pc}

08000470 <lis2dw12_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000470:	b590      	push	{r4, r7, lr}
 8000472:	b085      	sub	sp, #20
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
 8000478:	000a      	movs	r2, r1
 800047a:	1cfb      	adds	r3, r7, #3
 800047c:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 800047e:	2408      	movs	r4, #8
 8000480:	193a      	adds	r2, r7, r4
 8000482:	6878      	ldr	r0, [r7, #4]
 8000484:	2301      	movs	r3, #1
 8000486:	2121      	movs	r1, #33	; 0x21
 8000488:	f7ff feec 	bl	8000264 <lis2dw12_read_reg>
 800048c:	0003      	movs	r3, r0
 800048e:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	2b00      	cmp	r3, #0
 8000494:	d117      	bne.n	80004c6 <lis2dw12_block_data_update_set+0x56>
  {
    reg.bdu = val;
 8000496:	1cfb      	adds	r3, r7, #3
 8000498:	781b      	ldrb	r3, [r3, #0]
 800049a:	2201      	movs	r2, #1
 800049c:	4013      	ands	r3, r2
 800049e:	b2da      	uxtb	r2, r3
 80004a0:	193b      	adds	r3, r7, r4
 80004a2:	2101      	movs	r1, #1
 80004a4:	400a      	ands	r2, r1
 80004a6:	00d0      	lsls	r0, r2, #3
 80004a8:	781a      	ldrb	r2, [r3, #0]
 80004aa:	2108      	movs	r1, #8
 80004ac:	438a      	bics	r2, r1
 80004ae:	1c11      	adds	r1, r2, #0
 80004b0:	1c02      	adds	r2, r0, #0
 80004b2:	430a      	orrs	r2, r1
 80004b4:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 80004b6:	193a      	adds	r2, r7, r4
 80004b8:	6878      	ldr	r0, [r7, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	2121      	movs	r1, #33	; 0x21
 80004be:	f7ff fef2 	bl	80002a6 <lis2dw12_write_reg>
 80004c2:	0003      	movs	r3, r0
 80004c4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80004c6:	68fb      	ldr	r3, [r7, #12]
}
 80004c8:	0018      	movs	r0, r3
 80004ca:	46bd      	mov	sp, r7
 80004cc:	b005      	add	sp, #20
 80004ce:	bd90      	pop	{r4, r7, pc}

080004d0 <lis2dw12_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_set(stmdev_ctx_t *ctx, lis2dw12_fs_t val)
{
 80004d0:	b590      	push	{r4, r7, lr}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	000a      	movs	r2, r1
 80004da:	1cfb      	adds	r3, r7, #3
 80004dc:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 80004de:	2408      	movs	r4, #8
 80004e0:	193a      	adds	r2, r7, r4
 80004e2:	6878      	ldr	r0, [r7, #4]
 80004e4:	2301      	movs	r3, #1
 80004e6:	2125      	movs	r1, #37	; 0x25
 80004e8:	f7ff febc 	bl	8000264 <lis2dw12_read_reg>
 80004ec:	0003      	movs	r3, r0
 80004ee:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d117      	bne.n	8000526 <lis2dw12_full_scale_set+0x56>
  {
    reg.fs = (uint8_t) val;
 80004f6:	1cfb      	adds	r3, r7, #3
 80004f8:	781b      	ldrb	r3, [r3, #0]
 80004fa:	2203      	movs	r2, #3
 80004fc:	4013      	ands	r3, r2
 80004fe:	b2da      	uxtb	r2, r3
 8000500:	193b      	adds	r3, r7, r4
 8000502:	2103      	movs	r1, #3
 8000504:	400a      	ands	r2, r1
 8000506:	0110      	lsls	r0, r2, #4
 8000508:	781a      	ldrb	r2, [r3, #0]
 800050a:	2130      	movs	r1, #48	; 0x30
 800050c:	438a      	bics	r2, r1
 800050e:	1c11      	adds	r1, r2, #0
 8000510:	1c02      	adds	r2, r0, #0
 8000512:	430a      	orrs	r2, r1
 8000514:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8000516:	193a      	adds	r2, r7, r4
 8000518:	6878      	ldr	r0, [r7, #4]
 800051a:	2301      	movs	r3, #1
 800051c:	2125      	movs	r1, #37	; 0x25
 800051e:	f7ff fec2 	bl	80002a6 <lis2dw12_write_reg>
 8000522:	0003      	movs	r3, r0
 8000524:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8000526:	68fb      	ldr	r3, [r7, #12]
}
 8000528:	0018      	movs	r0, r3
 800052a:	46bd      	mov	sp, r7
 800052c:	b005      	add	sp, #20
 800052e:	bd90      	pop	{r4, r7, pc}

08000530 <lis2dw12_acceleration_raw_get>:
  * @param  val      buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8000530:	b590      	push	{r4, r7, lr}
 8000532:	b087      	sub	sp, #28
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
 8000538:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_OUT_X_L, buff, 6);
 800053a:	240c      	movs	r4, #12
 800053c:	193a      	adds	r2, r7, r4
 800053e:	6878      	ldr	r0, [r7, #4]
 8000540:	2306      	movs	r3, #6
 8000542:	2128      	movs	r1, #40	; 0x28
 8000544:	f7ff fe8e 	bl	8000264 <lis2dw12_read_reg>
 8000548:	0003      	movs	r3, r0
 800054a:	617b      	str	r3, [r7, #20]
  val[0] = (int16_t)buff[1];
 800054c:	0021      	movs	r1, r4
 800054e:	187b      	adds	r3, r7, r1
 8000550:	785b      	ldrb	r3, [r3, #1]
 8000552:	b21a      	sxth	r2, r3
 8000554:	683b      	ldr	r3, [r7, #0]
 8000556:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	2200      	movs	r2, #0
 800055c:	5e9b      	ldrsh	r3, [r3, r2]
 800055e:	b29b      	uxth	r3, r3
 8000560:	021b      	lsls	r3, r3, #8
 8000562:	b29a      	uxth	r2, r3
 8000564:	187b      	adds	r3, r7, r1
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	b29b      	uxth	r3, r3
 800056a:	18d3      	adds	r3, r2, r3
 800056c:	b29b      	uxth	r3, r3
 800056e:	b21a      	sxth	r2, r3
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8000574:	187b      	adds	r3, r7, r1
 8000576:	78da      	ldrb	r2, [r3, #3]
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	3302      	adds	r3, #2
 800057c:	b212      	sxth	r2, r2
 800057e:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8000580:	683b      	ldr	r3, [r7, #0]
 8000582:	3302      	adds	r3, #2
 8000584:	2200      	movs	r2, #0
 8000586:	5e9b      	ldrsh	r3, [r3, r2]
 8000588:	b29b      	uxth	r3, r3
 800058a:	021b      	lsls	r3, r3, #8
 800058c:	b29a      	uxth	r2, r3
 800058e:	187b      	adds	r3, r7, r1
 8000590:	789b      	ldrb	r3, [r3, #2]
 8000592:	b29b      	uxth	r3, r3
 8000594:	18d3      	adds	r3, r2, r3
 8000596:	b29a      	uxth	r2, r3
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	3302      	adds	r3, #2
 800059c:	b212      	sxth	r2, r2
 800059e:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80005a0:	187b      	adds	r3, r7, r1
 80005a2:	795a      	ldrb	r2, [r3, #5]
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	3304      	adds	r3, #4
 80005a8:	b212      	sxth	r2, r2
 80005aa:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	3304      	adds	r3, #4
 80005b0:	2200      	movs	r2, #0
 80005b2:	5e9b      	ldrsh	r3, [r3, r2]
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	021b      	lsls	r3, r3, #8
 80005b8:	b29a      	uxth	r2, r3
 80005ba:	187b      	adds	r3, r7, r1
 80005bc:	791b      	ldrb	r3, [r3, #4]
 80005be:	b29b      	uxth	r3, r3
 80005c0:	18d3      	adds	r3, r2, r3
 80005c2:	b29a      	uxth	r2, r3
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	3304      	adds	r3, #4
 80005c8:	b212      	sxth	r2, r2
 80005ca:	801a      	strh	r2, [r3, #0]

  return ret;
 80005cc:	697b      	ldr	r3, [r7, #20]
}
 80005ce:	0018      	movs	r0, r3
 80005d0:	46bd      	mov	sp, r7
 80005d2:	b007      	add	sp, #28
 80005d4:	bd90      	pop	{r4, r7, pc}

080005d6 <lis2dw12_fifo_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_fifo_mode_set(stmdev_ctx_t *ctx,
                               lis2dw12_fmode_t val)
{
 80005d6:	b590      	push	{r4, r7, lr}
 80005d8:	b085      	sub	sp, #20
 80005da:	af00      	add	r7, sp, #0
 80005dc:	6078      	str	r0, [r7, #4]
 80005de:	000a      	movs	r2, r1
 80005e0:	1cfb      	adds	r3, r7, #3
 80005e2:	701a      	strb	r2, [r3, #0]
  lis2dw12_fifo_ctrl_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_FIFO_CTRL, (uint8_t *) &reg, 1);
 80005e4:	2408      	movs	r4, #8
 80005e6:	193a      	adds	r2, r7, r4
 80005e8:	6878      	ldr	r0, [r7, #4]
 80005ea:	2301      	movs	r3, #1
 80005ec:	212e      	movs	r1, #46	; 0x2e
 80005ee:	f7ff fe39 	bl	8000264 <lis2dw12_read_reg>
 80005f2:	0003      	movs	r3, r0
 80005f4:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d115      	bne.n	8000628 <lis2dw12_fifo_mode_set+0x52>
  {
    reg.fmode = (uint8_t) val;
 80005fc:	1cfb      	adds	r3, r7, #3
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2207      	movs	r2, #7
 8000602:	4013      	ands	r3, r2
 8000604:	b2da      	uxtb	r2, r3
 8000606:	193b      	adds	r3, r7, r4
 8000608:	0150      	lsls	r0, r2, #5
 800060a:	781a      	ldrb	r2, [r3, #0]
 800060c:	211f      	movs	r1, #31
 800060e:	400a      	ands	r2, r1
 8000610:	1c11      	adds	r1, r2, #0
 8000612:	1c02      	adds	r2, r0, #0
 8000614:	430a      	orrs	r2, r1
 8000616:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_FIFO_CTRL, (uint8_t *) &reg, 1);
 8000618:	193a      	adds	r2, r7, r4
 800061a:	6878      	ldr	r0, [r7, #4]
 800061c:	2301      	movs	r3, #1
 800061e:	212e      	movs	r1, #46	; 0x2e
 8000620:	f7ff fe41 	bl	80002a6 <lis2dw12_write_reg>
 8000624:	0003      	movs	r3, r0
 8000626:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8000628:	68fb      	ldr	r3, [r7, #12]
}
 800062a:	0018      	movs	r0, r3
 800062c:	46bd      	mov	sp, r7
 800062e:	b005      	add	sp, #20
 8000630:	bd90      	pop	{r4, r7, pc}

08000632 <lis2dw12_fifo_data_level_get>:
  * @param  val      change the values of diff in reg FIFO_SAMPLES
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_fifo_data_level_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8000632:	b590      	push	{r4, r7, lr}
 8000634:	b085      	sub	sp, #20
 8000636:	af00      	add	r7, sp, #0
 8000638:	6078      	str	r0, [r7, #4]
 800063a:	6039      	str	r1, [r7, #0]
  lis2dw12_fifo_samples_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_FIFO_SAMPLES, (uint8_t *) &reg, 1);
 800063c:	2408      	movs	r4, #8
 800063e:	193a      	adds	r2, r7, r4
 8000640:	6878      	ldr	r0, [r7, #4]
 8000642:	2301      	movs	r3, #1
 8000644:	212f      	movs	r1, #47	; 0x2f
 8000646:	f7ff fe0d 	bl	8000264 <lis2dw12_read_reg>
 800064a:	0003      	movs	r3, r0
 800064c:	60fb      	str	r3, [r7, #12]
  *val = reg.diff;
 800064e:	193b      	adds	r3, r7, r4
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	069b      	lsls	r3, r3, #26
 8000654:	0e9b      	lsrs	r3, r3, #26
 8000656:	b2db      	uxtb	r3, r3
 8000658:	001a      	movs	r2, r3
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	701a      	strb	r2, [r3, #0]

  return ret;
 800065e:	68fb      	ldr	r3, [r7, #12]
}
 8000660:	0018      	movs	r0, r3
 8000662:	46bd      	mov	sp, r7
 8000664:	b005      	add	sp, #20
 8000666:	bd90      	pop	{r4, r7, pc}

08000668 <platform_write>:
 * Replace the functions "platform_write" and "platform_read" with your
 * platform specific read and write function.
 */

static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8000668:	b5b0      	push	{r4, r5, r7, lr}
 800066a:	b088      	sub	sp, #32
 800066c:	af04      	add	r7, sp, #16
 800066e:	60f8      	str	r0, [r7, #12]
 8000670:	0008      	movs	r0, r1
 8000672:	607a      	str	r2, [r7, #4]
 8000674:	0019      	movs	r1, r3
 8000676:	240b      	movs	r4, #11
 8000678:	193b      	adds	r3, r7, r4
 800067a:	1c02      	adds	r2, r0, #0
 800067c:	701a      	strb	r2, [r3, #0]
 800067e:	2508      	movs	r5, #8
 8000680:	197b      	adds	r3, r7, r5
 8000682:	1c0a      	adds	r2, r1, #0
 8000684:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Mem_Write(handle, LIS2DW12_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 8000686:	193b      	adds	r3, r7, r4
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	b29a      	uxth	r2, r3
 800068c:	68f8      	ldr	r0, [r7, #12]
 800068e:	23fa      	movs	r3, #250	; 0xfa
 8000690:	009b      	lsls	r3, r3, #2
 8000692:	9302      	str	r3, [sp, #8]
 8000694:	197b      	adds	r3, r7, r5
 8000696:	881b      	ldrh	r3, [r3, #0]
 8000698:	9301      	str	r3, [sp, #4]
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	9300      	str	r3, [sp, #0]
 800069e:	2301      	movs	r3, #1
 80006a0:	2133      	movs	r1, #51	; 0x33
 80006a2:	f000 ffe1 	bl	8001668 <HAL_I2C_Mem_Write>
	return 0;
 80006a6:	2300      	movs	r3, #0
}
 80006a8:	0018      	movs	r0, r3
 80006aa:	46bd      	mov	sp, r7
 80006ac:	b004      	add	sp, #16
 80006ae:	bdb0      	pop	{r4, r5, r7, pc}

080006b0 <platform_read>:
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 80006b0:	b5b0      	push	{r4, r5, r7, lr}
 80006b2:	b088      	sub	sp, #32
 80006b4:	af04      	add	r7, sp, #16
 80006b6:	60f8      	str	r0, [r7, #12]
 80006b8:	0008      	movs	r0, r1
 80006ba:	607a      	str	r2, [r7, #4]
 80006bc:	0019      	movs	r1, r3
 80006be:	240b      	movs	r4, #11
 80006c0:	193b      	adds	r3, r7, r4
 80006c2:	1c02      	adds	r2, r0, #0
 80006c4:	701a      	strb	r2, [r3, #0]
 80006c6:	2508      	movs	r5, #8
 80006c8:	197b      	adds	r3, r7, r5
 80006ca:	1c0a      	adds	r2, r1, #0
 80006cc:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Mem_Read(handle, LIS2DW12_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 80006ce:	193b      	adds	r3, r7, r4
 80006d0:	781b      	ldrb	r3, [r3, #0]
 80006d2:	b29a      	uxth	r2, r3
 80006d4:	68f8      	ldr	r0, [r7, #12]
 80006d6:	23fa      	movs	r3, #250	; 0xfa
 80006d8:	009b      	lsls	r3, r3, #2
 80006da:	9302      	str	r3, [sp, #8]
 80006dc:	197b      	adds	r3, r7, r5
 80006de:	881b      	ldrh	r3, [r3, #0]
 80006e0:	9301      	str	r3, [sp, #4]
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	9300      	str	r3, [sp, #0]
 80006e6:	2301      	movs	r3, #1
 80006e8:	2133      	movs	r1, #51	; 0x33
 80006ea:	f001 f8eb 	bl	80018c4 <HAL_I2C_Mem_Read>
	return 0;
 80006ee:	2300      	movs	r3, #0
}
 80006f0:	0018      	movs	r0, r3
 80006f2:	46bd      	mov	sp, r7
 80006f4:	b004      	add	sp, #16
 80006f6:	bdb0      	pop	{r4, r5, r7, pc}

080006f8 <_write>:

int _write(int file, char const *buf, int n)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	60f8      	str	r0, [r7, #12]
 8000700:	60b9      	str	r1, [r7, #8]
 8000702:	607a      	str	r2, [r7, #4]
	/* stdout redirection to UART2 */
	HAL_UART_Transmit(&huart2, (uint8_t*)(buf), n, HAL_MAX_DELAY);
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	b29a      	uxth	r2, r3
 8000708:	2301      	movs	r3, #1
 800070a:	425b      	negs	r3, r3
 800070c:	68b9      	ldr	r1, [r7, #8]
 800070e:	4804      	ldr	r0, [pc, #16]	; (8000720 <_write+0x28>)
 8000710:	f002 fd0e 	bl	8003130 <HAL_UART_Transmit>
	return n;
 8000714:	687b      	ldr	r3, [r7, #4]
}
 8000716:	0018      	movs	r0, r3
 8000718:	46bd      	mov	sp, r7
 800071a:	b004      	add	sp, #16
 800071c:	bd80      	pop	{r7, pc}
 800071e:	46c0      	nop			; (mov r8, r8)
 8000720:	200003a0 	.word	0x200003a0

08000724 <main>:
 */



int main(void)
{
 8000724:	b5b0      	push	{r4, r5, r7, lr}
 8000726:	b09a      	sub	sp, #104	; 0x68
 8000728:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800072a:	f000 fc9b 	bl	8001064 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800072e:	f000 f85b 	bl	80007e8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000732:	f000 f92b 	bl	800098c <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000736:	f000 f8f9 	bl	800092c <MX_USART2_UART_Init>
	MX_I2C1_Init();
 800073a:	f000 f8b7 	bl	80008ac <MX_I2C1_Init>
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* definition and creation of xVisualQueue */
	osMessageQDef(xVisualQueue, 16, int16_t);
 800073e:	2158      	movs	r1, #88	; 0x58
 8000740:	187b      	adds	r3, r7, r1
 8000742:	4a21      	ldr	r2, [pc, #132]	; (80007c8 <main+0xa4>)
 8000744:	ca31      	ldmia	r2!, {r0, r4, r5}
 8000746:	c331      	stmia	r3!, {r0, r4, r5}
 8000748:	6812      	ldr	r2, [r2, #0]
 800074a:	601a      	str	r2, [r3, #0]
	xVisualQueueHandle = osMessageCreate(osMessageQ(xVisualQueue), NULL);
 800074c:	187b      	adds	r3, r7, r1
 800074e:	2100      	movs	r1, #0
 8000750:	0018      	movs	r0, r3
 8000752:	f003 f919 	bl	8003988 <osMessageCreate>
 8000756:	0002      	movs	r2, r0
 8000758:	4b1c      	ldr	r3, [pc, #112]	; (80007cc <main+0xa8>)
 800075a:	601a      	str	r2, [r3, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800075c:	213c      	movs	r1, #60	; 0x3c
 800075e:	187b      	adds	r3, r7, r1
 8000760:	4a1b      	ldr	r2, [pc, #108]	; (80007d0 <main+0xac>)
 8000762:	ca31      	ldmia	r2!, {r0, r4, r5}
 8000764:	c331      	stmia	r3!, {r0, r4, r5}
 8000766:	ca31      	ldmia	r2!, {r0, r4, r5}
 8000768:	c331      	stmia	r3!, {r0, r4, r5}
 800076a:	6812      	ldr	r2, [r2, #0]
 800076c:	601a      	str	r2, [r3, #0]
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800076e:	187b      	adds	r3, r7, r1
 8000770:	2100      	movs	r1, #0
 8000772:	0018      	movs	r0, r3
 8000774:	f003 f8a7 	bl	80038c6 <osThreadCreate>
 8000778:	0002      	movs	r2, r0
 800077a:	4b16      	ldr	r3, [pc, #88]	; (80007d4 <main+0xb0>)
 800077c:	601a      	str	r2, [r3, #0]

	/* definition and creation of VisualTask */
	osThreadDef(VisualTask, StartVisualTask, osPriorityNormal, 0, 128);
 800077e:	2120      	movs	r1, #32
 8000780:	187b      	adds	r3, r7, r1
 8000782:	4a15      	ldr	r2, [pc, #84]	; (80007d8 <main+0xb4>)
 8000784:	ca31      	ldmia	r2!, {r0, r4, r5}
 8000786:	c331      	stmia	r3!, {r0, r4, r5}
 8000788:	ca31      	ldmia	r2!, {r0, r4, r5}
 800078a:	c331      	stmia	r3!, {r0, r4, r5}
 800078c:	6812      	ldr	r2, [r2, #0]
 800078e:	601a      	str	r2, [r3, #0]
	VisualTaskHandle = osThreadCreate(osThread(VisualTask), NULL);
 8000790:	187b      	adds	r3, r7, r1
 8000792:	2100      	movs	r1, #0
 8000794:	0018      	movs	r0, r3
 8000796:	f003 f896 	bl	80038c6 <osThreadCreate>
 800079a:	0002      	movs	r2, r0
 800079c:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <main+0xb8>)
 800079e:	601a      	str	r2, [r3, #0]

	/* definition and creation of AcceleroTask */
	osThreadDef(AcceleroTask, StartAcceleroTask, osPriorityNormal, 0, 128);
 80007a0:	1d3b      	adds	r3, r7, #4
 80007a2:	4a0f      	ldr	r2, [pc, #60]	; (80007e0 <main+0xbc>)
 80007a4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007a6:	c313      	stmia	r3!, {r0, r1, r4}
 80007a8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007aa:	c313      	stmia	r3!, {r0, r1, r4}
 80007ac:	6812      	ldr	r2, [r2, #0]
 80007ae:	601a      	str	r2, [r3, #0]
	AcceleroTaskHandle = osThreadCreate(osThread(AcceleroTask), NULL);
 80007b0:	1d3b      	adds	r3, r7, #4
 80007b2:	2100      	movs	r1, #0
 80007b4:	0018      	movs	r0, r3
 80007b6:	f003 f886 	bl	80038c6 <osThreadCreate>
 80007ba:	0002      	movs	r2, r0
 80007bc:	4b09      	ldr	r3, [pc, #36]	; (80007e4 <main+0xc0>)
 80007be:	601a      	str	r2, [r3, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 80007c0:	f003 f879 	bl	80038b6 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 80007c4:	e7fe      	b.n	80007c4 <main+0xa0>
 80007c6:	46c0      	nop			; (mov r8, r8)
 80007c8:	080065a8 	.word	0x080065a8
 80007cc:	20000430 	.word	0x20000430
 80007d0:	080065b8 	.word	0x080065b8
 80007d4:	20000424 	.word	0x20000424
 80007d8:	080065d4 	.word	0x080065d4
 80007dc:	20000428 	.word	0x20000428
 80007e0:	080065f0 	.word	0x080065f0
 80007e4:	2000042c 	.word	0x2000042c

080007e8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80007e8:	b590      	push	{r4, r7, lr}
 80007ea:	b095      	sub	sp, #84	; 0x54
 80007ec:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ee:	2420      	movs	r4, #32
 80007f0:	193b      	adds	r3, r7, r4
 80007f2:	0018      	movs	r0, r3
 80007f4:	2330      	movs	r3, #48	; 0x30
 80007f6:	001a      	movs	r2, r3
 80007f8:	2100      	movs	r1, #0
 80007fa:	f004 ff67 	bl	80056cc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007fe:	2310      	movs	r3, #16
 8000800:	18fb      	adds	r3, r7, r3
 8000802:	0018      	movs	r0, r3
 8000804:	2310      	movs	r3, #16
 8000806:	001a      	movs	r2, r3
 8000808:	2100      	movs	r1, #0
 800080a:	f004 ff5f 	bl	80056cc <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800080e:	003b      	movs	r3, r7
 8000810:	0018      	movs	r0, r3
 8000812:	2310      	movs	r3, #16
 8000814:	001a      	movs	r2, r3
 8000816:	2100      	movs	r1, #0
 8000818:	f004 ff58 	bl	80056cc <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800081c:	0021      	movs	r1, r4
 800081e:	187b      	adds	r3, r7, r1
 8000820:	2202      	movs	r2, #2
 8000822:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000824:	187b      	adds	r3, r7, r1
 8000826:	2201      	movs	r2, #1
 8000828:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800082a:	187b      	adds	r3, r7, r1
 800082c:	2210      	movs	r2, #16
 800082e:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000830:	187b      	adds	r3, r7, r1
 8000832:	2202      	movs	r2, #2
 8000834:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000836:	187b      	adds	r3, r7, r1
 8000838:	2200      	movs	r2, #0
 800083a:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800083c:	187b      	adds	r3, r7, r1
 800083e:	22a0      	movs	r2, #160	; 0xa0
 8000840:	0392      	lsls	r2, r2, #14
 8000842:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000844:	187b      	adds	r3, r7, r1
 8000846:	2200      	movs	r2, #0
 8000848:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800084a:	187b      	adds	r3, r7, r1
 800084c:	0018      	movs	r0, r3
 800084e:	f001 fc57 	bl	8002100 <HAL_RCC_OscConfig>
 8000852:	1e03      	subs	r3, r0, #0
 8000854:	d001      	beq.n	800085a <SystemClock_Config+0x72>
	{
		Error_Handler();
 8000856:	f000 f9f3 	bl	8000c40 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800085a:	2110      	movs	r1, #16
 800085c:	187b      	adds	r3, r7, r1
 800085e:	2207      	movs	r2, #7
 8000860:	601a      	str	r2, [r3, #0]
			|RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000862:	187b      	adds	r3, r7, r1
 8000864:	2202      	movs	r2, #2
 8000866:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000868:	187b      	adds	r3, r7, r1
 800086a:	2200      	movs	r2, #0
 800086c:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800086e:	187b      	adds	r3, r7, r1
 8000870:	2200      	movs	r2, #0
 8000872:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000874:	187b      	adds	r3, r7, r1
 8000876:	2101      	movs	r1, #1
 8000878:	0018      	movs	r0, r3
 800087a:	f001 ff5b 	bl	8002734 <HAL_RCC_ClockConfig>
 800087e:	1e03      	subs	r3, r0, #0
 8000880:	d001      	beq.n	8000886 <SystemClock_Config+0x9e>
	{
		Error_Handler();
 8000882:	f000 f9dd 	bl	8000c40 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000886:	003b      	movs	r3, r7
 8000888:	2220      	movs	r2, #32
 800088a:	601a      	str	r2, [r3, #0]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800088c:	003b      	movs	r3, r7
 800088e:	2200      	movs	r2, #0
 8000890:	60da      	str	r2, [r3, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000892:	003b      	movs	r3, r7
 8000894:	0018      	movs	r0, r3
 8000896:	f002 f8c9 	bl	8002a2c <HAL_RCCEx_PeriphCLKConfig>
 800089a:	1e03      	subs	r3, r0, #0
 800089c:	d001      	beq.n	80008a2 <SystemClock_Config+0xba>
	{
		Error_Handler();
 800089e:	f000 f9cf 	bl	8000c40 <Error_Handler>
	}
}
 80008a2:	46c0      	nop			; (mov r8, r8)
 80008a4:	46bd      	mov	sp, r7
 80008a6:	b015      	add	sp, #84	; 0x54
 80008a8:	bd90      	pop	{r4, r7, pc}
	...

080008ac <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80008b0:	4b1b      	ldr	r3, [pc, #108]	; (8000920 <MX_I2C1_Init+0x74>)
 80008b2:	4a1c      	ldr	r2, [pc, #112]	; (8000924 <MX_I2C1_Init+0x78>)
 80008b4:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x2000090E;
 80008b6:	4b1a      	ldr	r3, [pc, #104]	; (8000920 <MX_I2C1_Init+0x74>)
 80008b8:	4a1b      	ldr	r2, [pc, #108]	; (8000928 <MX_I2C1_Init+0x7c>)
 80008ba:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 80008bc:	4b18      	ldr	r3, [pc, #96]	; (8000920 <MX_I2C1_Init+0x74>)
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008c2:	4b17      	ldr	r3, [pc, #92]	; (8000920 <MX_I2C1_Init+0x74>)
 80008c4:	2201      	movs	r2, #1
 80008c6:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008c8:	4b15      	ldr	r3, [pc, #84]	; (8000920 <MX_I2C1_Init+0x74>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 80008ce:	4b14      	ldr	r3, [pc, #80]	; (8000920 <MX_I2C1_Init+0x74>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008d4:	4b12      	ldr	r3, [pc, #72]	; (8000920 <MX_I2C1_Init+0x74>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008da:	4b11      	ldr	r3, [pc, #68]	; (8000920 <MX_I2C1_Init+0x74>)
 80008dc:	2200      	movs	r2, #0
 80008de:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008e0:	4b0f      	ldr	r3, [pc, #60]	; (8000920 <MX_I2C1_Init+0x74>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008e6:	4b0e      	ldr	r3, [pc, #56]	; (8000920 <MX_I2C1_Init+0x74>)
 80008e8:	0018      	movs	r0, r3
 80008ea:	f000 fe27 	bl	800153c <HAL_I2C_Init>
 80008ee:	1e03      	subs	r3, r0, #0
 80008f0:	d001      	beq.n	80008f6 <MX_I2C1_Init+0x4a>
	{
		Error_Handler();
 80008f2:	f000 f9a5 	bl	8000c40 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008f6:	4b0a      	ldr	r3, [pc, #40]	; (8000920 <MX_I2C1_Init+0x74>)
 80008f8:	2100      	movs	r1, #0
 80008fa:	0018      	movs	r0, r3
 80008fc:	f001 fb68 	bl	8001fd0 <HAL_I2CEx_ConfigAnalogFilter>
 8000900:	1e03      	subs	r3, r0, #0
 8000902:	d001      	beq.n	8000908 <MX_I2C1_Init+0x5c>
	{
		Error_Handler();
 8000904:	f000 f99c 	bl	8000c40 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000908:	4b05      	ldr	r3, [pc, #20]	; (8000920 <MX_I2C1_Init+0x74>)
 800090a:	2100      	movs	r1, #0
 800090c:	0018      	movs	r0, r3
 800090e:	f001 fbab 	bl	8002068 <HAL_I2CEx_ConfigDigitalFilter>
 8000912:	1e03      	subs	r3, r0, #0
 8000914:	d001      	beq.n	800091a <MX_I2C1_Init+0x6e>
	{
		Error_Handler();
 8000916:	f000 f993 	bl	8000c40 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 800091a:	46c0      	nop			; (mov r8, r8)
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	20000354 	.word	0x20000354
 8000924:	40005400 	.word	0x40005400
 8000928:	2000090e 	.word	0x2000090e

0800092c <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000930:	4b14      	ldr	r3, [pc, #80]	; (8000984 <MX_USART2_UART_Init+0x58>)
 8000932:	4a15      	ldr	r2, [pc, #84]	; (8000988 <MX_USART2_UART_Init+0x5c>)
 8000934:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 38400;
 8000936:	4b13      	ldr	r3, [pc, #76]	; (8000984 <MX_USART2_UART_Init+0x58>)
 8000938:	2296      	movs	r2, #150	; 0x96
 800093a:	0212      	lsls	r2, r2, #8
 800093c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800093e:	4b11      	ldr	r3, [pc, #68]	; (8000984 <MX_USART2_UART_Init+0x58>)
 8000940:	2200      	movs	r2, #0
 8000942:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000944:	4b0f      	ldr	r3, [pc, #60]	; (8000984 <MX_USART2_UART_Init+0x58>)
 8000946:	2200      	movs	r2, #0
 8000948:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800094a:	4b0e      	ldr	r3, [pc, #56]	; (8000984 <MX_USART2_UART_Init+0x58>)
 800094c:	2200      	movs	r2, #0
 800094e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000950:	4b0c      	ldr	r3, [pc, #48]	; (8000984 <MX_USART2_UART_Init+0x58>)
 8000952:	220c      	movs	r2, #12
 8000954:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000956:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <MX_USART2_UART_Init+0x58>)
 8000958:	2200      	movs	r2, #0
 800095a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800095c:	4b09      	ldr	r3, [pc, #36]	; (8000984 <MX_USART2_UART_Init+0x58>)
 800095e:	2200      	movs	r2, #0
 8000960:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000962:	4b08      	ldr	r3, [pc, #32]	; (8000984 <MX_USART2_UART_Init+0x58>)
 8000964:	2200      	movs	r2, #0
 8000966:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000968:	4b06      	ldr	r3, [pc, #24]	; (8000984 <MX_USART2_UART_Init+0x58>)
 800096a:	2200      	movs	r2, #0
 800096c:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 800096e:	4b05      	ldr	r3, [pc, #20]	; (8000984 <MX_USART2_UART_Init+0x58>)
 8000970:	0018      	movs	r0, r3
 8000972:	f002 fb89 	bl	8003088 <HAL_UART_Init>
 8000976:	1e03      	subs	r3, r0, #0
 8000978:	d001      	beq.n	800097e <MX_USART2_UART_Init+0x52>
	{
		Error_Handler();
 800097a:	f000 f961 	bl	8000c40 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800097e:	46c0      	nop			; (mov r8, r8)
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	200003a0 	.word	0x200003a0
 8000988:	40004400 	.word	0x40004400

0800098c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800098c:	b590      	push	{r4, r7, lr}
 800098e:	b08b      	sub	sp, #44	; 0x2c
 8000990:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000992:	2414      	movs	r4, #20
 8000994:	193b      	adds	r3, r7, r4
 8000996:	0018      	movs	r0, r3
 8000998:	2314      	movs	r3, #20
 800099a:	001a      	movs	r2, r3
 800099c:	2100      	movs	r1, #0
 800099e:	f004 fe95 	bl	80056cc <memset>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80009a2:	4b40      	ldr	r3, [pc, #256]	; (8000aa4 <MX_GPIO_Init+0x118>)
 80009a4:	695a      	ldr	r2, [r3, #20]
 80009a6:	4b3f      	ldr	r3, [pc, #252]	; (8000aa4 <MX_GPIO_Init+0x118>)
 80009a8:	2180      	movs	r1, #128	; 0x80
 80009aa:	0309      	lsls	r1, r1, #12
 80009ac:	430a      	orrs	r2, r1
 80009ae:	615a      	str	r2, [r3, #20]
 80009b0:	4b3c      	ldr	r3, [pc, #240]	; (8000aa4 <MX_GPIO_Init+0x118>)
 80009b2:	695a      	ldr	r2, [r3, #20]
 80009b4:	2380      	movs	r3, #128	; 0x80
 80009b6:	031b      	lsls	r3, r3, #12
 80009b8:	4013      	ands	r3, r2
 80009ba:	613b      	str	r3, [r7, #16]
 80009bc:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80009be:	4b39      	ldr	r3, [pc, #228]	; (8000aa4 <MX_GPIO_Init+0x118>)
 80009c0:	695a      	ldr	r2, [r3, #20]
 80009c2:	4b38      	ldr	r3, [pc, #224]	; (8000aa4 <MX_GPIO_Init+0x118>)
 80009c4:	2180      	movs	r1, #128	; 0x80
 80009c6:	03c9      	lsls	r1, r1, #15
 80009c8:	430a      	orrs	r2, r1
 80009ca:	615a      	str	r2, [r3, #20]
 80009cc:	4b35      	ldr	r3, [pc, #212]	; (8000aa4 <MX_GPIO_Init+0x118>)
 80009ce:	695a      	ldr	r2, [r3, #20]
 80009d0:	2380      	movs	r3, #128	; 0x80
 80009d2:	03db      	lsls	r3, r3, #15
 80009d4:	4013      	ands	r3, r2
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80009da:	4b32      	ldr	r3, [pc, #200]	; (8000aa4 <MX_GPIO_Init+0x118>)
 80009dc:	695a      	ldr	r2, [r3, #20]
 80009de:	4b31      	ldr	r3, [pc, #196]	; (8000aa4 <MX_GPIO_Init+0x118>)
 80009e0:	2180      	movs	r1, #128	; 0x80
 80009e2:	0289      	lsls	r1, r1, #10
 80009e4:	430a      	orrs	r2, r1
 80009e6:	615a      	str	r2, [r3, #20]
 80009e8:	4b2e      	ldr	r3, [pc, #184]	; (8000aa4 <MX_GPIO_Init+0x118>)
 80009ea:	695a      	ldr	r2, [r3, #20]
 80009ec:	2380      	movs	r3, #128	; 0x80
 80009ee:	029b      	lsls	r3, r3, #10
 80009f0:	4013      	ands	r3, r2
 80009f2:	60bb      	str	r3, [r7, #8]
 80009f4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80009f6:	4b2b      	ldr	r3, [pc, #172]	; (8000aa4 <MX_GPIO_Init+0x118>)
 80009f8:	695a      	ldr	r2, [r3, #20]
 80009fa:	4b2a      	ldr	r3, [pc, #168]	; (8000aa4 <MX_GPIO_Init+0x118>)
 80009fc:	2180      	movs	r1, #128	; 0x80
 80009fe:	02c9      	lsls	r1, r1, #11
 8000a00:	430a      	orrs	r2, r1
 8000a02:	615a      	str	r2, [r3, #20]
 8000a04:	4b27      	ldr	r3, [pc, #156]	; (8000aa4 <MX_GPIO_Init+0x118>)
 8000a06:	695a      	ldr	r2, [r3, #20]
 8000a08:	2380      	movs	r3, #128	; 0x80
 8000a0a:	02db      	lsls	r3, r3, #11
 8000a0c:	4013      	ands	r3, r2
 8000a0e:	607b      	str	r3, [r7, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000a12:	2390      	movs	r3, #144	; 0x90
 8000a14:	05db      	lsls	r3, r3, #23
 8000a16:	2200      	movs	r2, #0
 8000a18:	2130      	movs	r1, #48	; 0x30
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	f000 fd70 	bl	8001500 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000a20:	4b21      	ldr	r3, [pc, #132]	; (8000aa8 <MX_GPIO_Init+0x11c>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	2101      	movs	r1, #1
 8000a26:	0018      	movs	r0, r3
 8000a28:	f000 fd6a 	bl	8001500 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000a2c:	193b      	adds	r3, r7, r4
 8000a2e:	2280      	movs	r2, #128	; 0x80
 8000a30:	0192      	lsls	r2, r2, #6
 8000a32:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a34:	193b      	adds	r3, r7, r4
 8000a36:	2284      	movs	r2, #132	; 0x84
 8000a38:	0392      	lsls	r2, r2, #14
 8000a3a:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	193b      	adds	r3, r7, r4
 8000a3e:	2200      	movs	r2, #0
 8000a40:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a42:	193b      	adds	r3, r7, r4
 8000a44:	4a19      	ldr	r2, [pc, #100]	; (8000aac <MX_GPIO_Init+0x120>)
 8000a46:	0019      	movs	r1, r3
 8000a48:	0010      	movs	r0, r2
 8000a4a:	f000 fbe9 	bl	8001220 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA4 PA5 */
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000a4e:	193b      	adds	r3, r7, r4
 8000a50:	2230      	movs	r2, #48	; 0x30
 8000a52:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a54:	193b      	adds	r3, r7, r4
 8000a56:	2201      	movs	r2, #1
 8000a58:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	193b      	adds	r3, r7, r4
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a60:	193b      	adds	r3, r7, r4
 8000a62:	2200      	movs	r2, #0
 8000a64:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a66:	193a      	adds	r2, r7, r4
 8000a68:	2390      	movs	r3, #144	; 0x90
 8000a6a:	05db      	lsls	r3, r3, #23
 8000a6c:	0011      	movs	r1, r2
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f000 fbd6 	bl	8001220 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a74:	0021      	movs	r1, r4
 8000a76:	187b      	adds	r3, r7, r1
 8000a78:	2201      	movs	r2, #1
 8000a7a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a7c:	187b      	adds	r3, r7, r1
 8000a7e:	2201      	movs	r2, #1
 8000a80:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	187b      	adds	r3, r7, r1
 8000a84:	2200      	movs	r2, #0
 8000a86:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a88:	187b      	adds	r3, r7, r1
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a8e:	187b      	adds	r3, r7, r1
 8000a90:	4a05      	ldr	r2, [pc, #20]	; (8000aa8 <MX_GPIO_Init+0x11c>)
 8000a92:	0019      	movs	r1, r3
 8000a94:	0010      	movs	r0, r2
 8000a96:	f000 fbc3 	bl	8001220 <HAL_GPIO_Init>

}
 8000a9a:	46c0      	nop			; (mov r8, r8)
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	b00b      	add	sp, #44	; 0x2c
 8000aa0:	bd90      	pop	{r4, r7, pc}
 8000aa2:	46c0      	nop			; (mov r8, r8)
 8000aa4:	40021000 	.word	0x40021000
 8000aa8:	48000400 	.word	0x48000400
 8000aac:	48000800 	.word	0x48000800

08000ab0 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8000ab8:	2001      	movs	r0, #1
 8000aba:	f002 ff51 	bl	8003960 <osDelay>
 8000abe:	e7fb      	b.n	8000ab8 <StartDefaultTask+0x8>

08000ac0 <StartVisualTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartVisualTask */
void StartVisualTask(void const * argument)
{
 8000ac0:	b590      	push	{r4, r7, lr}
 8000ac2:	b085      	sub	sp, #20
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
	/* Infinite loop */
	for(;;)
	{

		int16_t msg; // creating a message, where data will be delivered from Accelero
		if (xQueueReceive(xVisualQueueHandle, &msg, portMAX_DELAY)) // receiving the message
 8000ac8:	4b1a      	ldr	r3, [pc, #104]	; (8000b34 <StartVisualTask+0x74>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	2201      	movs	r2, #1
 8000ace:	4252      	negs	r2, r2
 8000ad0:	240e      	movs	r4, #14
 8000ad2:	1939      	adds	r1, r7, r4
 8000ad4:	0018      	movs	r0, r3
 8000ad6:	f003 f9e3 	bl	8003ea0 <xQueueReceive>
 8000ada:	1e03      	subs	r3, r0, #0
 8000adc:	d0f4      	beq.n	8000ac8 <StartVisualTask+0x8>
		{
			if (msg < -800)
 8000ade:	193b      	adds	r3, r7, r4
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	5e9b      	ldrsh	r3, [r3, r2]
 8000ae4:	4a14      	ldr	r2, [pc, #80]	; (8000b38 <StartVisualTask+0x78>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	da0d      	bge.n	8000b06 <StartVisualTask+0x46>
			{
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);	// turning LED on
 8000aea:	2390      	movs	r3, #144	; 0x90
 8000aec:	05db      	lsls	r3, r3, #23
 8000aee:	2201      	movs	r2, #1
 8000af0:	2110      	movs	r1, #16
 8000af2:	0018      	movs	r0, r3
 8000af4:	f000 fd04 	bl	8001500 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0); // turning LED off
 8000af8:	4b10      	ldr	r3, [pc, #64]	; (8000b3c <StartVisualTask+0x7c>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	2101      	movs	r1, #1
 8000afe:	0018      	movs	r0, r3
 8000b00:	f000 fcfe 	bl	8001500 <HAL_GPIO_WritePin>
 8000b04:	e7e0      	b.n	8000ac8 <StartVisualTask+0x8>
			}

			else if (msg > 600)
 8000b06:	230e      	movs	r3, #14
 8000b08:	18fb      	adds	r3, r7, r3
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	5e9a      	ldrsh	r2, [r3, r2]
 8000b0e:	2396      	movs	r3, #150	; 0x96
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	429a      	cmp	r2, r3
 8000b14:	ddd8      	ble.n	8000ac8 <StartVisualTask+0x8>
			{
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);	// turning LED off
 8000b16:	2390      	movs	r3, #144	; 0x90
 8000b18:	05db      	lsls	r3, r3, #23
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2110      	movs	r1, #16
 8000b1e:	0018      	movs	r0, r3
 8000b20:	f000 fcee 	bl	8001500 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1); // turning LED on
 8000b24:	4b05      	ldr	r3, [pc, #20]	; (8000b3c <StartVisualTask+0x7c>)
 8000b26:	2201      	movs	r2, #1
 8000b28:	2101      	movs	r1, #1
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	f000 fce8 	bl	8001500 <HAL_GPIO_WritePin>
	{
 8000b30:	e7ca      	b.n	8000ac8 <StartVisualTask+0x8>
 8000b32:	46c0      	nop			; (mov r8, r8)
 8000b34:	20000430 	.word	0x20000430
 8000b38:	fffffce0 	.word	0xfffffce0
 8000b3c:	48000400 	.word	0x48000400

08000b40 <StartAcceleroTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartAcceleroTask */
void StartAcceleroTask(void const * argument)
{
 8000b40:	b590      	push	{r4, r7, lr}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
	/* Infinite loop */

	//	uint8_t whoamI = 0;
	//	lis2dw12_device_id_get(&lis2dw12, &whoamI);

	lis2dw12_full_scale_set(&lis2dw12, LIS2DW12_2g);
 8000b48:	4b30      	ldr	r3, [pc, #192]	; (8000c0c <StartAcceleroTask+0xcc>)
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	f7ff fcbf 	bl	80004d0 <lis2dw12_full_scale_set>
	lis2dw12_power_mode_set(&lis2dw12, LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2);
 8000b52:	4b2e      	ldr	r3, [pc, #184]	; (8000c0c <StartAcceleroTask+0xcc>)
 8000b54:	2111      	movs	r1, #17
 8000b56:	0018      	movs	r0, r3
 8000b58:	f7ff fbc6 	bl	80002e8 <lis2dw12_power_mode_set>
	lis2dw12_block_data_update_set(&lis2dw12, PROPERTY_ENABLE);
 8000b5c:	4b2b      	ldr	r3, [pc, #172]	; (8000c0c <StartAcceleroTask+0xcc>)
 8000b5e:	2101      	movs	r1, #1
 8000b60:	0018      	movs	r0, r3
 8000b62:	f7ff fc85 	bl	8000470 <lis2dw12_block_data_update_set>
	lis2dw12_fifo_mode_set(&lis2dw12, LIS2DW12_STREAM_MODE); // enable continuous FIFO
 8000b66:	4b29      	ldr	r3, [pc, #164]	; (8000c0c <StartAcceleroTask+0xcc>)
 8000b68:	2106      	movs	r1, #6
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f7ff fd33 	bl	80005d6 <lis2dw12_fifo_mode_set>
	lis2dw12_data_rate_set(&lis2dw12, LIS2DW12_XL_ODR_25Hz); // enable part from power-down
 8000b70:	4b26      	ldr	r3, [pc, #152]	; (8000c0c <StartAcceleroTask+0xcc>)
 8000b72:	2103      	movs	r1, #3
 8000b74:	0018      	movs	r0, r3
 8000b76:	f7ff fc23 	bl	80003c0 <lis2dw12_data_rate_set>
	for(;;)
	{
		static uint8_t j = 0; // j stays the same
		uint8_t samples;
		int16_t raw_acceleration[3];
		lis2dw12_fifo_data_level_get(&lis2dw12, &samples);
 8000b7a:	230e      	movs	r3, #14
 8000b7c:	18fa      	adds	r2, r7, r3
 8000b7e:	4b23      	ldr	r3, [pc, #140]	; (8000c0c <StartAcceleroTask+0xcc>)
 8000b80:	0011      	movs	r1, r2
 8000b82:	0018      	movs	r0, r3
 8000b84:	f7ff fd55 	bl	8000632 <lis2dw12_fifo_data_level_get>
		for (uint8_t i = 0; i < samples; i++) {
 8000b88:	230f      	movs	r3, #15
 8000b8a:	18fb      	adds	r3, r7, r3
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	701a      	strb	r2, [r3, #0]
 8000b90:	e00c      	b.n	8000bac <StartAcceleroTask+0x6c>

			lis2dw12_acceleration_raw_get(&lis2dw12, raw_acceleration); // Reading acceleration data
 8000b92:	2308      	movs	r3, #8
 8000b94:	18fa      	adds	r2, r7, r3
 8000b96:	4b1d      	ldr	r3, [pc, #116]	; (8000c0c <StartAcceleroTask+0xcc>)
 8000b98:	0011      	movs	r1, r2
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	f7ff fcc8 	bl	8000530 <lis2dw12_acceleration_raw_get>
		for (uint8_t i = 0; i < samples; i++) {
 8000ba0:	210f      	movs	r1, #15
 8000ba2:	187b      	adds	r3, r7, r1
 8000ba4:	781a      	ldrb	r2, [r3, #0]
 8000ba6:	187b      	adds	r3, r7, r1
 8000ba8:	3201      	adds	r2, #1
 8000baa:	701a      	strb	r2, [r3, #0]
 8000bac:	230e      	movs	r3, #14
 8000bae:	18fb      	adds	r3, r7, r3
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	220f      	movs	r2, #15
 8000bb4:	18ba      	adds	r2, r7, r2
 8000bb6:	7812      	ldrb	r2, [r2, #0]
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	d3ea      	bcc.n	8000b92 <StartAcceleroTask+0x52>

		}
		j++;
 8000bbc:	4b14      	ldr	r3, [pc, #80]	; (8000c10 <StartAcceleroTask+0xd0>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	b2da      	uxtb	r2, r3
 8000bc4:	4b12      	ldr	r3, [pc, #72]	; (8000c10 <StartAcceleroTask+0xd0>)
 8000bc6:	701a      	strb	r2, [r3, #0]

		xQueueSend(xVisualQueueHandle, &raw_acceleration[0], 0); // sending data to VisualTask (receiver)
 8000bc8:	4b12      	ldr	r3, [pc, #72]	; (8000c14 <StartAcceleroTask+0xd4>)
 8000bca:	6818      	ldr	r0, [r3, #0]
 8000bcc:	2408      	movs	r4, #8
 8000bce:	1939      	adds	r1, r7, r4
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	f003 f8a0 	bl	8003d18 <xQueueGenericSend>
		osDelay(50);	// delaying data sending
 8000bd8:	2032      	movs	r0, #50	; 0x32
 8000bda:	f002 fec1 	bl	8003960 <osDelay>

		// arranging printing the data each 500ms only
		if (j > 10) {
 8000bde:	4b0c      	ldr	r3, [pc, #48]	; (8000c10 <StartAcceleroTask+0xd0>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	2b0a      	cmp	r3, #10
 8000be4:	d9c9      	bls.n	8000b7a <StartAcceleroTask+0x3a>
			printf("X=%d Y=%d Z=%d\n", raw_acceleration[0], raw_acceleration[1], raw_acceleration[2]); // printing data
 8000be6:	0020      	movs	r0, r4
 8000be8:	183b      	adds	r3, r7, r0
 8000bea:	2200      	movs	r2, #0
 8000bec:	5e9b      	ldrsh	r3, [r3, r2]
 8000bee:	0019      	movs	r1, r3
 8000bf0:	183b      	adds	r3, r7, r0
 8000bf2:	2202      	movs	r2, #2
 8000bf4:	5e9b      	ldrsh	r3, [r3, r2]
 8000bf6:	001a      	movs	r2, r3
 8000bf8:	183b      	adds	r3, r7, r0
 8000bfa:	2004      	movs	r0, #4
 8000bfc:	5e1b      	ldrsh	r3, [r3, r0]
 8000bfe:	4806      	ldr	r0, [pc, #24]	; (8000c18 <StartAcceleroTask+0xd8>)
 8000c00:	f004 fe04 	bl	800580c <iprintf>
			j = 0;
 8000c04:	4b02      	ldr	r3, [pc, #8]	; (8000c10 <StartAcceleroTask+0xd0>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	701a      	strb	r2, [r3, #0]
	{
 8000c0a:	e7b6      	b.n	8000b7a <StartAcceleroTask+0x3a>
 8000c0c:	20000000 	.word	0x20000000
 8000c10:	20000434 	.word	0x20000434
 8000c14:	20000430 	.word	0x20000430
 8000c18:	0800660c 	.word	0x0800660c

08000c1c <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM14) {
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a04      	ldr	r2, [pc, #16]	; (8000c3c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d101      	bne.n	8000c32 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000c2e:	f000 fa2d 	bl	800108c <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000c32:	46c0      	nop			; (mov r8, r8)
 8000c34:	46bd      	mov	sp, r7
 8000c36:	b002      	add	sp, #8
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	46c0      	nop			; (mov r8, r8)
 8000c3c:	40002000 	.word	0x40002000

08000c40 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c44:	b672      	cpsid	i
}
 8000c46:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000c48:	e7fe      	b.n	8000c48 <Error_Handler+0x8>
	...

08000c4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c52:	4b12      	ldr	r3, [pc, #72]	; (8000c9c <HAL_MspInit+0x50>)
 8000c54:	699a      	ldr	r2, [r3, #24]
 8000c56:	4b11      	ldr	r3, [pc, #68]	; (8000c9c <HAL_MspInit+0x50>)
 8000c58:	2101      	movs	r1, #1
 8000c5a:	430a      	orrs	r2, r1
 8000c5c:	619a      	str	r2, [r3, #24]
 8000c5e:	4b0f      	ldr	r3, [pc, #60]	; (8000c9c <HAL_MspInit+0x50>)
 8000c60:	699b      	ldr	r3, [r3, #24]
 8000c62:	2201      	movs	r2, #1
 8000c64:	4013      	ands	r3, r2
 8000c66:	607b      	str	r3, [r7, #4]
 8000c68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c6a:	4b0c      	ldr	r3, [pc, #48]	; (8000c9c <HAL_MspInit+0x50>)
 8000c6c:	69da      	ldr	r2, [r3, #28]
 8000c6e:	4b0b      	ldr	r3, [pc, #44]	; (8000c9c <HAL_MspInit+0x50>)
 8000c70:	2180      	movs	r1, #128	; 0x80
 8000c72:	0549      	lsls	r1, r1, #21
 8000c74:	430a      	orrs	r2, r1
 8000c76:	61da      	str	r2, [r3, #28]
 8000c78:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <HAL_MspInit+0x50>)
 8000c7a:	69da      	ldr	r2, [r3, #28]
 8000c7c:	2380      	movs	r3, #128	; 0x80
 8000c7e:	055b      	lsls	r3, r3, #21
 8000c80:	4013      	ands	r3, r2
 8000c82:	603b      	str	r3, [r7, #0]
 8000c84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000c86:	2302      	movs	r3, #2
 8000c88:	425b      	negs	r3, r3
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2103      	movs	r1, #3
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f000 faa0 	bl	80011d4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c94:	46c0      	nop			; (mov r8, r8)
 8000c96:	46bd      	mov	sp, r7
 8000c98:	b002      	add	sp, #8
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	40021000 	.word	0x40021000

08000ca0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ca0:	b590      	push	{r4, r7, lr}
 8000ca2:	b08b      	sub	sp, #44	; 0x2c
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca8:	2414      	movs	r4, #20
 8000caa:	193b      	adds	r3, r7, r4
 8000cac:	0018      	movs	r0, r3
 8000cae:	2314      	movs	r3, #20
 8000cb0:	001a      	movs	r2, r3
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	f004 fd0a 	bl	80056cc <memset>
  if(hi2c->Instance==I2C1)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a1c      	ldr	r2, [pc, #112]	; (8000d30 <HAL_I2C_MspInit+0x90>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d132      	bne.n	8000d28 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cc2:	4b1c      	ldr	r3, [pc, #112]	; (8000d34 <HAL_I2C_MspInit+0x94>)
 8000cc4:	695a      	ldr	r2, [r3, #20]
 8000cc6:	4b1b      	ldr	r3, [pc, #108]	; (8000d34 <HAL_I2C_MspInit+0x94>)
 8000cc8:	2180      	movs	r1, #128	; 0x80
 8000cca:	02c9      	lsls	r1, r1, #11
 8000ccc:	430a      	orrs	r2, r1
 8000cce:	615a      	str	r2, [r3, #20]
 8000cd0:	4b18      	ldr	r3, [pc, #96]	; (8000d34 <HAL_I2C_MspInit+0x94>)
 8000cd2:	695a      	ldr	r2, [r3, #20]
 8000cd4:	2380      	movs	r3, #128	; 0x80
 8000cd6:	02db      	lsls	r3, r3, #11
 8000cd8:	4013      	ands	r3, r2
 8000cda:	613b      	str	r3, [r7, #16]
 8000cdc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000cde:	193b      	adds	r3, r7, r4
 8000ce0:	22c0      	movs	r2, #192	; 0xc0
 8000ce2:	0092      	lsls	r2, r2, #2
 8000ce4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ce6:	0021      	movs	r1, r4
 8000ce8:	187b      	adds	r3, r7, r1
 8000cea:	2212      	movs	r2, #18
 8000cec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cee:	187b      	adds	r3, r7, r1
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cf4:	187b      	adds	r3, r7, r1
 8000cf6:	2203      	movs	r2, #3
 8000cf8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000cfa:	187b      	adds	r3, r7, r1
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d00:	187b      	adds	r3, r7, r1
 8000d02:	4a0d      	ldr	r2, [pc, #52]	; (8000d38 <HAL_I2C_MspInit+0x98>)
 8000d04:	0019      	movs	r1, r3
 8000d06:	0010      	movs	r0, r2
 8000d08:	f000 fa8a 	bl	8001220 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d0c:	4b09      	ldr	r3, [pc, #36]	; (8000d34 <HAL_I2C_MspInit+0x94>)
 8000d0e:	69da      	ldr	r2, [r3, #28]
 8000d10:	4b08      	ldr	r3, [pc, #32]	; (8000d34 <HAL_I2C_MspInit+0x94>)
 8000d12:	2180      	movs	r1, #128	; 0x80
 8000d14:	0389      	lsls	r1, r1, #14
 8000d16:	430a      	orrs	r2, r1
 8000d18:	61da      	str	r2, [r3, #28]
 8000d1a:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <HAL_I2C_MspInit+0x94>)
 8000d1c:	69da      	ldr	r2, [r3, #28]
 8000d1e:	2380      	movs	r3, #128	; 0x80
 8000d20:	039b      	lsls	r3, r3, #14
 8000d22:	4013      	ands	r3, r2
 8000d24:	60fb      	str	r3, [r7, #12]
 8000d26:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000d28:	46c0      	nop			; (mov r8, r8)
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	b00b      	add	sp, #44	; 0x2c
 8000d2e:	bd90      	pop	{r4, r7, pc}
 8000d30:	40005400 	.word	0x40005400
 8000d34:	40021000 	.word	0x40021000
 8000d38:	48000400 	.word	0x48000400

08000d3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d3c:	b590      	push	{r4, r7, lr}
 8000d3e:	b08b      	sub	sp, #44	; 0x2c
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d44:	2414      	movs	r4, #20
 8000d46:	193b      	adds	r3, r7, r4
 8000d48:	0018      	movs	r0, r3
 8000d4a:	2314      	movs	r3, #20
 8000d4c:	001a      	movs	r2, r3
 8000d4e:	2100      	movs	r1, #0
 8000d50:	f004 fcbc 	bl	80056cc <memset>
  if(huart->Instance==USART2)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a1c      	ldr	r2, [pc, #112]	; (8000dcc <HAL_UART_MspInit+0x90>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d132      	bne.n	8000dc4 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d5e:	4b1c      	ldr	r3, [pc, #112]	; (8000dd0 <HAL_UART_MspInit+0x94>)
 8000d60:	69da      	ldr	r2, [r3, #28]
 8000d62:	4b1b      	ldr	r3, [pc, #108]	; (8000dd0 <HAL_UART_MspInit+0x94>)
 8000d64:	2180      	movs	r1, #128	; 0x80
 8000d66:	0289      	lsls	r1, r1, #10
 8000d68:	430a      	orrs	r2, r1
 8000d6a:	61da      	str	r2, [r3, #28]
 8000d6c:	4b18      	ldr	r3, [pc, #96]	; (8000dd0 <HAL_UART_MspInit+0x94>)
 8000d6e:	69da      	ldr	r2, [r3, #28]
 8000d70:	2380      	movs	r3, #128	; 0x80
 8000d72:	029b      	lsls	r3, r3, #10
 8000d74:	4013      	ands	r3, r2
 8000d76:	613b      	str	r3, [r7, #16]
 8000d78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7a:	4b15      	ldr	r3, [pc, #84]	; (8000dd0 <HAL_UART_MspInit+0x94>)
 8000d7c:	695a      	ldr	r2, [r3, #20]
 8000d7e:	4b14      	ldr	r3, [pc, #80]	; (8000dd0 <HAL_UART_MspInit+0x94>)
 8000d80:	2180      	movs	r1, #128	; 0x80
 8000d82:	0289      	lsls	r1, r1, #10
 8000d84:	430a      	orrs	r2, r1
 8000d86:	615a      	str	r2, [r3, #20]
 8000d88:	4b11      	ldr	r3, [pc, #68]	; (8000dd0 <HAL_UART_MspInit+0x94>)
 8000d8a:	695a      	ldr	r2, [r3, #20]
 8000d8c:	2380      	movs	r3, #128	; 0x80
 8000d8e:	029b      	lsls	r3, r3, #10
 8000d90:	4013      	ands	r3, r2
 8000d92:	60fb      	str	r3, [r7, #12]
 8000d94:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d96:	0021      	movs	r1, r4
 8000d98:	187b      	adds	r3, r7, r1
 8000d9a:	220c      	movs	r2, #12
 8000d9c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9e:	187b      	adds	r3, r7, r1
 8000da0:	2202      	movs	r2, #2
 8000da2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	187b      	adds	r3, r7, r1
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000daa:	187b      	adds	r3, r7, r1
 8000dac:	2200      	movs	r2, #0
 8000dae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000db0:	187b      	adds	r3, r7, r1
 8000db2:	2201      	movs	r2, #1
 8000db4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db6:	187a      	adds	r2, r7, r1
 8000db8:	2390      	movs	r3, #144	; 0x90
 8000dba:	05db      	lsls	r3, r3, #23
 8000dbc:	0011      	movs	r1, r2
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	f000 fa2e 	bl	8001220 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000dc4:	46c0      	nop			; (mov r8, r8)
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	b00b      	add	sp, #44	; 0x2c
 8000dca:	bd90      	pop	{r4, r7, pc}
 8000dcc:	40004400 	.word	0x40004400
 8000dd0:	40021000 	.word	0x40021000

08000dd4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dd4:	b5b0      	push	{r4, r5, r7, lr}
 8000dd6:	b08c      	sub	sp, #48	; 0x30
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	627b      	str	r3, [r7, #36]	; 0x24

  uint32_t              uwPrescalerValue = 0U;
 8000de0:	2300      	movs	r3, #0
 8000de2:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8000de4:	4b38      	ldr	r3, [pc, #224]	; (8000ec8 <HAL_InitTick+0xf4>)
 8000de6:	69da      	ldr	r2, [r3, #28]
 8000de8:	4b37      	ldr	r3, [pc, #220]	; (8000ec8 <HAL_InitTick+0xf4>)
 8000dea:	2180      	movs	r1, #128	; 0x80
 8000dec:	0049      	lsls	r1, r1, #1
 8000dee:	430a      	orrs	r2, r1
 8000df0:	61da      	str	r2, [r3, #28]
 8000df2:	4b35      	ldr	r3, [pc, #212]	; (8000ec8 <HAL_InitTick+0xf4>)
 8000df4:	69da      	ldr	r2, [r3, #28]
 8000df6:	2380      	movs	r3, #128	; 0x80
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	60bb      	str	r3, [r7, #8]
 8000dfe:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e00:	230c      	movs	r3, #12
 8000e02:	18fa      	adds	r2, r7, r3
 8000e04:	2410      	movs	r4, #16
 8000e06:	193b      	adds	r3, r7, r4
 8000e08:	0011      	movs	r1, r2
 8000e0a:	0018      	movs	r0, r3
 8000e0c:	f001 fde4 	bl	80029d8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000e10:	193b      	adds	r3, r7, r4
 8000e12:	68db      	ldr	r3, [r3, #12]
 8000e14:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d104      	bne.n	8000e26 <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000e1c:	f001 fdc6 	bl	80029ac <HAL_RCC_GetPCLK1Freq>
 8000e20:	0003      	movs	r3, r0
 8000e22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e24:	e004      	b.n	8000e30 <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000e26:	f001 fdc1 	bl	80029ac <HAL_RCC_GetPCLK1Freq>
 8000e2a:	0003      	movs	r3, r0
 8000e2c:	005b      	lsls	r3, r3, #1
 8000e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e32:	4926      	ldr	r1, [pc, #152]	; (8000ecc <HAL_InitTick+0xf8>)
 8000e34:	0018      	movs	r0, r3
 8000e36:	f7ff f971 	bl	800011c <__udivsi3>
 8000e3a:	0003      	movs	r3, r0
 8000e3c:	3b01      	subs	r3, #1
 8000e3e:	623b      	str	r3, [r7, #32]

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8000e40:	4b23      	ldr	r3, [pc, #140]	; (8000ed0 <HAL_InitTick+0xfc>)
 8000e42:	4a24      	ldr	r2, [pc, #144]	; (8000ed4 <HAL_InitTick+0x100>)
 8000e44:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8000e46:	4b22      	ldr	r3, [pc, #136]	; (8000ed0 <HAL_InitTick+0xfc>)
 8000e48:	4a23      	ldr	r2, [pc, #140]	; (8000ed8 <HAL_InitTick+0x104>)
 8000e4a:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8000e4c:	4b20      	ldr	r3, [pc, #128]	; (8000ed0 <HAL_InitTick+0xfc>)
 8000e4e:	6a3a      	ldr	r2, [r7, #32]
 8000e50:	605a      	str	r2, [r3, #4]
  htim14.Init.ClockDivision = 0;
 8000e52:	4b1f      	ldr	r3, [pc, #124]	; (8000ed0 <HAL_InitTick+0xfc>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e58:	4b1d      	ldr	r3, [pc, #116]	; (8000ed0 <HAL_InitTick+0xfc>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e5e:	4b1c      	ldr	r3, [pc, #112]	; (8000ed0 <HAL_InitTick+0xfc>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8000e64:	252b      	movs	r5, #43	; 0x2b
 8000e66:	197c      	adds	r4, r7, r5
 8000e68:	4b19      	ldr	r3, [pc, #100]	; (8000ed0 <HAL_InitTick+0xfc>)
 8000e6a:	0018      	movs	r0, r3
 8000e6c:	f001 feac 	bl	8002bc8 <HAL_TIM_Base_Init>
 8000e70:	0003      	movs	r3, r0
 8000e72:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8000e74:	197b      	adds	r3, r7, r5
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d11e      	bne.n	8000eba <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8000e7c:	197c      	adds	r4, r7, r5
 8000e7e:	4b14      	ldr	r3, [pc, #80]	; (8000ed0 <HAL_InitTick+0xfc>)
 8000e80:	0018      	movs	r0, r3
 8000e82:	f001 fef9 	bl	8002c78 <HAL_TIM_Base_Start_IT>
 8000e86:	0003      	movs	r3, r0
 8000e88:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8000e8a:	197b      	adds	r3, r7, r5
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d113      	bne.n	8000eba <HAL_InitTick+0xe6>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000e92:	2013      	movs	r0, #19
 8000e94:	f000 f9b3 	bl	80011fe <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2b03      	cmp	r3, #3
 8000e9c:	d809      	bhi.n	8000eb2 <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM14_IRQn, TickPriority, 0U);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	0019      	movs	r1, r3
 8000ea4:	2013      	movs	r0, #19
 8000ea6:	f000 f995 	bl	80011d4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000eaa:	4b0c      	ldr	r3, [pc, #48]	; (8000edc <HAL_InitTick+0x108>)
 8000eac:	687a      	ldr	r2, [r7, #4]
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	e003      	b.n	8000eba <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 8000eb2:	232b      	movs	r3, #43	; 0x2b
 8000eb4:	18fb      	adds	r3, r7, r3
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8000eba:	232b      	movs	r3, #43	; 0x2b
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	781b      	ldrb	r3, [r3, #0]
}
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	b00c      	add	sp, #48	; 0x30
 8000ec6:	bdb0      	pop	{r4, r5, r7, pc}
 8000ec8:	40021000 	.word	0x40021000
 8000ecc:	000f4240 	.word	0x000f4240
 8000ed0:	20000438 	.word	0x20000438
 8000ed4:	40002000 	.word	0x40002000
 8000ed8:	000003e7 	.word	0x000003e7
 8000edc:	20000014 	.word	0x20000014

08000ee0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ee4:	e7fe      	b.n	8000ee4 <NMI_Handler+0x4>

08000ee6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eea:	e7fe      	b.n	8000eea <HardFault_Handler+0x4>

08000eec <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000ef0:	4b03      	ldr	r3, [pc, #12]	; (8000f00 <TIM14_IRQHandler+0x14>)
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	f001 ff0c 	bl	8002d10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8000ef8:	46c0      	nop			; (mov r8, r8)
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	46c0      	nop			; (mov r8, r8)
 8000f00:	20000438 	.word	0x20000438

08000f04 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]
 8000f14:	e00a      	b.n	8000f2c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f16:	e000      	b.n	8000f1a <_read+0x16>
 8000f18:	bf00      	nop
 8000f1a:	0001      	movs	r1, r0
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	1c5a      	adds	r2, r3, #1
 8000f20:	60ba      	str	r2, [r7, #8]
 8000f22:	b2ca      	uxtb	r2, r1
 8000f24:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	617b      	str	r3, [r7, #20]
 8000f2c:	697a      	ldr	r2, [r7, #20]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	dbf0      	blt.n	8000f16 <_read+0x12>
	}

return len;
 8000f34:	687b      	ldr	r3, [r7, #4]
}
 8000f36:	0018      	movs	r0, r3
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	b006      	add	sp, #24
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <_close>:
	}
	return len;
}

int _close(int file)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
	return -1;
 8000f46:	2301      	movs	r3, #1
 8000f48:	425b      	negs	r3, r3
}
 8000f4a:	0018      	movs	r0, r3
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	b002      	add	sp, #8
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b082      	sub	sp, #8
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	6078      	str	r0, [r7, #4]
 8000f5a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	2280      	movs	r2, #128	; 0x80
 8000f60:	0192      	lsls	r2, r2, #6
 8000f62:	605a      	str	r2, [r3, #4]
	return 0;
 8000f64:	2300      	movs	r3, #0
}
 8000f66:	0018      	movs	r0, r3
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	b002      	add	sp, #8
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <_isatty>:

int _isatty(int file)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b082      	sub	sp, #8
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
	return 1;
 8000f76:	2301      	movs	r3, #1
}
 8000f78:	0018      	movs	r0, r3
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	b002      	add	sp, #8
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	607a      	str	r2, [r7, #4]
	return 0;
 8000f8c:	2300      	movs	r3, #0
}
 8000f8e:	0018      	movs	r0, r3
 8000f90:	46bd      	mov	sp, r7
 8000f92:	b004      	add	sp, #16
 8000f94:	bd80      	pop	{r7, pc}
	...

08000f98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b086      	sub	sp, #24
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fa0:	4a14      	ldr	r2, [pc, #80]	; (8000ff4 <_sbrk+0x5c>)
 8000fa2:	4b15      	ldr	r3, [pc, #84]	; (8000ff8 <_sbrk+0x60>)
 8000fa4:	1ad3      	subs	r3, r2, r3
 8000fa6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fac:	4b13      	ldr	r3, [pc, #76]	; (8000ffc <_sbrk+0x64>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d102      	bne.n	8000fba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fb4:	4b11      	ldr	r3, [pc, #68]	; (8000ffc <_sbrk+0x64>)
 8000fb6:	4a12      	ldr	r2, [pc, #72]	; (8001000 <_sbrk+0x68>)
 8000fb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fba:	4b10      	ldr	r3, [pc, #64]	; (8000ffc <_sbrk+0x64>)
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	18d3      	adds	r3, r2, r3
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d207      	bcs.n	8000fd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fc8:	f004 fa48 	bl	800545c <__errno>
 8000fcc:	0003      	movs	r3, r0
 8000fce:	220c      	movs	r2, #12
 8000fd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	425b      	negs	r3, r3
 8000fd6:	e009      	b.n	8000fec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fd8:	4b08      	ldr	r3, [pc, #32]	; (8000ffc <_sbrk+0x64>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fde:	4b07      	ldr	r3, [pc, #28]	; (8000ffc <_sbrk+0x64>)
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	18d2      	adds	r2, r2, r3
 8000fe6:	4b05      	ldr	r3, [pc, #20]	; (8000ffc <_sbrk+0x64>)
 8000fe8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000fea:	68fb      	ldr	r3, [r7, #12]
}
 8000fec:	0018      	movs	r0, r3
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	b006      	add	sp, #24
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	20002000 	.word	0x20002000
 8000ff8:	00000400 	.word	0x00000400
 8000ffc:	20000480 	.word	0x20000480
 8001000:	200011e0 	.word	0x200011e0

08001004 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001008:	46c0      	nop			; (mov r8, r8)
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
	...

08001010 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001010:	480d      	ldr	r0, [pc, #52]	; (8001048 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001012:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001014:	480d      	ldr	r0, [pc, #52]	; (800104c <LoopForever+0x6>)
  ldr r1, =_edata
 8001016:	490e      	ldr	r1, [pc, #56]	; (8001050 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001018:	4a0e      	ldr	r2, [pc, #56]	; (8001054 <LoopForever+0xe>)
  movs r3, #0
 800101a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800101c:	e002      	b.n	8001024 <LoopCopyDataInit>

0800101e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800101e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001020:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001022:	3304      	adds	r3, #4

08001024 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001024:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001026:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001028:	d3f9      	bcc.n	800101e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800102a:	4a0b      	ldr	r2, [pc, #44]	; (8001058 <LoopForever+0x12>)
  ldr r4, =_ebss
 800102c:	4c0b      	ldr	r4, [pc, #44]	; (800105c <LoopForever+0x16>)
  movs r3, #0
 800102e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001030:	e001      	b.n	8001036 <LoopFillZerobss>

08001032 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001032:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001034:	3204      	adds	r2, #4

08001036 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001036:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001038:	d3fb      	bcc.n	8001032 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800103a:	f7ff ffe3 	bl	8001004 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800103e:	f004 fb15 	bl	800566c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001042:	f7ff fb6f 	bl	8000724 <main>

08001046 <LoopForever>:

LoopForever:
    b LoopForever
 8001046:	e7fe      	b.n	8001046 <LoopForever>
  ldr   r0, =_estack
 8001048:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800104c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001050:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001054:	080066fc 	.word	0x080066fc
  ldr r2, =_sbss
 8001058:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 800105c:	200011dc 	.word	0x200011dc

08001060 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001060:	e7fe      	b.n	8001060 <ADC1_IRQHandler>
	...

08001064 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001068:	4b07      	ldr	r3, [pc, #28]	; (8001088 <HAL_Init+0x24>)
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	4b06      	ldr	r3, [pc, #24]	; (8001088 <HAL_Init+0x24>)
 800106e:	2110      	movs	r1, #16
 8001070:	430a      	orrs	r2, r1
 8001072:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001074:	2003      	movs	r0, #3
 8001076:	f7ff fead 	bl	8000dd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800107a:	f7ff fde7 	bl	8000c4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800107e:	2300      	movs	r3, #0
}
 8001080:	0018      	movs	r0, r3
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	46c0      	nop			; (mov r8, r8)
 8001088:	40022000 	.word	0x40022000

0800108c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001090:	4b05      	ldr	r3, [pc, #20]	; (80010a8 <HAL_IncTick+0x1c>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	001a      	movs	r2, r3
 8001096:	4b05      	ldr	r3, [pc, #20]	; (80010ac <HAL_IncTick+0x20>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	18d2      	adds	r2, r2, r3
 800109c:	4b03      	ldr	r3, [pc, #12]	; (80010ac <HAL_IncTick+0x20>)
 800109e:	601a      	str	r2, [r3, #0]
}
 80010a0:	46c0      	nop			; (mov r8, r8)
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	46c0      	nop			; (mov r8, r8)
 80010a8:	20000018 	.word	0x20000018
 80010ac:	20000484 	.word	0x20000484

080010b0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  return uwTick;
 80010b4:	4b02      	ldr	r3, [pc, #8]	; (80010c0 <HAL_GetTick+0x10>)
 80010b6:	681b      	ldr	r3, [r3, #0]
}
 80010b8:	0018      	movs	r0, r3
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	20000484 	.word	0x20000484

080010c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	0002      	movs	r2, r0
 80010cc:	1dfb      	adds	r3, r7, #7
 80010ce:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80010d0:	1dfb      	adds	r3, r7, #7
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	2b7f      	cmp	r3, #127	; 0x7f
 80010d6:	d809      	bhi.n	80010ec <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010d8:	1dfb      	adds	r3, r7, #7
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	001a      	movs	r2, r3
 80010de:	231f      	movs	r3, #31
 80010e0:	401a      	ands	r2, r3
 80010e2:	4b04      	ldr	r3, [pc, #16]	; (80010f4 <__NVIC_EnableIRQ+0x30>)
 80010e4:	2101      	movs	r1, #1
 80010e6:	4091      	lsls	r1, r2
 80010e8:	000a      	movs	r2, r1
 80010ea:	601a      	str	r2, [r3, #0]
  }
}
 80010ec:	46c0      	nop			; (mov r8, r8)
 80010ee:	46bd      	mov	sp, r7
 80010f0:	b002      	add	sp, #8
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	e000e100 	.word	0xe000e100

080010f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010f8:	b590      	push	{r4, r7, lr}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	0002      	movs	r2, r0
 8001100:	6039      	str	r1, [r7, #0]
 8001102:	1dfb      	adds	r3, r7, #7
 8001104:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001106:	1dfb      	adds	r3, r7, #7
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	2b7f      	cmp	r3, #127	; 0x7f
 800110c:	d828      	bhi.n	8001160 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800110e:	4a2f      	ldr	r2, [pc, #188]	; (80011cc <__NVIC_SetPriority+0xd4>)
 8001110:	1dfb      	adds	r3, r7, #7
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b25b      	sxtb	r3, r3
 8001116:	089b      	lsrs	r3, r3, #2
 8001118:	33c0      	adds	r3, #192	; 0xc0
 800111a:	009b      	lsls	r3, r3, #2
 800111c:	589b      	ldr	r3, [r3, r2]
 800111e:	1dfa      	adds	r2, r7, #7
 8001120:	7812      	ldrb	r2, [r2, #0]
 8001122:	0011      	movs	r1, r2
 8001124:	2203      	movs	r2, #3
 8001126:	400a      	ands	r2, r1
 8001128:	00d2      	lsls	r2, r2, #3
 800112a:	21ff      	movs	r1, #255	; 0xff
 800112c:	4091      	lsls	r1, r2
 800112e:	000a      	movs	r2, r1
 8001130:	43d2      	mvns	r2, r2
 8001132:	401a      	ands	r2, r3
 8001134:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	019b      	lsls	r3, r3, #6
 800113a:	22ff      	movs	r2, #255	; 0xff
 800113c:	401a      	ands	r2, r3
 800113e:	1dfb      	adds	r3, r7, #7
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	0018      	movs	r0, r3
 8001144:	2303      	movs	r3, #3
 8001146:	4003      	ands	r3, r0
 8001148:	00db      	lsls	r3, r3, #3
 800114a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800114c:	481f      	ldr	r0, [pc, #124]	; (80011cc <__NVIC_SetPriority+0xd4>)
 800114e:	1dfb      	adds	r3, r7, #7
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	b25b      	sxtb	r3, r3
 8001154:	089b      	lsrs	r3, r3, #2
 8001156:	430a      	orrs	r2, r1
 8001158:	33c0      	adds	r3, #192	; 0xc0
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800115e:	e031      	b.n	80011c4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001160:	4a1b      	ldr	r2, [pc, #108]	; (80011d0 <__NVIC_SetPriority+0xd8>)
 8001162:	1dfb      	adds	r3, r7, #7
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	0019      	movs	r1, r3
 8001168:	230f      	movs	r3, #15
 800116a:	400b      	ands	r3, r1
 800116c:	3b08      	subs	r3, #8
 800116e:	089b      	lsrs	r3, r3, #2
 8001170:	3306      	adds	r3, #6
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	18d3      	adds	r3, r2, r3
 8001176:	3304      	adds	r3, #4
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	1dfa      	adds	r2, r7, #7
 800117c:	7812      	ldrb	r2, [r2, #0]
 800117e:	0011      	movs	r1, r2
 8001180:	2203      	movs	r2, #3
 8001182:	400a      	ands	r2, r1
 8001184:	00d2      	lsls	r2, r2, #3
 8001186:	21ff      	movs	r1, #255	; 0xff
 8001188:	4091      	lsls	r1, r2
 800118a:	000a      	movs	r2, r1
 800118c:	43d2      	mvns	r2, r2
 800118e:	401a      	ands	r2, r3
 8001190:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	019b      	lsls	r3, r3, #6
 8001196:	22ff      	movs	r2, #255	; 0xff
 8001198:	401a      	ands	r2, r3
 800119a:	1dfb      	adds	r3, r7, #7
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	0018      	movs	r0, r3
 80011a0:	2303      	movs	r3, #3
 80011a2:	4003      	ands	r3, r0
 80011a4:	00db      	lsls	r3, r3, #3
 80011a6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011a8:	4809      	ldr	r0, [pc, #36]	; (80011d0 <__NVIC_SetPriority+0xd8>)
 80011aa:	1dfb      	adds	r3, r7, #7
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	001c      	movs	r4, r3
 80011b0:	230f      	movs	r3, #15
 80011b2:	4023      	ands	r3, r4
 80011b4:	3b08      	subs	r3, #8
 80011b6:	089b      	lsrs	r3, r3, #2
 80011b8:	430a      	orrs	r2, r1
 80011ba:	3306      	adds	r3, #6
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	18c3      	adds	r3, r0, r3
 80011c0:	3304      	adds	r3, #4
 80011c2:	601a      	str	r2, [r3, #0]
}
 80011c4:	46c0      	nop			; (mov r8, r8)
 80011c6:	46bd      	mov	sp, r7
 80011c8:	b003      	add	sp, #12
 80011ca:	bd90      	pop	{r4, r7, pc}
 80011cc:	e000e100 	.word	0xe000e100
 80011d0:	e000ed00 	.word	0xe000ed00

080011d4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60b9      	str	r1, [r7, #8]
 80011dc:	607a      	str	r2, [r7, #4]
 80011de:	210f      	movs	r1, #15
 80011e0:	187b      	adds	r3, r7, r1
 80011e2:	1c02      	adds	r2, r0, #0
 80011e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80011e6:	68ba      	ldr	r2, [r7, #8]
 80011e8:	187b      	adds	r3, r7, r1
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	b25b      	sxtb	r3, r3
 80011ee:	0011      	movs	r1, r2
 80011f0:	0018      	movs	r0, r3
 80011f2:	f7ff ff81 	bl	80010f8 <__NVIC_SetPriority>
}
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	46bd      	mov	sp, r7
 80011fa:	b004      	add	sp, #16
 80011fc:	bd80      	pop	{r7, pc}

080011fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b082      	sub	sp, #8
 8001202:	af00      	add	r7, sp, #0
 8001204:	0002      	movs	r2, r0
 8001206:	1dfb      	adds	r3, r7, #7
 8001208:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800120a:	1dfb      	adds	r3, r7, #7
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	b25b      	sxtb	r3, r3
 8001210:	0018      	movs	r0, r3
 8001212:	f7ff ff57 	bl	80010c4 <__NVIC_EnableIRQ>
}
 8001216:	46c0      	nop			; (mov r8, r8)
 8001218:	46bd      	mov	sp, r7
 800121a:	b002      	add	sp, #8
 800121c:	bd80      	pop	{r7, pc}
	...

08001220 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800122a:	2300      	movs	r3, #0
 800122c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800122e:	e14f      	b.n	80014d0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	2101      	movs	r1, #1
 8001236:	697a      	ldr	r2, [r7, #20]
 8001238:	4091      	lsls	r1, r2
 800123a:	000a      	movs	r2, r1
 800123c:	4013      	ands	r3, r2
 800123e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d100      	bne.n	8001248 <HAL_GPIO_Init+0x28>
 8001246:	e140      	b.n	80014ca <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	2203      	movs	r2, #3
 800124e:	4013      	ands	r3, r2
 8001250:	2b01      	cmp	r3, #1
 8001252:	d005      	beq.n	8001260 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	2203      	movs	r2, #3
 800125a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800125c:	2b02      	cmp	r3, #2
 800125e:	d130      	bne.n	80012c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	689b      	ldr	r3, [r3, #8]
 8001264:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	2203      	movs	r2, #3
 800126c:	409a      	lsls	r2, r3
 800126e:	0013      	movs	r3, r2
 8001270:	43da      	mvns	r2, r3
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	4013      	ands	r3, r2
 8001276:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	68da      	ldr	r2, [r3, #12]
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	409a      	lsls	r2, r3
 8001282:	0013      	movs	r3, r2
 8001284:	693a      	ldr	r2, [r7, #16]
 8001286:	4313      	orrs	r3, r2
 8001288:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	693a      	ldr	r2, [r7, #16]
 800128e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001296:	2201      	movs	r2, #1
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	409a      	lsls	r2, r3
 800129c:	0013      	movs	r3, r2
 800129e:	43da      	mvns	r2, r3
 80012a0:	693b      	ldr	r3, [r7, #16]
 80012a2:	4013      	ands	r3, r2
 80012a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	091b      	lsrs	r3, r3, #4
 80012ac:	2201      	movs	r2, #1
 80012ae:	401a      	ands	r2, r3
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	409a      	lsls	r2, r3
 80012b4:	0013      	movs	r3, r2
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	693a      	ldr	r2, [r7, #16]
 80012c0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	2203      	movs	r2, #3
 80012c8:	4013      	ands	r3, r2
 80012ca:	2b03      	cmp	r3, #3
 80012cc:	d017      	beq.n	80012fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	68db      	ldr	r3, [r3, #12]
 80012d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	005b      	lsls	r3, r3, #1
 80012d8:	2203      	movs	r2, #3
 80012da:	409a      	lsls	r2, r3
 80012dc:	0013      	movs	r3, r2
 80012de:	43da      	mvns	r2, r3
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	4013      	ands	r3, r2
 80012e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	689a      	ldr	r2, [r3, #8]
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	409a      	lsls	r2, r3
 80012f0:	0013      	movs	r3, r2
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	2203      	movs	r2, #3
 8001304:	4013      	ands	r3, r2
 8001306:	2b02      	cmp	r3, #2
 8001308:	d123      	bne.n	8001352 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	08da      	lsrs	r2, r3, #3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	3208      	adds	r2, #8
 8001312:	0092      	lsls	r2, r2, #2
 8001314:	58d3      	ldr	r3, [r2, r3]
 8001316:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	2207      	movs	r2, #7
 800131c:	4013      	ands	r3, r2
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	220f      	movs	r2, #15
 8001322:	409a      	lsls	r2, r3
 8001324:	0013      	movs	r3, r2
 8001326:	43da      	mvns	r2, r3
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	4013      	ands	r3, r2
 800132c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	691a      	ldr	r2, [r3, #16]
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	2107      	movs	r1, #7
 8001336:	400b      	ands	r3, r1
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	409a      	lsls	r2, r3
 800133c:	0013      	movs	r3, r2
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	4313      	orrs	r3, r2
 8001342:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	08da      	lsrs	r2, r3, #3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	3208      	adds	r2, #8
 800134c:	0092      	lsls	r2, r2, #2
 800134e:	6939      	ldr	r1, [r7, #16]
 8001350:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	005b      	lsls	r3, r3, #1
 800135c:	2203      	movs	r2, #3
 800135e:	409a      	lsls	r2, r3
 8001360:	0013      	movs	r3, r2
 8001362:	43da      	mvns	r2, r3
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	4013      	ands	r3, r2
 8001368:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	2203      	movs	r2, #3
 8001370:	401a      	ands	r2, r3
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	409a      	lsls	r2, r3
 8001378:	0013      	movs	r3, r2
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	4313      	orrs	r3, r2
 800137e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	693a      	ldr	r2, [r7, #16]
 8001384:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	685a      	ldr	r2, [r3, #4]
 800138a:	23c0      	movs	r3, #192	; 0xc0
 800138c:	029b      	lsls	r3, r3, #10
 800138e:	4013      	ands	r3, r2
 8001390:	d100      	bne.n	8001394 <HAL_GPIO_Init+0x174>
 8001392:	e09a      	b.n	80014ca <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001394:	4b54      	ldr	r3, [pc, #336]	; (80014e8 <HAL_GPIO_Init+0x2c8>)
 8001396:	699a      	ldr	r2, [r3, #24]
 8001398:	4b53      	ldr	r3, [pc, #332]	; (80014e8 <HAL_GPIO_Init+0x2c8>)
 800139a:	2101      	movs	r1, #1
 800139c:	430a      	orrs	r2, r1
 800139e:	619a      	str	r2, [r3, #24]
 80013a0:	4b51      	ldr	r3, [pc, #324]	; (80014e8 <HAL_GPIO_Init+0x2c8>)
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	2201      	movs	r2, #1
 80013a6:	4013      	ands	r3, r2
 80013a8:	60bb      	str	r3, [r7, #8]
 80013aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80013ac:	4a4f      	ldr	r2, [pc, #316]	; (80014ec <HAL_GPIO_Init+0x2cc>)
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	089b      	lsrs	r3, r3, #2
 80013b2:	3302      	adds	r3, #2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	589b      	ldr	r3, [r3, r2]
 80013b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	2203      	movs	r2, #3
 80013be:	4013      	ands	r3, r2
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	220f      	movs	r2, #15
 80013c4:	409a      	lsls	r2, r3
 80013c6:	0013      	movs	r3, r2
 80013c8:	43da      	mvns	r2, r3
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	4013      	ands	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	2390      	movs	r3, #144	; 0x90
 80013d4:	05db      	lsls	r3, r3, #23
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d013      	beq.n	8001402 <HAL_GPIO_Init+0x1e2>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4a44      	ldr	r2, [pc, #272]	; (80014f0 <HAL_GPIO_Init+0x2d0>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d00d      	beq.n	80013fe <HAL_GPIO_Init+0x1de>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a43      	ldr	r2, [pc, #268]	; (80014f4 <HAL_GPIO_Init+0x2d4>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d007      	beq.n	80013fa <HAL_GPIO_Init+0x1da>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a42      	ldr	r2, [pc, #264]	; (80014f8 <HAL_GPIO_Init+0x2d8>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d101      	bne.n	80013f6 <HAL_GPIO_Init+0x1d6>
 80013f2:	2303      	movs	r3, #3
 80013f4:	e006      	b.n	8001404 <HAL_GPIO_Init+0x1e4>
 80013f6:	2305      	movs	r3, #5
 80013f8:	e004      	b.n	8001404 <HAL_GPIO_Init+0x1e4>
 80013fa:	2302      	movs	r3, #2
 80013fc:	e002      	b.n	8001404 <HAL_GPIO_Init+0x1e4>
 80013fe:	2301      	movs	r3, #1
 8001400:	e000      	b.n	8001404 <HAL_GPIO_Init+0x1e4>
 8001402:	2300      	movs	r3, #0
 8001404:	697a      	ldr	r2, [r7, #20]
 8001406:	2103      	movs	r1, #3
 8001408:	400a      	ands	r2, r1
 800140a:	0092      	lsls	r2, r2, #2
 800140c:	4093      	lsls	r3, r2
 800140e:	693a      	ldr	r2, [r7, #16]
 8001410:	4313      	orrs	r3, r2
 8001412:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001414:	4935      	ldr	r1, [pc, #212]	; (80014ec <HAL_GPIO_Init+0x2cc>)
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	089b      	lsrs	r3, r3, #2
 800141a:	3302      	adds	r3, #2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	693a      	ldr	r2, [r7, #16]
 8001420:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001422:	4b36      	ldr	r3, [pc, #216]	; (80014fc <HAL_GPIO_Init+0x2dc>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	43da      	mvns	r2, r3
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	4013      	ands	r3, r2
 8001430:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	685a      	ldr	r2, [r3, #4]
 8001436:	2380      	movs	r3, #128	; 0x80
 8001438:	025b      	lsls	r3, r3, #9
 800143a:	4013      	ands	r3, r2
 800143c:	d003      	beq.n	8001446 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800143e:	693a      	ldr	r2, [r7, #16]
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	4313      	orrs	r3, r2
 8001444:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001446:	4b2d      	ldr	r3, [pc, #180]	; (80014fc <HAL_GPIO_Init+0x2dc>)
 8001448:	693a      	ldr	r2, [r7, #16]
 800144a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800144c:	4b2b      	ldr	r3, [pc, #172]	; (80014fc <HAL_GPIO_Init+0x2dc>)
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	43da      	mvns	r2, r3
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	4013      	ands	r3, r2
 800145a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	685a      	ldr	r2, [r3, #4]
 8001460:	2380      	movs	r3, #128	; 0x80
 8001462:	029b      	lsls	r3, r3, #10
 8001464:	4013      	ands	r3, r2
 8001466:	d003      	beq.n	8001470 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	4313      	orrs	r3, r2
 800146e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001470:	4b22      	ldr	r3, [pc, #136]	; (80014fc <HAL_GPIO_Init+0x2dc>)
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001476:	4b21      	ldr	r3, [pc, #132]	; (80014fc <HAL_GPIO_Init+0x2dc>)
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	43da      	mvns	r2, r3
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	4013      	ands	r3, r2
 8001484:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	685a      	ldr	r2, [r3, #4]
 800148a:	2380      	movs	r3, #128	; 0x80
 800148c:	035b      	lsls	r3, r3, #13
 800148e:	4013      	ands	r3, r2
 8001490:	d003      	beq.n	800149a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	4313      	orrs	r3, r2
 8001498:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800149a:	4b18      	ldr	r3, [pc, #96]	; (80014fc <HAL_GPIO_Init+0x2dc>)
 800149c:	693a      	ldr	r2, [r7, #16]
 800149e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80014a0:	4b16      	ldr	r3, [pc, #88]	; (80014fc <HAL_GPIO_Init+0x2dc>)
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	43da      	mvns	r2, r3
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	4013      	ands	r3, r2
 80014ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	685a      	ldr	r2, [r3, #4]
 80014b4:	2380      	movs	r3, #128	; 0x80
 80014b6:	039b      	lsls	r3, r3, #14
 80014b8:	4013      	ands	r3, r2
 80014ba:	d003      	beq.n	80014c4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80014bc:	693a      	ldr	r2, [r7, #16]
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	4313      	orrs	r3, r2
 80014c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80014c4:	4b0d      	ldr	r3, [pc, #52]	; (80014fc <HAL_GPIO_Init+0x2dc>)
 80014c6:	693a      	ldr	r2, [r7, #16]
 80014c8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	3301      	adds	r3, #1
 80014ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	40da      	lsrs	r2, r3
 80014d8:	1e13      	subs	r3, r2, #0
 80014da:	d000      	beq.n	80014de <HAL_GPIO_Init+0x2be>
 80014dc:	e6a8      	b.n	8001230 <HAL_GPIO_Init+0x10>
  } 
}
 80014de:	46c0      	nop			; (mov r8, r8)
 80014e0:	46c0      	nop			; (mov r8, r8)
 80014e2:	46bd      	mov	sp, r7
 80014e4:	b006      	add	sp, #24
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	40021000 	.word	0x40021000
 80014ec:	40010000 	.word	0x40010000
 80014f0:	48000400 	.word	0x48000400
 80014f4:	48000800 	.word	0x48000800
 80014f8:	48000c00 	.word	0x48000c00
 80014fc:	40010400 	.word	0x40010400

08001500 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	0008      	movs	r0, r1
 800150a:	0011      	movs	r1, r2
 800150c:	1cbb      	adds	r3, r7, #2
 800150e:	1c02      	adds	r2, r0, #0
 8001510:	801a      	strh	r2, [r3, #0]
 8001512:	1c7b      	adds	r3, r7, #1
 8001514:	1c0a      	adds	r2, r1, #0
 8001516:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001518:	1c7b      	adds	r3, r7, #1
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d004      	beq.n	800152a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001520:	1cbb      	adds	r3, r7, #2
 8001522:	881a      	ldrh	r2, [r3, #0]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001528:	e003      	b.n	8001532 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800152a:	1cbb      	adds	r3, r7, #2
 800152c:	881a      	ldrh	r2, [r3, #0]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001532:	46c0      	nop			; (mov r8, r8)
 8001534:	46bd      	mov	sp, r7
 8001536:	b002      	add	sp, #8
 8001538:	bd80      	pop	{r7, pc}
	...

0800153c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d101      	bne.n	800154e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e082      	b.n	8001654 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2241      	movs	r2, #65	; 0x41
 8001552:	5c9b      	ldrb	r3, [r3, r2]
 8001554:	b2db      	uxtb	r3, r3
 8001556:	2b00      	cmp	r3, #0
 8001558:	d107      	bne.n	800156a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2240      	movs	r2, #64	; 0x40
 800155e:	2100      	movs	r1, #0
 8001560:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	0018      	movs	r0, r3
 8001566:	f7ff fb9b 	bl	8000ca0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2241      	movs	r2, #65	; 0x41
 800156e:	2124      	movs	r1, #36	; 0x24
 8001570:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2101      	movs	r1, #1
 800157e:	438a      	bics	r2, r1
 8001580:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	685a      	ldr	r2, [r3, #4]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4934      	ldr	r1, [pc, #208]	; (800165c <HAL_I2C_Init+0x120>)
 800158c:	400a      	ands	r2, r1
 800158e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	689a      	ldr	r2, [r3, #8]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4931      	ldr	r1, [pc, #196]	; (8001660 <HAL_I2C_Init+0x124>)
 800159c:	400a      	ands	r2, r1
 800159e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d108      	bne.n	80015ba <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	689a      	ldr	r2, [r3, #8]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2180      	movs	r1, #128	; 0x80
 80015b2:	0209      	lsls	r1, r1, #8
 80015b4:	430a      	orrs	r2, r1
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	e007      	b.n	80015ca <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	689a      	ldr	r2, [r3, #8]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	2184      	movs	r1, #132	; 0x84
 80015c4:	0209      	lsls	r1, r1, #8
 80015c6:	430a      	orrs	r2, r1
 80015c8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	68db      	ldr	r3, [r3, #12]
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d104      	bne.n	80015dc <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	2280      	movs	r2, #128	; 0x80
 80015d8:	0112      	lsls	r2, r2, #4
 80015da:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	685a      	ldr	r2, [r3, #4]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	491f      	ldr	r1, [pc, #124]	; (8001664 <HAL_I2C_Init+0x128>)
 80015e8:	430a      	orrs	r2, r1
 80015ea:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	68da      	ldr	r2, [r3, #12]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	491a      	ldr	r1, [pc, #104]	; (8001660 <HAL_I2C_Init+0x124>)
 80015f8:	400a      	ands	r2, r1
 80015fa:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	691a      	ldr	r2, [r3, #16]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	695b      	ldr	r3, [r3, #20]
 8001604:	431a      	orrs	r2, r3
 8001606:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	430a      	orrs	r2, r1
 8001614:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	69d9      	ldr	r1, [r3, #28]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6a1a      	ldr	r2, [r3, #32]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	430a      	orrs	r2, r1
 8001624:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2101      	movs	r1, #1
 8001632:	430a      	orrs	r2, r1
 8001634:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2200      	movs	r2, #0
 800163a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2241      	movs	r2, #65	; 0x41
 8001640:	2120      	movs	r1, #32
 8001642:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2200      	movs	r2, #0
 8001648:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2242      	movs	r2, #66	; 0x42
 800164e:	2100      	movs	r1, #0
 8001650:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001652:	2300      	movs	r3, #0
}
 8001654:	0018      	movs	r0, r3
 8001656:	46bd      	mov	sp, r7
 8001658:	b002      	add	sp, #8
 800165a:	bd80      	pop	{r7, pc}
 800165c:	f0ffffff 	.word	0xf0ffffff
 8001660:	ffff7fff 	.word	0xffff7fff
 8001664:	02008000 	.word	0x02008000

08001668 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001668:	b590      	push	{r4, r7, lr}
 800166a:	b089      	sub	sp, #36	; 0x24
 800166c:	af02      	add	r7, sp, #8
 800166e:	60f8      	str	r0, [r7, #12]
 8001670:	000c      	movs	r4, r1
 8001672:	0010      	movs	r0, r2
 8001674:	0019      	movs	r1, r3
 8001676:	230a      	movs	r3, #10
 8001678:	18fb      	adds	r3, r7, r3
 800167a:	1c22      	adds	r2, r4, #0
 800167c:	801a      	strh	r2, [r3, #0]
 800167e:	2308      	movs	r3, #8
 8001680:	18fb      	adds	r3, r7, r3
 8001682:	1c02      	adds	r2, r0, #0
 8001684:	801a      	strh	r2, [r3, #0]
 8001686:	1dbb      	adds	r3, r7, #6
 8001688:	1c0a      	adds	r2, r1, #0
 800168a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	2241      	movs	r2, #65	; 0x41
 8001690:	5c9b      	ldrb	r3, [r3, r2]
 8001692:	b2db      	uxtb	r3, r3
 8001694:	2b20      	cmp	r3, #32
 8001696:	d000      	beq.n	800169a <HAL_I2C_Mem_Write+0x32>
 8001698:	e10c      	b.n	80018b4 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800169a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800169c:	2b00      	cmp	r3, #0
 800169e:	d004      	beq.n	80016aa <HAL_I2C_Mem_Write+0x42>
 80016a0:	232c      	movs	r3, #44	; 0x2c
 80016a2:	18fb      	adds	r3, r7, r3
 80016a4:	881b      	ldrh	r3, [r3, #0]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d105      	bne.n	80016b6 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	2280      	movs	r2, #128	; 0x80
 80016ae:	0092      	lsls	r2, r2, #2
 80016b0:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e0ff      	b.n	80018b6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	2240      	movs	r2, #64	; 0x40
 80016ba:	5c9b      	ldrb	r3, [r3, r2]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d101      	bne.n	80016c4 <HAL_I2C_Mem_Write+0x5c>
 80016c0:	2302      	movs	r3, #2
 80016c2:	e0f8      	b.n	80018b6 <HAL_I2C_Mem_Write+0x24e>
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	2240      	movs	r2, #64	; 0x40
 80016c8:	2101      	movs	r1, #1
 80016ca:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80016cc:	f7ff fcf0 	bl	80010b0 <HAL_GetTick>
 80016d0:	0003      	movs	r3, r0
 80016d2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80016d4:	2380      	movs	r3, #128	; 0x80
 80016d6:	0219      	lsls	r1, r3, #8
 80016d8:	68f8      	ldr	r0, [r7, #12]
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	9300      	str	r3, [sp, #0]
 80016de:	2319      	movs	r3, #25
 80016e0:	2201      	movs	r2, #1
 80016e2:	f000 fb0b 	bl	8001cfc <I2C_WaitOnFlagUntilTimeout>
 80016e6:	1e03      	subs	r3, r0, #0
 80016e8:	d001      	beq.n	80016ee <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	e0e3      	b.n	80018b6 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	2241      	movs	r2, #65	; 0x41
 80016f2:	2121      	movs	r1, #33	; 0x21
 80016f4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	2242      	movs	r2, #66	; 0x42
 80016fa:	2140      	movs	r1, #64	; 0x40
 80016fc:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	2200      	movs	r2, #0
 8001702:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001708:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	222c      	movs	r2, #44	; 0x2c
 800170e:	18ba      	adds	r2, r7, r2
 8001710:	8812      	ldrh	r2, [r2, #0]
 8001712:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2200      	movs	r2, #0
 8001718:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800171a:	1dbb      	adds	r3, r7, #6
 800171c:	881c      	ldrh	r4, [r3, #0]
 800171e:	2308      	movs	r3, #8
 8001720:	18fb      	adds	r3, r7, r3
 8001722:	881a      	ldrh	r2, [r3, #0]
 8001724:	230a      	movs	r3, #10
 8001726:	18fb      	adds	r3, r7, r3
 8001728:	8819      	ldrh	r1, [r3, #0]
 800172a:	68f8      	ldr	r0, [r7, #12]
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	9301      	str	r3, [sp, #4]
 8001730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001732:	9300      	str	r3, [sp, #0]
 8001734:	0023      	movs	r3, r4
 8001736:	f000 f9f9 	bl	8001b2c <I2C_RequestMemoryWrite>
 800173a:	1e03      	subs	r3, r0, #0
 800173c:	d005      	beq.n	800174a <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	2240      	movs	r2, #64	; 0x40
 8001742:	2100      	movs	r1, #0
 8001744:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e0b5      	b.n	80018b6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800174e:	b29b      	uxth	r3, r3
 8001750:	2bff      	cmp	r3, #255	; 0xff
 8001752:	d911      	bls.n	8001778 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	22ff      	movs	r2, #255	; 0xff
 8001758:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800175e:	b2da      	uxtb	r2, r3
 8001760:	2380      	movs	r3, #128	; 0x80
 8001762:	045c      	lsls	r4, r3, #17
 8001764:	230a      	movs	r3, #10
 8001766:	18fb      	adds	r3, r7, r3
 8001768:	8819      	ldrh	r1, [r3, #0]
 800176a:	68f8      	ldr	r0, [r7, #12]
 800176c:	2300      	movs	r3, #0
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	0023      	movs	r3, r4
 8001772:	f000 fbf7 	bl	8001f64 <I2C_TransferConfig>
 8001776:	e012      	b.n	800179e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800177c:	b29a      	uxth	r2, r3
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001786:	b2da      	uxtb	r2, r3
 8001788:	2380      	movs	r3, #128	; 0x80
 800178a:	049c      	lsls	r4, r3, #18
 800178c:	230a      	movs	r3, #10
 800178e:	18fb      	adds	r3, r7, r3
 8001790:	8819      	ldrh	r1, [r3, #0]
 8001792:	68f8      	ldr	r0, [r7, #12]
 8001794:	2300      	movs	r3, #0
 8001796:	9300      	str	r3, [sp, #0]
 8001798:	0023      	movs	r3, r4
 800179a:	f000 fbe3 	bl	8001f64 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800179e:	697a      	ldr	r2, [r7, #20]
 80017a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	0018      	movs	r0, r3
 80017a6:	f000 fae8 	bl	8001d7a <I2C_WaitOnTXISFlagUntilTimeout>
 80017aa:	1e03      	subs	r3, r0, #0
 80017ac:	d001      	beq.n	80017b2 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e081      	b.n	80018b6 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b6:	781a      	ldrb	r2, [r3, #0]
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c2:	1c5a      	adds	r2, r3, #1
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017cc:	b29b      	uxth	r3, r3
 80017ce:	3b01      	subs	r3, #1
 80017d0:	b29a      	uxth	r2, r3
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017da:	3b01      	subs	r3, #1
 80017dc:	b29a      	uxth	r2, r3
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d03a      	beq.n	8001862 <HAL_I2C_Mem_Write+0x1fa>
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d136      	bne.n	8001862 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80017f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80017f6:	68f8      	ldr	r0, [r7, #12]
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	9300      	str	r3, [sp, #0]
 80017fc:	0013      	movs	r3, r2
 80017fe:	2200      	movs	r2, #0
 8001800:	2180      	movs	r1, #128	; 0x80
 8001802:	f000 fa7b 	bl	8001cfc <I2C_WaitOnFlagUntilTimeout>
 8001806:	1e03      	subs	r3, r0, #0
 8001808:	d001      	beq.n	800180e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e053      	b.n	80018b6 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001812:	b29b      	uxth	r3, r3
 8001814:	2bff      	cmp	r3, #255	; 0xff
 8001816:	d911      	bls.n	800183c <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	22ff      	movs	r2, #255	; 0xff
 800181c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001822:	b2da      	uxtb	r2, r3
 8001824:	2380      	movs	r3, #128	; 0x80
 8001826:	045c      	lsls	r4, r3, #17
 8001828:	230a      	movs	r3, #10
 800182a:	18fb      	adds	r3, r7, r3
 800182c:	8819      	ldrh	r1, [r3, #0]
 800182e:	68f8      	ldr	r0, [r7, #12]
 8001830:	2300      	movs	r3, #0
 8001832:	9300      	str	r3, [sp, #0]
 8001834:	0023      	movs	r3, r4
 8001836:	f000 fb95 	bl	8001f64 <I2C_TransferConfig>
 800183a:	e012      	b.n	8001862 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001840:	b29a      	uxth	r2, r3
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800184a:	b2da      	uxtb	r2, r3
 800184c:	2380      	movs	r3, #128	; 0x80
 800184e:	049c      	lsls	r4, r3, #18
 8001850:	230a      	movs	r3, #10
 8001852:	18fb      	adds	r3, r7, r3
 8001854:	8819      	ldrh	r1, [r3, #0]
 8001856:	68f8      	ldr	r0, [r7, #12]
 8001858:	2300      	movs	r3, #0
 800185a:	9300      	str	r3, [sp, #0]
 800185c:	0023      	movs	r3, r4
 800185e:	f000 fb81 	bl	8001f64 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001866:	b29b      	uxth	r3, r3
 8001868:	2b00      	cmp	r3, #0
 800186a:	d198      	bne.n	800179e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800186c:	697a      	ldr	r2, [r7, #20]
 800186e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	0018      	movs	r0, r3
 8001874:	f000 fac0 	bl	8001df8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001878:	1e03      	subs	r3, r0, #0
 800187a:	d001      	beq.n	8001880 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 800187c:	2301      	movs	r3, #1
 800187e:	e01a      	b.n	80018b6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2220      	movs	r2, #32
 8001886:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	685a      	ldr	r2, [r3, #4]
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	490b      	ldr	r1, [pc, #44]	; (80018c0 <HAL_I2C_Mem_Write+0x258>)
 8001894:	400a      	ands	r2, r1
 8001896:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2241      	movs	r2, #65	; 0x41
 800189c:	2120      	movs	r1, #32
 800189e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	2242      	movs	r2, #66	; 0x42
 80018a4:	2100      	movs	r1, #0
 80018a6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	2240      	movs	r2, #64	; 0x40
 80018ac:	2100      	movs	r1, #0
 80018ae:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80018b0:	2300      	movs	r3, #0
 80018b2:	e000      	b.n	80018b6 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80018b4:	2302      	movs	r3, #2
  }
}
 80018b6:	0018      	movs	r0, r3
 80018b8:	46bd      	mov	sp, r7
 80018ba:	b007      	add	sp, #28
 80018bc:	bd90      	pop	{r4, r7, pc}
 80018be:	46c0      	nop			; (mov r8, r8)
 80018c0:	fe00e800 	.word	0xfe00e800

080018c4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018c4:	b590      	push	{r4, r7, lr}
 80018c6:	b089      	sub	sp, #36	; 0x24
 80018c8:	af02      	add	r7, sp, #8
 80018ca:	60f8      	str	r0, [r7, #12]
 80018cc:	000c      	movs	r4, r1
 80018ce:	0010      	movs	r0, r2
 80018d0:	0019      	movs	r1, r3
 80018d2:	230a      	movs	r3, #10
 80018d4:	18fb      	adds	r3, r7, r3
 80018d6:	1c22      	adds	r2, r4, #0
 80018d8:	801a      	strh	r2, [r3, #0]
 80018da:	2308      	movs	r3, #8
 80018dc:	18fb      	adds	r3, r7, r3
 80018de:	1c02      	adds	r2, r0, #0
 80018e0:	801a      	strh	r2, [r3, #0]
 80018e2:	1dbb      	adds	r3, r7, #6
 80018e4:	1c0a      	adds	r2, r1, #0
 80018e6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	2241      	movs	r2, #65	; 0x41
 80018ec:	5c9b      	ldrb	r3, [r3, r2]
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	2b20      	cmp	r3, #32
 80018f2:	d000      	beq.n	80018f6 <HAL_I2C_Mem_Read+0x32>
 80018f4:	e110      	b.n	8001b18 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 80018f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d004      	beq.n	8001906 <HAL_I2C_Mem_Read+0x42>
 80018fc:	232c      	movs	r3, #44	; 0x2c
 80018fe:	18fb      	adds	r3, r7, r3
 8001900:	881b      	ldrh	r3, [r3, #0]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d105      	bne.n	8001912 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	2280      	movs	r2, #128	; 0x80
 800190a:	0092      	lsls	r2, r2, #2
 800190c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e103      	b.n	8001b1a <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2240      	movs	r2, #64	; 0x40
 8001916:	5c9b      	ldrb	r3, [r3, r2]
 8001918:	2b01      	cmp	r3, #1
 800191a:	d101      	bne.n	8001920 <HAL_I2C_Mem_Read+0x5c>
 800191c:	2302      	movs	r3, #2
 800191e:	e0fc      	b.n	8001b1a <HAL_I2C_Mem_Read+0x256>
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	2240      	movs	r2, #64	; 0x40
 8001924:	2101      	movs	r1, #1
 8001926:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001928:	f7ff fbc2 	bl	80010b0 <HAL_GetTick>
 800192c:	0003      	movs	r3, r0
 800192e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001930:	2380      	movs	r3, #128	; 0x80
 8001932:	0219      	lsls	r1, r3, #8
 8001934:	68f8      	ldr	r0, [r7, #12]
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	9300      	str	r3, [sp, #0]
 800193a:	2319      	movs	r3, #25
 800193c:	2201      	movs	r2, #1
 800193e:	f000 f9dd 	bl	8001cfc <I2C_WaitOnFlagUntilTimeout>
 8001942:	1e03      	subs	r3, r0, #0
 8001944:	d001      	beq.n	800194a <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e0e7      	b.n	8001b1a <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2241      	movs	r2, #65	; 0x41
 800194e:	2122      	movs	r1, #34	; 0x22
 8001950:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	2242      	movs	r2, #66	; 0x42
 8001956:	2140      	movs	r1, #64	; 0x40
 8001958:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	2200      	movs	r2, #0
 800195e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001964:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	222c      	movs	r2, #44	; 0x2c
 800196a:	18ba      	adds	r2, r7, r2
 800196c:	8812      	ldrh	r2, [r2, #0]
 800196e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2200      	movs	r2, #0
 8001974:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001976:	1dbb      	adds	r3, r7, #6
 8001978:	881c      	ldrh	r4, [r3, #0]
 800197a:	2308      	movs	r3, #8
 800197c:	18fb      	adds	r3, r7, r3
 800197e:	881a      	ldrh	r2, [r3, #0]
 8001980:	230a      	movs	r3, #10
 8001982:	18fb      	adds	r3, r7, r3
 8001984:	8819      	ldrh	r1, [r3, #0]
 8001986:	68f8      	ldr	r0, [r7, #12]
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	9301      	str	r3, [sp, #4]
 800198c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	0023      	movs	r3, r4
 8001992:	f000 f92f 	bl	8001bf4 <I2C_RequestMemoryRead>
 8001996:	1e03      	subs	r3, r0, #0
 8001998:	d005      	beq.n	80019a6 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	2240      	movs	r2, #64	; 0x40
 800199e:	2100      	movs	r1, #0
 80019a0:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e0b9      	b.n	8001b1a <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	2bff      	cmp	r3, #255	; 0xff
 80019ae:	d911      	bls.n	80019d4 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	22ff      	movs	r2, #255	; 0xff
 80019b4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019ba:	b2da      	uxtb	r2, r3
 80019bc:	2380      	movs	r3, #128	; 0x80
 80019be:	045c      	lsls	r4, r3, #17
 80019c0:	230a      	movs	r3, #10
 80019c2:	18fb      	adds	r3, r7, r3
 80019c4:	8819      	ldrh	r1, [r3, #0]
 80019c6:	68f8      	ldr	r0, [r7, #12]
 80019c8:	4b56      	ldr	r3, [pc, #344]	; (8001b24 <HAL_I2C_Mem_Read+0x260>)
 80019ca:	9300      	str	r3, [sp, #0]
 80019cc:	0023      	movs	r3, r4
 80019ce:	f000 fac9 	bl	8001f64 <I2C_TransferConfig>
 80019d2:	e012      	b.n	80019fa <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019d8:	b29a      	uxth	r2, r3
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019e2:	b2da      	uxtb	r2, r3
 80019e4:	2380      	movs	r3, #128	; 0x80
 80019e6:	049c      	lsls	r4, r3, #18
 80019e8:	230a      	movs	r3, #10
 80019ea:	18fb      	adds	r3, r7, r3
 80019ec:	8819      	ldrh	r1, [r3, #0]
 80019ee:	68f8      	ldr	r0, [r7, #12]
 80019f0:	4b4c      	ldr	r3, [pc, #304]	; (8001b24 <HAL_I2C_Mem_Read+0x260>)
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	0023      	movs	r3, r4
 80019f6:	f000 fab5 	bl	8001f64 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80019fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80019fc:	68f8      	ldr	r0, [r7, #12]
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	9300      	str	r3, [sp, #0]
 8001a02:	0013      	movs	r3, r2
 8001a04:	2200      	movs	r2, #0
 8001a06:	2104      	movs	r1, #4
 8001a08:	f000 f978 	bl	8001cfc <I2C_WaitOnFlagUntilTimeout>
 8001a0c:	1e03      	subs	r3, r0, #0
 8001a0e:	d001      	beq.n	8001a14 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e082      	b.n	8001b1a <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a1e:	b2d2      	uxtb	r2, r2
 8001a20:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a26:	1c5a      	adds	r2, r3, #1
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a30:	3b01      	subs	r3, #1
 8001a32:	b29a      	uxth	r2, r3
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	b29a      	uxth	r2, r3
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d03a      	beq.n	8001ac6 <HAL_I2C_Mem_Read+0x202>
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d136      	bne.n	8001ac6 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001a58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a5a:	68f8      	ldr	r0, [r7, #12]
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	9300      	str	r3, [sp, #0]
 8001a60:	0013      	movs	r3, r2
 8001a62:	2200      	movs	r2, #0
 8001a64:	2180      	movs	r1, #128	; 0x80
 8001a66:	f000 f949 	bl	8001cfc <I2C_WaitOnFlagUntilTimeout>
 8001a6a:	1e03      	subs	r3, r0, #0
 8001a6c:	d001      	beq.n	8001a72 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e053      	b.n	8001b1a <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	2bff      	cmp	r3, #255	; 0xff
 8001a7a:	d911      	bls.n	8001aa0 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	22ff      	movs	r2, #255	; 0xff
 8001a80:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a86:	b2da      	uxtb	r2, r3
 8001a88:	2380      	movs	r3, #128	; 0x80
 8001a8a:	045c      	lsls	r4, r3, #17
 8001a8c:	230a      	movs	r3, #10
 8001a8e:	18fb      	adds	r3, r7, r3
 8001a90:	8819      	ldrh	r1, [r3, #0]
 8001a92:	68f8      	ldr	r0, [r7, #12]
 8001a94:	2300      	movs	r3, #0
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	0023      	movs	r3, r4
 8001a9a:	f000 fa63 	bl	8001f64 <I2C_TransferConfig>
 8001a9e:	e012      	b.n	8001ac6 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001aa4:	b29a      	uxth	r2, r3
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	2380      	movs	r3, #128	; 0x80
 8001ab2:	049c      	lsls	r4, r3, #18
 8001ab4:	230a      	movs	r3, #10
 8001ab6:	18fb      	adds	r3, r7, r3
 8001ab8:	8819      	ldrh	r1, [r3, #0]
 8001aba:	68f8      	ldr	r0, [r7, #12]
 8001abc:	2300      	movs	r3, #0
 8001abe:	9300      	str	r3, [sp, #0]
 8001ac0:	0023      	movs	r3, r4
 8001ac2:	f000 fa4f 	bl	8001f64 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d194      	bne.n	80019fa <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ad0:	697a      	ldr	r2, [r7, #20]
 8001ad2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	0018      	movs	r0, r3
 8001ad8:	f000 f98e 	bl	8001df8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001adc:	1e03      	subs	r3, r0, #0
 8001ade:	d001      	beq.n	8001ae4 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e01a      	b.n	8001b1a <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2220      	movs	r2, #32
 8001aea:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	685a      	ldr	r2, [r3, #4]
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	490c      	ldr	r1, [pc, #48]	; (8001b28 <HAL_I2C_Mem_Read+0x264>)
 8001af8:	400a      	ands	r2, r1
 8001afa:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2241      	movs	r2, #65	; 0x41
 8001b00:	2120      	movs	r1, #32
 8001b02:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2242      	movs	r2, #66	; 0x42
 8001b08:	2100      	movs	r1, #0
 8001b0a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2240      	movs	r2, #64	; 0x40
 8001b10:	2100      	movs	r1, #0
 8001b12:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001b14:	2300      	movs	r3, #0
 8001b16:	e000      	b.n	8001b1a <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001b18:	2302      	movs	r3, #2
  }
}
 8001b1a:	0018      	movs	r0, r3
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	b007      	add	sp, #28
 8001b20:	bd90      	pop	{r4, r7, pc}
 8001b22:	46c0      	nop			; (mov r8, r8)
 8001b24:	80002400 	.word	0x80002400
 8001b28:	fe00e800 	.word	0xfe00e800

08001b2c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001b2c:	b5b0      	push	{r4, r5, r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af02      	add	r7, sp, #8
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	000c      	movs	r4, r1
 8001b36:	0010      	movs	r0, r2
 8001b38:	0019      	movs	r1, r3
 8001b3a:	250a      	movs	r5, #10
 8001b3c:	197b      	adds	r3, r7, r5
 8001b3e:	1c22      	adds	r2, r4, #0
 8001b40:	801a      	strh	r2, [r3, #0]
 8001b42:	2308      	movs	r3, #8
 8001b44:	18fb      	adds	r3, r7, r3
 8001b46:	1c02      	adds	r2, r0, #0
 8001b48:	801a      	strh	r2, [r3, #0]
 8001b4a:	1dbb      	adds	r3, r7, #6
 8001b4c:	1c0a      	adds	r2, r1, #0
 8001b4e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001b50:	1dbb      	adds	r3, r7, #6
 8001b52:	881b      	ldrh	r3, [r3, #0]
 8001b54:	b2da      	uxtb	r2, r3
 8001b56:	2380      	movs	r3, #128	; 0x80
 8001b58:	045c      	lsls	r4, r3, #17
 8001b5a:	197b      	adds	r3, r7, r5
 8001b5c:	8819      	ldrh	r1, [r3, #0]
 8001b5e:	68f8      	ldr	r0, [r7, #12]
 8001b60:	4b23      	ldr	r3, [pc, #140]	; (8001bf0 <I2C_RequestMemoryWrite+0xc4>)
 8001b62:	9300      	str	r3, [sp, #0]
 8001b64:	0023      	movs	r3, r4
 8001b66:	f000 f9fd 	bl	8001f64 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b6c:	6a39      	ldr	r1, [r7, #32]
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	0018      	movs	r0, r3
 8001b72:	f000 f902 	bl	8001d7a <I2C_WaitOnTXISFlagUntilTimeout>
 8001b76:	1e03      	subs	r3, r0, #0
 8001b78:	d001      	beq.n	8001b7e <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e033      	b.n	8001be6 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001b7e:	1dbb      	adds	r3, r7, #6
 8001b80:	881b      	ldrh	r3, [r3, #0]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d107      	bne.n	8001b96 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001b86:	2308      	movs	r3, #8
 8001b88:	18fb      	adds	r3, r7, r3
 8001b8a:	881b      	ldrh	r3, [r3, #0]
 8001b8c:	b2da      	uxtb	r2, r3
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	629a      	str	r2, [r3, #40]	; 0x28
 8001b94:	e019      	b.n	8001bca <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001b96:	2308      	movs	r3, #8
 8001b98:	18fb      	adds	r3, r7, r3
 8001b9a:	881b      	ldrh	r3, [r3, #0]
 8001b9c:	0a1b      	lsrs	r3, r3, #8
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	b2da      	uxtb	r2, r3
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ba8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001baa:	6a39      	ldr	r1, [r7, #32]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	0018      	movs	r0, r3
 8001bb0:	f000 f8e3 	bl	8001d7a <I2C_WaitOnTXISFlagUntilTimeout>
 8001bb4:	1e03      	subs	r3, r0, #0
 8001bb6:	d001      	beq.n	8001bbc <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e014      	b.n	8001be6 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001bbc:	2308      	movs	r3, #8
 8001bbe:	18fb      	adds	r3, r7, r3
 8001bc0:	881b      	ldrh	r3, [r3, #0]
 8001bc2:	b2da      	uxtb	r2, r3
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001bca:	6a3a      	ldr	r2, [r7, #32]
 8001bcc:	68f8      	ldr	r0, [r7, #12]
 8001bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd0:	9300      	str	r3, [sp, #0]
 8001bd2:	0013      	movs	r3, r2
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2180      	movs	r1, #128	; 0x80
 8001bd8:	f000 f890 	bl	8001cfc <I2C_WaitOnFlagUntilTimeout>
 8001bdc:	1e03      	subs	r3, r0, #0
 8001bde:	d001      	beq.n	8001be4 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e000      	b.n	8001be6 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001be4:	2300      	movs	r3, #0
}
 8001be6:	0018      	movs	r0, r3
 8001be8:	46bd      	mov	sp, r7
 8001bea:	b004      	add	sp, #16
 8001bec:	bdb0      	pop	{r4, r5, r7, pc}
 8001bee:	46c0      	nop			; (mov r8, r8)
 8001bf0:	80002000 	.word	0x80002000

08001bf4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001bf4:	b5b0      	push	{r4, r5, r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af02      	add	r7, sp, #8
 8001bfa:	60f8      	str	r0, [r7, #12]
 8001bfc:	000c      	movs	r4, r1
 8001bfe:	0010      	movs	r0, r2
 8001c00:	0019      	movs	r1, r3
 8001c02:	250a      	movs	r5, #10
 8001c04:	197b      	adds	r3, r7, r5
 8001c06:	1c22      	adds	r2, r4, #0
 8001c08:	801a      	strh	r2, [r3, #0]
 8001c0a:	2308      	movs	r3, #8
 8001c0c:	18fb      	adds	r3, r7, r3
 8001c0e:	1c02      	adds	r2, r0, #0
 8001c10:	801a      	strh	r2, [r3, #0]
 8001c12:	1dbb      	adds	r3, r7, #6
 8001c14:	1c0a      	adds	r2, r1, #0
 8001c16:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001c18:	1dbb      	adds	r3, r7, #6
 8001c1a:	881b      	ldrh	r3, [r3, #0]
 8001c1c:	b2da      	uxtb	r2, r3
 8001c1e:	197b      	adds	r3, r7, r5
 8001c20:	8819      	ldrh	r1, [r3, #0]
 8001c22:	68f8      	ldr	r0, [r7, #12]
 8001c24:	4b23      	ldr	r3, [pc, #140]	; (8001cb4 <I2C_RequestMemoryRead+0xc0>)
 8001c26:	9300      	str	r3, [sp, #0]
 8001c28:	2300      	movs	r3, #0
 8001c2a:	f000 f99b 	bl	8001f64 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c30:	6a39      	ldr	r1, [r7, #32]
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	0018      	movs	r0, r3
 8001c36:	f000 f8a0 	bl	8001d7a <I2C_WaitOnTXISFlagUntilTimeout>
 8001c3a:	1e03      	subs	r3, r0, #0
 8001c3c:	d001      	beq.n	8001c42 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e033      	b.n	8001caa <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001c42:	1dbb      	adds	r3, r7, #6
 8001c44:	881b      	ldrh	r3, [r3, #0]
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d107      	bne.n	8001c5a <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c4a:	2308      	movs	r3, #8
 8001c4c:	18fb      	adds	r3, r7, r3
 8001c4e:	881b      	ldrh	r3, [r3, #0]
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	629a      	str	r2, [r3, #40]	; 0x28
 8001c58:	e019      	b.n	8001c8e <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001c5a:	2308      	movs	r3, #8
 8001c5c:	18fb      	adds	r3, r7, r3
 8001c5e:	881b      	ldrh	r3, [r3, #0]
 8001c60:	0a1b      	lsrs	r3, r3, #8
 8001c62:	b29b      	uxth	r3, r3
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c6e:	6a39      	ldr	r1, [r7, #32]
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	0018      	movs	r0, r3
 8001c74:	f000 f881 	bl	8001d7a <I2C_WaitOnTXISFlagUntilTimeout>
 8001c78:	1e03      	subs	r3, r0, #0
 8001c7a:	d001      	beq.n	8001c80 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e014      	b.n	8001caa <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c80:	2308      	movs	r3, #8
 8001c82:	18fb      	adds	r3, r7, r3
 8001c84:	881b      	ldrh	r3, [r3, #0]
 8001c86:	b2da      	uxtb	r2, r3
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001c8e:	6a3a      	ldr	r2, [r7, #32]
 8001c90:	68f8      	ldr	r0, [r7, #12]
 8001c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c94:	9300      	str	r3, [sp, #0]
 8001c96:	0013      	movs	r3, r2
 8001c98:	2200      	movs	r2, #0
 8001c9a:	2140      	movs	r1, #64	; 0x40
 8001c9c:	f000 f82e 	bl	8001cfc <I2C_WaitOnFlagUntilTimeout>
 8001ca0:	1e03      	subs	r3, r0, #0
 8001ca2:	d001      	beq.n	8001ca8 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e000      	b.n	8001caa <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	0018      	movs	r0, r3
 8001cac:	46bd      	mov	sp, r7
 8001cae:	b004      	add	sp, #16
 8001cb0:	bdb0      	pop	{r4, r5, r7, pc}
 8001cb2:	46c0      	nop			; (mov r8, r8)
 8001cb4:	80002000 	.word	0x80002000

08001cb8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	699b      	ldr	r3, [r3, #24]
 8001cc6:	2202      	movs	r2, #2
 8001cc8:	4013      	ands	r3, r2
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d103      	bne.n	8001cd6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	4013      	ands	r3, r2
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d007      	beq.n	8001cf4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	699a      	ldr	r2, [r3, #24]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2101      	movs	r1, #1
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	619a      	str	r2, [r3, #24]
  }
}
 8001cf4:	46c0      	nop			; (mov r8, r8)
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	b002      	add	sp, #8
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	60f8      	str	r0, [r7, #12]
 8001d04:	60b9      	str	r1, [r7, #8]
 8001d06:	603b      	str	r3, [r7, #0]
 8001d08:	1dfb      	adds	r3, r7, #7
 8001d0a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d0c:	e021      	b.n	8001d52 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	3301      	adds	r3, #1
 8001d12:	d01e      	beq.n	8001d52 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d14:	f7ff f9cc 	bl	80010b0 <HAL_GetTick>
 8001d18:	0002      	movs	r2, r0
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	683a      	ldr	r2, [r7, #0]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d302      	bcc.n	8001d2a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d113      	bne.n	8001d52 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d2e:	2220      	movs	r2, #32
 8001d30:	431a      	orrs	r2, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2241      	movs	r2, #65	; 0x41
 8001d3a:	2120      	movs	r1, #32
 8001d3c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2242      	movs	r2, #66	; 0x42
 8001d42:	2100      	movs	r1, #0
 8001d44:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2240      	movs	r2, #64	; 0x40
 8001d4a:	2100      	movs	r1, #0
 8001d4c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e00f      	b.n	8001d72 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	68ba      	ldr	r2, [r7, #8]
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	68ba      	ldr	r2, [r7, #8]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	425a      	negs	r2, r3
 8001d62:	4153      	adcs	r3, r2
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	001a      	movs	r2, r3
 8001d68:	1dfb      	adds	r3, r7, #7
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d0ce      	beq.n	8001d0e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	0018      	movs	r0, r3
 8001d74:	46bd      	mov	sp, r7
 8001d76:	b004      	add	sp, #16
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	b084      	sub	sp, #16
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	60f8      	str	r0, [r7, #12]
 8001d82:	60b9      	str	r1, [r7, #8]
 8001d84:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001d86:	e02b      	b.n	8001de0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	68b9      	ldr	r1, [r7, #8]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	0018      	movs	r0, r3
 8001d90:	f000 f86e 	bl	8001e70 <I2C_IsAcknowledgeFailed>
 8001d94:	1e03      	subs	r3, r0, #0
 8001d96:	d001      	beq.n	8001d9c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e029      	b.n	8001df0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	d01e      	beq.n	8001de0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001da2:	f7ff f985 	bl	80010b0 <HAL_GetTick>
 8001da6:	0002      	movs	r2, r0
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	68ba      	ldr	r2, [r7, #8]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d302      	bcc.n	8001db8 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d113      	bne.n	8001de0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dbc:	2220      	movs	r2, #32
 8001dbe:	431a      	orrs	r2, r3
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2241      	movs	r2, #65	; 0x41
 8001dc8:	2120      	movs	r1, #32
 8001dca:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	2242      	movs	r2, #66	; 0x42
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	2240      	movs	r2, #64	; 0x40
 8001dd8:	2100      	movs	r1, #0
 8001dda:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e007      	b.n	8001df0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	699b      	ldr	r3, [r3, #24]
 8001de6:	2202      	movs	r2, #2
 8001de8:	4013      	ands	r3, r2
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d1cc      	bne.n	8001d88 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001dee:	2300      	movs	r3, #0
}
 8001df0:	0018      	movs	r0, r3
 8001df2:	46bd      	mov	sp, r7
 8001df4:	b004      	add	sp, #16
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e04:	e028      	b.n	8001e58 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	68b9      	ldr	r1, [r7, #8]
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	f000 f82f 	bl	8001e70 <I2C_IsAcknowledgeFailed>
 8001e12:	1e03      	subs	r3, r0, #0
 8001e14:	d001      	beq.n	8001e1a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e026      	b.n	8001e68 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e1a:	f7ff f949 	bl	80010b0 <HAL_GetTick>
 8001e1e:	0002      	movs	r2, r0
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	68ba      	ldr	r2, [r7, #8]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d302      	bcc.n	8001e30 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d113      	bne.n	8001e58 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e34:	2220      	movs	r2, #32
 8001e36:	431a      	orrs	r2, r3
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2241      	movs	r2, #65	; 0x41
 8001e40:	2120      	movs	r1, #32
 8001e42:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2242      	movs	r2, #66	; 0x42
 8001e48:	2100      	movs	r1, #0
 8001e4a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2240      	movs	r2, #64	; 0x40
 8001e50:	2100      	movs	r1, #0
 8001e52:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e007      	b.n	8001e68 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	699b      	ldr	r3, [r3, #24]
 8001e5e:	2220      	movs	r2, #32
 8001e60:	4013      	ands	r3, r2
 8001e62:	2b20      	cmp	r3, #32
 8001e64:	d1cf      	bne.n	8001e06 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001e66:	2300      	movs	r3, #0
}
 8001e68:	0018      	movs	r0, r3
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	b004      	add	sp, #16
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	60f8      	str	r0, [r7, #12]
 8001e78:	60b9      	str	r1, [r7, #8]
 8001e7a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	2210      	movs	r2, #16
 8001e84:	4013      	ands	r3, r2
 8001e86:	2b10      	cmp	r3, #16
 8001e88:	d164      	bne.n	8001f54 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	685a      	ldr	r2, [r3, #4]
 8001e90:	2380      	movs	r3, #128	; 0x80
 8001e92:	049b      	lsls	r3, r3, #18
 8001e94:	401a      	ands	r2, r3
 8001e96:	2380      	movs	r3, #128	; 0x80
 8001e98:	049b      	lsls	r3, r3, #18
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d02b      	beq.n	8001ef6 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	685a      	ldr	r2, [r3, #4]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2180      	movs	r1, #128	; 0x80
 8001eaa:	01c9      	lsls	r1, r1, #7
 8001eac:	430a      	orrs	r2, r1
 8001eae:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001eb0:	e021      	b.n	8001ef6 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	d01e      	beq.n	8001ef6 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001eb8:	f7ff f8fa 	bl	80010b0 <HAL_GetTick>
 8001ebc:	0002      	movs	r2, r0
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	68ba      	ldr	r2, [r7, #8]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d302      	bcc.n	8001ece <I2C_IsAcknowledgeFailed+0x5e>
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d113      	bne.n	8001ef6 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed2:	2220      	movs	r2, #32
 8001ed4:	431a      	orrs	r2, r3
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2241      	movs	r2, #65	; 0x41
 8001ede:	2120      	movs	r1, #32
 8001ee0:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	2242      	movs	r2, #66	; 0x42
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2240      	movs	r2, #64	; 0x40
 8001eee:	2100      	movs	r1, #0
 8001ef0:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e02f      	b.n	8001f56 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	2220      	movs	r2, #32
 8001efe:	4013      	ands	r3, r2
 8001f00:	2b20      	cmp	r3, #32
 8001f02:	d1d6      	bne.n	8001eb2 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2210      	movs	r2, #16
 8001f0a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2220      	movs	r2, #32
 8001f12:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	0018      	movs	r0, r3
 8001f18:	f7ff fece 	bl	8001cb8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	685a      	ldr	r2, [r3, #4]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	490e      	ldr	r1, [pc, #56]	; (8001f60 <I2C_IsAcknowledgeFailed+0xf0>)
 8001f28:	400a      	ands	r2, r1
 8001f2a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f30:	2204      	movs	r2, #4
 8001f32:	431a      	orrs	r2, r3
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2241      	movs	r2, #65	; 0x41
 8001f3c:	2120      	movs	r1, #32
 8001f3e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2242      	movs	r2, #66	; 0x42
 8001f44:	2100      	movs	r1, #0
 8001f46:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	2240      	movs	r2, #64	; 0x40
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e000      	b.n	8001f56 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	0018      	movs	r0, r3
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	b004      	add	sp, #16
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	46c0      	nop			; (mov r8, r8)
 8001f60:	fe00e800 	.word	0xfe00e800

08001f64 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001f64:	b590      	push	{r4, r7, lr}
 8001f66:	b085      	sub	sp, #20
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	0008      	movs	r0, r1
 8001f6e:	0011      	movs	r1, r2
 8001f70:	607b      	str	r3, [r7, #4]
 8001f72:	240a      	movs	r4, #10
 8001f74:	193b      	adds	r3, r7, r4
 8001f76:	1c02      	adds	r2, r0, #0
 8001f78:	801a      	strh	r2, [r3, #0]
 8001f7a:	2009      	movs	r0, #9
 8001f7c:	183b      	adds	r3, r7, r0
 8001f7e:	1c0a      	adds	r2, r1, #0
 8001f80:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	6a3a      	ldr	r2, [r7, #32]
 8001f8a:	0d51      	lsrs	r1, r2, #21
 8001f8c:	2280      	movs	r2, #128	; 0x80
 8001f8e:	00d2      	lsls	r2, r2, #3
 8001f90:	400a      	ands	r2, r1
 8001f92:	490e      	ldr	r1, [pc, #56]	; (8001fcc <I2C_TransferConfig+0x68>)
 8001f94:	430a      	orrs	r2, r1
 8001f96:	43d2      	mvns	r2, r2
 8001f98:	401a      	ands	r2, r3
 8001f9a:	0011      	movs	r1, r2
 8001f9c:	193b      	adds	r3, r7, r4
 8001f9e:	881b      	ldrh	r3, [r3, #0]
 8001fa0:	059b      	lsls	r3, r3, #22
 8001fa2:	0d9a      	lsrs	r2, r3, #22
 8001fa4:	183b      	adds	r3, r7, r0
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	0418      	lsls	r0, r3, #16
 8001faa:	23ff      	movs	r3, #255	; 0xff
 8001fac:	041b      	lsls	r3, r3, #16
 8001fae:	4003      	ands	r3, r0
 8001fb0:	431a      	orrs	r2, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	431a      	orrs	r2, r3
 8001fb6:	6a3b      	ldr	r3, [r7, #32]
 8001fb8:	431a      	orrs	r2, r3
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	430a      	orrs	r2, r1
 8001fc0:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8001fc2:	46c0      	nop			; (mov r8, r8)
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	b005      	add	sp, #20
 8001fc8:	bd90      	pop	{r4, r7, pc}
 8001fca:	46c0      	nop			; (mov r8, r8)
 8001fcc:	03ff63ff 	.word	0x03ff63ff

08001fd0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
 8001fd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2241      	movs	r2, #65	; 0x41
 8001fde:	5c9b      	ldrb	r3, [r3, r2]
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	2b20      	cmp	r3, #32
 8001fe4:	d138      	bne.n	8002058 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2240      	movs	r2, #64	; 0x40
 8001fea:	5c9b      	ldrb	r3, [r3, r2]
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d101      	bne.n	8001ff4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	e032      	b.n	800205a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2240      	movs	r2, #64	; 0x40
 8001ff8:	2101      	movs	r1, #1
 8001ffa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2241      	movs	r2, #65	; 0x41
 8002000:	2124      	movs	r1, #36	; 0x24
 8002002:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2101      	movs	r1, #1
 8002010:	438a      	bics	r2, r1
 8002012:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4911      	ldr	r1, [pc, #68]	; (8002064 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002020:	400a      	ands	r2, r1
 8002022:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	6819      	ldr	r1, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	683a      	ldr	r2, [r7, #0]
 8002030:	430a      	orrs	r2, r1
 8002032:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	2101      	movs	r1, #1
 8002040:	430a      	orrs	r2, r1
 8002042:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2241      	movs	r2, #65	; 0x41
 8002048:	2120      	movs	r1, #32
 800204a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2240      	movs	r2, #64	; 0x40
 8002050:	2100      	movs	r1, #0
 8002052:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002054:	2300      	movs	r3, #0
 8002056:	e000      	b.n	800205a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002058:	2302      	movs	r3, #2
  }
}
 800205a:	0018      	movs	r0, r3
 800205c:	46bd      	mov	sp, r7
 800205e:	b002      	add	sp, #8
 8002060:	bd80      	pop	{r7, pc}
 8002062:	46c0      	nop			; (mov r8, r8)
 8002064:	ffffefff 	.word	0xffffefff

08002068 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2241      	movs	r2, #65	; 0x41
 8002076:	5c9b      	ldrb	r3, [r3, r2]
 8002078:	b2db      	uxtb	r3, r3
 800207a:	2b20      	cmp	r3, #32
 800207c:	d139      	bne.n	80020f2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2240      	movs	r2, #64	; 0x40
 8002082:	5c9b      	ldrb	r3, [r3, r2]
 8002084:	2b01      	cmp	r3, #1
 8002086:	d101      	bne.n	800208c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002088:	2302      	movs	r3, #2
 800208a:	e033      	b.n	80020f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2240      	movs	r2, #64	; 0x40
 8002090:	2101      	movs	r1, #1
 8002092:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2241      	movs	r2, #65	; 0x41
 8002098:	2124      	movs	r1, #36	; 0x24
 800209a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2101      	movs	r1, #1
 80020a8:	438a      	bics	r2, r1
 80020aa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	4a11      	ldr	r2, [pc, #68]	; (80020fc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80020b8:	4013      	ands	r3, r2
 80020ba:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	021b      	lsls	r3, r3, #8
 80020c0:	68fa      	ldr	r2, [r7, #12]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	68fa      	ldr	r2, [r7, #12]
 80020cc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2101      	movs	r1, #1
 80020da:	430a      	orrs	r2, r1
 80020dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2241      	movs	r2, #65	; 0x41
 80020e2:	2120      	movs	r1, #32
 80020e4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2240      	movs	r2, #64	; 0x40
 80020ea:	2100      	movs	r1, #0
 80020ec:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80020ee:	2300      	movs	r3, #0
 80020f0:	e000      	b.n	80020f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80020f2:	2302      	movs	r3, #2
  }
}
 80020f4:	0018      	movs	r0, r3
 80020f6:	46bd      	mov	sp, r7
 80020f8:	b004      	add	sp, #16
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	fffff0ff 	.word	0xfffff0ff

08002100 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b088      	sub	sp, #32
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e301      	b.n	8002716 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	2201      	movs	r2, #1
 8002118:	4013      	ands	r3, r2
 800211a:	d100      	bne.n	800211e <HAL_RCC_OscConfig+0x1e>
 800211c:	e08d      	b.n	800223a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800211e:	4bc3      	ldr	r3, [pc, #780]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	220c      	movs	r2, #12
 8002124:	4013      	ands	r3, r2
 8002126:	2b04      	cmp	r3, #4
 8002128:	d00e      	beq.n	8002148 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800212a:	4bc0      	ldr	r3, [pc, #768]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	220c      	movs	r2, #12
 8002130:	4013      	ands	r3, r2
 8002132:	2b08      	cmp	r3, #8
 8002134:	d116      	bne.n	8002164 <HAL_RCC_OscConfig+0x64>
 8002136:	4bbd      	ldr	r3, [pc, #756]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002138:	685a      	ldr	r2, [r3, #4]
 800213a:	2380      	movs	r3, #128	; 0x80
 800213c:	025b      	lsls	r3, r3, #9
 800213e:	401a      	ands	r2, r3
 8002140:	2380      	movs	r3, #128	; 0x80
 8002142:	025b      	lsls	r3, r3, #9
 8002144:	429a      	cmp	r2, r3
 8002146:	d10d      	bne.n	8002164 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002148:	4bb8      	ldr	r3, [pc, #736]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	2380      	movs	r3, #128	; 0x80
 800214e:	029b      	lsls	r3, r3, #10
 8002150:	4013      	ands	r3, r2
 8002152:	d100      	bne.n	8002156 <HAL_RCC_OscConfig+0x56>
 8002154:	e070      	b.n	8002238 <HAL_RCC_OscConfig+0x138>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d000      	beq.n	8002160 <HAL_RCC_OscConfig+0x60>
 800215e:	e06b      	b.n	8002238 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e2d8      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b01      	cmp	r3, #1
 800216a:	d107      	bne.n	800217c <HAL_RCC_OscConfig+0x7c>
 800216c:	4baf      	ldr	r3, [pc, #700]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	4bae      	ldr	r3, [pc, #696]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002172:	2180      	movs	r1, #128	; 0x80
 8002174:	0249      	lsls	r1, r1, #9
 8002176:	430a      	orrs	r2, r1
 8002178:	601a      	str	r2, [r3, #0]
 800217a:	e02f      	b.n	80021dc <HAL_RCC_OscConfig+0xdc>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d10c      	bne.n	800219e <HAL_RCC_OscConfig+0x9e>
 8002184:	4ba9      	ldr	r3, [pc, #676]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	4ba8      	ldr	r3, [pc, #672]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 800218a:	49a9      	ldr	r1, [pc, #676]	; (8002430 <HAL_RCC_OscConfig+0x330>)
 800218c:	400a      	ands	r2, r1
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	4ba6      	ldr	r3, [pc, #664]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	4ba5      	ldr	r3, [pc, #660]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002196:	49a7      	ldr	r1, [pc, #668]	; (8002434 <HAL_RCC_OscConfig+0x334>)
 8002198:	400a      	ands	r2, r1
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	e01e      	b.n	80021dc <HAL_RCC_OscConfig+0xdc>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	2b05      	cmp	r3, #5
 80021a4:	d10e      	bne.n	80021c4 <HAL_RCC_OscConfig+0xc4>
 80021a6:	4ba1      	ldr	r3, [pc, #644]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	4ba0      	ldr	r3, [pc, #640]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80021ac:	2180      	movs	r1, #128	; 0x80
 80021ae:	02c9      	lsls	r1, r1, #11
 80021b0:	430a      	orrs	r2, r1
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	4b9d      	ldr	r3, [pc, #628]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	4b9c      	ldr	r3, [pc, #624]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80021ba:	2180      	movs	r1, #128	; 0x80
 80021bc:	0249      	lsls	r1, r1, #9
 80021be:	430a      	orrs	r2, r1
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	e00b      	b.n	80021dc <HAL_RCC_OscConfig+0xdc>
 80021c4:	4b99      	ldr	r3, [pc, #612]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	4b98      	ldr	r3, [pc, #608]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80021ca:	4999      	ldr	r1, [pc, #612]	; (8002430 <HAL_RCC_OscConfig+0x330>)
 80021cc:	400a      	ands	r2, r1
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	4b96      	ldr	r3, [pc, #600]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	4b95      	ldr	r3, [pc, #596]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80021d6:	4997      	ldr	r1, [pc, #604]	; (8002434 <HAL_RCC_OscConfig+0x334>)
 80021d8:	400a      	ands	r2, r1
 80021da:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d014      	beq.n	800220e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e4:	f7fe ff64 	bl	80010b0 <HAL_GetTick>
 80021e8:	0003      	movs	r3, r0
 80021ea:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ec:	e008      	b.n	8002200 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021ee:	f7fe ff5f 	bl	80010b0 <HAL_GetTick>
 80021f2:	0002      	movs	r2, r0
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	2b64      	cmp	r3, #100	; 0x64
 80021fa:	d901      	bls.n	8002200 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e28a      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002200:	4b8a      	ldr	r3, [pc, #552]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	2380      	movs	r3, #128	; 0x80
 8002206:	029b      	lsls	r3, r3, #10
 8002208:	4013      	ands	r3, r2
 800220a:	d0f0      	beq.n	80021ee <HAL_RCC_OscConfig+0xee>
 800220c:	e015      	b.n	800223a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800220e:	f7fe ff4f 	bl	80010b0 <HAL_GetTick>
 8002212:	0003      	movs	r3, r0
 8002214:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002216:	e008      	b.n	800222a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002218:	f7fe ff4a 	bl	80010b0 <HAL_GetTick>
 800221c:	0002      	movs	r2, r0
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	2b64      	cmp	r3, #100	; 0x64
 8002224:	d901      	bls.n	800222a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e275      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800222a:	4b80      	ldr	r3, [pc, #512]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	2380      	movs	r3, #128	; 0x80
 8002230:	029b      	lsls	r3, r3, #10
 8002232:	4013      	ands	r3, r2
 8002234:	d1f0      	bne.n	8002218 <HAL_RCC_OscConfig+0x118>
 8002236:	e000      	b.n	800223a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002238:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	2202      	movs	r2, #2
 8002240:	4013      	ands	r3, r2
 8002242:	d100      	bne.n	8002246 <HAL_RCC_OscConfig+0x146>
 8002244:	e069      	b.n	800231a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002246:	4b79      	ldr	r3, [pc, #484]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	220c      	movs	r2, #12
 800224c:	4013      	ands	r3, r2
 800224e:	d00b      	beq.n	8002268 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002250:	4b76      	ldr	r3, [pc, #472]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	220c      	movs	r2, #12
 8002256:	4013      	ands	r3, r2
 8002258:	2b08      	cmp	r3, #8
 800225a:	d11c      	bne.n	8002296 <HAL_RCC_OscConfig+0x196>
 800225c:	4b73      	ldr	r3, [pc, #460]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 800225e:	685a      	ldr	r2, [r3, #4]
 8002260:	2380      	movs	r3, #128	; 0x80
 8002262:	025b      	lsls	r3, r3, #9
 8002264:	4013      	ands	r3, r2
 8002266:	d116      	bne.n	8002296 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002268:	4b70      	ldr	r3, [pc, #448]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2202      	movs	r2, #2
 800226e:	4013      	ands	r3, r2
 8002270:	d005      	beq.n	800227e <HAL_RCC_OscConfig+0x17e>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	2b01      	cmp	r3, #1
 8002278:	d001      	beq.n	800227e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e24b      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800227e:	4b6b      	ldr	r3, [pc, #428]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	22f8      	movs	r2, #248	; 0xf8
 8002284:	4393      	bics	r3, r2
 8002286:	0019      	movs	r1, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	691b      	ldr	r3, [r3, #16]
 800228c:	00da      	lsls	r2, r3, #3
 800228e:	4b67      	ldr	r3, [pc, #412]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002290:	430a      	orrs	r2, r1
 8002292:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002294:	e041      	b.n	800231a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	68db      	ldr	r3, [r3, #12]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d024      	beq.n	80022e8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800229e:	4b63      	ldr	r3, [pc, #396]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	4b62      	ldr	r3, [pc, #392]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80022a4:	2101      	movs	r1, #1
 80022a6:	430a      	orrs	r2, r1
 80022a8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022aa:	f7fe ff01 	bl	80010b0 <HAL_GetTick>
 80022ae:	0003      	movs	r3, r0
 80022b0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022b2:	e008      	b.n	80022c6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022b4:	f7fe fefc 	bl	80010b0 <HAL_GetTick>
 80022b8:	0002      	movs	r2, r0
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d901      	bls.n	80022c6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80022c2:	2303      	movs	r3, #3
 80022c4:	e227      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022c6:	4b59      	ldr	r3, [pc, #356]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2202      	movs	r2, #2
 80022cc:	4013      	ands	r3, r2
 80022ce:	d0f1      	beq.n	80022b4 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d0:	4b56      	ldr	r3, [pc, #344]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	22f8      	movs	r2, #248	; 0xf8
 80022d6:	4393      	bics	r3, r2
 80022d8:	0019      	movs	r1, r3
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	00da      	lsls	r2, r3, #3
 80022e0:	4b52      	ldr	r3, [pc, #328]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80022e2:	430a      	orrs	r2, r1
 80022e4:	601a      	str	r2, [r3, #0]
 80022e6:	e018      	b.n	800231a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022e8:	4b50      	ldr	r3, [pc, #320]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	4b4f      	ldr	r3, [pc, #316]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80022ee:	2101      	movs	r1, #1
 80022f0:	438a      	bics	r2, r1
 80022f2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f4:	f7fe fedc 	bl	80010b0 <HAL_GetTick>
 80022f8:	0003      	movs	r3, r0
 80022fa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022fc:	e008      	b.n	8002310 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022fe:	f7fe fed7 	bl	80010b0 <HAL_GetTick>
 8002302:	0002      	movs	r2, r0
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b02      	cmp	r3, #2
 800230a:	d901      	bls.n	8002310 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e202      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002310:	4b46      	ldr	r3, [pc, #280]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2202      	movs	r2, #2
 8002316:	4013      	ands	r3, r2
 8002318:	d1f1      	bne.n	80022fe <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2208      	movs	r2, #8
 8002320:	4013      	ands	r3, r2
 8002322:	d036      	beq.n	8002392 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	69db      	ldr	r3, [r3, #28]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d019      	beq.n	8002360 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800232c:	4b3f      	ldr	r3, [pc, #252]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 800232e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002330:	4b3e      	ldr	r3, [pc, #248]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002332:	2101      	movs	r1, #1
 8002334:	430a      	orrs	r2, r1
 8002336:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002338:	f7fe feba 	bl	80010b0 <HAL_GetTick>
 800233c:	0003      	movs	r3, r0
 800233e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002340:	e008      	b.n	8002354 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002342:	f7fe feb5 	bl	80010b0 <HAL_GetTick>
 8002346:	0002      	movs	r2, r0
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	2b02      	cmp	r3, #2
 800234e:	d901      	bls.n	8002354 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e1e0      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002354:	4b35      	ldr	r3, [pc, #212]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002358:	2202      	movs	r2, #2
 800235a:	4013      	ands	r3, r2
 800235c:	d0f1      	beq.n	8002342 <HAL_RCC_OscConfig+0x242>
 800235e:	e018      	b.n	8002392 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002360:	4b32      	ldr	r3, [pc, #200]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002362:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002364:	4b31      	ldr	r3, [pc, #196]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002366:	2101      	movs	r1, #1
 8002368:	438a      	bics	r2, r1
 800236a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800236c:	f7fe fea0 	bl	80010b0 <HAL_GetTick>
 8002370:	0003      	movs	r3, r0
 8002372:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002374:	e008      	b.n	8002388 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002376:	f7fe fe9b 	bl	80010b0 <HAL_GetTick>
 800237a:	0002      	movs	r2, r0
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	2b02      	cmp	r3, #2
 8002382:	d901      	bls.n	8002388 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002384:	2303      	movs	r3, #3
 8002386:	e1c6      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002388:	4b28      	ldr	r3, [pc, #160]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 800238a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800238c:	2202      	movs	r2, #2
 800238e:	4013      	ands	r3, r2
 8002390:	d1f1      	bne.n	8002376 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	2204      	movs	r2, #4
 8002398:	4013      	ands	r3, r2
 800239a:	d100      	bne.n	800239e <HAL_RCC_OscConfig+0x29e>
 800239c:	e0b4      	b.n	8002508 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800239e:	201f      	movs	r0, #31
 80023a0:	183b      	adds	r3, r7, r0
 80023a2:	2200      	movs	r2, #0
 80023a4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023a6:	4b21      	ldr	r3, [pc, #132]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80023a8:	69da      	ldr	r2, [r3, #28]
 80023aa:	2380      	movs	r3, #128	; 0x80
 80023ac:	055b      	lsls	r3, r3, #21
 80023ae:	4013      	ands	r3, r2
 80023b0:	d110      	bne.n	80023d4 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023b2:	4b1e      	ldr	r3, [pc, #120]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80023b4:	69da      	ldr	r2, [r3, #28]
 80023b6:	4b1d      	ldr	r3, [pc, #116]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80023b8:	2180      	movs	r1, #128	; 0x80
 80023ba:	0549      	lsls	r1, r1, #21
 80023bc:	430a      	orrs	r2, r1
 80023be:	61da      	str	r2, [r3, #28]
 80023c0:	4b1a      	ldr	r3, [pc, #104]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 80023c2:	69da      	ldr	r2, [r3, #28]
 80023c4:	2380      	movs	r3, #128	; 0x80
 80023c6:	055b      	lsls	r3, r3, #21
 80023c8:	4013      	ands	r3, r2
 80023ca:	60fb      	str	r3, [r7, #12]
 80023cc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80023ce:	183b      	adds	r3, r7, r0
 80023d0:	2201      	movs	r2, #1
 80023d2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023d4:	4b18      	ldr	r3, [pc, #96]	; (8002438 <HAL_RCC_OscConfig+0x338>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	2380      	movs	r3, #128	; 0x80
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	4013      	ands	r3, r2
 80023de:	d11a      	bne.n	8002416 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023e0:	4b15      	ldr	r3, [pc, #84]	; (8002438 <HAL_RCC_OscConfig+0x338>)
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	4b14      	ldr	r3, [pc, #80]	; (8002438 <HAL_RCC_OscConfig+0x338>)
 80023e6:	2180      	movs	r1, #128	; 0x80
 80023e8:	0049      	lsls	r1, r1, #1
 80023ea:	430a      	orrs	r2, r1
 80023ec:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023ee:	f7fe fe5f 	bl	80010b0 <HAL_GetTick>
 80023f2:	0003      	movs	r3, r0
 80023f4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023f6:	e008      	b.n	800240a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023f8:	f7fe fe5a 	bl	80010b0 <HAL_GetTick>
 80023fc:	0002      	movs	r2, r0
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	2b64      	cmp	r3, #100	; 0x64
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e185      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800240a:	4b0b      	ldr	r3, [pc, #44]	; (8002438 <HAL_RCC_OscConfig+0x338>)
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	2380      	movs	r3, #128	; 0x80
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	4013      	ands	r3, r2
 8002414:	d0f0      	beq.n	80023f8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d10e      	bne.n	800243c <HAL_RCC_OscConfig+0x33c>
 800241e:	4b03      	ldr	r3, [pc, #12]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002420:	6a1a      	ldr	r2, [r3, #32]
 8002422:	4b02      	ldr	r3, [pc, #8]	; (800242c <HAL_RCC_OscConfig+0x32c>)
 8002424:	2101      	movs	r1, #1
 8002426:	430a      	orrs	r2, r1
 8002428:	621a      	str	r2, [r3, #32]
 800242a:	e035      	b.n	8002498 <HAL_RCC_OscConfig+0x398>
 800242c:	40021000 	.word	0x40021000
 8002430:	fffeffff 	.word	0xfffeffff
 8002434:	fffbffff 	.word	0xfffbffff
 8002438:	40007000 	.word	0x40007000
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d10c      	bne.n	800245e <HAL_RCC_OscConfig+0x35e>
 8002444:	4bb6      	ldr	r3, [pc, #728]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002446:	6a1a      	ldr	r2, [r3, #32]
 8002448:	4bb5      	ldr	r3, [pc, #724]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 800244a:	2101      	movs	r1, #1
 800244c:	438a      	bics	r2, r1
 800244e:	621a      	str	r2, [r3, #32]
 8002450:	4bb3      	ldr	r3, [pc, #716]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002452:	6a1a      	ldr	r2, [r3, #32]
 8002454:	4bb2      	ldr	r3, [pc, #712]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002456:	2104      	movs	r1, #4
 8002458:	438a      	bics	r2, r1
 800245a:	621a      	str	r2, [r3, #32]
 800245c:	e01c      	b.n	8002498 <HAL_RCC_OscConfig+0x398>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	2b05      	cmp	r3, #5
 8002464:	d10c      	bne.n	8002480 <HAL_RCC_OscConfig+0x380>
 8002466:	4bae      	ldr	r3, [pc, #696]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002468:	6a1a      	ldr	r2, [r3, #32]
 800246a:	4bad      	ldr	r3, [pc, #692]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 800246c:	2104      	movs	r1, #4
 800246e:	430a      	orrs	r2, r1
 8002470:	621a      	str	r2, [r3, #32]
 8002472:	4bab      	ldr	r3, [pc, #684]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002474:	6a1a      	ldr	r2, [r3, #32]
 8002476:	4baa      	ldr	r3, [pc, #680]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002478:	2101      	movs	r1, #1
 800247a:	430a      	orrs	r2, r1
 800247c:	621a      	str	r2, [r3, #32]
 800247e:	e00b      	b.n	8002498 <HAL_RCC_OscConfig+0x398>
 8002480:	4ba7      	ldr	r3, [pc, #668]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002482:	6a1a      	ldr	r2, [r3, #32]
 8002484:	4ba6      	ldr	r3, [pc, #664]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002486:	2101      	movs	r1, #1
 8002488:	438a      	bics	r2, r1
 800248a:	621a      	str	r2, [r3, #32]
 800248c:	4ba4      	ldr	r3, [pc, #656]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 800248e:	6a1a      	ldr	r2, [r3, #32]
 8002490:	4ba3      	ldr	r3, [pc, #652]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002492:	2104      	movs	r1, #4
 8002494:	438a      	bics	r2, r1
 8002496:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d014      	beq.n	80024ca <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024a0:	f7fe fe06 	bl	80010b0 <HAL_GetTick>
 80024a4:	0003      	movs	r3, r0
 80024a6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024a8:	e009      	b.n	80024be <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024aa:	f7fe fe01 	bl	80010b0 <HAL_GetTick>
 80024ae:	0002      	movs	r2, r0
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	4a9b      	ldr	r2, [pc, #620]	; (8002724 <HAL_RCC_OscConfig+0x624>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d901      	bls.n	80024be <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e12b      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024be:	4b98      	ldr	r3, [pc, #608]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 80024c0:	6a1b      	ldr	r3, [r3, #32]
 80024c2:	2202      	movs	r2, #2
 80024c4:	4013      	ands	r3, r2
 80024c6:	d0f0      	beq.n	80024aa <HAL_RCC_OscConfig+0x3aa>
 80024c8:	e013      	b.n	80024f2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ca:	f7fe fdf1 	bl	80010b0 <HAL_GetTick>
 80024ce:	0003      	movs	r3, r0
 80024d0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024d2:	e009      	b.n	80024e8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024d4:	f7fe fdec 	bl	80010b0 <HAL_GetTick>
 80024d8:	0002      	movs	r2, r0
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	4a91      	ldr	r2, [pc, #580]	; (8002724 <HAL_RCC_OscConfig+0x624>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d901      	bls.n	80024e8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e116      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024e8:	4b8d      	ldr	r3, [pc, #564]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 80024ea:	6a1b      	ldr	r3, [r3, #32]
 80024ec:	2202      	movs	r2, #2
 80024ee:	4013      	ands	r3, r2
 80024f0:	d1f0      	bne.n	80024d4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024f2:	231f      	movs	r3, #31
 80024f4:	18fb      	adds	r3, r7, r3
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d105      	bne.n	8002508 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024fc:	4b88      	ldr	r3, [pc, #544]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 80024fe:	69da      	ldr	r2, [r3, #28]
 8002500:	4b87      	ldr	r3, [pc, #540]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002502:	4989      	ldr	r1, [pc, #548]	; (8002728 <HAL_RCC_OscConfig+0x628>)
 8002504:	400a      	ands	r2, r1
 8002506:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	2210      	movs	r2, #16
 800250e:	4013      	ands	r3, r2
 8002510:	d063      	beq.n	80025da <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	695b      	ldr	r3, [r3, #20]
 8002516:	2b01      	cmp	r3, #1
 8002518:	d12a      	bne.n	8002570 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800251a:	4b81      	ldr	r3, [pc, #516]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 800251c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800251e:	4b80      	ldr	r3, [pc, #512]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002520:	2104      	movs	r1, #4
 8002522:	430a      	orrs	r2, r1
 8002524:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002526:	4b7e      	ldr	r3, [pc, #504]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002528:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800252a:	4b7d      	ldr	r3, [pc, #500]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 800252c:	2101      	movs	r1, #1
 800252e:	430a      	orrs	r2, r1
 8002530:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002532:	f7fe fdbd 	bl	80010b0 <HAL_GetTick>
 8002536:	0003      	movs	r3, r0
 8002538:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800253a:	e008      	b.n	800254e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800253c:	f7fe fdb8 	bl	80010b0 <HAL_GetTick>
 8002540:	0002      	movs	r2, r0
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	2b02      	cmp	r3, #2
 8002548:	d901      	bls.n	800254e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800254a:	2303      	movs	r3, #3
 800254c:	e0e3      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800254e:	4b74      	ldr	r3, [pc, #464]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002552:	2202      	movs	r2, #2
 8002554:	4013      	ands	r3, r2
 8002556:	d0f1      	beq.n	800253c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002558:	4b71      	ldr	r3, [pc, #452]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 800255a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800255c:	22f8      	movs	r2, #248	; 0xf8
 800255e:	4393      	bics	r3, r2
 8002560:	0019      	movs	r1, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	699b      	ldr	r3, [r3, #24]
 8002566:	00da      	lsls	r2, r3, #3
 8002568:	4b6d      	ldr	r3, [pc, #436]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 800256a:	430a      	orrs	r2, r1
 800256c:	635a      	str	r2, [r3, #52]	; 0x34
 800256e:	e034      	b.n	80025da <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	695b      	ldr	r3, [r3, #20]
 8002574:	3305      	adds	r3, #5
 8002576:	d111      	bne.n	800259c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002578:	4b69      	ldr	r3, [pc, #420]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 800257a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800257c:	4b68      	ldr	r3, [pc, #416]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 800257e:	2104      	movs	r1, #4
 8002580:	438a      	bics	r2, r1
 8002582:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002584:	4b66      	ldr	r3, [pc, #408]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002586:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002588:	22f8      	movs	r2, #248	; 0xf8
 800258a:	4393      	bics	r3, r2
 800258c:	0019      	movs	r1, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	00da      	lsls	r2, r3, #3
 8002594:	4b62      	ldr	r3, [pc, #392]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002596:	430a      	orrs	r2, r1
 8002598:	635a      	str	r2, [r3, #52]	; 0x34
 800259a:	e01e      	b.n	80025da <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800259c:	4b60      	ldr	r3, [pc, #384]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 800259e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025a0:	4b5f      	ldr	r3, [pc, #380]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 80025a2:	2104      	movs	r1, #4
 80025a4:	430a      	orrs	r2, r1
 80025a6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80025a8:	4b5d      	ldr	r3, [pc, #372]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 80025aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025ac:	4b5c      	ldr	r3, [pc, #368]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 80025ae:	2101      	movs	r1, #1
 80025b0:	438a      	bics	r2, r1
 80025b2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025b4:	f7fe fd7c 	bl	80010b0 <HAL_GetTick>
 80025b8:	0003      	movs	r3, r0
 80025ba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80025bc:	e008      	b.n	80025d0 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80025be:	f7fe fd77 	bl	80010b0 <HAL_GetTick>
 80025c2:	0002      	movs	r2, r0
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d901      	bls.n	80025d0 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e0a2      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80025d0:	4b53      	ldr	r3, [pc, #332]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 80025d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025d4:	2202      	movs	r2, #2
 80025d6:	4013      	ands	r3, r2
 80025d8:	d1f1      	bne.n	80025be <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6a1b      	ldr	r3, [r3, #32]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d100      	bne.n	80025e4 <HAL_RCC_OscConfig+0x4e4>
 80025e2:	e097      	b.n	8002714 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025e4:	4b4e      	ldr	r3, [pc, #312]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	220c      	movs	r2, #12
 80025ea:	4013      	ands	r3, r2
 80025ec:	2b08      	cmp	r3, #8
 80025ee:	d100      	bne.n	80025f2 <HAL_RCC_OscConfig+0x4f2>
 80025f0:	e06b      	b.n	80026ca <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a1b      	ldr	r3, [r3, #32]
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d14c      	bne.n	8002694 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025fa:	4b49      	ldr	r3, [pc, #292]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	4b48      	ldr	r3, [pc, #288]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002600:	494a      	ldr	r1, [pc, #296]	; (800272c <HAL_RCC_OscConfig+0x62c>)
 8002602:	400a      	ands	r2, r1
 8002604:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002606:	f7fe fd53 	bl	80010b0 <HAL_GetTick>
 800260a:	0003      	movs	r3, r0
 800260c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800260e:	e008      	b.n	8002622 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002610:	f7fe fd4e 	bl	80010b0 <HAL_GetTick>
 8002614:	0002      	movs	r2, r0
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	2b02      	cmp	r3, #2
 800261c:	d901      	bls.n	8002622 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e079      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002622:	4b3f      	ldr	r3, [pc, #252]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	2380      	movs	r3, #128	; 0x80
 8002628:	049b      	lsls	r3, r3, #18
 800262a:	4013      	ands	r3, r2
 800262c:	d1f0      	bne.n	8002610 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800262e:	4b3c      	ldr	r3, [pc, #240]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002632:	220f      	movs	r2, #15
 8002634:	4393      	bics	r3, r2
 8002636:	0019      	movs	r1, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800263c:	4b38      	ldr	r3, [pc, #224]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 800263e:	430a      	orrs	r2, r1
 8002640:	62da      	str	r2, [r3, #44]	; 0x2c
 8002642:	4b37      	ldr	r3, [pc, #220]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	4a3a      	ldr	r2, [pc, #232]	; (8002730 <HAL_RCC_OscConfig+0x630>)
 8002648:	4013      	ands	r3, r2
 800264a:	0019      	movs	r1, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002654:	431a      	orrs	r2, r3
 8002656:	4b32      	ldr	r3, [pc, #200]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002658:	430a      	orrs	r2, r1
 800265a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800265c:	4b30      	ldr	r3, [pc, #192]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	4b2f      	ldr	r3, [pc, #188]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002662:	2180      	movs	r1, #128	; 0x80
 8002664:	0449      	lsls	r1, r1, #17
 8002666:	430a      	orrs	r2, r1
 8002668:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800266a:	f7fe fd21 	bl	80010b0 <HAL_GetTick>
 800266e:	0003      	movs	r3, r0
 8002670:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002672:	e008      	b.n	8002686 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002674:	f7fe fd1c 	bl	80010b0 <HAL_GetTick>
 8002678:	0002      	movs	r2, r0
 800267a:	69bb      	ldr	r3, [r7, #24]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d901      	bls.n	8002686 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e047      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002686:	4b26      	ldr	r3, [pc, #152]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	2380      	movs	r3, #128	; 0x80
 800268c:	049b      	lsls	r3, r3, #18
 800268e:	4013      	ands	r3, r2
 8002690:	d0f0      	beq.n	8002674 <HAL_RCC_OscConfig+0x574>
 8002692:	e03f      	b.n	8002714 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002694:	4b22      	ldr	r3, [pc, #136]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	4b21      	ldr	r3, [pc, #132]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 800269a:	4924      	ldr	r1, [pc, #144]	; (800272c <HAL_RCC_OscConfig+0x62c>)
 800269c:	400a      	ands	r2, r1
 800269e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026a0:	f7fe fd06 	bl	80010b0 <HAL_GetTick>
 80026a4:	0003      	movs	r3, r0
 80026a6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026a8:	e008      	b.n	80026bc <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026aa:	f7fe fd01 	bl	80010b0 <HAL_GetTick>
 80026ae:	0002      	movs	r2, r0
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d901      	bls.n	80026bc <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	e02c      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026bc:	4b18      	ldr	r3, [pc, #96]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	2380      	movs	r3, #128	; 0x80
 80026c2:	049b      	lsls	r3, r3, #18
 80026c4:	4013      	ands	r3, r2
 80026c6:	d1f0      	bne.n	80026aa <HAL_RCC_OscConfig+0x5aa>
 80026c8:	e024      	b.n	8002714 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a1b      	ldr	r3, [r3, #32]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d101      	bne.n	80026d6 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e01f      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80026d6:	4b12      	ldr	r3, [pc, #72]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80026dc:	4b10      	ldr	r3, [pc, #64]	; (8002720 <HAL_RCC_OscConfig+0x620>)
 80026de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026e2:	697a      	ldr	r2, [r7, #20]
 80026e4:	2380      	movs	r3, #128	; 0x80
 80026e6:	025b      	lsls	r3, r3, #9
 80026e8:	401a      	ands	r2, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d10e      	bne.n	8002710 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	220f      	movs	r2, #15
 80026f6:	401a      	ands	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d107      	bne.n	8002710 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002700:	697a      	ldr	r2, [r7, #20]
 8002702:	23f0      	movs	r3, #240	; 0xf0
 8002704:	039b      	lsls	r3, r3, #14
 8002706:	401a      	ands	r2, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800270c:	429a      	cmp	r2, r3
 800270e:	d001      	beq.n	8002714 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e000      	b.n	8002716 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002714:	2300      	movs	r3, #0
}
 8002716:	0018      	movs	r0, r3
 8002718:	46bd      	mov	sp, r7
 800271a:	b008      	add	sp, #32
 800271c:	bd80      	pop	{r7, pc}
 800271e:	46c0      	nop			; (mov r8, r8)
 8002720:	40021000 	.word	0x40021000
 8002724:	00001388 	.word	0x00001388
 8002728:	efffffff 	.word	0xefffffff
 800272c:	feffffff 	.word	0xfeffffff
 8002730:	ffc2ffff 	.word	0xffc2ffff

08002734 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d101      	bne.n	8002748 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e0b3      	b.n	80028b0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002748:	4b5b      	ldr	r3, [pc, #364]	; (80028b8 <HAL_RCC_ClockConfig+0x184>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2201      	movs	r2, #1
 800274e:	4013      	ands	r3, r2
 8002750:	683a      	ldr	r2, [r7, #0]
 8002752:	429a      	cmp	r2, r3
 8002754:	d911      	bls.n	800277a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002756:	4b58      	ldr	r3, [pc, #352]	; (80028b8 <HAL_RCC_ClockConfig+0x184>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2201      	movs	r2, #1
 800275c:	4393      	bics	r3, r2
 800275e:	0019      	movs	r1, r3
 8002760:	4b55      	ldr	r3, [pc, #340]	; (80028b8 <HAL_RCC_ClockConfig+0x184>)
 8002762:	683a      	ldr	r2, [r7, #0]
 8002764:	430a      	orrs	r2, r1
 8002766:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002768:	4b53      	ldr	r3, [pc, #332]	; (80028b8 <HAL_RCC_ClockConfig+0x184>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2201      	movs	r2, #1
 800276e:	4013      	ands	r3, r2
 8002770:	683a      	ldr	r2, [r7, #0]
 8002772:	429a      	cmp	r2, r3
 8002774:	d001      	beq.n	800277a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e09a      	b.n	80028b0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2202      	movs	r2, #2
 8002780:	4013      	ands	r3, r2
 8002782:	d015      	beq.n	80027b0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2204      	movs	r2, #4
 800278a:	4013      	ands	r3, r2
 800278c:	d006      	beq.n	800279c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800278e:	4b4b      	ldr	r3, [pc, #300]	; (80028bc <HAL_RCC_ClockConfig+0x188>)
 8002790:	685a      	ldr	r2, [r3, #4]
 8002792:	4b4a      	ldr	r3, [pc, #296]	; (80028bc <HAL_RCC_ClockConfig+0x188>)
 8002794:	21e0      	movs	r1, #224	; 0xe0
 8002796:	00c9      	lsls	r1, r1, #3
 8002798:	430a      	orrs	r2, r1
 800279a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800279c:	4b47      	ldr	r3, [pc, #284]	; (80028bc <HAL_RCC_ClockConfig+0x188>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	22f0      	movs	r2, #240	; 0xf0
 80027a2:	4393      	bics	r3, r2
 80027a4:	0019      	movs	r1, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	689a      	ldr	r2, [r3, #8]
 80027aa:	4b44      	ldr	r3, [pc, #272]	; (80028bc <HAL_RCC_ClockConfig+0x188>)
 80027ac:	430a      	orrs	r2, r1
 80027ae:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2201      	movs	r2, #1
 80027b6:	4013      	ands	r3, r2
 80027b8:	d040      	beq.n	800283c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d107      	bne.n	80027d2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027c2:	4b3e      	ldr	r3, [pc, #248]	; (80028bc <HAL_RCC_ClockConfig+0x188>)
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	2380      	movs	r3, #128	; 0x80
 80027c8:	029b      	lsls	r3, r3, #10
 80027ca:	4013      	ands	r3, r2
 80027cc:	d114      	bne.n	80027f8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e06e      	b.n	80028b0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d107      	bne.n	80027ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027da:	4b38      	ldr	r3, [pc, #224]	; (80028bc <HAL_RCC_ClockConfig+0x188>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	2380      	movs	r3, #128	; 0x80
 80027e0:	049b      	lsls	r3, r3, #18
 80027e2:	4013      	ands	r3, r2
 80027e4:	d108      	bne.n	80027f8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e062      	b.n	80028b0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027ea:	4b34      	ldr	r3, [pc, #208]	; (80028bc <HAL_RCC_ClockConfig+0x188>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2202      	movs	r2, #2
 80027f0:	4013      	ands	r3, r2
 80027f2:	d101      	bne.n	80027f8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e05b      	b.n	80028b0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027f8:	4b30      	ldr	r3, [pc, #192]	; (80028bc <HAL_RCC_ClockConfig+0x188>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	2203      	movs	r2, #3
 80027fe:	4393      	bics	r3, r2
 8002800:	0019      	movs	r1, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685a      	ldr	r2, [r3, #4]
 8002806:	4b2d      	ldr	r3, [pc, #180]	; (80028bc <HAL_RCC_ClockConfig+0x188>)
 8002808:	430a      	orrs	r2, r1
 800280a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800280c:	f7fe fc50 	bl	80010b0 <HAL_GetTick>
 8002810:	0003      	movs	r3, r0
 8002812:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002814:	e009      	b.n	800282a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002816:	f7fe fc4b 	bl	80010b0 <HAL_GetTick>
 800281a:	0002      	movs	r2, r0
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	4a27      	ldr	r2, [pc, #156]	; (80028c0 <HAL_RCC_ClockConfig+0x18c>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d901      	bls.n	800282a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e042      	b.n	80028b0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800282a:	4b24      	ldr	r3, [pc, #144]	; (80028bc <HAL_RCC_ClockConfig+0x188>)
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	220c      	movs	r2, #12
 8002830:	401a      	ands	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	429a      	cmp	r2, r3
 800283a:	d1ec      	bne.n	8002816 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800283c:	4b1e      	ldr	r3, [pc, #120]	; (80028b8 <HAL_RCC_ClockConfig+0x184>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2201      	movs	r2, #1
 8002842:	4013      	ands	r3, r2
 8002844:	683a      	ldr	r2, [r7, #0]
 8002846:	429a      	cmp	r2, r3
 8002848:	d211      	bcs.n	800286e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800284a:	4b1b      	ldr	r3, [pc, #108]	; (80028b8 <HAL_RCC_ClockConfig+0x184>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2201      	movs	r2, #1
 8002850:	4393      	bics	r3, r2
 8002852:	0019      	movs	r1, r3
 8002854:	4b18      	ldr	r3, [pc, #96]	; (80028b8 <HAL_RCC_ClockConfig+0x184>)
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	430a      	orrs	r2, r1
 800285a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800285c:	4b16      	ldr	r3, [pc, #88]	; (80028b8 <HAL_RCC_ClockConfig+0x184>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2201      	movs	r2, #1
 8002862:	4013      	ands	r3, r2
 8002864:	683a      	ldr	r2, [r7, #0]
 8002866:	429a      	cmp	r2, r3
 8002868:	d001      	beq.n	800286e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e020      	b.n	80028b0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2204      	movs	r2, #4
 8002874:	4013      	ands	r3, r2
 8002876:	d009      	beq.n	800288c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002878:	4b10      	ldr	r3, [pc, #64]	; (80028bc <HAL_RCC_ClockConfig+0x188>)
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	4a11      	ldr	r2, [pc, #68]	; (80028c4 <HAL_RCC_ClockConfig+0x190>)
 800287e:	4013      	ands	r3, r2
 8002880:	0019      	movs	r1, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	68da      	ldr	r2, [r3, #12]
 8002886:	4b0d      	ldr	r3, [pc, #52]	; (80028bc <HAL_RCC_ClockConfig+0x188>)
 8002888:	430a      	orrs	r2, r1
 800288a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800288c:	f000 f820 	bl	80028d0 <HAL_RCC_GetSysClockFreq>
 8002890:	0001      	movs	r1, r0
 8002892:	4b0a      	ldr	r3, [pc, #40]	; (80028bc <HAL_RCC_ClockConfig+0x188>)
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	091b      	lsrs	r3, r3, #4
 8002898:	220f      	movs	r2, #15
 800289a:	4013      	ands	r3, r2
 800289c:	4a0a      	ldr	r2, [pc, #40]	; (80028c8 <HAL_RCC_ClockConfig+0x194>)
 800289e:	5cd3      	ldrb	r3, [r2, r3]
 80028a0:	000a      	movs	r2, r1
 80028a2:	40da      	lsrs	r2, r3
 80028a4:	4b09      	ldr	r3, [pc, #36]	; (80028cc <HAL_RCC_ClockConfig+0x198>)
 80028a6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80028a8:	2003      	movs	r0, #3
 80028aa:	f7fe fa93 	bl	8000dd4 <HAL_InitTick>
  
  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	0018      	movs	r0, r3
 80028b2:	46bd      	mov	sp, r7
 80028b4:	b004      	add	sp, #16
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	40022000 	.word	0x40022000
 80028bc:	40021000 	.word	0x40021000
 80028c0:	00001388 	.word	0x00001388
 80028c4:	fffff8ff 	.word	0xfffff8ff
 80028c8:	08006644 	.word	0x08006644
 80028cc:	20000010 	.word	0x20000010

080028d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028d0:	b590      	push	{r4, r7, lr}
 80028d2:	b08f      	sub	sp, #60	; 0x3c
 80028d4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80028d6:	2314      	movs	r3, #20
 80028d8:	18fb      	adds	r3, r7, r3
 80028da:	4a2b      	ldr	r2, [pc, #172]	; (8002988 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028dc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80028de:	c313      	stmia	r3!, {r0, r1, r4}
 80028e0:	6812      	ldr	r2, [r2, #0]
 80028e2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80028e4:	1d3b      	adds	r3, r7, #4
 80028e6:	4a29      	ldr	r2, [pc, #164]	; (800298c <HAL_RCC_GetSysClockFreq+0xbc>)
 80028e8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80028ea:	c313      	stmia	r3!, {r0, r1, r4}
 80028ec:	6812      	ldr	r2, [r2, #0]
 80028ee:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028f0:	2300      	movs	r3, #0
 80028f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028f4:	2300      	movs	r3, #0
 80028f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80028f8:	2300      	movs	r3, #0
 80028fa:	637b      	str	r3, [r7, #52]	; 0x34
 80028fc:	2300      	movs	r3, #0
 80028fe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002900:	2300      	movs	r3, #0
 8002902:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002904:	4b22      	ldr	r3, [pc, #136]	; (8002990 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800290a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800290c:	220c      	movs	r2, #12
 800290e:	4013      	ands	r3, r2
 8002910:	2b04      	cmp	r3, #4
 8002912:	d002      	beq.n	800291a <HAL_RCC_GetSysClockFreq+0x4a>
 8002914:	2b08      	cmp	r3, #8
 8002916:	d003      	beq.n	8002920 <HAL_RCC_GetSysClockFreq+0x50>
 8002918:	e02d      	b.n	8002976 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800291a:	4b1e      	ldr	r3, [pc, #120]	; (8002994 <HAL_RCC_GetSysClockFreq+0xc4>)
 800291c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800291e:	e02d      	b.n	800297c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002922:	0c9b      	lsrs	r3, r3, #18
 8002924:	220f      	movs	r2, #15
 8002926:	4013      	ands	r3, r2
 8002928:	2214      	movs	r2, #20
 800292a:	18ba      	adds	r2, r7, r2
 800292c:	5cd3      	ldrb	r3, [r2, r3]
 800292e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002930:	4b17      	ldr	r3, [pc, #92]	; (8002990 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002934:	220f      	movs	r2, #15
 8002936:	4013      	ands	r3, r2
 8002938:	1d3a      	adds	r2, r7, #4
 800293a:	5cd3      	ldrb	r3, [r2, r3]
 800293c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800293e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002940:	2380      	movs	r3, #128	; 0x80
 8002942:	025b      	lsls	r3, r3, #9
 8002944:	4013      	ands	r3, r2
 8002946:	d009      	beq.n	800295c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002948:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800294a:	4812      	ldr	r0, [pc, #72]	; (8002994 <HAL_RCC_GetSysClockFreq+0xc4>)
 800294c:	f7fd fbe6 	bl	800011c <__udivsi3>
 8002950:	0003      	movs	r3, r0
 8002952:	001a      	movs	r2, r3
 8002954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002956:	4353      	muls	r3, r2
 8002958:	637b      	str	r3, [r7, #52]	; 0x34
 800295a:	e009      	b.n	8002970 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800295c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800295e:	000a      	movs	r2, r1
 8002960:	0152      	lsls	r2, r2, #5
 8002962:	1a52      	subs	r2, r2, r1
 8002964:	0193      	lsls	r3, r2, #6
 8002966:	1a9b      	subs	r3, r3, r2
 8002968:	00db      	lsls	r3, r3, #3
 800296a:	185b      	adds	r3, r3, r1
 800296c:	021b      	lsls	r3, r3, #8
 800296e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002970:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002972:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002974:	e002      	b.n	800297c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002976:	4b07      	ldr	r3, [pc, #28]	; (8002994 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002978:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800297a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800297c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800297e:	0018      	movs	r0, r3
 8002980:	46bd      	mov	sp, r7
 8002982:	b00f      	add	sp, #60	; 0x3c
 8002984:	bd90      	pop	{r4, r7, pc}
 8002986:	46c0      	nop			; (mov r8, r8)
 8002988:	0800661c 	.word	0x0800661c
 800298c:	0800662c 	.word	0x0800662c
 8002990:	40021000 	.word	0x40021000
 8002994:	007a1200 	.word	0x007a1200

08002998 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800299c:	4b02      	ldr	r3, [pc, #8]	; (80029a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800299e:	681b      	ldr	r3, [r3, #0]
}
 80029a0:	0018      	movs	r0, r3
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	46c0      	nop			; (mov r8, r8)
 80029a8:	20000010 	.word	0x20000010

080029ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80029b0:	f7ff fff2 	bl	8002998 <HAL_RCC_GetHCLKFreq>
 80029b4:	0001      	movs	r1, r0
 80029b6:	4b06      	ldr	r3, [pc, #24]	; (80029d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	0a1b      	lsrs	r3, r3, #8
 80029bc:	2207      	movs	r2, #7
 80029be:	4013      	ands	r3, r2
 80029c0:	4a04      	ldr	r2, [pc, #16]	; (80029d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80029c2:	5cd3      	ldrb	r3, [r2, r3]
 80029c4:	40d9      	lsrs	r1, r3
 80029c6:	000b      	movs	r3, r1
}    
 80029c8:	0018      	movs	r0, r3
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	46c0      	nop			; (mov r8, r8)
 80029d0:	40021000 	.word	0x40021000
 80029d4:	08006654 	.word	0x08006654

080029d8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2207      	movs	r2, #7
 80029e6:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80029e8:	4b0e      	ldr	r3, [pc, #56]	; (8002a24 <HAL_RCC_GetClockConfig+0x4c>)
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	2203      	movs	r2, #3
 80029ee:	401a      	ands	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80029f4:	4b0b      	ldr	r3, [pc, #44]	; (8002a24 <HAL_RCC_GetClockConfig+0x4c>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	22f0      	movs	r2, #240	; 0xf0
 80029fa:	401a      	ands	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8002a00:	4b08      	ldr	r3, [pc, #32]	; (8002a24 <HAL_RCC_GetClockConfig+0x4c>)
 8002a02:	685a      	ldr	r2, [r3, #4]
 8002a04:	23e0      	movs	r3, #224	; 0xe0
 8002a06:	00db      	lsls	r3, r3, #3
 8002a08:	401a      	ands	r2, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8002a0e:	4b06      	ldr	r3, [pc, #24]	; (8002a28 <HAL_RCC_GetClockConfig+0x50>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	2201      	movs	r2, #1
 8002a14:	401a      	ands	r2, r3
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	601a      	str	r2, [r3, #0]
}
 8002a1a:	46c0      	nop			; (mov r8, r8)
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	b002      	add	sp, #8
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	46c0      	nop			; (mov r8, r8)
 8002a24:	40021000 	.word	0x40021000
 8002a28:	40022000 	.word	0x40022000

08002a2c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b086      	sub	sp, #24
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a34:	2300      	movs	r3, #0
 8002a36:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	2380      	movs	r3, #128	; 0x80
 8002a42:	025b      	lsls	r3, r3, #9
 8002a44:	4013      	ands	r3, r2
 8002a46:	d100      	bne.n	8002a4a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002a48:	e08e      	b.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002a4a:	2017      	movs	r0, #23
 8002a4c:	183b      	adds	r3, r7, r0
 8002a4e:	2200      	movs	r2, #0
 8002a50:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a52:	4b57      	ldr	r3, [pc, #348]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a54:	69da      	ldr	r2, [r3, #28]
 8002a56:	2380      	movs	r3, #128	; 0x80
 8002a58:	055b      	lsls	r3, r3, #21
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	d110      	bne.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a5e:	4b54      	ldr	r3, [pc, #336]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a60:	69da      	ldr	r2, [r3, #28]
 8002a62:	4b53      	ldr	r3, [pc, #332]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a64:	2180      	movs	r1, #128	; 0x80
 8002a66:	0549      	lsls	r1, r1, #21
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	61da      	str	r2, [r3, #28]
 8002a6c:	4b50      	ldr	r3, [pc, #320]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a6e:	69da      	ldr	r2, [r3, #28]
 8002a70:	2380      	movs	r3, #128	; 0x80
 8002a72:	055b      	lsls	r3, r3, #21
 8002a74:	4013      	ands	r3, r2
 8002a76:	60bb      	str	r3, [r7, #8]
 8002a78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a7a:	183b      	adds	r3, r7, r0
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a80:	4b4c      	ldr	r3, [pc, #304]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	2380      	movs	r3, #128	; 0x80
 8002a86:	005b      	lsls	r3, r3, #1
 8002a88:	4013      	ands	r3, r2
 8002a8a:	d11a      	bne.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a8c:	4b49      	ldr	r3, [pc, #292]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	4b48      	ldr	r3, [pc, #288]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002a92:	2180      	movs	r1, #128	; 0x80
 8002a94:	0049      	lsls	r1, r1, #1
 8002a96:	430a      	orrs	r2, r1
 8002a98:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a9a:	f7fe fb09 	bl	80010b0 <HAL_GetTick>
 8002a9e:	0003      	movs	r3, r0
 8002aa0:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aa2:	e008      	b.n	8002ab6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aa4:	f7fe fb04 	bl	80010b0 <HAL_GetTick>
 8002aa8:	0002      	movs	r2, r0
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	2b64      	cmp	r3, #100	; 0x64
 8002ab0:	d901      	bls.n	8002ab6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e077      	b.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ab6:	4b3f      	ldr	r3, [pc, #252]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	2380      	movs	r3, #128	; 0x80
 8002abc:	005b      	lsls	r3, r3, #1
 8002abe:	4013      	ands	r3, r2
 8002ac0:	d0f0      	beq.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ac2:	4b3b      	ldr	r3, [pc, #236]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ac4:	6a1a      	ldr	r2, [r3, #32]
 8002ac6:	23c0      	movs	r3, #192	; 0xc0
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	4013      	ands	r3, r2
 8002acc:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d034      	beq.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	23c0      	movs	r3, #192	; 0xc0
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	4013      	ands	r3, r2
 8002ade:	68fa      	ldr	r2, [r7, #12]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d02c      	beq.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ae4:	4b32      	ldr	r3, [pc, #200]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ae6:	6a1b      	ldr	r3, [r3, #32]
 8002ae8:	4a33      	ldr	r2, [pc, #204]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002aea:	4013      	ands	r3, r2
 8002aec:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002aee:	4b30      	ldr	r3, [pc, #192]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002af0:	6a1a      	ldr	r2, [r3, #32]
 8002af2:	4b2f      	ldr	r3, [pc, #188]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002af4:	2180      	movs	r1, #128	; 0x80
 8002af6:	0249      	lsls	r1, r1, #9
 8002af8:	430a      	orrs	r2, r1
 8002afa:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002afc:	4b2c      	ldr	r3, [pc, #176]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002afe:	6a1a      	ldr	r2, [r3, #32]
 8002b00:	4b2b      	ldr	r3, [pc, #172]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b02:	492e      	ldr	r1, [pc, #184]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002b04:	400a      	ands	r2, r1
 8002b06:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002b08:	4b29      	ldr	r3, [pc, #164]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b0a:	68fa      	ldr	r2, [r7, #12]
 8002b0c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2201      	movs	r2, #1
 8002b12:	4013      	ands	r3, r2
 8002b14:	d013      	beq.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b16:	f7fe facb 	bl	80010b0 <HAL_GetTick>
 8002b1a:	0003      	movs	r3, r0
 8002b1c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b1e:	e009      	b.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b20:	f7fe fac6 	bl	80010b0 <HAL_GetTick>
 8002b24:	0002      	movs	r2, r0
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	4a25      	ldr	r2, [pc, #148]	; (8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d901      	bls.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002b30:	2303      	movs	r3, #3
 8002b32:	e038      	b.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b34:	4b1e      	ldr	r3, [pc, #120]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b36:	6a1b      	ldr	r3, [r3, #32]
 8002b38:	2202      	movs	r2, #2
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	d0f0      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b3e:	4b1c      	ldr	r3, [pc, #112]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b40:	6a1b      	ldr	r3, [r3, #32]
 8002b42:	4a1d      	ldr	r2, [pc, #116]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002b44:	4013      	ands	r3, r2
 8002b46:	0019      	movs	r1, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	685a      	ldr	r2, [r3, #4]
 8002b4c:	4b18      	ldr	r3, [pc, #96]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b52:	2317      	movs	r3, #23
 8002b54:	18fb      	adds	r3, r7, r3
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d105      	bne.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b5c:	4b14      	ldr	r3, [pc, #80]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b5e:	69da      	ldr	r2, [r3, #28]
 8002b60:	4b13      	ldr	r3, [pc, #76]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b62:	4918      	ldr	r1, [pc, #96]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002b64:	400a      	ands	r2, r1
 8002b66:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	4013      	ands	r3, r2
 8002b70:	d009      	beq.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b72:	4b0f      	ldr	r3, [pc, #60]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b76:	2203      	movs	r2, #3
 8002b78:	4393      	bics	r3, r2
 8002b7a:	0019      	movs	r1, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689a      	ldr	r2, [r3, #8]
 8002b80:	4b0b      	ldr	r3, [pc, #44]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b82:	430a      	orrs	r2, r1
 8002b84:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2220      	movs	r2, #32
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	d009      	beq.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b90:	4b07      	ldr	r3, [pc, #28]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b94:	2210      	movs	r2, #16
 8002b96:	4393      	bics	r3, r2
 8002b98:	0019      	movs	r1, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	68da      	ldr	r2, [r3, #12]
 8002b9e:	4b04      	ldr	r3, [pc, #16]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	b006      	add	sp, #24
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	46c0      	nop			; (mov r8, r8)
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	40007000 	.word	0x40007000
 8002bb8:	fffffcff 	.word	0xfffffcff
 8002bbc:	fffeffff 	.word	0xfffeffff
 8002bc0:	00001388 	.word	0x00001388
 8002bc4:	efffffff 	.word	0xefffffff

08002bc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d101      	bne.n	8002bda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e042      	b.n	8002c60 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	223d      	movs	r2, #61	; 0x3d
 8002bde:	5c9b      	ldrb	r3, [r3, r2]
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d107      	bne.n	8002bf6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	223c      	movs	r2, #60	; 0x3c
 8002bea:	2100      	movs	r1, #0
 8002bec:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	0018      	movs	r0, r3
 8002bf2:	f000 f839 	bl	8002c68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	223d      	movs	r2, #61	; 0x3d
 8002bfa:	2102      	movs	r1, #2
 8002bfc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	3304      	adds	r3, #4
 8002c06:	0019      	movs	r1, r3
 8002c08:	0010      	movs	r0, r2
 8002c0a:	f000 f9b7 	bl	8002f7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2246      	movs	r2, #70	; 0x46
 8002c12:	2101      	movs	r1, #1
 8002c14:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	223e      	movs	r2, #62	; 0x3e
 8002c1a:	2101      	movs	r1, #1
 8002c1c:	5499      	strb	r1, [r3, r2]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	223f      	movs	r2, #63	; 0x3f
 8002c22:	2101      	movs	r1, #1
 8002c24:	5499      	strb	r1, [r3, r2]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2240      	movs	r2, #64	; 0x40
 8002c2a:	2101      	movs	r1, #1
 8002c2c:	5499      	strb	r1, [r3, r2]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2241      	movs	r2, #65	; 0x41
 8002c32:	2101      	movs	r1, #1
 8002c34:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2242      	movs	r2, #66	; 0x42
 8002c3a:	2101      	movs	r1, #1
 8002c3c:	5499      	strb	r1, [r3, r2]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2243      	movs	r2, #67	; 0x43
 8002c42:	2101      	movs	r1, #1
 8002c44:	5499      	strb	r1, [r3, r2]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2244      	movs	r2, #68	; 0x44
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	5499      	strb	r1, [r3, r2]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2245      	movs	r2, #69	; 0x45
 8002c52:	2101      	movs	r1, #1
 8002c54:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	223d      	movs	r2, #61	; 0x3d
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
}
 8002c60:	0018      	movs	r0, r3
 8002c62:	46bd      	mov	sp, r7
 8002c64:	b002      	add	sp, #8
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002c70:	46c0      	nop			; (mov r8, r8)
 8002c72:	46bd      	mov	sp, r7
 8002c74:	b002      	add	sp, #8
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	223d      	movs	r2, #61	; 0x3d
 8002c84:	5c9b      	ldrb	r3, [r3, r2]
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d001      	beq.n	8002c90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e035      	b.n	8002cfc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	223d      	movs	r2, #61	; 0x3d
 8002c94:	2102      	movs	r1, #2
 8002c96:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	68da      	ldr	r2, [r3, #12]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2101      	movs	r1, #1
 8002ca4:	430a      	orrs	r2, r1
 8002ca6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a15      	ldr	r2, [pc, #84]	; (8002d04 <HAL_TIM_Base_Start_IT+0x8c>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d009      	beq.n	8002cc6 <HAL_TIM_Base_Start_IT+0x4e>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a14      	ldr	r2, [pc, #80]	; (8002d08 <HAL_TIM_Base_Start_IT+0x90>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d004      	beq.n	8002cc6 <HAL_TIM_Base_Start_IT+0x4e>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a12      	ldr	r2, [pc, #72]	; (8002d0c <HAL_TIM_Base_Start_IT+0x94>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d111      	bne.n	8002cea <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	2207      	movs	r2, #7
 8002cce:	4013      	ands	r3, r2
 8002cd0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2b06      	cmp	r3, #6
 8002cd6:	d010      	beq.n	8002cfa <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	430a      	orrs	r2, r1
 8002ce6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ce8:	e007      	b.n	8002cfa <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cfa:	2300      	movs	r3, #0
}
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	b004      	add	sp, #16
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	40012c00 	.word	0x40012c00
 8002d08:	40000400 	.word	0x40000400
 8002d0c:	40014000 	.word	0x40014000

08002d10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	691b      	ldr	r3, [r3, #16]
 8002d1e:	2202      	movs	r2, #2
 8002d20:	4013      	ands	r3, r2
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d124      	bne.n	8002d70 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	2202      	movs	r2, #2
 8002d2e:	4013      	ands	r3, r2
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d11d      	bne.n	8002d70 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2203      	movs	r2, #3
 8002d3a:	4252      	negs	r2, r2
 8002d3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2201      	movs	r2, #1
 8002d42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	699b      	ldr	r3, [r3, #24]
 8002d4a:	2203      	movs	r2, #3
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	d004      	beq.n	8002d5a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	0018      	movs	r0, r3
 8002d54:	f000 f8fa 	bl	8002f4c <HAL_TIM_IC_CaptureCallback>
 8002d58:	e007      	b.n	8002d6a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	0018      	movs	r0, r3
 8002d5e:	f000 f8ed 	bl	8002f3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	0018      	movs	r0, r3
 8002d66:	f000 f8f9 	bl	8002f5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	691b      	ldr	r3, [r3, #16]
 8002d76:	2204      	movs	r2, #4
 8002d78:	4013      	ands	r3, r2
 8002d7a:	2b04      	cmp	r3, #4
 8002d7c:	d125      	bne.n	8002dca <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	2204      	movs	r2, #4
 8002d86:	4013      	ands	r3, r2
 8002d88:	2b04      	cmp	r3, #4
 8002d8a:	d11e      	bne.n	8002dca <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2205      	movs	r2, #5
 8002d92:	4252      	negs	r2, r2
 8002d94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2202      	movs	r2, #2
 8002d9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	699a      	ldr	r2, [r3, #24]
 8002da2:	23c0      	movs	r3, #192	; 0xc0
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	4013      	ands	r3, r2
 8002da8:	d004      	beq.n	8002db4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	0018      	movs	r0, r3
 8002dae:	f000 f8cd 	bl	8002f4c <HAL_TIM_IC_CaptureCallback>
 8002db2:	e007      	b.n	8002dc4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	0018      	movs	r0, r3
 8002db8:	f000 f8c0 	bl	8002f3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	0018      	movs	r0, r3
 8002dc0:	f000 f8cc 	bl	8002f5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	2208      	movs	r2, #8
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	2b08      	cmp	r3, #8
 8002dd6:	d124      	bne.n	8002e22 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	2208      	movs	r2, #8
 8002de0:	4013      	ands	r3, r2
 8002de2:	2b08      	cmp	r3, #8
 8002de4:	d11d      	bne.n	8002e22 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	2209      	movs	r2, #9
 8002dec:	4252      	negs	r2, r2
 8002dee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2204      	movs	r2, #4
 8002df4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	69db      	ldr	r3, [r3, #28]
 8002dfc:	2203      	movs	r2, #3
 8002dfe:	4013      	ands	r3, r2
 8002e00:	d004      	beq.n	8002e0c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	0018      	movs	r0, r3
 8002e06:	f000 f8a1 	bl	8002f4c <HAL_TIM_IC_CaptureCallback>
 8002e0a:	e007      	b.n	8002e1c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	0018      	movs	r0, r3
 8002e10:	f000 f894 	bl	8002f3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	0018      	movs	r0, r3
 8002e18:	f000 f8a0 	bl	8002f5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	2210      	movs	r2, #16
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	2b10      	cmp	r3, #16
 8002e2e:	d125      	bne.n	8002e7c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	2210      	movs	r2, #16
 8002e38:	4013      	ands	r3, r2
 8002e3a:	2b10      	cmp	r3, #16
 8002e3c:	d11e      	bne.n	8002e7c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2211      	movs	r2, #17
 8002e44:	4252      	negs	r2, r2
 8002e46:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2208      	movs	r2, #8
 8002e4c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	69da      	ldr	r2, [r3, #28]
 8002e54:	23c0      	movs	r3, #192	; 0xc0
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	4013      	ands	r3, r2
 8002e5a:	d004      	beq.n	8002e66 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	0018      	movs	r0, r3
 8002e60:	f000 f874 	bl	8002f4c <HAL_TIM_IC_CaptureCallback>
 8002e64:	e007      	b.n	8002e76 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	0018      	movs	r0, r3
 8002e6a:	f000 f867 	bl	8002f3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	0018      	movs	r0, r3
 8002e72:	f000 f873 	bl	8002f5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	2201      	movs	r2, #1
 8002e84:	4013      	ands	r3, r2
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d10f      	bne.n	8002eaa <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	2201      	movs	r2, #1
 8002e92:	4013      	ands	r3, r2
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d108      	bne.n	8002eaa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2202      	movs	r2, #2
 8002e9e:	4252      	negs	r2, r2
 8002ea0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	0018      	movs	r0, r3
 8002ea6:	f7fd feb9 	bl	8000c1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	691b      	ldr	r3, [r3, #16]
 8002eb0:	2280      	movs	r2, #128	; 0x80
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	2b80      	cmp	r3, #128	; 0x80
 8002eb6:	d10f      	bne.n	8002ed8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	2280      	movs	r2, #128	; 0x80
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	2b80      	cmp	r3, #128	; 0x80
 8002ec4:	d108      	bne.n	8002ed8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2281      	movs	r2, #129	; 0x81
 8002ecc:	4252      	negs	r2, r2
 8002ece:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	f000 f8d0 	bl	8003078 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	2240      	movs	r2, #64	; 0x40
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	2b40      	cmp	r3, #64	; 0x40
 8002ee4:	d10f      	bne.n	8002f06 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	2240      	movs	r2, #64	; 0x40
 8002eee:	4013      	ands	r3, r2
 8002ef0:	2b40      	cmp	r3, #64	; 0x40
 8002ef2:	d108      	bne.n	8002f06 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2241      	movs	r2, #65	; 0x41
 8002efa:	4252      	negs	r2, r2
 8002efc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	0018      	movs	r0, r3
 8002f02:	f000 f833 	bl	8002f6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	2220      	movs	r2, #32
 8002f0e:	4013      	ands	r3, r2
 8002f10:	2b20      	cmp	r3, #32
 8002f12:	d10f      	bne.n	8002f34 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	2220      	movs	r2, #32
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	2b20      	cmp	r3, #32
 8002f20:	d108      	bne.n	8002f34 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2221      	movs	r2, #33	; 0x21
 8002f28:	4252      	negs	r2, r2
 8002f2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	0018      	movs	r0, r3
 8002f30:	f000 f89a 	bl	8003068 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f34:	46c0      	nop			; (mov r8, r8)
 8002f36:	46bd      	mov	sp, r7
 8002f38:	b002      	add	sp, #8
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f44:	46c0      	nop			; (mov r8, r8)
 8002f46:	46bd      	mov	sp, r7
 8002f48:	b002      	add	sp, #8
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f54:	46c0      	nop			; (mov r8, r8)
 8002f56:	46bd      	mov	sp, r7
 8002f58:	b002      	add	sp, #8
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f64:	46c0      	nop			; (mov r8, r8)
 8002f66:	46bd      	mov	sp, r7
 8002f68:	b002      	add	sp, #8
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b082      	sub	sp, #8
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f74:	46c0      	nop			; (mov r8, r8)
 8002f76:	46bd      	mov	sp, r7
 8002f78:	b002      	add	sp, #8
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
 8002f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	4a2f      	ldr	r2, [pc, #188]	; (800304c <TIM_Base_SetConfig+0xd0>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d003      	beq.n	8002f9c <TIM_Base_SetConfig+0x20>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a2e      	ldr	r2, [pc, #184]	; (8003050 <TIM_Base_SetConfig+0xd4>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d108      	bne.n	8002fae <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2270      	movs	r2, #112	; 0x70
 8002fa0:	4393      	bics	r3, r2
 8002fa2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	68fa      	ldr	r2, [r7, #12]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a26      	ldr	r2, [pc, #152]	; (800304c <TIM_Base_SetConfig+0xd0>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d013      	beq.n	8002fde <TIM_Base_SetConfig+0x62>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a25      	ldr	r2, [pc, #148]	; (8003050 <TIM_Base_SetConfig+0xd4>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d00f      	beq.n	8002fde <TIM_Base_SetConfig+0x62>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a24      	ldr	r2, [pc, #144]	; (8003054 <TIM_Base_SetConfig+0xd8>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d00b      	beq.n	8002fde <TIM_Base_SetConfig+0x62>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a23      	ldr	r2, [pc, #140]	; (8003058 <TIM_Base_SetConfig+0xdc>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d007      	beq.n	8002fde <TIM_Base_SetConfig+0x62>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a22      	ldr	r2, [pc, #136]	; (800305c <TIM_Base_SetConfig+0xe0>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d003      	beq.n	8002fde <TIM_Base_SetConfig+0x62>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a21      	ldr	r2, [pc, #132]	; (8003060 <TIM_Base_SetConfig+0xe4>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d108      	bne.n	8002ff0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	4a20      	ldr	r2, [pc, #128]	; (8003064 <TIM_Base_SetConfig+0xe8>)
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	68fa      	ldr	r2, [r7, #12]
 8002fec:	4313      	orrs	r3, r2
 8002fee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2280      	movs	r2, #128	; 0x80
 8002ff4:	4393      	bics	r3, r2
 8002ff6:	001a      	movs	r2, r3
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	695b      	ldr	r3, [r3, #20]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	689a      	ldr	r2, [r3, #8]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a0c      	ldr	r2, [pc, #48]	; (800304c <TIM_Base_SetConfig+0xd0>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d00b      	beq.n	8003036 <TIM_Base_SetConfig+0xba>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a0d      	ldr	r2, [pc, #52]	; (8003058 <TIM_Base_SetConfig+0xdc>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d007      	beq.n	8003036 <TIM_Base_SetConfig+0xba>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a0c      	ldr	r2, [pc, #48]	; (800305c <TIM_Base_SetConfig+0xe0>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d003      	beq.n	8003036 <TIM_Base_SetConfig+0xba>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a0b      	ldr	r2, [pc, #44]	; (8003060 <TIM_Base_SetConfig+0xe4>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d103      	bne.n	800303e <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	691a      	ldr	r2, [r3, #16]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2201      	movs	r2, #1
 8003042:	615a      	str	r2, [r3, #20]
}
 8003044:	46c0      	nop			; (mov r8, r8)
 8003046:	46bd      	mov	sp, r7
 8003048:	b004      	add	sp, #16
 800304a:	bd80      	pop	{r7, pc}
 800304c:	40012c00 	.word	0x40012c00
 8003050:	40000400 	.word	0x40000400
 8003054:	40002000 	.word	0x40002000
 8003058:	40014000 	.word	0x40014000
 800305c:	40014400 	.word	0x40014400
 8003060:	40014800 	.word	0x40014800
 8003064:	fffffcff 	.word	0xfffffcff

08003068 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003070:	46c0      	nop			; (mov r8, r8)
 8003072:	46bd      	mov	sp, r7
 8003074:	b002      	add	sp, #8
 8003076:	bd80      	pop	{r7, pc}

08003078 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003080:	46c0      	nop			; (mov r8, r8)
 8003082:	46bd      	mov	sp, r7
 8003084:	b002      	add	sp, #8
 8003086:	bd80      	pop	{r7, pc}

08003088 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d101      	bne.n	800309a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e044      	b.n	8003124 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d107      	bne.n	80030b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2274      	movs	r2, #116	; 0x74
 80030a6:	2100      	movs	r1, #0
 80030a8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	0018      	movs	r0, r3
 80030ae:	f7fd fe45 	bl	8000d3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2224      	movs	r2, #36	; 0x24
 80030b6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2101      	movs	r1, #1
 80030c4:	438a      	bics	r2, r1
 80030c6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	0018      	movs	r0, r3
 80030cc:	f000 f8da 	bl	8003284 <UART_SetConfig>
 80030d0:	0003      	movs	r3, r0
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d101      	bne.n	80030da <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e024      	b.n	8003124 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d003      	beq.n	80030ea <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	0018      	movs	r0, r3
 80030e6:	f000 fa0d 	bl	8003504 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	685a      	ldr	r2, [r3, #4]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	490d      	ldr	r1, [pc, #52]	; (800312c <HAL_UART_Init+0xa4>)
 80030f6:	400a      	ands	r2, r1
 80030f8:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	689a      	ldr	r2, [r3, #8]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2108      	movs	r1, #8
 8003106:	438a      	bics	r2, r1
 8003108:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	2101      	movs	r1, #1
 8003116:	430a      	orrs	r2, r1
 8003118:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	0018      	movs	r0, r3
 800311e:	f000 faa5 	bl	800366c <UART_CheckIdleState>
 8003122:	0003      	movs	r3, r0
}
 8003124:	0018      	movs	r0, r3
 8003126:	46bd      	mov	sp, r7
 8003128:	b002      	add	sp, #8
 800312a:	bd80      	pop	{r7, pc}
 800312c:	fffff7ff 	.word	0xfffff7ff

08003130 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b08a      	sub	sp, #40	; 0x28
 8003134:	af02      	add	r7, sp, #8
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	60b9      	str	r1, [r7, #8]
 800313a:	603b      	str	r3, [r7, #0]
 800313c:	1dbb      	adds	r3, r7, #6
 800313e:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003144:	2b20      	cmp	r3, #32
 8003146:	d000      	beq.n	800314a <HAL_UART_Transmit+0x1a>
 8003148:	e096      	b.n	8003278 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d003      	beq.n	8003158 <HAL_UART_Transmit+0x28>
 8003150:	1dbb      	adds	r3, r7, #6
 8003152:	881b      	ldrh	r3, [r3, #0]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d101      	bne.n	800315c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e08e      	b.n	800327a <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	689a      	ldr	r2, [r3, #8]
 8003160:	2380      	movs	r3, #128	; 0x80
 8003162:	015b      	lsls	r3, r3, #5
 8003164:	429a      	cmp	r2, r3
 8003166:	d109      	bne.n	800317c <HAL_UART_Transmit+0x4c>
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d105      	bne.n	800317c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	2201      	movs	r2, #1
 8003174:	4013      	ands	r3, r2
 8003176:	d001      	beq.n	800317c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e07e      	b.n	800327a <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2274      	movs	r2, #116	; 0x74
 8003180:	5c9b      	ldrb	r3, [r3, r2]
 8003182:	2b01      	cmp	r3, #1
 8003184:	d101      	bne.n	800318a <HAL_UART_Transmit+0x5a>
 8003186:	2302      	movs	r3, #2
 8003188:	e077      	b.n	800327a <HAL_UART_Transmit+0x14a>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2274      	movs	r2, #116	; 0x74
 800318e:	2101      	movs	r1, #1
 8003190:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2280      	movs	r2, #128	; 0x80
 8003196:	2100      	movs	r1, #0
 8003198:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2221      	movs	r2, #33	; 0x21
 800319e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031a0:	f7fd ff86 	bl	80010b0 <HAL_GetTick>
 80031a4:	0003      	movs	r3, r0
 80031a6:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	1dba      	adds	r2, r7, #6
 80031ac:	2150      	movs	r1, #80	; 0x50
 80031ae:	8812      	ldrh	r2, [r2, #0]
 80031b0:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	1dba      	adds	r2, r7, #6
 80031b6:	2152      	movs	r1, #82	; 0x52
 80031b8:	8812      	ldrh	r2, [r2, #0]
 80031ba:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	689a      	ldr	r2, [r3, #8]
 80031c0:	2380      	movs	r3, #128	; 0x80
 80031c2:	015b      	lsls	r3, r3, #5
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d108      	bne.n	80031da <HAL_UART_Transmit+0xaa>
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	691b      	ldr	r3, [r3, #16]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d104      	bne.n	80031da <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80031d0:	2300      	movs	r3, #0
 80031d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	61bb      	str	r3, [r7, #24]
 80031d8:	e003      	b.n	80031e2 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031de:	2300      	movs	r3, #0
 80031e0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2274      	movs	r2, #116	; 0x74
 80031e6:	2100      	movs	r1, #0
 80031e8:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80031ea:	e02d      	b.n	8003248 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031ec:	697a      	ldr	r2, [r7, #20]
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	9300      	str	r3, [sp, #0]
 80031f4:	0013      	movs	r3, r2
 80031f6:	2200      	movs	r2, #0
 80031f8:	2180      	movs	r1, #128	; 0x80
 80031fa:	f000 fa7f 	bl	80036fc <UART_WaitOnFlagUntilTimeout>
 80031fe:	1e03      	subs	r3, r0, #0
 8003200:	d001      	beq.n	8003206 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e039      	b.n	800327a <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d10b      	bne.n	8003224 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800320c:	69bb      	ldr	r3, [r7, #24]
 800320e:	881a      	ldrh	r2, [r3, #0]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	05d2      	lsls	r2, r2, #23
 8003216:	0dd2      	lsrs	r2, r2, #23
 8003218:	b292      	uxth	r2, r2
 800321a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	3302      	adds	r3, #2
 8003220:	61bb      	str	r3, [r7, #24]
 8003222:	e008      	b.n	8003236 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	781a      	ldrb	r2, [r3, #0]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	b292      	uxth	r2, r2
 800322e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	3301      	adds	r3, #1
 8003234:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2252      	movs	r2, #82	; 0x52
 800323a:	5a9b      	ldrh	r3, [r3, r2]
 800323c:	b29b      	uxth	r3, r3
 800323e:	3b01      	subs	r3, #1
 8003240:	b299      	uxth	r1, r3
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2252      	movs	r2, #82	; 0x52
 8003246:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2252      	movs	r2, #82	; 0x52
 800324c:	5a9b      	ldrh	r3, [r3, r2]
 800324e:	b29b      	uxth	r3, r3
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1cb      	bne.n	80031ec <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003254:	697a      	ldr	r2, [r7, #20]
 8003256:	68f8      	ldr	r0, [r7, #12]
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	9300      	str	r3, [sp, #0]
 800325c:	0013      	movs	r3, r2
 800325e:	2200      	movs	r2, #0
 8003260:	2140      	movs	r1, #64	; 0x40
 8003262:	f000 fa4b 	bl	80036fc <UART_WaitOnFlagUntilTimeout>
 8003266:	1e03      	subs	r3, r0, #0
 8003268:	d001      	beq.n	800326e <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e005      	b.n	800327a <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2220      	movs	r2, #32
 8003272:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003274:	2300      	movs	r3, #0
 8003276:	e000      	b.n	800327a <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003278:	2302      	movs	r3, #2
  }
}
 800327a:	0018      	movs	r0, r3
 800327c:	46bd      	mov	sp, r7
 800327e:	b008      	add	sp, #32
 8003280:	bd80      	pop	{r7, pc}
	...

08003284 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b088      	sub	sp, #32
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800328c:	231e      	movs	r3, #30
 800328e:	18fb      	adds	r3, r7, r3
 8003290:	2200      	movs	r2, #0
 8003292:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	689a      	ldr	r2, [r3, #8]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	691b      	ldr	r3, [r3, #16]
 800329c:	431a      	orrs	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	695b      	ldr	r3, [r3, #20]
 80032a2:	431a      	orrs	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	69db      	ldr	r3, [r3, #28]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a8d      	ldr	r2, [pc, #564]	; (80034e8 <UART_SetConfig+0x264>)
 80032b4:	4013      	ands	r3, r2
 80032b6:	0019      	movs	r1, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	697a      	ldr	r2, [r7, #20]
 80032be:	430a      	orrs	r2, r1
 80032c0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	4a88      	ldr	r2, [pc, #544]	; (80034ec <UART_SetConfig+0x268>)
 80032ca:	4013      	ands	r3, r2
 80032cc:	0019      	movs	r1, r3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	68da      	ldr	r2, [r3, #12]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	430a      	orrs	r2, r1
 80032d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	697a      	ldr	r2, [r7, #20]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	4a7f      	ldr	r2, [pc, #508]	; (80034f0 <UART_SetConfig+0x26c>)
 80032f2:	4013      	ands	r3, r2
 80032f4:	0019      	movs	r1, r3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	697a      	ldr	r2, [r7, #20]
 80032fc:	430a      	orrs	r2, r1
 80032fe:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a7b      	ldr	r2, [pc, #492]	; (80034f4 <UART_SetConfig+0x270>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d127      	bne.n	800335a <UART_SetConfig+0xd6>
 800330a:	4b7b      	ldr	r3, [pc, #492]	; (80034f8 <UART_SetConfig+0x274>)
 800330c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330e:	2203      	movs	r2, #3
 8003310:	4013      	ands	r3, r2
 8003312:	2b03      	cmp	r3, #3
 8003314:	d00d      	beq.n	8003332 <UART_SetConfig+0xae>
 8003316:	d81b      	bhi.n	8003350 <UART_SetConfig+0xcc>
 8003318:	2b02      	cmp	r3, #2
 800331a:	d014      	beq.n	8003346 <UART_SetConfig+0xc2>
 800331c:	d818      	bhi.n	8003350 <UART_SetConfig+0xcc>
 800331e:	2b00      	cmp	r3, #0
 8003320:	d002      	beq.n	8003328 <UART_SetConfig+0xa4>
 8003322:	2b01      	cmp	r3, #1
 8003324:	d00a      	beq.n	800333c <UART_SetConfig+0xb8>
 8003326:	e013      	b.n	8003350 <UART_SetConfig+0xcc>
 8003328:	231f      	movs	r3, #31
 800332a:	18fb      	adds	r3, r7, r3
 800332c:	2200      	movs	r2, #0
 800332e:	701a      	strb	r2, [r3, #0]
 8003330:	e021      	b.n	8003376 <UART_SetConfig+0xf2>
 8003332:	231f      	movs	r3, #31
 8003334:	18fb      	adds	r3, r7, r3
 8003336:	2202      	movs	r2, #2
 8003338:	701a      	strb	r2, [r3, #0]
 800333a:	e01c      	b.n	8003376 <UART_SetConfig+0xf2>
 800333c:	231f      	movs	r3, #31
 800333e:	18fb      	adds	r3, r7, r3
 8003340:	2204      	movs	r2, #4
 8003342:	701a      	strb	r2, [r3, #0]
 8003344:	e017      	b.n	8003376 <UART_SetConfig+0xf2>
 8003346:	231f      	movs	r3, #31
 8003348:	18fb      	adds	r3, r7, r3
 800334a:	2208      	movs	r2, #8
 800334c:	701a      	strb	r2, [r3, #0]
 800334e:	e012      	b.n	8003376 <UART_SetConfig+0xf2>
 8003350:	231f      	movs	r3, #31
 8003352:	18fb      	adds	r3, r7, r3
 8003354:	2210      	movs	r2, #16
 8003356:	701a      	strb	r2, [r3, #0]
 8003358:	e00d      	b.n	8003376 <UART_SetConfig+0xf2>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a67      	ldr	r2, [pc, #412]	; (80034fc <UART_SetConfig+0x278>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d104      	bne.n	800336e <UART_SetConfig+0xea>
 8003364:	231f      	movs	r3, #31
 8003366:	18fb      	adds	r3, r7, r3
 8003368:	2200      	movs	r2, #0
 800336a:	701a      	strb	r2, [r3, #0]
 800336c:	e003      	b.n	8003376 <UART_SetConfig+0xf2>
 800336e:	231f      	movs	r3, #31
 8003370:	18fb      	adds	r3, r7, r3
 8003372:	2210      	movs	r2, #16
 8003374:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	69da      	ldr	r2, [r3, #28]
 800337a:	2380      	movs	r3, #128	; 0x80
 800337c:	021b      	lsls	r3, r3, #8
 800337e:	429a      	cmp	r2, r3
 8003380:	d15d      	bne.n	800343e <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8003382:	231f      	movs	r3, #31
 8003384:	18fb      	adds	r3, r7, r3
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	2b08      	cmp	r3, #8
 800338a:	d015      	beq.n	80033b8 <UART_SetConfig+0x134>
 800338c:	dc18      	bgt.n	80033c0 <UART_SetConfig+0x13c>
 800338e:	2b04      	cmp	r3, #4
 8003390:	d00d      	beq.n	80033ae <UART_SetConfig+0x12a>
 8003392:	dc15      	bgt.n	80033c0 <UART_SetConfig+0x13c>
 8003394:	2b00      	cmp	r3, #0
 8003396:	d002      	beq.n	800339e <UART_SetConfig+0x11a>
 8003398:	2b02      	cmp	r3, #2
 800339a:	d005      	beq.n	80033a8 <UART_SetConfig+0x124>
 800339c:	e010      	b.n	80033c0 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800339e:	f7ff fb05 	bl	80029ac <HAL_RCC_GetPCLK1Freq>
 80033a2:	0003      	movs	r3, r0
 80033a4:	61bb      	str	r3, [r7, #24]
        break;
 80033a6:	e012      	b.n	80033ce <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033a8:	4b55      	ldr	r3, [pc, #340]	; (8003500 <UART_SetConfig+0x27c>)
 80033aa:	61bb      	str	r3, [r7, #24]
        break;
 80033ac:	e00f      	b.n	80033ce <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033ae:	f7ff fa8f 	bl	80028d0 <HAL_RCC_GetSysClockFreq>
 80033b2:	0003      	movs	r3, r0
 80033b4:	61bb      	str	r3, [r7, #24]
        break;
 80033b6:	e00a      	b.n	80033ce <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033b8:	2380      	movs	r3, #128	; 0x80
 80033ba:	021b      	lsls	r3, r3, #8
 80033bc:	61bb      	str	r3, [r7, #24]
        break;
 80033be:	e006      	b.n	80033ce <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80033c0:	2300      	movs	r3, #0
 80033c2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80033c4:	231e      	movs	r3, #30
 80033c6:	18fb      	adds	r3, r7, r3
 80033c8:	2201      	movs	r2, #1
 80033ca:	701a      	strb	r2, [r3, #0]
        break;
 80033cc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80033ce:	69bb      	ldr	r3, [r7, #24]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d100      	bne.n	80033d6 <UART_SetConfig+0x152>
 80033d4:	e07b      	b.n	80034ce <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	005a      	lsls	r2, r3, #1
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	085b      	lsrs	r3, r3, #1
 80033e0:	18d2      	adds	r2, r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	0019      	movs	r1, r3
 80033e8:	0010      	movs	r0, r2
 80033ea:	f7fc fe97 	bl	800011c <__udivsi3>
 80033ee:	0003      	movs	r3, r0
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	2b0f      	cmp	r3, #15
 80033f8:	d91c      	bls.n	8003434 <UART_SetConfig+0x1b0>
 80033fa:	693a      	ldr	r2, [r7, #16]
 80033fc:	2380      	movs	r3, #128	; 0x80
 80033fe:	025b      	lsls	r3, r3, #9
 8003400:	429a      	cmp	r2, r3
 8003402:	d217      	bcs.n	8003434 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	b29a      	uxth	r2, r3
 8003408:	200e      	movs	r0, #14
 800340a:	183b      	adds	r3, r7, r0
 800340c:	210f      	movs	r1, #15
 800340e:	438a      	bics	r2, r1
 8003410:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	085b      	lsrs	r3, r3, #1
 8003416:	b29b      	uxth	r3, r3
 8003418:	2207      	movs	r2, #7
 800341a:	4013      	ands	r3, r2
 800341c:	b299      	uxth	r1, r3
 800341e:	183b      	adds	r3, r7, r0
 8003420:	183a      	adds	r2, r7, r0
 8003422:	8812      	ldrh	r2, [r2, #0]
 8003424:	430a      	orrs	r2, r1
 8003426:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	183a      	adds	r2, r7, r0
 800342e:	8812      	ldrh	r2, [r2, #0]
 8003430:	60da      	str	r2, [r3, #12]
 8003432:	e04c      	b.n	80034ce <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003434:	231e      	movs	r3, #30
 8003436:	18fb      	adds	r3, r7, r3
 8003438:	2201      	movs	r2, #1
 800343a:	701a      	strb	r2, [r3, #0]
 800343c:	e047      	b.n	80034ce <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800343e:	231f      	movs	r3, #31
 8003440:	18fb      	adds	r3, r7, r3
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	2b08      	cmp	r3, #8
 8003446:	d015      	beq.n	8003474 <UART_SetConfig+0x1f0>
 8003448:	dc18      	bgt.n	800347c <UART_SetConfig+0x1f8>
 800344a:	2b04      	cmp	r3, #4
 800344c:	d00d      	beq.n	800346a <UART_SetConfig+0x1e6>
 800344e:	dc15      	bgt.n	800347c <UART_SetConfig+0x1f8>
 8003450:	2b00      	cmp	r3, #0
 8003452:	d002      	beq.n	800345a <UART_SetConfig+0x1d6>
 8003454:	2b02      	cmp	r3, #2
 8003456:	d005      	beq.n	8003464 <UART_SetConfig+0x1e0>
 8003458:	e010      	b.n	800347c <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800345a:	f7ff faa7 	bl	80029ac <HAL_RCC_GetPCLK1Freq>
 800345e:	0003      	movs	r3, r0
 8003460:	61bb      	str	r3, [r7, #24]
        break;
 8003462:	e012      	b.n	800348a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003464:	4b26      	ldr	r3, [pc, #152]	; (8003500 <UART_SetConfig+0x27c>)
 8003466:	61bb      	str	r3, [r7, #24]
        break;
 8003468:	e00f      	b.n	800348a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800346a:	f7ff fa31 	bl	80028d0 <HAL_RCC_GetSysClockFreq>
 800346e:	0003      	movs	r3, r0
 8003470:	61bb      	str	r3, [r7, #24]
        break;
 8003472:	e00a      	b.n	800348a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003474:	2380      	movs	r3, #128	; 0x80
 8003476:	021b      	lsls	r3, r3, #8
 8003478:	61bb      	str	r3, [r7, #24]
        break;
 800347a:	e006      	b.n	800348a <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 800347c:	2300      	movs	r3, #0
 800347e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003480:	231e      	movs	r3, #30
 8003482:	18fb      	adds	r3, r7, r3
 8003484:	2201      	movs	r2, #1
 8003486:	701a      	strb	r2, [r3, #0]
        break;
 8003488:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d01e      	beq.n	80034ce <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	085a      	lsrs	r2, r3, #1
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	18d2      	adds	r2, r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	0019      	movs	r1, r3
 80034a0:	0010      	movs	r0, r2
 80034a2:	f7fc fe3b 	bl	800011c <__udivsi3>
 80034a6:	0003      	movs	r3, r0
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	2b0f      	cmp	r3, #15
 80034b0:	d909      	bls.n	80034c6 <UART_SetConfig+0x242>
 80034b2:	693a      	ldr	r2, [r7, #16]
 80034b4:	2380      	movs	r3, #128	; 0x80
 80034b6:	025b      	lsls	r3, r3, #9
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d204      	bcs.n	80034c6 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	60da      	str	r2, [r3, #12]
 80034c4:	e003      	b.n	80034ce <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80034c6:	231e      	movs	r3, #30
 80034c8:	18fb      	adds	r3, r7, r3
 80034ca:	2201      	movs	r2, #1
 80034cc:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80034da:	231e      	movs	r3, #30
 80034dc:	18fb      	adds	r3, r7, r3
 80034de:	781b      	ldrb	r3, [r3, #0]
}
 80034e0:	0018      	movs	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	b008      	add	sp, #32
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	ffff69f3 	.word	0xffff69f3
 80034ec:	ffffcfff 	.word	0xffffcfff
 80034f0:	fffff4ff 	.word	0xfffff4ff
 80034f4:	40013800 	.word	0x40013800
 80034f8:	40021000 	.word	0x40021000
 80034fc:	40004400 	.word	0x40004400
 8003500:	007a1200 	.word	0x007a1200

08003504 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003510:	2201      	movs	r2, #1
 8003512:	4013      	ands	r3, r2
 8003514:	d00b      	beq.n	800352e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	4a4a      	ldr	r2, [pc, #296]	; (8003648 <UART_AdvFeatureConfig+0x144>)
 800351e:	4013      	ands	r3, r2
 8003520:	0019      	movs	r1, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003532:	2202      	movs	r2, #2
 8003534:	4013      	ands	r3, r2
 8003536:	d00b      	beq.n	8003550 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	4a43      	ldr	r2, [pc, #268]	; (800364c <UART_AdvFeatureConfig+0x148>)
 8003540:	4013      	ands	r3, r2
 8003542:	0019      	movs	r1, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	430a      	orrs	r2, r1
 800354e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003554:	2204      	movs	r2, #4
 8003556:	4013      	ands	r3, r2
 8003558:	d00b      	beq.n	8003572 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	4a3b      	ldr	r2, [pc, #236]	; (8003650 <UART_AdvFeatureConfig+0x14c>)
 8003562:	4013      	ands	r3, r2
 8003564:	0019      	movs	r1, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	430a      	orrs	r2, r1
 8003570:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003576:	2208      	movs	r2, #8
 8003578:	4013      	ands	r3, r2
 800357a:	d00b      	beq.n	8003594 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	4a34      	ldr	r2, [pc, #208]	; (8003654 <UART_AdvFeatureConfig+0x150>)
 8003584:	4013      	ands	r3, r2
 8003586:	0019      	movs	r1, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	430a      	orrs	r2, r1
 8003592:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003598:	2210      	movs	r2, #16
 800359a:	4013      	ands	r3, r2
 800359c:	d00b      	beq.n	80035b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	4a2c      	ldr	r2, [pc, #176]	; (8003658 <UART_AdvFeatureConfig+0x154>)
 80035a6:	4013      	ands	r3, r2
 80035a8:	0019      	movs	r1, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	430a      	orrs	r2, r1
 80035b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ba:	2220      	movs	r2, #32
 80035bc:	4013      	ands	r3, r2
 80035be:	d00b      	beq.n	80035d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	4a25      	ldr	r2, [pc, #148]	; (800365c <UART_AdvFeatureConfig+0x158>)
 80035c8:	4013      	ands	r3, r2
 80035ca:	0019      	movs	r1, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	430a      	orrs	r2, r1
 80035d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035dc:	2240      	movs	r2, #64	; 0x40
 80035de:	4013      	ands	r3, r2
 80035e0:	d01d      	beq.n	800361e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	4a1d      	ldr	r2, [pc, #116]	; (8003660 <UART_AdvFeatureConfig+0x15c>)
 80035ea:	4013      	ands	r3, r2
 80035ec:	0019      	movs	r1, r3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	430a      	orrs	r2, r1
 80035f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035fe:	2380      	movs	r3, #128	; 0x80
 8003600:	035b      	lsls	r3, r3, #13
 8003602:	429a      	cmp	r2, r3
 8003604:	d10b      	bne.n	800361e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	4a15      	ldr	r2, [pc, #84]	; (8003664 <UART_AdvFeatureConfig+0x160>)
 800360e:	4013      	ands	r3, r2
 8003610:	0019      	movs	r1, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	430a      	orrs	r2, r1
 800361c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003622:	2280      	movs	r2, #128	; 0x80
 8003624:	4013      	ands	r3, r2
 8003626:	d00b      	beq.n	8003640 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	4a0e      	ldr	r2, [pc, #56]	; (8003668 <UART_AdvFeatureConfig+0x164>)
 8003630:	4013      	ands	r3, r2
 8003632:	0019      	movs	r1, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	430a      	orrs	r2, r1
 800363e:	605a      	str	r2, [r3, #4]
  }
}
 8003640:	46c0      	nop			; (mov r8, r8)
 8003642:	46bd      	mov	sp, r7
 8003644:	b002      	add	sp, #8
 8003646:	bd80      	pop	{r7, pc}
 8003648:	fffdffff 	.word	0xfffdffff
 800364c:	fffeffff 	.word	0xfffeffff
 8003650:	fffbffff 	.word	0xfffbffff
 8003654:	ffff7fff 	.word	0xffff7fff
 8003658:	ffffefff 	.word	0xffffefff
 800365c:	ffffdfff 	.word	0xffffdfff
 8003660:	ffefffff 	.word	0xffefffff
 8003664:	ff9fffff 	.word	0xff9fffff
 8003668:	fff7ffff 	.word	0xfff7ffff

0800366c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b086      	sub	sp, #24
 8003670:	af02      	add	r7, sp, #8
 8003672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2280      	movs	r2, #128	; 0x80
 8003678:	2100      	movs	r1, #0
 800367a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800367c:	f7fd fd18 	bl	80010b0 <HAL_GetTick>
 8003680:	0003      	movs	r3, r0
 8003682:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	2208      	movs	r2, #8
 800368c:	4013      	ands	r3, r2
 800368e:	2b08      	cmp	r3, #8
 8003690:	d10c      	bne.n	80036ac <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2280      	movs	r2, #128	; 0x80
 8003696:	0391      	lsls	r1, r2, #14
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	4a17      	ldr	r2, [pc, #92]	; (80036f8 <UART_CheckIdleState+0x8c>)
 800369c:	9200      	str	r2, [sp, #0]
 800369e:	2200      	movs	r2, #0
 80036a0:	f000 f82c 	bl	80036fc <UART_WaitOnFlagUntilTimeout>
 80036a4:	1e03      	subs	r3, r0, #0
 80036a6:	d001      	beq.n	80036ac <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e021      	b.n	80036f0 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2204      	movs	r2, #4
 80036b4:	4013      	ands	r3, r2
 80036b6:	2b04      	cmp	r3, #4
 80036b8:	d10c      	bne.n	80036d4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2280      	movs	r2, #128	; 0x80
 80036be:	03d1      	lsls	r1, r2, #15
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	4a0d      	ldr	r2, [pc, #52]	; (80036f8 <UART_CheckIdleState+0x8c>)
 80036c4:	9200      	str	r2, [sp, #0]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f000 f818 	bl	80036fc <UART_WaitOnFlagUntilTimeout>
 80036cc:	1e03      	subs	r3, r0, #0
 80036ce:	d001      	beq.n	80036d4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	e00d      	b.n	80036f0 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2220      	movs	r2, #32
 80036d8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2220      	movs	r2, #32
 80036de:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2274      	movs	r2, #116	; 0x74
 80036ea:	2100      	movs	r1, #0
 80036ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	0018      	movs	r0, r3
 80036f2:	46bd      	mov	sp, r7
 80036f4:	b004      	add	sp, #16
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	01ffffff 	.word	0x01ffffff

080036fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b094      	sub	sp, #80	; 0x50
 8003700:	af00      	add	r7, sp, #0
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	603b      	str	r3, [r7, #0]
 8003708:	1dfb      	adds	r3, r7, #7
 800370a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800370c:	e0a3      	b.n	8003856 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800370e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003710:	3301      	adds	r3, #1
 8003712:	d100      	bne.n	8003716 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003714:	e09f      	b.n	8003856 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003716:	f7fd fccb 	bl	80010b0 <HAL_GetTick>
 800371a:	0002      	movs	r2, r0
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003722:	429a      	cmp	r2, r3
 8003724:	d302      	bcc.n	800372c <UART_WaitOnFlagUntilTimeout+0x30>
 8003726:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003728:	2b00      	cmp	r3, #0
 800372a:	d13d      	bne.n	80037a8 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800372c:	f3ef 8310 	mrs	r3, PRIMASK
 8003730:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003732:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003734:	647b      	str	r3, [r7, #68]	; 0x44
 8003736:	2301      	movs	r3, #1
 8003738:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800373a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800373c:	f383 8810 	msr	PRIMASK, r3
}
 8003740:	46c0      	nop			; (mov r8, r8)
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	494c      	ldr	r1, [pc, #304]	; (8003880 <UART_WaitOnFlagUntilTimeout+0x184>)
 800374e:	400a      	ands	r2, r1
 8003750:	601a      	str	r2, [r3, #0]
 8003752:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003754:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003758:	f383 8810 	msr	PRIMASK, r3
}
 800375c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800375e:	f3ef 8310 	mrs	r3, PRIMASK
 8003762:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003766:	643b      	str	r3, [r7, #64]	; 0x40
 8003768:	2301      	movs	r3, #1
 800376a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800376c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800376e:	f383 8810 	msr	PRIMASK, r3
}
 8003772:	46c0      	nop			; (mov r8, r8)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	689a      	ldr	r2, [r3, #8]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2101      	movs	r1, #1
 8003780:	438a      	bics	r2, r1
 8003782:	609a      	str	r2, [r3, #8]
 8003784:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003786:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003788:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800378a:	f383 8810 	msr	PRIMASK, r3
}
 800378e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2220      	movs	r2, #32
 8003794:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2220      	movs	r2, #32
 800379a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2274      	movs	r2, #116	; 0x74
 80037a0:	2100      	movs	r1, #0
 80037a2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e067      	b.n	8003878 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2204      	movs	r2, #4
 80037b0:	4013      	ands	r3, r2
 80037b2:	d050      	beq.n	8003856 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	69da      	ldr	r2, [r3, #28]
 80037ba:	2380      	movs	r3, #128	; 0x80
 80037bc:	011b      	lsls	r3, r3, #4
 80037be:	401a      	ands	r2, r3
 80037c0:	2380      	movs	r3, #128	; 0x80
 80037c2:	011b      	lsls	r3, r3, #4
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d146      	bne.n	8003856 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2280      	movs	r2, #128	; 0x80
 80037ce:	0112      	lsls	r2, r2, #4
 80037d0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037d2:	f3ef 8310 	mrs	r3, PRIMASK
 80037d6:	613b      	str	r3, [r7, #16]
  return(result);
 80037d8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80037dc:	2301      	movs	r3, #1
 80037de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	f383 8810 	msr	PRIMASK, r3
}
 80037e6:	46c0      	nop			; (mov r8, r8)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4923      	ldr	r1, [pc, #140]	; (8003880 <UART_WaitOnFlagUntilTimeout+0x184>)
 80037f4:	400a      	ands	r2, r1
 80037f6:	601a      	str	r2, [r3, #0]
 80037f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037fa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	f383 8810 	msr	PRIMASK, r3
}
 8003802:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003804:	f3ef 8310 	mrs	r3, PRIMASK
 8003808:	61fb      	str	r3, [r7, #28]
  return(result);
 800380a:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800380c:	64bb      	str	r3, [r7, #72]	; 0x48
 800380e:	2301      	movs	r3, #1
 8003810:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003812:	6a3b      	ldr	r3, [r7, #32]
 8003814:	f383 8810 	msr	PRIMASK, r3
}
 8003818:	46c0      	nop			; (mov r8, r8)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	689a      	ldr	r2, [r3, #8]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2101      	movs	r1, #1
 8003826:	438a      	bics	r2, r1
 8003828:	609a      	str	r2, [r3, #8]
 800382a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800382c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800382e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003830:	f383 8810 	msr	PRIMASK, r3
}
 8003834:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2220      	movs	r2, #32
 800383a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2220      	movs	r2, #32
 8003840:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2280      	movs	r2, #128	; 0x80
 8003846:	2120      	movs	r1, #32
 8003848:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2274      	movs	r2, #116	; 0x74
 800384e:	2100      	movs	r1, #0
 8003850:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e010      	b.n	8003878 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	69db      	ldr	r3, [r3, #28]
 800385c:	68ba      	ldr	r2, [r7, #8]
 800385e:	4013      	ands	r3, r2
 8003860:	68ba      	ldr	r2, [r7, #8]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	425a      	negs	r2, r3
 8003866:	4153      	adcs	r3, r2
 8003868:	b2db      	uxtb	r3, r3
 800386a:	001a      	movs	r2, r3
 800386c:	1dfb      	adds	r3, r7, #7
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	429a      	cmp	r2, r3
 8003872:	d100      	bne.n	8003876 <UART_WaitOnFlagUntilTimeout+0x17a>
 8003874:	e74b      	b.n	800370e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003876:	2300      	movs	r3, #0
}
 8003878:	0018      	movs	r0, r3
 800387a:	46bd      	mov	sp, r7
 800387c:	b014      	add	sp, #80	; 0x50
 800387e:	bd80      	pop	{r7, pc}
 8003880:	fffffe5f 	.word	0xfffffe5f

08003884 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	0002      	movs	r2, r0
 800388c:	1dbb      	adds	r3, r7, #6
 800388e:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003890:	2300      	movs	r3, #0
 8003892:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003894:	1dbb      	adds	r3, r7, #6
 8003896:	2200      	movs	r2, #0
 8003898:	5e9b      	ldrsh	r3, [r3, r2]
 800389a:	2b84      	cmp	r3, #132	; 0x84
 800389c:	d006      	beq.n	80038ac <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 800389e:	1dbb      	adds	r3, r7, #6
 80038a0:	2200      	movs	r2, #0
 80038a2:	5e9a      	ldrsh	r2, [r3, r2]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	18d3      	adds	r3, r2, r3
 80038a8:	3303      	adds	r3, #3
 80038aa:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80038ac:	68fb      	ldr	r3, [r7, #12]
}
 80038ae:	0018      	movs	r0, r3
 80038b0:	46bd      	mov	sp, r7
 80038b2:	b004      	add	sp, #16
 80038b4:	bd80      	pop	{r7, pc}

080038b6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80038b6:	b580      	push	{r7, lr}
 80038b8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80038ba:	f000 fe6d 	bl	8004598 <vTaskStartScheduler>
  
  return osOK;
 80038be:	2300      	movs	r3, #0
}
 80038c0:	0018      	movs	r0, r3
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80038c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038c8:	b089      	sub	sp, #36	; 0x24
 80038ca:	af04      	add	r7, sp, #16
 80038cc:	6078      	str	r0, [r7, #4]
 80038ce:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d020      	beq.n	800391a <osThreadCreate+0x54>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	699b      	ldr	r3, [r3, #24]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d01c      	beq.n	800391a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	685c      	ldr	r4, [r3, #4]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681d      	ldr	r5, [r3, #0]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	691e      	ldr	r6, [r3, #16]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2208      	movs	r2, #8
 80038f0:	5e9b      	ldrsh	r3, [r3, r2]
 80038f2:	0018      	movs	r0, r3
 80038f4:	f7ff ffc6 	bl	8003884 <makeFreeRtosPriority>
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	695a      	ldr	r2, [r3, #20]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003900:	6839      	ldr	r1, [r7, #0]
 8003902:	9302      	str	r3, [sp, #8]
 8003904:	9201      	str	r2, [sp, #4]
 8003906:	9000      	str	r0, [sp, #0]
 8003908:	000b      	movs	r3, r1
 800390a:	0032      	movs	r2, r6
 800390c:	0029      	movs	r1, r5
 800390e:	0020      	movs	r0, r4
 8003910:	f000 fc98 	bl	8004244 <xTaskCreateStatic>
 8003914:	0003      	movs	r3, r0
 8003916:	60fb      	str	r3, [r7, #12]
 8003918:	e01d      	b.n	8003956 <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685c      	ldr	r4, [r3, #4]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003926:	b29e      	uxth	r6, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2208      	movs	r2, #8
 800392c:	5e9b      	ldrsh	r3, [r3, r2]
 800392e:	0018      	movs	r0, r3
 8003930:	f7ff ffa8 	bl	8003884 <makeFreeRtosPriority>
 8003934:	0001      	movs	r1, r0
 8003936:	683a      	ldr	r2, [r7, #0]
 8003938:	230c      	movs	r3, #12
 800393a:	18fb      	adds	r3, r7, r3
 800393c:	9301      	str	r3, [sp, #4]
 800393e:	9100      	str	r1, [sp, #0]
 8003940:	0013      	movs	r3, r2
 8003942:	0032      	movs	r2, r6
 8003944:	0029      	movs	r1, r5
 8003946:	0020      	movs	r0, r4
 8003948:	f000 fcbf 	bl	80042ca <xTaskCreate>
 800394c:	0003      	movs	r3, r0
 800394e:	2b01      	cmp	r3, #1
 8003950:	d001      	beq.n	8003956 <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 8003952:	2300      	movs	r3, #0
 8003954:	e000      	b.n	8003958 <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003956:	68fb      	ldr	r3, [r7, #12]
}
 8003958:	0018      	movs	r0, r3
 800395a:	46bd      	mov	sp, r7
 800395c:	b005      	add	sp, #20
 800395e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003960 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <osDelay+0x16>
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	e000      	b.n	8003978 <osDelay+0x18>
 8003976:	2301      	movs	r3, #1
 8003978:	0018      	movs	r0, r3
 800397a:	f000 fde7 	bl	800454c <vTaskDelay>
  
  return osOK;
 800397e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003980:	0018      	movs	r0, r3
 8003982:	46bd      	mov	sp, r7
 8003984:	b004      	add	sp, #16
 8003986:	bd80      	pop	{r7, pc}

08003988 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8003988:	b590      	push	{r4, r7, lr}
 800398a:	b085      	sub	sp, #20
 800398c:	af02      	add	r7, sp, #8
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d011      	beq.n	80039be <osMessageCreate+0x36>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d00d      	beq.n	80039be <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6818      	ldr	r0, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6859      	ldr	r1, [r3, #4]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	689a      	ldr	r2, [r3, #8]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	2400      	movs	r4, #0
 80039b4:	9400      	str	r4, [sp, #0]
 80039b6:	f000 f90c 	bl	8003bd2 <xQueueGenericCreateStatic>
 80039ba:	0003      	movs	r3, r0
 80039bc:	e008      	b.n	80039d0 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6818      	ldr	r0, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	0019      	movs	r1, r3
 80039ca:	f000 f94d 	bl	8003c68 <xQueueGenericCreate>
 80039ce:	0003      	movs	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80039d0:	0018      	movs	r0, r3
 80039d2:	46bd      	mov	sp, r7
 80039d4:	b003      	add	sp, #12
 80039d6:	bd90      	pop	{r4, r7, pc}

080039d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	3308      	adds	r3, #8
 80039e4:	001a      	movs	r2, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2201      	movs	r2, #1
 80039ee:	4252      	negs	r2, r2
 80039f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	3308      	adds	r3, #8
 80039f6:	001a      	movs	r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	3308      	adds	r3, #8
 8003a00:	001a      	movs	r2, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003a0c:	46c0      	nop			; (mov r8, r8)
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	b002      	add	sp, #8
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003a22:	46c0      	nop			; (mov r8, r8)
 8003a24:	46bd      	mov	sp, r7
 8003a26:	b002      	add	sp, #8
 8003a28:	bd80      	pop	{r7, pc}

08003a2a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b084      	sub	sp, #16
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
 8003a32:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	68fa      	ldr	r2, [r7, #12]
 8003a3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	689a      	ldr	r2, [r3, #8]
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	683a      	ldr	r2, [r7, #0]
 8003a4e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	683a      	ldr	r2, [r7, #0]
 8003a54:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	1c5a      	adds	r2, r3, #1
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	601a      	str	r2, [r3, #0]
}
 8003a66:	46c0      	nop			; (mov r8, r8)
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	b004      	add	sp, #16
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b084      	sub	sp, #16
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	6078      	str	r0, [r7, #4]
 8003a76:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	3301      	adds	r3, #1
 8003a82:	d103      	bne.n	8003a8c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	691b      	ldr	r3, [r3, #16]
 8003a88:	60fb      	str	r3, [r7, #12]
 8003a8a:	e00c      	b.n	8003aa6 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	3308      	adds	r3, #8
 8003a90:	60fb      	str	r3, [r7, #12]
 8003a92:	e002      	b.n	8003a9a <vListInsert+0x2c>
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	60fb      	str	r3, [r7, #12]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	68ba      	ldr	r2, [r7, #8]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d2f6      	bcs.n	8003a94 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	685a      	ldr	r2, [r3, #4]
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	683a      	ldr	r2, [r7, #0]
 8003ab4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	683a      	ldr	r2, [r7, #0]
 8003ac0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	1c5a      	adds	r2, r3, #1
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	601a      	str	r2, [r3, #0]
}
 8003ad2:	46c0      	nop			; (mov r8, r8)
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	b004      	add	sp, #16
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b084      	sub	sp, #16
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	6892      	ldr	r2, [r2, #8]
 8003af0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	6852      	ldr	r2, [r2, #4]
 8003afa:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	687a      	ldr	r2, [r7, #4]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d103      	bne.n	8003b0e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	689a      	ldr	r2, [r3, #8]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	1e5a      	subs	r2, r3, #1
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
}
 8003b22:	0018      	movs	r0, r3
 8003b24:	46bd      	mov	sp, r7
 8003b26:	b004      	add	sp, #16
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003b2a:	b580      	push	{r7, lr}
 8003b2c:	b084      	sub	sp, #16
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
 8003b32:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <xQueueGenericReset+0x18>
 8003b3e:	b672      	cpsid	i
 8003b40:	e7fe      	b.n	8003b40 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8003b42:	f001 fa4d 	bl	8004fe0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b52:	434b      	muls	r3, r1
 8003b54:	18d2      	adds	r2, r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b70:	1e59      	subs	r1, r3, #1
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b76:	434b      	muls	r3, r1
 8003b78:	18d2      	adds	r2, r2, r3
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2244      	movs	r2, #68	; 0x44
 8003b82:	21ff      	movs	r1, #255	; 0xff
 8003b84:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2245      	movs	r2, #69	; 0x45
 8003b8a:	21ff      	movs	r1, #255	; 0xff
 8003b8c:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d10d      	bne.n	8003bb0 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	691b      	ldr	r3, [r3, #16]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d013      	beq.n	8003bc4 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	3310      	adds	r3, #16
 8003ba0:	0018      	movs	r0, r3
 8003ba2:	f000 ff15 	bl	80049d0 <xTaskRemoveFromEventList>
 8003ba6:	1e03      	subs	r3, r0, #0
 8003ba8:	d00c      	beq.n	8003bc4 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003baa:	f001 fa09 	bl	8004fc0 <vPortYield>
 8003bae:	e009      	b.n	8003bc4 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	3310      	adds	r3, #16
 8003bb4:	0018      	movs	r0, r3
 8003bb6:	f7ff ff0f 	bl	80039d8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	3324      	adds	r3, #36	; 0x24
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	f7ff ff0a 	bl	80039d8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003bc4:	f001 fa1e 	bl	8005004 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003bc8:	2301      	movs	r3, #1
}
 8003bca:	0018      	movs	r0, r3
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	b004      	add	sp, #16
 8003bd0:	bd80      	pop	{r7, pc}

08003bd2 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003bd2:	b590      	push	{r4, r7, lr}
 8003bd4:	b089      	sub	sp, #36	; 0x24
 8003bd6:	af02      	add	r7, sp, #8
 8003bd8:	60f8      	str	r0, [r7, #12]
 8003bda:	60b9      	str	r1, [r7, #8]
 8003bdc:	607a      	str	r2, [r7, #4]
 8003bde:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d101      	bne.n	8003bea <xQueueGenericCreateStatic+0x18>
 8003be6:	b672      	cpsid	i
 8003be8:	e7fe      	b.n	8003be8 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d101      	bne.n	8003bf4 <xQueueGenericCreateStatic+0x22>
 8003bf0:	b672      	cpsid	i
 8003bf2:	e7fe      	b.n	8003bf2 <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d002      	beq.n	8003c00 <xQueueGenericCreateStatic+0x2e>
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d001      	beq.n	8003c04 <xQueueGenericCreateStatic+0x32>
 8003c00:	2301      	movs	r3, #1
 8003c02:	e000      	b.n	8003c06 <xQueueGenericCreateStatic+0x34>
 8003c04:	2300      	movs	r3, #0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d101      	bne.n	8003c0e <xQueueGenericCreateStatic+0x3c>
 8003c0a:	b672      	cpsid	i
 8003c0c:	e7fe      	b.n	8003c0c <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d102      	bne.n	8003c1a <xQueueGenericCreateStatic+0x48>
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d101      	bne.n	8003c1e <xQueueGenericCreateStatic+0x4c>
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e000      	b.n	8003c20 <xQueueGenericCreateStatic+0x4e>
 8003c1e:	2300      	movs	r3, #0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d101      	bne.n	8003c28 <xQueueGenericCreateStatic+0x56>
 8003c24:	b672      	cpsid	i
 8003c26:	e7fe      	b.n	8003c26 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003c28:	2348      	movs	r3, #72	; 0x48
 8003c2a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	2b48      	cmp	r3, #72	; 0x48
 8003c30:	d001      	beq.n	8003c36 <xQueueGenericCreateStatic+0x64>
 8003c32:	b672      	cpsid	i
 8003c34:	e7fe      	b.n	8003c34 <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d00e      	beq.n	8003c5e <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	2246      	movs	r2, #70	; 0x46
 8003c44:	2101      	movs	r1, #1
 8003c46:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003c48:	2328      	movs	r3, #40	; 0x28
 8003c4a:	18fb      	adds	r3, r7, r3
 8003c4c:	781c      	ldrb	r4, [r3, #0]
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	68b9      	ldr	r1, [r7, #8]
 8003c52:	68f8      	ldr	r0, [r7, #12]
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	9300      	str	r3, [sp, #0]
 8003c58:	0023      	movs	r3, r4
 8003c5a:	f000 f83b 	bl	8003cd4 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003c5e:	697b      	ldr	r3, [r7, #20]
	}
 8003c60:	0018      	movs	r0, r3
 8003c62:	46bd      	mov	sp, r7
 8003c64:	b007      	add	sp, #28
 8003c66:	bd90      	pop	{r4, r7, pc}

08003c68 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003c68:	b590      	push	{r4, r7, lr}
 8003c6a:	b08b      	sub	sp, #44	; 0x2c
 8003c6c:	af02      	add	r7, sp, #8
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	1dfb      	adds	r3, r7, #7
 8003c74:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d101      	bne.n	8003c80 <xQueueGenericCreate+0x18>
 8003c7c:	b672      	cpsid	i
 8003c7e:	e7fe      	b.n	8003c7e <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d102      	bne.n	8003c8c <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003c86:	2300      	movs	r3, #0
 8003c88:	61fb      	str	r3, [r7, #28]
 8003c8a:	e003      	b.n	8003c94 <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	68ba      	ldr	r2, [r7, #8]
 8003c90:	4353      	muls	r3, r2
 8003c92:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	3348      	adds	r3, #72	; 0x48
 8003c98:	0018      	movs	r0, r3
 8003c9a:	f001 fa39 	bl	8005110 <pvPortMalloc>
 8003c9e:	0003      	movs	r3, r0
 8003ca0:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d010      	beq.n	8003cca <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	3348      	adds	r3, #72	; 0x48
 8003cac:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	2246      	movs	r2, #70	; 0x46
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003cb6:	1dfb      	adds	r3, r7, #7
 8003cb8:	781c      	ldrb	r4, [r3, #0]
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	68b9      	ldr	r1, [r7, #8]
 8003cbe:	68f8      	ldr	r0, [r7, #12]
 8003cc0:	69bb      	ldr	r3, [r7, #24]
 8003cc2:	9300      	str	r3, [sp, #0]
 8003cc4:	0023      	movs	r3, r4
 8003cc6:	f000 f805 	bl	8003cd4 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003cca:	69bb      	ldr	r3, [r7, #24]
	}
 8003ccc:	0018      	movs	r0, r3
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	b009      	add	sp, #36	; 0x24
 8003cd2:	bd90      	pop	{r4, r7, pc}

08003cd4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
 8003ce0:	001a      	movs	r2, r3
 8003ce2:	1cfb      	adds	r3, r7, #3
 8003ce4:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d103      	bne.n	8003cf4 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	69ba      	ldr	r2, [r7, #24]
 8003cf0:	601a      	str	r2, [r3, #0]
 8003cf2:	e002      	b.n	8003cfa <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	68ba      	ldr	r2, [r7, #8]
 8003d04:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	2101      	movs	r1, #1
 8003d0a:	0018      	movs	r0, r3
 8003d0c:	f7ff ff0d 	bl	8003b2a <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003d10:	46c0      	nop			; (mov r8, r8)
 8003d12:	46bd      	mov	sp, r7
 8003d14:	b004      	add	sp, #16
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b08a      	sub	sp, #40	; 0x28
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	607a      	str	r2, [r7, #4]
 8003d24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003d26:	2300      	movs	r3, #0
 8003d28:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8003d2e:	6a3b      	ldr	r3, [r7, #32]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d101      	bne.n	8003d38 <xQueueGenericSend+0x20>
 8003d34:	b672      	cpsid	i
 8003d36:	e7fe      	b.n	8003d36 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d103      	bne.n	8003d46 <xQueueGenericSend+0x2e>
 8003d3e:	6a3b      	ldr	r3, [r7, #32]
 8003d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d101      	bne.n	8003d4a <xQueueGenericSend+0x32>
 8003d46:	2301      	movs	r3, #1
 8003d48:	e000      	b.n	8003d4c <xQueueGenericSend+0x34>
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d101      	bne.n	8003d54 <xQueueGenericSend+0x3c>
 8003d50:	b672      	cpsid	i
 8003d52:	e7fe      	b.n	8003d52 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d103      	bne.n	8003d62 <xQueueGenericSend+0x4a>
 8003d5a:	6a3b      	ldr	r3, [r7, #32]
 8003d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d101      	bne.n	8003d66 <xQueueGenericSend+0x4e>
 8003d62:	2301      	movs	r3, #1
 8003d64:	e000      	b.n	8003d68 <xQueueGenericSend+0x50>
 8003d66:	2300      	movs	r3, #0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d101      	bne.n	8003d70 <xQueueGenericSend+0x58>
 8003d6c:	b672      	cpsid	i
 8003d6e:	e7fe      	b.n	8003d6e <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003d70:	f000 ffcc 	bl	8004d0c <xTaskGetSchedulerState>
 8003d74:	1e03      	subs	r3, r0, #0
 8003d76:	d102      	bne.n	8003d7e <xQueueGenericSend+0x66>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d101      	bne.n	8003d82 <xQueueGenericSend+0x6a>
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e000      	b.n	8003d84 <xQueueGenericSend+0x6c>
 8003d82:	2300      	movs	r3, #0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d101      	bne.n	8003d8c <xQueueGenericSend+0x74>
 8003d88:	b672      	cpsid	i
 8003d8a:	e7fe      	b.n	8003d8a <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003d8c:	f001 f928 	bl	8004fe0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003d90:	6a3b      	ldr	r3, [r7, #32]
 8003d92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d94:	6a3b      	ldr	r3, [r7, #32]
 8003d96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d302      	bcc.n	8003da2 <xQueueGenericSend+0x8a>
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d11e      	bne.n	8003de0 <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003da2:	683a      	ldr	r2, [r7, #0]
 8003da4:	68b9      	ldr	r1, [r7, #8]
 8003da6:	6a3b      	ldr	r3, [r7, #32]
 8003da8:	0018      	movs	r0, r3
 8003daa:	f000 f92e 	bl	800400a <prvCopyDataToQueue>
 8003dae:	0003      	movs	r3, r0
 8003db0:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003db2:	6a3b      	ldr	r3, [r7, #32]
 8003db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d009      	beq.n	8003dce <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003dba:	6a3b      	ldr	r3, [r7, #32]
 8003dbc:	3324      	adds	r3, #36	; 0x24
 8003dbe:	0018      	movs	r0, r3
 8003dc0:	f000 fe06 	bl	80049d0 <xTaskRemoveFromEventList>
 8003dc4:	1e03      	subs	r3, r0, #0
 8003dc6:	d007      	beq.n	8003dd8 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003dc8:	f001 f8fa 	bl	8004fc0 <vPortYield>
 8003dcc:	e004      	b.n	8003dd8 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d001      	beq.n	8003dd8 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003dd4:	f001 f8f4 	bl	8004fc0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003dd8:	f001 f914 	bl	8005004 <vPortExitCritical>
				return pdPASS;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e05b      	b.n	8003e98 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d103      	bne.n	8003dee <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003de6:	f001 f90d 	bl	8005004 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003dea:	2300      	movs	r3, #0
 8003dec:	e054      	b.n	8003e98 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d106      	bne.n	8003e02 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003df4:	2314      	movs	r3, #20
 8003df6:	18fb      	adds	r3, r7, r3
 8003df8:	0018      	movs	r0, r3
 8003dfa:	f000 fe45 	bl	8004a88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003e02:	f001 f8ff 	bl	8005004 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003e06:	f000 fc1f 	bl	8004648 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003e0a:	f001 f8e9 	bl	8004fe0 <vPortEnterCritical>
 8003e0e:	6a3b      	ldr	r3, [r7, #32]
 8003e10:	2244      	movs	r2, #68	; 0x44
 8003e12:	5c9b      	ldrb	r3, [r3, r2]
 8003e14:	b25b      	sxtb	r3, r3
 8003e16:	3301      	adds	r3, #1
 8003e18:	d103      	bne.n	8003e22 <xQueueGenericSend+0x10a>
 8003e1a:	6a3b      	ldr	r3, [r7, #32]
 8003e1c:	2244      	movs	r2, #68	; 0x44
 8003e1e:	2100      	movs	r1, #0
 8003e20:	5499      	strb	r1, [r3, r2]
 8003e22:	6a3b      	ldr	r3, [r7, #32]
 8003e24:	2245      	movs	r2, #69	; 0x45
 8003e26:	5c9b      	ldrb	r3, [r3, r2]
 8003e28:	b25b      	sxtb	r3, r3
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	d103      	bne.n	8003e36 <xQueueGenericSend+0x11e>
 8003e2e:	6a3b      	ldr	r3, [r7, #32]
 8003e30:	2245      	movs	r2, #69	; 0x45
 8003e32:	2100      	movs	r1, #0
 8003e34:	5499      	strb	r1, [r3, r2]
 8003e36:	f001 f8e5 	bl	8005004 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003e3a:	1d3a      	adds	r2, r7, #4
 8003e3c:	2314      	movs	r3, #20
 8003e3e:	18fb      	adds	r3, r7, r3
 8003e40:	0011      	movs	r1, r2
 8003e42:	0018      	movs	r0, r3
 8003e44:	f000 fe34 	bl	8004ab0 <xTaskCheckForTimeOut>
 8003e48:	1e03      	subs	r3, r0, #0
 8003e4a:	d11e      	bne.n	8003e8a <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003e4c:	6a3b      	ldr	r3, [r7, #32]
 8003e4e:	0018      	movs	r0, r3
 8003e50:	f000 f9e0 	bl	8004214 <prvIsQueueFull>
 8003e54:	1e03      	subs	r3, r0, #0
 8003e56:	d011      	beq.n	8003e7c <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003e58:	6a3b      	ldr	r3, [r7, #32]
 8003e5a:	3310      	adds	r3, #16
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	0011      	movs	r1, r2
 8003e60:	0018      	movs	r0, r3
 8003e62:	f000 fd97 	bl	8004994 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003e66:	6a3b      	ldr	r3, [r7, #32]
 8003e68:	0018      	movs	r0, r3
 8003e6a:	f000 f95f 	bl	800412c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003e6e:	f000 fbf7 	bl	8004660 <xTaskResumeAll>
 8003e72:	1e03      	subs	r3, r0, #0
 8003e74:	d18a      	bne.n	8003d8c <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 8003e76:	f001 f8a3 	bl	8004fc0 <vPortYield>
 8003e7a:	e787      	b.n	8003d8c <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003e7c:	6a3b      	ldr	r3, [r7, #32]
 8003e7e:	0018      	movs	r0, r3
 8003e80:	f000 f954 	bl	800412c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003e84:	f000 fbec 	bl	8004660 <xTaskResumeAll>
 8003e88:	e780      	b.n	8003d8c <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003e8a:	6a3b      	ldr	r3, [r7, #32]
 8003e8c:	0018      	movs	r0, r3
 8003e8e:	f000 f94d 	bl	800412c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003e92:	f000 fbe5 	bl	8004660 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003e96:	2300      	movs	r3, #0
		}
	}
}
 8003e98:	0018      	movs	r0, r3
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	b00a      	add	sp, #40	; 0x28
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b08a      	sub	sp, #40	; 0x28
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	60b9      	str	r1, [r7, #8]
 8003eaa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003eac:	2300      	movs	r3, #0
 8003eae:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003eb4:	6a3b      	ldr	r3, [r7, #32]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d101      	bne.n	8003ebe <xQueueReceive+0x1e>
 8003eba:	b672      	cpsid	i
 8003ebc:	e7fe      	b.n	8003ebc <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d103      	bne.n	8003ecc <xQueueReceive+0x2c>
 8003ec4:	6a3b      	ldr	r3, [r7, #32]
 8003ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d101      	bne.n	8003ed0 <xQueueReceive+0x30>
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e000      	b.n	8003ed2 <xQueueReceive+0x32>
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d101      	bne.n	8003eda <xQueueReceive+0x3a>
 8003ed6:	b672      	cpsid	i
 8003ed8:	e7fe      	b.n	8003ed8 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003eda:	f000 ff17 	bl	8004d0c <xTaskGetSchedulerState>
 8003ede:	1e03      	subs	r3, r0, #0
 8003ee0:	d102      	bne.n	8003ee8 <xQueueReceive+0x48>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d101      	bne.n	8003eec <xQueueReceive+0x4c>
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e000      	b.n	8003eee <xQueueReceive+0x4e>
 8003eec:	2300      	movs	r3, #0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d101      	bne.n	8003ef6 <xQueueReceive+0x56>
 8003ef2:	b672      	cpsid	i
 8003ef4:	e7fe      	b.n	8003ef4 <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8003ef6:	f001 f873 	bl	8004fe0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003efa:	6a3b      	ldr	r3, [r7, #32]
 8003efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003efe:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d01a      	beq.n	8003f3c <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003f06:	68ba      	ldr	r2, [r7, #8]
 8003f08:	6a3b      	ldr	r3, [r7, #32]
 8003f0a:	0011      	movs	r1, r2
 8003f0c:	0018      	movs	r0, r3
 8003f0e:	f000 f8e7 	bl	80040e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	1e5a      	subs	r2, r3, #1
 8003f16:	6a3b      	ldr	r3, [r7, #32]
 8003f18:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f1a:	6a3b      	ldr	r3, [r7, #32]
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d008      	beq.n	8003f34 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f22:	6a3b      	ldr	r3, [r7, #32]
 8003f24:	3310      	adds	r3, #16
 8003f26:	0018      	movs	r0, r3
 8003f28:	f000 fd52 	bl	80049d0 <xTaskRemoveFromEventList>
 8003f2c:	1e03      	subs	r3, r0, #0
 8003f2e:	d001      	beq.n	8003f34 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003f30:	f001 f846 	bl	8004fc0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003f34:	f001 f866 	bl	8005004 <vPortExitCritical>
				return pdPASS;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e062      	b.n	8004002 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d103      	bne.n	8003f4a <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003f42:	f001 f85f 	bl	8005004 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003f46:	2300      	movs	r3, #0
 8003f48:	e05b      	b.n	8004002 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d106      	bne.n	8003f5e <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003f50:	2314      	movs	r3, #20
 8003f52:	18fb      	adds	r3, r7, r3
 8003f54:	0018      	movs	r0, r3
 8003f56:	f000 fd97 	bl	8004a88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003f5e:	f001 f851 	bl	8005004 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003f62:	f000 fb71 	bl	8004648 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003f66:	f001 f83b 	bl	8004fe0 <vPortEnterCritical>
 8003f6a:	6a3b      	ldr	r3, [r7, #32]
 8003f6c:	2244      	movs	r2, #68	; 0x44
 8003f6e:	5c9b      	ldrb	r3, [r3, r2]
 8003f70:	b25b      	sxtb	r3, r3
 8003f72:	3301      	adds	r3, #1
 8003f74:	d103      	bne.n	8003f7e <xQueueReceive+0xde>
 8003f76:	6a3b      	ldr	r3, [r7, #32]
 8003f78:	2244      	movs	r2, #68	; 0x44
 8003f7a:	2100      	movs	r1, #0
 8003f7c:	5499      	strb	r1, [r3, r2]
 8003f7e:	6a3b      	ldr	r3, [r7, #32]
 8003f80:	2245      	movs	r2, #69	; 0x45
 8003f82:	5c9b      	ldrb	r3, [r3, r2]
 8003f84:	b25b      	sxtb	r3, r3
 8003f86:	3301      	adds	r3, #1
 8003f88:	d103      	bne.n	8003f92 <xQueueReceive+0xf2>
 8003f8a:	6a3b      	ldr	r3, [r7, #32]
 8003f8c:	2245      	movs	r2, #69	; 0x45
 8003f8e:	2100      	movs	r1, #0
 8003f90:	5499      	strb	r1, [r3, r2]
 8003f92:	f001 f837 	bl	8005004 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003f96:	1d3a      	adds	r2, r7, #4
 8003f98:	2314      	movs	r3, #20
 8003f9a:	18fb      	adds	r3, r7, r3
 8003f9c:	0011      	movs	r1, r2
 8003f9e:	0018      	movs	r0, r3
 8003fa0:	f000 fd86 	bl	8004ab0 <xTaskCheckForTimeOut>
 8003fa4:	1e03      	subs	r3, r0, #0
 8003fa6:	d11e      	bne.n	8003fe6 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003fa8:	6a3b      	ldr	r3, [r7, #32]
 8003faa:	0018      	movs	r0, r3
 8003fac:	f000 f91c 	bl	80041e8 <prvIsQueueEmpty>
 8003fb0:	1e03      	subs	r3, r0, #0
 8003fb2:	d011      	beq.n	8003fd8 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003fb4:	6a3b      	ldr	r3, [r7, #32]
 8003fb6:	3324      	adds	r3, #36	; 0x24
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	0011      	movs	r1, r2
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	f000 fce9 	bl	8004994 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003fc2:	6a3b      	ldr	r3, [r7, #32]
 8003fc4:	0018      	movs	r0, r3
 8003fc6:	f000 f8b1 	bl	800412c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003fca:	f000 fb49 	bl	8004660 <xTaskResumeAll>
 8003fce:	1e03      	subs	r3, r0, #0
 8003fd0:	d191      	bne.n	8003ef6 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 8003fd2:	f000 fff5 	bl	8004fc0 <vPortYield>
 8003fd6:	e78e      	b.n	8003ef6 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003fd8:	6a3b      	ldr	r3, [r7, #32]
 8003fda:	0018      	movs	r0, r3
 8003fdc:	f000 f8a6 	bl	800412c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003fe0:	f000 fb3e 	bl	8004660 <xTaskResumeAll>
 8003fe4:	e787      	b.n	8003ef6 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003fe6:	6a3b      	ldr	r3, [r7, #32]
 8003fe8:	0018      	movs	r0, r3
 8003fea:	f000 f89f 	bl	800412c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003fee:	f000 fb37 	bl	8004660 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003ff2:	6a3b      	ldr	r3, [r7, #32]
 8003ff4:	0018      	movs	r0, r3
 8003ff6:	f000 f8f7 	bl	80041e8 <prvIsQueueEmpty>
 8003ffa:	1e03      	subs	r3, r0, #0
 8003ffc:	d100      	bne.n	8004000 <xQueueReceive+0x160>
 8003ffe:	e77a      	b.n	8003ef6 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004000:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004002:	0018      	movs	r0, r3
 8004004:	46bd      	mov	sp, r7
 8004006:	b00a      	add	sp, #40	; 0x28
 8004008:	bd80      	pop	{r7, pc}

0800400a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800400a:	b580      	push	{r7, lr}
 800400c:	b086      	sub	sp, #24
 800400e:	af00      	add	r7, sp, #0
 8004010:	60f8      	str	r0, [r7, #12]
 8004012:	60b9      	str	r1, [r7, #8]
 8004014:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004016:	2300      	movs	r3, #0
 8004018:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800401e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004024:	2b00      	cmp	r3, #0
 8004026:	d10e      	bne.n	8004046 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d14e      	bne.n	80040ce <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	0018      	movs	r0, r3
 8004036:	f000 fe85 	bl	8004d44 <xTaskPriorityDisinherit>
 800403a:	0003      	movs	r3, r0
 800403c:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2200      	movs	r2, #0
 8004042:	605a      	str	r2, [r3, #4]
 8004044:	e043      	b.n	80040ce <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d119      	bne.n	8004080 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6898      	ldr	r0, [r3, #8]
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	0019      	movs	r1, r3
 8004058:	f001 fb2f 	bl	80056ba <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	689a      	ldr	r2, [r3, #8]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004064:	18d2      	adds	r2, r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	689a      	ldr	r2, [r3, #8]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	429a      	cmp	r2, r3
 8004074:	d32b      	bcc.n	80040ce <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	609a      	str	r2, [r3, #8]
 800407e:	e026      	b.n	80040ce <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	68d8      	ldr	r0, [r3, #12]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	0019      	movs	r1, r3
 800408c:	f001 fb15 	bl	80056ba <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	68da      	ldr	r2, [r3, #12]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004098:	425b      	negs	r3, r3
 800409a:	18d2      	adds	r2, r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	68da      	ldr	r2, [r3, #12]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d207      	bcs.n	80040bc <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	685a      	ldr	r2, [r3, #4]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b4:	425b      	negs	r3, r3
 80040b6:	18d2      	adds	r2, r2, r3
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d105      	bne.n	80040ce <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d002      	beq.n	80040ce <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	3b01      	subs	r3, #1
 80040cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	1c5a      	adds	r2, r3, #1
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80040d6:	697b      	ldr	r3, [r7, #20]
}
 80040d8:	0018      	movs	r0, r3
 80040da:	46bd      	mov	sp, r7
 80040dc:	b006      	add	sp, #24
 80040de:	bd80      	pop	{r7, pc}

080040e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b082      	sub	sp, #8
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d018      	beq.n	8004124 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	68da      	ldr	r2, [r3, #12]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fa:	18d2      	adds	r2, r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	68da      	ldr	r2, [r3, #12]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	429a      	cmp	r2, r3
 800410a:	d303      	bcc.n	8004114 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	68d9      	ldr	r1, [r3, #12]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	0018      	movs	r0, r3
 8004120:	f001 facb 	bl	80056ba <memcpy>
	}
}
 8004124:	46c0      	nop			; (mov r8, r8)
 8004126:	46bd      	mov	sp, r7
 8004128:	b002      	add	sp, #8
 800412a:	bd80      	pop	{r7, pc}

0800412c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004134:	f000 ff54 	bl	8004fe0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004138:	230f      	movs	r3, #15
 800413a:	18fb      	adds	r3, r7, r3
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	2145      	movs	r1, #69	; 0x45
 8004140:	5c52      	ldrb	r2, [r2, r1]
 8004142:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004144:	e013      	b.n	800416e <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414a:	2b00      	cmp	r3, #0
 800414c:	d016      	beq.n	800417c <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	3324      	adds	r3, #36	; 0x24
 8004152:	0018      	movs	r0, r3
 8004154:	f000 fc3c 	bl	80049d0 <xTaskRemoveFromEventList>
 8004158:	1e03      	subs	r3, r0, #0
 800415a:	d001      	beq.n	8004160 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800415c:	f000 fcf8 	bl	8004b50 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004160:	210f      	movs	r1, #15
 8004162:	187b      	adds	r3, r7, r1
 8004164:	781b      	ldrb	r3, [r3, #0]
 8004166:	3b01      	subs	r3, #1
 8004168:	b2da      	uxtb	r2, r3
 800416a:	187b      	adds	r3, r7, r1
 800416c:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800416e:	230f      	movs	r3, #15
 8004170:	18fb      	adds	r3, r7, r3
 8004172:	781b      	ldrb	r3, [r3, #0]
 8004174:	b25b      	sxtb	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	dce5      	bgt.n	8004146 <prvUnlockQueue+0x1a>
 800417a:	e000      	b.n	800417e <prvUnlockQueue+0x52>
					break;
 800417c:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2245      	movs	r2, #69	; 0x45
 8004182:	21ff      	movs	r1, #255	; 0xff
 8004184:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8004186:	f000 ff3d 	bl	8005004 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800418a:	f000 ff29 	bl	8004fe0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800418e:	230e      	movs	r3, #14
 8004190:	18fb      	adds	r3, r7, r3
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	2144      	movs	r1, #68	; 0x44
 8004196:	5c52      	ldrb	r2, [r2, r1]
 8004198:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800419a:	e013      	b.n	80041c4 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	691b      	ldr	r3, [r3, #16]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d016      	beq.n	80041d2 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	3310      	adds	r3, #16
 80041a8:	0018      	movs	r0, r3
 80041aa:	f000 fc11 	bl	80049d0 <xTaskRemoveFromEventList>
 80041ae:	1e03      	subs	r3, r0, #0
 80041b0:	d001      	beq.n	80041b6 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 80041b2:	f000 fccd 	bl	8004b50 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80041b6:	210e      	movs	r1, #14
 80041b8:	187b      	adds	r3, r7, r1
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	3b01      	subs	r3, #1
 80041be:	b2da      	uxtb	r2, r3
 80041c0:	187b      	adds	r3, r7, r1
 80041c2:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80041c4:	230e      	movs	r3, #14
 80041c6:	18fb      	adds	r3, r7, r3
 80041c8:	781b      	ldrb	r3, [r3, #0]
 80041ca:	b25b      	sxtb	r3, r3
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	dce5      	bgt.n	800419c <prvUnlockQueue+0x70>
 80041d0:	e000      	b.n	80041d4 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 80041d2:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2244      	movs	r2, #68	; 0x44
 80041d8:	21ff      	movs	r1, #255	; 0xff
 80041da:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80041dc:	f000 ff12 	bl	8005004 <vPortExitCritical>
}
 80041e0:	46c0      	nop			; (mov r8, r8)
 80041e2:	46bd      	mov	sp, r7
 80041e4:	b004      	add	sp, #16
 80041e6:	bd80      	pop	{r7, pc}

080041e8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80041f0:	f000 fef6 	bl	8004fe0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d102      	bne.n	8004202 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80041fc:	2301      	movs	r3, #1
 80041fe:	60fb      	str	r3, [r7, #12]
 8004200:	e001      	b.n	8004206 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004202:	2300      	movs	r3, #0
 8004204:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004206:	f000 fefd 	bl	8005004 <vPortExitCritical>

	return xReturn;
 800420a:	68fb      	ldr	r3, [r7, #12]
}
 800420c:	0018      	movs	r0, r3
 800420e:	46bd      	mov	sp, r7
 8004210:	b004      	add	sp, #16
 8004212:	bd80      	pop	{r7, pc}

08004214 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800421c:	f000 fee0 	bl	8004fe0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004228:	429a      	cmp	r2, r3
 800422a:	d102      	bne.n	8004232 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800422c:	2301      	movs	r3, #1
 800422e:	60fb      	str	r3, [r7, #12]
 8004230:	e001      	b.n	8004236 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004232:	2300      	movs	r3, #0
 8004234:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004236:	f000 fee5 	bl	8005004 <vPortExitCritical>

	return xReturn;
 800423a:	68fb      	ldr	r3, [r7, #12]
}
 800423c:	0018      	movs	r0, r3
 800423e:	46bd      	mov	sp, r7
 8004240:	b004      	add	sp, #16
 8004242:	bd80      	pop	{r7, pc}

08004244 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004244:	b590      	push	{r4, r7, lr}
 8004246:	b08d      	sub	sp, #52	; 0x34
 8004248:	af04      	add	r7, sp, #16
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
 8004250:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004254:	2b00      	cmp	r3, #0
 8004256:	d101      	bne.n	800425c <xTaskCreateStatic+0x18>
 8004258:	b672      	cpsid	i
 800425a:	e7fe      	b.n	800425a <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800425c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800425e:	2b00      	cmp	r3, #0
 8004260:	d101      	bne.n	8004266 <xTaskCreateStatic+0x22>
 8004262:	b672      	cpsid	i
 8004264:	e7fe      	b.n	8004264 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004266:	23b4      	movs	r3, #180	; 0xb4
 8004268:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	2bb4      	cmp	r3, #180	; 0xb4
 800426e:	d001      	beq.n	8004274 <xTaskCreateStatic+0x30>
 8004270:	b672      	cpsid	i
 8004272:	e7fe      	b.n	8004272 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004276:	2b00      	cmp	r3, #0
 8004278:	d020      	beq.n	80042bc <xTaskCreateStatic+0x78>
 800427a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800427c:	2b00      	cmp	r3, #0
 800427e:	d01d      	beq.n	80042bc <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004282:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004288:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	22b1      	movs	r2, #177	; 0xb1
 800428e:	2102      	movs	r1, #2
 8004290:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004292:	683c      	ldr	r4, [r7, #0]
 8004294:	687a      	ldr	r2, [r7, #4]
 8004296:	68b9      	ldr	r1, [r7, #8]
 8004298:	68f8      	ldr	r0, [r7, #12]
 800429a:	2300      	movs	r3, #0
 800429c:	9303      	str	r3, [sp, #12]
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	9302      	str	r3, [sp, #8]
 80042a2:	2318      	movs	r3, #24
 80042a4:	18fb      	adds	r3, r7, r3
 80042a6:	9301      	str	r3, [sp, #4]
 80042a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042aa:	9300      	str	r3, [sp, #0]
 80042ac:	0023      	movs	r3, r4
 80042ae:	f000 f859 	bl	8004364 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	0018      	movs	r0, r3
 80042b6:	f000 f8e5 	bl	8004484 <prvAddNewTaskToReadyList>
 80042ba:	e001      	b.n	80042c0 <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 80042bc:	2300      	movs	r3, #0
 80042be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80042c0:	69bb      	ldr	r3, [r7, #24]
	}
 80042c2:	0018      	movs	r0, r3
 80042c4:	46bd      	mov	sp, r7
 80042c6:	b009      	add	sp, #36	; 0x24
 80042c8:	bd90      	pop	{r4, r7, pc}

080042ca <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80042ca:	b590      	push	{r4, r7, lr}
 80042cc:	b08d      	sub	sp, #52	; 0x34
 80042ce:	af04      	add	r7, sp, #16
 80042d0:	60f8      	str	r0, [r7, #12]
 80042d2:	60b9      	str	r1, [r7, #8]
 80042d4:	603b      	str	r3, [r7, #0]
 80042d6:	1dbb      	adds	r3, r7, #6
 80042d8:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042da:	1dbb      	adds	r3, r7, #6
 80042dc:	881b      	ldrh	r3, [r3, #0]
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	0018      	movs	r0, r3
 80042e2:	f000 ff15 	bl	8005110 <pvPortMalloc>
 80042e6:	0003      	movs	r3, r0
 80042e8:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d010      	beq.n	8004312 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80042f0:	20b4      	movs	r0, #180	; 0xb4
 80042f2:	f000 ff0d 	bl	8005110 <pvPortMalloc>
 80042f6:	0003      	movs	r3, r0
 80042f8:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 80042fa:	69fb      	ldr	r3, [r7, #28]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d003      	beq.n	8004308 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	697a      	ldr	r2, [r7, #20]
 8004304:	631a      	str	r2, [r3, #48]	; 0x30
 8004306:	e006      	b.n	8004316 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	0018      	movs	r0, r3
 800430c:	f000 ffa6 	bl	800525c <vPortFree>
 8004310:	e001      	b.n	8004316 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004312:	2300      	movs	r3, #0
 8004314:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d01a      	beq.n	8004352 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	22b1      	movs	r2, #177	; 0xb1
 8004320:	2100      	movs	r1, #0
 8004322:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004324:	1dbb      	adds	r3, r7, #6
 8004326:	881a      	ldrh	r2, [r3, #0]
 8004328:	683c      	ldr	r4, [r7, #0]
 800432a:	68b9      	ldr	r1, [r7, #8]
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	2300      	movs	r3, #0
 8004330:	9303      	str	r3, [sp, #12]
 8004332:	69fb      	ldr	r3, [r7, #28]
 8004334:	9302      	str	r3, [sp, #8]
 8004336:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004338:	9301      	str	r3, [sp, #4]
 800433a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800433c:	9300      	str	r3, [sp, #0]
 800433e:	0023      	movs	r3, r4
 8004340:	f000 f810 	bl	8004364 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	0018      	movs	r0, r3
 8004348:	f000 f89c 	bl	8004484 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800434c:	2301      	movs	r3, #1
 800434e:	61bb      	str	r3, [r7, #24]
 8004350:	e002      	b.n	8004358 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004352:	2301      	movs	r3, #1
 8004354:	425b      	negs	r3, r3
 8004356:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004358:	69bb      	ldr	r3, [r7, #24]
	}
 800435a:	0018      	movs	r0, r3
 800435c:	46bd      	mov	sp, r7
 800435e:	b009      	add	sp, #36	; 0x24
 8004360:	bd90      	pop	{r4, r7, pc}
	...

08004364 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b086      	sub	sp, #24
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	607a      	str	r2, [r7, #4]
 8004370:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004374:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	493e      	ldr	r1, [pc, #248]	; (8004474 <prvInitialiseNewTask+0x110>)
 800437a:	468c      	mov	ip, r1
 800437c:	4463      	add	r3, ip
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	18d3      	adds	r3, r2, r3
 8004382:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	2207      	movs	r2, #7
 8004388:	4393      	bics	r3, r2
 800438a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	2207      	movs	r2, #7
 8004390:	4013      	ands	r3, r2
 8004392:	d001      	beq.n	8004398 <prvInitialiseNewTask+0x34>
 8004394:	b672      	cpsid	i
 8004396:	e7fe      	b.n	8004396 <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004398:	2300      	movs	r3, #0
 800439a:	617b      	str	r3, [r7, #20]
 800439c:	e013      	b.n	80043c6 <prvInitialiseNewTask+0x62>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800439e:	68ba      	ldr	r2, [r7, #8]
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	18d3      	adds	r3, r2, r3
 80043a4:	7818      	ldrb	r0, [r3, #0]
 80043a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80043a8:	2134      	movs	r1, #52	; 0x34
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	18d3      	adds	r3, r2, r3
 80043ae:	185b      	adds	r3, r3, r1
 80043b0:	1c02      	adds	r2, r0, #0
 80043b2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80043b4:	68ba      	ldr	r2, [r7, #8]
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	18d3      	adds	r3, r2, r3
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d006      	beq.n	80043ce <prvInitialiseNewTask+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	3301      	adds	r3, #1
 80043c4:	617b      	str	r3, [r7, #20]
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	2b0f      	cmp	r3, #15
 80043ca:	d9e8      	bls.n	800439e <prvInitialiseNewTask+0x3a>
 80043cc:	e000      	b.n	80043d0 <prvInitialiseNewTask+0x6c>
		{
			break;
 80043ce:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80043d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043d2:	2243      	movs	r2, #67	; 0x43
 80043d4:	2100      	movs	r1, #0
 80043d6:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80043d8:	6a3b      	ldr	r3, [r7, #32]
 80043da:	2b06      	cmp	r3, #6
 80043dc:	d901      	bls.n	80043e2 <prvInitialiseNewTask+0x7e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80043de:	2306      	movs	r3, #6
 80043e0:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80043e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043e4:	6a3a      	ldr	r2, [r7, #32]
 80043e6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80043e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ea:	6a3a      	ldr	r2, [r7, #32]
 80043ec:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80043ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043f0:	2200      	movs	r2, #0
 80043f2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80043f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043f6:	3304      	adds	r3, #4
 80043f8:	0018      	movs	r0, r3
 80043fa:	f7ff fb0b 	bl	8003a14 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80043fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004400:	3318      	adds	r3, #24
 8004402:	0018      	movs	r0, r3
 8004404:	f7ff fb06 	bl	8003a14 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800440a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800440c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800440e:	6a3b      	ldr	r3, [r7, #32]
 8004410:	2207      	movs	r2, #7
 8004412:	1ad2      	subs	r2, r2, r3
 8004414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004416:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800441a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800441c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800441e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004420:	22ac      	movs	r2, #172	; 0xac
 8004422:	2100      	movs	r1, #0
 8004424:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004428:	22b0      	movs	r2, #176	; 0xb0
 800442a:	2100      	movs	r1, #0
 800442c:	5499      	strb	r1, [r3, r2]
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800442e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004430:	334c      	adds	r3, #76	; 0x4c
 8004432:	2260      	movs	r2, #96	; 0x60
 8004434:	2100      	movs	r1, #0
 8004436:	0018      	movs	r0, r3
 8004438:	f001 f948 	bl	80056cc <memset>
 800443c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800443e:	4a0e      	ldr	r2, [pc, #56]	; (8004478 <prvInitialiseNewTask+0x114>)
 8004440:	651a      	str	r2, [r3, #80]	; 0x50
 8004442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004444:	4a0d      	ldr	r2, [pc, #52]	; (800447c <prvInitialiseNewTask+0x118>)
 8004446:	655a      	str	r2, [r3, #84]	; 0x54
 8004448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800444a:	4a0d      	ldr	r2, [pc, #52]	; (8004480 <prvInitialiseNewTask+0x11c>)
 800444c:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800444e:	683a      	ldr	r2, [r7, #0]
 8004450:	68f9      	ldr	r1, [r7, #12]
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	0018      	movs	r0, r3
 8004456:	f000 fd25 	bl	8004ea4 <pxPortInitialiseStack>
 800445a:	0002      	movs	r2, r0
 800445c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800445e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004462:	2b00      	cmp	r3, #0
 8004464:	d002      	beq.n	800446c <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004468:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800446a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800446c:	46c0      	nop			; (mov r8, r8)
 800446e:	46bd      	mov	sp, r7
 8004470:	b006      	add	sp, #24
 8004472:	bd80      	pop	{r7, pc}
 8004474:	3fffffff 	.word	0x3fffffff
 8004478:	0800667c 	.word	0x0800667c
 800447c:	0800669c 	.word	0x0800669c
 8004480:	0800665c 	.word	0x0800665c

08004484 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b082      	sub	sp, #8
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800448c:	f000 fda8 	bl	8004fe0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004490:	4b28      	ldr	r3, [pc, #160]	; (8004534 <prvAddNewTaskToReadyList+0xb0>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	1c5a      	adds	r2, r3, #1
 8004496:	4b27      	ldr	r3, [pc, #156]	; (8004534 <prvAddNewTaskToReadyList+0xb0>)
 8004498:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800449a:	4b27      	ldr	r3, [pc, #156]	; (8004538 <prvAddNewTaskToReadyList+0xb4>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d109      	bne.n	80044b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80044a2:	4b25      	ldr	r3, [pc, #148]	; (8004538 <prvAddNewTaskToReadyList+0xb4>)
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80044a8:	4b22      	ldr	r3, [pc, #136]	; (8004534 <prvAddNewTaskToReadyList+0xb0>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d110      	bne.n	80044d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80044b0:	f000 fb68 	bl	8004b84 <prvInitialiseTaskLists>
 80044b4:	e00d      	b.n	80044d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80044b6:	4b21      	ldr	r3, [pc, #132]	; (800453c <prvAddNewTaskToReadyList+0xb8>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d109      	bne.n	80044d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80044be:	4b1e      	ldr	r3, [pc, #120]	; (8004538 <prvAddNewTaskToReadyList+0xb4>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d802      	bhi.n	80044d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80044cc:	4b1a      	ldr	r3, [pc, #104]	; (8004538 <prvAddNewTaskToReadyList+0xb4>)
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80044d2:	4b1b      	ldr	r3, [pc, #108]	; (8004540 <prvAddNewTaskToReadyList+0xbc>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	1c5a      	adds	r2, r3, #1
 80044d8:	4b19      	ldr	r3, [pc, #100]	; (8004540 <prvAddNewTaskToReadyList+0xbc>)
 80044da:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044e0:	4b18      	ldr	r3, [pc, #96]	; (8004544 <prvAddNewTaskToReadyList+0xc0>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d903      	bls.n	80044f0 <prvAddNewTaskToReadyList+0x6c>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044ec:	4b15      	ldr	r3, [pc, #84]	; (8004544 <prvAddNewTaskToReadyList+0xc0>)
 80044ee:	601a      	str	r2, [r3, #0]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044f4:	0013      	movs	r3, r2
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	189b      	adds	r3, r3, r2
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	4a12      	ldr	r2, [pc, #72]	; (8004548 <prvAddNewTaskToReadyList+0xc4>)
 80044fe:	189a      	adds	r2, r3, r2
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	3304      	adds	r3, #4
 8004504:	0019      	movs	r1, r3
 8004506:	0010      	movs	r0, r2
 8004508:	f7ff fa8f 	bl	8003a2a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800450c:	f000 fd7a 	bl	8005004 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004510:	4b0a      	ldr	r3, [pc, #40]	; (800453c <prvAddNewTaskToReadyList+0xb8>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d008      	beq.n	800452a <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004518:	4b07      	ldr	r3, [pc, #28]	; (8004538 <prvAddNewTaskToReadyList+0xb4>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004522:	429a      	cmp	r2, r3
 8004524:	d201      	bcs.n	800452a <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004526:	f000 fd4b 	bl	8004fc0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800452a:	46c0      	nop			; (mov r8, r8)
 800452c:	46bd      	mov	sp, r7
 800452e:	b002      	add	sp, #8
 8004530:	bd80      	pop	{r7, pc}
 8004532:	46c0      	nop			; (mov r8, r8)
 8004534:	20000588 	.word	0x20000588
 8004538:	20000488 	.word	0x20000488
 800453c:	20000594 	.word	0x20000594
 8004540:	200005a4 	.word	0x200005a4
 8004544:	20000590 	.word	0x20000590
 8004548:	2000048c 	.word	0x2000048c

0800454c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800454c:	b580      	push	{r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004554:	2300      	movs	r3, #0
 8004556:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d010      	beq.n	8004580 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800455e:	4b0d      	ldr	r3, [pc, #52]	; (8004594 <vTaskDelay+0x48>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d001      	beq.n	800456a <vTaskDelay+0x1e>
 8004566:	b672      	cpsid	i
 8004568:	e7fe      	b.n	8004568 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800456a:	f000 f86d 	bl	8004648 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2100      	movs	r1, #0
 8004572:	0018      	movs	r0, r3
 8004574:	f000 fc42 	bl	8004dfc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004578:	f000 f872 	bl	8004660 <xTaskResumeAll>
 800457c:	0003      	movs	r3, r0
 800457e:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d101      	bne.n	800458a <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8004586:	f000 fd1b 	bl	8004fc0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800458a:	46c0      	nop			; (mov r8, r8)
 800458c:	46bd      	mov	sp, r7
 800458e:	b004      	add	sp, #16
 8004590:	bd80      	pop	{r7, pc}
 8004592:	46c0      	nop			; (mov r8, r8)
 8004594:	200005b0 	.word	0x200005b0

08004598 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004598:	b590      	push	{r4, r7, lr}
 800459a:	b089      	sub	sp, #36	; 0x24
 800459c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800459e:	2300      	movs	r3, #0
 80045a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80045a2:	2300      	movs	r3, #0
 80045a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80045a6:	003a      	movs	r2, r7
 80045a8:	1d39      	adds	r1, r7, #4
 80045aa:	2308      	movs	r3, #8
 80045ac:	18fb      	adds	r3, r7, r3
 80045ae:	0018      	movs	r0, r3
 80045b0:	f7fb fe40 	bl	8000234 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80045b4:	683c      	ldr	r4, [r7, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	68ba      	ldr	r2, [r7, #8]
 80045ba:	491b      	ldr	r1, [pc, #108]	; (8004628 <vTaskStartScheduler+0x90>)
 80045bc:	481b      	ldr	r0, [pc, #108]	; (800462c <vTaskStartScheduler+0x94>)
 80045be:	9202      	str	r2, [sp, #8]
 80045c0:	9301      	str	r3, [sp, #4]
 80045c2:	2300      	movs	r3, #0
 80045c4:	9300      	str	r3, [sp, #0]
 80045c6:	2300      	movs	r3, #0
 80045c8:	0022      	movs	r2, r4
 80045ca:	f7ff fe3b 	bl	8004244 <xTaskCreateStatic>
 80045ce:	0002      	movs	r2, r0
 80045d0:	4b17      	ldr	r3, [pc, #92]	; (8004630 <vTaskStartScheduler+0x98>)
 80045d2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80045d4:	4b16      	ldr	r3, [pc, #88]	; (8004630 <vTaskStartScheduler+0x98>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d002      	beq.n	80045e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80045dc:	2301      	movs	r3, #1
 80045de:	60fb      	str	r3, [r7, #12]
 80045e0:	e001      	b.n	80045e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80045e2:	2300      	movs	r3, #0
 80045e4:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d113      	bne.n	8004614 <vTaskStartScheduler+0x7c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80045ec:	b672      	cpsid	i

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80045ee:	4b11      	ldr	r3, [pc, #68]	; (8004634 <vTaskStartScheduler+0x9c>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	334c      	adds	r3, #76	; 0x4c
 80045f4:	001a      	movs	r2, r3
 80045f6:	4b10      	ldr	r3, [pc, #64]	; (8004638 <vTaskStartScheduler+0xa0>)
 80045f8:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80045fa:	4b10      	ldr	r3, [pc, #64]	; (800463c <vTaskStartScheduler+0xa4>)
 80045fc:	2201      	movs	r2, #1
 80045fe:	4252      	negs	r2, r2
 8004600:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004602:	4b0f      	ldr	r3, [pc, #60]	; (8004640 <vTaskStartScheduler+0xa8>)
 8004604:	2201      	movs	r2, #1
 8004606:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004608:	4b0e      	ldr	r3, [pc, #56]	; (8004644 <vTaskStartScheduler+0xac>)
 800460a:	2200      	movs	r2, #0
 800460c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800460e:	f000 fcb3 	bl	8004f78 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004612:	e004      	b.n	800461e <vTaskStartScheduler+0x86>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	3301      	adds	r3, #1
 8004618:	d101      	bne.n	800461e <vTaskStartScheduler+0x86>
 800461a:	b672      	cpsid	i
 800461c:	e7fe      	b.n	800461c <vTaskStartScheduler+0x84>
}
 800461e:	46c0      	nop			; (mov r8, r8)
 8004620:	46bd      	mov	sp, r7
 8004622:	b005      	add	sp, #20
 8004624:	bd90      	pop	{r4, r7, pc}
 8004626:	46c0      	nop			; (mov r8, r8)
 8004628:	0800663c 	.word	0x0800663c
 800462c:	08004b65 	.word	0x08004b65
 8004630:	200005ac 	.word	0x200005ac
 8004634:	20000488 	.word	0x20000488
 8004638:	20000020 	.word	0x20000020
 800463c:	200005a8 	.word	0x200005a8
 8004640:	20000594 	.word	0x20000594
 8004644:	2000058c 	.word	0x2000058c

08004648 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004648:	b580      	push	{r7, lr}
 800464a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800464c:	4b03      	ldr	r3, [pc, #12]	; (800465c <vTaskSuspendAll+0x14>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	1c5a      	adds	r2, r3, #1
 8004652:	4b02      	ldr	r3, [pc, #8]	; (800465c <vTaskSuspendAll+0x14>)
 8004654:	601a      	str	r2, [r3, #0]
}
 8004656:	46c0      	nop			; (mov r8, r8)
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}
 800465c:	200005b0 	.word	0x200005b0

08004660 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004666:	2300      	movs	r3, #0
 8004668:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800466a:	2300      	movs	r3, #0
 800466c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800466e:	4b3a      	ldr	r3, [pc, #232]	; (8004758 <xTaskResumeAll+0xf8>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d101      	bne.n	800467a <xTaskResumeAll+0x1a>
 8004676:	b672      	cpsid	i
 8004678:	e7fe      	b.n	8004678 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800467a:	f000 fcb1 	bl	8004fe0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800467e:	4b36      	ldr	r3, [pc, #216]	; (8004758 <xTaskResumeAll+0xf8>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	1e5a      	subs	r2, r3, #1
 8004684:	4b34      	ldr	r3, [pc, #208]	; (8004758 <xTaskResumeAll+0xf8>)
 8004686:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004688:	4b33      	ldr	r3, [pc, #204]	; (8004758 <xTaskResumeAll+0xf8>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d15b      	bne.n	8004748 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004690:	4b32      	ldr	r3, [pc, #200]	; (800475c <xTaskResumeAll+0xfc>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d057      	beq.n	8004748 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004698:	e02f      	b.n	80046fa <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800469a:	4b31      	ldr	r3, [pc, #196]	; (8004760 <xTaskResumeAll+0x100>)
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	3318      	adds	r3, #24
 80046a6:	0018      	movs	r0, r3
 80046a8:	f7ff fa17 	bl	8003ada <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	3304      	adds	r3, #4
 80046b0:	0018      	movs	r0, r3
 80046b2:	f7ff fa12 	bl	8003ada <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046ba:	4b2a      	ldr	r3, [pc, #168]	; (8004764 <xTaskResumeAll+0x104>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	429a      	cmp	r2, r3
 80046c0:	d903      	bls.n	80046ca <xTaskResumeAll+0x6a>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046c6:	4b27      	ldr	r3, [pc, #156]	; (8004764 <xTaskResumeAll+0x104>)
 80046c8:	601a      	str	r2, [r3, #0]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046ce:	0013      	movs	r3, r2
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	189b      	adds	r3, r3, r2
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	4a24      	ldr	r2, [pc, #144]	; (8004768 <xTaskResumeAll+0x108>)
 80046d8:	189a      	adds	r2, r3, r2
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	3304      	adds	r3, #4
 80046de:	0019      	movs	r1, r3
 80046e0:	0010      	movs	r0, r2
 80046e2:	f7ff f9a2 	bl	8003a2a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046ea:	4b20      	ldr	r3, [pc, #128]	; (800476c <xTaskResumeAll+0x10c>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d302      	bcc.n	80046fa <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 80046f4:	4b1e      	ldr	r3, [pc, #120]	; (8004770 <xTaskResumeAll+0x110>)
 80046f6:	2201      	movs	r2, #1
 80046f8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80046fa:	4b19      	ldr	r3, [pc, #100]	; (8004760 <xTaskResumeAll+0x100>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d1cb      	bne.n	800469a <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d001      	beq.n	800470c <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004708:	f000 fadc 	bl	8004cc4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800470c:	4b19      	ldr	r3, [pc, #100]	; (8004774 <xTaskResumeAll+0x114>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d00f      	beq.n	8004738 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004718:	f000 f82e 	bl	8004778 <xTaskIncrementTick>
 800471c:	1e03      	subs	r3, r0, #0
 800471e:	d002      	beq.n	8004726 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8004720:	4b13      	ldr	r3, [pc, #76]	; (8004770 <xTaskResumeAll+0x110>)
 8004722:	2201      	movs	r2, #1
 8004724:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	3b01      	subs	r3, #1
 800472a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d1f2      	bne.n	8004718 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8004732:	4b10      	ldr	r3, [pc, #64]	; (8004774 <xTaskResumeAll+0x114>)
 8004734:	2200      	movs	r2, #0
 8004736:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004738:	4b0d      	ldr	r3, [pc, #52]	; (8004770 <xTaskResumeAll+0x110>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d003      	beq.n	8004748 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004740:	2301      	movs	r3, #1
 8004742:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004744:	f000 fc3c 	bl	8004fc0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004748:	f000 fc5c 	bl	8005004 <vPortExitCritical>

	return xAlreadyYielded;
 800474c:	68bb      	ldr	r3, [r7, #8]
}
 800474e:	0018      	movs	r0, r3
 8004750:	46bd      	mov	sp, r7
 8004752:	b004      	add	sp, #16
 8004754:	bd80      	pop	{r7, pc}
 8004756:	46c0      	nop			; (mov r8, r8)
 8004758:	200005b0 	.word	0x200005b0
 800475c:	20000588 	.word	0x20000588
 8004760:	20000548 	.word	0x20000548
 8004764:	20000590 	.word	0x20000590
 8004768:	2000048c 	.word	0x2000048c
 800476c:	20000488 	.word	0x20000488
 8004770:	2000059c 	.word	0x2000059c
 8004774:	20000598 	.word	0x20000598

08004778 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b086      	sub	sp, #24
 800477c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800477e:	2300      	movs	r3, #0
 8004780:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004782:	4b4c      	ldr	r3, [pc, #304]	; (80048b4 <xTaskIncrementTick+0x13c>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d000      	beq.n	800478c <xTaskIncrementTick+0x14>
 800478a:	e083      	b.n	8004894 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800478c:	4b4a      	ldr	r3, [pc, #296]	; (80048b8 <xTaskIncrementTick+0x140>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	3301      	adds	r3, #1
 8004792:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004794:	4b48      	ldr	r3, [pc, #288]	; (80048b8 <xTaskIncrementTick+0x140>)
 8004796:	693a      	ldr	r2, [r7, #16]
 8004798:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d117      	bne.n	80047d0 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 80047a0:	4b46      	ldr	r3, [pc, #280]	; (80048bc <xTaskIncrementTick+0x144>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d001      	beq.n	80047ae <xTaskIncrementTick+0x36>
 80047aa:	b672      	cpsid	i
 80047ac:	e7fe      	b.n	80047ac <xTaskIncrementTick+0x34>
 80047ae:	4b43      	ldr	r3, [pc, #268]	; (80048bc <xTaskIncrementTick+0x144>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	60fb      	str	r3, [r7, #12]
 80047b4:	4b42      	ldr	r3, [pc, #264]	; (80048c0 <xTaskIncrementTick+0x148>)
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	4b40      	ldr	r3, [pc, #256]	; (80048bc <xTaskIncrementTick+0x144>)
 80047ba:	601a      	str	r2, [r3, #0]
 80047bc:	4b40      	ldr	r3, [pc, #256]	; (80048c0 <xTaskIncrementTick+0x148>)
 80047be:	68fa      	ldr	r2, [r7, #12]
 80047c0:	601a      	str	r2, [r3, #0]
 80047c2:	4b40      	ldr	r3, [pc, #256]	; (80048c4 <xTaskIncrementTick+0x14c>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	1c5a      	adds	r2, r3, #1
 80047c8:	4b3e      	ldr	r3, [pc, #248]	; (80048c4 <xTaskIncrementTick+0x14c>)
 80047ca:	601a      	str	r2, [r3, #0]
 80047cc:	f000 fa7a 	bl	8004cc4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80047d0:	4b3d      	ldr	r3, [pc, #244]	; (80048c8 <xTaskIncrementTick+0x150>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	693a      	ldr	r2, [r7, #16]
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d34e      	bcc.n	8004878 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047da:	4b38      	ldr	r3, [pc, #224]	; (80048bc <xTaskIncrementTick+0x144>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d101      	bne.n	80047e8 <xTaskIncrementTick+0x70>
 80047e4:	2301      	movs	r3, #1
 80047e6:	e000      	b.n	80047ea <xTaskIncrementTick+0x72>
 80047e8:	2300      	movs	r3, #0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d004      	beq.n	80047f8 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047ee:	4b36      	ldr	r3, [pc, #216]	; (80048c8 <xTaskIncrementTick+0x150>)
 80047f0:	2201      	movs	r2, #1
 80047f2:	4252      	negs	r2, r2
 80047f4:	601a      	str	r2, [r3, #0]
					break;
 80047f6:	e03f      	b.n	8004878 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80047f8:	4b30      	ldr	r3, [pc, #192]	; (80048bc <xTaskIncrementTick+0x144>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004808:	693a      	ldr	r2, [r7, #16]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	429a      	cmp	r2, r3
 800480e:	d203      	bcs.n	8004818 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004810:	4b2d      	ldr	r3, [pc, #180]	; (80048c8 <xTaskIncrementTick+0x150>)
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	601a      	str	r2, [r3, #0]
						break;
 8004816:	e02f      	b.n	8004878 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	3304      	adds	r3, #4
 800481c:	0018      	movs	r0, r3
 800481e:	f7ff f95c 	bl	8003ada <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004826:	2b00      	cmp	r3, #0
 8004828:	d004      	beq.n	8004834 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	3318      	adds	r3, #24
 800482e:	0018      	movs	r0, r3
 8004830:	f7ff f953 	bl	8003ada <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004838:	4b24      	ldr	r3, [pc, #144]	; (80048cc <xTaskIncrementTick+0x154>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	429a      	cmp	r2, r3
 800483e:	d903      	bls.n	8004848 <xTaskIncrementTick+0xd0>
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004844:	4b21      	ldr	r3, [pc, #132]	; (80048cc <xTaskIncrementTick+0x154>)
 8004846:	601a      	str	r2, [r3, #0]
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800484c:	0013      	movs	r3, r2
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	189b      	adds	r3, r3, r2
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	4a1e      	ldr	r2, [pc, #120]	; (80048d0 <xTaskIncrementTick+0x158>)
 8004856:	189a      	adds	r2, r3, r2
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	3304      	adds	r3, #4
 800485c:	0019      	movs	r1, r3
 800485e:	0010      	movs	r0, r2
 8004860:	f7ff f8e3 	bl	8003a2a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004868:	4b1a      	ldr	r3, [pc, #104]	; (80048d4 <xTaskIncrementTick+0x15c>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800486e:	429a      	cmp	r2, r3
 8004870:	d3b3      	bcc.n	80047da <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8004872:	2301      	movs	r3, #1
 8004874:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004876:	e7b0      	b.n	80047da <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004878:	4b16      	ldr	r3, [pc, #88]	; (80048d4 <xTaskIncrementTick+0x15c>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800487e:	4914      	ldr	r1, [pc, #80]	; (80048d0 <xTaskIncrementTick+0x158>)
 8004880:	0013      	movs	r3, r2
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	189b      	adds	r3, r3, r2
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	585b      	ldr	r3, [r3, r1]
 800488a:	2b01      	cmp	r3, #1
 800488c:	d907      	bls.n	800489e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800488e:	2301      	movs	r3, #1
 8004890:	617b      	str	r3, [r7, #20]
 8004892:	e004      	b.n	800489e <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004894:	4b10      	ldr	r3, [pc, #64]	; (80048d8 <xTaskIncrementTick+0x160>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	1c5a      	adds	r2, r3, #1
 800489a:	4b0f      	ldr	r3, [pc, #60]	; (80048d8 <xTaskIncrementTick+0x160>)
 800489c:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800489e:	4b0f      	ldr	r3, [pc, #60]	; (80048dc <xTaskIncrementTick+0x164>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d001      	beq.n	80048aa <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 80048a6:	2301      	movs	r3, #1
 80048a8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80048aa:	697b      	ldr	r3, [r7, #20]
}
 80048ac:	0018      	movs	r0, r3
 80048ae:	46bd      	mov	sp, r7
 80048b0:	b006      	add	sp, #24
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	200005b0 	.word	0x200005b0
 80048b8:	2000058c 	.word	0x2000058c
 80048bc:	20000540 	.word	0x20000540
 80048c0:	20000544 	.word	0x20000544
 80048c4:	200005a0 	.word	0x200005a0
 80048c8:	200005a8 	.word	0x200005a8
 80048cc:	20000590 	.word	0x20000590
 80048d0:	2000048c 	.word	0x2000048c
 80048d4:	20000488 	.word	0x20000488
 80048d8:	20000598 	.word	0x20000598
 80048dc:	2000059c 	.word	0x2000059c

080048e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b082      	sub	sp, #8
 80048e4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80048e6:	4b25      	ldr	r3, [pc, #148]	; (800497c <vTaskSwitchContext+0x9c>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d003      	beq.n	80048f6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80048ee:	4b24      	ldr	r3, [pc, #144]	; (8004980 <vTaskSwitchContext+0xa0>)
 80048f0:	2201      	movs	r2, #1
 80048f2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80048f4:	e03d      	b.n	8004972 <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 80048f6:	4b22      	ldr	r3, [pc, #136]	; (8004980 <vTaskSwitchContext+0xa0>)
 80048f8:	2200      	movs	r2, #0
 80048fa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80048fc:	4b21      	ldr	r3, [pc, #132]	; (8004984 <vTaskSwitchContext+0xa4>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	607b      	str	r3, [r7, #4]
 8004902:	e007      	b.n	8004914 <vTaskSwitchContext+0x34>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d101      	bne.n	800490e <vTaskSwitchContext+0x2e>
 800490a:	b672      	cpsid	i
 800490c:	e7fe      	b.n	800490c <vTaskSwitchContext+0x2c>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	3b01      	subs	r3, #1
 8004912:	607b      	str	r3, [r7, #4]
 8004914:	491c      	ldr	r1, [pc, #112]	; (8004988 <vTaskSwitchContext+0xa8>)
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	0013      	movs	r3, r2
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	189b      	adds	r3, r3, r2
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	585b      	ldr	r3, [r3, r1]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d0ee      	beq.n	8004904 <vTaskSwitchContext+0x24>
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	0013      	movs	r3, r2
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	189b      	adds	r3, r3, r2
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	4a15      	ldr	r2, [pc, #84]	; (8004988 <vTaskSwitchContext+0xa8>)
 8004932:	189b      	adds	r3, r3, r2
 8004934:	603b      	str	r3, [r7, #0]
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	685a      	ldr	r2, [r3, #4]
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	605a      	str	r2, [r3, #4]
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	685a      	ldr	r2, [r3, #4]
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	3308      	adds	r3, #8
 8004948:	429a      	cmp	r2, r3
 800494a:	d104      	bne.n	8004956 <vTaskSwitchContext+0x76>
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	685a      	ldr	r2, [r3, #4]
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	605a      	str	r2, [r3, #4]
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	68da      	ldr	r2, [r3, #12]
 800495c:	4b0b      	ldr	r3, [pc, #44]	; (800498c <vTaskSwitchContext+0xac>)
 800495e:	601a      	str	r2, [r3, #0]
 8004960:	4b08      	ldr	r3, [pc, #32]	; (8004984 <vTaskSwitchContext+0xa4>)
 8004962:	687a      	ldr	r2, [r7, #4]
 8004964:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004966:	4b09      	ldr	r3, [pc, #36]	; (800498c <vTaskSwitchContext+0xac>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	334c      	adds	r3, #76	; 0x4c
 800496c:	001a      	movs	r2, r3
 800496e:	4b08      	ldr	r3, [pc, #32]	; (8004990 <vTaskSwitchContext+0xb0>)
 8004970:	601a      	str	r2, [r3, #0]
}
 8004972:	46c0      	nop			; (mov r8, r8)
 8004974:	46bd      	mov	sp, r7
 8004976:	b002      	add	sp, #8
 8004978:	bd80      	pop	{r7, pc}
 800497a:	46c0      	nop			; (mov r8, r8)
 800497c:	200005b0 	.word	0x200005b0
 8004980:	2000059c 	.word	0x2000059c
 8004984:	20000590 	.word	0x20000590
 8004988:	2000048c 	.word	0x2000048c
 800498c:	20000488 	.word	0x20000488
 8004990:	20000020 	.word	0x20000020

08004994 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d101      	bne.n	80049a8 <vTaskPlaceOnEventList+0x14>
 80049a4:	b672      	cpsid	i
 80049a6:	e7fe      	b.n	80049a6 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80049a8:	4b08      	ldr	r3, [pc, #32]	; (80049cc <vTaskPlaceOnEventList+0x38>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	3318      	adds	r3, #24
 80049ae:	001a      	movs	r2, r3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	0011      	movs	r1, r2
 80049b4:	0018      	movs	r0, r3
 80049b6:	f7ff f85a 	bl	8003a6e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	2101      	movs	r1, #1
 80049be:	0018      	movs	r0, r3
 80049c0:	f000 fa1c 	bl	8004dfc <prvAddCurrentTaskToDelayedList>
}
 80049c4:	46c0      	nop			; (mov r8, r8)
 80049c6:	46bd      	mov	sp, r7
 80049c8:	b002      	add	sp, #8
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	20000488 	.word	0x20000488

080049d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d101      	bne.n	80049ea <xTaskRemoveFromEventList+0x1a>
 80049e6:	b672      	cpsid	i
 80049e8:	e7fe      	b.n	80049e8 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	3318      	adds	r3, #24
 80049ee:	0018      	movs	r0, r3
 80049f0:	f7ff f873 	bl	8003ada <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80049f4:	4b1e      	ldr	r3, [pc, #120]	; (8004a70 <xTaskRemoveFromEventList+0xa0>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d11d      	bne.n	8004a38 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	3304      	adds	r3, #4
 8004a00:	0018      	movs	r0, r3
 8004a02:	f7ff f86a 	bl	8003ada <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a0a:	4b1a      	ldr	r3, [pc, #104]	; (8004a74 <xTaskRemoveFromEventList+0xa4>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d903      	bls.n	8004a1a <xTaskRemoveFromEventList+0x4a>
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a16:	4b17      	ldr	r3, [pc, #92]	; (8004a74 <xTaskRemoveFromEventList+0xa4>)
 8004a18:	601a      	str	r2, [r3, #0]
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a1e:	0013      	movs	r3, r2
 8004a20:	009b      	lsls	r3, r3, #2
 8004a22:	189b      	adds	r3, r3, r2
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	4a14      	ldr	r2, [pc, #80]	; (8004a78 <xTaskRemoveFromEventList+0xa8>)
 8004a28:	189a      	adds	r2, r3, r2
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	3304      	adds	r3, #4
 8004a2e:	0019      	movs	r1, r3
 8004a30:	0010      	movs	r0, r2
 8004a32:	f7fe fffa 	bl	8003a2a <vListInsertEnd>
 8004a36:	e007      	b.n	8004a48 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	3318      	adds	r3, #24
 8004a3c:	001a      	movs	r2, r3
 8004a3e:	4b0f      	ldr	r3, [pc, #60]	; (8004a7c <xTaskRemoveFromEventList+0xac>)
 8004a40:	0011      	movs	r1, r2
 8004a42:	0018      	movs	r0, r3
 8004a44:	f7fe fff1 	bl	8003a2a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a4c:	4b0c      	ldr	r3, [pc, #48]	; (8004a80 <xTaskRemoveFromEventList+0xb0>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d905      	bls.n	8004a62 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004a56:	2301      	movs	r3, #1
 8004a58:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004a5a:	4b0a      	ldr	r3, [pc, #40]	; (8004a84 <xTaskRemoveFromEventList+0xb4>)
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	601a      	str	r2, [r3, #0]
 8004a60:	e001      	b.n	8004a66 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 8004a62:	2300      	movs	r3, #0
 8004a64:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8004a66:	68fb      	ldr	r3, [r7, #12]
}
 8004a68:	0018      	movs	r0, r3
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	b004      	add	sp, #16
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	200005b0 	.word	0x200005b0
 8004a74:	20000590 	.word	0x20000590
 8004a78:	2000048c 	.word	0x2000048c
 8004a7c:	20000548 	.word	0x20000548
 8004a80:	20000488 	.word	0x20000488
 8004a84:	2000059c 	.word	0x2000059c

08004a88 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004a90:	4b05      	ldr	r3, [pc, #20]	; (8004aa8 <vTaskInternalSetTimeOutState+0x20>)
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004a98:	4b04      	ldr	r3, [pc, #16]	; (8004aac <vTaskInternalSetTimeOutState+0x24>)
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	605a      	str	r2, [r3, #4]
}
 8004aa0:	46c0      	nop			; (mov r8, r8)
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	b002      	add	sp, #8
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	200005a0 	.word	0x200005a0
 8004aac:	2000058c 	.word	0x2000058c

08004ab0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b086      	sub	sp, #24
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d101      	bne.n	8004ac4 <xTaskCheckForTimeOut+0x14>
 8004ac0:	b672      	cpsid	i
 8004ac2:	e7fe      	b.n	8004ac2 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d101      	bne.n	8004ace <xTaskCheckForTimeOut+0x1e>
 8004aca:	b672      	cpsid	i
 8004acc:	e7fe      	b.n	8004acc <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 8004ace:	f000 fa87 	bl	8004fe0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004ad2:	4b1d      	ldr	r3, [pc, #116]	; (8004b48 <xTaskCheckForTimeOut+0x98>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	693a      	ldr	r2, [r7, #16]
 8004ade:	1ad3      	subs	r3, r2, r3
 8004ae0:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	3301      	adds	r3, #1
 8004ae8:	d102      	bne.n	8004af0 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004aea:	2300      	movs	r3, #0
 8004aec:	617b      	str	r3, [r7, #20]
 8004aee:	e024      	b.n	8004b3a <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	4b15      	ldr	r3, [pc, #84]	; (8004b4c <xTaskCheckForTimeOut+0x9c>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d007      	beq.n	8004b0c <xTaskCheckForTimeOut+0x5c>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	693a      	ldr	r2, [r7, #16]
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d302      	bcc.n	8004b0c <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004b06:	2301      	movs	r3, #1
 8004b08:	617b      	str	r3, [r7, #20]
 8004b0a:	e016      	b.n	8004b3a <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	68fa      	ldr	r2, [r7, #12]
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d20c      	bcs.n	8004b30 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	1ad2      	subs	r2, r2, r3
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	0018      	movs	r0, r3
 8004b26:	f7ff ffaf 	bl	8004a88 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	617b      	str	r3, [r7, #20]
 8004b2e:	e004      	b.n	8004b3a <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	2200      	movs	r2, #0
 8004b34:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004b36:	2301      	movs	r3, #1
 8004b38:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8004b3a:	f000 fa63 	bl	8005004 <vPortExitCritical>

	return xReturn;
 8004b3e:	697b      	ldr	r3, [r7, #20]
}
 8004b40:	0018      	movs	r0, r3
 8004b42:	46bd      	mov	sp, r7
 8004b44:	b006      	add	sp, #24
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	2000058c 	.word	0x2000058c
 8004b4c:	200005a0 	.word	0x200005a0

08004b50 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004b54:	4b02      	ldr	r3, [pc, #8]	; (8004b60 <vTaskMissedYield+0x10>)
 8004b56:	2201      	movs	r2, #1
 8004b58:	601a      	str	r2, [r3, #0]
}
 8004b5a:	46c0      	nop			; (mov r8, r8)
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	2000059c 	.word	0x2000059c

08004b64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b082      	sub	sp, #8
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004b6c:	f000 f84e 	bl	8004c0c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004b70:	4b03      	ldr	r3, [pc, #12]	; (8004b80 <prvIdleTask+0x1c>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d9f9      	bls.n	8004b6c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004b78:	f000 fa22 	bl	8004fc0 <vPortYield>
		prvCheckTasksWaitingTermination();
 8004b7c:	e7f6      	b.n	8004b6c <prvIdleTask+0x8>
 8004b7e:	46c0      	nop			; (mov r8, r8)
 8004b80:	2000048c 	.word	0x2000048c

08004b84 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b082      	sub	sp, #8
 8004b88:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	607b      	str	r3, [r7, #4]
 8004b8e:	e00c      	b.n	8004baa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	0013      	movs	r3, r2
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	189b      	adds	r3, r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	4a14      	ldr	r2, [pc, #80]	; (8004bec <prvInitialiseTaskLists+0x68>)
 8004b9c:	189b      	adds	r3, r3, r2
 8004b9e:	0018      	movs	r0, r3
 8004ba0:	f7fe ff1a 	bl	80039d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	3301      	adds	r3, #1
 8004ba8:	607b      	str	r3, [r7, #4]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2b06      	cmp	r3, #6
 8004bae:	d9ef      	bls.n	8004b90 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004bb0:	4b0f      	ldr	r3, [pc, #60]	; (8004bf0 <prvInitialiseTaskLists+0x6c>)
 8004bb2:	0018      	movs	r0, r3
 8004bb4:	f7fe ff10 	bl	80039d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004bb8:	4b0e      	ldr	r3, [pc, #56]	; (8004bf4 <prvInitialiseTaskLists+0x70>)
 8004bba:	0018      	movs	r0, r3
 8004bbc:	f7fe ff0c 	bl	80039d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004bc0:	4b0d      	ldr	r3, [pc, #52]	; (8004bf8 <prvInitialiseTaskLists+0x74>)
 8004bc2:	0018      	movs	r0, r3
 8004bc4:	f7fe ff08 	bl	80039d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004bc8:	4b0c      	ldr	r3, [pc, #48]	; (8004bfc <prvInitialiseTaskLists+0x78>)
 8004bca:	0018      	movs	r0, r3
 8004bcc:	f7fe ff04 	bl	80039d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004bd0:	4b0b      	ldr	r3, [pc, #44]	; (8004c00 <prvInitialiseTaskLists+0x7c>)
 8004bd2:	0018      	movs	r0, r3
 8004bd4:	f7fe ff00 	bl	80039d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004bd8:	4b0a      	ldr	r3, [pc, #40]	; (8004c04 <prvInitialiseTaskLists+0x80>)
 8004bda:	4a05      	ldr	r2, [pc, #20]	; (8004bf0 <prvInitialiseTaskLists+0x6c>)
 8004bdc:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004bde:	4b0a      	ldr	r3, [pc, #40]	; (8004c08 <prvInitialiseTaskLists+0x84>)
 8004be0:	4a04      	ldr	r2, [pc, #16]	; (8004bf4 <prvInitialiseTaskLists+0x70>)
 8004be2:	601a      	str	r2, [r3, #0]
}
 8004be4:	46c0      	nop			; (mov r8, r8)
 8004be6:	46bd      	mov	sp, r7
 8004be8:	b002      	add	sp, #8
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	2000048c 	.word	0x2000048c
 8004bf0:	20000518 	.word	0x20000518
 8004bf4:	2000052c 	.word	0x2000052c
 8004bf8:	20000548 	.word	0x20000548
 8004bfc:	2000055c 	.word	0x2000055c
 8004c00:	20000574 	.word	0x20000574
 8004c04:	20000540 	.word	0x20000540
 8004c08:	20000544 	.word	0x20000544

08004c0c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b082      	sub	sp, #8
 8004c10:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004c12:	e01a      	b.n	8004c4a <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8004c14:	f000 f9e4 	bl	8004fe0 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004c18:	4b10      	ldr	r3, [pc, #64]	; (8004c5c <prvCheckTasksWaitingTermination+0x50>)
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	3304      	adds	r3, #4
 8004c24:	0018      	movs	r0, r3
 8004c26:	f7fe ff58 	bl	8003ada <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004c2a:	4b0d      	ldr	r3, [pc, #52]	; (8004c60 <prvCheckTasksWaitingTermination+0x54>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	1e5a      	subs	r2, r3, #1
 8004c30:	4b0b      	ldr	r3, [pc, #44]	; (8004c60 <prvCheckTasksWaitingTermination+0x54>)
 8004c32:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004c34:	4b0b      	ldr	r3, [pc, #44]	; (8004c64 <prvCheckTasksWaitingTermination+0x58>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	1e5a      	subs	r2, r3, #1
 8004c3a:	4b0a      	ldr	r3, [pc, #40]	; (8004c64 <prvCheckTasksWaitingTermination+0x58>)
 8004c3c:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8004c3e:	f000 f9e1 	bl	8005004 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	0018      	movs	r0, r3
 8004c46:	f000 f80f 	bl	8004c68 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004c4a:	4b06      	ldr	r3, [pc, #24]	; (8004c64 <prvCheckTasksWaitingTermination+0x58>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d1e0      	bne.n	8004c14 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004c52:	46c0      	nop			; (mov r8, r8)
 8004c54:	46c0      	nop			; (mov r8, r8)
 8004c56:	46bd      	mov	sp, r7
 8004c58:	b002      	add	sp, #8
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	2000055c 	.word	0x2000055c
 8004c60:	20000588 	.word	0x20000588
 8004c64:	20000570 	.word	0x20000570

08004c68 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	334c      	adds	r3, #76	; 0x4c
 8004c74:	0018      	movs	r0, r3
 8004c76:	f000 fdf1 	bl	800585c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	22b1      	movs	r2, #177	; 0xb1
 8004c7e:	5c9b      	ldrb	r3, [r3, r2]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d109      	bne.n	8004c98 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c88:	0018      	movs	r0, r3
 8004c8a:	f000 fae7 	bl	800525c <vPortFree>
				vPortFree( pxTCB );
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	0018      	movs	r0, r3
 8004c92:	f000 fae3 	bl	800525c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004c96:	e010      	b.n	8004cba <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	22b1      	movs	r2, #177	; 0xb1
 8004c9c:	5c9b      	ldrb	r3, [r3, r2]
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d104      	bne.n	8004cac <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	0018      	movs	r0, r3
 8004ca6:	f000 fad9 	bl	800525c <vPortFree>
	}
 8004caa:	e006      	b.n	8004cba <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	22b1      	movs	r2, #177	; 0xb1
 8004cb0:	5c9b      	ldrb	r3, [r3, r2]
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d001      	beq.n	8004cba <prvDeleteTCB+0x52>
 8004cb6:	b672      	cpsid	i
 8004cb8:	e7fe      	b.n	8004cb8 <prvDeleteTCB+0x50>
	}
 8004cba:	46c0      	nop			; (mov r8, r8)
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	b002      	add	sp, #8
 8004cc0:	bd80      	pop	{r7, pc}
	...

08004cc4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b082      	sub	sp, #8
 8004cc8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004cca:	4b0e      	ldr	r3, [pc, #56]	; (8004d04 <prvResetNextTaskUnblockTime+0x40>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d101      	bne.n	8004cd8 <prvResetNextTaskUnblockTime+0x14>
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e000      	b.n	8004cda <prvResetNextTaskUnblockTime+0x16>
 8004cd8:	2300      	movs	r3, #0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d004      	beq.n	8004ce8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004cde:	4b0a      	ldr	r3, [pc, #40]	; (8004d08 <prvResetNextTaskUnblockTime+0x44>)
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	4252      	negs	r2, r2
 8004ce4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004ce6:	e008      	b.n	8004cfa <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004ce8:	4b06      	ldr	r3, [pc, #24]	; (8004d04 <prvResetNextTaskUnblockTime+0x40>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	685a      	ldr	r2, [r3, #4]
 8004cf6:	4b04      	ldr	r3, [pc, #16]	; (8004d08 <prvResetNextTaskUnblockTime+0x44>)
 8004cf8:	601a      	str	r2, [r3, #0]
}
 8004cfa:	46c0      	nop			; (mov r8, r8)
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	b002      	add	sp, #8
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	46c0      	nop			; (mov r8, r8)
 8004d04:	20000540 	.word	0x20000540
 8004d08:	200005a8 	.word	0x200005a8

08004d0c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b082      	sub	sp, #8
 8004d10:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004d12:	4b0a      	ldr	r3, [pc, #40]	; (8004d3c <xTaskGetSchedulerState+0x30>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d102      	bne.n	8004d20 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	607b      	str	r3, [r7, #4]
 8004d1e:	e008      	b.n	8004d32 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d20:	4b07      	ldr	r3, [pc, #28]	; (8004d40 <xTaskGetSchedulerState+0x34>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d102      	bne.n	8004d2e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004d28:	2302      	movs	r3, #2
 8004d2a:	607b      	str	r3, [r7, #4]
 8004d2c:	e001      	b.n	8004d32 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004d32:	687b      	ldr	r3, [r7, #4]
	}
 8004d34:	0018      	movs	r0, r3
 8004d36:	46bd      	mov	sp, r7
 8004d38:	b002      	add	sp, #8
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	20000594 	.word	0x20000594
 8004d40:	200005b0 	.word	0x200005b0

08004d44 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b084      	sub	sp, #16
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004d50:	2300      	movs	r3, #0
 8004d52:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d044      	beq.n	8004de4 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004d5a:	4b25      	ldr	r3, [pc, #148]	; (8004df0 <xTaskPriorityDisinherit+0xac>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68ba      	ldr	r2, [r7, #8]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d001      	beq.n	8004d68 <xTaskPriorityDisinherit+0x24>
 8004d64:	b672      	cpsid	i
 8004d66:	e7fe      	b.n	8004d66 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d101      	bne.n	8004d74 <xTaskPriorityDisinherit+0x30>
 8004d70:	b672      	cpsid	i
 8004d72:	e7fe      	b.n	8004d72 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d78:	1e5a      	subs	r2, r3, #1
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d02c      	beq.n	8004de4 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d128      	bne.n	8004de4 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	3304      	adds	r3, #4
 8004d96:	0018      	movs	r0, r3
 8004d98:	f7fe fe9f 	bl	8003ada <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004da8:	2207      	movs	r2, #7
 8004daa:	1ad2      	subs	r2, r2, r3
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004db4:	4b0f      	ldr	r3, [pc, #60]	; (8004df4 <xTaskPriorityDisinherit+0xb0>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d903      	bls.n	8004dc4 <xTaskPriorityDisinherit+0x80>
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dc0:	4b0c      	ldr	r3, [pc, #48]	; (8004df4 <xTaskPriorityDisinherit+0xb0>)
 8004dc2:	601a      	str	r2, [r3, #0]
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dc8:	0013      	movs	r3, r2
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	189b      	adds	r3, r3, r2
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	4a09      	ldr	r2, [pc, #36]	; (8004df8 <xTaskPriorityDisinherit+0xb4>)
 8004dd2:	189a      	adds	r2, r3, r2
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	3304      	adds	r3, #4
 8004dd8:	0019      	movs	r1, r3
 8004dda:	0010      	movs	r0, r2
 8004ddc:	f7fe fe25 	bl	8003a2a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004de0:	2301      	movs	r3, #1
 8004de2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004de4:	68fb      	ldr	r3, [r7, #12]
	}
 8004de6:	0018      	movs	r0, r3
 8004de8:	46bd      	mov	sp, r7
 8004dea:	b004      	add	sp, #16
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	46c0      	nop			; (mov r8, r8)
 8004df0:	20000488 	.word	0x20000488
 8004df4:	20000590 	.word	0x20000590
 8004df8:	2000048c 	.word	0x2000048c

08004dfc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b084      	sub	sp, #16
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004e06:	4b21      	ldr	r3, [pc, #132]	; (8004e8c <prvAddCurrentTaskToDelayedList+0x90>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004e0c:	4b20      	ldr	r3, [pc, #128]	; (8004e90 <prvAddCurrentTaskToDelayedList+0x94>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	3304      	adds	r3, #4
 8004e12:	0018      	movs	r0, r3
 8004e14:	f7fe fe61 	bl	8003ada <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	d10b      	bne.n	8004e36 <prvAddCurrentTaskToDelayedList+0x3a>
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d008      	beq.n	8004e36 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e24:	4b1a      	ldr	r3, [pc, #104]	; (8004e90 <prvAddCurrentTaskToDelayedList+0x94>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	1d1a      	adds	r2, r3, #4
 8004e2a:	4b1a      	ldr	r3, [pc, #104]	; (8004e94 <prvAddCurrentTaskToDelayedList+0x98>)
 8004e2c:	0011      	movs	r1, r2
 8004e2e:	0018      	movs	r0, r3
 8004e30:	f7fe fdfb 	bl	8003a2a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004e34:	e026      	b.n	8004e84 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	18d3      	adds	r3, r2, r3
 8004e3c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004e3e:	4b14      	ldr	r3, [pc, #80]	; (8004e90 <prvAddCurrentTaskToDelayedList+0x94>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	68ba      	ldr	r2, [r7, #8]
 8004e44:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004e46:	68ba      	ldr	r2, [r7, #8]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d209      	bcs.n	8004e62 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e4e:	4b12      	ldr	r3, [pc, #72]	; (8004e98 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	4b0f      	ldr	r3, [pc, #60]	; (8004e90 <prvAddCurrentTaskToDelayedList+0x94>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	3304      	adds	r3, #4
 8004e58:	0019      	movs	r1, r3
 8004e5a:	0010      	movs	r0, r2
 8004e5c:	f7fe fe07 	bl	8003a6e <vListInsert>
}
 8004e60:	e010      	b.n	8004e84 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e62:	4b0e      	ldr	r3, [pc, #56]	; (8004e9c <prvAddCurrentTaskToDelayedList+0xa0>)
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	4b0a      	ldr	r3, [pc, #40]	; (8004e90 <prvAddCurrentTaskToDelayedList+0x94>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	3304      	adds	r3, #4
 8004e6c:	0019      	movs	r1, r3
 8004e6e:	0010      	movs	r0, r2
 8004e70:	f7fe fdfd 	bl	8003a6e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004e74:	4b0a      	ldr	r3, [pc, #40]	; (8004ea0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	68ba      	ldr	r2, [r7, #8]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d202      	bcs.n	8004e84 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004e7e:	4b08      	ldr	r3, [pc, #32]	; (8004ea0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004e80:	68ba      	ldr	r2, [r7, #8]
 8004e82:	601a      	str	r2, [r3, #0]
}
 8004e84:	46c0      	nop			; (mov r8, r8)
 8004e86:	46bd      	mov	sp, r7
 8004e88:	b004      	add	sp, #16
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	2000058c 	.word	0x2000058c
 8004e90:	20000488 	.word	0x20000488
 8004e94:	20000574 	.word	0x20000574
 8004e98:	20000544 	.word	0x20000544
 8004e9c:	20000540 	.word	0x20000540
 8004ea0:	200005a8 	.word	0x200005a8

08004ea4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	60f8      	str	r0, [r7, #12]
 8004eac:	60b9      	str	r1, [r7, #8]
 8004eae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	3b04      	subs	r3, #4
 8004eb4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2280      	movs	r2, #128	; 0x80
 8004eba:	0452      	lsls	r2, r2, #17
 8004ebc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	3b04      	subs	r3, #4
 8004ec2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8004ec4:	68ba      	ldr	r2, [r7, #8]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	3b04      	subs	r3, #4
 8004ece:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004ed0:	4a08      	ldr	r2, [pc, #32]	; (8004ef4 <pxPortInitialiseStack+0x50>)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	3b14      	subs	r3, #20
 8004eda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	3b20      	subs	r3, #32
 8004ee6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
}
 8004eea:	0018      	movs	r0, r3
 8004eec:	46bd      	mov	sp, r7
 8004eee:	b004      	add	sp, #16
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	46c0      	nop			; (mov r8, r8)
 8004ef4:	08004ef9 	.word	0x08004ef9

08004ef8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8004efe:	2300      	movs	r3, #0
 8004f00:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004f02:	4b08      	ldr	r3, [pc, #32]	; (8004f24 <prvTaskExitError+0x2c>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	3301      	adds	r3, #1
 8004f08:	d001      	beq.n	8004f0e <prvTaskExitError+0x16>
 8004f0a:	b672      	cpsid	i
 8004f0c:	e7fe      	b.n	8004f0c <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8004f0e:	b672      	cpsid	i
	while( ulDummy == 0 )
 8004f10:	46c0      	nop			; (mov r8, r8)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d0fc      	beq.n	8004f12 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004f18:	46c0      	nop			; (mov r8, r8)
 8004f1a:	46c0      	nop			; (mov r8, r8)
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	b002      	add	sp, #8
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	46c0      	nop			; (mov r8, r8)
 8004f24:	2000001c 	.word	0x2000001c

08004f28 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8004f2c:	46c0      	nop			; (mov r8, r8)
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
	...

08004f40 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8004f40:	4a0b      	ldr	r2, [pc, #44]	; (8004f70 <pxCurrentTCBConst2>)
 8004f42:	6813      	ldr	r3, [r2, #0]
 8004f44:	6818      	ldr	r0, [r3, #0]
 8004f46:	3020      	adds	r0, #32
 8004f48:	f380 8809 	msr	PSP, r0
 8004f4c:	2002      	movs	r0, #2
 8004f4e:	f380 8814 	msr	CONTROL, r0
 8004f52:	f3bf 8f6f 	isb	sy
 8004f56:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8004f58:	46ae      	mov	lr, r5
 8004f5a:	bc08      	pop	{r3}
 8004f5c:	bc04      	pop	{r2}
 8004f5e:	b662      	cpsie	i
 8004f60:	4718      	bx	r3
 8004f62:	46c0      	nop			; (mov r8, r8)
 8004f64:	46c0      	nop			; (mov r8, r8)
 8004f66:	46c0      	nop			; (mov r8, r8)
 8004f68:	46c0      	nop			; (mov r8, r8)
 8004f6a:	46c0      	nop			; (mov r8, r8)
 8004f6c:	46c0      	nop			; (mov r8, r8)
 8004f6e:	46c0      	nop			; (mov r8, r8)

08004f70 <pxCurrentTCBConst2>:
 8004f70:	20000488 	.word	0x20000488
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8004f74:	46c0      	nop			; (mov r8, r8)
 8004f76:	46c0      	nop			; (mov r8, r8)

08004f78 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8004f7c:	4b0e      	ldr	r3, [pc, #56]	; (8004fb8 <xPortStartScheduler+0x40>)
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	4b0d      	ldr	r3, [pc, #52]	; (8004fb8 <xPortStartScheduler+0x40>)
 8004f82:	21ff      	movs	r1, #255	; 0xff
 8004f84:	0409      	lsls	r1, r1, #16
 8004f86:	430a      	orrs	r2, r1
 8004f88:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8004f8a:	4b0b      	ldr	r3, [pc, #44]	; (8004fb8 <xPortStartScheduler+0x40>)
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	4b0a      	ldr	r3, [pc, #40]	; (8004fb8 <xPortStartScheduler+0x40>)
 8004f90:	21ff      	movs	r1, #255	; 0xff
 8004f92:	0609      	lsls	r1, r1, #24
 8004f94:	430a      	orrs	r2, r1
 8004f96:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8004f98:	f000 f898 	bl	80050cc <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004f9c:	4b07      	ldr	r3, [pc, #28]	; (8004fbc <xPortStartScheduler+0x44>)
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8004fa2:	f7ff ffcd 	bl	8004f40 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004fa6:	f7ff fc9b 	bl	80048e0 <vTaskSwitchContext>
	prvTaskExitError();
 8004faa:	f7ff ffa5 	bl	8004ef8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004fae:	2300      	movs	r3, #0
}
 8004fb0:	0018      	movs	r0, r3
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	46c0      	nop			; (mov r8, r8)
 8004fb8:	e000ed20 	.word	0xe000ed20
 8004fbc:	2000001c 	.word	0x2000001c

08004fc0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8004fc4:	4b05      	ldr	r3, [pc, #20]	; (8004fdc <vPortYield+0x1c>)
 8004fc6:	2280      	movs	r2, #128	; 0x80
 8004fc8:	0552      	lsls	r2, r2, #21
 8004fca:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8004fcc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8004fd0:	f3bf 8f6f 	isb	sy
}
 8004fd4:	46c0      	nop			; (mov r8, r8)
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	46c0      	nop			; (mov r8, r8)
 8004fdc:	e000ed04 	.word	0xe000ed04

08004fe0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8004fe4:	b672      	cpsid	i
    uxCriticalNesting++;
 8004fe6:	4b06      	ldr	r3, [pc, #24]	; (8005000 <vPortEnterCritical+0x20>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	1c5a      	adds	r2, r3, #1
 8004fec:	4b04      	ldr	r3, [pc, #16]	; (8005000 <vPortEnterCritical+0x20>)
 8004fee:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8004ff0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8004ff4:	f3bf 8f6f 	isb	sy
}
 8004ff8:	46c0      	nop			; (mov r8, r8)
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	46c0      	nop			; (mov r8, r8)
 8005000:	2000001c 	.word	0x2000001c

08005004 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005004:	b580      	push	{r7, lr}
 8005006:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005008:	4b09      	ldr	r3, [pc, #36]	; (8005030 <vPortExitCritical+0x2c>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d101      	bne.n	8005014 <vPortExitCritical+0x10>
 8005010:	b672      	cpsid	i
 8005012:	e7fe      	b.n	8005012 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8005014:	4b06      	ldr	r3, [pc, #24]	; (8005030 <vPortExitCritical+0x2c>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	1e5a      	subs	r2, r3, #1
 800501a:	4b05      	ldr	r3, [pc, #20]	; (8005030 <vPortExitCritical+0x2c>)
 800501c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 800501e:	4b04      	ldr	r3, [pc, #16]	; (8005030 <vPortExitCritical+0x2c>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d100      	bne.n	8005028 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8005026:	b662      	cpsie	i
    }
}
 8005028:	46c0      	nop			; (mov r8, r8)
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	46c0      	nop			; (mov r8, r8)
 8005030:	2000001c 	.word	0x2000001c

08005034 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8005034:	f3ef 8010 	mrs	r0, PRIMASK
 8005038:	b672      	cpsid	i
 800503a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800503c:	46c0      	nop			; (mov r8, r8)
 800503e:	0018      	movs	r0, r3

08005040 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8005040:	f380 8810 	msr	PRIMASK, r0
 8005044:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8005046:	46c0      	nop			; (mov r8, r8)
	...

08005050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005050:	f3ef 8009 	mrs	r0, PSP
 8005054:	4b0e      	ldr	r3, [pc, #56]	; (8005090 <pxCurrentTCBConst>)
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	3820      	subs	r0, #32
 800505a:	6010      	str	r0, [r2, #0]
 800505c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800505e:	4644      	mov	r4, r8
 8005060:	464d      	mov	r5, r9
 8005062:	4656      	mov	r6, sl
 8005064:	465f      	mov	r7, fp
 8005066:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005068:	b508      	push	{r3, lr}
 800506a:	b672      	cpsid	i
 800506c:	f7ff fc38 	bl	80048e0 <vTaskSwitchContext>
 8005070:	b662      	cpsie	i
 8005072:	bc0c      	pop	{r2, r3}
 8005074:	6811      	ldr	r1, [r2, #0]
 8005076:	6808      	ldr	r0, [r1, #0]
 8005078:	3010      	adds	r0, #16
 800507a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800507c:	46a0      	mov	r8, r4
 800507e:	46a9      	mov	r9, r5
 8005080:	46b2      	mov	sl, r6
 8005082:	46bb      	mov	fp, r7
 8005084:	f380 8809 	msr	PSP, r0
 8005088:	3820      	subs	r0, #32
 800508a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800508c:	4718      	bx	r3
 800508e:	46c0      	nop			; (mov r8, r8)

08005090 <pxCurrentTCBConst>:
 8005090:	20000488 	.word	0x20000488
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8005094:	46c0      	nop			; (mov r8, r8)
 8005096:	46c0      	nop			; (mov r8, r8)

08005098 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b082      	sub	sp, #8
 800509c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800509e:	f7ff ffc9 	bl	8005034 <ulSetInterruptMaskFromISR>
 80050a2:	0003      	movs	r3, r0
 80050a4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80050a6:	f7ff fb67 	bl	8004778 <xTaskIncrementTick>
 80050aa:	1e03      	subs	r3, r0, #0
 80050ac:	d003      	beq.n	80050b6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 80050ae:	4b06      	ldr	r3, [pc, #24]	; (80050c8 <SysTick_Handler+0x30>)
 80050b0:	2280      	movs	r2, #128	; 0x80
 80050b2:	0552      	lsls	r2, r2, #21
 80050b4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	0018      	movs	r0, r3
 80050ba:	f7ff ffc1 	bl	8005040 <vClearInterruptMaskFromISR>
}
 80050be:	46c0      	nop			; (mov r8, r8)
 80050c0:	46bd      	mov	sp, r7
 80050c2:	b002      	add	sp, #8
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	46c0      	nop			; (mov r8, r8)
 80050c8:	e000ed04 	.word	0xe000ed04

080050cc <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 80050d0:	4b0b      	ldr	r3, [pc, #44]	; (8005100 <prvSetupTimerInterrupt+0x34>)
 80050d2:	2200      	movs	r2, #0
 80050d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 80050d6:	4b0b      	ldr	r3, [pc, #44]	; (8005104 <prvSetupTimerInterrupt+0x38>)
 80050d8:	2200      	movs	r2, #0
 80050da:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80050dc:	4b0a      	ldr	r3, [pc, #40]	; (8005108 <prvSetupTimerInterrupt+0x3c>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	22fa      	movs	r2, #250	; 0xfa
 80050e2:	0091      	lsls	r1, r2, #2
 80050e4:	0018      	movs	r0, r3
 80050e6:	f7fb f819 	bl	800011c <__udivsi3>
 80050ea:	0003      	movs	r3, r0
 80050ec:	001a      	movs	r2, r3
 80050ee:	4b07      	ldr	r3, [pc, #28]	; (800510c <prvSetupTimerInterrupt+0x40>)
 80050f0:	3a01      	subs	r2, #1
 80050f2:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80050f4:	4b02      	ldr	r3, [pc, #8]	; (8005100 <prvSetupTimerInterrupt+0x34>)
 80050f6:	2207      	movs	r2, #7
 80050f8:	601a      	str	r2, [r3, #0]
}
 80050fa:	46c0      	nop			; (mov r8, r8)
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}
 8005100:	e000e010 	.word	0xe000e010
 8005104:	e000e018 	.word	0xe000e018
 8005108:	20000010 	.word	0x20000010
 800510c:	e000e014 	.word	0xe000e014

08005110 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b086      	sub	sp, #24
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005118:	2300      	movs	r3, #0
 800511a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800511c:	f7ff fa94 	bl	8004648 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005120:	4b49      	ldr	r3, [pc, #292]	; (8005248 <pvPortMalloc+0x138>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d101      	bne.n	800512c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005128:	f000 f8e0 	bl	80052ec <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800512c:	4b47      	ldr	r3, [pc, #284]	; (800524c <pvPortMalloc+0x13c>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	687a      	ldr	r2, [r7, #4]
 8005132:	4013      	ands	r3, r2
 8005134:	d000      	beq.n	8005138 <pvPortMalloc+0x28>
 8005136:	e079      	b.n	800522c <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d012      	beq.n	8005164 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800513e:	2208      	movs	r2, #8
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	189b      	adds	r3, r3, r2
 8005144:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2207      	movs	r2, #7
 800514a:	4013      	ands	r3, r2
 800514c:	d00a      	beq.n	8005164 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2207      	movs	r2, #7
 8005152:	4393      	bics	r3, r2
 8005154:	3308      	adds	r3, #8
 8005156:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2207      	movs	r2, #7
 800515c:	4013      	ands	r3, r2
 800515e:	d001      	beq.n	8005164 <pvPortMalloc+0x54>
 8005160:	b672      	cpsid	i
 8005162:	e7fe      	b.n	8005162 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d060      	beq.n	800522c <pvPortMalloc+0x11c>
 800516a:	4b39      	ldr	r3, [pc, #228]	; (8005250 <pvPortMalloc+0x140>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	429a      	cmp	r2, r3
 8005172:	d85b      	bhi.n	800522c <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005174:	4b37      	ldr	r3, [pc, #220]	; (8005254 <pvPortMalloc+0x144>)
 8005176:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8005178:	4b36      	ldr	r3, [pc, #216]	; (8005254 <pvPortMalloc+0x144>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800517e:	e004      	b.n	800518a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	429a      	cmp	r2, r3
 8005192:	d903      	bls.n	800519c <pvPortMalloc+0x8c>
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d1f1      	bne.n	8005180 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800519c:	4b2a      	ldr	r3, [pc, #168]	; (8005248 <pvPortMalloc+0x138>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d042      	beq.n	800522c <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	2208      	movs	r2, #8
 80051ac:	189b      	adds	r3, r3, r2
 80051ae:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	685a      	ldr	r2, [r3, #4]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	1ad2      	subs	r2, r2, r3
 80051c0:	2308      	movs	r3, #8
 80051c2:	005b      	lsls	r3, r3, #1
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d916      	bls.n	80051f6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	18d3      	adds	r3, r2, r3
 80051ce:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	2207      	movs	r2, #7
 80051d4:	4013      	ands	r3, r2
 80051d6:	d001      	beq.n	80051dc <pvPortMalloc+0xcc>
 80051d8:	b672      	cpsid	i
 80051da:	e7fe      	b.n	80051da <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	685a      	ldr	r2, [r3, #4]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	1ad2      	subs	r2, r2, r3
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	0018      	movs	r0, r3
 80051f2:	f000 f8db 	bl	80053ac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80051f6:	4b16      	ldr	r3, [pc, #88]	; (8005250 <pvPortMalloc+0x140>)
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	1ad2      	subs	r2, r2, r3
 8005200:	4b13      	ldr	r3, [pc, #76]	; (8005250 <pvPortMalloc+0x140>)
 8005202:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005204:	4b12      	ldr	r3, [pc, #72]	; (8005250 <pvPortMalloc+0x140>)
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	4b13      	ldr	r3, [pc, #76]	; (8005258 <pvPortMalloc+0x148>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	429a      	cmp	r2, r3
 800520e:	d203      	bcs.n	8005218 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005210:	4b0f      	ldr	r3, [pc, #60]	; (8005250 <pvPortMalloc+0x140>)
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	4b10      	ldr	r3, [pc, #64]	; (8005258 <pvPortMalloc+0x148>)
 8005216:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	685a      	ldr	r2, [r3, #4]
 800521c:	4b0b      	ldr	r3, [pc, #44]	; (800524c <pvPortMalloc+0x13c>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	431a      	orrs	r2, r3
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	2200      	movs	r2, #0
 800522a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800522c:	f7ff fa18 	bl	8004660 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2207      	movs	r2, #7
 8005234:	4013      	ands	r3, r2
 8005236:	d001      	beq.n	800523c <pvPortMalloc+0x12c>
 8005238:	b672      	cpsid	i
 800523a:	e7fe      	b.n	800523a <pvPortMalloc+0x12a>
	return pvReturn;
 800523c:	68fb      	ldr	r3, [r7, #12]
}
 800523e:	0018      	movs	r0, r3
 8005240:	46bd      	mov	sp, r7
 8005242:	b006      	add	sp, #24
 8005244:	bd80      	pop	{r7, pc}
 8005246:	46c0      	nop			; (mov r8, r8)
 8005248:	200011bc 	.word	0x200011bc
 800524c:	200011c8 	.word	0x200011c8
 8005250:	200011c0 	.word	0x200011c0
 8005254:	200011b4 	.word	0x200011b4
 8005258:	200011c4 	.word	0x200011c4

0800525c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b084      	sub	sp, #16
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d035      	beq.n	80052da <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800526e:	2308      	movs	r3, #8
 8005270:	425b      	negs	r3, r3
 8005272:	68fa      	ldr	r2, [r7, #12]
 8005274:	18d3      	adds	r3, r2, r3
 8005276:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	685a      	ldr	r2, [r3, #4]
 8005280:	4b18      	ldr	r3, [pc, #96]	; (80052e4 <vPortFree+0x88>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4013      	ands	r3, r2
 8005286:	d101      	bne.n	800528c <vPortFree+0x30>
 8005288:	b672      	cpsid	i
 800528a:	e7fe      	b.n	800528a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d001      	beq.n	8005298 <vPortFree+0x3c>
 8005294:	b672      	cpsid	i
 8005296:	e7fe      	b.n	8005296 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	685a      	ldr	r2, [r3, #4]
 800529c:	4b11      	ldr	r3, [pc, #68]	; (80052e4 <vPortFree+0x88>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4013      	ands	r3, r2
 80052a2:	d01a      	beq.n	80052da <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d116      	bne.n	80052da <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	4b0c      	ldr	r3, [pc, #48]	; (80052e4 <vPortFree+0x88>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	43db      	mvns	r3, r3
 80052b6:	401a      	ands	r2, r3
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80052bc:	f7ff f9c4 	bl	8004648 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	685a      	ldr	r2, [r3, #4]
 80052c4:	4b08      	ldr	r3, [pc, #32]	; (80052e8 <vPortFree+0x8c>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	18d2      	adds	r2, r2, r3
 80052ca:	4b07      	ldr	r3, [pc, #28]	; (80052e8 <vPortFree+0x8c>)
 80052cc:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	0018      	movs	r0, r3
 80052d2:	f000 f86b 	bl	80053ac <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80052d6:	f7ff f9c3 	bl	8004660 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80052da:	46c0      	nop			; (mov r8, r8)
 80052dc:	46bd      	mov	sp, r7
 80052de:	b004      	add	sp, #16
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	46c0      	nop			; (mov r8, r8)
 80052e4:	200011c8 	.word	0x200011c8
 80052e8:	200011c0 	.word	0x200011c0

080052ec <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b084      	sub	sp, #16
 80052f0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80052f2:	23c0      	movs	r3, #192	; 0xc0
 80052f4:	011b      	lsls	r3, r3, #4
 80052f6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80052f8:	4b26      	ldr	r3, [pc, #152]	; (8005394 <prvHeapInit+0xa8>)
 80052fa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2207      	movs	r2, #7
 8005300:	4013      	ands	r3, r2
 8005302:	d00c      	beq.n	800531e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	3307      	adds	r3, #7
 8005308:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2207      	movs	r2, #7
 800530e:	4393      	bics	r3, r2
 8005310:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005312:	68ba      	ldr	r2, [r7, #8]
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	1ad2      	subs	r2, r2, r3
 8005318:	4b1e      	ldr	r3, [pc, #120]	; (8005394 <prvHeapInit+0xa8>)
 800531a:	18d3      	adds	r3, r2, r3
 800531c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005322:	4b1d      	ldr	r3, [pc, #116]	; (8005398 <prvHeapInit+0xac>)
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005328:	4b1b      	ldr	r3, [pc, #108]	; (8005398 <prvHeapInit+0xac>)
 800532a:	2200      	movs	r2, #0
 800532c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	68ba      	ldr	r2, [r7, #8]
 8005332:	18d3      	adds	r3, r2, r3
 8005334:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005336:	2208      	movs	r2, #8
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	1a9b      	subs	r3, r3, r2
 800533c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2207      	movs	r2, #7
 8005342:	4393      	bics	r3, r2
 8005344:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005346:	68fa      	ldr	r2, [r7, #12]
 8005348:	4b14      	ldr	r3, [pc, #80]	; (800539c <prvHeapInit+0xb0>)
 800534a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800534c:	4b13      	ldr	r3, [pc, #76]	; (800539c <prvHeapInit+0xb0>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2200      	movs	r2, #0
 8005352:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005354:	4b11      	ldr	r3, [pc, #68]	; (800539c <prvHeapInit+0xb0>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2200      	movs	r2, #0
 800535a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	68fa      	ldr	r2, [r7, #12]
 8005364:	1ad2      	subs	r2, r2, r3
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800536a:	4b0c      	ldr	r3, [pc, #48]	; (800539c <prvHeapInit+0xb0>)
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	685a      	ldr	r2, [r3, #4]
 8005376:	4b0a      	ldr	r3, [pc, #40]	; (80053a0 <prvHeapInit+0xb4>)
 8005378:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	685a      	ldr	r2, [r3, #4]
 800537e:	4b09      	ldr	r3, [pc, #36]	; (80053a4 <prvHeapInit+0xb8>)
 8005380:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005382:	4b09      	ldr	r3, [pc, #36]	; (80053a8 <prvHeapInit+0xbc>)
 8005384:	2280      	movs	r2, #128	; 0x80
 8005386:	0612      	lsls	r2, r2, #24
 8005388:	601a      	str	r2, [r3, #0]
}
 800538a:	46c0      	nop			; (mov r8, r8)
 800538c:	46bd      	mov	sp, r7
 800538e:	b004      	add	sp, #16
 8005390:	bd80      	pop	{r7, pc}
 8005392:	46c0      	nop			; (mov r8, r8)
 8005394:	200005b4 	.word	0x200005b4
 8005398:	200011b4 	.word	0x200011b4
 800539c:	200011bc 	.word	0x200011bc
 80053a0:	200011c4 	.word	0x200011c4
 80053a4:	200011c0 	.word	0x200011c0
 80053a8:	200011c8 	.word	0x200011c8

080053ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b084      	sub	sp, #16
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80053b4:	4b27      	ldr	r3, [pc, #156]	; (8005454 <prvInsertBlockIntoFreeList+0xa8>)
 80053b6:	60fb      	str	r3, [r7, #12]
 80053b8:	e002      	b.n	80053c0 <prvInsertBlockIntoFreeList+0x14>
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	60fb      	str	r3, [r7, #12]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	687a      	ldr	r2, [r7, #4]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d8f7      	bhi.n	80053ba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	68ba      	ldr	r2, [r7, #8]
 80053d4:	18d3      	adds	r3, r2, r3
 80053d6:	687a      	ldr	r2, [r7, #4]
 80053d8:	429a      	cmp	r2, r3
 80053da:	d108      	bne.n	80053ee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	685a      	ldr	r2, [r3, #4]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	18d2      	adds	r2, r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	68ba      	ldr	r2, [r7, #8]
 80053f8:	18d2      	adds	r2, r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	429a      	cmp	r2, r3
 8005400:	d118      	bne.n	8005434 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	4b14      	ldr	r3, [pc, #80]	; (8005458 <prvInsertBlockIntoFreeList+0xac>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	429a      	cmp	r2, r3
 800540c:	d00d      	beq.n	800542a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	18d2      	adds	r2, r2, r3
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	601a      	str	r2, [r3, #0]
 8005428:	e008      	b.n	800543c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800542a:	4b0b      	ldr	r3, [pc, #44]	; (8005458 <prvInsertBlockIntoFreeList+0xac>)
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	601a      	str	r2, [r3, #0]
 8005432:	e003      	b.n	800543c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800543c:	68fa      	ldr	r2, [r7, #12]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	429a      	cmp	r2, r3
 8005442:	d002      	beq.n	800544a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800544a:	46c0      	nop			; (mov r8, r8)
 800544c:	46bd      	mov	sp, r7
 800544e:	b004      	add	sp, #16
 8005450:	bd80      	pop	{r7, pc}
 8005452:	46c0      	nop			; (mov r8, r8)
 8005454:	200011b4 	.word	0x200011b4
 8005458:	200011bc 	.word	0x200011bc

0800545c <__errno>:
 800545c:	4b01      	ldr	r3, [pc, #4]	; (8005464 <__errno+0x8>)
 800545e:	6818      	ldr	r0, [r3, #0]
 8005460:	4770      	bx	lr
 8005462:	46c0      	nop			; (mov r8, r8)
 8005464:	20000020 	.word	0x20000020

08005468 <std>:
 8005468:	2300      	movs	r3, #0
 800546a:	b510      	push	{r4, lr}
 800546c:	0004      	movs	r4, r0
 800546e:	6003      	str	r3, [r0, #0]
 8005470:	6043      	str	r3, [r0, #4]
 8005472:	6083      	str	r3, [r0, #8]
 8005474:	8181      	strh	r1, [r0, #12]
 8005476:	6643      	str	r3, [r0, #100]	; 0x64
 8005478:	0019      	movs	r1, r3
 800547a:	81c2      	strh	r2, [r0, #14]
 800547c:	6103      	str	r3, [r0, #16]
 800547e:	6143      	str	r3, [r0, #20]
 8005480:	6183      	str	r3, [r0, #24]
 8005482:	2208      	movs	r2, #8
 8005484:	305c      	adds	r0, #92	; 0x5c
 8005486:	f000 f921 	bl	80056cc <memset>
 800548a:	4b05      	ldr	r3, [pc, #20]	; (80054a0 <std+0x38>)
 800548c:	6224      	str	r4, [r4, #32]
 800548e:	6263      	str	r3, [r4, #36]	; 0x24
 8005490:	4b04      	ldr	r3, [pc, #16]	; (80054a4 <std+0x3c>)
 8005492:	62a3      	str	r3, [r4, #40]	; 0x28
 8005494:	4b04      	ldr	r3, [pc, #16]	; (80054a8 <std+0x40>)
 8005496:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005498:	4b04      	ldr	r3, [pc, #16]	; (80054ac <std+0x44>)
 800549a:	6323      	str	r3, [r4, #48]	; 0x30
 800549c:	bd10      	pop	{r4, pc}
 800549e:	46c0      	nop			; (mov r8, r8)
 80054a0:	0800594d 	.word	0x0800594d
 80054a4:	08005975 	.word	0x08005975
 80054a8:	080059ad 	.word	0x080059ad
 80054ac:	080059d9 	.word	0x080059d9

080054b0 <_cleanup_r>:
 80054b0:	b510      	push	{r4, lr}
 80054b2:	4902      	ldr	r1, [pc, #8]	; (80054bc <_cleanup_r+0xc>)
 80054b4:	f000 f8ba 	bl	800562c <_fwalk_reent>
 80054b8:	bd10      	pop	{r4, pc}
 80054ba:	46c0      	nop			; (mov r8, r8)
 80054bc:	08005b49 	.word	0x08005b49

080054c0 <__sfmoreglue>:
 80054c0:	b570      	push	{r4, r5, r6, lr}
 80054c2:	2568      	movs	r5, #104	; 0x68
 80054c4:	1e4a      	subs	r2, r1, #1
 80054c6:	4355      	muls	r5, r2
 80054c8:	000e      	movs	r6, r1
 80054ca:	0029      	movs	r1, r5
 80054cc:	3174      	adds	r1, #116	; 0x74
 80054ce:	f000 f927 	bl	8005720 <_malloc_r>
 80054d2:	1e04      	subs	r4, r0, #0
 80054d4:	d008      	beq.n	80054e8 <__sfmoreglue+0x28>
 80054d6:	2100      	movs	r1, #0
 80054d8:	002a      	movs	r2, r5
 80054da:	6001      	str	r1, [r0, #0]
 80054dc:	6046      	str	r6, [r0, #4]
 80054de:	300c      	adds	r0, #12
 80054e0:	60a0      	str	r0, [r4, #8]
 80054e2:	3268      	adds	r2, #104	; 0x68
 80054e4:	f000 f8f2 	bl	80056cc <memset>
 80054e8:	0020      	movs	r0, r4
 80054ea:	bd70      	pop	{r4, r5, r6, pc}

080054ec <__sfp_lock_acquire>:
 80054ec:	b510      	push	{r4, lr}
 80054ee:	4802      	ldr	r0, [pc, #8]	; (80054f8 <__sfp_lock_acquire+0xc>)
 80054f0:	f000 f8e1 	bl	80056b6 <__retarget_lock_acquire_recursive>
 80054f4:	bd10      	pop	{r4, pc}
 80054f6:	46c0      	nop			; (mov r8, r8)
 80054f8:	200011cd 	.word	0x200011cd

080054fc <__sfp_lock_release>:
 80054fc:	b510      	push	{r4, lr}
 80054fe:	4802      	ldr	r0, [pc, #8]	; (8005508 <__sfp_lock_release+0xc>)
 8005500:	f000 f8da 	bl	80056b8 <__retarget_lock_release_recursive>
 8005504:	bd10      	pop	{r4, pc}
 8005506:	46c0      	nop			; (mov r8, r8)
 8005508:	200011cd 	.word	0x200011cd

0800550c <__sinit_lock_acquire>:
 800550c:	b510      	push	{r4, lr}
 800550e:	4802      	ldr	r0, [pc, #8]	; (8005518 <__sinit_lock_acquire+0xc>)
 8005510:	f000 f8d1 	bl	80056b6 <__retarget_lock_acquire_recursive>
 8005514:	bd10      	pop	{r4, pc}
 8005516:	46c0      	nop			; (mov r8, r8)
 8005518:	200011ce 	.word	0x200011ce

0800551c <__sinit_lock_release>:
 800551c:	b510      	push	{r4, lr}
 800551e:	4802      	ldr	r0, [pc, #8]	; (8005528 <__sinit_lock_release+0xc>)
 8005520:	f000 f8ca 	bl	80056b8 <__retarget_lock_release_recursive>
 8005524:	bd10      	pop	{r4, pc}
 8005526:	46c0      	nop			; (mov r8, r8)
 8005528:	200011ce 	.word	0x200011ce

0800552c <__sinit>:
 800552c:	b513      	push	{r0, r1, r4, lr}
 800552e:	0004      	movs	r4, r0
 8005530:	f7ff ffec 	bl	800550c <__sinit_lock_acquire>
 8005534:	69a3      	ldr	r3, [r4, #24]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d002      	beq.n	8005540 <__sinit+0x14>
 800553a:	f7ff ffef 	bl	800551c <__sinit_lock_release>
 800553e:	bd13      	pop	{r0, r1, r4, pc}
 8005540:	64a3      	str	r3, [r4, #72]	; 0x48
 8005542:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005544:	6523      	str	r3, [r4, #80]	; 0x50
 8005546:	4b13      	ldr	r3, [pc, #76]	; (8005594 <__sinit+0x68>)
 8005548:	4a13      	ldr	r2, [pc, #76]	; (8005598 <__sinit+0x6c>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	62a2      	str	r2, [r4, #40]	; 0x28
 800554e:	9301      	str	r3, [sp, #4]
 8005550:	42a3      	cmp	r3, r4
 8005552:	d101      	bne.n	8005558 <__sinit+0x2c>
 8005554:	2301      	movs	r3, #1
 8005556:	61a3      	str	r3, [r4, #24]
 8005558:	0020      	movs	r0, r4
 800555a:	f000 f81f 	bl	800559c <__sfp>
 800555e:	6060      	str	r0, [r4, #4]
 8005560:	0020      	movs	r0, r4
 8005562:	f000 f81b 	bl	800559c <__sfp>
 8005566:	60a0      	str	r0, [r4, #8]
 8005568:	0020      	movs	r0, r4
 800556a:	f000 f817 	bl	800559c <__sfp>
 800556e:	2200      	movs	r2, #0
 8005570:	2104      	movs	r1, #4
 8005572:	60e0      	str	r0, [r4, #12]
 8005574:	6860      	ldr	r0, [r4, #4]
 8005576:	f7ff ff77 	bl	8005468 <std>
 800557a:	2201      	movs	r2, #1
 800557c:	2109      	movs	r1, #9
 800557e:	68a0      	ldr	r0, [r4, #8]
 8005580:	f7ff ff72 	bl	8005468 <std>
 8005584:	2202      	movs	r2, #2
 8005586:	2112      	movs	r1, #18
 8005588:	68e0      	ldr	r0, [r4, #12]
 800558a:	f7ff ff6d 	bl	8005468 <std>
 800558e:	2301      	movs	r3, #1
 8005590:	61a3      	str	r3, [r4, #24]
 8005592:	e7d2      	b.n	800553a <__sinit+0xe>
 8005594:	080066bc 	.word	0x080066bc
 8005598:	080054b1 	.word	0x080054b1

0800559c <__sfp>:
 800559c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800559e:	0007      	movs	r7, r0
 80055a0:	f7ff ffa4 	bl	80054ec <__sfp_lock_acquire>
 80055a4:	4b1f      	ldr	r3, [pc, #124]	; (8005624 <__sfp+0x88>)
 80055a6:	681e      	ldr	r6, [r3, #0]
 80055a8:	69b3      	ldr	r3, [r6, #24]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d102      	bne.n	80055b4 <__sfp+0x18>
 80055ae:	0030      	movs	r0, r6
 80055b0:	f7ff ffbc 	bl	800552c <__sinit>
 80055b4:	3648      	adds	r6, #72	; 0x48
 80055b6:	68b4      	ldr	r4, [r6, #8]
 80055b8:	6873      	ldr	r3, [r6, #4]
 80055ba:	3b01      	subs	r3, #1
 80055bc:	d504      	bpl.n	80055c8 <__sfp+0x2c>
 80055be:	6833      	ldr	r3, [r6, #0]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d022      	beq.n	800560a <__sfp+0x6e>
 80055c4:	6836      	ldr	r6, [r6, #0]
 80055c6:	e7f6      	b.n	80055b6 <__sfp+0x1a>
 80055c8:	220c      	movs	r2, #12
 80055ca:	5ea5      	ldrsh	r5, [r4, r2]
 80055cc:	2d00      	cmp	r5, #0
 80055ce:	d11a      	bne.n	8005606 <__sfp+0x6a>
 80055d0:	0020      	movs	r0, r4
 80055d2:	4b15      	ldr	r3, [pc, #84]	; (8005628 <__sfp+0x8c>)
 80055d4:	3058      	adds	r0, #88	; 0x58
 80055d6:	60e3      	str	r3, [r4, #12]
 80055d8:	6665      	str	r5, [r4, #100]	; 0x64
 80055da:	f000 f86b 	bl	80056b4 <__retarget_lock_init_recursive>
 80055de:	f7ff ff8d 	bl	80054fc <__sfp_lock_release>
 80055e2:	0020      	movs	r0, r4
 80055e4:	2208      	movs	r2, #8
 80055e6:	0029      	movs	r1, r5
 80055e8:	6025      	str	r5, [r4, #0]
 80055ea:	60a5      	str	r5, [r4, #8]
 80055ec:	6065      	str	r5, [r4, #4]
 80055ee:	6125      	str	r5, [r4, #16]
 80055f0:	6165      	str	r5, [r4, #20]
 80055f2:	61a5      	str	r5, [r4, #24]
 80055f4:	305c      	adds	r0, #92	; 0x5c
 80055f6:	f000 f869 	bl	80056cc <memset>
 80055fa:	6365      	str	r5, [r4, #52]	; 0x34
 80055fc:	63a5      	str	r5, [r4, #56]	; 0x38
 80055fe:	64a5      	str	r5, [r4, #72]	; 0x48
 8005600:	64e5      	str	r5, [r4, #76]	; 0x4c
 8005602:	0020      	movs	r0, r4
 8005604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005606:	3468      	adds	r4, #104	; 0x68
 8005608:	e7d7      	b.n	80055ba <__sfp+0x1e>
 800560a:	2104      	movs	r1, #4
 800560c:	0038      	movs	r0, r7
 800560e:	f7ff ff57 	bl	80054c0 <__sfmoreglue>
 8005612:	1e04      	subs	r4, r0, #0
 8005614:	6030      	str	r0, [r6, #0]
 8005616:	d1d5      	bne.n	80055c4 <__sfp+0x28>
 8005618:	f7ff ff70 	bl	80054fc <__sfp_lock_release>
 800561c:	230c      	movs	r3, #12
 800561e:	603b      	str	r3, [r7, #0]
 8005620:	e7ef      	b.n	8005602 <__sfp+0x66>
 8005622:	46c0      	nop			; (mov r8, r8)
 8005624:	080066bc 	.word	0x080066bc
 8005628:	ffff0001 	.word	0xffff0001

0800562c <_fwalk_reent>:
 800562c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800562e:	0004      	movs	r4, r0
 8005630:	0006      	movs	r6, r0
 8005632:	2700      	movs	r7, #0
 8005634:	9101      	str	r1, [sp, #4]
 8005636:	3448      	adds	r4, #72	; 0x48
 8005638:	6863      	ldr	r3, [r4, #4]
 800563a:	68a5      	ldr	r5, [r4, #8]
 800563c:	9300      	str	r3, [sp, #0]
 800563e:	9b00      	ldr	r3, [sp, #0]
 8005640:	3b01      	subs	r3, #1
 8005642:	9300      	str	r3, [sp, #0]
 8005644:	d504      	bpl.n	8005650 <_fwalk_reent+0x24>
 8005646:	6824      	ldr	r4, [r4, #0]
 8005648:	2c00      	cmp	r4, #0
 800564a:	d1f5      	bne.n	8005638 <_fwalk_reent+0xc>
 800564c:	0038      	movs	r0, r7
 800564e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005650:	89ab      	ldrh	r3, [r5, #12]
 8005652:	2b01      	cmp	r3, #1
 8005654:	d908      	bls.n	8005668 <_fwalk_reent+0x3c>
 8005656:	220e      	movs	r2, #14
 8005658:	5eab      	ldrsh	r3, [r5, r2]
 800565a:	3301      	adds	r3, #1
 800565c:	d004      	beq.n	8005668 <_fwalk_reent+0x3c>
 800565e:	0029      	movs	r1, r5
 8005660:	0030      	movs	r0, r6
 8005662:	9b01      	ldr	r3, [sp, #4]
 8005664:	4798      	blx	r3
 8005666:	4307      	orrs	r7, r0
 8005668:	3568      	adds	r5, #104	; 0x68
 800566a:	e7e8      	b.n	800563e <_fwalk_reent+0x12>

0800566c <__libc_init_array>:
 800566c:	b570      	push	{r4, r5, r6, lr}
 800566e:	2600      	movs	r6, #0
 8005670:	4d0c      	ldr	r5, [pc, #48]	; (80056a4 <__libc_init_array+0x38>)
 8005672:	4c0d      	ldr	r4, [pc, #52]	; (80056a8 <__libc_init_array+0x3c>)
 8005674:	1b64      	subs	r4, r4, r5
 8005676:	10a4      	asrs	r4, r4, #2
 8005678:	42a6      	cmp	r6, r4
 800567a:	d109      	bne.n	8005690 <__libc_init_array+0x24>
 800567c:	2600      	movs	r6, #0
 800567e:	f000 ff73 	bl	8006568 <_init>
 8005682:	4d0a      	ldr	r5, [pc, #40]	; (80056ac <__libc_init_array+0x40>)
 8005684:	4c0a      	ldr	r4, [pc, #40]	; (80056b0 <__libc_init_array+0x44>)
 8005686:	1b64      	subs	r4, r4, r5
 8005688:	10a4      	asrs	r4, r4, #2
 800568a:	42a6      	cmp	r6, r4
 800568c:	d105      	bne.n	800569a <__libc_init_array+0x2e>
 800568e:	bd70      	pop	{r4, r5, r6, pc}
 8005690:	00b3      	lsls	r3, r6, #2
 8005692:	58eb      	ldr	r3, [r5, r3]
 8005694:	4798      	blx	r3
 8005696:	3601      	adds	r6, #1
 8005698:	e7ee      	b.n	8005678 <__libc_init_array+0xc>
 800569a:	00b3      	lsls	r3, r6, #2
 800569c:	58eb      	ldr	r3, [r5, r3]
 800569e:	4798      	blx	r3
 80056a0:	3601      	adds	r6, #1
 80056a2:	e7f2      	b.n	800568a <__libc_init_array+0x1e>
 80056a4:	080066f4 	.word	0x080066f4
 80056a8:	080066f4 	.word	0x080066f4
 80056ac:	080066f4 	.word	0x080066f4
 80056b0:	080066f8 	.word	0x080066f8

080056b4 <__retarget_lock_init_recursive>:
 80056b4:	4770      	bx	lr

080056b6 <__retarget_lock_acquire_recursive>:
 80056b6:	4770      	bx	lr

080056b8 <__retarget_lock_release_recursive>:
 80056b8:	4770      	bx	lr

080056ba <memcpy>:
 80056ba:	2300      	movs	r3, #0
 80056bc:	b510      	push	{r4, lr}
 80056be:	429a      	cmp	r2, r3
 80056c0:	d100      	bne.n	80056c4 <memcpy+0xa>
 80056c2:	bd10      	pop	{r4, pc}
 80056c4:	5ccc      	ldrb	r4, [r1, r3]
 80056c6:	54c4      	strb	r4, [r0, r3]
 80056c8:	3301      	adds	r3, #1
 80056ca:	e7f8      	b.n	80056be <memcpy+0x4>

080056cc <memset>:
 80056cc:	0003      	movs	r3, r0
 80056ce:	1882      	adds	r2, r0, r2
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d100      	bne.n	80056d6 <memset+0xa>
 80056d4:	4770      	bx	lr
 80056d6:	7019      	strb	r1, [r3, #0]
 80056d8:	3301      	adds	r3, #1
 80056da:	e7f9      	b.n	80056d0 <memset+0x4>

080056dc <sbrk_aligned>:
 80056dc:	b570      	push	{r4, r5, r6, lr}
 80056de:	4e0f      	ldr	r6, [pc, #60]	; (800571c <sbrk_aligned+0x40>)
 80056e0:	000d      	movs	r5, r1
 80056e2:	6831      	ldr	r1, [r6, #0]
 80056e4:	0004      	movs	r4, r0
 80056e6:	2900      	cmp	r1, #0
 80056e8:	d102      	bne.n	80056f0 <sbrk_aligned+0x14>
 80056ea:	f000 f91d 	bl	8005928 <_sbrk_r>
 80056ee:	6030      	str	r0, [r6, #0]
 80056f0:	0029      	movs	r1, r5
 80056f2:	0020      	movs	r0, r4
 80056f4:	f000 f918 	bl	8005928 <_sbrk_r>
 80056f8:	1c43      	adds	r3, r0, #1
 80056fa:	d00a      	beq.n	8005712 <sbrk_aligned+0x36>
 80056fc:	2303      	movs	r3, #3
 80056fe:	1cc5      	adds	r5, r0, #3
 8005700:	439d      	bics	r5, r3
 8005702:	42a8      	cmp	r0, r5
 8005704:	d007      	beq.n	8005716 <sbrk_aligned+0x3a>
 8005706:	1a29      	subs	r1, r5, r0
 8005708:	0020      	movs	r0, r4
 800570a:	f000 f90d 	bl	8005928 <_sbrk_r>
 800570e:	1c43      	adds	r3, r0, #1
 8005710:	d101      	bne.n	8005716 <sbrk_aligned+0x3a>
 8005712:	2501      	movs	r5, #1
 8005714:	426d      	negs	r5, r5
 8005716:	0028      	movs	r0, r5
 8005718:	bd70      	pop	{r4, r5, r6, pc}
 800571a:	46c0      	nop			; (mov r8, r8)
 800571c:	200011d4 	.word	0x200011d4

08005720 <_malloc_r>:
 8005720:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005722:	2203      	movs	r2, #3
 8005724:	1ccb      	adds	r3, r1, #3
 8005726:	4393      	bics	r3, r2
 8005728:	3308      	adds	r3, #8
 800572a:	0006      	movs	r6, r0
 800572c:	001f      	movs	r7, r3
 800572e:	2b0c      	cmp	r3, #12
 8005730:	d232      	bcs.n	8005798 <_malloc_r+0x78>
 8005732:	270c      	movs	r7, #12
 8005734:	42b9      	cmp	r1, r7
 8005736:	d831      	bhi.n	800579c <_malloc_r+0x7c>
 8005738:	0030      	movs	r0, r6
 800573a:	f000 fa59 	bl	8005bf0 <__malloc_lock>
 800573e:	4d32      	ldr	r5, [pc, #200]	; (8005808 <_malloc_r+0xe8>)
 8005740:	682b      	ldr	r3, [r5, #0]
 8005742:	001c      	movs	r4, r3
 8005744:	2c00      	cmp	r4, #0
 8005746:	d12e      	bne.n	80057a6 <_malloc_r+0x86>
 8005748:	0039      	movs	r1, r7
 800574a:	0030      	movs	r0, r6
 800574c:	f7ff ffc6 	bl	80056dc <sbrk_aligned>
 8005750:	0004      	movs	r4, r0
 8005752:	1c43      	adds	r3, r0, #1
 8005754:	d11e      	bne.n	8005794 <_malloc_r+0x74>
 8005756:	682c      	ldr	r4, [r5, #0]
 8005758:	0025      	movs	r5, r4
 800575a:	2d00      	cmp	r5, #0
 800575c:	d14a      	bne.n	80057f4 <_malloc_r+0xd4>
 800575e:	6823      	ldr	r3, [r4, #0]
 8005760:	0029      	movs	r1, r5
 8005762:	18e3      	adds	r3, r4, r3
 8005764:	0030      	movs	r0, r6
 8005766:	9301      	str	r3, [sp, #4]
 8005768:	f000 f8de 	bl	8005928 <_sbrk_r>
 800576c:	9b01      	ldr	r3, [sp, #4]
 800576e:	4283      	cmp	r3, r0
 8005770:	d143      	bne.n	80057fa <_malloc_r+0xda>
 8005772:	6823      	ldr	r3, [r4, #0]
 8005774:	3703      	adds	r7, #3
 8005776:	1aff      	subs	r7, r7, r3
 8005778:	2303      	movs	r3, #3
 800577a:	439f      	bics	r7, r3
 800577c:	3708      	adds	r7, #8
 800577e:	2f0c      	cmp	r7, #12
 8005780:	d200      	bcs.n	8005784 <_malloc_r+0x64>
 8005782:	270c      	movs	r7, #12
 8005784:	0039      	movs	r1, r7
 8005786:	0030      	movs	r0, r6
 8005788:	f7ff ffa8 	bl	80056dc <sbrk_aligned>
 800578c:	1c43      	adds	r3, r0, #1
 800578e:	d034      	beq.n	80057fa <_malloc_r+0xda>
 8005790:	6823      	ldr	r3, [r4, #0]
 8005792:	19df      	adds	r7, r3, r7
 8005794:	6027      	str	r7, [r4, #0]
 8005796:	e013      	b.n	80057c0 <_malloc_r+0xa0>
 8005798:	2b00      	cmp	r3, #0
 800579a:	dacb      	bge.n	8005734 <_malloc_r+0x14>
 800579c:	230c      	movs	r3, #12
 800579e:	2500      	movs	r5, #0
 80057a0:	6033      	str	r3, [r6, #0]
 80057a2:	0028      	movs	r0, r5
 80057a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80057a6:	6822      	ldr	r2, [r4, #0]
 80057a8:	1bd1      	subs	r1, r2, r7
 80057aa:	d420      	bmi.n	80057ee <_malloc_r+0xce>
 80057ac:	290b      	cmp	r1, #11
 80057ae:	d917      	bls.n	80057e0 <_malloc_r+0xc0>
 80057b0:	19e2      	adds	r2, r4, r7
 80057b2:	6027      	str	r7, [r4, #0]
 80057b4:	42a3      	cmp	r3, r4
 80057b6:	d111      	bne.n	80057dc <_malloc_r+0xbc>
 80057b8:	602a      	str	r2, [r5, #0]
 80057ba:	6863      	ldr	r3, [r4, #4]
 80057bc:	6011      	str	r1, [r2, #0]
 80057be:	6053      	str	r3, [r2, #4]
 80057c0:	0030      	movs	r0, r6
 80057c2:	0025      	movs	r5, r4
 80057c4:	f000 fa1c 	bl	8005c00 <__malloc_unlock>
 80057c8:	2207      	movs	r2, #7
 80057ca:	350b      	adds	r5, #11
 80057cc:	1d23      	adds	r3, r4, #4
 80057ce:	4395      	bics	r5, r2
 80057d0:	1aea      	subs	r2, r5, r3
 80057d2:	429d      	cmp	r5, r3
 80057d4:	d0e5      	beq.n	80057a2 <_malloc_r+0x82>
 80057d6:	1b5b      	subs	r3, r3, r5
 80057d8:	50a3      	str	r3, [r4, r2]
 80057da:	e7e2      	b.n	80057a2 <_malloc_r+0x82>
 80057dc:	605a      	str	r2, [r3, #4]
 80057de:	e7ec      	b.n	80057ba <_malloc_r+0x9a>
 80057e0:	6862      	ldr	r2, [r4, #4]
 80057e2:	42a3      	cmp	r3, r4
 80057e4:	d101      	bne.n	80057ea <_malloc_r+0xca>
 80057e6:	602a      	str	r2, [r5, #0]
 80057e8:	e7ea      	b.n	80057c0 <_malloc_r+0xa0>
 80057ea:	605a      	str	r2, [r3, #4]
 80057ec:	e7e8      	b.n	80057c0 <_malloc_r+0xa0>
 80057ee:	0023      	movs	r3, r4
 80057f0:	6864      	ldr	r4, [r4, #4]
 80057f2:	e7a7      	b.n	8005744 <_malloc_r+0x24>
 80057f4:	002c      	movs	r4, r5
 80057f6:	686d      	ldr	r5, [r5, #4]
 80057f8:	e7af      	b.n	800575a <_malloc_r+0x3a>
 80057fa:	230c      	movs	r3, #12
 80057fc:	0030      	movs	r0, r6
 80057fe:	6033      	str	r3, [r6, #0]
 8005800:	f000 f9fe 	bl	8005c00 <__malloc_unlock>
 8005804:	e7cd      	b.n	80057a2 <_malloc_r+0x82>
 8005806:	46c0      	nop			; (mov r8, r8)
 8005808:	200011d0 	.word	0x200011d0

0800580c <iprintf>:
 800580c:	b40f      	push	{r0, r1, r2, r3}
 800580e:	4b0b      	ldr	r3, [pc, #44]	; (800583c <iprintf+0x30>)
 8005810:	b513      	push	{r0, r1, r4, lr}
 8005812:	681c      	ldr	r4, [r3, #0]
 8005814:	2c00      	cmp	r4, #0
 8005816:	d005      	beq.n	8005824 <iprintf+0x18>
 8005818:	69a3      	ldr	r3, [r4, #24]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d102      	bne.n	8005824 <iprintf+0x18>
 800581e:	0020      	movs	r0, r4
 8005820:	f7ff fe84 	bl	800552c <__sinit>
 8005824:	ab05      	add	r3, sp, #20
 8005826:	0020      	movs	r0, r4
 8005828:	9a04      	ldr	r2, [sp, #16]
 800582a:	68a1      	ldr	r1, [r4, #8]
 800582c:	9301      	str	r3, [sp, #4]
 800582e:	f000 fa61 	bl	8005cf4 <_vfiprintf_r>
 8005832:	bc16      	pop	{r1, r2, r4}
 8005834:	bc08      	pop	{r3}
 8005836:	b004      	add	sp, #16
 8005838:	4718      	bx	r3
 800583a:	46c0      	nop			; (mov r8, r8)
 800583c:	20000020 	.word	0x20000020

08005840 <cleanup_glue>:
 8005840:	b570      	push	{r4, r5, r6, lr}
 8005842:	000d      	movs	r5, r1
 8005844:	6809      	ldr	r1, [r1, #0]
 8005846:	0004      	movs	r4, r0
 8005848:	2900      	cmp	r1, #0
 800584a:	d001      	beq.n	8005850 <cleanup_glue+0x10>
 800584c:	f7ff fff8 	bl	8005840 <cleanup_glue>
 8005850:	0029      	movs	r1, r5
 8005852:	0020      	movs	r0, r4
 8005854:	f000 f9dc 	bl	8005c10 <_free_r>
 8005858:	bd70      	pop	{r4, r5, r6, pc}
	...

0800585c <_reclaim_reent>:
 800585c:	4b31      	ldr	r3, [pc, #196]	; (8005924 <_reclaim_reent+0xc8>)
 800585e:	b570      	push	{r4, r5, r6, lr}
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	0004      	movs	r4, r0
 8005864:	4283      	cmp	r3, r0
 8005866:	d049      	beq.n	80058fc <_reclaim_reent+0xa0>
 8005868:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800586a:	2b00      	cmp	r3, #0
 800586c:	d00a      	beq.n	8005884 <_reclaim_reent+0x28>
 800586e:	2500      	movs	r5, #0
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	42ab      	cmp	r3, r5
 8005874:	d147      	bne.n	8005906 <_reclaim_reent+0xaa>
 8005876:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005878:	6819      	ldr	r1, [r3, #0]
 800587a:	2900      	cmp	r1, #0
 800587c:	d002      	beq.n	8005884 <_reclaim_reent+0x28>
 800587e:	0020      	movs	r0, r4
 8005880:	f000 f9c6 	bl	8005c10 <_free_r>
 8005884:	6961      	ldr	r1, [r4, #20]
 8005886:	2900      	cmp	r1, #0
 8005888:	d002      	beq.n	8005890 <_reclaim_reent+0x34>
 800588a:	0020      	movs	r0, r4
 800588c:	f000 f9c0 	bl	8005c10 <_free_r>
 8005890:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005892:	2900      	cmp	r1, #0
 8005894:	d002      	beq.n	800589c <_reclaim_reent+0x40>
 8005896:	0020      	movs	r0, r4
 8005898:	f000 f9ba 	bl	8005c10 <_free_r>
 800589c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800589e:	2900      	cmp	r1, #0
 80058a0:	d002      	beq.n	80058a8 <_reclaim_reent+0x4c>
 80058a2:	0020      	movs	r0, r4
 80058a4:	f000 f9b4 	bl	8005c10 <_free_r>
 80058a8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80058aa:	2900      	cmp	r1, #0
 80058ac:	d002      	beq.n	80058b4 <_reclaim_reent+0x58>
 80058ae:	0020      	movs	r0, r4
 80058b0:	f000 f9ae 	bl	8005c10 <_free_r>
 80058b4:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80058b6:	2900      	cmp	r1, #0
 80058b8:	d002      	beq.n	80058c0 <_reclaim_reent+0x64>
 80058ba:	0020      	movs	r0, r4
 80058bc:	f000 f9a8 	bl	8005c10 <_free_r>
 80058c0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80058c2:	2900      	cmp	r1, #0
 80058c4:	d002      	beq.n	80058cc <_reclaim_reent+0x70>
 80058c6:	0020      	movs	r0, r4
 80058c8:	f000 f9a2 	bl	8005c10 <_free_r>
 80058cc:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80058ce:	2900      	cmp	r1, #0
 80058d0:	d002      	beq.n	80058d8 <_reclaim_reent+0x7c>
 80058d2:	0020      	movs	r0, r4
 80058d4:	f000 f99c 	bl	8005c10 <_free_r>
 80058d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058da:	2900      	cmp	r1, #0
 80058dc:	d002      	beq.n	80058e4 <_reclaim_reent+0x88>
 80058de:	0020      	movs	r0, r4
 80058e0:	f000 f996 	bl	8005c10 <_free_r>
 80058e4:	69a3      	ldr	r3, [r4, #24]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d008      	beq.n	80058fc <_reclaim_reent+0xa0>
 80058ea:	0020      	movs	r0, r4
 80058ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80058ee:	4798      	blx	r3
 80058f0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80058f2:	2900      	cmp	r1, #0
 80058f4:	d002      	beq.n	80058fc <_reclaim_reent+0xa0>
 80058f6:	0020      	movs	r0, r4
 80058f8:	f7ff ffa2 	bl	8005840 <cleanup_glue>
 80058fc:	bd70      	pop	{r4, r5, r6, pc}
 80058fe:	5949      	ldr	r1, [r1, r5]
 8005900:	2900      	cmp	r1, #0
 8005902:	d108      	bne.n	8005916 <_reclaim_reent+0xba>
 8005904:	3504      	adds	r5, #4
 8005906:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005908:	68d9      	ldr	r1, [r3, #12]
 800590a:	2d80      	cmp	r5, #128	; 0x80
 800590c:	d1f7      	bne.n	80058fe <_reclaim_reent+0xa2>
 800590e:	0020      	movs	r0, r4
 8005910:	f000 f97e 	bl	8005c10 <_free_r>
 8005914:	e7af      	b.n	8005876 <_reclaim_reent+0x1a>
 8005916:	680e      	ldr	r6, [r1, #0]
 8005918:	0020      	movs	r0, r4
 800591a:	f000 f979 	bl	8005c10 <_free_r>
 800591e:	0031      	movs	r1, r6
 8005920:	e7ee      	b.n	8005900 <_reclaim_reent+0xa4>
 8005922:	46c0      	nop			; (mov r8, r8)
 8005924:	20000020 	.word	0x20000020

08005928 <_sbrk_r>:
 8005928:	2300      	movs	r3, #0
 800592a:	b570      	push	{r4, r5, r6, lr}
 800592c:	4d06      	ldr	r5, [pc, #24]	; (8005948 <_sbrk_r+0x20>)
 800592e:	0004      	movs	r4, r0
 8005930:	0008      	movs	r0, r1
 8005932:	602b      	str	r3, [r5, #0]
 8005934:	f7fb fb30 	bl	8000f98 <_sbrk>
 8005938:	1c43      	adds	r3, r0, #1
 800593a:	d103      	bne.n	8005944 <_sbrk_r+0x1c>
 800593c:	682b      	ldr	r3, [r5, #0]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d000      	beq.n	8005944 <_sbrk_r+0x1c>
 8005942:	6023      	str	r3, [r4, #0]
 8005944:	bd70      	pop	{r4, r5, r6, pc}
 8005946:	46c0      	nop			; (mov r8, r8)
 8005948:	200011d8 	.word	0x200011d8

0800594c <__sread>:
 800594c:	b570      	push	{r4, r5, r6, lr}
 800594e:	000c      	movs	r4, r1
 8005950:	250e      	movs	r5, #14
 8005952:	5f49      	ldrsh	r1, [r1, r5]
 8005954:	f000 fc8a 	bl	800626c <_read_r>
 8005958:	2800      	cmp	r0, #0
 800595a:	db03      	blt.n	8005964 <__sread+0x18>
 800595c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800595e:	181b      	adds	r3, r3, r0
 8005960:	6563      	str	r3, [r4, #84]	; 0x54
 8005962:	bd70      	pop	{r4, r5, r6, pc}
 8005964:	89a3      	ldrh	r3, [r4, #12]
 8005966:	4a02      	ldr	r2, [pc, #8]	; (8005970 <__sread+0x24>)
 8005968:	4013      	ands	r3, r2
 800596a:	81a3      	strh	r3, [r4, #12]
 800596c:	e7f9      	b.n	8005962 <__sread+0x16>
 800596e:	46c0      	nop			; (mov r8, r8)
 8005970:	ffffefff 	.word	0xffffefff

08005974 <__swrite>:
 8005974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005976:	001f      	movs	r7, r3
 8005978:	898b      	ldrh	r3, [r1, #12]
 800597a:	0005      	movs	r5, r0
 800597c:	000c      	movs	r4, r1
 800597e:	0016      	movs	r6, r2
 8005980:	05db      	lsls	r3, r3, #23
 8005982:	d505      	bpl.n	8005990 <__swrite+0x1c>
 8005984:	230e      	movs	r3, #14
 8005986:	5ec9      	ldrsh	r1, [r1, r3]
 8005988:	2200      	movs	r2, #0
 800598a:	2302      	movs	r3, #2
 800598c:	f000 f91c 	bl	8005bc8 <_lseek_r>
 8005990:	89a3      	ldrh	r3, [r4, #12]
 8005992:	4a05      	ldr	r2, [pc, #20]	; (80059a8 <__swrite+0x34>)
 8005994:	0028      	movs	r0, r5
 8005996:	4013      	ands	r3, r2
 8005998:	81a3      	strh	r3, [r4, #12]
 800599a:	0032      	movs	r2, r6
 800599c:	230e      	movs	r3, #14
 800599e:	5ee1      	ldrsh	r1, [r4, r3]
 80059a0:	003b      	movs	r3, r7
 80059a2:	f000 f81f 	bl	80059e4 <_write_r>
 80059a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059a8:	ffffefff 	.word	0xffffefff

080059ac <__sseek>:
 80059ac:	b570      	push	{r4, r5, r6, lr}
 80059ae:	000c      	movs	r4, r1
 80059b0:	250e      	movs	r5, #14
 80059b2:	5f49      	ldrsh	r1, [r1, r5]
 80059b4:	f000 f908 	bl	8005bc8 <_lseek_r>
 80059b8:	89a3      	ldrh	r3, [r4, #12]
 80059ba:	1c42      	adds	r2, r0, #1
 80059bc:	d103      	bne.n	80059c6 <__sseek+0x1a>
 80059be:	4a05      	ldr	r2, [pc, #20]	; (80059d4 <__sseek+0x28>)
 80059c0:	4013      	ands	r3, r2
 80059c2:	81a3      	strh	r3, [r4, #12]
 80059c4:	bd70      	pop	{r4, r5, r6, pc}
 80059c6:	2280      	movs	r2, #128	; 0x80
 80059c8:	0152      	lsls	r2, r2, #5
 80059ca:	4313      	orrs	r3, r2
 80059cc:	81a3      	strh	r3, [r4, #12]
 80059ce:	6560      	str	r0, [r4, #84]	; 0x54
 80059d0:	e7f8      	b.n	80059c4 <__sseek+0x18>
 80059d2:	46c0      	nop			; (mov r8, r8)
 80059d4:	ffffefff 	.word	0xffffefff

080059d8 <__sclose>:
 80059d8:	b510      	push	{r4, lr}
 80059da:	230e      	movs	r3, #14
 80059dc:	5ec9      	ldrsh	r1, [r1, r3]
 80059de:	f000 f815 	bl	8005a0c <_close_r>
 80059e2:	bd10      	pop	{r4, pc}

080059e4 <_write_r>:
 80059e4:	b570      	push	{r4, r5, r6, lr}
 80059e6:	0004      	movs	r4, r0
 80059e8:	0008      	movs	r0, r1
 80059ea:	0011      	movs	r1, r2
 80059ec:	001a      	movs	r2, r3
 80059ee:	2300      	movs	r3, #0
 80059f0:	4d05      	ldr	r5, [pc, #20]	; (8005a08 <_write_r+0x24>)
 80059f2:	602b      	str	r3, [r5, #0]
 80059f4:	f7fa fe80 	bl	80006f8 <_write>
 80059f8:	1c43      	adds	r3, r0, #1
 80059fa:	d103      	bne.n	8005a04 <_write_r+0x20>
 80059fc:	682b      	ldr	r3, [r5, #0]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d000      	beq.n	8005a04 <_write_r+0x20>
 8005a02:	6023      	str	r3, [r4, #0]
 8005a04:	bd70      	pop	{r4, r5, r6, pc}
 8005a06:	46c0      	nop			; (mov r8, r8)
 8005a08:	200011d8 	.word	0x200011d8

08005a0c <_close_r>:
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	b570      	push	{r4, r5, r6, lr}
 8005a10:	4d06      	ldr	r5, [pc, #24]	; (8005a2c <_close_r+0x20>)
 8005a12:	0004      	movs	r4, r0
 8005a14:	0008      	movs	r0, r1
 8005a16:	602b      	str	r3, [r5, #0]
 8005a18:	f7fb fa91 	bl	8000f3e <_close>
 8005a1c:	1c43      	adds	r3, r0, #1
 8005a1e:	d103      	bne.n	8005a28 <_close_r+0x1c>
 8005a20:	682b      	ldr	r3, [r5, #0]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d000      	beq.n	8005a28 <_close_r+0x1c>
 8005a26:	6023      	str	r3, [r4, #0]
 8005a28:	bd70      	pop	{r4, r5, r6, pc}
 8005a2a:	46c0      	nop			; (mov r8, r8)
 8005a2c:	200011d8 	.word	0x200011d8

08005a30 <__sflush_r>:
 8005a30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a32:	898b      	ldrh	r3, [r1, #12]
 8005a34:	0005      	movs	r5, r0
 8005a36:	000c      	movs	r4, r1
 8005a38:	071a      	lsls	r2, r3, #28
 8005a3a:	d45f      	bmi.n	8005afc <__sflush_r+0xcc>
 8005a3c:	684a      	ldr	r2, [r1, #4]
 8005a3e:	2a00      	cmp	r2, #0
 8005a40:	dc04      	bgt.n	8005a4c <__sflush_r+0x1c>
 8005a42:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8005a44:	2a00      	cmp	r2, #0
 8005a46:	dc01      	bgt.n	8005a4c <__sflush_r+0x1c>
 8005a48:	2000      	movs	r0, #0
 8005a4a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005a4c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005a4e:	2f00      	cmp	r7, #0
 8005a50:	d0fa      	beq.n	8005a48 <__sflush_r+0x18>
 8005a52:	2200      	movs	r2, #0
 8005a54:	2180      	movs	r1, #128	; 0x80
 8005a56:	682e      	ldr	r6, [r5, #0]
 8005a58:	602a      	str	r2, [r5, #0]
 8005a5a:	001a      	movs	r2, r3
 8005a5c:	0149      	lsls	r1, r1, #5
 8005a5e:	400a      	ands	r2, r1
 8005a60:	420b      	tst	r3, r1
 8005a62:	d034      	beq.n	8005ace <__sflush_r+0x9e>
 8005a64:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005a66:	89a3      	ldrh	r3, [r4, #12]
 8005a68:	075b      	lsls	r3, r3, #29
 8005a6a:	d506      	bpl.n	8005a7a <__sflush_r+0x4a>
 8005a6c:	6863      	ldr	r3, [r4, #4]
 8005a6e:	1ac0      	subs	r0, r0, r3
 8005a70:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d001      	beq.n	8005a7a <__sflush_r+0x4a>
 8005a76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a78:	1ac0      	subs	r0, r0, r3
 8005a7a:	0002      	movs	r2, r0
 8005a7c:	6a21      	ldr	r1, [r4, #32]
 8005a7e:	2300      	movs	r3, #0
 8005a80:	0028      	movs	r0, r5
 8005a82:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005a84:	47b8      	blx	r7
 8005a86:	89a1      	ldrh	r1, [r4, #12]
 8005a88:	1c43      	adds	r3, r0, #1
 8005a8a:	d106      	bne.n	8005a9a <__sflush_r+0x6a>
 8005a8c:	682b      	ldr	r3, [r5, #0]
 8005a8e:	2b1d      	cmp	r3, #29
 8005a90:	d831      	bhi.n	8005af6 <__sflush_r+0xc6>
 8005a92:	4a2c      	ldr	r2, [pc, #176]	; (8005b44 <__sflush_r+0x114>)
 8005a94:	40da      	lsrs	r2, r3
 8005a96:	07d3      	lsls	r3, r2, #31
 8005a98:	d52d      	bpl.n	8005af6 <__sflush_r+0xc6>
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	6063      	str	r3, [r4, #4]
 8005a9e:	6923      	ldr	r3, [r4, #16]
 8005aa0:	6023      	str	r3, [r4, #0]
 8005aa2:	04cb      	lsls	r3, r1, #19
 8005aa4:	d505      	bpl.n	8005ab2 <__sflush_r+0x82>
 8005aa6:	1c43      	adds	r3, r0, #1
 8005aa8:	d102      	bne.n	8005ab0 <__sflush_r+0x80>
 8005aaa:	682b      	ldr	r3, [r5, #0]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d100      	bne.n	8005ab2 <__sflush_r+0x82>
 8005ab0:	6560      	str	r0, [r4, #84]	; 0x54
 8005ab2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ab4:	602e      	str	r6, [r5, #0]
 8005ab6:	2900      	cmp	r1, #0
 8005ab8:	d0c6      	beq.n	8005a48 <__sflush_r+0x18>
 8005aba:	0023      	movs	r3, r4
 8005abc:	3344      	adds	r3, #68	; 0x44
 8005abe:	4299      	cmp	r1, r3
 8005ac0:	d002      	beq.n	8005ac8 <__sflush_r+0x98>
 8005ac2:	0028      	movs	r0, r5
 8005ac4:	f000 f8a4 	bl	8005c10 <_free_r>
 8005ac8:	2000      	movs	r0, #0
 8005aca:	6360      	str	r0, [r4, #52]	; 0x34
 8005acc:	e7bd      	b.n	8005a4a <__sflush_r+0x1a>
 8005ace:	2301      	movs	r3, #1
 8005ad0:	0028      	movs	r0, r5
 8005ad2:	6a21      	ldr	r1, [r4, #32]
 8005ad4:	47b8      	blx	r7
 8005ad6:	1c43      	adds	r3, r0, #1
 8005ad8:	d1c5      	bne.n	8005a66 <__sflush_r+0x36>
 8005ada:	682b      	ldr	r3, [r5, #0]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d0c2      	beq.n	8005a66 <__sflush_r+0x36>
 8005ae0:	2b1d      	cmp	r3, #29
 8005ae2:	d001      	beq.n	8005ae8 <__sflush_r+0xb8>
 8005ae4:	2b16      	cmp	r3, #22
 8005ae6:	d101      	bne.n	8005aec <__sflush_r+0xbc>
 8005ae8:	602e      	str	r6, [r5, #0]
 8005aea:	e7ad      	b.n	8005a48 <__sflush_r+0x18>
 8005aec:	2340      	movs	r3, #64	; 0x40
 8005aee:	89a2      	ldrh	r2, [r4, #12]
 8005af0:	4313      	orrs	r3, r2
 8005af2:	81a3      	strh	r3, [r4, #12]
 8005af4:	e7a9      	b.n	8005a4a <__sflush_r+0x1a>
 8005af6:	2340      	movs	r3, #64	; 0x40
 8005af8:	430b      	orrs	r3, r1
 8005afa:	e7fa      	b.n	8005af2 <__sflush_r+0xc2>
 8005afc:	690f      	ldr	r7, [r1, #16]
 8005afe:	2f00      	cmp	r7, #0
 8005b00:	d0a2      	beq.n	8005a48 <__sflush_r+0x18>
 8005b02:	680a      	ldr	r2, [r1, #0]
 8005b04:	600f      	str	r7, [r1, #0]
 8005b06:	1bd2      	subs	r2, r2, r7
 8005b08:	9201      	str	r2, [sp, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	079b      	lsls	r3, r3, #30
 8005b0e:	d100      	bne.n	8005b12 <__sflush_r+0xe2>
 8005b10:	694a      	ldr	r2, [r1, #20]
 8005b12:	60a2      	str	r2, [r4, #8]
 8005b14:	9b01      	ldr	r3, [sp, #4]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	dc00      	bgt.n	8005b1c <__sflush_r+0xec>
 8005b1a:	e795      	b.n	8005a48 <__sflush_r+0x18>
 8005b1c:	003a      	movs	r2, r7
 8005b1e:	0028      	movs	r0, r5
 8005b20:	9b01      	ldr	r3, [sp, #4]
 8005b22:	6a21      	ldr	r1, [r4, #32]
 8005b24:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005b26:	47b0      	blx	r6
 8005b28:	2800      	cmp	r0, #0
 8005b2a:	dc06      	bgt.n	8005b3a <__sflush_r+0x10a>
 8005b2c:	2340      	movs	r3, #64	; 0x40
 8005b2e:	2001      	movs	r0, #1
 8005b30:	89a2      	ldrh	r2, [r4, #12]
 8005b32:	4240      	negs	r0, r0
 8005b34:	4313      	orrs	r3, r2
 8005b36:	81a3      	strh	r3, [r4, #12]
 8005b38:	e787      	b.n	8005a4a <__sflush_r+0x1a>
 8005b3a:	9b01      	ldr	r3, [sp, #4]
 8005b3c:	183f      	adds	r7, r7, r0
 8005b3e:	1a1b      	subs	r3, r3, r0
 8005b40:	9301      	str	r3, [sp, #4]
 8005b42:	e7e7      	b.n	8005b14 <__sflush_r+0xe4>
 8005b44:	20400001 	.word	0x20400001

08005b48 <_fflush_r>:
 8005b48:	690b      	ldr	r3, [r1, #16]
 8005b4a:	b570      	push	{r4, r5, r6, lr}
 8005b4c:	0005      	movs	r5, r0
 8005b4e:	000c      	movs	r4, r1
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d102      	bne.n	8005b5a <_fflush_r+0x12>
 8005b54:	2500      	movs	r5, #0
 8005b56:	0028      	movs	r0, r5
 8005b58:	bd70      	pop	{r4, r5, r6, pc}
 8005b5a:	2800      	cmp	r0, #0
 8005b5c:	d004      	beq.n	8005b68 <_fflush_r+0x20>
 8005b5e:	6983      	ldr	r3, [r0, #24]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d101      	bne.n	8005b68 <_fflush_r+0x20>
 8005b64:	f7ff fce2 	bl	800552c <__sinit>
 8005b68:	4b14      	ldr	r3, [pc, #80]	; (8005bbc <_fflush_r+0x74>)
 8005b6a:	429c      	cmp	r4, r3
 8005b6c:	d11b      	bne.n	8005ba6 <_fflush_r+0x5e>
 8005b6e:	686c      	ldr	r4, [r5, #4]
 8005b70:	220c      	movs	r2, #12
 8005b72:	5ea3      	ldrsh	r3, [r4, r2]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d0ed      	beq.n	8005b54 <_fflush_r+0xc>
 8005b78:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005b7a:	07d2      	lsls	r2, r2, #31
 8005b7c:	d404      	bmi.n	8005b88 <_fflush_r+0x40>
 8005b7e:	059b      	lsls	r3, r3, #22
 8005b80:	d402      	bmi.n	8005b88 <_fflush_r+0x40>
 8005b82:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b84:	f7ff fd97 	bl	80056b6 <__retarget_lock_acquire_recursive>
 8005b88:	0028      	movs	r0, r5
 8005b8a:	0021      	movs	r1, r4
 8005b8c:	f7ff ff50 	bl	8005a30 <__sflush_r>
 8005b90:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b92:	0005      	movs	r5, r0
 8005b94:	07db      	lsls	r3, r3, #31
 8005b96:	d4de      	bmi.n	8005b56 <_fflush_r+0xe>
 8005b98:	89a3      	ldrh	r3, [r4, #12]
 8005b9a:	059b      	lsls	r3, r3, #22
 8005b9c:	d4db      	bmi.n	8005b56 <_fflush_r+0xe>
 8005b9e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ba0:	f7ff fd8a 	bl	80056b8 <__retarget_lock_release_recursive>
 8005ba4:	e7d7      	b.n	8005b56 <_fflush_r+0xe>
 8005ba6:	4b06      	ldr	r3, [pc, #24]	; (8005bc0 <_fflush_r+0x78>)
 8005ba8:	429c      	cmp	r4, r3
 8005baa:	d101      	bne.n	8005bb0 <_fflush_r+0x68>
 8005bac:	68ac      	ldr	r4, [r5, #8]
 8005bae:	e7df      	b.n	8005b70 <_fflush_r+0x28>
 8005bb0:	4b04      	ldr	r3, [pc, #16]	; (8005bc4 <_fflush_r+0x7c>)
 8005bb2:	429c      	cmp	r4, r3
 8005bb4:	d1dc      	bne.n	8005b70 <_fflush_r+0x28>
 8005bb6:	68ec      	ldr	r4, [r5, #12]
 8005bb8:	e7da      	b.n	8005b70 <_fflush_r+0x28>
 8005bba:	46c0      	nop			; (mov r8, r8)
 8005bbc:	0800667c 	.word	0x0800667c
 8005bc0:	0800669c 	.word	0x0800669c
 8005bc4:	0800665c 	.word	0x0800665c

08005bc8 <_lseek_r>:
 8005bc8:	b570      	push	{r4, r5, r6, lr}
 8005bca:	0004      	movs	r4, r0
 8005bcc:	0008      	movs	r0, r1
 8005bce:	0011      	movs	r1, r2
 8005bd0:	001a      	movs	r2, r3
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	4d05      	ldr	r5, [pc, #20]	; (8005bec <_lseek_r+0x24>)
 8005bd6:	602b      	str	r3, [r5, #0]
 8005bd8:	f7fb f9d2 	bl	8000f80 <_lseek>
 8005bdc:	1c43      	adds	r3, r0, #1
 8005bde:	d103      	bne.n	8005be8 <_lseek_r+0x20>
 8005be0:	682b      	ldr	r3, [r5, #0]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d000      	beq.n	8005be8 <_lseek_r+0x20>
 8005be6:	6023      	str	r3, [r4, #0]
 8005be8:	bd70      	pop	{r4, r5, r6, pc}
 8005bea:	46c0      	nop			; (mov r8, r8)
 8005bec:	200011d8 	.word	0x200011d8

08005bf0 <__malloc_lock>:
 8005bf0:	b510      	push	{r4, lr}
 8005bf2:	4802      	ldr	r0, [pc, #8]	; (8005bfc <__malloc_lock+0xc>)
 8005bf4:	f7ff fd5f 	bl	80056b6 <__retarget_lock_acquire_recursive>
 8005bf8:	bd10      	pop	{r4, pc}
 8005bfa:	46c0      	nop			; (mov r8, r8)
 8005bfc:	200011cc 	.word	0x200011cc

08005c00 <__malloc_unlock>:
 8005c00:	b510      	push	{r4, lr}
 8005c02:	4802      	ldr	r0, [pc, #8]	; (8005c0c <__malloc_unlock+0xc>)
 8005c04:	f7ff fd58 	bl	80056b8 <__retarget_lock_release_recursive>
 8005c08:	bd10      	pop	{r4, pc}
 8005c0a:	46c0      	nop			; (mov r8, r8)
 8005c0c:	200011cc 	.word	0x200011cc

08005c10 <_free_r>:
 8005c10:	b570      	push	{r4, r5, r6, lr}
 8005c12:	0005      	movs	r5, r0
 8005c14:	2900      	cmp	r1, #0
 8005c16:	d010      	beq.n	8005c3a <_free_r+0x2a>
 8005c18:	1f0c      	subs	r4, r1, #4
 8005c1a:	6823      	ldr	r3, [r4, #0]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	da00      	bge.n	8005c22 <_free_r+0x12>
 8005c20:	18e4      	adds	r4, r4, r3
 8005c22:	0028      	movs	r0, r5
 8005c24:	f7ff ffe4 	bl	8005bf0 <__malloc_lock>
 8005c28:	4a1d      	ldr	r2, [pc, #116]	; (8005ca0 <_free_r+0x90>)
 8005c2a:	6813      	ldr	r3, [r2, #0]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d105      	bne.n	8005c3c <_free_r+0x2c>
 8005c30:	6063      	str	r3, [r4, #4]
 8005c32:	6014      	str	r4, [r2, #0]
 8005c34:	0028      	movs	r0, r5
 8005c36:	f7ff ffe3 	bl	8005c00 <__malloc_unlock>
 8005c3a:	bd70      	pop	{r4, r5, r6, pc}
 8005c3c:	42a3      	cmp	r3, r4
 8005c3e:	d908      	bls.n	8005c52 <_free_r+0x42>
 8005c40:	6821      	ldr	r1, [r4, #0]
 8005c42:	1860      	adds	r0, r4, r1
 8005c44:	4283      	cmp	r3, r0
 8005c46:	d1f3      	bne.n	8005c30 <_free_r+0x20>
 8005c48:	6818      	ldr	r0, [r3, #0]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	1841      	adds	r1, r0, r1
 8005c4e:	6021      	str	r1, [r4, #0]
 8005c50:	e7ee      	b.n	8005c30 <_free_r+0x20>
 8005c52:	001a      	movs	r2, r3
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d001      	beq.n	8005c5e <_free_r+0x4e>
 8005c5a:	42a3      	cmp	r3, r4
 8005c5c:	d9f9      	bls.n	8005c52 <_free_r+0x42>
 8005c5e:	6811      	ldr	r1, [r2, #0]
 8005c60:	1850      	adds	r0, r2, r1
 8005c62:	42a0      	cmp	r0, r4
 8005c64:	d10b      	bne.n	8005c7e <_free_r+0x6e>
 8005c66:	6820      	ldr	r0, [r4, #0]
 8005c68:	1809      	adds	r1, r1, r0
 8005c6a:	1850      	adds	r0, r2, r1
 8005c6c:	6011      	str	r1, [r2, #0]
 8005c6e:	4283      	cmp	r3, r0
 8005c70:	d1e0      	bne.n	8005c34 <_free_r+0x24>
 8005c72:	6818      	ldr	r0, [r3, #0]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	1841      	adds	r1, r0, r1
 8005c78:	6011      	str	r1, [r2, #0]
 8005c7a:	6053      	str	r3, [r2, #4]
 8005c7c:	e7da      	b.n	8005c34 <_free_r+0x24>
 8005c7e:	42a0      	cmp	r0, r4
 8005c80:	d902      	bls.n	8005c88 <_free_r+0x78>
 8005c82:	230c      	movs	r3, #12
 8005c84:	602b      	str	r3, [r5, #0]
 8005c86:	e7d5      	b.n	8005c34 <_free_r+0x24>
 8005c88:	6821      	ldr	r1, [r4, #0]
 8005c8a:	1860      	adds	r0, r4, r1
 8005c8c:	4283      	cmp	r3, r0
 8005c8e:	d103      	bne.n	8005c98 <_free_r+0x88>
 8005c90:	6818      	ldr	r0, [r3, #0]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	1841      	adds	r1, r0, r1
 8005c96:	6021      	str	r1, [r4, #0]
 8005c98:	6063      	str	r3, [r4, #4]
 8005c9a:	6054      	str	r4, [r2, #4]
 8005c9c:	e7ca      	b.n	8005c34 <_free_r+0x24>
 8005c9e:	46c0      	nop			; (mov r8, r8)
 8005ca0:	200011d0 	.word	0x200011d0

08005ca4 <__sfputc_r>:
 8005ca4:	6893      	ldr	r3, [r2, #8]
 8005ca6:	b510      	push	{r4, lr}
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	6093      	str	r3, [r2, #8]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	da04      	bge.n	8005cba <__sfputc_r+0x16>
 8005cb0:	6994      	ldr	r4, [r2, #24]
 8005cb2:	42a3      	cmp	r3, r4
 8005cb4:	db07      	blt.n	8005cc6 <__sfputc_r+0x22>
 8005cb6:	290a      	cmp	r1, #10
 8005cb8:	d005      	beq.n	8005cc6 <__sfputc_r+0x22>
 8005cba:	6813      	ldr	r3, [r2, #0]
 8005cbc:	1c58      	adds	r0, r3, #1
 8005cbe:	6010      	str	r0, [r2, #0]
 8005cc0:	7019      	strb	r1, [r3, #0]
 8005cc2:	0008      	movs	r0, r1
 8005cc4:	bd10      	pop	{r4, pc}
 8005cc6:	f000 fae5 	bl	8006294 <__swbuf_r>
 8005cca:	0001      	movs	r1, r0
 8005ccc:	e7f9      	b.n	8005cc2 <__sfputc_r+0x1e>

08005cce <__sfputs_r>:
 8005cce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cd0:	0006      	movs	r6, r0
 8005cd2:	000f      	movs	r7, r1
 8005cd4:	0014      	movs	r4, r2
 8005cd6:	18d5      	adds	r5, r2, r3
 8005cd8:	42ac      	cmp	r4, r5
 8005cda:	d101      	bne.n	8005ce0 <__sfputs_r+0x12>
 8005cdc:	2000      	movs	r0, #0
 8005cde:	e007      	b.n	8005cf0 <__sfputs_r+0x22>
 8005ce0:	7821      	ldrb	r1, [r4, #0]
 8005ce2:	003a      	movs	r2, r7
 8005ce4:	0030      	movs	r0, r6
 8005ce6:	f7ff ffdd 	bl	8005ca4 <__sfputc_r>
 8005cea:	3401      	adds	r4, #1
 8005cec:	1c43      	adds	r3, r0, #1
 8005cee:	d1f3      	bne.n	8005cd8 <__sfputs_r+0xa>
 8005cf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005cf4 <_vfiprintf_r>:
 8005cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cf6:	b0a1      	sub	sp, #132	; 0x84
 8005cf8:	0006      	movs	r6, r0
 8005cfa:	000c      	movs	r4, r1
 8005cfc:	001f      	movs	r7, r3
 8005cfe:	9203      	str	r2, [sp, #12]
 8005d00:	2800      	cmp	r0, #0
 8005d02:	d004      	beq.n	8005d0e <_vfiprintf_r+0x1a>
 8005d04:	6983      	ldr	r3, [r0, #24]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d101      	bne.n	8005d0e <_vfiprintf_r+0x1a>
 8005d0a:	f7ff fc0f 	bl	800552c <__sinit>
 8005d0e:	4b8e      	ldr	r3, [pc, #568]	; (8005f48 <_vfiprintf_r+0x254>)
 8005d10:	429c      	cmp	r4, r3
 8005d12:	d11c      	bne.n	8005d4e <_vfiprintf_r+0x5a>
 8005d14:	6874      	ldr	r4, [r6, #4]
 8005d16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d18:	07db      	lsls	r3, r3, #31
 8005d1a:	d405      	bmi.n	8005d28 <_vfiprintf_r+0x34>
 8005d1c:	89a3      	ldrh	r3, [r4, #12]
 8005d1e:	059b      	lsls	r3, r3, #22
 8005d20:	d402      	bmi.n	8005d28 <_vfiprintf_r+0x34>
 8005d22:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d24:	f7ff fcc7 	bl	80056b6 <__retarget_lock_acquire_recursive>
 8005d28:	89a3      	ldrh	r3, [r4, #12]
 8005d2a:	071b      	lsls	r3, r3, #28
 8005d2c:	d502      	bpl.n	8005d34 <_vfiprintf_r+0x40>
 8005d2e:	6923      	ldr	r3, [r4, #16]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d11d      	bne.n	8005d70 <_vfiprintf_r+0x7c>
 8005d34:	0021      	movs	r1, r4
 8005d36:	0030      	movs	r0, r6
 8005d38:	f000 fb02 	bl	8006340 <__swsetup_r>
 8005d3c:	2800      	cmp	r0, #0
 8005d3e:	d017      	beq.n	8005d70 <_vfiprintf_r+0x7c>
 8005d40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d42:	07db      	lsls	r3, r3, #31
 8005d44:	d50d      	bpl.n	8005d62 <_vfiprintf_r+0x6e>
 8005d46:	2001      	movs	r0, #1
 8005d48:	4240      	negs	r0, r0
 8005d4a:	b021      	add	sp, #132	; 0x84
 8005d4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d4e:	4b7f      	ldr	r3, [pc, #508]	; (8005f4c <_vfiprintf_r+0x258>)
 8005d50:	429c      	cmp	r4, r3
 8005d52:	d101      	bne.n	8005d58 <_vfiprintf_r+0x64>
 8005d54:	68b4      	ldr	r4, [r6, #8]
 8005d56:	e7de      	b.n	8005d16 <_vfiprintf_r+0x22>
 8005d58:	4b7d      	ldr	r3, [pc, #500]	; (8005f50 <_vfiprintf_r+0x25c>)
 8005d5a:	429c      	cmp	r4, r3
 8005d5c:	d1db      	bne.n	8005d16 <_vfiprintf_r+0x22>
 8005d5e:	68f4      	ldr	r4, [r6, #12]
 8005d60:	e7d9      	b.n	8005d16 <_vfiprintf_r+0x22>
 8005d62:	89a3      	ldrh	r3, [r4, #12]
 8005d64:	059b      	lsls	r3, r3, #22
 8005d66:	d4ee      	bmi.n	8005d46 <_vfiprintf_r+0x52>
 8005d68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d6a:	f7ff fca5 	bl	80056b8 <__retarget_lock_release_recursive>
 8005d6e:	e7ea      	b.n	8005d46 <_vfiprintf_r+0x52>
 8005d70:	2300      	movs	r3, #0
 8005d72:	ad08      	add	r5, sp, #32
 8005d74:	616b      	str	r3, [r5, #20]
 8005d76:	3320      	adds	r3, #32
 8005d78:	766b      	strb	r3, [r5, #25]
 8005d7a:	3310      	adds	r3, #16
 8005d7c:	76ab      	strb	r3, [r5, #26]
 8005d7e:	9707      	str	r7, [sp, #28]
 8005d80:	9f03      	ldr	r7, [sp, #12]
 8005d82:	783b      	ldrb	r3, [r7, #0]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d001      	beq.n	8005d8c <_vfiprintf_r+0x98>
 8005d88:	2b25      	cmp	r3, #37	; 0x25
 8005d8a:	d14e      	bne.n	8005e2a <_vfiprintf_r+0x136>
 8005d8c:	9b03      	ldr	r3, [sp, #12]
 8005d8e:	1afb      	subs	r3, r7, r3
 8005d90:	9305      	str	r3, [sp, #20]
 8005d92:	9b03      	ldr	r3, [sp, #12]
 8005d94:	429f      	cmp	r7, r3
 8005d96:	d00d      	beq.n	8005db4 <_vfiprintf_r+0xc0>
 8005d98:	9b05      	ldr	r3, [sp, #20]
 8005d9a:	0021      	movs	r1, r4
 8005d9c:	0030      	movs	r0, r6
 8005d9e:	9a03      	ldr	r2, [sp, #12]
 8005da0:	f7ff ff95 	bl	8005cce <__sfputs_r>
 8005da4:	1c43      	adds	r3, r0, #1
 8005da6:	d100      	bne.n	8005daa <_vfiprintf_r+0xb6>
 8005da8:	e0b5      	b.n	8005f16 <_vfiprintf_r+0x222>
 8005daa:	696a      	ldr	r2, [r5, #20]
 8005dac:	9b05      	ldr	r3, [sp, #20]
 8005dae:	4694      	mov	ip, r2
 8005db0:	4463      	add	r3, ip
 8005db2:	616b      	str	r3, [r5, #20]
 8005db4:	783b      	ldrb	r3, [r7, #0]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d100      	bne.n	8005dbc <_vfiprintf_r+0xc8>
 8005dba:	e0ac      	b.n	8005f16 <_vfiprintf_r+0x222>
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	1c7b      	adds	r3, r7, #1
 8005dc0:	9303      	str	r3, [sp, #12]
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	4252      	negs	r2, r2
 8005dc6:	606a      	str	r2, [r5, #4]
 8005dc8:	a904      	add	r1, sp, #16
 8005dca:	3254      	adds	r2, #84	; 0x54
 8005dcc:	1852      	adds	r2, r2, r1
 8005dce:	602b      	str	r3, [r5, #0]
 8005dd0:	60eb      	str	r3, [r5, #12]
 8005dd2:	60ab      	str	r3, [r5, #8]
 8005dd4:	7013      	strb	r3, [r2, #0]
 8005dd6:	65ab      	str	r3, [r5, #88]	; 0x58
 8005dd8:	9b03      	ldr	r3, [sp, #12]
 8005dda:	2205      	movs	r2, #5
 8005ddc:	7819      	ldrb	r1, [r3, #0]
 8005dde:	485d      	ldr	r0, [pc, #372]	; (8005f54 <_vfiprintf_r+0x260>)
 8005de0:	f000 fb92 	bl	8006508 <memchr>
 8005de4:	9b03      	ldr	r3, [sp, #12]
 8005de6:	1c5f      	adds	r7, r3, #1
 8005de8:	2800      	cmp	r0, #0
 8005dea:	d120      	bne.n	8005e2e <_vfiprintf_r+0x13a>
 8005dec:	682a      	ldr	r2, [r5, #0]
 8005dee:	06d3      	lsls	r3, r2, #27
 8005df0:	d504      	bpl.n	8005dfc <_vfiprintf_r+0x108>
 8005df2:	2353      	movs	r3, #83	; 0x53
 8005df4:	a904      	add	r1, sp, #16
 8005df6:	185b      	adds	r3, r3, r1
 8005df8:	2120      	movs	r1, #32
 8005dfa:	7019      	strb	r1, [r3, #0]
 8005dfc:	0713      	lsls	r3, r2, #28
 8005dfe:	d504      	bpl.n	8005e0a <_vfiprintf_r+0x116>
 8005e00:	2353      	movs	r3, #83	; 0x53
 8005e02:	a904      	add	r1, sp, #16
 8005e04:	185b      	adds	r3, r3, r1
 8005e06:	212b      	movs	r1, #43	; 0x2b
 8005e08:	7019      	strb	r1, [r3, #0]
 8005e0a:	9b03      	ldr	r3, [sp, #12]
 8005e0c:	781b      	ldrb	r3, [r3, #0]
 8005e0e:	2b2a      	cmp	r3, #42	; 0x2a
 8005e10:	d016      	beq.n	8005e40 <_vfiprintf_r+0x14c>
 8005e12:	2100      	movs	r1, #0
 8005e14:	68eb      	ldr	r3, [r5, #12]
 8005e16:	9f03      	ldr	r7, [sp, #12]
 8005e18:	783a      	ldrb	r2, [r7, #0]
 8005e1a:	1c78      	adds	r0, r7, #1
 8005e1c:	3a30      	subs	r2, #48	; 0x30
 8005e1e:	4684      	mov	ip, r0
 8005e20:	2a09      	cmp	r2, #9
 8005e22:	d94f      	bls.n	8005ec4 <_vfiprintf_r+0x1d0>
 8005e24:	2900      	cmp	r1, #0
 8005e26:	d111      	bne.n	8005e4c <_vfiprintf_r+0x158>
 8005e28:	e017      	b.n	8005e5a <_vfiprintf_r+0x166>
 8005e2a:	3701      	adds	r7, #1
 8005e2c:	e7a9      	b.n	8005d82 <_vfiprintf_r+0x8e>
 8005e2e:	4b49      	ldr	r3, [pc, #292]	; (8005f54 <_vfiprintf_r+0x260>)
 8005e30:	682a      	ldr	r2, [r5, #0]
 8005e32:	1ac0      	subs	r0, r0, r3
 8005e34:	2301      	movs	r3, #1
 8005e36:	4083      	lsls	r3, r0
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	602b      	str	r3, [r5, #0]
 8005e3c:	9703      	str	r7, [sp, #12]
 8005e3e:	e7cb      	b.n	8005dd8 <_vfiprintf_r+0xe4>
 8005e40:	9b07      	ldr	r3, [sp, #28]
 8005e42:	1d19      	adds	r1, r3, #4
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	9107      	str	r1, [sp, #28]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	db01      	blt.n	8005e50 <_vfiprintf_r+0x15c>
 8005e4c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e4e:	e004      	b.n	8005e5a <_vfiprintf_r+0x166>
 8005e50:	425b      	negs	r3, r3
 8005e52:	60eb      	str	r3, [r5, #12]
 8005e54:	2302      	movs	r3, #2
 8005e56:	4313      	orrs	r3, r2
 8005e58:	602b      	str	r3, [r5, #0]
 8005e5a:	783b      	ldrb	r3, [r7, #0]
 8005e5c:	2b2e      	cmp	r3, #46	; 0x2e
 8005e5e:	d10a      	bne.n	8005e76 <_vfiprintf_r+0x182>
 8005e60:	787b      	ldrb	r3, [r7, #1]
 8005e62:	2b2a      	cmp	r3, #42	; 0x2a
 8005e64:	d137      	bne.n	8005ed6 <_vfiprintf_r+0x1e2>
 8005e66:	9b07      	ldr	r3, [sp, #28]
 8005e68:	3702      	adds	r7, #2
 8005e6a:	1d1a      	adds	r2, r3, #4
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	9207      	str	r2, [sp, #28]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	db2d      	blt.n	8005ed0 <_vfiprintf_r+0x1dc>
 8005e74:	9309      	str	r3, [sp, #36]	; 0x24
 8005e76:	2203      	movs	r2, #3
 8005e78:	7839      	ldrb	r1, [r7, #0]
 8005e7a:	4837      	ldr	r0, [pc, #220]	; (8005f58 <_vfiprintf_r+0x264>)
 8005e7c:	f000 fb44 	bl	8006508 <memchr>
 8005e80:	2800      	cmp	r0, #0
 8005e82:	d007      	beq.n	8005e94 <_vfiprintf_r+0x1a0>
 8005e84:	4b34      	ldr	r3, [pc, #208]	; (8005f58 <_vfiprintf_r+0x264>)
 8005e86:	682a      	ldr	r2, [r5, #0]
 8005e88:	1ac0      	subs	r0, r0, r3
 8005e8a:	2340      	movs	r3, #64	; 0x40
 8005e8c:	4083      	lsls	r3, r0
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	3701      	adds	r7, #1
 8005e92:	602b      	str	r3, [r5, #0]
 8005e94:	7839      	ldrb	r1, [r7, #0]
 8005e96:	1c7b      	adds	r3, r7, #1
 8005e98:	2206      	movs	r2, #6
 8005e9a:	4830      	ldr	r0, [pc, #192]	; (8005f5c <_vfiprintf_r+0x268>)
 8005e9c:	9303      	str	r3, [sp, #12]
 8005e9e:	7629      	strb	r1, [r5, #24]
 8005ea0:	f000 fb32 	bl	8006508 <memchr>
 8005ea4:	2800      	cmp	r0, #0
 8005ea6:	d045      	beq.n	8005f34 <_vfiprintf_r+0x240>
 8005ea8:	4b2d      	ldr	r3, [pc, #180]	; (8005f60 <_vfiprintf_r+0x26c>)
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d127      	bne.n	8005efe <_vfiprintf_r+0x20a>
 8005eae:	2207      	movs	r2, #7
 8005eb0:	9b07      	ldr	r3, [sp, #28]
 8005eb2:	3307      	adds	r3, #7
 8005eb4:	4393      	bics	r3, r2
 8005eb6:	3308      	adds	r3, #8
 8005eb8:	9307      	str	r3, [sp, #28]
 8005eba:	696b      	ldr	r3, [r5, #20]
 8005ebc:	9a04      	ldr	r2, [sp, #16]
 8005ebe:	189b      	adds	r3, r3, r2
 8005ec0:	616b      	str	r3, [r5, #20]
 8005ec2:	e75d      	b.n	8005d80 <_vfiprintf_r+0x8c>
 8005ec4:	210a      	movs	r1, #10
 8005ec6:	434b      	muls	r3, r1
 8005ec8:	4667      	mov	r7, ip
 8005eca:	189b      	adds	r3, r3, r2
 8005ecc:	3909      	subs	r1, #9
 8005ece:	e7a3      	b.n	8005e18 <_vfiprintf_r+0x124>
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	425b      	negs	r3, r3
 8005ed4:	e7ce      	b.n	8005e74 <_vfiprintf_r+0x180>
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	001a      	movs	r2, r3
 8005eda:	3701      	adds	r7, #1
 8005edc:	606b      	str	r3, [r5, #4]
 8005ede:	7839      	ldrb	r1, [r7, #0]
 8005ee0:	1c78      	adds	r0, r7, #1
 8005ee2:	3930      	subs	r1, #48	; 0x30
 8005ee4:	4684      	mov	ip, r0
 8005ee6:	2909      	cmp	r1, #9
 8005ee8:	d903      	bls.n	8005ef2 <_vfiprintf_r+0x1fe>
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d0c3      	beq.n	8005e76 <_vfiprintf_r+0x182>
 8005eee:	9209      	str	r2, [sp, #36]	; 0x24
 8005ef0:	e7c1      	b.n	8005e76 <_vfiprintf_r+0x182>
 8005ef2:	230a      	movs	r3, #10
 8005ef4:	435a      	muls	r2, r3
 8005ef6:	4667      	mov	r7, ip
 8005ef8:	1852      	adds	r2, r2, r1
 8005efa:	3b09      	subs	r3, #9
 8005efc:	e7ef      	b.n	8005ede <_vfiprintf_r+0x1ea>
 8005efe:	ab07      	add	r3, sp, #28
 8005f00:	9300      	str	r3, [sp, #0]
 8005f02:	0022      	movs	r2, r4
 8005f04:	0029      	movs	r1, r5
 8005f06:	0030      	movs	r0, r6
 8005f08:	4b16      	ldr	r3, [pc, #88]	; (8005f64 <_vfiprintf_r+0x270>)
 8005f0a:	e000      	b.n	8005f0e <_vfiprintf_r+0x21a>
 8005f0c:	bf00      	nop
 8005f0e:	9004      	str	r0, [sp, #16]
 8005f10:	9b04      	ldr	r3, [sp, #16]
 8005f12:	3301      	adds	r3, #1
 8005f14:	d1d1      	bne.n	8005eba <_vfiprintf_r+0x1c6>
 8005f16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f18:	07db      	lsls	r3, r3, #31
 8005f1a:	d405      	bmi.n	8005f28 <_vfiprintf_r+0x234>
 8005f1c:	89a3      	ldrh	r3, [r4, #12]
 8005f1e:	059b      	lsls	r3, r3, #22
 8005f20:	d402      	bmi.n	8005f28 <_vfiprintf_r+0x234>
 8005f22:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f24:	f7ff fbc8 	bl	80056b8 <__retarget_lock_release_recursive>
 8005f28:	89a3      	ldrh	r3, [r4, #12]
 8005f2a:	065b      	lsls	r3, r3, #25
 8005f2c:	d500      	bpl.n	8005f30 <_vfiprintf_r+0x23c>
 8005f2e:	e70a      	b.n	8005d46 <_vfiprintf_r+0x52>
 8005f30:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005f32:	e70a      	b.n	8005d4a <_vfiprintf_r+0x56>
 8005f34:	ab07      	add	r3, sp, #28
 8005f36:	9300      	str	r3, [sp, #0]
 8005f38:	0022      	movs	r2, r4
 8005f3a:	0029      	movs	r1, r5
 8005f3c:	0030      	movs	r0, r6
 8005f3e:	4b09      	ldr	r3, [pc, #36]	; (8005f64 <_vfiprintf_r+0x270>)
 8005f40:	f000 f882 	bl	8006048 <_printf_i>
 8005f44:	e7e3      	b.n	8005f0e <_vfiprintf_r+0x21a>
 8005f46:	46c0      	nop			; (mov r8, r8)
 8005f48:	0800667c 	.word	0x0800667c
 8005f4c:	0800669c 	.word	0x0800669c
 8005f50:	0800665c 	.word	0x0800665c
 8005f54:	080066c0 	.word	0x080066c0
 8005f58:	080066c6 	.word	0x080066c6
 8005f5c:	080066ca 	.word	0x080066ca
 8005f60:	00000000 	.word	0x00000000
 8005f64:	08005ccf 	.word	0x08005ccf

08005f68 <_printf_common>:
 8005f68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f6a:	0015      	movs	r5, r2
 8005f6c:	9301      	str	r3, [sp, #4]
 8005f6e:	688a      	ldr	r2, [r1, #8]
 8005f70:	690b      	ldr	r3, [r1, #16]
 8005f72:	000c      	movs	r4, r1
 8005f74:	9000      	str	r0, [sp, #0]
 8005f76:	4293      	cmp	r3, r2
 8005f78:	da00      	bge.n	8005f7c <_printf_common+0x14>
 8005f7a:	0013      	movs	r3, r2
 8005f7c:	0022      	movs	r2, r4
 8005f7e:	602b      	str	r3, [r5, #0]
 8005f80:	3243      	adds	r2, #67	; 0x43
 8005f82:	7812      	ldrb	r2, [r2, #0]
 8005f84:	2a00      	cmp	r2, #0
 8005f86:	d001      	beq.n	8005f8c <_printf_common+0x24>
 8005f88:	3301      	adds	r3, #1
 8005f8a:	602b      	str	r3, [r5, #0]
 8005f8c:	6823      	ldr	r3, [r4, #0]
 8005f8e:	069b      	lsls	r3, r3, #26
 8005f90:	d502      	bpl.n	8005f98 <_printf_common+0x30>
 8005f92:	682b      	ldr	r3, [r5, #0]
 8005f94:	3302      	adds	r3, #2
 8005f96:	602b      	str	r3, [r5, #0]
 8005f98:	6822      	ldr	r2, [r4, #0]
 8005f9a:	2306      	movs	r3, #6
 8005f9c:	0017      	movs	r7, r2
 8005f9e:	401f      	ands	r7, r3
 8005fa0:	421a      	tst	r2, r3
 8005fa2:	d027      	beq.n	8005ff4 <_printf_common+0x8c>
 8005fa4:	0023      	movs	r3, r4
 8005fa6:	3343      	adds	r3, #67	; 0x43
 8005fa8:	781b      	ldrb	r3, [r3, #0]
 8005faa:	1e5a      	subs	r2, r3, #1
 8005fac:	4193      	sbcs	r3, r2
 8005fae:	6822      	ldr	r2, [r4, #0]
 8005fb0:	0692      	lsls	r2, r2, #26
 8005fb2:	d430      	bmi.n	8006016 <_printf_common+0xae>
 8005fb4:	0022      	movs	r2, r4
 8005fb6:	9901      	ldr	r1, [sp, #4]
 8005fb8:	9800      	ldr	r0, [sp, #0]
 8005fba:	9e08      	ldr	r6, [sp, #32]
 8005fbc:	3243      	adds	r2, #67	; 0x43
 8005fbe:	47b0      	blx	r6
 8005fc0:	1c43      	adds	r3, r0, #1
 8005fc2:	d025      	beq.n	8006010 <_printf_common+0xa8>
 8005fc4:	2306      	movs	r3, #6
 8005fc6:	6820      	ldr	r0, [r4, #0]
 8005fc8:	682a      	ldr	r2, [r5, #0]
 8005fca:	68e1      	ldr	r1, [r4, #12]
 8005fcc:	2500      	movs	r5, #0
 8005fce:	4003      	ands	r3, r0
 8005fd0:	2b04      	cmp	r3, #4
 8005fd2:	d103      	bne.n	8005fdc <_printf_common+0x74>
 8005fd4:	1a8d      	subs	r5, r1, r2
 8005fd6:	43eb      	mvns	r3, r5
 8005fd8:	17db      	asrs	r3, r3, #31
 8005fda:	401d      	ands	r5, r3
 8005fdc:	68a3      	ldr	r3, [r4, #8]
 8005fde:	6922      	ldr	r2, [r4, #16]
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	dd01      	ble.n	8005fe8 <_printf_common+0x80>
 8005fe4:	1a9b      	subs	r3, r3, r2
 8005fe6:	18ed      	adds	r5, r5, r3
 8005fe8:	2700      	movs	r7, #0
 8005fea:	42bd      	cmp	r5, r7
 8005fec:	d120      	bne.n	8006030 <_printf_common+0xc8>
 8005fee:	2000      	movs	r0, #0
 8005ff0:	e010      	b.n	8006014 <_printf_common+0xac>
 8005ff2:	3701      	adds	r7, #1
 8005ff4:	68e3      	ldr	r3, [r4, #12]
 8005ff6:	682a      	ldr	r2, [r5, #0]
 8005ff8:	1a9b      	subs	r3, r3, r2
 8005ffa:	42bb      	cmp	r3, r7
 8005ffc:	ddd2      	ble.n	8005fa4 <_printf_common+0x3c>
 8005ffe:	0022      	movs	r2, r4
 8006000:	2301      	movs	r3, #1
 8006002:	9901      	ldr	r1, [sp, #4]
 8006004:	9800      	ldr	r0, [sp, #0]
 8006006:	9e08      	ldr	r6, [sp, #32]
 8006008:	3219      	adds	r2, #25
 800600a:	47b0      	blx	r6
 800600c:	1c43      	adds	r3, r0, #1
 800600e:	d1f0      	bne.n	8005ff2 <_printf_common+0x8a>
 8006010:	2001      	movs	r0, #1
 8006012:	4240      	negs	r0, r0
 8006014:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006016:	2030      	movs	r0, #48	; 0x30
 8006018:	18e1      	adds	r1, r4, r3
 800601a:	3143      	adds	r1, #67	; 0x43
 800601c:	7008      	strb	r0, [r1, #0]
 800601e:	0021      	movs	r1, r4
 8006020:	1c5a      	adds	r2, r3, #1
 8006022:	3145      	adds	r1, #69	; 0x45
 8006024:	7809      	ldrb	r1, [r1, #0]
 8006026:	18a2      	adds	r2, r4, r2
 8006028:	3243      	adds	r2, #67	; 0x43
 800602a:	3302      	adds	r3, #2
 800602c:	7011      	strb	r1, [r2, #0]
 800602e:	e7c1      	b.n	8005fb4 <_printf_common+0x4c>
 8006030:	0022      	movs	r2, r4
 8006032:	2301      	movs	r3, #1
 8006034:	9901      	ldr	r1, [sp, #4]
 8006036:	9800      	ldr	r0, [sp, #0]
 8006038:	9e08      	ldr	r6, [sp, #32]
 800603a:	321a      	adds	r2, #26
 800603c:	47b0      	blx	r6
 800603e:	1c43      	adds	r3, r0, #1
 8006040:	d0e6      	beq.n	8006010 <_printf_common+0xa8>
 8006042:	3701      	adds	r7, #1
 8006044:	e7d1      	b.n	8005fea <_printf_common+0x82>
	...

08006048 <_printf_i>:
 8006048:	b5f0      	push	{r4, r5, r6, r7, lr}
 800604a:	b08b      	sub	sp, #44	; 0x2c
 800604c:	9206      	str	r2, [sp, #24]
 800604e:	000a      	movs	r2, r1
 8006050:	3243      	adds	r2, #67	; 0x43
 8006052:	9307      	str	r3, [sp, #28]
 8006054:	9005      	str	r0, [sp, #20]
 8006056:	9204      	str	r2, [sp, #16]
 8006058:	7e0a      	ldrb	r2, [r1, #24]
 800605a:	000c      	movs	r4, r1
 800605c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800605e:	2a78      	cmp	r2, #120	; 0x78
 8006060:	d807      	bhi.n	8006072 <_printf_i+0x2a>
 8006062:	2a62      	cmp	r2, #98	; 0x62
 8006064:	d809      	bhi.n	800607a <_printf_i+0x32>
 8006066:	2a00      	cmp	r2, #0
 8006068:	d100      	bne.n	800606c <_printf_i+0x24>
 800606a:	e0c1      	b.n	80061f0 <_printf_i+0x1a8>
 800606c:	2a58      	cmp	r2, #88	; 0x58
 800606e:	d100      	bne.n	8006072 <_printf_i+0x2a>
 8006070:	e08c      	b.n	800618c <_printf_i+0x144>
 8006072:	0026      	movs	r6, r4
 8006074:	3642      	adds	r6, #66	; 0x42
 8006076:	7032      	strb	r2, [r6, #0]
 8006078:	e022      	b.n	80060c0 <_printf_i+0x78>
 800607a:	0010      	movs	r0, r2
 800607c:	3863      	subs	r0, #99	; 0x63
 800607e:	2815      	cmp	r0, #21
 8006080:	d8f7      	bhi.n	8006072 <_printf_i+0x2a>
 8006082:	f7fa f841 	bl	8000108 <__gnu_thumb1_case_shi>
 8006086:	0016      	.short	0x0016
 8006088:	fff6001f 	.word	0xfff6001f
 800608c:	fff6fff6 	.word	0xfff6fff6
 8006090:	001ffff6 	.word	0x001ffff6
 8006094:	fff6fff6 	.word	0xfff6fff6
 8006098:	fff6fff6 	.word	0xfff6fff6
 800609c:	003600a8 	.word	0x003600a8
 80060a0:	fff6009a 	.word	0xfff6009a
 80060a4:	00b9fff6 	.word	0x00b9fff6
 80060a8:	0036fff6 	.word	0x0036fff6
 80060ac:	fff6fff6 	.word	0xfff6fff6
 80060b0:	009e      	.short	0x009e
 80060b2:	0026      	movs	r6, r4
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	3642      	adds	r6, #66	; 0x42
 80060b8:	1d11      	adds	r1, r2, #4
 80060ba:	6019      	str	r1, [r3, #0]
 80060bc:	6813      	ldr	r3, [r2, #0]
 80060be:	7033      	strb	r3, [r6, #0]
 80060c0:	2301      	movs	r3, #1
 80060c2:	e0a7      	b.n	8006214 <_printf_i+0x1cc>
 80060c4:	6808      	ldr	r0, [r1, #0]
 80060c6:	6819      	ldr	r1, [r3, #0]
 80060c8:	1d0a      	adds	r2, r1, #4
 80060ca:	0605      	lsls	r5, r0, #24
 80060cc:	d50b      	bpl.n	80060e6 <_printf_i+0x9e>
 80060ce:	680d      	ldr	r5, [r1, #0]
 80060d0:	601a      	str	r2, [r3, #0]
 80060d2:	2d00      	cmp	r5, #0
 80060d4:	da03      	bge.n	80060de <_printf_i+0x96>
 80060d6:	232d      	movs	r3, #45	; 0x2d
 80060d8:	9a04      	ldr	r2, [sp, #16]
 80060da:	426d      	negs	r5, r5
 80060dc:	7013      	strb	r3, [r2, #0]
 80060de:	4b61      	ldr	r3, [pc, #388]	; (8006264 <_printf_i+0x21c>)
 80060e0:	270a      	movs	r7, #10
 80060e2:	9303      	str	r3, [sp, #12]
 80060e4:	e01b      	b.n	800611e <_printf_i+0xd6>
 80060e6:	680d      	ldr	r5, [r1, #0]
 80060e8:	601a      	str	r2, [r3, #0]
 80060ea:	0641      	lsls	r1, r0, #25
 80060ec:	d5f1      	bpl.n	80060d2 <_printf_i+0x8a>
 80060ee:	b22d      	sxth	r5, r5
 80060f0:	e7ef      	b.n	80060d2 <_printf_i+0x8a>
 80060f2:	680d      	ldr	r5, [r1, #0]
 80060f4:	6819      	ldr	r1, [r3, #0]
 80060f6:	1d08      	adds	r0, r1, #4
 80060f8:	6018      	str	r0, [r3, #0]
 80060fa:	062e      	lsls	r6, r5, #24
 80060fc:	d501      	bpl.n	8006102 <_printf_i+0xba>
 80060fe:	680d      	ldr	r5, [r1, #0]
 8006100:	e003      	b.n	800610a <_printf_i+0xc2>
 8006102:	066d      	lsls	r5, r5, #25
 8006104:	d5fb      	bpl.n	80060fe <_printf_i+0xb6>
 8006106:	680d      	ldr	r5, [r1, #0]
 8006108:	b2ad      	uxth	r5, r5
 800610a:	4b56      	ldr	r3, [pc, #344]	; (8006264 <_printf_i+0x21c>)
 800610c:	2708      	movs	r7, #8
 800610e:	9303      	str	r3, [sp, #12]
 8006110:	2a6f      	cmp	r2, #111	; 0x6f
 8006112:	d000      	beq.n	8006116 <_printf_i+0xce>
 8006114:	3702      	adds	r7, #2
 8006116:	0023      	movs	r3, r4
 8006118:	2200      	movs	r2, #0
 800611a:	3343      	adds	r3, #67	; 0x43
 800611c:	701a      	strb	r2, [r3, #0]
 800611e:	6863      	ldr	r3, [r4, #4]
 8006120:	60a3      	str	r3, [r4, #8]
 8006122:	2b00      	cmp	r3, #0
 8006124:	db03      	blt.n	800612e <_printf_i+0xe6>
 8006126:	2204      	movs	r2, #4
 8006128:	6821      	ldr	r1, [r4, #0]
 800612a:	4391      	bics	r1, r2
 800612c:	6021      	str	r1, [r4, #0]
 800612e:	2d00      	cmp	r5, #0
 8006130:	d102      	bne.n	8006138 <_printf_i+0xf0>
 8006132:	9e04      	ldr	r6, [sp, #16]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d00c      	beq.n	8006152 <_printf_i+0x10a>
 8006138:	9e04      	ldr	r6, [sp, #16]
 800613a:	0028      	movs	r0, r5
 800613c:	0039      	movs	r1, r7
 800613e:	f7fa f873 	bl	8000228 <__aeabi_uidivmod>
 8006142:	9b03      	ldr	r3, [sp, #12]
 8006144:	3e01      	subs	r6, #1
 8006146:	5c5b      	ldrb	r3, [r3, r1]
 8006148:	7033      	strb	r3, [r6, #0]
 800614a:	002b      	movs	r3, r5
 800614c:	0005      	movs	r5, r0
 800614e:	429f      	cmp	r7, r3
 8006150:	d9f3      	bls.n	800613a <_printf_i+0xf2>
 8006152:	2f08      	cmp	r7, #8
 8006154:	d109      	bne.n	800616a <_printf_i+0x122>
 8006156:	6823      	ldr	r3, [r4, #0]
 8006158:	07db      	lsls	r3, r3, #31
 800615a:	d506      	bpl.n	800616a <_printf_i+0x122>
 800615c:	6863      	ldr	r3, [r4, #4]
 800615e:	6922      	ldr	r2, [r4, #16]
 8006160:	4293      	cmp	r3, r2
 8006162:	dc02      	bgt.n	800616a <_printf_i+0x122>
 8006164:	2330      	movs	r3, #48	; 0x30
 8006166:	3e01      	subs	r6, #1
 8006168:	7033      	strb	r3, [r6, #0]
 800616a:	9b04      	ldr	r3, [sp, #16]
 800616c:	1b9b      	subs	r3, r3, r6
 800616e:	6123      	str	r3, [r4, #16]
 8006170:	9b07      	ldr	r3, [sp, #28]
 8006172:	0021      	movs	r1, r4
 8006174:	9300      	str	r3, [sp, #0]
 8006176:	9805      	ldr	r0, [sp, #20]
 8006178:	9b06      	ldr	r3, [sp, #24]
 800617a:	aa09      	add	r2, sp, #36	; 0x24
 800617c:	f7ff fef4 	bl	8005f68 <_printf_common>
 8006180:	1c43      	adds	r3, r0, #1
 8006182:	d14c      	bne.n	800621e <_printf_i+0x1d6>
 8006184:	2001      	movs	r0, #1
 8006186:	4240      	negs	r0, r0
 8006188:	b00b      	add	sp, #44	; 0x2c
 800618a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800618c:	3145      	adds	r1, #69	; 0x45
 800618e:	700a      	strb	r2, [r1, #0]
 8006190:	4a34      	ldr	r2, [pc, #208]	; (8006264 <_printf_i+0x21c>)
 8006192:	9203      	str	r2, [sp, #12]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	6821      	ldr	r1, [r4, #0]
 8006198:	ca20      	ldmia	r2!, {r5}
 800619a:	601a      	str	r2, [r3, #0]
 800619c:	0608      	lsls	r0, r1, #24
 800619e:	d516      	bpl.n	80061ce <_printf_i+0x186>
 80061a0:	07cb      	lsls	r3, r1, #31
 80061a2:	d502      	bpl.n	80061aa <_printf_i+0x162>
 80061a4:	2320      	movs	r3, #32
 80061a6:	4319      	orrs	r1, r3
 80061a8:	6021      	str	r1, [r4, #0]
 80061aa:	2710      	movs	r7, #16
 80061ac:	2d00      	cmp	r5, #0
 80061ae:	d1b2      	bne.n	8006116 <_printf_i+0xce>
 80061b0:	2320      	movs	r3, #32
 80061b2:	6822      	ldr	r2, [r4, #0]
 80061b4:	439a      	bics	r2, r3
 80061b6:	6022      	str	r2, [r4, #0]
 80061b8:	e7ad      	b.n	8006116 <_printf_i+0xce>
 80061ba:	2220      	movs	r2, #32
 80061bc:	6809      	ldr	r1, [r1, #0]
 80061be:	430a      	orrs	r2, r1
 80061c0:	6022      	str	r2, [r4, #0]
 80061c2:	0022      	movs	r2, r4
 80061c4:	2178      	movs	r1, #120	; 0x78
 80061c6:	3245      	adds	r2, #69	; 0x45
 80061c8:	7011      	strb	r1, [r2, #0]
 80061ca:	4a27      	ldr	r2, [pc, #156]	; (8006268 <_printf_i+0x220>)
 80061cc:	e7e1      	b.n	8006192 <_printf_i+0x14a>
 80061ce:	0648      	lsls	r0, r1, #25
 80061d0:	d5e6      	bpl.n	80061a0 <_printf_i+0x158>
 80061d2:	b2ad      	uxth	r5, r5
 80061d4:	e7e4      	b.n	80061a0 <_printf_i+0x158>
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	680d      	ldr	r5, [r1, #0]
 80061da:	1d10      	adds	r0, r2, #4
 80061dc:	6949      	ldr	r1, [r1, #20]
 80061de:	6018      	str	r0, [r3, #0]
 80061e0:	6813      	ldr	r3, [r2, #0]
 80061e2:	062e      	lsls	r6, r5, #24
 80061e4:	d501      	bpl.n	80061ea <_printf_i+0x1a2>
 80061e6:	6019      	str	r1, [r3, #0]
 80061e8:	e002      	b.n	80061f0 <_printf_i+0x1a8>
 80061ea:	066d      	lsls	r5, r5, #25
 80061ec:	d5fb      	bpl.n	80061e6 <_printf_i+0x19e>
 80061ee:	8019      	strh	r1, [r3, #0]
 80061f0:	2300      	movs	r3, #0
 80061f2:	9e04      	ldr	r6, [sp, #16]
 80061f4:	6123      	str	r3, [r4, #16]
 80061f6:	e7bb      	b.n	8006170 <_printf_i+0x128>
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	1d11      	adds	r1, r2, #4
 80061fc:	6019      	str	r1, [r3, #0]
 80061fe:	6816      	ldr	r6, [r2, #0]
 8006200:	2100      	movs	r1, #0
 8006202:	0030      	movs	r0, r6
 8006204:	6862      	ldr	r2, [r4, #4]
 8006206:	f000 f97f 	bl	8006508 <memchr>
 800620a:	2800      	cmp	r0, #0
 800620c:	d001      	beq.n	8006212 <_printf_i+0x1ca>
 800620e:	1b80      	subs	r0, r0, r6
 8006210:	6060      	str	r0, [r4, #4]
 8006212:	6863      	ldr	r3, [r4, #4]
 8006214:	6123      	str	r3, [r4, #16]
 8006216:	2300      	movs	r3, #0
 8006218:	9a04      	ldr	r2, [sp, #16]
 800621a:	7013      	strb	r3, [r2, #0]
 800621c:	e7a8      	b.n	8006170 <_printf_i+0x128>
 800621e:	6923      	ldr	r3, [r4, #16]
 8006220:	0032      	movs	r2, r6
 8006222:	9906      	ldr	r1, [sp, #24]
 8006224:	9805      	ldr	r0, [sp, #20]
 8006226:	9d07      	ldr	r5, [sp, #28]
 8006228:	47a8      	blx	r5
 800622a:	1c43      	adds	r3, r0, #1
 800622c:	d0aa      	beq.n	8006184 <_printf_i+0x13c>
 800622e:	6823      	ldr	r3, [r4, #0]
 8006230:	079b      	lsls	r3, r3, #30
 8006232:	d415      	bmi.n	8006260 <_printf_i+0x218>
 8006234:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006236:	68e0      	ldr	r0, [r4, #12]
 8006238:	4298      	cmp	r0, r3
 800623a:	daa5      	bge.n	8006188 <_printf_i+0x140>
 800623c:	0018      	movs	r0, r3
 800623e:	e7a3      	b.n	8006188 <_printf_i+0x140>
 8006240:	0022      	movs	r2, r4
 8006242:	2301      	movs	r3, #1
 8006244:	9906      	ldr	r1, [sp, #24]
 8006246:	9805      	ldr	r0, [sp, #20]
 8006248:	9e07      	ldr	r6, [sp, #28]
 800624a:	3219      	adds	r2, #25
 800624c:	47b0      	blx	r6
 800624e:	1c43      	adds	r3, r0, #1
 8006250:	d098      	beq.n	8006184 <_printf_i+0x13c>
 8006252:	3501      	adds	r5, #1
 8006254:	68e3      	ldr	r3, [r4, #12]
 8006256:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006258:	1a9b      	subs	r3, r3, r2
 800625a:	42ab      	cmp	r3, r5
 800625c:	dcf0      	bgt.n	8006240 <_printf_i+0x1f8>
 800625e:	e7e9      	b.n	8006234 <_printf_i+0x1ec>
 8006260:	2500      	movs	r5, #0
 8006262:	e7f7      	b.n	8006254 <_printf_i+0x20c>
 8006264:	080066d1 	.word	0x080066d1
 8006268:	080066e2 	.word	0x080066e2

0800626c <_read_r>:
 800626c:	b570      	push	{r4, r5, r6, lr}
 800626e:	0004      	movs	r4, r0
 8006270:	0008      	movs	r0, r1
 8006272:	0011      	movs	r1, r2
 8006274:	001a      	movs	r2, r3
 8006276:	2300      	movs	r3, #0
 8006278:	4d05      	ldr	r5, [pc, #20]	; (8006290 <_read_r+0x24>)
 800627a:	602b      	str	r3, [r5, #0]
 800627c:	f7fa fe42 	bl	8000f04 <_read>
 8006280:	1c43      	adds	r3, r0, #1
 8006282:	d103      	bne.n	800628c <_read_r+0x20>
 8006284:	682b      	ldr	r3, [r5, #0]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d000      	beq.n	800628c <_read_r+0x20>
 800628a:	6023      	str	r3, [r4, #0]
 800628c:	bd70      	pop	{r4, r5, r6, pc}
 800628e:	46c0      	nop			; (mov r8, r8)
 8006290:	200011d8 	.word	0x200011d8

08006294 <__swbuf_r>:
 8006294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006296:	0005      	movs	r5, r0
 8006298:	000e      	movs	r6, r1
 800629a:	0014      	movs	r4, r2
 800629c:	2800      	cmp	r0, #0
 800629e:	d004      	beq.n	80062aa <__swbuf_r+0x16>
 80062a0:	6983      	ldr	r3, [r0, #24]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d101      	bne.n	80062aa <__swbuf_r+0x16>
 80062a6:	f7ff f941 	bl	800552c <__sinit>
 80062aa:	4b22      	ldr	r3, [pc, #136]	; (8006334 <__swbuf_r+0xa0>)
 80062ac:	429c      	cmp	r4, r3
 80062ae:	d12e      	bne.n	800630e <__swbuf_r+0x7a>
 80062b0:	686c      	ldr	r4, [r5, #4]
 80062b2:	69a3      	ldr	r3, [r4, #24]
 80062b4:	60a3      	str	r3, [r4, #8]
 80062b6:	89a3      	ldrh	r3, [r4, #12]
 80062b8:	071b      	lsls	r3, r3, #28
 80062ba:	d532      	bpl.n	8006322 <__swbuf_r+0x8e>
 80062bc:	6923      	ldr	r3, [r4, #16]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d02f      	beq.n	8006322 <__swbuf_r+0x8e>
 80062c2:	6823      	ldr	r3, [r4, #0]
 80062c4:	6922      	ldr	r2, [r4, #16]
 80062c6:	b2f7      	uxtb	r7, r6
 80062c8:	1a98      	subs	r0, r3, r2
 80062ca:	6963      	ldr	r3, [r4, #20]
 80062cc:	b2f6      	uxtb	r6, r6
 80062ce:	4283      	cmp	r3, r0
 80062d0:	dc05      	bgt.n	80062de <__swbuf_r+0x4a>
 80062d2:	0021      	movs	r1, r4
 80062d4:	0028      	movs	r0, r5
 80062d6:	f7ff fc37 	bl	8005b48 <_fflush_r>
 80062da:	2800      	cmp	r0, #0
 80062dc:	d127      	bne.n	800632e <__swbuf_r+0x9a>
 80062de:	68a3      	ldr	r3, [r4, #8]
 80062e0:	3001      	adds	r0, #1
 80062e2:	3b01      	subs	r3, #1
 80062e4:	60a3      	str	r3, [r4, #8]
 80062e6:	6823      	ldr	r3, [r4, #0]
 80062e8:	1c5a      	adds	r2, r3, #1
 80062ea:	6022      	str	r2, [r4, #0]
 80062ec:	701f      	strb	r7, [r3, #0]
 80062ee:	6963      	ldr	r3, [r4, #20]
 80062f0:	4283      	cmp	r3, r0
 80062f2:	d004      	beq.n	80062fe <__swbuf_r+0x6a>
 80062f4:	89a3      	ldrh	r3, [r4, #12]
 80062f6:	07db      	lsls	r3, r3, #31
 80062f8:	d507      	bpl.n	800630a <__swbuf_r+0x76>
 80062fa:	2e0a      	cmp	r6, #10
 80062fc:	d105      	bne.n	800630a <__swbuf_r+0x76>
 80062fe:	0021      	movs	r1, r4
 8006300:	0028      	movs	r0, r5
 8006302:	f7ff fc21 	bl	8005b48 <_fflush_r>
 8006306:	2800      	cmp	r0, #0
 8006308:	d111      	bne.n	800632e <__swbuf_r+0x9a>
 800630a:	0030      	movs	r0, r6
 800630c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800630e:	4b0a      	ldr	r3, [pc, #40]	; (8006338 <__swbuf_r+0xa4>)
 8006310:	429c      	cmp	r4, r3
 8006312:	d101      	bne.n	8006318 <__swbuf_r+0x84>
 8006314:	68ac      	ldr	r4, [r5, #8]
 8006316:	e7cc      	b.n	80062b2 <__swbuf_r+0x1e>
 8006318:	4b08      	ldr	r3, [pc, #32]	; (800633c <__swbuf_r+0xa8>)
 800631a:	429c      	cmp	r4, r3
 800631c:	d1c9      	bne.n	80062b2 <__swbuf_r+0x1e>
 800631e:	68ec      	ldr	r4, [r5, #12]
 8006320:	e7c7      	b.n	80062b2 <__swbuf_r+0x1e>
 8006322:	0021      	movs	r1, r4
 8006324:	0028      	movs	r0, r5
 8006326:	f000 f80b 	bl	8006340 <__swsetup_r>
 800632a:	2800      	cmp	r0, #0
 800632c:	d0c9      	beq.n	80062c2 <__swbuf_r+0x2e>
 800632e:	2601      	movs	r6, #1
 8006330:	4276      	negs	r6, r6
 8006332:	e7ea      	b.n	800630a <__swbuf_r+0x76>
 8006334:	0800667c 	.word	0x0800667c
 8006338:	0800669c 	.word	0x0800669c
 800633c:	0800665c 	.word	0x0800665c

08006340 <__swsetup_r>:
 8006340:	4b37      	ldr	r3, [pc, #220]	; (8006420 <__swsetup_r+0xe0>)
 8006342:	b570      	push	{r4, r5, r6, lr}
 8006344:	681d      	ldr	r5, [r3, #0]
 8006346:	0006      	movs	r6, r0
 8006348:	000c      	movs	r4, r1
 800634a:	2d00      	cmp	r5, #0
 800634c:	d005      	beq.n	800635a <__swsetup_r+0x1a>
 800634e:	69ab      	ldr	r3, [r5, #24]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d102      	bne.n	800635a <__swsetup_r+0x1a>
 8006354:	0028      	movs	r0, r5
 8006356:	f7ff f8e9 	bl	800552c <__sinit>
 800635a:	4b32      	ldr	r3, [pc, #200]	; (8006424 <__swsetup_r+0xe4>)
 800635c:	429c      	cmp	r4, r3
 800635e:	d10f      	bne.n	8006380 <__swsetup_r+0x40>
 8006360:	686c      	ldr	r4, [r5, #4]
 8006362:	230c      	movs	r3, #12
 8006364:	5ee2      	ldrsh	r2, [r4, r3]
 8006366:	b293      	uxth	r3, r2
 8006368:	0711      	lsls	r1, r2, #28
 800636a:	d42d      	bmi.n	80063c8 <__swsetup_r+0x88>
 800636c:	06d9      	lsls	r1, r3, #27
 800636e:	d411      	bmi.n	8006394 <__swsetup_r+0x54>
 8006370:	2309      	movs	r3, #9
 8006372:	2001      	movs	r0, #1
 8006374:	6033      	str	r3, [r6, #0]
 8006376:	3337      	adds	r3, #55	; 0x37
 8006378:	4313      	orrs	r3, r2
 800637a:	81a3      	strh	r3, [r4, #12]
 800637c:	4240      	negs	r0, r0
 800637e:	bd70      	pop	{r4, r5, r6, pc}
 8006380:	4b29      	ldr	r3, [pc, #164]	; (8006428 <__swsetup_r+0xe8>)
 8006382:	429c      	cmp	r4, r3
 8006384:	d101      	bne.n	800638a <__swsetup_r+0x4a>
 8006386:	68ac      	ldr	r4, [r5, #8]
 8006388:	e7eb      	b.n	8006362 <__swsetup_r+0x22>
 800638a:	4b28      	ldr	r3, [pc, #160]	; (800642c <__swsetup_r+0xec>)
 800638c:	429c      	cmp	r4, r3
 800638e:	d1e8      	bne.n	8006362 <__swsetup_r+0x22>
 8006390:	68ec      	ldr	r4, [r5, #12]
 8006392:	e7e6      	b.n	8006362 <__swsetup_r+0x22>
 8006394:	075b      	lsls	r3, r3, #29
 8006396:	d513      	bpl.n	80063c0 <__swsetup_r+0x80>
 8006398:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800639a:	2900      	cmp	r1, #0
 800639c:	d008      	beq.n	80063b0 <__swsetup_r+0x70>
 800639e:	0023      	movs	r3, r4
 80063a0:	3344      	adds	r3, #68	; 0x44
 80063a2:	4299      	cmp	r1, r3
 80063a4:	d002      	beq.n	80063ac <__swsetup_r+0x6c>
 80063a6:	0030      	movs	r0, r6
 80063a8:	f7ff fc32 	bl	8005c10 <_free_r>
 80063ac:	2300      	movs	r3, #0
 80063ae:	6363      	str	r3, [r4, #52]	; 0x34
 80063b0:	2224      	movs	r2, #36	; 0x24
 80063b2:	89a3      	ldrh	r3, [r4, #12]
 80063b4:	4393      	bics	r3, r2
 80063b6:	81a3      	strh	r3, [r4, #12]
 80063b8:	2300      	movs	r3, #0
 80063ba:	6063      	str	r3, [r4, #4]
 80063bc:	6923      	ldr	r3, [r4, #16]
 80063be:	6023      	str	r3, [r4, #0]
 80063c0:	2308      	movs	r3, #8
 80063c2:	89a2      	ldrh	r2, [r4, #12]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	81a3      	strh	r3, [r4, #12]
 80063c8:	6923      	ldr	r3, [r4, #16]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d10b      	bne.n	80063e6 <__swsetup_r+0xa6>
 80063ce:	21a0      	movs	r1, #160	; 0xa0
 80063d0:	2280      	movs	r2, #128	; 0x80
 80063d2:	89a3      	ldrh	r3, [r4, #12]
 80063d4:	0089      	lsls	r1, r1, #2
 80063d6:	0092      	lsls	r2, r2, #2
 80063d8:	400b      	ands	r3, r1
 80063da:	4293      	cmp	r3, r2
 80063dc:	d003      	beq.n	80063e6 <__swsetup_r+0xa6>
 80063de:	0021      	movs	r1, r4
 80063e0:	0030      	movs	r0, r6
 80063e2:	f000 f84d 	bl	8006480 <__smakebuf_r>
 80063e6:	220c      	movs	r2, #12
 80063e8:	5ea3      	ldrsh	r3, [r4, r2]
 80063ea:	2001      	movs	r0, #1
 80063ec:	001a      	movs	r2, r3
 80063ee:	b299      	uxth	r1, r3
 80063f0:	4002      	ands	r2, r0
 80063f2:	4203      	tst	r3, r0
 80063f4:	d00f      	beq.n	8006416 <__swsetup_r+0xd6>
 80063f6:	2200      	movs	r2, #0
 80063f8:	60a2      	str	r2, [r4, #8]
 80063fa:	6962      	ldr	r2, [r4, #20]
 80063fc:	4252      	negs	r2, r2
 80063fe:	61a2      	str	r2, [r4, #24]
 8006400:	2000      	movs	r0, #0
 8006402:	6922      	ldr	r2, [r4, #16]
 8006404:	4282      	cmp	r2, r0
 8006406:	d1ba      	bne.n	800637e <__swsetup_r+0x3e>
 8006408:	060a      	lsls	r2, r1, #24
 800640a:	d5b8      	bpl.n	800637e <__swsetup_r+0x3e>
 800640c:	2240      	movs	r2, #64	; 0x40
 800640e:	4313      	orrs	r3, r2
 8006410:	81a3      	strh	r3, [r4, #12]
 8006412:	3801      	subs	r0, #1
 8006414:	e7b3      	b.n	800637e <__swsetup_r+0x3e>
 8006416:	0788      	lsls	r0, r1, #30
 8006418:	d400      	bmi.n	800641c <__swsetup_r+0xdc>
 800641a:	6962      	ldr	r2, [r4, #20]
 800641c:	60a2      	str	r2, [r4, #8]
 800641e:	e7ef      	b.n	8006400 <__swsetup_r+0xc0>
 8006420:	20000020 	.word	0x20000020
 8006424:	0800667c 	.word	0x0800667c
 8006428:	0800669c 	.word	0x0800669c
 800642c:	0800665c 	.word	0x0800665c

08006430 <__swhatbuf_r>:
 8006430:	b570      	push	{r4, r5, r6, lr}
 8006432:	000e      	movs	r6, r1
 8006434:	001d      	movs	r5, r3
 8006436:	230e      	movs	r3, #14
 8006438:	5ec9      	ldrsh	r1, [r1, r3]
 800643a:	0014      	movs	r4, r2
 800643c:	b096      	sub	sp, #88	; 0x58
 800643e:	2900      	cmp	r1, #0
 8006440:	da08      	bge.n	8006454 <__swhatbuf_r+0x24>
 8006442:	220c      	movs	r2, #12
 8006444:	5eb3      	ldrsh	r3, [r6, r2]
 8006446:	2200      	movs	r2, #0
 8006448:	602a      	str	r2, [r5, #0]
 800644a:	061b      	lsls	r3, r3, #24
 800644c:	d411      	bmi.n	8006472 <__swhatbuf_r+0x42>
 800644e:	2380      	movs	r3, #128	; 0x80
 8006450:	00db      	lsls	r3, r3, #3
 8006452:	e00f      	b.n	8006474 <__swhatbuf_r+0x44>
 8006454:	466a      	mov	r2, sp
 8006456:	f000 f863 	bl	8006520 <_fstat_r>
 800645a:	2800      	cmp	r0, #0
 800645c:	dbf1      	blt.n	8006442 <__swhatbuf_r+0x12>
 800645e:	23f0      	movs	r3, #240	; 0xf0
 8006460:	9901      	ldr	r1, [sp, #4]
 8006462:	021b      	lsls	r3, r3, #8
 8006464:	4019      	ands	r1, r3
 8006466:	4b05      	ldr	r3, [pc, #20]	; (800647c <__swhatbuf_r+0x4c>)
 8006468:	18c9      	adds	r1, r1, r3
 800646a:	424b      	negs	r3, r1
 800646c:	4159      	adcs	r1, r3
 800646e:	6029      	str	r1, [r5, #0]
 8006470:	e7ed      	b.n	800644e <__swhatbuf_r+0x1e>
 8006472:	2340      	movs	r3, #64	; 0x40
 8006474:	2000      	movs	r0, #0
 8006476:	6023      	str	r3, [r4, #0]
 8006478:	b016      	add	sp, #88	; 0x58
 800647a:	bd70      	pop	{r4, r5, r6, pc}
 800647c:	ffffe000 	.word	0xffffe000

08006480 <__smakebuf_r>:
 8006480:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006482:	2602      	movs	r6, #2
 8006484:	898b      	ldrh	r3, [r1, #12]
 8006486:	0005      	movs	r5, r0
 8006488:	000c      	movs	r4, r1
 800648a:	4233      	tst	r3, r6
 800648c:	d006      	beq.n	800649c <__smakebuf_r+0x1c>
 800648e:	0023      	movs	r3, r4
 8006490:	3347      	adds	r3, #71	; 0x47
 8006492:	6023      	str	r3, [r4, #0]
 8006494:	6123      	str	r3, [r4, #16]
 8006496:	2301      	movs	r3, #1
 8006498:	6163      	str	r3, [r4, #20]
 800649a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800649c:	466a      	mov	r2, sp
 800649e:	ab01      	add	r3, sp, #4
 80064a0:	f7ff ffc6 	bl	8006430 <__swhatbuf_r>
 80064a4:	9900      	ldr	r1, [sp, #0]
 80064a6:	0007      	movs	r7, r0
 80064a8:	0028      	movs	r0, r5
 80064aa:	f7ff f939 	bl	8005720 <_malloc_r>
 80064ae:	2800      	cmp	r0, #0
 80064b0:	d108      	bne.n	80064c4 <__smakebuf_r+0x44>
 80064b2:	220c      	movs	r2, #12
 80064b4:	5ea3      	ldrsh	r3, [r4, r2]
 80064b6:	059a      	lsls	r2, r3, #22
 80064b8:	d4ef      	bmi.n	800649a <__smakebuf_r+0x1a>
 80064ba:	2203      	movs	r2, #3
 80064bc:	4393      	bics	r3, r2
 80064be:	431e      	orrs	r6, r3
 80064c0:	81a6      	strh	r6, [r4, #12]
 80064c2:	e7e4      	b.n	800648e <__smakebuf_r+0xe>
 80064c4:	4b0f      	ldr	r3, [pc, #60]	; (8006504 <__smakebuf_r+0x84>)
 80064c6:	62ab      	str	r3, [r5, #40]	; 0x28
 80064c8:	2380      	movs	r3, #128	; 0x80
 80064ca:	89a2      	ldrh	r2, [r4, #12]
 80064cc:	6020      	str	r0, [r4, #0]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	81a3      	strh	r3, [r4, #12]
 80064d2:	9b00      	ldr	r3, [sp, #0]
 80064d4:	6120      	str	r0, [r4, #16]
 80064d6:	6163      	str	r3, [r4, #20]
 80064d8:	9b01      	ldr	r3, [sp, #4]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d00d      	beq.n	80064fa <__smakebuf_r+0x7a>
 80064de:	0028      	movs	r0, r5
 80064e0:	230e      	movs	r3, #14
 80064e2:	5ee1      	ldrsh	r1, [r4, r3]
 80064e4:	f000 f82e 	bl	8006544 <_isatty_r>
 80064e8:	2800      	cmp	r0, #0
 80064ea:	d006      	beq.n	80064fa <__smakebuf_r+0x7a>
 80064ec:	2203      	movs	r2, #3
 80064ee:	89a3      	ldrh	r3, [r4, #12]
 80064f0:	4393      	bics	r3, r2
 80064f2:	001a      	movs	r2, r3
 80064f4:	2301      	movs	r3, #1
 80064f6:	4313      	orrs	r3, r2
 80064f8:	81a3      	strh	r3, [r4, #12]
 80064fa:	89a0      	ldrh	r0, [r4, #12]
 80064fc:	4307      	orrs	r7, r0
 80064fe:	81a7      	strh	r7, [r4, #12]
 8006500:	e7cb      	b.n	800649a <__smakebuf_r+0x1a>
 8006502:	46c0      	nop			; (mov r8, r8)
 8006504:	080054b1 	.word	0x080054b1

08006508 <memchr>:
 8006508:	b2c9      	uxtb	r1, r1
 800650a:	1882      	adds	r2, r0, r2
 800650c:	4290      	cmp	r0, r2
 800650e:	d101      	bne.n	8006514 <memchr+0xc>
 8006510:	2000      	movs	r0, #0
 8006512:	4770      	bx	lr
 8006514:	7803      	ldrb	r3, [r0, #0]
 8006516:	428b      	cmp	r3, r1
 8006518:	d0fb      	beq.n	8006512 <memchr+0xa>
 800651a:	3001      	adds	r0, #1
 800651c:	e7f6      	b.n	800650c <memchr+0x4>
	...

08006520 <_fstat_r>:
 8006520:	2300      	movs	r3, #0
 8006522:	b570      	push	{r4, r5, r6, lr}
 8006524:	4d06      	ldr	r5, [pc, #24]	; (8006540 <_fstat_r+0x20>)
 8006526:	0004      	movs	r4, r0
 8006528:	0008      	movs	r0, r1
 800652a:	0011      	movs	r1, r2
 800652c:	602b      	str	r3, [r5, #0]
 800652e:	f7fa fd10 	bl	8000f52 <_fstat>
 8006532:	1c43      	adds	r3, r0, #1
 8006534:	d103      	bne.n	800653e <_fstat_r+0x1e>
 8006536:	682b      	ldr	r3, [r5, #0]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d000      	beq.n	800653e <_fstat_r+0x1e>
 800653c:	6023      	str	r3, [r4, #0]
 800653e:	bd70      	pop	{r4, r5, r6, pc}
 8006540:	200011d8 	.word	0x200011d8

08006544 <_isatty_r>:
 8006544:	2300      	movs	r3, #0
 8006546:	b570      	push	{r4, r5, r6, lr}
 8006548:	4d06      	ldr	r5, [pc, #24]	; (8006564 <_isatty_r+0x20>)
 800654a:	0004      	movs	r4, r0
 800654c:	0008      	movs	r0, r1
 800654e:	602b      	str	r3, [r5, #0]
 8006550:	f7fa fd0d 	bl	8000f6e <_isatty>
 8006554:	1c43      	adds	r3, r0, #1
 8006556:	d103      	bne.n	8006560 <_isatty_r+0x1c>
 8006558:	682b      	ldr	r3, [r5, #0]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d000      	beq.n	8006560 <_isatty_r+0x1c>
 800655e:	6023      	str	r3, [r4, #0]
 8006560:	bd70      	pop	{r4, r5, r6, pc}
 8006562:	46c0      	nop			; (mov r8, r8)
 8006564:	200011d8 	.word	0x200011d8

08006568 <_init>:
 8006568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800656a:	46c0      	nop			; (mov r8, r8)
 800656c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800656e:	bc08      	pop	{r3}
 8006570:	469e      	mov	lr, r3
 8006572:	4770      	bx	lr

08006574 <_fini>:
 8006574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006576:	46c0      	nop			; (mov r8, r8)
 8006578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800657a:	bc08      	pop	{r3}
 800657c:	469e      	mov	lr, r3
 800657e:	4770      	bx	lr
