-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
-- Date        : Sat Apr  3 10:09:39 2021
-- Host        : egoncu-Lenovo-IdeaPad-L340-15API running 64-bit Ubuntu 20.04.1 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ cpu_sim_netlist.vhdl
-- Design      : cpu
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_BSCANE2 is
  port (
    \Use_BSCAN.PORT_Selector_reg[0]\ : out STD_LOGIC;
    DRCK : out STD_LOGIC;
    Ext_JTAG_RESET : out STD_LOGIC;
    SEL : out STD_LOGIC;
    \Use_BSCAN.PORT_Selector_reg[0]_0\ : out STD_LOGIC;
    I0 : out STD_LOGIC;
    Ext_JTAG_UPDATE : out STD_LOGIC;
    \Use_BSCAN.command_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Serial_Unified_Completion.count_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_n_reset : out STD_LOGIC;
    \Use_E2.BSCANE2_I_0\ : out STD_LOGIC;
    \shift_Count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    tdo : in STD_LOGIC;
    \mb_data_overrun1__0\ : in STD_LOGIC;
    completion_status131_out : in STD_LOGIC;
    \Use_Serial_Unified_Completion.count_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Scan_Reset : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    Dbg_TDO_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Serial_Unified_Completion.completion_status_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_BSCANE2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_BSCANE2 is
  signal \^sel\ : STD_LOGIC;
  signal \^use_bscan.port_selector_reg[0]\ : STD_LOGIC;
  signal \^use_bscan.port_selector_reg[0]_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_n_3\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_n_6\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_n_8\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_BSCAN.Config_Reg[30]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Use_BSCAN.TDI_Shifter[3]_i_2\ : label is "soft_lutpair22";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_E2.BSCANE2_I\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.completion_status[15]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.count[0]__0_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.count[5]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.mb_instr_overrun_i_2\ : label is "soft_lutpair24";
begin
  SEL <= \^sel\;
  \Use_BSCAN.PORT_Selector_reg[0]\ <= \^use_bscan.port_selector_reg[0]\;
  \Use_BSCAN.PORT_Selector_reg[0]_0\ <= \^use_bscan.port_selector_reg[0]_0\;
\Use_BSCAN.Config_Reg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C5"
    )
        port map (
      I0 => \^use_bscan.port_selector_reg[0]_0\,
      I1 => Scan_Reset,
      I2 => Scan_Reset_Sel,
      I3 => Scan_En,
      O => shift_n_reset
    );
\Use_BSCAN.TDI_Shifter[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C5"
    )
        port map (
      I0 => \^sel\,
      I1 => Scan_Reset,
      I2 => Scan_Reset_Sel,
      I3 => Scan_En,
      O => AR(0)
    );
\Use_E2.BSCANE2_I\: unisim.vcomponents.BSCANE2
    generic map(
      DISABLE_JTAG => "FALSE",
      JTAG_CHAIN => 2
    )
        port map (
      CAPTURE => \^use_bscan.port_selector_reg[0]\,
      DRCK => DRCK,
      RESET => Ext_JTAG_RESET,
      RUNTEST => \Use_E2.BSCANE2_I_n_3\,
      SEL => \^sel\,
      SHIFT => \^use_bscan.port_selector_reg[0]_0\,
      TCK => \Use_E2.BSCANE2_I_n_6\,
      TDI => I0,
      TDO => tdo,
      TMS => \Use_E2.BSCANE2_I_n_8\,
      UPDATE => Ext_JTAG_UPDATE
    );
\Use_Serial_Unified_Completion.completion_status[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^use_bscan.port_selector_reg[0]_0\,
      I1 => \^use_bscan.port_selector_reg[0]\,
      I2 => completion_status131_out,
      O => E(0)
    );
\Use_Serial_Unified_Completion.completion_status[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_bscan.port_selector_reg[0]\,
      I1 => \Use_Serial_Unified_Completion.completion_status_reg[15]\(0),
      O => D(0)
    );
\Use_Serial_Unified_Completion.count[0]__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^use_bscan.port_selector_reg[0]_0\,
      I1 => \^use_bscan.port_selector_reg[0]\,
      I2 => \mb_data_overrun1__0\,
      O => \Use_BSCAN.command_reg[5]\(0)
    );
\Use_Serial_Unified_Completion.count[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^use_bscan.port_selector_reg[0]\,
      I1 => \Use_Serial_Unified_Completion.count_reg[5]_0\(0),
      O => \Use_Serial_Unified_Completion.count_reg[5]\(0)
    );
\Use_Serial_Unified_Completion.mb_instr_overrun_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Dbg_TDO_0,
      I1 => \^use_bscan.port_selector_reg[0]\,
      O => \Use_E2.BSCANE2_I_0\
    );
\shift_Count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^use_bscan.port_selector_reg[0]_0\,
      I1 => Q(0),
      O => \shift_Count_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_BUFG is
  port (
    Ext_JTAG_DRCK : out STD_LOGIC;
    DRCK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_BUFG;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_BUFG is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.BUFG
     port map (
      I => DRCK,
      O => Ext_JTAG_DRCK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDC_1 is
  port (
    D_1 : out STD_LOGIC;
    Dbg_Reg_En_0 : out STD_LOGIC_VECTOR ( 0 to 7 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_BSCAN.command_reg[6]\ : out STD_LOGIC;
    CE : out STD_LOGIC;
    \mb_data_overrun1__0\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    mb_instr_overrun137_out : out STD_LOGIC;
    \Use_BSCAN.PORT_Selector_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \Use_Serial_Unified_Completion.sample_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Use_BSCAN.command_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Serial_Unified_Completion.count_reg[1]\ : out STD_LOGIC;
    \Use_Serial_Unified_Completion.count_reg[1]_0\ : out STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_data_overrun_reg\ : out STD_LOGIC;
    \completion_ctrl_reg[0]\ : out STD_LOGIC;
    \tdi_shifter_reg[0]\ : out STD_LOGIC;
    \tdi_shifter_reg[1]\ : out STD_LOGIC;
    \tdi_shifter_reg[3]\ : out STD_LOGIC;
    \tdi_shifter_reg[0]_0\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    sel_n : in STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_block_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Use_Serial_Unified_Completion.completion_status_reg[0]\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_data_overrun_reg_0\ : in STD_LOGIC;
    Debug_Rst_i_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Ext_NM_BRK_i_reg : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_data_overrun_reg_1\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_data_overrun_reg_2\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_instr_error_reg\ : in STD_LOGIC;
    sync : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_instr_error_reg_0\ : in STD_LOGIC;
    \command_1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SEL : in STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_status_reg[9]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \Use_Serial_Unified_Completion.completion_status_reg[3]\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_status_reg[4]\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_status_reg[5]\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_status_reg[6]\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_status_reg[8]\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.sample_reg[15]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \Use_Serial_Unified_Completion.mb_instr_overrun_reg\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_instr_overrun_reg_0\ : in STD_LOGIC;
    Dbg_TDO_0 : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_data_overrun_reg_3\ : in STD_LOGIC;
    \completion_block0__10\ : in STD_LOGIC;
    completion_ctrl : in STD_LOGIC;
    Dbg_Rst_0 : in STD_LOGIC;
    Debug_SYS_Rst : in STD_LOGIC;
    Ext_NM_BRK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDC_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDC_1 is
  signal \^d_1\ : STD_LOGIC;
  signal Debug_Rst_i0 : STD_LOGIC;
  signal Q_0 : STD_LOGIC;
  signal \^use_bscan.command_reg[6]\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.mb_instr_overrun_i_5_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.mb_instr_overrun_i_6_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.sample_1[15]_i_3_n_0\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2_n_0\ : STD_LOGIC;
  signal completion_ctrl0 : STD_LOGIC;
  signal \^mb_data_overrun1__0\ : STD_LOGIC;
  signal \^mb_instr_overrun137_out\ : STD_LOGIC;
  signal \mb_instr_overrun1__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Dbg_Reg_En_0[0]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Dbg_Reg_En_0[1]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Dbg_Reg_En_0[2]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Dbg_Reg_En_0[3]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Dbg_Reg_En_0[4]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Dbg_Reg_En_0[5]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Dbg_Reg_En_0[6]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Dbg_Reg_En_0[7]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of Dbg_Shift_31_INST_0_i_2 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of Debug_Rst_i_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of Debug_SYS_Rst_i_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of Ext_NM_BRK_i_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of Ext_NM_BRK_i_i_3 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.completion_status[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.completion_status[15]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.completion_status[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.completion_status[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.mb_instr_overrun_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.sample[13]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.sample[14]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.sample_1[15]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.sample_1[15]_i_3\ : label is "soft_lutpair13";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDC_1";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \completion_ctrl[0]_i_1\ : label is "soft_lutpair11";
begin
  D_1 <= \^d_1\;
  \Use_BSCAN.command_reg[6]\ <= \^use_bscan.command_reg[6]\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \mb_data_overrun1__0\ <= \^mb_data_overrun1__0\;
  mb_instr_overrun137_out <= \^mb_instr_overrun137_out\;
\Dbg_Reg_En_0[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I1 => Q_0,
      I2 => Q(7),
      O => Dbg_Reg_En_0(0)
    );
\Dbg_Reg_En_0[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I1 => Q_0,
      I2 => Q(6),
      O => Dbg_Reg_En_0(1)
    );
\Dbg_Reg_En_0[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I1 => Q_0,
      I2 => Q(5),
      O => Dbg_Reg_En_0(2)
    );
\Dbg_Reg_En_0[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I1 => Q_0,
      I2 => Q(4),
      O => Dbg_Reg_En_0(3)
    );
\Dbg_Reg_En_0[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I1 => Q_0,
      I2 => Q(3),
      O => Dbg_Reg_En_0(4)
    );
\Dbg_Reg_En_0[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I1 => Q_0,
      I2 => Q(2),
      O => Dbg_Reg_En_0(5)
    );
\Dbg_Reg_En_0[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I1 => Q_0,
      I2 => Q(1),
      O => Dbg_Reg_En_0(6)
    );
\Dbg_Reg_En_0[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I1 => Q_0,
      I2 => Q(0),
      O => Dbg_Reg_En_0(7)
    );
Dbg_Shift_31_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q_0,
      I1 => \Use_Serial_Unified_Completion.completion_block_reg\,
      O => \^using_fpga.native_0\
    );
Debug_Rst_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Debug_Rst_i_reg(7),
      I1 => Debug_Rst_i0,
      I2 => Dbg_Rst_0,
      O => \tdi_shifter_reg[0]\
    );
Debug_SYS_Rst_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Debug_Rst_i_reg(6),
      I1 => Debug_Rst_i0,
      I2 => Debug_SYS_Rst,
      O => \tdi_shifter_reg[1]\
    );
Ext_NM_BRK_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Debug_Rst_i_reg(4),
      I1 => Debug_Rst_i0,
      I2 => Ext_NM_BRK,
      O => \tdi_shifter_reg[3]\
    );
Ext_NM_BRK_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => Q_0,
      I1 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I2 => Q(1),
      I3 => Q(5),
      I4 => Ext_NM_BRK_i_reg,
      O => Debug_Rst_i0
    );
\Use_Serial_Unified_Completion.completion_block_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55FF000000C0"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_0\,
      I1 => \completion_block0__10\,
      I2 => completion_ctrl,
      I3 => completion_ctrl0,
      I4 => \^use_bscan.command_reg[6]\,
      I5 => \Use_Serial_Unified_Completion.completion_block_reg\,
      O => \completion_ctrl_reg[0]\
    );
\Use_Serial_Unified_Completion.completion_status[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888F"
    )
        port map (
      I0 => \^use_bscan.command_reg[6]\,
      I1 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(1),
      I2 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(0),
      I3 => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\,
      O => D(0)
    );
\Use_Serial_Unified_Completion.completion_status[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(5),
      I2 => Q_0,
      I3 => Ext_NM_BRK_i_reg,
      O => \^use_bscan.command_reg[6]\
    );
\Use_Serial_Unified_Completion.completion_status[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF060606"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(1),
      I1 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(0),
      I2 => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\,
      I3 => \^use_bscan.command_reg[6]\,
      I4 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(2),
      O => D(1)
    );
\Use_Serial_Unified_Completion.completion_status[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF006A006A006A"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(2),
      I1 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(1),
      I2 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(0),
      I3 => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\,
      I4 => \^use_bscan.command_reg[6]\,
      I5 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(3),
      O => D(2)
    );
\Use_Serial_Unified_Completion.completion_status[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF060606"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(3),
      I1 => \Use_Serial_Unified_Completion.completion_status_reg[3]\,
      I2 => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\,
      I3 => \^use_bscan.command_reg[6]\,
      I4 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(4),
      O => D(3)
    );
\Use_Serial_Unified_Completion.completion_status[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF060606"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(4),
      I1 => \Use_Serial_Unified_Completion.completion_status_reg[4]\,
      I2 => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\,
      I3 => \^use_bscan.command_reg[6]\,
      I4 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(5),
      O => D(4)
    );
\Use_Serial_Unified_Completion.completion_status[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF121212"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(5),
      I1 => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\,
      I2 => \Use_Serial_Unified_Completion.completion_status_reg[5]\,
      I3 => \^use_bscan.command_reg[6]\,
      I4 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(6),
      O => D(5)
    );
\Use_Serial_Unified_Completion.completion_status[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF121212"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(6),
      I1 => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\,
      I2 => \Use_Serial_Unified_Completion.completion_status_reg[6]\,
      I3 => \^use_bscan.command_reg[6]\,
      I4 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(7),
      O => D(6)
    );
\Use_Serial_Unified_Completion.completion_status[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF122212221222"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(7),
      I1 => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\,
      I2 => \Use_Serial_Unified_Completion.completion_status_reg[6]\,
      I3 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(6),
      I4 => \^use_bscan.command_reg[6]\,
      I5 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(8),
      O => D(7)
    );
\Use_Serial_Unified_Completion.completion_status[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF121212"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(8),
      I1 => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\,
      I2 => \Use_Serial_Unified_Completion.completion_status_reg[8]\,
      I3 => \^use_bscan.command_reg[6]\,
      I4 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(9),
      O => D(8)
    );
\Use_Serial_Unified_Completion.completion_status[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F100F1FF000000"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I1 => Q_0,
      I2 => completion_ctrl0,
      I3 => \^use_bscan.command_reg[6]\,
      I4 => \Use_Serial_Unified_Completion.completion_status_reg[0]\,
      I5 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_0\,
      O => E(0)
    );
\Use_Serial_Unified_Completion.completion_status[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF122212221222"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(9),
      I1 => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\,
      I2 => \Use_Serial_Unified_Completion.completion_status_reg[8]\,
      I3 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(8),
      I4 => \^use_bscan.command_reg[6]\,
      I5 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(10),
      O => D(9)
    );
\Use_Serial_Unified_Completion.completion_status[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1[15]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_2\,
      O => completion_ctrl0
    );
\Use_Serial_Unified_Completion.count[0]__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^using_fpga.native_0\,
      I4 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_1\,
      I5 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_2\,
      O => \^mb_data_overrun1__0\
    );
\Use_Serial_Unified_Completion.count[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^using_fpga.native_0\,
      I4 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_1\,
      I5 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_2\,
      O => \^mb_instr_overrun137_out\
    );
\Use_Serial_Unified_Completion.mb_data_overrun_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"053F0F3F05000000"
    )
        port map (
      I0 => Dbg_TDO_0,
      I1 => completion_ctrl0,
      I2 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_0\,
      I3 => \^mb_data_overrun1__0\,
      I4 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_3\,
      I5 => \Use_Serial_Unified_Completion.sample_reg[15]_0\(2),
      O => \Use_Serial_Unified_Completion.mb_data_overrun_reg\
    );
\Use_Serial_Unified_Completion.mb_instr_error_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0BFFFA0A08000"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.mb_instr_overrun_reg\,
      I1 => \mb_instr_overrun1__0\,
      I2 => \^mb_instr_overrun137_out\,
      I3 => \Use_Serial_Unified_Completion.mb_instr_overrun_reg_0\,
      I4 => \Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0\,
      I5 => \Use_Serial_Unified_Completion.sample_reg[15]_0\(1),
      O => \Use_Serial_Unified_Completion.count_reg[1]_0\
    );
\Use_Serial_Unified_Completion.mb_instr_overrun_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0FFBFA0A00080"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.mb_instr_overrun_reg\,
      I1 => \mb_instr_overrun1__0\,
      I2 => \^mb_instr_overrun137_out\,
      I3 => \Use_Serial_Unified_Completion.mb_instr_overrun_reg_0\,
      I4 => \Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0\,
      I5 => \Use_Serial_Unified_Completion.sample_reg[15]_0\(0),
      O => \Use_Serial_Unified_Completion.count_reg[1]\
    );
\Use_Serial_Unified_Completion.mb_instr_overrun_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA2AAA"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[0]\,
      I1 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_2\,
      I2 => \Use_Serial_Unified_Completion.mb_instr_overrun_i_5_n_0\,
      I3 => \Use_Serial_Unified_Completion.mb_instr_error_reg\,
      I4 => sync,
      I5 => \Use_Serial_Unified_Completion.mb_instr_error_reg_0\,
      O => \mb_instr_overrun1__0\
    );
\Use_Serial_Unified_Completion.mb_instr_overrun_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000008000000"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.mb_instr_error_reg\,
      I1 => \^using_fpga.native_0\,
      I2 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_1\,
      I3 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_2\,
      I4 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_0\,
      I5 => \Use_Serial_Unified_Completion.mb_instr_overrun_i_6_n_0\,
      O => \Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0\
    );
\Use_Serial_Unified_Completion.mb_instr_overrun_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I1 => Q_0,
      I2 => Q(3),
      I3 => Q(5),
      O => \Use_Serial_Unified_Completion.mb_instr_overrun_i_5_n_0\
    );
\Use_Serial_Unified_Completion.mb_instr_overrun_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q_0,
      I5 => Q(5),
      O => \Use_Serial_Unified_Completion.mb_instr_overrun_i_6_n_0\
    );
\Use_Serial_Unified_Completion.sample[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\,
      I1 => \Use_Serial_Unified_Completion.sample_reg[15]_0\(3),
      O => \Use_Serial_Unified_Completion.sample_reg[15]\(0)
    );
\Use_Serial_Unified_Completion.sample[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\,
      I1 => \Use_Serial_Unified_Completion.sample_reg[15]_0\(4),
      O => \Use_Serial_Unified_Completion.sample_reg[15]\(1)
    );
\Use_Serial_Unified_Completion.sample[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\,
      I1 => \Use_Serial_Unified_Completion.sample_reg[15]_0\(5),
      O => \Use_Serial_Unified_Completion.sample_reg[15]\(2)
    );
\Use_Serial_Unified_Completion.sample_1[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\,
      O => \Use_BSCAN.command_reg[5]\(0)
    );
\Use_Serial_Unified_Completion.sample_1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020800000000000"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_2\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \Use_Serial_Unified_Completion.sample_1[15]_i_3_n_0\,
      O => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\
    );
\Use_Serial_Unified_Completion.sample_1[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => Q_0,
      O => \Use_Serial_Unified_Completion.sample_1[15]_i_3_n_0\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => sel_n,
      D => \^d_1\,
      Q => Q_0
    );
\Using_FPGA.Native_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2_n_0\,
      I1 => Debug_Rst_i_reg(3),
      I2 => Debug_Rst_i_reg(2),
      I3 => Debug_Rst_i_reg(0),
      I4 => Debug_Rst_i_reg(1),
      O => CE
    );
\Using_FPGA.Native_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q_0,
      O => \^d_1\
    );
\Using_FPGA.Native_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => Debug_Rst_i_reg(5),
      I1 => Debug_Rst_i_reg(4),
      I2 => Debug_Rst_i_reg(6),
      I3 => Debug_Rst_i_reg(7),
      I4 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I5 => Q_0,
      O => \Using_FPGA.Native_i_2_n_0\
    );
\command_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \command_1_reg[7]\(2),
      I1 => \command_1_reg[7]\(3),
      I2 => \command_1_reg[7]\(1),
      I3 => \command_1_reg[7]\(0),
      I4 => SEL,
      I5 => \^using_fpga.native_0\,
      O => \Use_BSCAN.PORT_Selector_reg[2]\(0)
    );
\completion_ctrl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Debug_Rst_i_reg(7),
      I1 => completion_ctrl0,
      I2 => completion_ctrl,
      O => \tdi_shifter_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_1 is
  port (
    sync : out STD_LOGIC;
    Dbg_Shift_0 : out STD_LOGIC;
    D_1 : in STD_LOGIC;
    CE : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_count_reg[4]\ : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_count_reg[4]_0\ : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_count_reg[4]_1\ : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_count_reg[4]_2\ : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_count_reg[4]_3\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_1 is
  signal \^sync\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDRE_1";
begin
  sync <= \^sync\;
Dbg_Shift_31_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00000000"
    )
        port map (
      I0 => \^sync\,
      I1 => \Serial_Dbg_Intf.shift_count_reg[4]\,
      I2 => \Serial_Dbg_Intf.shift_count_reg[4]_0\,
      I3 => \Serial_Dbg_Intf.shift_count_reg[4]_1\,
      I4 => \Serial_Dbg_Intf.shift_count_reg[4]_2\,
      I5 => \Serial_Dbg_Intf.shift_count_reg[4]_3\,
      O => Dbg_Shift_0
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \Using_FPGA.Native_0\,
      CE => CE,
      D => '1',
      Q => \^sync\,
      R => D_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_xlconcat_0_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_xlconcat_0_0 : entity is "bd_3914_xlconcat_0_0,xlconcat_v2_1_3_xlconcat,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_xlconcat_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_xlconcat_0_0 : entity is "xlconcat_v2_1_3_xlconcat,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_xlconcat_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_xlconcat_0_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync is
  port (
    lpf_exr_reg : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    lpf_exr : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_2_in3_in : in STD_LOGIC;
    exr_lpf : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    slowest_sync_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync is
  signal exr_d1 : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute BOX_TYPE of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute BOX_TYPE of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute BOX_TYPE of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => exr_d1,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ext_reset_in,
      I1 => mb_debug_sys_rst,
      O => exr_d1
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
lpf_exr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAA8"
    )
        port map (
      I0 => lpf_exr,
      I1 => p_1_in4_in,
      I2 => p_2_in3_in,
      I3 => \^scndry_out\,
      I4 => exr_lpf(0),
      O => lpf_exr_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0 is
  port (
    lpf_asr_reg : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    lpf_asr : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    asr_lpf : in STD_LOGIC_VECTOR ( 0 to 0 );
    aux_reset_in : in STD_LOGIC;
    slowest_sync_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0 is
  signal asr_d1 : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute BOX_TYPE of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute BOX_TYPE of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute BOX_TYPE of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => asr_d1,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aux_reset_in,
      O => asr_d1
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
lpf_asr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAA8"
    )
        port map (
      I0 => lpf_asr,
      I1 => p_1_in,
      I2 => p_2_in,
      I3 => \^scndry_out\,
      I4 => asr_lpf(0),
      O => lpf_asr_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule is
  port (
    Clk : in STD_LOGIC;
    Rst : in STD_LOGIC;
    Config_Reset : in STD_LOGIC;
    TMR_Rst : in STD_LOGIC;
    TMR_Disable : in STD_LOGIC;
    ToVote : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    FromAVote : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    FromBVote : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    IO_Addr_Strobe : out STD_LOGIC;
    IO_Read_Strobe : out STD_LOGIC;
    IO_Write_Strobe : out STD_LOGIC;
    IO_Address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Byte_Enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    IO_Write_Data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Read_Data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Ready : in STD_LOGIC;
    UART_Clk : in STD_LOGIC;
    UART_Rst : in STD_LOGIC;
    UART_Rx : in STD_LOGIC;
    UART_Tx : out STD_LOGIC;
    UART_Interrupt : out STD_LOGIC;
    FIT1_Interrupt : out STD_LOGIC;
    FIT1_Toggle : out STD_LOGIC;
    FIT2_Interrupt : out STD_LOGIC;
    FIT2_Toggle : out STD_LOGIC;
    FIT3_Interrupt : out STD_LOGIC;
    FIT3_Toggle : out STD_LOGIC;
    FIT4_Interrupt : out STD_LOGIC;
    FIT4_Toggle : out STD_LOGIC;
    PIT1_Enable : in STD_LOGIC;
    PIT1_Interrupt : out STD_LOGIC;
    PIT1_Toggle : out STD_LOGIC;
    PIT2_Enable : in STD_LOGIC;
    PIT2_Interrupt : out STD_LOGIC;
    PIT2_Toggle : out STD_LOGIC;
    PIT3_Enable : in STD_LOGIC;
    PIT3_Interrupt : out STD_LOGIC;
    PIT3_Toggle : out STD_LOGIC;
    PIT4_Enable : in STD_LOGIC;
    PIT4_Interrupt : out STD_LOGIC;
    PIT4_Toggle : out STD_LOGIC;
    GPO1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GPO2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GPO3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GPO4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI1_Interrupt : out STD_LOGIC;
    GPI2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI2_Interrupt : out STD_LOGIC;
    GPI3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI3_Interrupt : out STD_LOGIC;
    GPI4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI4_Interrupt : out STD_LOGIC;
    INTC_Interrupt : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTC_IRQ : out STD_LOGIC;
    INTC_Processor_Ack : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTC_Interrupt_Address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    INTC_IRQ_OUT : out STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC
  );
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_BASEADDR : string;
  attribute C_BASEADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is "64'b0000000000000000000000000000000010000000000000000000000000000000";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is "artix7";
  attribute C_FIT1_INTERRUPT : integer;
  attribute C_FIT1_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_FIT1_No_CLOCKS : integer;
  attribute C_FIT1_No_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 6216;
  attribute C_FIT2_INTERRUPT : integer;
  attribute C_FIT2_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_FIT2_No_CLOCKS : integer;
  attribute C_FIT2_No_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 6216;
  attribute C_FIT3_INTERRUPT : integer;
  attribute C_FIT3_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_FIT3_No_CLOCKS : integer;
  attribute C_FIT3_No_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 6216;
  attribute C_FIT4_INTERRUPT : integer;
  attribute C_FIT4_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_FIT4_No_CLOCKS : integer;
  attribute C_FIT4_No_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 6216;
  attribute C_FREQ : integer;
  attribute C_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 100000000;
  attribute C_GPI1_INTERRUPT : integer;
  attribute C_GPI1_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_GPI1_SIZE : integer;
  attribute C_GPI1_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 32;
  attribute C_GPI2_INTERRUPT : integer;
  attribute C_GPI2_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_GPI2_SIZE : integer;
  attribute C_GPI2_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 32;
  attribute C_GPI3_INTERRUPT : integer;
  attribute C_GPI3_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_GPI3_SIZE : integer;
  attribute C_GPI3_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 32;
  attribute C_GPI4_INTERRUPT : integer;
  attribute C_GPI4_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_GPI4_SIZE : integer;
  attribute C_GPI4_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 32;
  attribute C_GPO1_INIT : integer;
  attribute C_GPO1_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_GPO1_SIZE : integer;
  attribute C_GPO1_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 32;
  attribute C_GPO2_INIT : integer;
  attribute C_GPO2_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_GPO2_SIZE : integer;
  attribute C_GPO2_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 32;
  attribute C_GPO3_INIT : integer;
  attribute C_GPO3_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_GPO3_SIZE : integer;
  attribute C_GPO3_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 32;
  attribute C_GPO4_INIT : integer;
  attribute C_GPO4_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_GPO4_SIZE : integer;
  attribute C_GPO4_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 32;
  attribute C_HIGHADDR : string;
  attribute C_HIGHADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is "64'b0000000000000000000000000000000010000000000000001111111111111111";
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is "iomodule";
  attribute C_INTC_ADDR_WIDTH : integer;
  attribute C_INTC_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 17;
  attribute C_INTC_ASYNC_INTR : string;
  attribute C_INTC_ASYNC_INTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is "16'b1111111111111111";
  attribute C_INTC_BASE_VECTORS : string;
  attribute C_INTC_BASE_VECTORS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_INTC_HAS_FAST : integer;
  attribute C_INTC_HAS_FAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 1;
  attribute C_INTC_INTR_SIZE : integer;
  attribute C_INTC_INTR_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 1;
  attribute C_INTC_LEVEL_EDGE : string;
  attribute C_INTC_LEVEL_EDGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is "16'b0000000000000000";
  attribute C_INTC_NUM_SYNC_FF : integer;
  attribute C_INTC_NUM_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 2;
  attribute C_INTC_POSITIVE : string;
  attribute C_INTC_POSITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is "16'b1111111111111111";
  attribute C_INTC_USE_EXT_INTR : integer;
  attribute C_INTC_USE_EXT_INTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_IO_BASEADDR : string;
  attribute C_IO_BASEADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is "64'b0000000000000000000000000000000011000000000000000000000000000000";
  attribute C_IO_HIGHADDR : string;
  attribute C_IO_HIGHADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is "64'b0000000000000000000000000000000011111111111111111111111111111111";
  attribute C_IO_MASK : string;
  attribute C_IO_MASK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is "64'b0000000000000000000000000000000011000000000000000000000000000000";
  attribute C_LMB_AWIDTH : integer;
  attribute C_LMB_AWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 32;
  attribute C_LMB_DWIDTH : integer;
  attribute C_LMB_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 32;
  attribute C_LMB_PROTOCOL : integer;
  attribute C_LMB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_MASK : string;
  attribute C_MASK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is "64'b0000000000000000000000000000000011000000000000000000000000000000";
  attribute C_PIT1_INTERRUPT : integer;
  attribute C_PIT1_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_PIT1_PRESCALER : integer;
  attribute C_PIT1_PRESCALER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_PIT1_READABLE : integer;
  attribute C_PIT1_READABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 1;
  attribute C_PIT1_SIZE : integer;
  attribute C_PIT1_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 32;
  attribute C_PIT2_INTERRUPT : integer;
  attribute C_PIT2_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_PIT2_PRESCALER : integer;
  attribute C_PIT2_PRESCALER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_PIT2_READABLE : integer;
  attribute C_PIT2_READABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 1;
  attribute C_PIT2_SIZE : integer;
  attribute C_PIT2_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 32;
  attribute C_PIT3_INTERRUPT : integer;
  attribute C_PIT3_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_PIT3_PRESCALER : integer;
  attribute C_PIT3_PRESCALER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_PIT3_READABLE : integer;
  attribute C_PIT3_READABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 1;
  attribute C_PIT3_SIZE : integer;
  attribute C_PIT3_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 32;
  attribute C_PIT4_INTERRUPT : integer;
  attribute C_PIT4_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_PIT4_PRESCALER : integer;
  attribute C_PIT4_PRESCALER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_PIT4_READABLE : integer;
  attribute C_PIT4_READABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 1;
  attribute C_PIT4_SIZE : integer;
  attribute C_PIT4_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 32;
  attribute C_TMR : integer;
  attribute C_TMR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_UART_ASYNC : integer;
  attribute C_UART_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_UART_BAUDRATE : integer;
  attribute C_UART_BAUDRATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 9600;
  attribute C_UART_DATA_BITS : integer;
  attribute C_UART_DATA_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 8;
  attribute C_UART_ERROR_INTERRUPT : integer;
  attribute C_UART_ERROR_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_UART_FREQ : integer;
  attribute C_UART_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 100000000;
  attribute C_UART_NUM_SYNC_FF : integer;
  attribute C_UART_NUM_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 2;
  attribute C_UART_ODD_PARITY : integer;
  attribute C_UART_ODD_PARITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_UART_PROG_BAUDRATE : integer;
  attribute C_UART_PROG_BAUDRATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_UART_RX_INTERRUPT : integer;
  attribute C_UART_RX_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_UART_TX_INTERRUPT : integer;
  attribute C_UART_TX_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_UART_USE_PARITY : integer;
  attribute C_UART_USE_PARITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_CONFIG_RESET : integer;
  attribute C_USE_CONFIG_RESET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_FIT1 : integer;
  attribute C_USE_FIT1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_FIT2 : integer;
  attribute C_USE_FIT2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_FIT3 : integer;
  attribute C_USE_FIT3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_FIT4 : integer;
  attribute C_USE_FIT4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_GPI1 : integer;
  attribute C_USE_GPI1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_GPI2 : integer;
  attribute C_USE_GPI2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_GPI3 : integer;
  attribute C_USE_GPI3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_GPI4 : integer;
  attribute C_USE_GPI4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_GPO1 : integer;
  attribute C_USE_GPO1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_GPO2 : integer;
  attribute C_USE_GPO2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_GPO3 : integer;
  attribute C_USE_GPO3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_GPO4 : integer;
  attribute C_USE_GPO4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_IO_BUS : integer;
  attribute C_USE_IO_BUS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 1;
  attribute C_USE_PIT1 : integer;
  attribute C_USE_PIT1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_PIT2 : integer;
  attribute C_USE_PIT2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_PIT3 : integer;
  attribute C_USE_PIT3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_PIT4 : integer;
  attribute C_USE_PIT4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_TMR_DISABLE : integer;
  attribute C_USE_TMR_DISABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_UART_RX : integer;
  attribute C_USE_UART_RX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
  attribute C_USE_UART_TX : integer;
  attribute C_USE_UART_TX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule : entity is 0;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal IO_Addr_Strobe0 : STD_LOGIC;
  signal IO_Addr_Strobe00_in : STD_LOGIC;
  signal \IO_Read_Strobe__0\ : STD_LOGIC;
  signal \IO_Write_Strobe__0\ : STD_LOGIC;
  signal \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \Using_IO_Bus.io_read_keep_i_1_n_0\ : STD_LOGIC;
  signal \Using_IO_Bus.io_read_keep_reg_n_0\ : STD_LOGIC;
  signal \Using_IO_Bus.lmb_io_select_keep_i_1_n_0\ : STD_LOGIC;
  signal io_ready_Q : STD_LOGIC;
  signal io_ready_Q0 : STD_LOGIC;
  signal \lmb_abus_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \lmb_abus_Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \lmb_abus_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \lmb_abus_Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \lmb_abus_Q_reg_n_0_[6]\ : STD_LOGIC;
  signal lmb_io_select_keep : STD_LOGIC;
  signal lmb_reg_read : STD_LOGIC;
  signal lmb_reg_read0 : STD_LOGIC;
  signal lmb_reg_read_Q : STD_LOGIC;
  signal lmb_reg_write : STD_LOGIC;
  signal lmb_reg_write0 : STD_LOGIC;
  signal p_0_in19_in : STD_LOGIC;
  signal uart_tx_write : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of uart_tx_write : signal is "true";
  signal uart_tx_write_inferred_i_2_n_0 : STD_LOGIC;
  signal write_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of write_data : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Sl_Wait_INST_0 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Using_IO_Bus.IO_Read_Strobe_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Using_IO_Bus.IO_Write_Strobe_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Using_IO_Bus.io_ready_Q_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of lmb_reg_read_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of lmb_reg_write_i_1 : label is "soft_lutpair1";
  attribute KEEP : string;
  attribute KEEP of \write_data_reg[0]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \write_data_reg[0]\ : label is "no";
  attribute KEEP of \write_data_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[10]\ : label is "no";
  attribute KEEP of \write_data_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[11]\ : label is "no";
  attribute KEEP of \write_data_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[12]\ : label is "no";
  attribute KEEP of \write_data_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[13]\ : label is "no";
  attribute KEEP of \write_data_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[14]\ : label is "no";
  attribute KEEP of \write_data_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[15]\ : label is "no";
  attribute KEEP of \write_data_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[16]\ : label is "no";
  attribute KEEP of \write_data_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[17]\ : label is "no";
  attribute KEEP of \write_data_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[18]\ : label is "no";
  attribute KEEP of \write_data_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[19]\ : label is "no";
  attribute KEEP of \write_data_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[1]\ : label is "no";
  attribute KEEP of \write_data_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[20]\ : label is "no";
  attribute KEEP of \write_data_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[21]\ : label is "no";
  attribute KEEP of \write_data_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[22]\ : label is "no";
  attribute KEEP of \write_data_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[23]\ : label is "no";
  attribute KEEP of \write_data_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[24]\ : label is "no";
  attribute KEEP of \write_data_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[25]\ : label is "no";
  attribute KEEP of \write_data_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[26]\ : label is "no";
  attribute KEEP of \write_data_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[27]\ : label is "no";
  attribute KEEP of \write_data_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[28]\ : label is "no";
  attribute KEEP of \write_data_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[29]\ : label is "no";
  attribute KEEP of \write_data_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[2]\ : label is "no";
  attribute KEEP of \write_data_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[30]\ : label is "no";
  attribute KEEP of \write_data_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[31]\ : label is "no";
  attribute KEEP of \write_data_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[3]\ : label is "no";
  attribute KEEP of \write_data_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[4]\ : label is "no";
  attribute KEEP of \write_data_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[5]\ : label is "no";
  attribute KEEP of \write_data_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[6]\ : label is "no";
  attribute KEEP of \write_data_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[7]\ : label is "no";
  attribute KEEP of \write_data_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[8]\ : label is "no";
  attribute KEEP of \write_data_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \write_data_reg[9]\ : label is "no";
begin
  FIT1_Interrupt <= \<const0>\;
  FIT1_Toggle <= \<const0>\;
  FIT2_Interrupt <= \<const0>\;
  FIT2_Toggle <= \<const0>\;
  FIT3_Interrupt <= \<const0>\;
  FIT3_Toggle <= \<const0>\;
  FIT4_Interrupt <= \<const0>\;
  FIT4_Toggle <= \<const0>\;
  GPI1_Interrupt <= \<const0>\;
  GPI2_Interrupt <= \<const0>\;
  GPI3_Interrupt <= \<const0>\;
  GPI4_Interrupt <= \<const0>\;
  GPO1(31) <= \<const0>\;
  GPO1(30) <= \<const0>\;
  GPO1(29) <= \<const0>\;
  GPO1(28) <= \<const0>\;
  GPO1(27) <= \<const0>\;
  GPO1(26) <= \<const0>\;
  GPO1(25) <= \<const0>\;
  GPO1(24) <= \<const0>\;
  GPO1(23) <= \<const0>\;
  GPO1(22) <= \<const0>\;
  GPO1(21) <= \<const0>\;
  GPO1(20) <= \<const0>\;
  GPO1(19) <= \<const0>\;
  GPO1(18) <= \<const0>\;
  GPO1(17) <= \<const0>\;
  GPO1(16) <= \<const0>\;
  GPO1(15) <= \<const0>\;
  GPO1(14) <= \<const0>\;
  GPO1(13) <= \<const0>\;
  GPO1(12) <= \<const0>\;
  GPO1(11) <= \<const0>\;
  GPO1(10) <= \<const0>\;
  GPO1(9) <= \<const0>\;
  GPO1(8) <= \<const0>\;
  GPO1(7) <= \<const0>\;
  GPO1(6) <= \<const0>\;
  GPO1(5) <= \<const0>\;
  GPO1(4) <= \<const0>\;
  GPO1(3) <= \<const0>\;
  GPO1(2) <= \<const0>\;
  GPO1(1) <= \<const0>\;
  GPO1(0) <= \<const0>\;
  GPO2(31) <= \<const0>\;
  GPO2(30) <= \<const0>\;
  GPO2(29) <= \<const0>\;
  GPO2(28) <= \<const0>\;
  GPO2(27) <= \<const0>\;
  GPO2(26) <= \<const0>\;
  GPO2(25) <= \<const0>\;
  GPO2(24) <= \<const0>\;
  GPO2(23) <= \<const0>\;
  GPO2(22) <= \<const0>\;
  GPO2(21) <= \<const0>\;
  GPO2(20) <= \<const0>\;
  GPO2(19) <= \<const0>\;
  GPO2(18) <= \<const0>\;
  GPO2(17) <= \<const0>\;
  GPO2(16) <= \<const0>\;
  GPO2(15) <= \<const0>\;
  GPO2(14) <= \<const0>\;
  GPO2(13) <= \<const0>\;
  GPO2(12) <= \<const0>\;
  GPO2(11) <= \<const0>\;
  GPO2(10) <= \<const0>\;
  GPO2(9) <= \<const0>\;
  GPO2(8) <= \<const0>\;
  GPO2(7) <= \<const0>\;
  GPO2(6) <= \<const0>\;
  GPO2(5) <= \<const0>\;
  GPO2(4) <= \<const0>\;
  GPO2(3) <= \<const0>\;
  GPO2(2) <= \<const0>\;
  GPO2(1) <= \<const0>\;
  GPO2(0) <= \<const0>\;
  GPO3(31) <= \<const0>\;
  GPO3(30) <= \<const0>\;
  GPO3(29) <= \<const0>\;
  GPO3(28) <= \<const0>\;
  GPO3(27) <= \<const0>\;
  GPO3(26) <= \<const0>\;
  GPO3(25) <= \<const0>\;
  GPO3(24) <= \<const0>\;
  GPO3(23) <= \<const0>\;
  GPO3(22) <= \<const0>\;
  GPO3(21) <= \<const0>\;
  GPO3(20) <= \<const0>\;
  GPO3(19) <= \<const0>\;
  GPO3(18) <= \<const0>\;
  GPO3(17) <= \<const0>\;
  GPO3(16) <= \<const0>\;
  GPO3(15) <= \<const0>\;
  GPO3(14) <= \<const0>\;
  GPO3(13) <= \<const0>\;
  GPO3(12) <= \<const0>\;
  GPO3(11) <= \<const0>\;
  GPO3(10) <= \<const0>\;
  GPO3(9) <= \<const0>\;
  GPO3(8) <= \<const0>\;
  GPO3(7) <= \<const0>\;
  GPO3(6) <= \<const0>\;
  GPO3(5) <= \<const0>\;
  GPO3(4) <= \<const0>\;
  GPO3(3) <= \<const0>\;
  GPO3(2) <= \<const0>\;
  GPO3(1) <= \<const0>\;
  GPO3(0) <= \<const0>\;
  GPO4(31) <= \<const0>\;
  GPO4(30) <= \<const0>\;
  GPO4(29) <= \<const0>\;
  GPO4(28) <= \<const0>\;
  GPO4(27) <= \<const0>\;
  GPO4(26) <= \<const0>\;
  GPO4(25) <= \<const0>\;
  GPO4(24) <= \<const0>\;
  GPO4(23) <= \<const0>\;
  GPO4(22) <= \<const0>\;
  GPO4(21) <= \<const0>\;
  GPO4(20) <= \<const0>\;
  GPO4(19) <= \<const0>\;
  GPO4(18) <= \<const0>\;
  GPO4(17) <= \<const0>\;
  GPO4(16) <= \<const0>\;
  GPO4(15) <= \<const0>\;
  GPO4(14) <= \<const0>\;
  GPO4(13) <= \<const0>\;
  GPO4(12) <= \<const0>\;
  GPO4(11) <= \<const0>\;
  GPO4(10) <= \<const0>\;
  GPO4(9) <= \<const0>\;
  GPO4(8) <= \<const0>\;
  GPO4(7) <= \<const0>\;
  GPO4(6) <= \<const0>\;
  GPO4(5) <= \<const0>\;
  GPO4(4) <= \<const0>\;
  GPO4(3) <= \<const0>\;
  GPO4(2) <= \<const0>\;
  GPO4(1) <= \<const0>\;
  GPO4(0) <= \<const0>\;
  INTC_IRQ <= \<const0>\;
  INTC_IRQ_OUT <= \<const0>\;
  INTC_Interrupt_Address(31) <= \<const0>\;
  INTC_Interrupt_Address(30) <= \<const0>\;
  INTC_Interrupt_Address(29) <= \<const0>\;
  INTC_Interrupt_Address(28) <= \<const0>\;
  INTC_Interrupt_Address(27) <= \<const0>\;
  INTC_Interrupt_Address(26) <= \<const0>\;
  INTC_Interrupt_Address(25) <= \<const0>\;
  INTC_Interrupt_Address(24) <= \<const0>\;
  INTC_Interrupt_Address(23) <= \<const0>\;
  INTC_Interrupt_Address(22) <= \<const0>\;
  INTC_Interrupt_Address(21) <= \<const0>\;
  INTC_Interrupt_Address(20) <= \<const0>\;
  INTC_Interrupt_Address(19) <= \<const0>\;
  INTC_Interrupt_Address(18) <= \<const0>\;
  INTC_Interrupt_Address(17) <= \<const0>\;
  INTC_Interrupt_Address(16) <= \<const0>\;
  INTC_Interrupt_Address(15) <= \<const0>\;
  INTC_Interrupt_Address(14) <= \<const0>\;
  INTC_Interrupt_Address(13) <= \<const0>\;
  INTC_Interrupt_Address(12) <= \<const0>\;
  INTC_Interrupt_Address(11) <= \<const0>\;
  INTC_Interrupt_Address(10) <= \<const0>\;
  INTC_Interrupt_Address(9) <= \<const0>\;
  INTC_Interrupt_Address(8) <= \<const0>\;
  INTC_Interrupt_Address(7) <= \<const0>\;
  INTC_Interrupt_Address(6) <= \<const0>\;
  INTC_Interrupt_Address(5) <= \<const0>\;
  INTC_Interrupt_Address(4) <= \<const1>\;
  INTC_Interrupt_Address(3) <= \<const0>\;
  INTC_Interrupt_Address(2) <= \<const0>\;
  INTC_Interrupt_Address(1) <= \<const0>\;
  INTC_Interrupt_Address(0) <= \<const0>\;
  PIT1_Interrupt <= \<const0>\;
  PIT1_Toggle <= \<const0>\;
  PIT2_Interrupt <= \<const0>\;
  PIT2_Toggle <= \<const0>\;
  PIT3_Interrupt <= \<const0>\;
  PIT3_Toggle <= \<const0>\;
  PIT4_Interrupt <= \<const0>\;
  PIT4_Toggle <= \<const0>\;
  Sl_CE <= \<const0>\;
  Sl_UE <= \<const0>\;
  ToVote(1023) <= \<const0>\;
  ToVote(1022) <= \<const0>\;
  ToVote(1021) <= \<const0>\;
  ToVote(1020) <= \<const0>\;
  ToVote(1019) <= \<const0>\;
  ToVote(1018) <= \<const0>\;
  ToVote(1017) <= \<const0>\;
  ToVote(1016) <= \<const0>\;
  ToVote(1015) <= \<const0>\;
  ToVote(1014) <= \<const0>\;
  ToVote(1013) <= \<const0>\;
  ToVote(1012) <= \<const0>\;
  ToVote(1011) <= \<const0>\;
  ToVote(1010) <= \<const0>\;
  ToVote(1009) <= \<const0>\;
  ToVote(1008) <= \<const0>\;
  ToVote(1007) <= \<const0>\;
  ToVote(1006) <= \<const0>\;
  ToVote(1005) <= \<const0>\;
  ToVote(1004) <= \<const0>\;
  ToVote(1003) <= \<const0>\;
  ToVote(1002) <= \<const0>\;
  ToVote(1001) <= \<const0>\;
  ToVote(1000) <= \<const0>\;
  ToVote(999) <= \<const0>\;
  ToVote(998) <= \<const0>\;
  ToVote(997) <= \<const0>\;
  ToVote(996) <= \<const0>\;
  ToVote(995) <= \<const0>\;
  ToVote(994) <= \<const0>\;
  ToVote(993) <= \<const0>\;
  ToVote(992) <= \<const0>\;
  ToVote(991) <= \<const0>\;
  ToVote(990) <= \<const0>\;
  ToVote(989) <= \<const0>\;
  ToVote(988) <= \<const0>\;
  ToVote(987) <= \<const0>\;
  ToVote(986) <= \<const0>\;
  ToVote(985) <= \<const0>\;
  ToVote(984) <= \<const0>\;
  ToVote(983) <= \<const0>\;
  ToVote(982) <= \<const0>\;
  ToVote(981) <= \<const0>\;
  ToVote(980) <= \<const0>\;
  ToVote(979) <= \<const0>\;
  ToVote(978) <= \<const0>\;
  ToVote(977) <= \<const0>\;
  ToVote(976) <= \<const0>\;
  ToVote(975) <= \<const0>\;
  ToVote(974) <= \<const0>\;
  ToVote(973) <= \<const0>\;
  ToVote(972) <= \<const0>\;
  ToVote(971) <= \<const0>\;
  ToVote(970) <= \<const0>\;
  ToVote(969) <= \<const0>\;
  ToVote(968) <= \<const0>\;
  ToVote(967) <= \<const0>\;
  ToVote(966) <= \<const0>\;
  ToVote(965) <= \<const0>\;
  ToVote(964) <= \<const0>\;
  ToVote(963) <= \<const0>\;
  ToVote(962) <= \<const0>\;
  ToVote(961) <= \<const0>\;
  ToVote(960) <= \<const0>\;
  ToVote(959) <= \<const0>\;
  ToVote(958) <= \<const0>\;
  ToVote(957) <= \<const0>\;
  ToVote(956) <= \<const0>\;
  ToVote(955) <= \<const0>\;
  ToVote(954) <= \<const0>\;
  ToVote(953) <= \<const0>\;
  ToVote(952) <= \<const0>\;
  ToVote(951) <= \<const0>\;
  ToVote(950) <= \<const0>\;
  ToVote(949) <= \<const0>\;
  ToVote(948) <= \<const0>\;
  ToVote(947) <= \<const0>\;
  ToVote(946) <= \<const0>\;
  ToVote(945) <= \<const0>\;
  ToVote(944) <= \<const0>\;
  ToVote(943) <= \<const0>\;
  ToVote(942) <= \<const0>\;
  ToVote(941) <= \<const0>\;
  ToVote(940) <= \<const0>\;
  ToVote(939) <= \<const0>\;
  ToVote(938) <= \<const0>\;
  ToVote(937) <= \<const0>\;
  ToVote(936) <= \<const0>\;
  ToVote(935) <= \<const0>\;
  ToVote(934) <= \<const0>\;
  ToVote(933) <= \<const0>\;
  ToVote(932) <= \<const0>\;
  ToVote(931) <= \<const0>\;
  ToVote(930) <= \<const0>\;
  ToVote(929) <= \<const0>\;
  ToVote(928) <= \<const0>\;
  ToVote(927) <= \<const0>\;
  ToVote(926) <= \<const0>\;
  ToVote(925) <= \<const0>\;
  ToVote(924) <= \<const0>\;
  ToVote(923) <= \<const0>\;
  ToVote(922) <= \<const0>\;
  ToVote(921) <= \<const0>\;
  ToVote(920) <= \<const0>\;
  ToVote(919) <= \<const0>\;
  ToVote(918) <= \<const0>\;
  ToVote(917) <= \<const0>\;
  ToVote(916) <= \<const0>\;
  ToVote(915) <= \<const0>\;
  ToVote(914) <= \<const0>\;
  ToVote(913) <= \<const0>\;
  ToVote(912) <= \<const0>\;
  ToVote(911) <= \<const0>\;
  ToVote(910) <= \<const0>\;
  ToVote(909) <= \<const0>\;
  ToVote(908) <= \<const0>\;
  ToVote(907) <= \<const0>\;
  ToVote(906) <= \<const0>\;
  ToVote(905) <= \<const0>\;
  ToVote(904) <= \<const0>\;
  ToVote(903) <= \<const0>\;
  ToVote(902) <= \<const0>\;
  ToVote(901) <= \<const0>\;
  ToVote(900) <= \<const0>\;
  ToVote(899) <= \<const0>\;
  ToVote(898) <= \<const0>\;
  ToVote(897) <= \<const0>\;
  ToVote(896) <= \<const0>\;
  ToVote(895) <= \<const0>\;
  ToVote(894) <= \<const0>\;
  ToVote(893) <= \<const0>\;
  ToVote(892) <= \<const0>\;
  ToVote(891) <= \<const0>\;
  ToVote(890) <= \<const0>\;
  ToVote(889) <= \<const0>\;
  ToVote(888) <= \<const0>\;
  ToVote(887) <= \<const0>\;
  ToVote(886) <= \<const0>\;
  ToVote(885) <= \<const0>\;
  ToVote(884) <= \<const0>\;
  ToVote(883) <= \<const0>\;
  ToVote(882) <= \<const0>\;
  ToVote(881) <= \<const0>\;
  ToVote(880) <= \<const0>\;
  ToVote(879) <= \<const0>\;
  ToVote(878) <= \<const0>\;
  ToVote(877) <= \<const0>\;
  ToVote(876) <= \<const0>\;
  ToVote(875) <= \<const0>\;
  ToVote(874) <= \<const0>\;
  ToVote(873) <= \<const0>\;
  ToVote(872) <= \<const0>\;
  ToVote(871) <= \<const0>\;
  ToVote(870) <= \<const0>\;
  ToVote(869) <= \<const0>\;
  ToVote(868) <= \<const0>\;
  ToVote(867) <= \<const0>\;
  ToVote(866) <= \<const0>\;
  ToVote(865) <= \<const0>\;
  ToVote(864) <= \<const0>\;
  ToVote(863) <= \<const0>\;
  ToVote(862) <= \<const0>\;
  ToVote(861) <= \<const0>\;
  ToVote(860) <= \<const0>\;
  ToVote(859) <= \<const0>\;
  ToVote(858) <= \<const0>\;
  ToVote(857) <= \<const0>\;
  ToVote(856) <= \<const0>\;
  ToVote(855) <= \<const0>\;
  ToVote(854) <= \<const0>\;
  ToVote(853) <= \<const0>\;
  ToVote(852) <= \<const0>\;
  ToVote(851) <= \<const0>\;
  ToVote(850) <= \<const0>\;
  ToVote(849) <= \<const0>\;
  ToVote(848) <= \<const0>\;
  ToVote(847) <= \<const0>\;
  ToVote(846) <= \<const0>\;
  ToVote(845) <= \<const0>\;
  ToVote(844) <= \<const0>\;
  ToVote(843) <= \<const0>\;
  ToVote(842) <= \<const0>\;
  ToVote(841) <= \<const0>\;
  ToVote(840) <= \<const0>\;
  ToVote(839) <= \<const0>\;
  ToVote(838) <= \<const0>\;
  ToVote(837) <= \<const0>\;
  ToVote(836) <= \<const0>\;
  ToVote(835) <= \<const0>\;
  ToVote(834) <= \<const0>\;
  ToVote(833) <= \<const0>\;
  ToVote(832) <= \<const0>\;
  ToVote(831) <= \<const0>\;
  ToVote(830) <= \<const0>\;
  ToVote(829) <= \<const0>\;
  ToVote(828) <= \<const0>\;
  ToVote(827) <= \<const0>\;
  ToVote(826) <= \<const0>\;
  ToVote(825) <= \<const0>\;
  ToVote(824) <= \<const0>\;
  ToVote(823) <= \<const0>\;
  ToVote(822) <= \<const0>\;
  ToVote(821) <= \<const0>\;
  ToVote(820) <= \<const0>\;
  ToVote(819) <= \<const0>\;
  ToVote(818) <= \<const0>\;
  ToVote(817) <= \<const0>\;
  ToVote(816) <= \<const0>\;
  ToVote(815) <= \<const0>\;
  ToVote(814) <= \<const0>\;
  ToVote(813) <= \<const0>\;
  ToVote(812) <= \<const0>\;
  ToVote(811) <= \<const0>\;
  ToVote(810) <= \<const0>\;
  ToVote(809) <= \<const0>\;
  ToVote(808) <= \<const0>\;
  ToVote(807) <= \<const0>\;
  ToVote(806) <= \<const0>\;
  ToVote(805) <= \<const0>\;
  ToVote(804) <= \<const0>\;
  ToVote(803) <= \<const0>\;
  ToVote(802) <= \<const0>\;
  ToVote(801) <= \<const0>\;
  ToVote(800) <= \<const0>\;
  ToVote(799) <= \<const0>\;
  ToVote(798) <= \<const0>\;
  ToVote(797) <= \<const0>\;
  ToVote(796) <= \<const0>\;
  ToVote(795) <= \<const0>\;
  ToVote(794) <= \<const0>\;
  ToVote(793) <= \<const0>\;
  ToVote(792) <= \<const0>\;
  ToVote(791) <= \<const0>\;
  ToVote(790) <= \<const0>\;
  ToVote(789) <= \<const0>\;
  ToVote(788) <= \<const0>\;
  ToVote(787) <= \<const0>\;
  ToVote(786) <= \<const0>\;
  ToVote(785) <= \<const0>\;
  ToVote(784) <= \<const0>\;
  ToVote(783) <= \<const0>\;
  ToVote(782) <= \<const0>\;
  ToVote(781) <= \<const0>\;
  ToVote(780) <= \<const0>\;
  ToVote(779) <= \<const0>\;
  ToVote(778) <= \<const0>\;
  ToVote(777) <= \<const0>\;
  ToVote(776) <= \<const0>\;
  ToVote(775) <= \<const0>\;
  ToVote(774) <= \<const0>\;
  ToVote(773) <= \<const0>\;
  ToVote(772) <= \<const0>\;
  ToVote(771) <= \<const0>\;
  ToVote(770) <= \<const0>\;
  ToVote(769) <= \<const0>\;
  ToVote(768) <= \<const0>\;
  ToVote(767) <= \<const0>\;
  ToVote(766) <= \<const0>\;
  ToVote(765) <= \<const0>\;
  ToVote(764) <= \<const0>\;
  ToVote(763) <= \<const0>\;
  ToVote(762) <= \<const0>\;
  ToVote(761) <= \<const0>\;
  ToVote(760) <= \<const0>\;
  ToVote(759) <= \<const0>\;
  ToVote(758) <= \<const0>\;
  ToVote(757) <= \<const0>\;
  ToVote(756) <= \<const0>\;
  ToVote(755) <= \<const0>\;
  ToVote(754) <= \<const0>\;
  ToVote(753) <= \<const0>\;
  ToVote(752) <= \<const0>\;
  ToVote(751) <= \<const0>\;
  ToVote(750) <= \<const0>\;
  ToVote(749) <= \<const0>\;
  ToVote(748) <= \<const0>\;
  ToVote(747) <= \<const0>\;
  ToVote(746) <= \<const0>\;
  ToVote(745) <= \<const0>\;
  ToVote(744) <= \<const0>\;
  ToVote(743) <= \<const0>\;
  ToVote(742) <= \<const0>\;
  ToVote(741) <= \<const0>\;
  ToVote(740) <= \<const0>\;
  ToVote(739) <= \<const0>\;
  ToVote(738) <= \<const0>\;
  ToVote(737) <= \<const0>\;
  ToVote(736) <= \<const0>\;
  ToVote(735) <= \<const0>\;
  ToVote(734) <= \<const0>\;
  ToVote(733) <= \<const0>\;
  ToVote(732) <= \<const0>\;
  ToVote(731) <= \<const0>\;
  ToVote(730) <= \<const0>\;
  ToVote(729) <= \<const0>\;
  ToVote(728) <= \<const0>\;
  ToVote(727) <= \<const0>\;
  ToVote(726) <= \<const0>\;
  ToVote(725) <= \<const0>\;
  ToVote(724) <= \<const0>\;
  ToVote(723) <= \<const0>\;
  ToVote(722) <= \<const0>\;
  ToVote(721) <= \<const0>\;
  ToVote(720) <= \<const0>\;
  ToVote(719) <= \<const0>\;
  ToVote(718) <= \<const0>\;
  ToVote(717) <= \<const0>\;
  ToVote(716) <= \<const0>\;
  ToVote(715) <= \<const0>\;
  ToVote(714) <= \<const0>\;
  ToVote(713) <= \<const0>\;
  ToVote(712) <= \<const0>\;
  ToVote(711) <= \<const0>\;
  ToVote(710) <= \<const0>\;
  ToVote(709) <= \<const0>\;
  ToVote(708) <= \<const0>\;
  ToVote(707) <= \<const0>\;
  ToVote(706) <= \<const0>\;
  ToVote(705) <= \<const0>\;
  ToVote(704) <= \<const0>\;
  ToVote(703) <= \<const0>\;
  ToVote(702) <= \<const0>\;
  ToVote(701) <= \<const0>\;
  ToVote(700) <= \<const0>\;
  ToVote(699) <= \<const0>\;
  ToVote(698) <= \<const0>\;
  ToVote(697) <= \<const0>\;
  ToVote(696) <= \<const0>\;
  ToVote(695) <= \<const0>\;
  ToVote(694) <= \<const0>\;
  ToVote(693) <= \<const0>\;
  ToVote(692) <= \<const0>\;
  ToVote(691) <= \<const0>\;
  ToVote(690) <= \<const0>\;
  ToVote(689) <= \<const0>\;
  ToVote(688) <= \<const0>\;
  ToVote(687) <= \<const0>\;
  ToVote(686) <= \<const0>\;
  ToVote(685) <= \<const0>\;
  ToVote(684) <= \<const0>\;
  ToVote(683) <= \<const0>\;
  ToVote(682) <= \<const0>\;
  ToVote(681) <= \<const0>\;
  ToVote(680) <= \<const0>\;
  ToVote(679) <= \<const0>\;
  ToVote(678) <= \<const0>\;
  ToVote(677) <= \<const0>\;
  ToVote(676) <= \<const0>\;
  ToVote(675) <= \<const0>\;
  ToVote(674) <= \<const0>\;
  ToVote(673) <= \<const0>\;
  ToVote(672) <= \<const0>\;
  ToVote(671) <= \<const0>\;
  ToVote(670) <= \<const0>\;
  ToVote(669) <= \<const0>\;
  ToVote(668) <= \<const0>\;
  ToVote(667) <= \<const0>\;
  ToVote(666) <= \<const0>\;
  ToVote(665) <= \<const0>\;
  ToVote(664) <= \<const0>\;
  ToVote(663) <= \<const0>\;
  ToVote(662) <= \<const0>\;
  ToVote(661) <= \<const0>\;
  ToVote(660) <= \<const0>\;
  ToVote(659) <= \<const0>\;
  ToVote(658) <= \<const0>\;
  ToVote(657) <= \<const0>\;
  ToVote(656) <= \<const0>\;
  ToVote(655) <= \<const0>\;
  ToVote(654) <= \<const0>\;
  ToVote(653) <= \<const0>\;
  ToVote(652) <= \<const0>\;
  ToVote(651) <= \<const0>\;
  ToVote(650) <= \<const0>\;
  ToVote(649) <= \<const0>\;
  ToVote(648) <= \<const0>\;
  ToVote(647) <= \<const0>\;
  ToVote(646) <= \<const0>\;
  ToVote(645) <= \<const0>\;
  ToVote(644) <= \<const0>\;
  ToVote(643) <= \<const0>\;
  ToVote(642) <= \<const0>\;
  ToVote(641) <= \<const0>\;
  ToVote(640) <= \<const0>\;
  ToVote(639) <= \<const0>\;
  ToVote(638) <= \<const0>\;
  ToVote(637) <= \<const0>\;
  ToVote(636) <= \<const0>\;
  ToVote(635) <= \<const0>\;
  ToVote(634) <= \<const0>\;
  ToVote(633) <= \<const0>\;
  ToVote(632) <= \<const0>\;
  ToVote(631) <= \<const0>\;
  ToVote(630) <= \<const0>\;
  ToVote(629) <= \<const0>\;
  ToVote(628) <= \<const0>\;
  ToVote(627) <= \<const0>\;
  ToVote(626) <= \<const0>\;
  ToVote(625) <= \<const0>\;
  ToVote(624) <= \<const0>\;
  ToVote(623) <= \<const0>\;
  ToVote(622) <= \<const0>\;
  ToVote(621) <= \<const0>\;
  ToVote(620) <= \<const0>\;
  ToVote(619) <= \<const0>\;
  ToVote(618) <= \<const0>\;
  ToVote(617) <= \<const0>\;
  ToVote(616) <= \<const0>\;
  ToVote(615) <= \<const0>\;
  ToVote(614) <= \<const0>\;
  ToVote(613) <= \<const0>\;
  ToVote(612) <= \<const0>\;
  ToVote(611) <= \<const0>\;
  ToVote(610) <= \<const0>\;
  ToVote(609) <= \<const0>\;
  ToVote(608) <= \<const0>\;
  ToVote(607) <= \<const0>\;
  ToVote(606) <= \<const0>\;
  ToVote(605) <= \<const0>\;
  ToVote(604) <= \<const0>\;
  ToVote(603) <= \<const0>\;
  ToVote(602) <= \<const0>\;
  ToVote(601) <= \<const0>\;
  ToVote(600) <= \<const0>\;
  ToVote(599) <= \<const0>\;
  ToVote(598) <= \<const0>\;
  ToVote(597) <= \<const0>\;
  ToVote(596) <= \<const0>\;
  ToVote(595) <= \<const0>\;
  ToVote(594) <= \<const0>\;
  ToVote(593) <= \<const0>\;
  ToVote(592) <= \<const0>\;
  ToVote(591) <= \<const0>\;
  ToVote(590) <= \<const0>\;
  ToVote(589) <= \<const0>\;
  ToVote(588) <= \<const0>\;
  ToVote(587) <= \<const0>\;
  ToVote(586) <= \<const0>\;
  ToVote(585) <= \<const0>\;
  ToVote(584) <= \<const0>\;
  ToVote(583) <= \<const0>\;
  ToVote(582) <= \<const0>\;
  ToVote(581) <= \<const0>\;
  ToVote(580) <= \<const0>\;
  ToVote(579) <= \<const0>\;
  ToVote(578) <= \<const0>\;
  ToVote(577) <= \<const0>\;
  ToVote(576) <= \<const0>\;
  ToVote(575) <= \<const0>\;
  ToVote(574) <= \<const0>\;
  ToVote(573) <= \<const0>\;
  ToVote(572) <= \<const0>\;
  ToVote(571) <= \<const0>\;
  ToVote(570) <= \<const0>\;
  ToVote(569) <= \<const0>\;
  ToVote(568) <= \<const0>\;
  ToVote(567) <= \<const0>\;
  ToVote(566) <= \<const0>\;
  ToVote(565) <= \<const0>\;
  ToVote(564) <= \<const0>\;
  ToVote(563) <= \<const0>\;
  ToVote(562) <= \<const0>\;
  ToVote(561) <= \<const0>\;
  ToVote(560) <= \<const0>\;
  ToVote(559) <= \<const0>\;
  ToVote(558) <= \<const0>\;
  ToVote(557) <= \<const0>\;
  ToVote(556) <= \<const0>\;
  ToVote(555) <= \<const0>\;
  ToVote(554) <= \<const0>\;
  ToVote(553) <= \<const0>\;
  ToVote(552) <= \<const0>\;
  ToVote(551) <= \<const0>\;
  ToVote(550) <= \<const0>\;
  ToVote(549) <= \<const0>\;
  ToVote(548) <= \<const0>\;
  ToVote(547) <= \<const0>\;
  ToVote(546) <= \<const0>\;
  ToVote(545) <= \<const0>\;
  ToVote(544) <= \<const0>\;
  ToVote(543) <= \<const0>\;
  ToVote(542) <= \<const0>\;
  ToVote(541) <= \<const0>\;
  ToVote(540) <= \<const0>\;
  ToVote(539) <= \<const0>\;
  ToVote(538) <= \<const0>\;
  ToVote(537) <= \<const0>\;
  ToVote(536) <= \<const0>\;
  ToVote(535) <= \<const0>\;
  ToVote(534) <= \<const0>\;
  ToVote(533) <= \<const0>\;
  ToVote(532) <= \<const0>\;
  ToVote(531) <= \<const0>\;
  ToVote(530) <= \<const0>\;
  ToVote(529) <= \<const0>\;
  ToVote(528) <= \<const0>\;
  ToVote(527) <= \<const0>\;
  ToVote(526) <= \<const0>\;
  ToVote(525) <= \<const0>\;
  ToVote(524) <= \<const0>\;
  ToVote(523) <= \<const0>\;
  ToVote(522) <= \<const0>\;
  ToVote(521) <= \<const0>\;
  ToVote(520) <= \<const0>\;
  ToVote(519) <= \<const0>\;
  ToVote(518) <= \<const0>\;
  ToVote(517) <= \<const0>\;
  ToVote(516) <= \<const0>\;
  ToVote(515) <= \<const0>\;
  ToVote(514) <= \<const0>\;
  ToVote(513) <= \<const0>\;
  ToVote(512) <= \<const0>\;
  ToVote(511) <= \<const0>\;
  ToVote(510) <= \<const0>\;
  ToVote(509) <= \<const0>\;
  ToVote(508) <= \<const0>\;
  ToVote(507) <= \<const0>\;
  ToVote(506) <= \<const0>\;
  ToVote(505) <= \<const0>\;
  ToVote(504) <= \<const0>\;
  ToVote(503) <= \<const0>\;
  ToVote(502) <= \<const0>\;
  ToVote(501) <= \<const0>\;
  ToVote(500) <= \<const0>\;
  ToVote(499) <= \<const0>\;
  ToVote(498) <= \<const0>\;
  ToVote(497) <= \<const0>\;
  ToVote(496) <= \<const0>\;
  ToVote(495) <= \<const0>\;
  ToVote(494) <= \<const0>\;
  ToVote(493) <= \<const0>\;
  ToVote(492) <= \<const0>\;
  ToVote(491) <= \<const0>\;
  ToVote(490) <= \<const0>\;
  ToVote(489) <= \<const0>\;
  ToVote(488) <= \<const0>\;
  ToVote(487) <= \<const0>\;
  ToVote(486) <= \<const0>\;
  ToVote(485) <= \<const0>\;
  ToVote(484) <= \<const0>\;
  ToVote(483) <= \<const0>\;
  ToVote(482) <= \<const0>\;
  ToVote(481) <= \<const0>\;
  ToVote(480) <= \<const0>\;
  ToVote(479) <= \<const0>\;
  ToVote(478) <= \<const0>\;
  ToVote(477) <= \<const0>\;
  ToVote(476) <= \<const0>\;
  ToVote(475) <= \<const0>\;
  ToVote(474) <= \<const0>\;
  ToVote(473) <= \<const0>\;
  ToVote(472) <= \<const0>\;
  ToVote(471) <= \<const0>\;
  ToVote(470) <= \<const0>\;
  ToVote(469) <= \<const0>\;
  ToVote(468) <= \<const0>\;
  ToVote(467) <= \<const0>\;
  ToVote(466) <= \<const0>\;
  ToVote(465) <= \<const0>\;
  ToVote(464) <= \<const0>\;
  ToVote(463) <= \<const0>\;
  ToVote(462) <= \<const0>\;
  ToVote(461) <= \<const0>\;
  ToVote(460) <= \<const0>\;
  ToVote(459) <= \<const0>\;
  ToVote(458) <= \<const0>\;
  ToVote(457) <= \<const0>\;
  ToVote(456) <= \<const0>\;
  ToVote(455) <= \<const0>\;
  ToVote(454) <= \<const0>\;
  ToVote(453) <= \<const0>\;
  ToVote(452) <= \<const0>\;
  ToVote(451) <= \<const0>\;
  ToVote(450) <= \<const0>\;
  ToVote(449) <= \<const0>\;
  ToVote(448) <= \<const0>\;
  ToVote(447) <= \<const0>\;
  ToVote(446) <= \<const0>\;
  ToVote(445) <= \<const0>\;
  ToVote(444) <= \<const0>\;
  ToVote(443) <= \<const0>\;
  ToVote(442) <= \<const0>\;
  ToVote(441) <= \<const0>\;
  ToVote(440) <= \<const0>\;
  ToVote(439) <= \<const0>\;
  ToVote(438) <= \<const0>\;
  ToVote(437) <= \<const0>\;
  ToVote(436) <= \<const0>\;
  ToVote(435) <= \<const0>\;
  ToVote(434) <= \<const0>\;
  ToVote(433) <= \<const0>\;
  ToVote(432) <= \<const0>\;
  ToVote(431) <= \<const0>\;
  ToVote(430) <= \<const0>\;
  ToVote(429) <= \<const0>\;
  ToVote(428) <= \<const0>\;
  ToVote(427) <= \<const0>\;
  ToVote(426) <= \<const0>\;
  ToVote(425) <= \<const0>\;
  ToVote(424) <= \<const0>\;
  ToVote(423) <= \<const0>\;
  ToVote(422) <= \<const0>\;
  ToVote(421) <= \<const0>\;
  ToVote(420) <= \<const0>\;
  ToVote(419) <= \<const0>\;
  ToVote(418) <= \<const0>\;
  ToVote(417) <= \<const0>\;
  ToVote(416) <= \<const0>\;
  ToVote(415) <= \<const0>\;
  ToVote(414) <= \<const0>\;
  ToVote(413) <= \<const0>\;
  ToVote(412) <= \<const0>\;
  ToVote(411) <= \<const0>\;
  ToVote(410) <= \<const0>\;
  ToVote(409) <= \<const0>\;
  ToVote(408) <= \<const0>\;
  ToVote(407) <= \<const0>\;
  ToVote(406) <= \<const0>\;
  ToVote(405) <= \<const0>\;
  ToVote(404) <= \<const0>\;
  ToVote(403) <= \<const0>\;
  ToVote(402) <= \<const0>\;
  ToVote(401) <= \<const0>\;
  ToVote(400) <= \<const0>\;
  ToVote(399) <= \<const0>\;
  ToVote(398) <= \<const0>\;
  ToVote(397) <= \<const0>\;
  ToVote(396) <= \<const0>\;
  ToVote(395) <= \<const0>\;
  ToVote(394) <= \<const0>\;
  ToVote(393) <= \<const0>\;
  ToVote(392) <= \<const0>\;
  ToVote(391) <= \<const0>\;
  ToVote(390) <= \<const0>\;
  ToVote(389) <= \<const0>\;
  ToVote(388) <= \<const0>\;
  ToVote(387) <= \<const0>\;
  ToVote(386) <= \<const0>\;
  ToVote(385) <= \<const0>\;
  ToVote(384) <= \<const0>\;
  ToVote(383) <= \<const0>\;
  ToVote(382) <= \<const0>\;
  ToVote(381) <= \<const0>\;
  ToVote(380) <= \<const0>\;
  ToVote(379) <= \<const0>\;
  ToVote(378) <= \<const0>\;
  ToVote(377) <= \<const0>\;
  ToVote(376) <= \<const0>\;
  ToVote(375) <= \<const0>\;
  ToVote(374) <= \<const0>\;
  ToVote(373) <= \<const0>\;
  ToVote(372) <= \<const0>\;
  ToVote(371) <= \<const0>\;
  ToVote(370) <= \<const0>\;
  ToVote(369) <= \<const0>\;
  ToVote(368) <= \<const0>\;
  ToVote(367) <= \<const0>\;
  ToVote(366) <= \<const0>\;
  ToVote(365) <= \<const0>\;
  ToVote(364) <= \<const0>\;
  ToVote(363) <= \<const0>\;
  ToVote(362) <= \<const0>\;
  ToVote(361) <= \<const0>\;
  ToVote(360) <= \<const0>\;
  ToVote(359) <= \<const0>\;
  ToVote(358) <= \<const0>\;
  ToVote(357) <= \<const0>\;
  ToVote(356) <= \<const0>\;
  ToVote(355) <= \<const0>\;
  ToVote(354) <= \<const0>\;
  ToVote(353) <= \<const0>\;
  ToVote(352) <= \<const0>\;
  ToVote(351) <= \<const0>\;
  ToVote(350) <= \<const0>\;
  ToVote(349) <= \<const0>\;
  ToVote(348) <= \<const0>\;
  ToVote(347) <= \<const0>\;
  ToVote(346) <= \<const0>\;
  ToVote(345) <= \<const0>\;
  ToVote(344) <= \<const0>\;
  ToVote(343) <= \<const0>\;
  ToVote(342) <= \<const0>\;
  ToVote(341) <= \<const0>\;
  ToVote(340) <= \<const0>\;
  ToVote(339) <= \<const0>\;
  ToVote(338) <= \<const0>\;
  ToVote(337) <= \<const0>\;
  ToVote(336) <= \<const0>\;
  ToVote(335) <= \<const0>\;
  ToVote(334) <= \<const0>\;
  ToVote(333) <= \<const0>\;
  ToVote(332) <= \<const0>\;
  ToVote(331) <= \<const0>\;
  ToVote(330) <= \<const0>\;
  ToVote(329) <= \<const0>\;
  ToVote(328) <= \<const0>\;
  ToVote(327) <= \<const0>\;
  ToVote(326) <= \<const0>\;
  ToVote(325) <= \<const0>\;
  ToVote(324) <= \<const0>\;
  ToVote(323) <= \<const0>\;
  ToVote(322) <= \<const0>\;
  ToVote(321) <= \<const0>\;
  ToVote(320) <= \<const0>\;
  ToVote(319) <= \<const0>\;
  ToVote(318) <= \<const0>\;
  ToVote(317) <= \<const0>\;
  ToVote(316) <= \<const0>\;
  ToVote(315) <= \<const0>\;
  ToVote(314) <= \<const0>\;
  ToVote(313) <= \<const0>\;
  ToVote(312) <= \<const0>\;
  ToVote(311) <= \<const0>\;
  ToVote(310) <= \<const0>\;
  ToVote(309) <= \<const0>\;
  ToVote(308) <= \<const0>\;
  ToVote(307) <= \<const0>\;
  ToVote(306) <= \<const0>\;
  ToVote(305) <= \<const0>\;
  ToVote(304) <= \<const0>\;
  ToVote(303) <= \<const0>\;
  ToVote(302) <= \<const0>\;
  ToVote(301) <= \<const0>\;
  ToVote(300) <= \<const0>\;
  ToVote(299) <= \<const0>\;
  ToVote(298) <= \<const0>\;
  ToVote(297) <= \<const0>\;
  ToVote(296) <= \<const0>\;
  ToVote(295) <= \<const0>\;
  ToVote(294) <= \<const0>\;
  ToVote(293) <= \<const0>\;
  ToVote(292) <= \<const0>\;
  ToVote(291) <= \<const0>\;
  ToVote(290) <= \<const0>\;
  ToVote(289) <= \<const0>\;
  ToVote(288) <= \<const0>\;
  ToVote(287) <= \<const0>\;
  ToVote(286) <= \<const0>\;
  ToVote(285) <= \<const0>\;
  ToVote(284) <= \<const0>\;
  ToVote(283) <= \<const0>\;
  ToVote(282) <= \<const0>\;
  ToVote(281) <= \<const0>\;
  ToVote(280) <= \<const0>\;
  ToVote(279) <= \<const0>\;
  ToVote(278) <= \<const0>\;
  ToVote(277) <= \<const0>\;
  ToVote(276) <= \<const0>\;
  ToVote(275) <= \<const0>\;
  ToVote(274) <= \<const0>\;
  ToVote(273) <= \<const0>\;
  ToVote(272) <= \<const0>\;
  ToVote(271) <= \<const0>\;
  ToVote(270) <= \<const0>\;
  ToVote(269) <= \<const0>\;
  ToVote(268) <= \<const0>\;
  ToVote(267) <= \<const0>\;
  ToVote(266) <= \<const0>\;
  ToVote(265) <= \<const0>\;
  ToVote(264) <= \<const0>\;
  ToVote(263) <= \<const0>\;
  ToVote(262) <= \<const0>\;
  ToVote(261) <= \<const0>\;
  ToVote(260) <= \<const0>\;
  ToVote(259) <= \<const0>\;
  ToVote(258) <= \<const0>\;
  ToVote(257) <= \<const0>\;
  ToVote(256) <= \<const0>\;
  ToVote(255) <= \<const0>\;
  ToVote(254) <= \<const0>\;
  ToVote(253) <= \<const0>\;
  ToVote(252) <= \<const0>\;
  ToVote(251) <= \<const0>\;
  ToVote(250) <= \<const0>\;
  ToVote(249) <= \<const0>\;
  ToVote(248) <= \<const0>\;
  ToVote(247) <= \<const0>\;
  ToVote(246) <= \<const0>\;
  ToVote(245) <= \<const0>\;
  ToVote(244) <= \<const0>\;
  ToVote(243) <= \<const0>\;
  ToVote(242) <= \<const0>\;
  ToVote(241) <= \<const0>\;
  ToVote(240) <= \<const0>\;
  ToVote(239) <= \<const0>\;
  ToVote(238) <= \<const0>\;
  ToVote(237) <= \<const0>\;
  ToVote(236) <= \<const0>\;
  ToVote(235) <= \<const0>\;
  ToVote(234) <= \<const0>\;
  ToVote(233) <= \<const0>\;
  ToVote(232) <= \<const0>\;
  ToVote(231) <= \<const0>\;
  ToVote(230) <= \<const0>\;
  ToVote(229) <= \<const0>\;
  ToVote(228) <= \<const0>\;
  ToVote(227) <= \<const0>\;
  ToVote(226) <= \<const0>\;
  ToVote(225) <= \<const0>\;
  ToVote(224) <= \<const0>\;
  ToVote(223) <= \<const0>\;
  ToVote(222) <= \<const0>\;
  ToVote(221) <= \<const0>\;
  ToVote(220) <= \<const0>\;
  ToVote(219) <= \<const0>\;
  ToVote(218) <= \<const0>\;
  ToVote(217) <= \<const0>\;
  ToVote(216) <= \<const0>\;
  ToVote(215) <= \<const0>\;
  ToVote(214) <= \<const0>\;
  ToVote(213) <= \<const0>\;
  ToVote(212) <= \<const0>\;
  ToVote(211) <= \<const0>\;
  ToVote(210) <= \<const0>\;
  ToVote(209) <= \<const0>\;
  ToVote(208) <= \<const0>\;
  ToVote(207) <= \<const0>\;
  ToVote(206) <= \<const0>\;
  ToVote(205) <= \<const0>\;
  ToVote(204) <= \<const0>\;
  ToVote(203) <= \<const0>\;
  ToVote(202) <= \<const0>\;
  ToVote(201) <= \<const0>\;
  ToVote(200) <= \<const0>\;
  ToVote(199) <= \<const0>\;
  ToVote(198) <= \<const0>\;
  ToVote(197) <= \<const0>\;
  ToVote(196) <= \<const0>\;
  ToVote(195) <= \<const0>\;
  ToVote(194) <= \<const0>\;
  ToVote(193) <= \<const0>\;
  ToVote(192) <= \<const0>\;
  ToVote(191) <= \<const0>\;
  ToVote(190) <= \<const0>\;
  ToVote(189) <= \<const0>\;
  ToVote(188) <= \<const0>\;
  ToVote(187) <= \<const0>\;
  ToVote(186) <= \<const0>\;
  ToVote(185) <= \<const0>\;
  ToVote(184) <= \<const0>\;
  ToVote(183) <= \<const0>\;
  ToVote(182) <= \<const0>\;
  ToVote(181) <= \<const0>\;
  ToVote(180) <= \<const0>\;
  ToVote(179) <= \<const0>\;
  ToVote(178) <= \<const0>\;
  ToVote(177) <= \<const0>\;
  ToVote(176) <= \<const0>\;
  ToVote(175) <= \<const0>\;
  ToVote(174) <= \<const0>\;
  ToVote(173) <= \<const0>\;
  ToVote(172) <= \<const0>\;
  ToVote(171) <= \<const0>\;
  ToVote(170) <= \<const0>\;
  ToVote(169) <= \<const0>\;
  ToVote(168) <= \<const0>\;
  ToVote(167) <= \<const0>\;
  ToVote(166) <= \<const0>\;
  ToVote(165) <= \<const0>\;
  ToVote(164) <= \<const0>\;
  ToVote(163) <= \<const0>\;
  ToVote(162) <= \<const0>\;
  ToVote(161) <= \<const0>\;
  ToVote(160) <= \<const0>\;
  ToVote(159) <= \<const0>\;
  ToVote(158) <= \<const0>\;
  ToVote(157) <= \<const0>\;
  ToVote(156) <= \<const0>\;
  ToVote(155) <= \<const0>\;
  ToVote(154) <= \<const0>\;
  ToVote(153) <= \<const0>\;
  ToVote(152) <= \<const0>\;
  ToVote(151) <= \<const0>\;
  ToVote(150) <= \<const0>\;
  ToVote(149) <= \<const0>\;
  ToVote(148) <= \<const0>\;
  ToVote(147) <= \<const0>\;
  ToVote(146) <= \<const0>\;
  ToVote(145) <= \<const0>\;
  ToVote(144) <= \<const0>\;
  ToVote(143) <= \<const0>\;
  ToVote(142) <= \<const0>\;
  ToVote(141) <= \<const0>\;
  ToVote(140) <= \<const0>\;
  ToVote(139) <= \<const0>\;
  ToVote(138) <= \<const0>\;
  ToVote(137) <= \<const0>\;
  ToVote(136) <= \<const0>\;
  ToVote(135) <= \<const0>\;
  ToVote(134) <= \<const0>\;
  ToVote(133) <= \<const0>\;
  ToVote(132) <= \<const0>\;
  ToVote(131) <= \<const0>\;
  ToVote(130) <= \<const0>\;
  ToVote(129) <= \<const0>\;
  ToVote(128) <= \<const0>\;
  ToVote(127) <= \<const0>\;
  ToVote(126) <= \<const0>\;
  ToVote(125) <= \<const0>\;
  ToVote(124) <= \<const0>\;
  ToVote(123) <= \<const0>\;
  ToVote(122) <= \<const0>\;
  ToVote(121) <= \<const0>\;
  ToVote(120) <= \<const0>\;
  ToVote(119) <= \<const0>\;
  ToVote(118) <= \<const0>\;
  ToVote(117) <= \<const0>\;
  ToVote(116) <= \<const0>\;
  ToVote(115) <= \<const0>\;
  ToVote(114) <= \<const0>\;
  ToVote(113) <= \<const0>\;
  ToVote(112) <= \<const0>\;
  ToVote(111) <= \<const0>\;
  ToVote(110) <= \<const0>\;
  ToVote(109) <= \<const0>\;
  ToVote(108) <= \<const0>\;
  ToVote(107) <= \<const0>\;
  ToVote(106) <= \<const0>\;
  ToVote(105) <= \<const0>\;
  ToVote(104) <= \<const0>\;
  ToVote(103) <= \<const0>\;
  ToVote(102) <= \<const0>\;
  ToVote(101) <= \<const0>\;
  ToVote(100) <= \<const0>\;
  ToVote(99) <= \<const0>\;
  ToVote(98) <= \<const0>\;
  ToVote(97) <= \<const0>\;
  ToVote(96) <= \<const0>\;
  ToVote(95) <= \<const0>\;
  ToVote(94) <= \<const0>\;
  ToVote(93) <= \<const0>\;
  ToVote(92) <= \<const0>\;
  ToVote(91) <= \<const0>\;
  ToVote(90) <= \<const0>\;
  ToVote(89) <= \<const0>\;
  ToVote(88) <= \<const0>\;
  ToVote(87) <= \<const0>\;
  ToVote(86) <= \<const0>\;
  ToVote(85) <= \<const0>\;
  ToVote(84) <= \<const0>\;
  ToVote(83) <= \<const0>\;
  ToVote(82) <= \<const0>\;
  ToVote(81) <= \<const0>\;
  ToVote(80) <= \<const0>\;
  ToVote(79) <= \<const0>\;
  ToVote(78) <= \<const0>\;
  ToVote(77) <= \<const0>\;
  ToVote(76) <= \<const0>\;
  ToVote(75) <= \<const0>\;
  ToVote(74) <= \<const0>\;
  ToVote(73) <= \<const0>\;
  ToVote(72) <= \<const0>\;
  ToVote(71) <= \<const0>\;
  ToVote(70) <= \<const0>\;
  ToVote(69) <= \<const0>\;
  ToVote(68) <= \<const0>\;
  ToVote(67) <= \<const0>\;
  ToVote(66) <= \<const0>\;
  ToVote(65) <= \<const0>\;
  ToVote(64) <= \<const0>\;
  ToVote(63) <= \<const0>\;
  ToVote(62) <= \<const0>\;
  ToVote(61) <= \<const0>\;
  ToVote(60) <= \<const0>\;
  ToVote(59) <= \<const0>\;
  ToVote(58) <= \<const0>\;
  ToVote(57) <= \<const0>\;
  ToVote(56) <= \<const0>\;
  ToVote(55) <= \<const0>\;
  ToVote(54) <= \<const0>\;
  ToVote(53) <= \<const0>\;
  ToVote(52) <= \<const0>\;
  ToVote(51) <= \<const0>\;
  ToVote(50) <= \<const0>\;
  ToVote(49) <= \<const0>\;
  ToVote(48) <= \<const0>\;
  ToVote(47) <= \<const0>\;
  ToVote(46) <= \<const0>\;
  ToVote(45) <= \<const0>\;
  ToVote(44) <= \<const0>\;
  ToVote(43) <= \<const0>\;
  ToVote(42) <= \<const0>\;
  ToVote(41) <= \<const0>\;
  ToVote(40) <= \<const0>\;
  ToVote(39) <= \<const0>\;
  ToVote(38) <= \<const0>\;
  ToVote(37) <= \<const0>\;
  ToVote(36) <= \<const0>\;
  ToVote(35) <= \<const0>\;
  ToVote(34) <= \<const0>\;
  ToVote(33) <= \<const0>\;
  ToVote(32) <= \<const0>\;
  ToVote(31) <= \<const0>\;
  ToVote(30) <= \<const0>\;
  ToVote(29) <= \<const0>\;
  ToVote(28) <= \<const0>\;
  ToVote(27) <= \<const0>\;
  ToVote(26) <= \<const0>\;
  ToVote(25) <= \<const0>\;
  ToVote(24) <= \<const0>\;
  ToVote(23) <= \<const0>\;
  ToVote(22) <= \<const0>\;
  ToVote(21) <= \<const0>\;
  ToVote(20) <= \<const0>\;
  ToVote(19) <= \<const0>\;
  ToVote(18) <= \<const0>\;
  ToVote(17) <= \<const0>\;
  ToVote(16) <= \<const0>\;
  ToVote(15) <= \<const0>\;
  ToVote(14) <= \<const0>\;
  ToVote(13) <= \<const0>\;
  ToVote(12) <= \<const0>\;
  ToVote(11) <= \<const0>\;
  ToVote(10) <= \<const0>\;
  ToVote(9) <= \<const0>\;
  ToVote(8) <= \<const0>\;
  ToVote(7) <= \<const0>\;
  ToVote(6) <= \<const0>\;
  ToVote(5) <= \<const0>\;
  ToVote(4) <= \<const0>\;
  ToVote(3) <= \<const0>\;
  ToVote(2) <= \<const0>\;
  ToVote(1) <= \<const0>\;
  ToVote(0) <= \<const0>\;
  UART_Interrupt <= \<const0>\;
  UART_Tx <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Sl_Ready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => lmb_reg_write,
      I1 => lmb_reg_read_Q,
      I2 => io_ready_Q,
      O => Sl_Ready
    );
Sl_Wait_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => lmb_reg_read,
      I1 => lmb_io_select_keep,
      O => Sl_Wait
    );
\Using_IO_Bus.IO_Addr_Strobe_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rst,
      I1 => TMR_Rst,
      O => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Addr_Strobe_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => LMB_ABus(0),
      I1 => LMB_ABus(1),
      I2 => LMB_AddrStrobe,
      O => IO_Addr_Strobe00_in
    );
\Using_IO_Bus.IO_Addr_Strobe_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Addr_Strobe00_in,
      Q => IO_Addr_Strobe,
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(31),
      Q => IO_Address(0),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(21),
      Q => IO_Address(10),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(20),
      Q => IO_Address(11),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(19),
      Q => IO_Address(12),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(18),
      Q => IO_Address(13),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(17),
      Q => IO_Address(14),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(16),
      Q => IO_Address(15),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(15),
      Q => IO_Address(16),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(14),
      Q => IO_Address(17),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(13),
      Q => IO_Address(18),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(12),
      Q => IO_Address(19),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(30),
      Q => IO_Address(1),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(11),
      Q => IO_Address(20),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(10),
      Q => IO_Address(21),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(9),
      Q => IO_Address(22),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(8),
      Q => IO_Address(23),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(7),
      Q => IO_Address(24),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(6),
      Q => IO_Address(25),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(5),
      Q => IO_Address(26),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(4),
      Q => IO_Address(27),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(3),
      Q => IO_Address(28),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(2),
      Q => IO_Address(29),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(29),
      Q => IO_Address(2),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(1),
      Q => IO_Address(30),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(0),
      Q => IO_Address(31),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(28),
      Q => IO_Address(3),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(27),
      Q => IO_Address(4),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(26),
      Q => IO_Address(5),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(25),
      Q => IO_Address(6),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(24),
      Q => IO_Address(7),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(23),
      Q => IO_Address(8),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_ABus(22),
      Q => IO_Address(9),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Byte_Enable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_BE(3),
      Q => IO_Byte_Enable(0),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Byte_Enable_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_BE(2),
      Q => IO_Byte_Enable(1),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Byte_Enable_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_BE(1),
      Q => IO_Byte_Enable(2),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Byte_Enable_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_BE(0),
      Q => IO_Byte_Enable(3),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Read_Strobe_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => LMB_AddrStrobe,
      I1 => LMB_ABus(1),
      I2 => LMB_ABus(0),
      I3 => LMB_ReadStrobe,
      O => \IO_Read_Strobe__0\
    );
\Using_IO_Bus.IO_Read_Strobe_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \IO_Read_Strobe__0\,
      Q => IO_Read_Strobe,
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(31),
      Q => IO_Write_Data(0),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(21),
      Q => IO_Write_Data(10),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(20),
      Q => IO_Write_Data(11),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(19),
      Q => IO_Write_Data(12),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(18),
      Q => IO_Write_Data(13),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(17),
      Q => IO_Write_Data(14),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(16),
      Q => IO_Write_Data(15),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(15),
      Q => IO_Write_Data(16),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(14),
      Q => IO_Write_Data(17),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(13),
      Q => IO_Write_Data(18),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(12),
      Q => IO_Write_Data(19),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(30),
      Q => IO_Write_Data(1),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(11),
      Q => IO_Write_Data(20),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(10),
      Q => IO_Write_Data(21),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(9),
      Q => IO_Write_Data(22),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(8),
      Q => IO_Write_Data(23),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(7),
      Q => IO_Write_Data(24),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(6),
      Q => IO_Write_Data(25),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(5),
      Q => IO_Write_Data(26),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(4),
      Q => IO_Write_Data(27),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(3),
      Q => IO_Write_Data(28),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(2),
      Q => IO_Write_Data(29),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(29),
      Q => IO_Write_Data(2),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(1),
      Q => IO_Write_Data(30),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(0),
      Q => IO_Write_Data(31),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(28),
      Q => IO_Write_Data(3),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(27),
      Q => IO_Write_Data(4),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(26),
      Q => IO_Write_Data(5),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(25),
      Q => IO_Write_Data(6),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(24),
      Q => IO_Write_Data(7),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(23),
      Q => IO_Write_Data(8),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => IO_Addr_Strobe00_in,
      D => LMB_WriteDBus(22),
      Q => IO_Write_Data(9),
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.IO_Write_Strobe_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => LMB_AddrStrobe,
      I1 => LMB_ABus(1),
      I2 => LMB_ABus(0),
      I3 => LMB_WriteStrobe,
      O => \IO_Write_Strobe__0\
    );
\Using_IO_Bus.IO_Write_Strobe_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \IO_Write_Strobe__0\,
      Q => IO_Write_Strobe,
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.io_bus_read_data[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \Using_IO_Bus.io_read_keep_reg_n_0\,
      I1 => IO_Ready,
      O => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(0),
      Q => Sl_DBus(31),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(10),
      Q => Sl_DBus(21),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(11),
      Q => Sl_DBus(20),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(12),
      Q => Sl_DBus(19),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(13),
      Q => Sl_DBus(18),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(14),
      Q => Sl_DBus(17),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(15),
      Q => Sl_DBus(16),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(16),
      Q => Sl_DBus(15),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(17),
      Q => Sl_DBus(14),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(18),
      Q => Sl_DBus(13),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(19),
      Q => Sl_DBus(12),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(1),
      Q => Sl_DBus(30),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(20),
      Q => Sl_DBus(11),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(21),
      Q => Sl_DBus(10),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(22),
      Q => Sl_DBus(9),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(23),
      Q => Sl_DBus(8),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(24),
      Q => Sl_DBus(7),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(25),
      Q => Sl_DBus(6),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(26),
      Q => Sl_DBus(5),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(27),
      Q => Sl_DBus(4),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(28),
      Q => Sl_DBus(3),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(29),
      Q => Sl_DBus(2),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(2),
      Q => Sl_DBus(29),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(30),
      Q => Sl_DBus(1),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(31),
      Q => Sl_DBus(0),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(3),
      Q => Sl_DBus(28),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(4),
      Q => Sl_DBus(27),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(5),
      Q => Sl_DBus(26),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(6),
      Q => Sl_DBus(25),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(7),
      Q => Sl_DBus(24),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(8),
      Q => Sl_DBus(23),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_bus_read_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(9),
      Q => Sl_DBus(22),
      R => \Using_IO_Bus.io_bus_read_data[31]_i_1_n_0\
    );
\Using_IO_Bus.io_read_keep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3333333A0000000"
    )
        port map (
      I0 => LMB_ReadStrobe,
      I1 => IO_Ready,
      I2 => LMB_AddrStrobe,
      I3 => LMB_ABus(1),
      I4 => LMB_ABus(0),
      I5 => \Using_IO_Bus.io_read_keep_reg_n_0\,
      O => \Using_IO_Bus.io_read_keep_i_1_n_0\
    );
\Using_IO_Bus.io_read_keep_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_IO_Bus.io_read_keep_i_1_n_0\,
      Q => \Using_IO_Bus.io_read_keep_reg_n_0\,
      R => IO_Addr_Strobe0
    );
\Using_IO_Bus.io_ready_Q_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lmb_io_select_keep,
      I1 => IO_Ready,
      O => io_ready_Q0
    );
\Using_IO_Bus.io_ready_Q_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => io_ready_Q0,
      Q => io_ready_Q,
      R => '0'
    );
\Using_IO_Bus.lmb_io_select_keep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D555C000"
    )
        port map (
      I0 => IO_Ready,
      I1 => LMB_AddrStrobe,
      I2 => LMB_ABus(1),
      I3 => LMB_ABus(0),
      I4 => lmb_io_select_keep,
      O => \Using_IO_Bus.lmb_io_select_keep_i_1_n_0\
    );
\Using_IO_Bus.lmb_io_select_keep_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_IO_Bus.lmb_io_select_keep_i_1_n_0\,
      Q => lmb_io_select_keep,
      R => IO_Addr_Strobe0
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\lmb_abus_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_ABus(24),
      Q => p_0_in19_in,
      R => '0'
    );
\lmb_abus_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_ABus(25),
      Q => \lmb_abus_Q_reg_n_0_[2]\,
      R => '0'
    );
\lmb_abus_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_ABus(26),
      Q => \lmb_abus_Q_reg_n_0_[3]\,
      R => '0'
    );
\lmb_abus_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_ABus(27),
      Q => \lmb_abus_Q_reg_n_0_[4]\,
      R => '0'
    );
\lmb_abus_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_ABus(28),
      Q => \lmb_abus_Q_reg_n_0_[5]\,
      R => '0'
    );
\lmb_abus_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_ABus(29),
      Q => \lmb_abus_Q_reg_n_0_[6]\,
      R => '0'
    );
lmb_reg_read_Q_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => lmb_reg_read,
      Q => lmb_reg_read_Q,
      R => '0'
    );
lmb_reg_read_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => LMB_ABus(0),
      I1 => LMB_ABus(1),
      I2 => LMB_AddrStrobe,
      I3 => LMB_ReadStrobe,
      O => lmb_reg_read0
    );
lmb_reg_read_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => lmb_reg_read0,
      Q => lmb_reg_read,
      R => '0'
    );
lmb_reg_write_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => LMB_ABus(0),
      I1 => LMB_ABus(1),
      I2 => LMB_AddrStrobe,
      I3 => LMB_WriteStrobe,
      O => lmb_reg_write0
    );
lmb_reg_write_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => lmb_reg_write0,
      Q => lmb_reg_write,
      R => '0'
    );
uart_tx_write_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in19_in,
      I1 => lmb_reg_write,
      I2 => uart_tx_write_inferred_i_2_n_0,
      O => uart_tx_write
    );
uart_tx_write_inferred_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \lmb_abus_Q_reg_n_0_[3]\,
      I1 => \lmb_abus_Q_reg_n_0_[6]\,
      I2 => \lmb_abus_Q_reg_n_0_[5]\,
      I3 => \lmb_abus_Q_reg_n_0_[2]\,
      I4 => \lmb_abus_Q_reg_n_0_[4]\,
      O => uart_tx_write_inferred_i_2_n_0
    );
\write_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(31),
      Q => write_data(0),
      R => '0'
    );
\write_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(21),
      Q => write_data(10),
      R => '0'
    );
\write_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(20),
      Q => write_data(11),
      R => '0'
    );
\write_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(19),
      Q => write_data(12),
      R => '0'
    );
\write_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(18),
      Q => write_data(13),
      R => '0'
    );
\write_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(17),
      Q => write_data(14),
      R => '0'
    );
\write_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(16),
      Q => write_data(15),
      R => '0'
    );
\write_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(15),
      Q => write_data(16),
      R => '0'
    );
\write_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(14),
      Q => write_data(17),
      R => '0'
    );
\write_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(13),
      Q => write_data(18),
      R => '0'
    );
\write_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(12),
      Q => write_data(19),
      R => '0'
    );
\write_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(30),
      Q => write_data(1),
      R => '0'
    );
\write_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(11),
      Q => write_data(20),
      R => '0'
    );
\write_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(10),
      Q => write_data(21),
      R => '0'
    );
\write_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(9),
      Q => write_data(22),
      R => '0'
    );
\write_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(8),
      Q => write_data(23),
      R => '0'
    );
\write_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(7),
      Q => write_data(24),
      R => '0'
    );
\write_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(6),
      Q => write_data(25),
      R => '0'
    );
\write_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(5),
      Q => write_data(26),
      R => '0'
    );
\write_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(4),
      Q => write_data(27),
      R => '0'
    );
\write_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(3),
      Q => write_data(28),
      R => '0'
    );
\write_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(2),
      Q => write_data(29),
      R => '0'
    );
\write_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(29),
      Q => write_data(2),
      R => '0'
    );
\write_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(1),
      Q => write_data(30),
      R => '0'
    );
\write_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(0),
      Q => write_data(31),
      R => '0'
    );
\write_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(28),
      Q => write_data(3),
      R => '0'
    );
\write_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(27),
      Q => write_data(4),
      R => '0'
    );
\write_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(26),
      Q => write_data(5),
      R => '0'
    );
\write_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(25),
      Q => write_data(6),
      R => '0'
    );
\write_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(24),
      Q => write_data(7),
      R => '0'
    );
\write_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(23),
      Q => write_data(8),
      R => '0'
    );
\write_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => LMB_WriteDBus(22),
      Q => write_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_bram_if_cntlr is
  port (
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_Ready : out STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_Clk : in STD_LOGIC;
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_bram_if_cntlr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_bram_if_cntlr is
  signal Sl_Rdy : STD_LOGIC;
  signal lmb_as : STD_LOGIC;
  signal lmb_select : STD_LOGIC;
begin
\BRAM_WEN_A[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => LMB_WriteStrobe,
      I1 => LMB_ABus(0),
      I2 => LMB_ABus(1),
      I3 => LMB_BE(0),
      O => BRAM_WEN_A(0)
    );
\BRAM_WEN_A[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => LMB_WriteStrobe,
      I1 => LMB_ABus(0),
      I2 => LMB_ABus(1),
      I3 => LMB_BE(1),
      O => BRAM_WEN_A(1)
    );
\BRAM_WEN_A[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => LMB_WriteStrobe,
      I1 => LMB_ABus(0),
      I2 => LMB_ABus(1),
      I3 => LMB_BE(2),
      O => BRAM_WEN_A(2)
    );
\BRAM_WEN_A[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => LMB_WriteStrobe,
      I1 => LMB_ABus(0),
      I2 => LMB_ABus(1),
      I3 => LMB_BE(3),
      O => BRAM_WEN_A(3)
    );
\No_ECC.Sl_Rdy_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LMB_ABus(0),
      I1 => LMB_ABus(1),
      O => lmb_select
    );
\No_ECC.Sl_Rdy_reg\: unisim.vcomponents.FDRE
     port map (
      C => LMB_Clk,
      CE => '1',
      D => lmb_select,
      Q => Sl_Rdy,
      R => LMB_Rst
    );
\No_ECC.lmb_as_reg\: unisim.vcomponents.FDRE
     port map (
      C => LMB_Clk,
      CE => '1',
      D => LMB_AddrStrobe,
      Q => lmb_as,
      R => LMB_Rst
    );
Sl_Ready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lmb_as,
      I1 => Sl_Rdy,
      O => Sl_Ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_bram_if_cntlr__parameterized1\ is
  port (
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_Ready : out STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_Clk : in STD_LOGIC;
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_bram_if_cntlr__parameterized1\ : entity is "lmb_bram_if_cntlr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_bram_if_cntlr__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_bram_if_cntlr__parameterized1\ is
  signal Sl_Rdy : STD_LOGIC;
  signal lmb_as : STD_LOGIC;
  signal lmb_select : STD_LOGIC;
begin
\BRAM_WEN_A[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => LMB_ABus(0),
      I1 => LMB_WriteStrobe,
      I2 => LMB_BE(0),
      O => BRAM_WEN_A(0)
    );
\BRAM_WEN_A[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => LMB_ABus(0),
      I1 => LMB_WriteStrobe,
      I2 => LMB_BE(1),
      O => BRAM_WEN_A(1)
    );
\BRAM_WEN_A[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => LMB_ABus(0),
      I1 => LMB_WriteStrobe,
      I2 => LMB_BE(2),
      O => BRAM_WEN_A(2)
    );
\BRAM_WEN_A[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => LMB_ABus(0),
      I1 => LMB_WriteStrobe,
      I2 => LMB_BE(3),
      O => BRAM_WEN_A(3)
    );
\No_ECC.Sl_Rdy_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LMB_ABus(0),
      O => lmb_select
    );
\No_ECC.Sl_Rdy_reg\: unisim.vcomponents.FDRE
     port map (
      C => LMB_Clk,
      CE => '1',
      D => lmb_select,
      Q => Sl_Rdy,
      R => LMB_Rst
    );
\No_ECC.lmb_as_reg\: unisim.vcomponents.FDRE
     port map (
      C => LMB_Clk,
      CE => '1',
      D => LMB_AddrStrobe,
      Q => lmb_as,
      R => LMB_Rst
    );
Sl_Ready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lmb_as,
      I1 => Sl_Rdy,
      O => Sl_Ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_v10 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 63 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 1 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 1 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 1 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 1 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute C_EXT_RESET_HIGH : integer;
  attribute C_EXT_RESET_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_v10 : entity is 1;
  attribute C_LMB_AWIDTH : integer;
  attribute C_LMB_AWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_v10 : entity is 32;
  attribute C_LMB_DWIDTH : integer;
  attribute C_LMB_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_v10 : entity is 32;
  attribute C_LMB_NUM_SLAVES : integer;
  attribute C_LMB_NUM_SLAVES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_v10 : entity is 2;
  attribute C_LMB_PROTOCOL : integer;
  attribute C_LMB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_v10 : entity is 0;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_v10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_v10 is
  signal \^m_abus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^m_addrstrobe\ : STD_LOGIC;
  signal \^m_be\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^m_dbus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^m_readstrobe\ : STD_LOGIC;
  signal \^m_writestrobe\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of POR_FF_I : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of POR_FF_I : label is "FDS";
begin
  LMB_ABus(0 to 31) <= \^m_abus\(0 to 31);
  LMB_AddrStrobe <= \^m_addrstrobe\;
  LMB_BE(0 to 3) <= \^m_be\(0 to 3);
  LMB_ReadStrobe <= \^m_readstrobe\;
  LMB_WriteDBus(0 to 31) <= \^m_dbus\(0 to 31);
  LMB_WriteStrobe <= \^m_writestrobe\;
  \^m_abus\(0 to 31) <= M_ABus(0 to 31);
  \^m_addrstrobe\ <= M_AddrStrobe;
  \^m_be\(0 to 3) <= M_BE(0 to 3);
  \^m_dbus\(0 to 31) <= M_DBus(0 to 31);
  \^m_readstrobe\ <= M_ReadStrobe;
  \^m_writestrobe\ <= M_WriteStrobe;
LMB_CE_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Sl_CE(0),
      I1 => Sl_CE(1),
      O => LMB_CE
    );
\LMB_ReadDBus[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(0),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(32),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(0)
    );
\LMB_ReadDBus[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(10),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(42),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(10)
    );
\LMB_ReadDBus[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(11),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(43),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(11)
    );
\LMB_ReadDBus[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(12),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(44),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(12)
    );
\LMB_ReadDBus[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(13),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(45),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(13)
    );
\LMB_ReadDBus[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(14),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(46),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(14)
    );
\LMB_ReadDBus[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(15),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(47),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(15)
    );
\LMB_ReadDBus[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(16),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(48),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(16)
    );
\LMB_ReadDBus[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(17),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(49),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(17)
    );
\LMB_ReadDBus[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(18),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(50),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(18)
    );
\LMB_ReadDBus[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(19),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(51),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(19)
    );
\LMB_ReadDBus[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(1),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(33),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(1)
    );
\LMB_ReadDBus[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(20),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(52),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(20)
    );
\LMB_ReadDBus[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(21),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(53),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(21)
    );
\LMB_ReadDBus[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(22),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(54),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(22)
    );
\LMB_ReadDBus[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(23),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(55),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(23)
    );
\LMB_ReadDBus[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(24),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(56),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(24)
    );
\LMB_ReadDBus[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(25),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(57),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(25)
    );
\LMB_ReadDBus[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(26),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(58),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(26)
    );
\LMB_ReadDBus[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(27),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(59),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(27)
    );
\LMB_ReadDBus[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(28),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(60),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(28)
    );
\LMB_ReadDBus[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(29),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(61),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(29)
    );
\LMB_ReadDBus[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(2),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(34),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(2)
    );
\LMB_ReadDBus[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(30),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(62),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(30)
    );
\LMB_ReadDBus[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(31),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(63),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(31)
    );
\LMB_ReadDBus[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(3),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(35),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(3)
    );
\LMB_ReadDBus[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(4),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(36),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(4)
    );
\LMB_ReadDBus[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(5),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(37),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(5)
    );
\LMB_ReadDBus[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(6),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(38),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(6)
    );
\LMB_ReadDBus[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(7),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(39),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(7)
    );
\LMB_ReadDBus[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(8),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(40),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(8)
    );
\LMB_ReadDBus[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Sl_DBus(9),
      I1 => Sl_Ready(0),
      I2 => Sl_DBus(41),
      I3 => Sl_Ready(1),
      O => LMB_ReadDBus(9)
    );
LMB_Ready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Sl_Ready(0),
      I1 => Sl_Ready(1),
      O => LMB_Ready
    );
LMB_UE_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Sl_UE(0),
      I1 => Sl_UE(1),
      O => LMB_UE
    );
LMB_Wait_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Sl_Wait(0),
      I1 => Sl_Wait(1),
      O => LMB_Wait
    );
POR_FF_I: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => LMB_Clk,
      CE => '1',
      D => '0',
      Q => LMB_Rst,
      S => SYS_Rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_v10__parameterized1\ is
  port (
    LMB_Rst : out STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_v10__parameterized1\ : entity is "lmb_v10";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_v10__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_v10__parameterized1\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of POR_FF_I : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of POR_FF_I : label is "FDS";
begin
POR_FF_I: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => LMB_Clk,
      CE => '1',
      D => '0',
      Q => LMB_Rst,
      S => SYS_Rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_LUT1 is
  port (
    Ext_JTAG_TDI : out STD_LOGIC;
    I0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_LUT1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_LUT1 is
  signal lut1_o : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of lut1_o : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Ext_JTAG_TDI <= lut1_o;
\Using_FPGA.Native\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => lut1_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E is
  port (
    tdo : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \Use_E2.BSCANE2_I_i_8_0\ : in STD_LOGIC;
    sel_n_reg : in STD_LOGIC;
    sel_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel_n_reg_1 : in STD_LOGIC;
    sel_n_reg_2 : in STD_LOGIC;
    sel_n_reg_3 : in STD_LOGIC;
    \Use_E2.BSCANE2_I_i_1_0\ : in STD_LOGIC;
    \Use_E2.BSCANE2_I_i_1_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Dbg_TDO_0 : in STD_LOGIC;
    \Use_E2.BSCANE2_I_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    config_TDO_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E is
  signal \Use_E2.BSCANE2_I_i_4_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_8_n_0\ : STD_LOGIC;
  signal config_TDO_1 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/mdm_0/U0/\MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_E2.BSCANE2_I_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEAEAEAEAEA"
    )
        port map (
      I0 => sel_n_reg,
      I1 => sel_n_reg_0(0),
      I2 => sel_n_reg_1,
      I3 => \Use_E2.BSCANE2_I_i_4_n_0\,
      I4 => sel_n_reg_2,
      I5 => sel_n_reg_3,
      O => tdo
    );
\Use_E2.BSCANE2_I_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEBAAA"
    )
        port map (
      I0 => \Use_E2.BSCANE2_I_i_1_0\,
      I1 => \Use_E2.BSCANE2_I_i_1_1\(0),
      I2 => \Use_E2.BSCANE2_I_i_1_1\(2),
      I3 => \Use_E2.BSCANE2_I_i_8_n_0\,
      I4 => Dbg_TDO_0,
      O => \Use_E2.BSCANE2_I_i_4_n_0\
    );
\Use_E2.BSCANE2_I_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACA0ACA"
    )
        port map (
      I0 => \Use_E2.BSCANE2_I_i_4_0\(0),
      I1 => config_TDO_1,
      I2 => \Use_E2.BSCANE2_I_i_1_1\(1),
      I3 => Q(4),
      I4 => config_TDO_2,
      O => \Use_E2.BSCANE2_I_i_8_n_0\
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0167",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => \Use_E2.BSCANE2_I_i_8_0\,
      D => '0',
      Q => config_TDO_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E__parameterized0\ is
  port (
    config_TDO_2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_E2.BSCANE2_I_i_8\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E__parameterized0\ : entity is "mdm_v3_2_18_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E__parameterized0\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/mdm_0/U0/\MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"4287",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => \Use_E2.BSCANE2_I_i_8\,
      D => '0',
      Q => config_TDO_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E__parameterized1\ is
  port (
    \Use_BSCAN.command_reg[5]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \Use_E2.BSCANE2_I_i_9_0\ : in STD_LOGIC;
    \Use_E2.BSCANE2_I_i_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ID_TDO_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E__parameterized1\ : entity is "mdm_v3_2_18_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E__parameterized1\ is
  signal ID_TDO_1 : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_9_n_0\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/mdm_0/U0/\MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_E2.BSCANE2_I_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFB8C8C"
    )
        port map (
      I0 => \Use_E2.BSCANE2_I_i_1\(2),
      I1 => \Use_E2.BSCANE2_I_i_1\(1),
      I2 => \Use_E2.BSCANE2_I_i_1\(4),
      I3 => \Use_E2.BSCANE2_I_i_1\(3),
      I4 => \Use_E2.BSCANE2_I_i_1\(5),
      I5 => \Use_E2.BSCANE2_I_i_9_n_0\,
      O => \Use_BSCAN.command_reg[5]\
    );
\Use_E2.BSCANE2_I_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => \Use_E2.BSCANE2_I_i_1\(1),
      I1 => \Use_E2.BSCANE2_I_i_1\(0),
      I2 => \Use_E2.BSCANE2_I_i_1\(2),
      I3 => ID_TDO_1,
      I4 => Q(4),
      I5 => ID_TDO_2,
      O => \Use_E2.BSCANE2_I_i_9_n_0\
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"4443",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => \Use_E2.BSCANE2_I_i_9_0\,
      D => '0',
      Q => ID_TDO_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E__parameterized2\ is
  port (
    ID_TDO_2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_E2.BSCANE2_I_i_9\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E__parameterized2\ : entity is "mdm_v3_2_18_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E__parameterized2\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/mdm_0/U0/\MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"584D",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => \Use_E2.BSCANE2_I_i_9\,
      D => '0',
      Q => ID_TDO_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_upcnt_n is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    seq_clr : in STD_LOGIC;
    seq_cnt_en : in STD_LOGIC;
    slowest_sync_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_upcnt_n;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_upcnt_n is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal clear : STD_LOGIC;
  signal q_int0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \q_int[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \q_int[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \q_int[4]_i_1\ : label is "soft_lutpair72";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\q_int[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => q_int0(0)
    );
\q_int[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => q_int0(1)
    );
\q_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => q_int0(2)
    );
\q_int[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => q_int0(3)
    );
\q_int[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => q_int0(4)
    );
\q_int[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seq_clr,
      O => clear
    );
\q_int[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => q_int0(5)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => seq_cnt_en,
      D => q_int0(0),
      Q => \^q\(0),
      R => clear
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => seq_cnt_en,
      D => q_int0(1),
      Q => \^q\(1),
      R => clear
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => seq_cnt_en,
      D => q_int0(2),
      Q => \^q\(2),
      R => clear
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => seq_cnt_en,
      D => q_int0(3),
      Q => \^q\(3),
      R => clear
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => seq_cnt_en,
      D => q_int0(4),
      Q => \^q\(4),
      R => clear
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => seq_cnt_en,
      D => q_int0(5),
      Q => \^q\(5),
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE is
  port (
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => Address(0),
      Q => PC_EX_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_491 is
  port (
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_491 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_491;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_491 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => Address(0),
      Q => PC_EX_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_497 is
  port (
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_497 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_497;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_497 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => Address(0),
      Q => PC_EX_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_503 is
  port (
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_503 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_503;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_503 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => Address(0),
      Q => PC_EX_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_509 is
  port (
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_509 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_509;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_509 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => Address(0),
      Q => PC_EX_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_515 is
  port (
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_515 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_515;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_515 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => Address(0),
      Q => PC_EX_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_521 is
  port (
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_521 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_521;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_521 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => Address(0),
      Q => PC_EX_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_527 is
  port (
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_527 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_527;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_527 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => Address(0),
      Q => PC_EX_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_533 is
  port (
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_533 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_533;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_533 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => Address(0),
      Q => PC_EX_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_539 is
  port (
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_539 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_539;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_539 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => Address(0),
      Q => PC_EX_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_545 is
  port (
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_545 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_545;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_545 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => Address(0),
      Q => PC_EX_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_551 is
  port (
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_551 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_551;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_551 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => Address(0),
      Q => PC_EX_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_557 is
  port (
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_557 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_557;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_557 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => Address(0),
      Q => PC_EX_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_563 is
  port (
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_563 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_563;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_563 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => Address(0),
      Q => PC_EX_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_569 is
  port (
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_569 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_569;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_569 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => Address(0),
      Q => PC_EX_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_600 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_22 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_600 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_600;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_600 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_22,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_604 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_23 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_604 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_604;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_604 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_23,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_608 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_24 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_608 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_608;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_608 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_24,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_612 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_25 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_612 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_612;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_612 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_25,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_616 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_26 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_616 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_616;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_616 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_26,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_620 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_27 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_620 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_620;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_620 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_27,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_624 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_28 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_624 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_624;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_624 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_28,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_628 is
  port (
    EX_Op2 : out STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_628 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_628;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_628 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_0,
      Q => EX_Op2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_632 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    D_1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_632 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_632;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_632 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_1,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_636 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_29 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_636 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_636;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_636 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_29,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_640 is
  port (
    Op2 : out STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    D_2 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_640 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_640;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_640 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_2,
      Q => Op2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_644 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    D_3 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_644 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_644;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_644 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_3,
      Q => \Using_FPGA.Native_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_648 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_648 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_648;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_648 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_4,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_652 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_5 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_652 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_652;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_652 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_5,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_656 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_6 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_656 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_656;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_656 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_6,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_660 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_7 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_660 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_660;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_660 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_7,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_664 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_8 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_664 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_664;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_664 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_8,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_668 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_9 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_668 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_668;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_668 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_9,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_672 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_10 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_672 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_672;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_672 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_10,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_676 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_11 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_676 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_676;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_676 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_11,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_680 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_30 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_680 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_680;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_680 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_30,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_684 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_12 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_684 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_684;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_684 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_12,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_688 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_13 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_688 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_688;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_688 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_13,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_692 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_14 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_692 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_692;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_692 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_14,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_696 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_15 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_696 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_696;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_696 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_15,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_700 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_16 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_700 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_700;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_700 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_16,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_704 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_17 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_704 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_704;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_704 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_17,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_708 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_18 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_708 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_708;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_708 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_18,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_712 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_19 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_712 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_712;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_712 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_19,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_716 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_20 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_716 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_716;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_716 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_20,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_720 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_21 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_720 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_720;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_720 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_21,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_724 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_31 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_724 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_724;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_724 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_31,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    DI : out STD_LOGIC;
    buffer_Full : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    S_0 : in STD_LOGIC;
    buffer_Addr_S_I_2 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_Valid : in STD_LOGIC;
    \Using_FPGA.Native_I1\ : in STD_LOGIC;
    \Using_FPGA.Native_I1_0\ : in STD_LOGIC;
    \Using_FPGA.Native_I1_1\ : in STD_LOGIC;
    missed_IFetch : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDS";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => buffer_Addr_S_I_2,
      Q => \^using_fpga.native_0\,
      S => S_0
    );
\Using_FPGA.Native_I2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \Using_FPGA.Native_2\,
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_i_1__0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000DFDFDF"
    )
        port map (
      I0 => ex_Valid,
      I1 => \Using_FPGA.Native_I1\,
      I2 => \Using_FPGA.Native_I1_0\,
      I3 => \^using_fpga.native_0\,
      I4 => \Using_FPGA.Native_I1_1\,
      I5 => missed_IFetch,
      O => DI
    );
\Using_FPGA.Native_i_1__1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \Using_FPGA.Native_I1_1\,
      O => buffer_Full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS_88 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    S_0 : in STD_LOGIC;
    O : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS_88 : entity is "MB_FDS";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS_88 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDS";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => O,
      Q => \Using_FPGA.Native_0\,
      S => S_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS_90 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    S_0 : in STD_LOGIC;
    O : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS_90 : entity is "MB_FDS";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS_90 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDS";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => O,
      Q => \Using_FPGA.Native_0\,
      S => S_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_286 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_286 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_286;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_286 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_289 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_289 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_289;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_289 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_292 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_292 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_292;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_292 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_295 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_295 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_295;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_295 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_298 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_298 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_298;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_298 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_301 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_301 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_301;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_301 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_304 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_304 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_304;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_304 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_307 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_307 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_307;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_307 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_310 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_310 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_310;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_310 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_313 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    \data_rd_reg_reg[29]\ : in STD_LOGIC;
    register_write : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_MSR_1 : in STD_LOGIC;
    PC_EX_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_313 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_313;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_313 is
  signal \^using_fpga.native_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
  \Using_FPGA.Native_0\(0) <= \^using_fpga.native_0\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \^using_fpga.native_0\(0),
      R => '0'
    );
\data_rd_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^using_fpga.native_0\(0),
      I1 => \data_rd_reg_reg[29]\,
      I2 => register_write,
      I3 => D(0),
      I4 => read_register_MSR_1,
      I5 => PC_EX_i(0),
      O => \Using_FPGA.Native_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_316 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    \data_rd_reg_reg[28]\ : in STD_LOGIC;
    register_write : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_MSR_1 : in STD_LOGIC;
    PC_EX_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_316 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_316;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_316 is
  signal \^using_fpga.native_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
  \Using_FPGA.Native_0\(0) <= \^using_fpga.native_0\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \^using_fpga.native_0\(0),
      R => '0'
    );
\data_rd_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^using_fpga.native_0\(0),
      I1 => \data_rd_reg_reg[28]\,
      I2 => register_write,
      I3 => D(0),
      I4 => read_register_MSR_1,
      I5 => PC_EX_i(0),
      O => \Using_FPGA.Native_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_319 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_319 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_319;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_319 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_322 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_322 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_322;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_322 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_325 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_325 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_325;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_325 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_328 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_328 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_328;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_328 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_331 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_331 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_331;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_331 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_334 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_334 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_334;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_334 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_337 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_337 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_337;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_337 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_340 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_340 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_340;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_340 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_343 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_343 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_343;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_343 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_346 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_346 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_346;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_346 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_349 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_349 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_349;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_349 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_352 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_352 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_352;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_352 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_355 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_355 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_355;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_355 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_358 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_358 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_358;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_358 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_361 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_361 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_361;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_361 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_364 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_364 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_364;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_364 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_367 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_367 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_367;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_367 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_370 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_370 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_370;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_370 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_373 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_373 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_373;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_373 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_376 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_376 : entity is "MB_FD";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_376;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_376 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \Using_FPGA.Native_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT2 is
  port (
    byte_i_reg : out STD_LOGIC;
    byte_selects_0 : in STD_LOGIC;
    isbyte : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT2 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => byte_selects_0,
      I1 => isbyte,
      O => byte_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4 is
  port (
    write_Reg_I_S : out STD_LOGIC;
    DReady : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    writing : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4 is
  signal I157_in : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__2_n_0\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => DReady,
      I1 => I157_in,
      I2 => \Using_FPGA.Native_0\,
      I3 => \Using_FPGA.Native_i_2__2_n_0\,
      O => write_Reg_I_S
    );
\Using_FPGA.Native_i_1__61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => writing,
      O => I157_in
    );
\Using_FPGA.Native_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Using_FPGA.Native_1\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      I4 => \Using_FPGA.Native_5\,
      O => \Using_FPGA.Native_i_2__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1\ is
  port (
    opsel1_SPR_Select_1 : out STD_LOGIC;
    instr_OF_raw : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => instr_OF_raw(3),
      I1 => instr_OF_raw(2),
      I2 => instr_OF_raw(1),
      I3 => instr_OF_raw(0),
      O => opsel1_SPR_Select_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized11\ is
  port (
    force_DI2 : out STD_LOGIC;
    force_Val2_N : in STD_LOGIC;
    ex_Valid : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized11\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized11\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => '0',
      I1 => force_Val2_N,
      I2 => ex_Valid,
      I3 => \Using_FPGA.Native_0\,
      O => force_DI2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized13\ is
  port (
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_data_address_i_reg[0]\ : in STD_LOGIC;
    alu_AddSub_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized13\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized13\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA0A"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[0]\,
      I3 => alu_AddSub_1,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_161\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_161\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_161\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_161\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_164\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_164\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_164\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_164\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_167\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_167\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_167\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_167\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_170\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_170\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_170\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_170\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_173\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_173\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_173\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_173\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_176\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_176\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_176\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_176\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_179\ is
  port (
    logic_Res_i : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_179\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_179\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_179\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => EX_Op2,
      I1 => Op1_Logic,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_182\ is
  port (
    logic_Res_i : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_182\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_182\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_182\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_185\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_185\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_185\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_185\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_188\ is
  port (
    logic_Res_i : out STD_LOGIC;
    Op2 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_188\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_188\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_188\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => Op2,
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_191\ is
  port (
    logic_Res_i : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_191\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_191\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_191\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => Shifted,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_194\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_194\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_194\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_194\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_197\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_197\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_197\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_197\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_200\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_200\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_200\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_200\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_203\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_203\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_203\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_203\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_206\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_206\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_206\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_206\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_209\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_209\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_209\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_209\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_212\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_212\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_212\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_212\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_215\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_215\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_215\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_215\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_218\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_218\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_218\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_218\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_221\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_221\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_221\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_221\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_224\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_224\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_224\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_224\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_227\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_227\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_227\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_227\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_230\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_230\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_230\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_230\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_233\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_233\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_233\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_233\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_236\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_236\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_236\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_236\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_239\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_239\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_239\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_239\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_242\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_242\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_242\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_242\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_245\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_245\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_245\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_245\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_248\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_248\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_248\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_248\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_251\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_251\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_251\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_251\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Logic_Oper(1),
      I3 => Logic_Oper(0),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_162\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_162\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_162\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_162\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_165\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_165\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_165\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_165\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_168\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_168\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_168\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_168\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_171\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_171\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_171\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_171\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_174\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_174\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_174\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_174\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_177\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_177\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_177\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_177\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_180\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_180\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_180\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_180\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => Op1_Logic,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_183\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_183\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_183\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_183\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_186\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_186\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_186\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_186\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_189\ is
  port (
    shift_Res : out STD_LOGIC;
    Shifted : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_189\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_189\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_189\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => Shifted,
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_192\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_192\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_192\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_192\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => Shifted,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_195\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_195\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_195\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_195\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_198\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_198\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_198\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_198\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_201\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_201\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_201\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_201\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_204\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_204\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_204\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_204\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_207\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_207\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_207\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_207\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_210\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_210\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_210\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_210\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_213\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_213\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_213\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_213\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_216\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_216\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_216\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_216\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_219\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_219\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_219\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_219\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_222\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_222\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_222\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_222\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_225\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_225\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_225\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_225\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_228\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_228\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_228\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_228\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_231\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_231\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_231\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_231\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_234\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_234\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_234\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_234\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_237\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_237\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_237\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_237\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_240\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_240\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_240\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_240\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_243\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_243\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_243\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_243\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_246\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_246\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_246\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_246\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_249\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_249\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_249\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_249\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_252\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_252\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_252\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_252\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_287\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_287\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_287\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_287\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_290\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_290\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_290\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_290\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_293\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_293\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_293\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_293\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_296\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_296\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_296\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_296\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_299\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_299\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_299\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_299\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_302\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_302\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_302\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_302\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_305\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    raw_Data_Addr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_305\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_305\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_305\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => raw_Data_Addr(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_308\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    raw_Data_Addr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_308\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_308\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_308\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => raw_Data_Addr(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_311\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_311\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_311\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_311\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_314\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_314\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_314\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_314\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_317\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_317\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_317\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_317\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_320\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_320\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_320\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_320\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_323\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_323\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_323\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_323\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_326\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_326\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_326\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_326\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_329\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_329\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_329\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_329\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_332\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_332\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_332\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_332\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_335\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_335\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_335\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_335\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_338\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_338\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_338\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_338\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_341\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_341\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_341\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_341\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_344\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_344\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_344\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_344\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_347\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_347\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_347\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_347\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_350\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_350\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_350\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_350\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_353\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_353\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_353\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_353\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_356\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_356\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_356\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_356\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_359\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_359\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_359\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_359\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_362\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_362\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_362\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_362\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_365\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_365\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_365\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_365\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_368\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_368\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_368\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_368\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_371\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_371\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_371\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_371\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_374\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_374\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_374\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_374\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_377\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_377\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_377\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_377\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => Result_Sel(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21\ is
  port (
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => DI,
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_493\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_493\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_493\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_493\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_499\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_499\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_499\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_499\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_505\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_505\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_505\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_505\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_511\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_511\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_511\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_511\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_517\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_517\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_517\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_517\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_523\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_523\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_523\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_523\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_529\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_529\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_529\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_529\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_535\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_535\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_535\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_535\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_541\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_541\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_541\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_541\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_547\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_547\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_547\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_547\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_553\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_553\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_553\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_553\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_559\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_559\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_559\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_559\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_565\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_565\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_565\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_565\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_571\ is
  port (
    xor_Sum : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_571\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_571\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_571\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => xor_Sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_490\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_490\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_490\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_490\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_496\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_496\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_496\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_496\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_502\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_502\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_502\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_502\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_508\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_508\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_508\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_508\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_514\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_514\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_514\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_514\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_520\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_520\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_520\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_520\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_526\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_526\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_526\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_526\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_532\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_532\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_532\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_532\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_538\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_538\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_538\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_538\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_544\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_544\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_544\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_544\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_550\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_550\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_550\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_550\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_556\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_556\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_556\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_556\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_562\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_562\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_562\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_562\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_568\ is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pc_Sum : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_568\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_568\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_568\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => pc_Sum,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized3\ is
  port (
    opsel1_SPR_Select_2_1 : out STD_LOGIC;
    instr_OF_raw : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized3\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized3\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => instr_OF_raw(3),
      I1 => instr_OF_raw(2),
      I2 => instr_OF_raw(1),
      I3 => instr_OF_raw(0),
      O => opsel1_SPR_Select_2_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized3_83\ is
  port (
    force_jump2 : out STD_LOGIC;
    ex_Valid : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    force2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized3_83\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized3_83\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized3_83\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ex_Valid,
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => force2,
      O => force_jump2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5\ is
  port (
    res_forward1_1 : out STD_LOGIC;
    reg1_Addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => reg1_Addr(1),
      I1 => reg1_Addr(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => \Using_FPGA.Native_1\,
      O => res_forward1_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5_74\ is
  port (
    res_forward1_2 : out STD_LOGIC;
    reg1_Addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5_74\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5_74\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5_74\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => reg1_Addr(1),
      I1 => reg1_Addr(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => \Using_FPGA.Native_1\,
      O => res_forward1_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5_75\ is
  port (
    res_forward2_1 : out STD_LOGIC;
    imm_Value : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5_75\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5_75\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5_75\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => imm_Value(1),
      I1 => imm_Value(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => \Using_FPGA.Native_1\,
      O => res_forward2_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5_76\ is
  port (
    res_forward2_2 : out STD_LOGIC;
    imm_Value : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5_76\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5_76\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5_76\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => imm_Value(1),
      I1 => imm_Value(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => \Using_FPGA.Native_1\,
      O => res_forward2_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized7\ is
  port (
    res_Forward1 : out STD_LOGIC;
    res_forward1_1 : in STD_LOGIC;
    res_forward1_2 : in STD_LOGIC;
    res_forward1_3 : in STD_LOGIC;
    write_Reg_I_S : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized7\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized7\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => res_forward1_1,
      I1 => res_forward1_2,
      I2 => res_forward1_3,
      I3 => write_Reg_I_S,
      O => res_Forward1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized7_78\ is
  port (
    res_Forward2 : out STD_LOGIC;
    res_forward2_1 : in STD_LOGIC;
    res_forward2_2 : in STD_LOGIC;
    res_forward2_3 : in STD_LOGIC;
    write_Reg_I_S : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized7_78\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized7_78\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized7_78\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => res_forward2_1,
      I1 => res_forward2_2,
      I2 => res_forward2_3,
      I3 => write_Reg_I_S,
      O => res_Forward2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized9\ is
  port (
    correct_Carry_Select : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized9\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized9\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F0"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => '0',
      O => correct_Carry_Select
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5 is
  port (
    of_PipeRun_Select : out STD_LOGIC;
    mul_Executing : in STD_LOGIC;
    of_Valid_Raw : in STD_LOGIC;
    I267_out : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => mul_Executing,
      I1 => of_Valid_Raw,
      I2 => I267_out,
      I3 => \Using_FPGA.Native_0\,
      I4 => \Using_FPGA.Native_1\,
      O => of_PipeRun_Select
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5__parameterized1\ is
  port (
    of_PipeRun_without_dready : out STD_LOGIC;
    mul_Executing : in STD_LOGIC;
    of_Valid_Raw : in STD_LOGIC;
    I267_out : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5__parameterized1\ : entity is "MB_LUT5";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5__parameterized1\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => mul_Executing,
      I1 => of_Valid_Raw,
      I2 => I267_out,
      I3 => \Using_FPGA.Native_0\,
      I4 => \Using_FPGA.Native_1\,
      O => of_PipeRun_without_dready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_601 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_601 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_601;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_601 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_605 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_605 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_605;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_605 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_609 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_609 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_609;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_609 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_613 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_613 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_613;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_613 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_617 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_617 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_617;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_617 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_621 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_621 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_621;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_621 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_625 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_625 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_625;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_625 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_629 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_629 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_629;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_629 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_633 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_633 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_633;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_633 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_637 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_0 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_637 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_637;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_637 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3_0,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_641 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_641 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_641;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_641 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3_1,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_645 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_2 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_645 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_645;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_645 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3_2,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_649 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_3 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_649 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_649;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_649 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3_3,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_653 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_4 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_653 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_653;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_653 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3_4,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_657 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_5 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_657 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_657;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_657 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3_5,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_661 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_661 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_661;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_661 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_665 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_665 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_665;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_665 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_669 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_669 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_669;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_669 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_673 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_673 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_673;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_673 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_677 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_677 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_677;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_677 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_681 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_681 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_681;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_681 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_685 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_685 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_685;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_685 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_689 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_689 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_689;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_689 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_693 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_693 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_693;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_693 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_697 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_697 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_697;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_697 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_701 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_701 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_701;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_701 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_705 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_705 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_705;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_705 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_709 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_709 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_709;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_709 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_713 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_713 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_713;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_713 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_717 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_717 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_717;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_717 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_721 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_6 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_721 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_721;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_721 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3_6,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized10\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    byte_selects_1 : in STD_LOGIC;
    byte_selects_0 : in STD_LOGIC;
    isbyte : in STD_LOGIC;
    isdoublet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized10\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized10\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"151F151F454F454F"
    )
        port map (
      I0 => byte_selects_1,
      I1 => byte_selects_0,
      I2 => isbyte,
      I3 => isdoublet,
      I4 => '0',
      I5 => '1',
      O5 => D(0),
      O6 => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized12\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    low_addr_i_0 : in STD_LOGIC;
    low_addr_i_1 : in STD_LOGIC;
    isbyte : in STD_LOGIC;
    isdoublet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized12\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized12\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0CC00CC000A000A0"
    )
        port map (
      I0 => low_addr_i_0,
      I1 => low_addr_i_1,
      I2 => isbyte,
      I3 => isdoublet,
      I4 => '0',
      I5 => '1',
      O5 => D(0),
      O6 => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized14\ is
  port (
    sel_Write_Mux_MSB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    isbyte : in STD_LOGIC;
    isdoublet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized14\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized14\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"1111111155555555"
    )
        port map (
      I0 => isbyte,
      I1 => isdoublet,
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '1',
      O5 => sel_Write_Mux_MSB(0),
      O6 => sel_Write_Mux_MSB(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_10\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_10\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_10\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_11\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_11\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_11\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_12\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_12\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_12\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_13\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_13\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_13\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_14\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_14\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_14\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_15\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_15\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_15\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_16\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_16\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_16\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_17\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_17\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_17\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_3\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_3\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_3\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_4\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_4\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_4\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_5\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_5\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_5\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_6\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_6\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_6\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_7\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_7\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_7\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_8\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_8\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_8\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_825\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trace_data_write_value_i_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    isbyte : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_825\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_825\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_825\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => \trace_data_write_value_i_reg[16]\(3),
      I1 => \trace_data_write_value_i_reg[16]\(1),
      I2 => \trace_data_write_value_i_reg[16]\(2),
      I3 => \trace_data_write_value_i_reg[16]\(0),
      I4 => isbyte,
      I5 => '1',
      O5 => D(1),
      O6 => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_826\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trace_data_write_value_i_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    isbyte : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_826\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_826\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_826\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => \trace_data_write_value_i_reg[17]\(3),
      I1 => \trace_data_write_value_i_reg[17]\(1),
      I2 => \trace_data_write_value_i_reg[17]\(2),
      I3 => \trace_data_write_value_i_reg[17]\(0),
      I4 => isbyte,
      I5 => '1',
      O5 => D(1),
      O6 => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_827\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trace_data_write_value_i_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    isbyte : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_827\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_827\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_827\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => \trace_data_write_value_i_reg[18]\(3),
      I1 => \trace_data_write_value_i_reg[18]\(1),
      I2 => \trace_data_write_value_i_reg[18]\(2),
      I3 => \trace_data_write_value_i_reg[18]\(0),
      I4 => isbyte,
      I5 => '1',
      O5 => D(1),
      O6 => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_828\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trace_data_write_value_i_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    isbyte : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_828\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_828\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_828\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => \trace_data_write_value_i_reg[19]\(3),
      I1 => \trace_data_write_value_i_reg[19]\(1),
      I2 => \trace_data_write_value_i_reg[19]\(2),
      I3 => \trace_data_write_value_i_reg[19]\(0),
      I4 => isbyte,
      I5 => '1',
      O5 => D(1),
      O6 => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_829\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trace_data_write_value_i_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sel_Write_Mux_MSB : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_829\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_829\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_829\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => \trace_data_write_value_i_reg[8]\(0),
      I1 => \trace_data_write_value_i_reg[8]\(2),
      I2 => \trace_data_write_value_i_reg[8]\(1),
      I3 => \trace_data_write_value_i_reg[8]\(3),
      I4 => sel_Write_Mux_MSB(1),
      I5 => sel_Write_Mux_MSB(0),
      O5 => D(0),
      O6 => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_830\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trace_data_write_value_i_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sel_Write_Mux_MSB : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_830\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_830\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_830\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => \trace_data_write_value_i_reg[9]\(0),
      I1 => \trace_data_write_value_i_reg[9]\(2),
      I2 => \trace_data_write_value_i_reg[9]\(1),
      I3 => \trace_data_write_value_i_reg[9]\(3),
      I4 => sel_Write_Mux_MSB(1),
      I5 => sel_Write_Mux_MSB(0),
      O5 => D(0),
      O6 => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_831\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trace_data_write_value_i_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sel_Write_Mux_MSB : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_831\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_831\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_831\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => \trace_data_write_value_i_reg[10]\(0),
      I1 => \trace_data_write_value_i_reg[10]\(2),
      I2 => \trace_data_write_value_i_reg[10]\(1),
      I3 => \trace_data_write_value_i_reg[10]\(3),
      I4 => sel_Write_Mux_MSB(1),
      I5 => sel_Write_Mux_MSB(0),
      O5 => D(0),
      O6 => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_832\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trace_data_write_value_i_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sel_Write_Mux_MSB : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_832\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_832\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_832\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => \trace_data_write_value_i_reg[11]\(0),
      I1 => \trace_data_write_value_i_reg[11]\(2),
      I2 => \trace_data_write_value_i_reg[11]\(1),
      I3 => \trace_data_write_value_i_reg[11]\(3),
      I4 => sel_Write_Mux_MSB(1),
      I5 => sel_Write_Mux_MSB(0),
      O5 => D(0),
      O6 => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_833\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trace_data_write_value_i_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sel_Write_Mux_MSB : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_833\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_833\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_833\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => \trace_data_write_value_i_reg[12]\(0),
      I1 => \trace_data_write_value_i_reg[12]\(2),
      I2 => \trace_data_write_value_i_reg[12]\(1),
      I3 => \trace_data_write_value_i_reg[12]\(3),
      I4 => sel_Write_Mux_MSB(1),
      I5 => sel_Write_Mux_MSB(0),
      O5 => D(0),
      O6 => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_834\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trace_data_write_value_i_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sel_Write_Mux_MSB : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_834\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_834\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_834\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => \trace_data_write_value_i_reg[13]\(0),
      I1 => \trace_data_write_value_i_reg[13]\(2),
      I2 => \trace_data_write_value_i_reg[13]\(1),
      I3 => \trace_data_write_value_i_reg[13]\(3),
      I4 => sel_Write_Mux_MSB(1),
      I5 => sel_Write_Mux_MSB(0),
      O5 => D(0),
      O6 => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_835\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trace_data_write_value_i_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sel_Write_Mux_MSB : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_835\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_835\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_835\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => \trace_data_write_value_i_reg[14]\(0),
      I1 => \trace_data_write_value_i_reg[14]\(2),
      I2 => \trace_data_write_value_i_reg[14]\(1),
      I3 => \trace_data_write_value_i_reg[14]\(3),
      I4 => sel_Write_Mux_MSB(1),
      I5 => sel_Write_Mux_MSB(0),
      O5 => D(0),
      O6 => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_836\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trace_data_write_value_i_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sel_Write_Mux_MSB : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_836\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_836\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_836\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => \trace_data_write_value_i_reg[15]\(0),
      I1 => \trace_data_write_value_i_reg[15]\(2),
      I2 => \trace_data_write_value_i_reg[15]\(1),
      I3 => \trace_data_write_value_i_reg[15]\(3),
      I4 => sel_Write_Mux_MSB(1),
      I5 => sel_Write_Mux_MSB(0),
      O5 => D(0),
      O6 => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_9\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_9\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_9\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[9]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[9]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_762\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_762\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_762\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_762\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[8]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_764\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_764\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_764\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_764\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[7]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_766\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[6]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_766\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_766\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_766\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[6]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_768\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[5]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_768\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_768\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_768\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[5]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_770\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_770\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_770\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_770\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[4]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_772\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_772\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_772\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_772\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[3]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_774\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    EX_Op1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_774\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_774\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_774\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => EX_Op2,
      I1 => alu_Op(0),
      I2 => EX_Op1,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_776\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_I2\ : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_I2_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_776\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_776\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_776\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_I2\,
      I1 => alu_Op(0),
      I2 => \Using_FPGA.Native_I2_0\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_778\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_778\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_778\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_778\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[2]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_780\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Op2 : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[29]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_780\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_780\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_780\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Op2,
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[29]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_782\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \trace_data_address_i_reg[28]\ : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[28]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_782\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_782\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_782\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \trace_data_address_i_reg[28]\,
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[28]_0\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_784\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[27]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_784\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_784\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_784\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[27]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_786\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[26]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_786\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_786\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_786\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[26]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_788\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[25]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_788\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_788\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_788\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[25]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_790\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[24]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_790\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_790\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_790\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[24]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_792\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[23]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_792\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_792\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_792\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[23]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_794\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[22]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_794\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_794\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_794\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[22]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_796\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[21]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_796\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_796\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_796\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[21]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_798\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[20]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_798\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_798\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_798\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[20]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_800\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_800\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_800\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_800\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[1]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_802\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[19]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_802\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_802\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_802\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[19]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_804\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[18]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_804\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_804\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_804\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[18]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_806\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_806\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_806\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_806\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[17]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_808\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_808\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_808\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_808\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[16]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_810\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_810\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_810\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_810\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[15]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_812\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[14]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_812\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_812\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_812\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[14]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_814\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[13]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_814\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_814\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_814\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[13]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_816\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[12]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_816\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_816\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_816\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[12]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_818\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[11]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_818\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_818\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_818\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[11]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_820\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_820\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_820\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_820\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \trace_data_address_i_reg[10]\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized4\ is
  port (
    low_addr_i_0 : out STD_LOGIC;
    low_addr_i_1 : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    Op1_Low : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \trace_data_address_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized4\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized4\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"8778877866666666"
    )
        port map (
      I0 => EX_Op2,
      I1 => Op1_Low(0),
      I2 => \trace_data_address_i_reg[31]\,
      I3 => Op1_Low(1),
      I4 => '0',
      I5 => '1',
      O5 => low_addr_i_0,
      O6 => low_addr_i_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized6\ is
  port (
    byte_selects_0 : out STD_LOGIC;
    byte_selects_1 : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    Op1_Low : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \trace_data_byte_enable_i_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized6\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized6\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"7887877899996666"
    )
        port map (
      I0 => EX_Op2,
      I1 => Op1_Low(0),
      I2 => \trace_data_byte_enable_i_reg[1]\,
      I3 => Op1_Low(1),
      I4 => '1',
      I5 => '1',
      O5 => byte_selects_0,
      O6 => byte_selects_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized8\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    byte_selects_1 : in STD_LOGIC;
    byte_selects_0 : in STD_LOGIC;
    isbyte : in STD_LOGIC;
    isdoublet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized8\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized8\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"2A2F2A2F8A8F8A8F"
    )
        port map (
      I0 => byte_selects_1,
      I1 => byte_selects_0,
      I2 => isbyte,
      I3 => isdoublet,
      I4 => '0',
      I5 => '1',
      O5 => D(0),
      O6 => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_409 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_409 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_409;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_409 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_410 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_410 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_410;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_410 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_411 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_411 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_411;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_411 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_412 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_412 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_412;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_412 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_413 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_413 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_413;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_413 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_414 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_414 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_414;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_414 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_415 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_415 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_415;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_415 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_416 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_416 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_416;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_416 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_417 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_417 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_417;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_417 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_418 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_418 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_418;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_418 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_419 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_419 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_419;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_419 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_420 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_420 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_420;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_420 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_421 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_421 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_421;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_421 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_422 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_422 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_422;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_422 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Clk_0(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_423 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_423 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_423;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_423 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_424 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_424 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_424;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_424 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Clk_0(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_425 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_425 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_425;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_425 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_426 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_426 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_426;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_426 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_427 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_427 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_427;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_427 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_428 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_428 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_428;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_428 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Clk_0(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_429 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_429 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_429;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_429 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_430 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_430 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_430;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_430 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Clk_0(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_431 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_431 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_431;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_431 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_432 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_432 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_432;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_432 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Clk_0(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_433 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_433 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_433;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_433 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_434 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_434 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_434;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_434 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Clk_0(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_435 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_435 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_435;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_435 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_436 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_436 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_436;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_436 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Clk_0(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_437 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_437 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_437;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_437 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_438 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_438 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_438;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_438 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Clk_0(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_439 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_439 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_439;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_439 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_440 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_440 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_440;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_440 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_441 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_441 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_441;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_441 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_442 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_442 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_442;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_442 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_443 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_443 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_443;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_443 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_444 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_444 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_444;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_444 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_445 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_445 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_445;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_445 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_446 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_446 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_446;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_446 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_447 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_447 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_447;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_447 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_448 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_448 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_448;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_448 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_449 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_449 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_449;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_449 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_450 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_450 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_450;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_450 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_451 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_451 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_451;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_451 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_452 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_452 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_452;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_452 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_453 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_453 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_453;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_453 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_454 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_454 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_454;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_454 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_455 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_455 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_455;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_455 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_456 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_456 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_456;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_456 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_457 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_457 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_457;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_457 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_458 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_458 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_458;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_458 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_459 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_459 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_459;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_459 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_460 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_460 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_460;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_460 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_461 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_461 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_461;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_461 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_462 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_462 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_462;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_462 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_463 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_463 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_463;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_463 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_464 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_464 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_464;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_464 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_465 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_465 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_465;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_465 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_466 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_466 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_466;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_466 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_467 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_467 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_467;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_467 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_468 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_468 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_468;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_468 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_469 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_469 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_469;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_469 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_470 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_470 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_470;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_470 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_471 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_471 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_471;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_471 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E is
  port (
    SRL16_Sel_7 : out STD_LOGIC;
    \which_pc__0\ : out STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_block_reg\ : out STD_LOGIC;
    SRL16_MC15_7 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E is
  signal \^use_serial_unified_completion.completion_block_reg\ : STD_LOGIC;
  signal \Use_unisim.MB_SRL16CE_I1_n_1\ : STD_LOGIC;
  signal \^which_pc__0\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
  \Use_Serial_Unified_Completion.completion_block_reg\ <= \^use_serial_unified_completion.completion_block_reg\;
  \which_pc__0\ <= \^which_pc__0\;
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => Address(0),
      A3 => Address(1),
      CE => \^which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_7,
      Q => SRL16_Sel_7,
      Q15 => \Use_unisim.MB_SRL16CE_I1_n_1\
    );
\Use_unisim.MB_SRL16CE_I1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^use_serial_unified_completion.completion_block_reg\,
      I1 => Dbg_Reg_En(1),
      I2 => Dbg_Reg_En(3),
      I3 => Dbg_Reg_En(5),
      I4 => Dbg_Reg_En(4),
      O => \^which_pc__0\
    );
\Use_unisim.MB_SRL16CE_I1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Dbg_Reg_En(7),
      I1 => Dbg_Reg_En(2),
      I2 => Dbg_Reg_En(0),
      I3 => Dbg_Reg_En(6),
      O => \^use_serial_unified_completion.completion_block_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_35 is
  port (
    SRL16_Sel_6 : out STD_LOGIC;
    SRL16_MC15_7 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_6 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_35 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_35 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_6,
      Q => SRL16_Sel_6,
      Q15 => SRL16_MC15_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_37 is
  port (
    SRL16_Sel_5 : out STD_LOGIC;
    SRL16_MC15_6 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_5 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_37 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_37 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_5,
      Q => SRL16_Sel_5,
      Q15 => SRL16_MC15_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_39 is
  port (
    SRL16_Sel_4 : out STD_LOGIC;
    SRL16_MC15_5 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_4 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_39 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_39 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_4,
      Q => SRL16_Sel_4,
      Q15 => SRL16_MC15_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_41 is
  port (
    SRL16_Sel_3 : out STD_LOGIC;
    SRL16_MC15_4 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_3 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_41 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_41 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_3,
      Q => SRL16_Sel_3,
      Q15 => SRL16_MC15_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_43 is
  port (
    SRL16_Sel_2 : out STD_LOGIC;
    SRL16_MC15_3 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_2 : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_43 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_43 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_2,
      Q => SRL16_Sel_2,
      Q15 => SRL16_MC15_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_45 is
  port (
    SRL16_Sel_1 : out STD_LOGIC;
    SRL16_MC15_2 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_1 : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_45 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_45 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_1,
      Q => SRL16_Sel_1,
      Q15 => SRL16_MC15_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_47 is
  port (
    SRL16_Sel_0 : out STD_LOGIC;
    SRL16_MC15_1 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_47 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_47 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => Dbg_TDI,
      Q => SRL16_Sel_0,
      Q15 => SRL16_MC15_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[0:0][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      RSTRAMB => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[1:1][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      RSTRAMB => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[2:2][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      RSTRAMB => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized10\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized10\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized10\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[11:11][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      RSTRAMB => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized11\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized11\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized11\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[12:12][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_a,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized12\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized12\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized12\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[13:13][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_a,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized13\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized13\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized13\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[14:14][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_a,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized14\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized14\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized14\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[15:15][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_a,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized15\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized15\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized15\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[16:16][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      RSTRAMB => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized16\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized16\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized16\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[17:17][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      RSTRAMB => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized17\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized17\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized17\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[18:18][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      RSTRAMB => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized18\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized18\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized18\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[19:19][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      RSTRAMB => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized19\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized19\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized19\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[20:20][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_a,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[3:3][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      RSTRAMB => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized20\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized20\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized20\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[21:21][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_a,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized21\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized21\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized21\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[22:22][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_a,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized22\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized22\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized22\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[23:23][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_a,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized23\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized23\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized23\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[24:24][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      RSTRAMB => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized24\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized24\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized24\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[25:25][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      RSTRAMB => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized25\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized25\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized25\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[26:26][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      RSTRAMB => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized26\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized26\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized26\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[27:27][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      RSTRAMB => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized27\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized27\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized27\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[28:28][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_a,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized28\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized28\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized28\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[29:29][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_a,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized29\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized29\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized29\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[30:30][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_a,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[4:4][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_a,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized30\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\ : out STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\ : out STD_LOGIC;
    ram_rstram_a : out STD_LOGIC;
    ram_rstram_b : out STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : out STD_LOGIC;
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_0\ : out STD_LOGIC;
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_1\ : out STD_LOGIC;
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2\ : out STD_LOGIC;
    \SAFETY_CKT_GEN.POR_B_reg\ : out STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_0\ : out STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_1\ : out STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_2\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    rsta : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ENA_dly_D : in STD_LOGIC;
    ena : in STD_LOGIC;
    rstb : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized30\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized30\ is
  signal \^safety_ckt_gen.ena_no_reg.ena_dly_d_reg\ : STD_LOGIC;
  signal \^safety_ckt_gen.enb_no_reg.enb_dly_d_reg\ : STD_LOGIC;
  signal \^ram_rstram_a\ : STD_LOGIC;
  signal \^ram_rstram_b\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[31:31][0:32767]";
begin
  \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\ <= \^safety_ckt_gen.ena_no_reg.ena_dly_d_reg\;
  \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\ <= \^safety_ckt_gen.enb_no_reg.enb_dly_d_reg\;
  ram_rstram_a <= \^ram_rstram_a\;
  ram_rstram_b <= \^ram_rstram_b\;
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^safety_ckt_gen.ena_no_reg.ena_dly_d_reg\,
      ENBWREN => \^safety_ckt_gen.enb_no_reg.enb_dly_d_reg\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \^ram_rstram_a\,
      RSTRAMB => \^ram_rstram_b\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => POR_A,
      O => \SAFETY_CKT_GEN.POR_A_reg\
    );
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ENA_dly_D,
      I1 => ena,
      O => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_0\
    );
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ENA_dly_D,
      I1 => ena,
      O => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_1\
    );
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ENA_dly_D,
      I1 => ena,
      O => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2\
    );
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ENA_dly_D,
      I1 => ena,
      O => \^safety_ckt_gen.ena_no_reg.ena_dly_d_reg\
    );
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => POR_B,
      O => \SAFETY_CKT_GEN.POR_B_reg\
    );
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => enb,
      O => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_0\
    );
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => enb,
      O => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_1\
    );
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => enb,
      O => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_2\
    );
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => enb,
      O => \^safety_ckt_gen.enb_no_reg.enb_dly_d_reg\
    );
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => POR_A,
      O => \^ram_rstram_a\
    );
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => POR_B,
      O => \^ram_rstram_b\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[5:5][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_a,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[6:6][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_a,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[7:7][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_a,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized7\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[8:8][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      RSTRAMB => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized8\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[9:9][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      RSTRAMB => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized9\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[10:10][0:32767]";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      ENBWREN => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      RSTRAMB => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDR is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    inHibit_EX_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    jump2_I_reg : out STD_LOGIC;
    S : out STD_LOGIC;
    S_0 : in STD_LOGIC;
    D_32 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady0_out : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    nonvalid_IFetch_n_reg_0 : in STD_LOGIC;
    nonvalid_IFetch_n_reg_1 : in STD_LOGIC;
    nonvalid_IFetch_n_reg_2 : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[15]\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[15]_0\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[15]_1\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[15]_2\ : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[15]_3\ : in STD_LOGIC;
    trace_jump_taken_i_reg : in STD_LOGIC;
    jump_Carry2 : in STD_LOGIC;
    I267_out : in STD_LOGIC;
    DReady : in STD_LOGIC;
    mul_Executing : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDR;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDR is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal nonvalid_IFetch_n_i_2_n_0 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Size_17to32.imm_Reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[15]\,
      I1 => \^using_fpga.native_0\,
      I2 => \Size_17to32.imm_Reg_reg[15]_0\,
      I3 => \Size_17to32.imm_Reg_reg[15]_1\,
      I4 => \Size_17to32.imm_Reg_reg[15]_2\,
      I5 => \Size_17to32.imm_Reg_reg[15]_3\,
      O => E(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => D_32,
      Q => \^using_fpga.native_0\,
      R => S_0
    );
\Using_FPGA.Native_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[15]\,
      I1 => \^using_fpga.native_0\,
      I2 => trace_jump_taken_i_reg,
      O => S
    );
ex_Valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF40"
    )
        port map (
      I0 => nonvalid_IFetch_n_i_2_n_0,
      I1 => trace_jump_taken_i_reg,
      I2 => jump_Carry2,
      I3 => I267_out,
      I4 => DReady,
      I5 => mul_Executing,
      O => jump2_I_reg
    );
nonvalid_IFetch_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF03FFFFAAAAAAAA"
    )
        port map (
      I0 => IReady0_out,
      I1 => nonvalid_IFetch_n_i_2_n_0,
      I2 => nonvalid_IFetch_n_reg,
      I3 => nonvalid_IFetch_n_reg_0,
      I4 => nonvalid_IFetch_n_reg_1,
      I5 => nonvalid_IFetch_n_reg_2,
      O => inHibit_EX_reg
    );
nonvalid_IFetch_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \Size_17to32.imm_Reg_reg[15]\,
      O => nonvalid_IFetch_n_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE is
  port (
    carry_In : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    correct_Carry_II : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => correct_Carry_II,
      Q => carry_In,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_598 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_598 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_598;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_598 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_599 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_599 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_599;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_599 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_602 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_602 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_602;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_602 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_603 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_603 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_603;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_603 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_606 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_606 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_606;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_606 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_607 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_607 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_607;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_607 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_61 is
  port (
    alu_Op : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_61 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_61 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => \Using_FPGA.Native_1\,
      Q => alu_Op(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_610 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_610 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_610;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_610 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_611 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_611 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_611;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_611 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_614 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_614 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_614;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_614 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_615 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_615 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_615;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_615 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_618 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_618 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_618;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_618 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_619 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_619 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_619;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_619 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_62 is
  port (
    alu_Op : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_62 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_62 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\,
      D => \Using_FPGA.Native_1\,
      Q => alu_Op(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_622 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_622 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_622;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_622 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_623 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_623 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_623;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_623 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_626 is
  port (
    Op1_Logic : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_626 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_626;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_626 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => Op1_Logic,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_627 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_627 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_627;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_627 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_630 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_630 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_630;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_630 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_631 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_631 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_631;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_631 is
  signal \Using_FPGA.Native_n_0\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_n_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Using_FPGA.Native_n_0\,
      I1 => \Using_FPGA.Native_1\,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_634 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_634 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_634;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_634 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_635 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_635 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_635;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_635 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_638 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_638 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_638;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_638 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_639 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_639 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_639;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_639 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_64 is
  port (
    force1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    force1_i20_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_64 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_64 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\,
      D => force1_i20_out,
      Q => force1,
      R => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_642 is
  port (
    Shifted : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_642 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_642;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_642 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => Shifted,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_643 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_643 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_643;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_643 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_646 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_646 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_646;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_646 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_647 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_647 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_647;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_647 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_65 is
  port (
    force2 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_65 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_65 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\,
      D => \Using_FPGA.Native_2\,
      Q => force2,
      R => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_650 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_650 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_650;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_650 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_651 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_651 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_651;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_651 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_654 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_654 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_654;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_654 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_655 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_655 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_655;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_655 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_658 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    sext8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_658 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_658;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_658 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \Using_FPGA.Native_2\,
      I2 => sext8,
      O => \Using_FPGA.Native_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_659 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_659 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_659;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_659 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_66 is
  port (
    force_Val1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    force_Val1_i18_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_66 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_66 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\,
      D => force_Val1_i18_out,
      Q => force_Val1,
      R => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_662 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_662 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_662;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_662 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_663 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_663 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_663;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_663 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_666 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_666 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_666;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_666 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_667 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_667 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_667;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_667 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_670 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_670 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_670;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_670 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_671 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_671 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_671;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_671 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_674 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_674 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_674;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_674 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_675 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_675 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_675;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_675 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_678 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_678 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_678;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_678 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_679 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_679 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_679;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_679 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_682 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_682 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_682;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_682 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_683 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_683 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_683;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_683 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_686 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_686 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_686;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_686 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_687 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_687 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_687;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_687 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_690 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_690 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_690;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_690 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_691 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_691 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_691;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_691 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_694 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Sext : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    sext16 : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    sext8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_694 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_694;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_694 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080808"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => sext16,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => sext8,
      O => Sext
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_695 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_695 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_695;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_695 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_698 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_698 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_698;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_698 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_699 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_699 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_699;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_699 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_702 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_702 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_702;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_702 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_703 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_703 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_703;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_703 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_706 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_706 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_706;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_706 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_707 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_707 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_707;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_707 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_710 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_710 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_710;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_710 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_711 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_711 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_711;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_711 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_714 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_714 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_714;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_714 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_715 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_715 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_715;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_715 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_718 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_718 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_718;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_718 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_719 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_719 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_719;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_719 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_722 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    compare_Instr : in STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_722 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_722;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_722 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBF"
    )
        port map (
      I0 => \Using_FPGA.Native_2\,
      I1 => compare_Instr,
      I2 => \^using_fpga.native_0\,
      I3 => op2_C(0),
      O => S
    );
\Using_FPGA.Native_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBF"
    )
        port map (
      I0 => \Using_FPGA.Native_2\,
      I1 => compare_Instr,
      I2 => \^using_fpga.native_0\,
      I3 => op2_C(0),
      O => \Using_FPGA.Native_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_723 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_723 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_723;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_723 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_73 is
  port (
    reg_Test_Equal_N : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Reg_Test_Equal_N_i4_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_73 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_73 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\,
      D => Reg_Test_Equal_N_i4_out,
      Q => reg_Test_Equal_N,
      R => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_79 is
  port (
    use_Reg_Neg_DI : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    use_Reg_Neg_DI_i17_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_79 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_79 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\,
      D => use_Reg_Neg_DI_i17_out,
      Q => use_Reg_Neg_DI,
      R => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_80 is
  port (
    use_Reg_Neg_S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    use_Reg_Neg_S_i19_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_80 : entity is "microblaze_v11_0_3_MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_80 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\,
      D => use_Reg_Neg_S_i19_out,
      Q => use_Reg_Neg_S,
      R => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    sync_reset : in STD_LOGIC;
    saved_reset_mode_sleep : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE is
  signal \^use_async_reset.sync_reset_reg\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_1__75_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__22_n_0\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
begin
  \Use_Async_Reset.sync_reset_reg\ <= \^use_async_reset.sync_reset_reg\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_i_2__22_n_0\,
      Q => \^using_fpga.native_0\,
      R => \Using_FPGA.Native_i_1__75_n_0\
    );
\Using_FPGA.Native_i_1__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF820082AA"
    )
        port map (
      I0 => \^use_async_reset.sync_reset_reg\,
      I1 => Reset_Mode(1),
      I2 => Reset_Mode(0),
      I3 => sync_reset,
      I4 => saved_reset_mode_sleep,
      I5 => \Using_FPGA.Native_3\,
      O => \Using_FPGA.Native_i_1__75_n_0\
    );
\Using_FPGA.Native_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => S,
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      O => \Using_FPGA.Native_i_2__22_n_0\
    );
\Using_FPGA.Native_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBABBBB"
    )
        port map (
      I0 => sync_reset,
      I1 => \Using_FPGA.Native_4\,
      I2 => \Using_FPGA.Native_5\,
      I3 => \Using_FPGA.Native_6\,
      I4 => Q(0),
      O => \^use_async_reset.sync_reset_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_18 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    sync_reset : in STD_LOGIC;
    saved_reset_mode_sleep : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_18 : entity is "microblaze_v11_0_3_MB_FDRSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_18 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_1__74_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__21_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Area_Debug_Control.dbg_stop_Detected_i_2\ : label is "soft_lutpair49";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__21\ : label is "soft_lutpair49";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Area_Debug_Control.dbg_stop_Detected_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => sync_reset,
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_i_2__21_n_0\,
      Q => \^using_fpga.native_0\,
      R => \Using_FPGA.Native_i_1__74_n_0\
    );
\Using_FPGA.Native_i_1__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF820082AA"
    )
        port map (
      I0 => \Using_FPGA.Native_4\,
      I1 => Reset_Mode(1),
      I2 => Reset_Mode(0),
      I3 => sync_reset,
      I4 => saved_reset_mode_sleep,
      I5 => \Using_FPGA.Native_5\,
      O => \Using_FPGA.Native_i_1__74_n_0\
    );
\Using_FPGA.Native_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => S,
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_2\,
      I3 => \Using_FPGA.Native_3\,
      O => \Using_FPGA.Native_i_2__21_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_19 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    S : out STD_LOGIC;
    Dbg_Clean_Stop_reg : out STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.force_stop_cmd_i_reg\ : out STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg_0\ : out STD_LOGIC;
    \Serial_Dbg_Intf.normal_stop_cmd_i_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Area_Optimized.register_write_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    ok_To_Stop : in STD_LOGIC;
    dbg_clean_stop : in STD_LOGIC;
    \Area_Debug_Control.force_stop_cmd_1_reg\ : in STD_LOGIC;
    \Area_Debug_Control.force_stop_cmd_1_reg_0\ : in STD_LOGIC;
    normal_stop_cmd_i : in STD_LOGIC;
    normal_stop_cmd_hold : in STD_LOGIC;
    dbg_stop_Detected : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    saved_reset_mode_dbg_halt : in STD_LOGIC;
    saved_reset_mode_sleep : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    saved_reset_mode_sleep_1 : in STD_LOGIC;
    \data_rd_reg_reg[0]\ : in STD_LOGIC;
    read_register_PC_1 : in STD_LOGIC;
    \data_rd_reg_reg[15]\ : in STD_LOGIC;
    \data_rd_reg_reg[32]\ : in STD_LOGIC;
    \data_rd_reg_reg[32]_0\ : in STD_LOGIC;
    ex_Valid_1st_cycle : in STD_LOGIC;
    \data_rd_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_rd_reg_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_19 : entity is "microblaze_v11_0_3_MB_FDRSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_19 is
  signal \^dbg_clean_stop_reg\ : STD_LOGIC;
  signal \^s\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_1__70_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__23_n_0\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_rd_reg[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \data_rd_reg[10]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \data_rd_reg[11]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_rd_reg[12]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_rd_reg[13]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_rd_reg[14]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_rd_reg[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_rd_reg[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_rd_reg[31]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \data_rd_reg[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_rd_reg[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_rd_reg[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_rd_reg[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_rd_reg[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \data_rd_reg[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \data_rd_reg[9]_i_1\ : label is "soft_lutpair53";
begin
  Dbg_Clean_Stop_reg <= \^dbg_clean_stop_reg\;
  S <= \^s\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Area_Debug_Control.mb_halted_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => Reset_Mode(0),
      I1 => Reset_Mode(1),
      I2 => sync_reset,
      I3 => \^using_fpga.native_0\,
      I4 => saved_reset_mode_sleep_1,
      O => \Use_Async_Reset.sync_reset_reg_0\
    );
\LOCKSTEP_Master_Out[1]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \Area_Debug_Control.force_stop_cmd_1_reg_0\,
      I1 => \Area_Debug_Control.force_stop_cmd_1_reg\,
      O => \Serial_Dbg_Intf.force_stop_cmd_i_reg\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_i_2__23_n_0\,
      Q => \^using_fpga.native_0\,
      R => \Using_FPGA.Native_i_1__70_n_0\
    );
\Using_FPGA.Native_i_1__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_reset,
      I1 => \^using_fpga.native_0\,
      O => \Use_Async_Reset.sync_reset_reg\
    );
\Using_FPGA.Native_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"820082AA"
    )
        port map (
      I0 => \Using_FPGA.Native_5\,
      I1 => Reset_Mode(1),
      I2 => Reset_Mode(0),
      I3 => sync_reset,
      I4 => saved_reset_mode_sleep,
      O => \Using_FPGA.Native_i_1__70_n_0\
    );
\Using_FPGA.Native_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEAE"
    )
        port map (
      I0 => \^s\,
      I1 => \^using_fpga.native_0\,
      I2 => \^dbg_clean_stop_reg\,
      I3 => \Using_FPGA.Native_1\,
      I4 => \Using_FPGA.Native_2\,
      O => \Using_FPGA.Native_i_2__23_n_0\
    );
\Using_FPGA.Native_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ok_To_Stop,
      I1 => dbg_stop_Detected,
      I2 => \Using_FPGA.Native_3\,
      I3 => saved_reset_mode_dbg_halt,
      I4 => saved_reset_mode_sleep,
      I5 => \Using_FPGA.Native_4\,
      O => \^s\
    );
\Using_FPGA.Native_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA8AAA8AAAA"
    )
        port map (
      I0 => ok_To_Stop,
      I1 => dbg_clean_stop,
      I2 => \Area_Debug_Control.force_stop_cmd_1_reg\,
      I3 => \Area_Debug_Control.force_stop_cmd_1_reg_0\,
      I4 => normal_stop_cmd_i,
      I5 => normal_stop_cmd_hold,
      O => \^dbg_clean_stop_reg\
    );
\Using_FPGA.Native_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => normal_stop_cmd_i,
      I1 => normal_stop_cmd_hold,
      O => \Serial_Dbg_Intf.normal_stop_cmd_i_reg\
    );
\data_rd_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \data_rd_reg_reg[0]\,
      I1 => \^using_fpga.native_0\,
      I2 => read_register_PC_1,
      I3 => \data_rd_reg_reg[15]\,
      O => E(0)
    );
\data_rd_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(29),
      I1 => \data_rd_reg_reg[0]\,
      I2 => \^using_fpga.native_0\,
      O => D(29)
    );
\data_rd_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(19),
      I1 => \data_rd_reg_reg[0]\,
      I2 => \^using_fpga.native_0\,
      O => D(19)
    );
\data_rd_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(18),
      I1 => \data_rd_reg_reg[0]\,
      I2 => \^using_fpga.native_0\,
      O => D(18)
    );
\data_rd_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(17),
      I1 => \data_rd_reg_reg[0]\,
      I2 => \^using_fpga.native_0\,
      O => D(17)
    );
\data_rd_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(16),
      I1 => \data_rd_reg_reg[0]\,
      I2 => \^using_fpga.native_0\,
      O => D(16)
    );
\data_rd_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(15),
      I1 => \data_rd_reg_reg[0]\,
      I2 => \^using_fpga.native_0\,
      O => D(15)
    );
\data_rd_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(14),
      I1 => \^using_fpga.native_0\,
      I2 => \data_rd_reg_reg[0]\,
      I3 => PC_EX_i(12),
      I4 => \data_rd_reg_reg[15]\,
      O => D(14)
    );
\data_rd_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(13),
      I1 => \^using_fpga.native_0\,
      I2 => \data_rd_reg_reg[0]\,
      I3 => PC_EX_i(11),
      I4 => \data_rd_reg_reg[15]\,
      O => D(13)
    );
\data_rd_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(12),
      I1 => \^using_fpga.native_0\,
      I2 => \data_rd_reg_reg[0]\,
      I3 => PC_EX_i(10),
      I4 => \data_rd_reg_reg[15]\,
      O => D(12)
    );
\data_rd_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(11),
      I1 => \^using_fpga.native_0\,
      I2 => \data_rd_reg_reg[0]\,
      I3 => PC_EX_i(9),
      I4 => \data_rd_reg_reg[15]\,
      O => D(11)
    );
\data_rd_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(10),
      I1 => \^using_fpga.native_0\,
      I2 => \data_rd_reg_reg[0]\,
      I3 => PC_EX_i(8),
      I4 => \data_rd_reg_reg[15]\,
      O => D(10)
    );
\data_rd_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(28),
      I1 => \data_rd_reg_reg[0]\,
      I2 => \^using_fpga.native_0\,
      O => D(28)
    );
\data_rd_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(9),
      I1 => \^using_fpga.native_0\,
      I2 => \data_rd_reg_reg[0]\,
      I3 => PC_EX_i(7),
      I4 => \data_rd_reg_reg[15]\,
      O => D(9)
    );
\data_rd_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(8),
      I1 => \^using_fpga.native_0\,
      I2 => \data_rd_reg_reg[0]\,
      I3 => PC_EX_i(6),
      I4 => \data_rd_reg_reg[15]\,
      O => D(8)
    );
\data_rd_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(7),
      I1 => \^using_fpga.native_0\,
      I2 => \data_rd_reg_reg[0]\,
      I3 => PC_EX_i(5),
      I4 => \data_rd_reg_reg[15]\,
      O => D(7)
    );
\data_rd_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(6),
      I1 => \^using_fpga.native_0\,
      I2 => \data_rd_reg_reg[0]\,
      I3 => PC_EX_i(4),
      I4 => \data_rd_reg_reg[15]\,
      O => D(6)
    );
\data_rd_reg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(5),
      I1 => \^using_fpga.native_0\,
      I2 => \data_rd_reg_reg[0]\,
      I3 => PC_EX_i(3),
      I4 => \data_rd_reg_reg[15]\,
      O => D(5)
    );
\data_rd_reg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(4),
      I1 => \^using_fpga.native_0\,
      I2 => \data_rd_reg_reg[0]\,
      I3 => PC_EX_i(2),
      I4 => \data_rd_reg_reg[15]\,
      O => D(4)
    );
\data_rd_reg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(3),
      I1 => \^using_fpga.native_0\,
      I2 => \data_rd_reg_reg[0]\,
      I3 => PC_EX_i(1),
      I4 => \data_rd_reg_reg[15]\,
      O => D(3)
    );
\data_rd_reg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(2),
      I1 => \^using_fpga.native_0\,
      I2 => \data_rd_reg_reg[0]\,
      I3 => PC_EX_i(0),
      I4 => \data_rd_reg_reg[15]\,
      O => D(2)
    );
\data_rd_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(27),
      I1 => \data_rd_reg_reg[0]\,
      I2 => \^using_fpga.native_0\,
      O => D(27)
    );
\data_rd_reg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF808080"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(1),
      I1 => \^using_fpga.native_0\,
      I2 => \data_rd_reg_reg[0]\,
      I3 => \data_rd_reg_reg[30]\(0),
      I4 => \data_rd_reg_reg[15]\,
      O => D(1)
    );
\data_rd_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(0),
      I1 => \data_rd_reg_reg[0]\,
      I2 => \^using_fpga.native_0\,
      O => D(0)
    );
\data_rd_reg[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFBFBFBFA0"
    )
        port map (
      I0 => \data_rd_reg_reg[0]\,
      I1 => \data_rd_reg_reg[32]\,
      I2 => \^using_fpga.native_0\,
      I3 => \data_rd_reg_reg[32]_0\,
      I4 => ex_Valid_1st_cycle,
      I5 => \data_rd_reg_reg[15]\,
      O => \Area_Optimized.register_write_reg\
    );
\data_rd_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(26),
      I1 => \data_rd_reg_reg[0]\,
      I2 => \^using_fpga.native_0\,
      O => D(26)
    );
\data_rd_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(25),
      I1 => \data_rd_reg_reg[0]\,
      I2 => \^using_fpga.native_0\,
      O => D(25)
    );
\data_rd_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(24),
      I1 => \data_rd_reg_reg[0]\,
      I2 => \^using_fpga.native_0\,
      O => D(24)
    );
\data_rd_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(23),
      I1 => \data_rd_reg_reg[0]\,
      I2 => \^using_fpga.native_0\,
      O => D(23)
    );
\data_rd_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(22),
      I1 => \data_rd_reg_reg[0]\,
      I2 => \^using_fpga.native_0\,
      O => D(22)
    );
\data_rd_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(21),
      I1 => \data_rd_reg_reg[0]\,
      I2 => \^using_fpga.native_0\,
      O => D(21)
    );
\data_rd_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_rd_reg_reg[0]_0\(20),
      I1 => \data_rd_reg_reg[0]\,
      I2 => \^using_fpga.native_0\,
      O => D(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_67 is
  port (
    force_Val2_N : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_67 : entity is "microblaze_v11_0_3_MB_FDRSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_67 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_R_INVERTED : string;
  attribute IS_R_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\,
      D => \Using_FPGA.Native_2\,
      Q => force_Val2_N,
      S => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_727 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3_0 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    MTSMSR_Write : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_727 : entity is "microblaze_v11_0_3_MB_FDRSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_727;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_727 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => MTSMSR_Write,
      D => Op1_Logic,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \Using_FPGA.Native_0\,
      O => I3_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_728 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : out STD_LOGIC;
    I3_2 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_728 : entity is "microblaze_v11_0_3_MB_FDRSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_728;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_728 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__13__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__6__0\ : label is "soft_lutpair25";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_1\,
      Q => \^d\(0),
      R => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_1__13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \Using_FPGA.Native_2\,
      I2 => Address(0),
      O => I3_2
    );
\Using_FPGA.Native_i_1__6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \Using_FPGA.Native_2\,
      O => I3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_729 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3_1 : out STD_LOGIC;
    MSR_Rst : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_729 : entity is "microblaze_v11_0_3_MB_FDRSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_729;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_729 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => \^d\(0),
      R => MSR_Rst
    );
\Using_FPGA.Native_i_1__12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \Using_FPGA.Native_1\,
      I2 => Address(0),
      O => I3_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE is
  port (
    Reg_Test_Equal : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Reg_Test_Equal_i : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\,
      D => Reg_Test_Equal_i,
      Q => Reg_Test_Equal,
      S => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_488 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_488 : entity is "microblaze_v11_0_3_MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_488;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_488 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_494 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_494 : entity is "microblaze_v11_0_3_MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_494;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_494 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_500 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_500 : entity is "microblaze_v11_0_3_MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_500;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_500 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_506 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_506 : entity is "microblaze_v11_0_3_MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_506;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_506 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_512 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_512 : entity is "microblaze_v11_0_3_MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_512;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_512 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_518 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_518 : entity is "microblaze_v11_0_3_MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_518;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_518 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_524 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_524 : entity is "microblaze_v11_0_3_MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_524;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_524 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_530 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_530 : entity is "microblaze_v11_0_3_MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_530;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_530 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_536 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_536 : entity is "microblaze_v11_0_3_MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_536;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_536 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_542 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_542 : entity is "microblaze_v11_0_3_MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_542;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_542 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_548 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_548 : entity is "microblaze_v11_0_3_MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_548;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_548 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_554 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_554 : entity is "microblaze_v11_0_3_MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_554;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_554 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_560 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_560 : entity is "microblaze_v11_0_3_MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_560;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_560 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_566 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_566 : entity is "microblaze_v11_0_3_MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_566;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_566 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_572 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_572 : entity is "microblaze_v11_0_3_MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_572;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_572 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3 is
  port (
    opsel1_SPR_Select_2_2 : out STD_LOGIC;
    instr_OF_raw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => instr_OF_raw(1),
      I1 => instr_OF_raw(0),
      I2 => D(0),
      O => opsel1_SPR_Select_2_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized0\ is
  port (
    opsel1_SPR : out STD_LOGIC;
    opsel1_SPR_Select_1 : in STD_LOGIC;
    opsel1_SPR_Select_2_1 : in STD_LOGIC;
    opsel1_SPR_Select_2_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized0\ : entity is "microblaze_v11_0_3_MB_LUT3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized0\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => opsel1_SPR_Select_1,
      I1 => opsel1_SPR_Select_2_1,
      I2 => opsel1_SPR_Select_2_2,
      O => opsel1_SPR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized1\ is
  port (
    res_forward1_3 : out STD_LOGIC;
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ex_Valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized1\ : entity is "microblaze_v11_0_3_MB_LUT3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized1\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => reg1_Addr(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => ex_Valid,
      O => res_forward1_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized1_77\ is
  port (
    res_forward2_3 : out STD_LOGIC;
    imm_Value : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ex_Valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized1_77\ : entity is "microblaze_v11_0_3_MB_LUT3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized1_77\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized1_77\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => imm_Value(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => ex_Valid,
      O => res_forward2_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized2\ is
  port (
    force_DI1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    use_Reg_Neg_DI : in STD_LOGIC;
    force_Val1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized2\ : entity is "microblaze_v11_0_3_MB_LUT3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized2\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => use_Reg_Neg_DI,
      I2 => force_Val1,
      O => force_DI1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized2_82\ is
  port (
    force_jump1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    use_Reg_Neg_S : in STD_LOGIC;
    force1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized2_82\ : entity is "microblaze_v11_0_3_MB_LUT3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized2_82\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized2_82\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => use_Reg_Neg_S,
      I2 => force1,
      O => force_jump1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized3\ is
  port (
    control_carry : out STD_LOGIC;
    carry_In : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized3\ : entity is "microblaze_v11_0_3_MB_LUT3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized3\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"00"
    )
        port map (
      I0 => carry_In,
      I1 => carry_In,
      I2 => '1',
      O => control_carry
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized4\ is
  port (
    O : out STD_LOGIC;
    byte_selects_1 : in STD_LOGIC;
    isbyte : in STD_LOGIC;
    isdoublet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized4\ : entity is "microblaze_v11_0_3_MB_LUT3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized4\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => byte_selects_1,
      I1 => isbyte,
      I2 => isdoublet,
      O => O
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6 is
  port (
    alu_AddSub_1 : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    Op1_Logic : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => Op1_Logic,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O => alu_AddSub_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_285\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_285\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_285\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_285\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_288\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_288\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_288\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_288\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_291\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_291\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_291\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_291\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_294\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_294\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_294\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_294\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_297\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_297\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_297\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_297\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_300\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_300\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_300\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_300\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_303\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    Shift_Logic_Res : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_303\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_303\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_303\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => Shift_Logic_Res,
      I2 => '1',
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_306\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_306\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_306\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_306\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => '1',
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_309\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_309\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_309\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_309\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_312\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_312\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_312\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_312\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => '1',
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_315\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_315\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_315\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_315\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => '1',
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_318\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_318\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_318\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_318\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => '1',
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_321\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_321\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_321\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_321\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => '1',
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_324\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_324\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_324\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_324\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => '1',
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_327\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_327\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_327\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_327\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => '1',
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_330\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_330\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_330\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_330\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => Data_Read_Mask,
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_333\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_333\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_333\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_333\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => Data_Read_Mask,
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_336\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_336\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_336\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_336\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => Data_Read_Mask,
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_339\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_339\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_339\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_339\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => Data_Read_Mask,
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_342\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_342\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_342\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_342\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_345\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_345\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_345\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_345\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => Data_Read_Mask,
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_348\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_348\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_348\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_348\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => Data_Read_Mask,
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_351\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_351\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_351\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_351\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => Data_Read_Mask,
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_354\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_354\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_354\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_354\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => Data_Read_Mask,
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_357\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_357\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_357\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_357\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_360\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_360\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_360\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_360\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_363\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_363\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_363\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_363\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_366\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_366\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_366\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_366\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_369\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_369\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_369\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_369\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_372\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_372\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_372\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_372\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_375\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_375\ : entity is "microblaze_v11_0_3_MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_375\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_375\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => Result_Sel(1),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => Result_Sel(0),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MULT_AND is
  port (
    sub_Carry : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MULT_AND;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MULT_AND is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "MULT_AND";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native\ : label is "LO:O";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      O => sub_Carry
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MULT_AND_822 is
  port (
    DI : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MULT_AND_822 : entity is "microblaze_v11_0_3_MB_MULT_AND";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MULT_AND_822;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MULT_AND_822 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "MULT_AND";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native\ : label is "LO:O";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      O => DI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY is
  port (
    carry_7 : out STD_LOGIC;
    SRL16_Sel_7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_7,
      CYINIT => Q(0),
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => SRL16_Sel_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_123 is
  port (
    zero_CI_6 : out STD_LOGIC;
    Reg_Test_Equal : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_123 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_123;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_123 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_5 <= \^lopt_6\;
  lopt_7 <= lopt_6;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_6\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => zero_CI_6,
      CYINIT => '1',
      DI(3) => \^lopt_2\,
      DI(2) => \^lopt_2\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_7,
      S(2) => \^lopt_5\,
      S(1) => \^lopt_3\,
      S(0) => Reg_Test_Equal
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_124 is
  port (
    Reg_zero : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    reg_Test_Equal_N : in STD_LOGIC;
    zero_CI_1 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_124 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_124;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_124 is
  signal \^reg_zero\ : STD_LOGIC;
begin
  Reg_zero <= \^reg_zero\;
  \^reg_zero\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_125 is
  port (
    zero_CI_1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    reg_Test_Equal_N : in STD_LOGIC;
    zero_CI_2 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_125 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_125;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_125 is
  signal \^zero_ci_1\ : STD_LOGIC;
begin
  \^zero_ci_1\ <= lopt;
  zero_CI_1 <= \^zero_ci_1\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_126 is
  port (
    zero_CI_2 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    reg_Test_Equal_N : in STD_LOGIC;
    zero_CI_3 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_126 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_126;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_126 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_4\ <= lopt_3;
  \^lopt_6\ <= lopt_5;
  lopt <= \^lopt_1\;
  lopt_2 <= \^lopt_3\;
  lopt_4 <= \^lopt_5\;
  lopt_7 <= lopt_6;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => zero_CI_3,
      CO(3) => \^lopt_5\,
      CO(2) => \^lopt_3\,
      CO(1) => \^lopt_1\,
      CO(0) => zero_CI_2,
      CYINIT => '0',
      DI(3) => \^lopt_6\,
      DI(2) => reg_Test_Equal_N,
      DI(1) => reg_Test_Equal_N,
      DI(0) => reg_Test_Equal_N,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_7,
      S(2) => \^lopt_4\,
      S(1) => \^lopt_2\,
      S(0) => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_127 is
  port (
    zero_CI_3 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    reg_Test_Equal_N : in STD_LOGIC;
    zero_CI_4 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_127 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_127;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_127 is
  signal \^zero_ci_3\ : STD_LOGIC;
begin
  \^zero_ci_3\ <= lopt;
  zero_CI_3 <= \^zero_ci_3\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_128 is
  port (
    zero_CI_4 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    reg_Test_Equal_N : in STD_LOGIC;
    zero_CI_5 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_128 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_128;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_128 is
  signal \^zero_ci_4\ : STD_LOGIC;
begin
  \^zero_ci_4\ <= lopt;
  zero_CI_4 <= \^zero_ci_4\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_129 is
  port (
    zero_CI_5 : out STD_LOGIC;
    S : in STD_LOGIC;
    reg_Test_Equal_N : in STD_LOGIC;
    zero_CI_6 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_129 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_129;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_129 is
  signal \^zero_ci_5\ : STD_LOGIC;
begin
  \^zero_ci_5\ <= lopt;
  zero_CI_5 <= \^zero_ci_5\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_34 is
  port (
    carry_6 : out STD_LOGIC;
    SRL16_Sel_6 : in STD_LOGIC;
    carry_7 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_34 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_34 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_6\ : STD_LOGIC;
begin
  \^carry_6\ <= lopt;
  carry_6 <= \^carry_6\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_36 is
  port (
    carry_5 : out STD_LOGIC;
    SRL16_Sel_5 : in STD_LOGIC;
    carry_6 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_36 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_36 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_5\ : STD_LOGIC;
begin
  \^carry_5\ <= lopt;
  carry_5 <= \^carry_5\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_38 is
  port (
    carry_4 : out STD_LOGIC;
    SRL16_Sel_4 : in STD_LOGIC;
    carry_5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_38 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_38 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_4\ : STD_LOGIC;
begin
  \^carry_4\ <= lopt;
  carry_4 <= \^carry_4\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_40 is
  port (
    carry_3 : out STD_LOGIC;
    SRL16_Sel_3 : in STD_LOGIC;
    carry_4 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_40 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_40 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_4,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_3,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => SRL16_Sel_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_42 is
  port (
    carry_2 : out STD_LOGIC;
    SRL16_Sel_2 : in STD_LOGIC;
    carry_3 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_42 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_42 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_2\ : STD_LOGIC;
begin
  \^carry_2\ <= lopt;
  carry_2 <= \^carry_2\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_44 is
  port (
    carry_1 : out STD_LOGIC;
    SRL16_Sel_1 : in STD_LOGIC;
    carry_2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_44 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_44 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_1\ : STD_LOGIC;
begin
  \^carry_1\ <= lopt;
  carry_1 <= \^carry_1\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_46 is
  port (
    carry_0 : out STD_LOGIC;
    SRL16_Sel_0 : in STD_LOGIC;
    carry_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_46 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_46 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_0\ : STD_LOGIC;
begin
  \^carry_0\ <= lopt;
  carry_0 <= \^carry_0\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_48 is
  port (
    Hit : out STD_LOGIC;
    single_Step_N_reg : out STD_LOGIC;
    Single_Step_N : in STD_LOGIC;
    carry_0 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_48 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_48 is
  signal \^hit\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
begin
  Hit <= \^hit\;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_0,
      CO(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^hit\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => Single_Step_N
    );
\Using_FPGA.Native_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFEFEFEFE"
    )
        port map (
      I0 => \^hit\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => single_Step_N_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_60 is
  port (
    correct_Carry_I : out STD_LOGIC;
    correct_Carry_Select : in STD_LOGIC;
    sub_Carry : in STD_LOGIC;
    correct_Carry : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_60 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_60 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => correct_Carry,
      CO(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => correct_Carry_I,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^lopt_2\,
      DI(0) => sub_Carry,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_3,
      S(0) => correct_Carry_Select
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_63 is
  port (
    correct_Carry : out STD_LOGIC;
    I267_out : out STD_LOGIC;
    new_Carry : in STD_LOGIC;
    ex_Valid : in STD_LOGIC;
    Pause_Ack_reg : in STD_LOGIC;
    write_Carry_I : in STD_LOGIC;
    Shift_Carry_In_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    is_lwx_I : in STD_LOGIC;
    Shift_Carry_In_reg_0 : in STD_LOGIC;
    Shift_Carry_In_reg_1 : in STD_LOGIC;
    load_Store_i : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_63 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_63 is
  signal DI_0 : STD_LOGIC;
  signal \^i267_out\ : STD_LOGIC;
  signal \^correct_carry\ : STD_LOGIC;
  signal write_Carry : STD_LOGIC;
begin
  I267_out <= \^i267_out\;
  \^correct_carry\ <= lopt;
  correct_Carry <= \^correct_carry\;
  lopt_1 <= DI_0;
  lopt_2 <= write_Carry;
\Using_FPGA.Native_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ex_Valid,
      I1 => Pause_Ack_reg,
      I2 => write_Carry_I,
      O => write_Carry
    );
\Using_FPGA.Native_i_1__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => load_Store_i,
      I1 => Pause_Ack_reg,
      O => \^i267_out\
    );
\Using_FPGA.Native_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AAAEAEA2AAA"
    )
        port map (
      I0 => Shift_Carry_In_reg(0),
      I1 => \^i267_out\,
      I2 => ex_Valid,
      I3 => is_lwx_I,
      I4 => Shift_Carry_In_reg_0,
      I5 => Shift_Carry_In_reg_1,
      O => DI_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_68 is
  port (
    correct_Carry_II : out STD_LOGIC;
    correct_Carry_I : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_68 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_68 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^correct_carry_ii\ : STD_LOGIC;
begin
  \^correct_carry_ii\ <= lopt;
  correct_Carry_II <= \^correct_carry_ii\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_69 is
  port (
    jump_Carry1 : out STD_LOGIC;
    force_jump1 : in STD_LOGIC;
    force_DI1 : in STD_LOGIC;
    Reg_zero : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_69 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_69 is
  signal \^jump_carry1\ : STD_LOGIC;
begin
  \^jump_carry1\ <= lopt;
  jump_Carry1 <= \^jump_carry1\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_70 is
  port (
    jump_Carry2 : out STD_LOGIC;
    force_jump2 : in STD_LOGIC;
    force_DI2 : in STD_LOGIC;
    jump_Carry1 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_70 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_70 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => jump_Carry1,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => jump_Carry2,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => force_DI2,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => force_jump2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_71 is
  port (
    of_Pause_reg : out STD_LOGIC;
    inHibit_EX_reg : out STD_LOGIC;
    S_0 : out STD_LOGIC;
    PC_Write : out STD_LOGIC;
    force_stop_cmd_hold0 : out STD_LOGIC;
    inHibit_EX_reg_0 : out STD_LOGIC;
    branch_with_delay : out STD_LOGIC;
    S : in STD_LOGIC;
    jump_Carry2 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ex_Valid_reg : in STD_LOGIC;
    \Area_Debug_Control.force_stop_cmd_hold_reg\ : in STD_LOGIC;
    ex_Valid_reg_0 : in STD_LOGIC;
    ex_Valid : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    force_stop_cmd_hold : in STD_LOGIC;
    force_stop_cmd_i : in STD_LOGIC;
    delay_slot_instr_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_71 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_71 is
  signal \<const0>\ : STD_LOGIC;
  signal \^of_pause_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Area_Debug_Control.force_stop_cmd_hold_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__2__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__52\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__59\ : label is "soft_lutpair39";
begin
  \^of_pause_reg\ <= lopt;
  lopt_1 <= \<const0>\;
  of_Pause_reg <= \^of_pause_reg\;
\Area_Debug_Control.force_stop_cmd_hold_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => force_stop_cmd_hold,
      I1 => force_stop_cmd_i,
      I2 => \^of_pause_reg\,
      I3 => \Using_FPGA.Native_0\,
      I4 => \Area_Debug_Control.force_stop_cmd_hold_reg\,
      O => force_stop_cmd_hold0
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.Native_i_1__2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^of_pause_reg\,
      I1 => sync_reset,
      I2 => \Using_FPGA.Native_1\,
      O => S_0
    );
\Using_FPGA.Native_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^of_pause_reg\,
      I1 => \Using_FPGA.Native_2\,
      O => PC_Write
    );
\Using_FPGA.Native_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^of_pause_reg\,
      I1 => \Using_FPGA.Native_0\,
      O => inHibit_EX_reg_0
    );
delay_slot_instr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^of_pause_reg\,
      I1 => delay_slot_instr_reg,
      O => branch_with_delay
    );
ex_Valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FF77F0770077F0"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \^of_pause_reg\,
      I2 => ex_Valid_reg,
      I3 => \Area_Debug_Control.force_stop_cmd_hold_reg\,
      I4 => ex_Valid_reg_0,
      I5 => ex_Valid,
      O => inHibit_EX_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_72 is
  port (
    new_Carry : out STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg\ : out STD_LOGIC;
    select_ALU_Carry : in STD_LOGIC;
    Op1_Low : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    write_Carry_I : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ex_Valid : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_72 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_72 is
  signal \^new_carry\ : STD_LOGIC;
begin
  \^new_carry\ <= lopt;
  new_Carry <= \^new_carry\;
\Using_FPGA.Native_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => sync_reset,
      I1 => write_Carry_I,
      I2 => \Using_FPGA.Native_0\,
      I3 => ex_Valid,
      I4 => \^new_carry\,
      O => \Use_Async_Reset.sync_reset_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_730 is
  port (
    CI : out STD_LOGIC;
    control_carry : in STD_LOGIC;
    carry_In : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_730 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_730;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_730 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => carry_In,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => control_carry
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_81 is
  port (
    IReady : out STD_LOGIC;
    \write_Addr_I_reg[3]\ : in STD_LOGIC;
    IReady0_out : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_81 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_81 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_5 <= \^lopt_6\;
  lopt_6 <= \^lopt_7\;
  lopt_7 <= \^lopt_8\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => IReady,
      CYINIT => IReady0_out,
      DI(3) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^lopt_2\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => \^lopt_8\,
      O(2) => \^lopt_7\,
      O(1) => \^lopt_6\,
      O(0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(0),
      S(3) => lopt_9,
      S(2) => \^lopt_5\,
      S(1) => \^lopt_3\,
      S(0) => \write_Addr_I_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_824 is
  port (
    CI : out STD_LOGIC;
    \trace_data_address_i_reg[0]\ : in STD_LOGIC;
    Unsigned_Op : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_824 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_824;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_824 is
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_10;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => Unsigned_Op,
      O(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1) => lopt_10,
      O(0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \trace_data_address_i_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_84 is
  port (
    ifetch_carry1 : out STD_LOGIC;
    buffer_Full : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_84 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_84 is
  signal \<const1>\ : STD_LOGIC;
  signal \^ifetch_carry1\ : STD_LOGIC;
begin
  \^ifetch_carry1\ <= lopt;
  ifetch_carry1 <= \^ifetch_carry1\;
  lopt_1 <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_85 is
  port (
    ifetch_carry2 : out STD_LOGIC;
    iFetch_In_Progress_reg : out STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg\ : out STD_LOGIC;
    iFetch_In_Progress_reg_0 : out STD_LOGIC;
    mbar_hold_I_reg : out STD_LOGIC;
    iFetch_In_Progress_reg_1 : in STD_LOGIC;
    ifetch_carry1 : in STD_LOGIC;
    IReady0_out : in STD_LOGIC;
    iFetch_In_Progress : in STD_LOGIC;
    mul_Executing : in STD_LOGIC;
    mbar_decode_I : in STD_LOGIC;
    iFetch_In_Progress_reg_2 : in STD_LOGIC;
    missed_IFetch_reg : in STD_LOGIC;
    missed_IFetch_reg_0 : in STD_LOGIC;
    missed_IFetch : in STD_LOGIC;
    missed_IFetch_reg_1 : in STD_LOGIC;
    of_mbar_decode : in STD_LOGIC;
    mbar_hold_I_reg_0 : in STD_LOGIC;
    mbar_hold_I_reg_1 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_85 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_85 is
  signal \<const0>\ : STD_LOGIC;
  signal \^ifetch_in_progress_reg_0\ : STD_LOGIC;
  signal \^ifetch_carry2\ : STD_LOGIC;
begin
  \^ifetch_carry2\ <= lopt;
  iFetch_In_Progress_reg_0 <= \^ifetch_in_progress_reg_0\;
  ifetch_carry2 <= \^ifetch_carry2\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
I_AS_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDDDDDD00000000"
    )
        port map (
      I0 => iFetch_In_Progress,
      I1 => IReady0_out,
      I2 => iFetch_In_Progress_reg_2,
      I3 => mbar_decode_I,
      I4 => mul_Executing,
      I5 => \^ifetch_carry2\,
      O => \^ifetch_in_progress_reg_0\
    );
iFetch_In_Progress_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4F4F4F4F4F4F4"
    )
        port map (
      I0 => IReady0_out,
      I1 => iFetch_In_Progress,
      I2 => \^ifetch_carry2\,
      I3 => mul_Executing,
      I4 => mbar_decode_I,
      I5 => iFetch_In_Progress_reg_2,
      O => iFetch_In_Progress_reg
    );
mbar_hold_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C5C0"
    )
        port map (
      I0 => \^ifetch_in_progress_reg_0\,
      I1 => of_mbar_decode,
      I2 => mbar_hold_I_reg_0,
      I3 => mbar_hold_I_reg_1,
      I4 => sync_reset,
      O => mbar_hold_I_reg
    );
missed_IFetch_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"101F1010"
    )
        port map (
      I0 => missed_IFetch_reg,
      I1 => missed_IFetch_reg_0,
      I2 => missed_IFetch,
      I3 => \^ifetch_in_progress_reg_0\,
      I4 => missed_IFetch_reg_1,
      O => \Serial_Dbg_Intf.if_debug_ready_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_86 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ifetch_carry2 : in STD_LOGIC;
    iFetch_In_Progress : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_86 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_86 is
  signal \Using_FPGA.Native_i_1__58_n_0\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
begin
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => ifetch_carry2,
      CO(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => D(0),
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \Using_FPGA.Native_i_1__58_n_0\
    );
\Using_FPGA.Native_i_1__58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => iFetch_In_Progress,
      O => \Using_FPGA.Native_i_1__58_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_87 is
  port (
    mul_Executing_reg : out STD_LOGIC;
    is_lwx_I_reg : out STD_LOGIC;
    is_swx_I_reg : out STD_LOGIC;
    load_Store_i_reg : out STD_LOGIC;
    using_Imm_reg : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    is_swx_I_reg_0 : out STD_LOGIC;
    ok_To_Stop : out STD_LOGIC;
    \Using_LWX_SWX_instr.reservation_reg\ : out STD_LOGIC;
    Blocked_Valid_Instr0 : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    of_PipeRun_Select : in STD_LOGIC;
    of_PipeRun_without_dready : in STD_LOGIC;
    DReady : in STD_LOGIC;
    is_lwx_I : in STD_LOGIC;
    is_lwx_I_reg_0 : in STD_LOGIC;
    instr_OF_raw : in STD_LOGIC_VECTOR ( 2 downto 0 );
    is_swx_I_reg_1 : in STD_LOGIC;
    load_Store_i : in STD_LOGIC;
    load_Store_i_reg_0 : in STD_LOGIC;
    using_Imm_reg_0 : in STD_LOGIC;
    using_Imm_reg_1 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    using_Imm_reg_2 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_LWX_SWX_instr.reservation_reg_0\ : in STD_LOGIC;
    set_BIP : in STD_LOGIC;
    ex_Valid_1st_cycle_reg : in STD_LOGIC;
    ex_Valid_1st_cycle_reg_0 : in STD_LOGIC;
    swx_ready : in STD_LOGIC;
    \Using_LWX_SWX_instr.reservation_reg_1\ : in STD_LOGIC;
    ex_Valid : in STD_LOGIC;
    Blocked_Valid_Instr_reg : in STD_LOGIC;
    delay_slot_instr_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_87 : entity is "microblaze_v11_0_3_MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_87 is
  signal \Using_LWX_SWX_instr.reservation_i_2_n_0\ : STD_LOGIC;
  signal is_swx_I : STD_LOGIC;
  signal \^mul_executing_reg\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Blocked_Valid_Instr_i_1 : label is "soft_lutpair42";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__69\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of ex_Valid_1st_cycle_i_1 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of swx_ready_i_1 : label is "soft_lutpair41";
begin
  mul_Executing_reg <= \^mul_executing_reg\;
Blocked_Valid_Instr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mul_executing_reg\,
      I1 => Blocked_Valid_Instr_reg,
      O => Blocked_Valid_Instr0
    );
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^mul_executing_reg\,
      CYINIT => DReady,
      DI(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => of_PipeRun_without_dready,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => of_PipeRun_Select
    );
\Using_FPGA.Native_I1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^mul_executing_reg\,
      I1 => Buffer_Addr(1),
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_I1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^mul_executing_reg\,
      I1 => Buffer_Addr(0),
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_i_1__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mul_executing_reg\,
      I1 => delay_slot_instr_reg,
      O => \Using_FPGA.Native_2\
    );
\Using_LWX_SWX_instr.reservation_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030301110"
    )
        port map (
      I0 => is_swx_I_reg_1,
      I1 => sync_reset,
      I2 => \Using_LWX_SWX_instr.reservation_reg_0\,
      I3 => is_lwx_I,
      I4 => \Using_LWX_SWX_instr.reservation_i_2_n_0\,
      I5 => set_BIP,
      O => is_swx_I_reg_0
    );
\Using_LWX_SWX_instr.reservation_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDFFF"
    )
        port map (
      I0 => load_Store_i,
      I1 => \Using_LWX_SWX_instr.reservation_reg_1\,
      I2 => ex_Valid,
      I3 => DReady,
      I4 => \^mul_executing_reg\,
      O => \Using_LWX_SWX_instr.reservation_i_2_n_0\
    );
ex_Valid_1st_cycle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^mul_executing_reg\,
      I1 => ex_Valid_1st_cycle_reg,
      I2 => ex_Valid_1st_cycle_reg_0,
      O => ok_To_Stop
    );
is_lwx_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000222E"
    )
        port map (
      I0 => is_lwx_I,
      I1 => \^mul_executing_reg\,
      I2 => is_lwx_I_reg_0,
      I3 => instr_OF_raw(0),
      I4 => is_swx_I,
      O => is_lwx_I_reg
    );
is_lwx_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFEAAAA"
    )
        port map (
      I0 => sync_reset,
      I1 => DReady,
      I2 => swx_ready,
      I3 => \Using_LWX_SWX_instr.reservation_reg_1\,
      I4 => load_Store_i,
      I5 => \^mul_executing_reg\,
      O => is_swx_I
    );
is_swx_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => is_swx_I_reg_1,
      I1 => \^mul_executing_reg\,
      I2 => is_lwx_I_reg_0,
      I3 => instr_OF_raw(0),
      I4 => is_swx_I,
      O => is_swx_I_reg
    );
load_Store_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
        port map (
      I0 => load_Store_i,
      I1 => \^mul_executing_reg\,
      I2 => load_Store_i_reg_0,
      I3 => instr_OF_raw(2),
      I4 => instr_OF_raw(1),
      I5 => is_swx_I,
      O => load_Store_i_reg
    );
swx_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \Using_LWX_SWX_instr.reservation_reg_0\,
      I1 => is_swx_I_reg_1,
      I2 => \^mul_executing_reg\,
      I3 => sync_reset,
      O => \Using_LWX_SWX_instr.reservation_reg\
    );
using_Imm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000222E"
    )
        port map (
      I0 => using_Imm_reg_0,
      I1 => \^mul_executing_reg\,
      I2 => using_Imm_reg_1,
      I3 => load_Store_i_reg_0,
      I4 => sync_reset,
      I5 => using_Imm_reg_2,
      O => using_Imm_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY is
  port (
    buffer_Addr_S_I_2 : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY is
  signal \^buffer_addr_s_i_2\ : STD_LOGIC;
begin
  \^buffer_addr_s_i_2\ <= lopt;
  buffer_Addr_S_I_2 <= \^buffer_addr_s_i_2\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_486 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_486 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_486;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_486 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_I1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => Carry_Out,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => O,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_489 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_489 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_489;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_489 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_495 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_495 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_495;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_495 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_501 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_501 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_501;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_501 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_507 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_507 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_507;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_507 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_I1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => Carry_Out,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => O,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_513 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_513 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_513;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_513 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_519 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_519 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_519;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_519 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_525 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_525 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_525;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_525 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_531 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_531 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_531;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_531 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_I1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => Carry_Out,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => O,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_537 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_537 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_537;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_537 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_543 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_543 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_543;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_543 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_549 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_549 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_549;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_549 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_555 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_555 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_555;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_555 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_I1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.Native_I1_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.Native_I1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.Native_I1_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_I1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_4 <= \^lopt_5\;
  lopt_6 <= lopt_5;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3 downto 2) => \NLW_Using_FPGA.Native_I1_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => Carry_Out,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.Native_I1_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => \NLW_Using_FPGA.Native_I1_CARRY4_O_UNCONNECTED\(3),
      O(2) => \^lopt_5\,
      O(1) => \^lopt_4\,
      O(0) => O,
      S(3) => \NLW_Using_FPGA.Native_I1_CARRY4_S_UNCONNECTED\(3),
      S(2) => lopt_6,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_561 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_561 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_561;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_561 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_567 is
  port (
    pc_Sum : out STD_LOGIC;
    xor_Sum : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_567 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_567;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_567 is
  signal \^pc_sum\ : STD_LOGIC;
begin
  \^pc_sum\ <= lopt;
  pc_Sum <= \^pc_sum\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_761 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_761 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_761;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_761 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_763 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_763 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_763;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_763 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_I1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Using_FPGA.Native\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_765 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_765 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_765;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_765 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_767 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_767 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_767;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_767 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_769 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_769 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_769;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_769 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_771 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_771 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_771;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_771 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_I1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Using_FPGA.Native\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_773 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_773 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_773;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_773 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_775 is
  port (
    EX_CarryOut : out STD_LOGIC;
    raw_Data_Addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_775 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_775;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_775 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^raw_data_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \^ex_carryout\ <= lopt;
  \^raw_data_addr\(0) <= lopt_1;
  raw_Data_Addr(0) <= \^raw_data_addr\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_777 is
  port (
    EX_CarryOut : out STD_LOGIC;
    raw_Data_Addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_777 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_777;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_777 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^raw_data_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \^ex_carryout\ <= lopt;
  \^raw_data_addr\(0) <= lopt_1;
  raw_Data_Addr(0) <= \^raw_data_addr\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_779 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_779 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_779;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_779 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_781 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_781 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_781;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_781 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_783 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_783 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_783;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_783 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_I1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Using_FPGA.Native\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_785 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_785 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_785;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_785 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_787 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_787 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_787;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_787 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_789 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_789 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_789;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_789 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_791 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_791 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_791;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_791 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_I1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Using_FPGA.Native\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_793 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_793 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_793;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_793 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_795 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_795 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_795;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_795 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_797 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_797 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_797;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_797 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_799 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_799 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_799;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_799 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_I1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Using_FPGA.Native\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_801 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_801 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_801;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_801 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_803 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_803 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_803;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_803 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_805 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_805 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_805;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_805 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_807 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_807 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_807;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_807 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_809 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_809 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_809;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_809 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_I1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Using_FPGA.Native\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_811 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_811 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_811;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_811 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_813 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_813 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_813;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_813 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_815 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_815 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_815;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_815 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_817 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_817 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_817;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_817 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_I1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Using_FPGA.Native\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_819 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_819 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_819;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_819 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_821 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_821 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_821;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_821 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^ex_carryout\ <= lopt;
  \^using_fpga.native\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_823 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_823 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_823;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_823 is
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \Using_FPGA.Native_0\(0) <= \^using_fpga.native_0\(0);
  \^using_fpga.native\ <= lopt;
  \^using_fpga.native_0\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_89 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_89 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_89 is
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_91 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_91 : entity is "microblaze_v11_0_3_MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_91 is
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_163 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_163 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_163;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_163 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_166 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_166 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_166;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_166 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_169 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_169 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_169;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_169 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_172 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_172 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_172;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_172 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_175 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_175 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_175;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_175 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_178 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_178 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_178;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_178 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_181 is
  port (
    Shift_Logic_Res : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_181 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_181;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_181 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Shift_Logic_Res,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_184 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_184 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_184;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_184 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_187 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_187 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_187;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_187 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_190 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_190 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_190;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_190 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_193 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_193 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_193;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_193 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_196 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_196 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_196;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_196 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_199 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_199 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_199;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_199 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_202 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_202 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_202;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_202 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_205 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_205 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_205;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_205 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_208 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_208 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_208;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_208 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_211 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_211 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_211;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_211 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_214 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_214 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_214;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_214 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_217 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_217 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_217;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_217 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_220 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_220 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_220;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_220 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_223 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_223 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_223;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_223 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_226 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_226 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_226;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_226 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_229 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_229 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_229;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_229 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_232 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_232 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_232;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_232 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_235 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_235 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_235;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_235 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_238 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_238 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_238;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_238 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_241 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_241 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_241;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_241 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_244 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_244 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_244;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_244 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_247 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_247 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_247;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_247 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_250 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_250 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_250;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_250 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_253 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_253 : entity is "microblaze_v11_0_3_MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_253;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_253 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Select_Logic_reg,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[0]\ : in STD_LOGIC;
    \instr_EX_i_reg[0]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[0]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    byte_i_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E is
  signal \^using_fpga.native\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of byte_i_i_2 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of select_ALU_Carry_i_1 : label is "soft_lutpair26";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[0]\,
      A1 => \instr_EX_i_reg[0]_0\,
      A2 => \instr_EX_i_reg[0]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^using_fpga.native\
    );
byte_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => byte_i_reg,
      O => \Using_FPGA.Native_0\
    );
select_ALU_Carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^using_fpga.native\,
      O => \Using_FPGA.Native_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_100 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[18]\ : in STD_LOGIC;
    \instr_EX_i_reg[18]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[18]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_100 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_100;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_100 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[18]\,
      A1 => \instr_EX_i_reg[18]_0\,
      A2 => \instr_EX_i_reg[18]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_101 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[19]\ : in STD_LOGIC;
    \instr_EX_i_reg[19]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[19]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_101 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_101;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_101 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[19]\,
      A1 => \instr_EX_i_reg[19]_0\,
      A2 => \instr_EX_i_reg[19]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_102 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    inHibit_EX_reg : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    inHibit_EX_reg_0 : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    dbg_brki_hit0 : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[1]\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    inHibit_EX_reg_1 : in STD_LOGIC;
    inHibit_EX_reg_2 : in STD_LOGIC;
    inHibit_EX_reg_3 : in STD_LOGIC;
    Compare_Instr_reg : in STD_LOGIC;
    writing_reg : in STD_LOGIC;
    inHibit_EX_reg_4 : in STD_LOGIC;
    inHibit_EX_reg_5 : in STD_LOGIC;
    dbg_brki_hit : in STD_LOGIC;
    Compare_Instr_reg_0 : in STD_LOGIC;
    \Area_Debug_Control.dbg_brki_hit_reg\ : in STD_LOGIC;
    \Area_Debug_Control.dbg_brki_hit_reg_0\ : in STD_LOGIC;
    \Area_Debug_Control.dbg_brki_hit_reg_1\ : in STD_LOGIC;
    \Area_Debug_Control.dbg_brki_hit_reg_2\ : in STD_LOGIC;
    Compare_Instr_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_102 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_102;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_102 is
  signal \Area_Debug_Control.dbg_brki_hit_i_2_n_0\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^using_fpga.native_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Compare_Instr_i_1 : label is "soft_lutpair35";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM of mbar_decode_I_i_2 : label is "soft_lutpair35";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \Using_FPGA.Native_1\ <= \^using_fpga.native_1\;
\Area_Debug_Control.dbg_brki_hit_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \Area_Debug_Control.dbg_brki_hit_i_2_n_0\,
      I1 => inHibit_EX_reg_3,
      I2 => dbg_brki_hit,
      O => dbg_brki_hit0
    );
\Area_Debug_Control.dbg_brki_hit_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^using_fpga.native_1\,
      I1 => Compare_Instr_reg_0,
      I2 => \Area_Debug_Control.dbg_brki_hit_reg\,
      I3 => \Area_Debug_Control.dbg_brki_hit_reg_0\,
      I4 => \Area_Debug_Control.dbg_brki_hit_reg_1\,
      I5 => \Area_Debug_Control.dbg_brki_hit_reg_2\,
      O => \Area_Debug_Control.dbg_brki_hit_i_2_n_0\
    );
Compare_Instr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => Compare_Instr_reg,
      I2 => Compare_Instr_reg_1,
      I3 => Compare_Instr_reg_0,
      O => \Using_FPGA.Native_2\
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[1]\,
      A1 => \instr_EX_i_reg[1]_0\,
      A2 => \instr_EX_i_reg[1]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^using_fpga.native\
    );
d_AS_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => inHibit_EX_reg_1,
      I1 => inHibit_EX_reg_2,
      I2 => inHibit_EX_reg_3,
      I3 => \^using_fpga.native\,
      I4 => Compare_Instr_reg,
      O => inHibit_EX_reg
    );
inHibit_EX_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000262E2222"
    )
        port map (
      I0 => inHibit_EX_reg_2,
      I1 => inHibit_EX_reg_3,
      I2 => \^using_fpga.native_1\,
      I3 => inHibit_EX_reg_1,
      I4 => inHibit_EX_reg_4,
      I5 => inHibit_EX_reg_5,
      O => inHibit_EX_reg_0
    );
mbar_decode_I_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => Compare_Instr_reg,
      I2 => writing_reg,
      O => \^using_fpga.native_1\
    );
writing_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => Compare_Instr_reg,
      I2 => writing_reg,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_103 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[20]\ : in STD_LOGIC;
    \instr_EX_i_reg[20]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[20]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_103 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_103;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_103 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[20]\,
      A1 => \instr_EX_i_reg[20]_0\,
      A2 => \instr_EX_i_reg[20]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_104 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[21]\ : in STD_LOGIC;
    \instr_EX_i_reg[21]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[21]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_104 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_104;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_104 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[21]\,
      A1 => \instr_EX_i_reg[21]_0\,
      A2 => \instr_EX_i_reg[21]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_105 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[22]\ : in STD_LOGIC;
    \instr_EX_i_reg[22]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[22]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_105 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_105;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_105 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[22]\,
      A1 => \instr_EX_i_reg[22]_0\,
      A2 => \instr_EX_i_reg[22]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_106 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.control_reg_reg[8]\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[23]\ : in STD_LOGIC;
    \instr_EX_i_reg[23]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[23]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_i_6\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_i_6_0\ : in STD_LOGIC;
    \Using_FPGA.Native_i_9_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_106 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_106;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_106 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_i_11_n_0\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  D(0) <= \^d\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[23]\,
      A1 => \instr_EX_i_reg[23]_0\,
      A2 => \instr_EX_i_reg[23]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^d\(0)
    );
\Using_FPGA.Native_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^d\(0),
      I1 => \Using_FPGA.Native_i_6\(0),
      I2 => \Using_FPGA.Native_i_9_0\,
      I3 => \Using_FPGA.Native_i_6\(1),
      O => \Using_FPGA.Native_i_11_n_0\
    );
\Using_FPGA.Native_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \Using_FPGA.Native_i_11_n_0\,
      I1 => \Using_FPGA.Native_i_6\(3),
      I2 => \Using_FPGA.Native_i_6\(2),
      I3 => Q(0),
      I4 => \Using_FPGA.Native_i_6\(4),
      I5 => \Using_FPGA.Native_i_6_0\,
      O => \Serial_Dbg_Intf.control_reg_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_107 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[24]\ : in STD_LOGIC;
    \instr_EX_i_reg[24]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[24]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_107 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_107;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_107 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[24]\,
      A1 => \instr_EX_i_reg[24]_0\,
      A2 => \instr_EX_i_reg[24]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_108 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    Sext16_reg : out STD_LOGIC;
    check_srx : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[25]\ : in STD_LOGIC;
    \instr_EX_i_reg[25]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[25]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    sext16 : in STD_LOGIC;
    Sext16_reg_0 : in STD_LOGIC;
    Sext16_reg_1 : in STD_LOGIC;
    Sext16_reg_2 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    write_Carry_I_reg : in STD_LOGIC;
    write_Carry_I_reg_0 : in STD_LOGIC;
    write_Carry_I_reg_1 : in STD_LOGIC;
    write_Carry_I_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_108 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_108;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_108 is
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^check_srx\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  check_srx <= \^check_srx\;
Sext16_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0AA00AA"
    )
        port map (
      I0 => sext16,
      I1 => \^check_srx\,
      I2 => Sext16_reg_0,
      I3 => Sext16_reg_1,
      I4 => Sext16_reg_2,
      I5 => sync_reset,
      O => Sext16_reg
    );
Sext8_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => write_Carry_I_reg,
      O => \^check_srx\
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[25]\,
      A1 => \instr_EX_i_reg[25]_0\,
      A2 => \instr_EX_i_reg[25]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^using_fpga.native\
    );
write_Carry_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70707070707070FF"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => write_Carry_I_reg,
      I2 => Sext16_reg_2,
      I3 => write_Carry_I_reg_0,
      I4 => write_Carry_I_reg_1,
      I5 => write_Carry_I_reg_2,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_109 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[26]\ : in STD_LOGIC;
    \instr_EX_i_reg[26]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[26]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_109 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_109;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_109 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[26]\,
      A1 => \instr_EX_i_reg[26]_0\,
      A2 => \instr_EX_i_reg[26]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_110 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[27]\ : in STD_LOGIC;
    \instr_EX_i_reg[27]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[27]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_110 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_110;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_110 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[27]\,
      A1 => \instr_EX_i_reg[27]_0\,
      A2 => \instr_EX_i_reg[27]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_111 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[28]\ : in STD_LOGIC;
    \instr_EX_i_reg[28]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[28]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_111 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_111;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_111 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[28]\,
      A1 => \instr_EX_i_reg[28]_0\,
      A2 => \instr_EX_i_reg[28]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_112 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[29]\ : in STD_LOGIC;
    \instr_EX_i_reg[29]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[29]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_112 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_112;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_112 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[29]\,
      A1 => \instr_EX_i_reg[29]_0\,
      A2 => \instr_EX_i_reg[29]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_113 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    inHibit_EX_reg : out STD_LOGIC;
    D_0 : out STD_LOGIC;
    D_1 : out STD_LOGIC;
    D_2 : out STD_LOGIC;
    D_3 : out STD_LOGIC;
    D_4 : out STD_LOGIC;
    D_5 : out STD_LOGIC;
    D_6 : out STD_LOGIC;
    D_7 : out STD_LOGIC;
    D_8 : out STD_LOGIC;
    D_9 : out STD_LOGIC;
    D_10 : out STD_LOGIC;
    D_11 : out STD_LOGIC;
    D_12 : out STD_LOGIC;
    D_13 : out STD_LOGIC;
    D_14 : out STD_LOGIC;
    D_15 : out STD_LOGIC;
    D_16 : out STD_LOGIC;
    D_17 : out STD_LOGIC;
    D_18 : out STD_LOGIC;
    D_19 : out STD_LOGIC;
    D_20 : out STD_LOGIC;
    D_21 : out STD_LOGIC;
    D_22 : out STD_LOGIC;
    D_23 : out STD_LOGIC;
    D_24 : out STD_LOGIC;
    D_25 : out STD_LOGIC;
    D_26 : out STD_LOGIC;
    D_27 : out STD_LOGIC;
    D_28 : out STD_LOGIC;
    D_29 : out STD_LOGIC;
    D_30 : out STD_LOGIC;
    D_31 : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[2]\ : in STD_LOGIC;
    \instr_EX_i_reg[2]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[2]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    jump2_I_reg : in STD_LOGIC;
    jump2_I_reg_0 : in STD_LOGIC;
    jump2_I_reg_1 : in STD_LOGIC;
    jump2_I_reg_2 : in STD_LOGIC;
    jump2_I_reg_3 : in STD_LOGIC;
    ex_Result : in STD_LOGIC_VECTOR ( 0 to 31 );
    res_Forward2 : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 31 );
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    \Using_FPGA.Native_14\ : in STD_LOGIC;
    \Using_FPGA.Native_15\ : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC;
    \Using_FPGA.Native_25\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_113 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_113;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_113 is
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__24_n_0\ : STD_LOGIC;
  signal jump2_I_i_2_n_0 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[2]\,
      A1 => \instr_EX_i_reg[2]_0\,
      A2 => \instr_EX_i_reg[2]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^using_fpga.native\
    );
\Using_FPGA.Native_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(31),
      I1 => res_Forward2,
      I2 => Reg2_Data(31),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_4\,
      O => D_0
    );
\Using_FPGA.Native_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(30),
      I1 => res_Forward2,
      I2 => Reg2_Data(30),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_5\,
      O => D_1
    );
\Using_FPGA.Native_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(29),
      I1 => res_Forward2,
      I2 => Reg2_Data(29),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_6\,
      O => D_2
    );
\Using_FPGA.Native_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(28),
      I1 => res_Forward2,
      I2 => Reg2_Data(28),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_7\,
      O => D_3
    );
\Using_FPGA.Native_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(27),
      I1 => res_Forward2,
      I2 => Reg2_Data(27),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => D(0),
      O => D_4
    );
\Using_FPGA.Native_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(26),
      I1 => res_Forward2,
      I2 => Reg2_Data(26),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_8\,
      O => D_5
    );
\Using_FPGA.Native_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(25),
      I1 => res_Forward2,
      I2 => Reg2_Data(25),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_9\,
      O => D_6
    );
\Using_FPGA.Native_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(24),
      I1 => res_Forward2,
      I2 => Reg2_Data(24),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => D(1),
      O => D_7
    );
\Using_FPGA.Native_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(23),
      I1 => res_Forward2,
      I2 => Reg2_Data(23),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => D(2),
      O => D_8
    );
\Using_FPGA.Native_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(22),
      I1 => res_Forward2,
      I2 => Reg2_Data(22),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => D(3),
      O => D_9
    );
\Using_FPGA.Native_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(21),
      I1 => res_Forward2,
      I2 => Reg2_Data(21),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => D(4),
      O => D_10
    );
\Using_FPGA.Native_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(20),
      I1 => res_Forward2,
      I2 => Reg2_Data(20),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => D(5),
      O => D_11
    );
\Using_FPGA.Native_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(19),
      I1 => res_Forward2,
      I2 => Reg2_Data(19),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => D(6),
      O => D_12
    );
\Using_FPGA.Native_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(18),
      I1 => res_Forward2,
      I2 => Reg2_Data(18),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => D(7),
      O => D_13
    );
\Using_FPGA.Native_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(17),
      I1 => res_Forward2,
      I2 => Reg2_Data(17),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => D(8),
      O => D_14
    );
\Using_FPGA.Native_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(16),
      I1 => res_Forward2,
      I2 => Reg2_Data(16),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => D(9),
      O => D_15
    );
\Using_FPGA.Native_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(15),
      I1 => res_Forward2,
      I2 => Reg2_Data(15),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_10\,
      O => D_16
    );
\Using_FPGA.Native_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(14),
      I1 => res_Forward2,
      I2 => Reg2_Data(14),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_11\,
      O => D_17
    );
\Using_FPGA.Native_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(13),
      I1 => res_Forward2,
      I2 => Reg2_Data(13),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_12\,
      O => D_18
    );
\Using_FPGA.Native_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(12),
      I1 => res_Forward2,
      I2 => Reg2_Data(12),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_13\,
      O => D_19
    );
\Using_FPGA.Native_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(11),
      I1 => res_Forward2,
      I2 => Reg2_Data(11),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_14\,
      O => D_20
    );
\Using_FPGA.Native_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(10),
      I1 => res_Forward2,
      I2 => Reg2_Data(10),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_15\,
      O => D_21
    );
\Using_FPGA.Native_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(9),
      I1 => res_Forward2,
      I2 => Reg2_Data(9),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_16\,
      O => D_22
    );
\Using_FPGA.Native_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(8),
      I1 => res_Forward2,
      I2 => Reg2_Data(8),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_17\,
      O => D_23
    );
\Using_FPGA.Native_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(7),
      I1 => res_Forward2,
      I2 => Reg2_Data(7),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_18\,
      O => D_24
    );
\Using_FPGA.Native_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(6),
      I1 => res_Forward2,
      I2 => Reg2_Data(6),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_19\,
      O => D_25
    );
\Using_FPGA.Native_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(5),
      I1 => res_Forward2,
      I2 => Reg2_Data(5),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_20\,
      O => D_26
    );
\Using_FPGA.Native_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(4),
      I1 => res_Forward2,
      I2 => Reg2_Data(4),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_21\,
      O => D_27
    );
\Using_FPGA.Native_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(3),
      I1 => res_Forward2,
      I2 => Reg2_Data(3),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_22\,
      O => D_28
    );
\Using_FPGA.Native_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(2),
      I1 => res_Forward2,
      I2 => Reg2_Data(2),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_23\,
      O => D_29
    );
\Using_FPGA.Native_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(1),
      I1 => res_Forward2,
      I2 => Reg2_Data(1),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_24\,
      O => D_30
    );
\Using_FPGA.Native_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_Result(0),
      I1 => res_Forward2,
      I2 => Reg2_Data(0),
      I3 => \Using_FPGA.Native_i_2__24_n_0\,
      I4 => \Using_FPGA.Native_25\,
      O => D_31
    );
\Using_FPGA.Native_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555155555"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_2\,
      I3 => \Using_FPGA.Native_1\,
      I4 => jump2_I_reg,
      I5 => jump2_I_reg_0,
      O => \Using_FPGA.Native_i_2__24_n_0\
    );
jump2_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202002200020"
    )
        port map (
      I0 => jump2_I_i_2_n_0,
      I1 => jump2_I_reg_1,
      I2 => jump2_I_reg,
      I3 => jump2_I_reg_0,
      I4 => jump2_I_reg_2,
      I5 => jump2_I_reg_3,
      O => inHibit_EX_reg
    );
jump2_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000000"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => jump2_I_reg_0,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      O => jump2_I_i_2_n_0
    );
using_Imm_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => \Using_FPGA.Native_3\,
      I4 => jump2_I_reg,
      I5 => jump2_I_reg_0,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_114 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    Unsigned_Op_reg : in STD_LOGIC;
    Unsigned_Op_reg_0 : in STD_LOGIC;
    Unsigned_Op_reg_1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_114 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_114;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_114 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Unsigned_Op_reg,
      A1 => Unsigned_Op_reg_0,
      A2 => Unsigned_Op_reg_1,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_115 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    Sext8_reg : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[31]\ : in STD_LOGIC;
    \instr_EX_i_reg[31]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[31]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Sext8_reg_0 : in STD_LOGIC;
    check_srx : in STD_LOGIC;
    Sext8_reg_1 : in STD_LOGIC;
    Sext8_reg_2 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Using_FPGA.Native_i_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_115 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_115;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_115 is
  signal \^using_fpga.native\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
Sext8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030AA00AA"
    )
        port map (
      I0 => Sext8_reg_0,
      I1 => \^using_fpga.native\,
      I2 => check_srx,
      I3 => Sext8_reg_1,
      I4 => Sext8_reg_2,
      I5 => sync_reset,
      O => Sext8_reg
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[31]\,
      A1 => \instr_EX_i_reg[31]_0\,
      A2 => \instr_EX_i_reg[31]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^using_fpga.native\
    );
\Using_FPGA.Native_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => D(3),
      I2 => \Using_FPGA.Native_i_6\,
      I3 => D(1),
      I4 => D(2),
      I5 => D(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_116 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    write_Carry_I0 : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[3]\ : in STD_LOGIC;
    \instr_EX_i_reg[3]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[3]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg_0\ : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg_1\ : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg_2\ : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg_3\ : in STD_LOGIC;
    set_BIP_I : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg_4\ : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_116 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_116;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_116 is
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^using_fpga.native_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Select_Logic_i_1 : label is "soft_lutpair36";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM of \Using_FPGA.set_BIP_I_i_2\ : label is "soft_lutpair36";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \Using_FPGA.Native_1\ <= \^using_fpga.native_1\;
Select_Logic_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^using_fpga.native\,
      O => write_Carry_I0
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[3]\,
      A1 => \instr_EX_i_reg[3]_0\,
      A2 => \instr_EX_i_reg[3]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^using_fpga.native\
    );
\Using_FPGA.set_BIP_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001F10"
    )
        port map (
      I0 => \^using_fpga.native_1\,
      I1 => \Using_FPGA.set_BIP_I_reg_2\,
      I2 => \Using_FPGA.set_BIP_I_reg_3\,
      I3 => set_BIP_I,
      I4 => sync_reset,
      O => \Using_FPGA.set_BIP_I_reg\
    );
\Using_FPGA.set_BIP_I_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => \Using_FPGA.set_BIP_I_reg_0\,
      I2 => \Using_FPGA.set_BIP_I_reg_1\,
      I3 => \Using_FPGA.set_BIP_I_reg_4\,
      I4 => \Using_FPGA.set_BIP_I_reg_5\,
      O => \^using_fpga.native_1\
    );
mbar_first_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => \Using_FPGA.set_BIP_I_reg_0\,
      I2 => \Using_FPGA.set_BIP_I_reg_1\,
      I3 => mul_Executing_reg,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_117 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    doublet_i_reg : out STD_LOGIC;
    mtsmsr_write_i_reg : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[4]\ : in STD_LOGIC;
    \instr_EX_i_reg[4]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[4]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    doublet_i_reg_0 : in STD_LOGIC;
    is_lwx_I_reg : in STD_LOGIC;
    is_lwx_I_reg_0 : in STD_LOGIC;
    is_lwx_I_reg_1 : in STD_LOGIC;
    mtsmsr_write_i_reg_0 : in STD_LOGIC;
    isdoublet : in STD_LOGIC;
    mtsmsr_write_i_reg_1 : in STD_LOGIC;
    doublet_i_reg_1 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mtsmsr_write_i_reg_2 : in STD_LOGIC;
    mtsmsr_write_i_reg_3 : in STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    inHibit_EX_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_117 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_117;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_117 is
  signal \^using_fpga.native\ : STD_LOGIC;
  signal mtsmsr_write_i_i_2_n_0 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[4]\,
      A1 => \instr_EX_i_reg[4]_0\,
      A2 => \instr_EX_i_reg[4]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^using_fpga.native\
    );
\Using_FPGA.Native_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => doublet_i_reg_0,
      I2 => is_lwx_I_reg,
      I3 => is_lwx_I_reg_0,
      I4 => is_lwx_I_reg_1,
      I5 => mtsmsr_write_i_reg_0,
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => is_lwx_I_reg_0,
      I2 => is_lwx_I_reg_1,
      O => \Using_FPGA.Native_3\
    );
doublet_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030AA00AA"
    )
        port map (
      I0 => isdoublet,
      I1 => \^using_fpga.native\,
      I2 => doublet_i_reg_0,
      I3 => mtsmsr_write_i_reg_1,
      I4 => doublet_i_reg_1,
      I5 => sync_reset,
      O => doublet_i_reg
    );
inHibit_EX_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => inHibit_EX_reg,
      I2 => doublet_i_reg_0,
      I3 => inHibit_EX_reg_0,
      O => \Using_FPGA.Native_2\
    );
is_lwx_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => doublet_i_reg_0,
      I2 => D(0),
      I3 => is_lwx_I_reg,
      I4 => is_lwx_I_reg_1,
      I5 => is_lwx_I_reg_0,
      O => \Using_FPGA.Native_1\
    );
mtsmsr_write_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080FF8000"
    )
        port map (
      I0 => mtsmsr_write_i_i_2_n_0,
      I1 => D(1),
      I2 => mtsmsr_write_i_reg_2,
      I3 => mtsmsr_write_i_reg_1,
      I4 => mtsmsr_write_i_reg_3,
      I5 => sync_reset,
      O => mtsmsr_write_i_reg
    );
mtsmsr_write_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => doublet_i_reg_0,
      I2 => is_lwx_I_reg_0,
      I3 => is_lwx_I_reg_1,
      I4 => mtsmsr_write_i_reg_0,
      I5 => is_lwx_I_reg,
      O => mtsmsr_write_i_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_118 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    byte_i_reg : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    Reg_Test_Equal_N_i4_out : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    use_Reg_Neg_DI_i17_out : out STD_LOGIC;
    force_Val1_i18_out : out STD_LOGIC;
    use_Reg_Neg_S_i19_out : out STD_LOGIC;
    force1_i20_out : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[5]\ : in STD_LOGIC;
    \instr_EX_i_reg[5]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[5]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    isbyte : in STD_LOGIC;
    byte_i_reg_0 : in STD_LOGIC;
    write_Reg_reg : in STD_LOGIC;
    byte_i_reg_1 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    write_Reg_reg_0 : in STD_LOGIC;
    write_Reg_reg_1 : in STD_LOGIC;
    write_Reg_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    write_Reg_reg_3 : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    write_Reg_i_2_0 : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_118 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_118;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_118 is
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^using_fpga.native_1\ : STD_LOGIC;
  signal \^using_fpga.native_4\ : STD_LOGIC;
  signal write_Reg_i_2_n_0 : STD_LOGIC;
  signal write_Reg_i_3_n_0 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__47\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__48\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__49\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__50\ : label is "soft_lutpair38";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \Using_FPGA.Native_1\ <= \^using_fpga.native_1\;
  \Using_FPGA.Native_4\ <= \^using_fpga.native_4\;
Sign_Extend_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => byte_i_reg_0,
      I2 => \Using_FPGA.Native_7\,
      I3 => \Using_FPGA.Native_6\,
      I4 => \Using_FPGA.Native_5\,
      I5 => \Using_FPGA.Native_8\,
      O => \^using_fpga.native_1\
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[5]\,
      A1 => \instr_EX_i_reg[5]_0\,
      A2 => \instr_EX_i_reg[5]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^using_fpga.native\
    );
\Using_FPGA.Native_i_1__3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFFFFFBFFF"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => byte_i_reg_0,
      I2 => \Using_FPGA.Native_5\,
      I3 => \Using_FPGA.Native_6\,
      I4 => \Using_FPGA.Native_7\,
      I5 => \Using_FPGA.Native_8\,
      O => \Using_FPGA.Native_2\
    );
\Using_FPGA.Native_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^using_fpga.native_4\,
      I1 => \Using_FPGA.Native_9\,
      I2 => \Using_FPGA.Native_10\,
      I3 => \Using_FPGA.Native_11\,
      O => Reg_Test_Equal_N_i4_out
    );
\Using_FPGA.Native_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => \^using_fpga.native_4\,
      I1 => \Using_FPGA.Native_10\,
      I2 => \Using_FPGA.Native_11\,
      I3 => \Using_FPGA.Native_9\,
      O => use_Reg_Neg_DI_i17_out
    );
\Using_FPGA.Native_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^using_fpga.native_4\,
      I1 => \Using_FPGA.Native_10\,
      I2 => \Using_FPGA.Native_11\,
      O => force_Val1_i18_out
    );
\Using_FPGA.Native_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => \^using_fpga.native_4\,
      I1 => \Using_FPGA.Native_9\,
      I2 => \Using_FPGA.Native_10\,
      I3 => \Using_FPGA.Native_11\,
      O => use_Reg_Neg_S_i19_out
    );
\Using_FPGA.Native_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => byte_i_reg_0,
      I2 => \Using_FPGA.Native_7\,
      I3 => \Using_FPGA.Native_6\,
      I4 => \Using_FPGA.Native_5\,
      O => \^using_fpga.native_4\
    );
\Using_FPGA.Native_i_1__5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => byte_i_reg_0,
      I2 => \Using_FPGA.Native_7\,
      I3 => \Using_FPGA.Native_6\,
      I4 => \Using_FPGA.Native_5\,
      I5 => D(2),
      O => \Using_FPGA.Native_3\
    );
\Using_FPGA.Native_i_2__0__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^using_fpga.native_4\,
      I1 => \Using_FPGA.Native_11\,
      I2 => \Using_FPGA.Native_10\,
      O => force1_i20_out
    );
byte_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003AA00AA"
    )
        port map (
      I0 => isbyte,
      I1 => \^using_fpga.native\,
      I2 => byte_i_reg_0,
      I3 => write_Reg_reg,
      I4 => byte_i_reg_1,
      I5 => sync_reset,
      O => byte_i_reg
    );
write_Reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000057FF"
    )
        port map (
      I0 => \^using_fpga.native_1\,
      I1 => write_Reg_reg_0,
      I2 => write_Reg_reg_1,
      I3 => write_Reg_reg,
      I4 => write_Reg_i_2_n_0,
      O => \Using_FPGA.Native_0\
    );
write_Reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBABFBABABABFB"
    )
        port map (
      I0 => sync_reset,
      I1 => write_Reg_reg_2,
      I2 => write_Reg_reg,
      I3 => write_Reg_i_3_n_0,
      I4 => D(1),
      I5 => write_Reg_reg_3,
      O => write_Reg_i_2_n_0
    );
write_Reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F00000007"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => D(0),
      I2 => byte_i_reg_1,
      I3 => \Using_FPGA.Native_8\,
      I4 => byte_i_reg_0,
      I5 => write_Reg_i_2_0,
      O => write_Reg_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_119 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    mbar_is_sleep0 : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    \instr_EX_i_reg[6]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[6]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    instr_OF_raw : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_119 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_119;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_119 is
  signal \^using_fpga.native\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[6]\,
      A1 => \instr_EX_i_reg[6]_0\,
      A2 => \instr_EX_i_reg[6]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^using_fpga.native\
    );
mbar_is_sleep_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => instr_OF_raw(0),
      O => mbar_is_sleep0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_120 is
  port (
    instr_OF_raw : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[7]\ : in STD_LOGIC;
    \instr_EX_i_reg[7]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[7]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_120 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_120;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_120 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[7]\,
      A1 => \instr_EX_i_reg[7]_0\,
      A2 => \instr_EX_i_reg[7]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => instr_OF_raw(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_121 is
  port (
    instr_OF_raw : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_Addr_I_reg[2]\ : in STD_LOGIC;
    \write_Addr_I_reg[2]_0\ : in STD_LOGIC;
    \write_Addr_I_reg[2]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_121 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_121;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_121 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \write_Addr_I_reg[2]\,
      A1 => \write_Addr_I_reg[2]_0\,
      A2 => \write_Addr_I_reg[2]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => instr_OF_raw(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_122 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    reset_BIP_I : out STD_LOGIC;
    Reg_Test_Equal_i : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_Addr_I_reg[3]\ : in STD_LOGIC;
    \write_Addr_I_reg[3]_0\ : in STD_LOGIC;
    \write_Addr_I_reg[3]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.reset_BIP_I_reg\ : in STD_LOGIC;
    \Using_FPGA.reset_BIP_I_reg_0\ : in STD_LOGIC;
    \Using_FPGA.reset_BIP_I_reg_1\ : in STD_LOGIC;
    \Using_FPGA.reset_BIP_I_reg_2\ : in STD_LOGIC;
    instr_OF_raw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_122 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_122;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_122 is
  signal \^using_fpga.native\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \write_Addr_I_reg[3]\,
      A1 => \write_Addr_I_reg[3]_0\,
      A2 => \write_Addr_I_reg[3]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^using_fpga.native\
    );
\Using_FPGA.Native_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => instr_OF_raw(1),
      I2 => instr_OF_raw(0),
      I3 => \Using_FPGA.Native_0\,
      O => Reg_Test_Equal_i
    );
\Using_FPGA.reset_BIP_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => \Using_FPGA.reset_BIP_I_reg\,
      I2 => \Using_FPGA.reset_BIP_I_reg_0\,
      I3 => \Using_FPGA.reset_BIP_I_reg_1\,
      I4 => \Using_FPGA.reset_BIP_I_reg_2\,
      O => reset_BIP_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_487 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_487 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_487;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_487 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_492 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_492 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_492;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_492 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_498 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3_2 : out STD_LOGIC;
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_498 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_498;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_498 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
  Address(0) <= \^address\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => \^address\(0)
    );
\Using_FPGA.Native_i_1__11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^address\(0),
      I1 => \Using_FPGA.Native\,
      O => I3_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_504 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3_1 : out STD_LOGIC;
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_504 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_504;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_504 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
  Address(0) <= \^address\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => \^address\(0)
    );
\Using_FPGA.Native_i_1__10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^address\(0),
      I1 => \Using_FPGA.Native\,
      O => I3_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_510 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3_0 : out STD_LOGIC;
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_510 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_510;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_510 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
  Address(0) <= \^address\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => \^address\(0)
    );
\Using_FPGA.Native_i_1__9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^address\(0),
      I1 => \Using_FPGA.Native\,
      O => I3_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_516 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : out STD_LOGIC;
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_516 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_516;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_516 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
  Address(0) <= \^address\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => \^address\(0)
    );
\Using_FPGA.Native_i_1__8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^address\(0),
      I1 => \Using_FPGA.Native\,
      O => I3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_522 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_522 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_522;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_522 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_528 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_528 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_528;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_528 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_534 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_534 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_534;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_534 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_540 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_540 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_540;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_540 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_546 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_546 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_546;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_546 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_552 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_552 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_552;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_552 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_558 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_558 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_558;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_558 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_564 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_564 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_564;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_564 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_570 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_570 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_570;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_570 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_92 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_Addr_I_reg[4]\ : in STD_LOGIC;
    \write_Addr_I_reg[4]_0\ : in STD_LOGIC;
    \write_Addr_I_reg[4]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_92 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_92 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \write_Addr_I_reg[4]\,
      A1 => \write_Addr_I_reg[4]_0\,
      A2 => \write_Addr_I_reg[4]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_93 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[11]\ : in STD_LOGIC;
    \instr_EX_i_reg[11]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[11]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_93 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_93 is
  signal \^using_fpga.native\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[11]\,
      A1 => \instr_EX_i_reg[11]_0\,
      A2 => \instr_EX_i_reg[11]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^using_fpga.native\
    );
\Using_FPGA.set_BIP_I_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => \Using_FPGA.set_BIP_I_reg\,
      I2 => \Using_FPGA.set_BIP_I_reg_0\,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_94 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[12]\ : in STD_LOGIC;
    \instr_EX_i_reg[12]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[12]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_94 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_94 is
  signal \^using_fpga.native\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[12]\,
      A1 => \instr_EX_i_reg[12]_0\,
      A2 => \instr_EX_i_reg[12]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^using_fpga.native\
    );
\Using_FPGA.Native_i_1__4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00008000"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => \Using_FPGA.Native_3\,
      I4 => \Using_FPGA.Native_4\,
      I5 => \Using_FPGA.Native_5\,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_95 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[13]\ : in STD_LOGIC;
    \instr_EX_i_reg[13]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[13]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_i_9\ : in STD_LOGIC;
    \Using_FPGA.Native_i_9_0\ : in STD_LOGIC;
    \Using_FPGA.Native_i_9_1\ : in STD_LOGIC;
    \Using_FPGA.Native_i_9_2\ : in STD_LOGIC;
    \Using_FPGA.Native_i_9_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_95 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_95 is
  signal \^using_fpga.native\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[13]\,
      A1 => \instr_EX_i_reg[13]_0\,
      A2 => \instr_EX_i_reg[13]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^using_fpga.native\
    );
\Using_FPGA.Native_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => \Using_FPGA.Native_i_9\,
      I2 => \Using_FPGA.Native_i_9_0\,
      I3 => \Using_FPGA.Native_i_9_1\,
      I4 => \Using_FPGA.Native_i_9_2\,
      I5 => \Using_FPGA.Native_i_9_3\,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_96 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_first : out STD_LOGIC;
    of_mbar_decode : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[14]\ : in STD_LOGIC;
    \instr_EX_i_reg[14]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[14]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    mbar_decode_I_reg : in STD_LOGIC;
    mbar_decode_I_reg_0 : in STD_LOGIC;
    ok_To_Stop : in STD_LOGIC;
    mul_Executing_reg_0 : in STD_LOGIC;
    mbar_decode_I_reg_1 : in STD_LOGIC;
    mbar_decode_I_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_96 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_96 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  D(0) <= \^d\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[14]\,
      A1 => \instr_EX_i_reg[14]_0\,
      A2 => \instr_EX_i_reg[14]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^d\(0)
    );
mbar_decode_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^d\(0),
      I1 => mbar_decode_I_reg_1,
      I2 => mbar_decode_I_reg_2,
      I3 => mbar_decode_I_reg,
      I4 => mbar_decode_I_reg_0,
      O => of_mbar_decode
    );
mbar_first_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \^d\(0),
      I1 => mul_Executing_reg,
      I2 => mbar_decode_I_reg,
      I3 => mbar_decode_I_reg_0,
      I4 => ok_To_Stop,
      I5 => mul_Executing_reg_0,
      O => mbar_first
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_97 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[15]\ : in STD_LOGIC;
    \instr_EX_i_reg[15]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[15]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_97 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_97 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[15]\,
      A1 => \instr_EX_i_reg[15]_0\,
      A2 => \instr_EX_i_reg[15]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_98 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[15]\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[14]\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[13]\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[12]\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[11]\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[10]\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[9]\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[8]\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[7]\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[6]\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[5]\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[4]\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[3]\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[2]\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[1]\ : out STD_LOGIC;
    \Size_17to32.imm_Reg_reg[0]\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[16]\ : in STD_LOGIC;
    \instr_EX_i_reg[16]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[16]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_98 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_98;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_98 is
  signal \^using_fpga.native\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__10\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__11\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__12\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__13\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__14\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__15\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__16\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__17\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__18\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__5\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__6\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__7\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__8\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__9\ : label is "soft_lutpair30";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[16]\,
      A1 => \instr_EX_i_reg[16]_0\,
      A2 => \instr_EX_i_reg[16]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^using_fpga.native\
    );
\Using_FPGA.Native_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(7),
      I1 => \Using_FPGA.Native_1\,
      I2 => \^using_fpga.native\,
      O => \Size_17to32.imm_Reg_reg[8]\
    );
\Using_FPGA.Native_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(8),
      I1 => \Using_FPGA.Native_1\,
      I2 => \^using_fpga.native\,
      O => \Size_17to32.imm_Reg_reg[7]\
    );
\Using_FPGA.Native_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(9),
      I1 => \Using_FPGA.Native_1\,
      I2 => \^using_fpga.native\,
      O => \Size_17to32.imm_Reg_reg[6]\
    );
\Using_FPGA.Native_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(10),
      I1 => \Using_FPGA.Native_1\,
      I2 => \^using_fpga.native\,
      O => \Size_17to32.imm_Reg_reg[5]\
    );
\Using_FPGA.Native_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(11),
      I1 => \Using_FPGA.Native_1\,
      I2 => \^using_fpga.native\,
      O => \Size_17to32.imm_Reg_reg[4]\
    );
\Using_FPGA.Native_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(12),
      I1 => \Using_FPGA.Native_1\,
      I2 => \^using_fpga.native\,
      O => \Size_17to32.imm_Reg_reg[3]\
    );
\Using_FPGA.Native_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(13),
      I1 => \Using_FPGA.Native_1\,
      I2 => \^using_fpga.native\,
      O => \Size_17to32.imm_Reg_reg[2]\
    );
\Using_FPGA.Native_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(14),
      I1 => \Using_FPGA.Native_1\,
      I2 => \^using_fpga.native\,
      O => \Size_17to32.imm_Reg_reg[1]\
    );
\Using_FPGA.Native_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(15),
      I1 => \Using_FPGA.Native_1\,
      I2 => \^using_fpga.native\,
      O => \Size_17to32.imm_Reg_reg[0]\
    );
\Using_FPGA.Native_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      I2 => \^using_fpga.native\,
      O => \Size_17to32.imm_Reg_reg[15]\
    );
\Using_FPGA.Native_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(1),
      I1 => \Using_FPGA.Native_1\,
      I2 => \^using_fpga.native\,
      O => \Size_17to32.imm_Reg_reg[14]\
    );
\Using_FPGA.Native_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(2),
      I1 => \Using_FPGA.Native_1\,
      I2 => \^using_fpga.native\,
      O => \Size_17to32.imm_Reg_reg[13]\
    );
\Using_FPGA.Native_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(3),
      I1 => \Using_FPGA.Native_1\,
      I2 => \^using_fpga.native\,
      O => \Size_17to32.imm_Reg_reg[12]\
    );
\Using_FPGA.Native_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(4),
      I1 => \Using_FPGA.Native_1\,
      I2 => \^using_fpga.native\,
      O => \Size_17to32.imm_Reg_reg[11]\
    );
\Using_FPGA.Native_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(5),
      I1 => \Using_FPGA.Native_1\,
      I2 => \^using_fpga.native\,
      O => \Size_17to32.imm_Reg_reg[10]\
    );
\Using_FPGA.Native_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(6),
      I1 => \Using_FPGA.Native_1\,
      I2 => \^using_fpga.native\,
      O => \Size_17to32.imm_Reg_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_99 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[17]\ : in STD_LOGIC;
    \instr_EX_i_reg[17]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[17]_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_i_1__12__0\ : in STD_LOGIC;
    \Using_FPGA.Native_i_1__12__0_0\ : in STD_LOGIC;
    \Using_FPGA.Native_i_1__12__0_1\ : in STD_LOGIC;
    \Using_FPGA.Native_i_1__12__0_2\ : in STD_LOGIC;
    \Using_FPGA.Native_i_1__12__0_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_99 : entity is "microblaze_v11_0_3_MB_SRL16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_99;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_99 is
  signal \^using_fpga.native\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \instr_EX_i_reg[17]\,
      A1 => \instr_EX_i_reg[17]_0\,
      A2 => \instr_EX_i_reg[17]_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => Y(0),
      Q => \^using_fpga.native\
    );
\Using_FPGA.Native_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F0FFFFF0E0F"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => \Using_FPGA.Native_i_1__12__0\,
      I2 => \Using_FPGA.Native_i_1__12__0_0\,
      I3 => \Using_FPGA.Native_i_1__12__0_1\,
      I4 => \Using_FPGA.Native_i_1__12__0_2\,
      I5 => \Using_FPGA.Native_i_1__12__0_3\,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized0\ is
  port (
    Q_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized0\ : entity is "microblaze_v11_0_3_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized0\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"001B",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1\ is
  port (
    tdo_config_word1_14 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1\ : entity is "microblaze_v11_0_3_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_14
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_20\ is
  port (
    tdo_config_word1_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_20\ : entity is "microblaze_v11_0_3_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_20\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_21\ is
  port (
    tdo_config_word1_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_21\ : entity is "microblaze_v11_0_3_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_21\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_22\ is
  port (
    tdo_config_word1_11 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_22\ : entity is "microblaze_v11_0_3_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_22\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_23\ is
  port (
    tdo_config_word1_10 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_23\ : entity is "microblaze_v11_0_3_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_23\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_26\ is
  port (
    tdo_config_word1_7 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_26\ : entity is "microblaze_v11_0_3_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_26\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_27\ is
  port (
    tdo_config_word1_6 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_27\ : entity is "microblaze_v11_0_3_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_27\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized2\ is
  port (
    tdo_config_word1_13 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized2\ : entity is "microblaze_v11_0_3_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized2\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"FFFF",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_13
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized2_24\ is
  port (
    tdo_config_word1_9 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized2_24\ : entity is "microblaze_v11_0_3_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized2_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized2_24\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"FFFF",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized3\ is
  port (
    \Serial_Dbg_Intf.shift_count_reg[6]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDO_INST_0_i_1 : in STD_LOGIC;
    tdo_config_word1_13 : in STD_LOGIC;
    tdo_config_word1_14 : in STD_LOGIC;
    Q_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized3\ : entity is "microblaze_v11_0_3_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized3\ is
  signal Dbg_TDO_INST_0_i_19_n_0 : STD_LOGIC;
  signal tdo_config_word1_12 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
Dbg_TDO_INST_0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tdo_config_word1_12,
      I1 => tdo_config_word1_13,
      I2 => Q(5),
      I3 => tdo_config_word1_14,
      I4 => Q(4),
      I5 => Q_0,
      O => Dbg_TDO_INST_0_i_19_n_0
    );
Dbg_TDO_INST_0_i_9: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_19_n_0,
      I1 => Dbg_TDO_INST_0_i_1,
      O => \Serial_Dbg_Intf.shift_count_reg[6]\,
      S => Q(6)
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"3FFF",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized3_25\ is
  port (
    \Serial_Dbg_Intf.shift_count_reg[5]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    tdo_config_word1_9 : in STD_LOGIC;
    tdo_config_word1_10 : in STD_LOGIC;
    tdo_config_word1_11 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized3_25\ : entity is "microblaze_v11_0_3_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized3_25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized3_25\ is
  signal tdo_config_word1_8 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
Dbg_TDO_INST_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tdo_config_word1_8,
      I1 => tdo_config_word1_9,
      I2 => Q(5),
      I3 => tdo_config_word1_10,
      I4 => Q(4),
      I5 => tdo_config_word1_11,
      O => \Serial_Dbg_Intf.shift_count_reg[5]\
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"3FFF",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized4\ is
  port (
    tdo_config_word1_5 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized4\ : entity is "microblaze_v11_0_3_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized4\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"1060",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized5\ is
  port (
    Dbg_TDO : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_data_overrun_reg\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_data_overrun_reg_0\ : in STD_LOGIC;
    Status_Reg_En : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_data_overrun_reg_1\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_data_overrun_reg_2\ : in STD_LOGIC;
    Dbg_TDO_INST_0_0 : in STD_LOGIC;
    Dbg_TDO_INST_0_1 : in STD_LOGIC;
    Dbg_TDO_INST_0_2 : in STD_LOGIC;
    tdo_config_word1_1 : in STD_LOGIC;
    tdo_config_word1_0 : in STD_LOGIC;
    tdo_config_word1_5 : in STD_LOGIC;
    tdo_config_word1_6 : in STD_LOGIC;
    tdo_config_word1_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized5\ : entity is "microblaze_v11_0_3_MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized5\ is
  signal Dbg_TDO_INST_0_i_18_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_1_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_8_n_0 : STD_LOGIC;
  signal tdo_config_word1_4 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1 ";
begin
Dbg_TDO_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EEF0EEF0EE"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_1_n_0,
      I1 => \Use_Serial_Unified_Completion.mb_data_overrun_reg\,
      I2 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_0\,
      I3 => Status_Reg_En,
      I4 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_1\,
      I5 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_2\,
      O => Dbg_TDO
    );
Dbg_TDO_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFBA"
    )
        port map (
      I0 => Dbg_TDO_INST_0_0,
      I1 => Dbg_TDO_INST_0_i_8_n_0,
      I2 => Q(7),
      I3 => Dbg_TDO_INST_0_1,
      I4 => Dbg_TDO_INST_0_2,
      O => Dbg_TDO_INST_0_i_1_n_0
    );
Dbg_TDO_INST_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tdo_config_word1_4,
      I1 => tdo_config_word1_5,
      I2 => Q(5),
      I3 => tdo_config_word1_6,
      I4 => Q(4),
      I5 => tdo_config_word1_7,
      O => Dbg_TDO_INST_0_i_18_n_0
    );
Dbg_TDO_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DDDDDD1DDDDDD"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_18_n_0,
      I1 => Q(6),
      I2 => Q(4),
      I3 => tdo_config_word1_1,
      I4 => Q(5),
      I5 => tdo_config_word1_0,
      O => Dbg_TDO_INST_0_i_8_n_0
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"2500",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_temp : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => reset_temp,
      Q => sync(1),
      R => '0'
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_1 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_1 : entity is "microblaze_v11_0_3_mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_1 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Wakeup(0),
      Q => sync(1),
      R => SR(0)
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_2 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_2 : entity is "microblaze_v11_0_3_mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_2 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Wakeup(0),
      Q => sync(1),
      R => SR(0)
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_49 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    normal_stop_cmd_i0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_49 : entity is "microblaze_v11_0_3_mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_49 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.normal_stop_cmd_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => normal_stop_cmd_i0
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => D(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_50 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    force_stop_cmd_i0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_50 : entity is "microblaze_v11_0_3_mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_50 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.force_stop_cmd_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => force_stop_cmd_i0
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Synchronize.use_sync_reset.sync_reg[1]_0\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_51 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Async_Reset.sync_reset_reg\ : out STD_LOGIC;
    start_single_cmd0 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Dbg_Trig_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Serial_Dbg_Intf.trig_in_1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Synchronize.use_sync_reset.sync_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_51 : entity is "microblaze_v11_0_3_mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_51 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.start_single_cmd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(1),
      O => start_single_cmd0
    );
\Serial_Dbg_Intf.trig_in_1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAAABABBBABB"
    )
        port map (
      I0 => sync_reset,
      I1 => Dbg_Trig_In(0),
      I2 => Q(1),
      I3 => sync(2),
      I4 => Q(0),
      I5 => \Serial_Dbg_Intf.trig_in_1_reg\(0),
      O => \Use_Async_Reset.sync_reset_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Synchronize.use_sync_reset.sync_reg[1]_0\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_52 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_MSR0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_52 : entity is "microblaze_v11_0_3_mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_52 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.read_register_MSR_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => read_register_MSR0
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Synchronize.use_sync_reset.sync_reg[1]_0\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_53 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_PC0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_53 : entity is "microblaze_v11_0_3_mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_53 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.read_register_PC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => read_register_PC0
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Synchronize.use_sync_reset.sync_reg[1]_0\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_54 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_54 : entity is "microblaze_v11_0_3_mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_54 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Synchronize.use_sync_reset.sync_reg[1]_0\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_55 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    if_debug_ready_i0 : out STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_55 : entity is "microblaze_v11_0_3_mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_55 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.if_debug_ready_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\,
      O => if_debug_ready_i0
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Synchronize.use_sync_reset.sync_reg[1]_0\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_56 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    continue_from_brk0 : out STD_LOGIC;
    \Serial_Dbg_Intf.sample_synced_1_reg[7]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Serial_Dbg_Intf.continue_from_brk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_56 : entity is "microblaze_v11_0_3_mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_56 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.continue_from_brk_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => Q(0),
      I1 => sync(2),
      I2 => Q(1),
      I3 => \Serial_Dbg_Intf.continue_from_brk_reg\(0),
      O => continue_from_brk0
    );
\Serial_Dbg_Intf.trig_ack_out_1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D4"
    )
        port map (
      I0 => Q(0),
      I1 => sync(2),
      I2 => Dbg_Trig_Ack_Out(0),
      I3 => sync_reset,
      O => \Serial_Dbg_Intf.sample_synced_1_reg[7]\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Out(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_57 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Synchronize.use_sync_reset.sync_reg[2]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.trig_in_1_reg\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_57 : entity is "microblaze_v11_0_3_mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_57 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.trig_in_1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      I2 => \Serial_Dbg_Intf.trig_in_1_reg\,
      O => \Synchronize.use_sync_reset.sync_reg[2]_0\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Ack_In(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_58 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_58 : entity is "microblaze_v11_0_3_mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_58 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Synchronize.use_sync_reset.sync_reg[1]_0\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    dbg_brki_hit : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    config_with_scan_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0\ : entity is "microblaze_v11_0_3_mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => dbg_brki_hit,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_28\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Pause : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    config_with_scan_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_28\ : entity is "microblaze_v11_0_3_mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_28\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => Pause,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_29\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    running_clock : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    config_with_scan_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_29\ : entity is "microblaze_v11_0_3_mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_29\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => running_clock,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_30\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sleep : out STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    config_with_scan_reset : in STD_LOGIC;
    \Single_Synchronize.use_async_reset.sync_reg_0\ : in STD_LOGIC;
    Sleep_Decode : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_30\ : entity is "microblaze_v11_0_3_mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_30\ is
  signal \^sleep\ : STD_LOGIC;
begin
  Sleep <= \^sleep\;
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \^sleep\,
      Q => D(0)
    );
Sleep_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \Single_Synchronize.use_async_reset.sync_reg_0\,
      I1 => Sleep_Decode,
      O => \^sleep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_31\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Clk : in STD_LOGIC;
    config_with_scan_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_31\ : entity is "microblaze_v11_0_3_mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_31\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => LOCKSTEP_Master_Out(0),
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_59\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    config_with_scan_reset : out STD_LOGIC;
    Raw : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_59\ : entity is "microblaze_v11_0_3_mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_59\ is
  signal \^config_with_scan_reset\ : STD_LOGIC;
begin
  config_with_scan_reset <= \^config_with_scan_reset\;
\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      O => \^config_with_scan_reset\
    );
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \^config_with_scan_reset\,
      D => Raw,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized1\ is
  port (
    \Serial_Dbg_Intf.force_stop_cmd_i_reg\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    dbg_continue_i_reg : in STD_LOGIC;
    dbg_stop_Detected : in STD_LOGIC;
    start_single_cmd : in STD_LOGIC;
    dbg_pause : in STD_LOGIC;
    dbg_continue_i_reg_0 : in STD_LOGIC;
    normal_stop_cmd_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized1\ : entity is "microblaze_v11_0_3_mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized1\ is
  signal dbg_continue_i_i_2_n_0 : STD_LOGIC;
  signal dbg_wakeup_synced : STD_LOGIC;
begin
\Single_Synchronize.use_sync_reset.sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => LOCKSTEP_Master_Out(1),
      Q => dbg_wakeup_synced,
      R => sync_reset
    );
dbg_continue_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00FE00"
    )
        port map (
      I0 => dbg_continue_i_reg,
      I1 => dbg_stop_Detected,
      I2 => start_single_cmd,
      I3 => dbg_pause,
      I4 => dbg_continue_i_i_2_n_0,
      I5 => LOCKSTEP_Master_Out(0),
      O => \Serial_Dbg_Intf.force_stop_cmd_i_reg\
    );
dbg_continue_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dbg_wakeup_synced,
      I1 => dbg_continue_i_reg_0,
      I2 => normal_stop_cmd_i,
      I3 => LOCKSTEP_Master_Out(2),
      O => dbg_continue_i_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized1_32\ is
  port (
    trig_ack_in_0_synced : out STD_LOGIC;
    \Single_Synchronize.use_sync_reset.sync_reg_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    trig_ack_in_0_synced_1 : in STD_LOGIC;
    mb_halted_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_In : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized1_32\ : entity is "microblaze_v11_0_3_mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized1_32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized1_32\ is
  signal \^trig_ack_in_0_synced\ : STD_LOGIC;
begin
  trig_ack_in_0_synced <= \^trig_ack_in_0_synced\;
\Single_Synchronize.use_sync_reset.sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Ack_In(0),
      Q => \^trig_ack_in_0_synced\,
      R => sync_reset
    );
trig_in_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDD0D00"
    )
        port map (
      I0 => \^trig_ack_in_0_synced\,
      I1 => trig_ack_in_0_synced_1,
      I2 => mb_halted_1,
      I3 => D(0),
      I4 => Dbg_Trig_In(0),
      I5 => sync_reset,
      O => \Single_Synchronize.use_sync_reset.sync_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized1_33\ is
  port (
    trig_out_0_synced : out STD_LOGIC;
    \Area_Debug_Control.dbg_stop_Detected_reg\ : out STD_LOGIC;
    \Area_Debug_Control.trig_out_0_synced_1_reg\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    dbg_stop_Detected : in STD_LOGIC;
    trig_out_0_synced_1 : in STD_LOGIC;
    dbg_stop_1 : in STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    \Area_Debug_Control.dbg_stop_Detected_reg_0\ : in STD_LOGIC;
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized1_33\ : entity is "microblaze_v11_0_3_mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized1_33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized1_33\ is
  signal \^trig_out_0_synced\ : STD_LOGIC;
begin
  trig_out_0_synced <= \^trig_out_0_synced\;
\Area_Debug_Control.dbg_stop_Detected_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAFFBABA"
    )
        port map (
      I0 => dbg_stop_Detected,
      I1 => trig_out_0_synced_1,
      I2 => \^trig_out_0_synced\,
      I3 => dbg_stop_1,
      I4 => Dbg_Stop,
      I5 => \Area_Debug_Control.dbg_stop_Detected_reg_0\,
      O => \Area_Debug_Control.dbg_stop_Detected_reg\
    );
\Area_Debug_Control.trig_ack_out_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D4"
    )
        port map (
      I0 => trig_out_0_synced_1,
      I1 => \^trig_out_0_synced\,
      I2 => Dbg_Trig_Ack_Out(0),
      I3 => sync_reset,
      O => \Area_Debug_Control.trig_out_0_synced_1_reg\
    );
\Single_Synchronize.use_sync_reset.sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Out(0),
      Q => \^trig_out_0_synced\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_JTAG_CONTROL is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Ext_NM_BRK : out STD_LOGIC;
    Debug_SYS_Rst : out STD_LOGIC;
    Dbg_Rst_0 : out STD_LOGIC;
    Dbg_Reg_En_0 : out STD_LOGIC_VECTOR ( 0 to 7 );
    \Use_BSCAN.command_reg[6]_0\ : out STD_LOGIC;
    \mb_data_overrun1__0\ : out STD_LOGIC;
    Dbg_Shift_0 : out STD_LOGIC;
    tdo : out STD_LOGIC;
    \Use_Serial_Unified_Completion.sample_1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Serial_Unified_Completion.count_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    sel_n_reg_0 : in STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_status_reg[0]_0\ : in STD_LOGIC;
    \command_1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SEL : in STD_LOGIC;
    sel_n_reg_1 : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    Dbg_TDO_0 : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_instr_overrun_reg_0\ : in STD_LOGIC;
    Ext_JTAG_TDI : in STD_LOGIC;
    \shift_Count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Serial_Unified_Completion.count_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Serial_Unified_Completion.count_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_JTAG_CONTROL;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_JTAG_CONTROL is
  signal A1 : STD_LOGIC;
  signal A2 : STD_LOGIC;
  signal A3 : STD_LOGIC;
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CE : STD_LOGIC;
  signal D_1 : STD_LOGIC;
  signal \^dbg_rst_0\ : STD_LOGIC;
  signal Dbg_Shift_31_INST_0_i_1_n_0 : STD_LOGIC;
  signal Dbg_Shift_31_INST_0_i_3_n_0 : STD_LOGIC;
  signal Dbg_Shift_31_INST_0_i_4_n_0 : STD_LOGIC;
  signal \^debug_sys_rst\ : STD_LOGIC;
  signal \^ext_nm_brk\ : STD_LOGIC;
  signal Ext_NM_BRK_i_i_4_n_0 : STD_LOGIC;
  signal ID_TDO_2 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Use_BSCAN.FDC_I_n_13\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_26\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_27\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_28\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_30\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_31\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_32\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_33\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_34\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_35\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_36\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_37\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_9\ : STD_LOGIC;
  signal \Use_BSCAN.command[0]_i_1_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_10_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_11_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_3_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_6_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_7_n_0\ : STD_LOGIC;
  signal \Use_ID_SRL16E.SRL16E_ID_1_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_block_i_3_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_block_i_4_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_block_reg_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[3]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[4]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[5]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[7]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[9]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.count[0]__0_i_4_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.count[0]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.count[1]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.count_reg\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^use_serial_unified_completion.count_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Use_Serial_Unified_Completion.count_reg_n_0_[0]\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.count_reg_n_0_[1]\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.mb_data_overrun_i_2_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.mb_instr_error_reg_n_0\ : STD_LOGIC;
  signal \^use_serial_unified_completion.sample_1_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Use_Serial_Unified_Completion.sample_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.sample_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.sample_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.sample_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.sample_1_reg_n_0_[14]\ : STD_LOGIC;
  signal command : STD_LOGIC_VECTOR ( 0 to 7 );
  signal command_1 : STD_LOGIC_VECTOR ( 0 to 7 );
  signal command_10 : STD_LOGIC;
  signal \completion_block0__10\ : STD_LOGIC;
  signal completion_ctrl : STD_LOGIC;
  signal completion_status : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal config_TDO_2 : STD_LOGIC;
  signal mb_instr_overrun : STD_LOGIC;
  signal mb_instr_overrun137_out : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal p_0_in_2 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sample : STD_LOGIC_VECTOR ( 15 downto 13 );
  attribute async_reg : string;
  attribute async_reg of sample : signal is "true";
  signal sample_1 : STD_LOGIC;
  signal sel_n : STD_LOGIC;
  signal sel_n0 : STD_LOGIC;
  signal sel_with_scan_reset : STD_LOGIC;
  signal \shift_Count[1]_i_1_n_0\ : STD_LOGIC;
  signal \shift_Count[2]_i_1_n_0\ : STD_LOGIC;
  signal \shift_Count[3]_i_1_n_0\ : STD_LOGIC;
  signal \shift_Count[4]_i_1_n_0\ : STD_LOGIC;
  signal \shift_Count_reg_n_0_[4]\ : STD_LOGIC;
  signal sync : STD_LOGIC;
  signal tdi_shifter0 : STD_LOGIC;
  signal \tdi_shifter_reg_n_0_[1]\ : STD_LOGIC;
  signal \tdi_shifter_reg_n_0_[2]\ : STD_LOGIC;
  signal \tdi_shifter_reg_n_0_[3]\ : STD_LOGIC;
  signal \tdi_shifter_reg_n_0_[4]\ : STD_LOGIC;
  signal \tdi_shifter_reg_n_0_[5]\ : STD_LOGIC;
  signal \tdi_shifter_reg_n_0_[6]\ : STD_LOGIC;
  signal \tdi_shifter_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_E2.BSCANE2_I_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Use_E2.BSCANE2_I_i_6\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.completion_status[11]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.completion_status[12]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.completion_status[13]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.completion_status[14]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.completion_status[4]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.completion_status[5]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.count[0]__0_i_4\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.count[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.count[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.mb_data_overrun_i_2\ : label is "soft_lutpair18";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Use_Serial_Unified_Completion.sample_reg[13]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Use_Serial_Unified_Completion.sample_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Use_Serial_Unified_Completion.sample_reg[14]\ : label is std.standard.true;
  attribute KEEP of \Use_Serial_Unified_Completion.sample_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Use_Serial_Unified_Completion.sample_reg[15]\ : label is std.standard.true;
  attribute KEEP of \Use_Serial_Unified_Completion.sample_reg[15]\ : label is "yes";
  attribute SOFT_HLUTNM of \shift_Count[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \shift_Count[3]_i_1\ : label is "soft_lutpair17";
begin
  AR(0) <= \^ar\(0);
  Dbg_Rst_0 <= \^dbg_rst_0\;
  Debug_SYS_Rst <= \^debug_sys_rst\;
  Ext_NM_BRK <= \^ext_nm_brk\;
  Q(0) <= \^q\(0);
  \Use_Serial_Unified_Completion.count_reg[5]_0\(0) <= \^use_serial_unified_completion.count_reg[5]_0\(0);
  \Use_Serial_Unified_Completion.sample_1_reg[15]_0\(0) <= \^use_serial_unified_completion.sample_1_reg[15]_0\(0);
Dbg_Shift_31_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => command(6),
      I1 => command(5),
      I2 => command(7),
      O => Dbg_Shift_31_INST_0_i_1_n_0
    );
Dbg_Shift_31_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => command(2),
      I1 => command(4),
      O => Dbg_Shift_31_INST_0_i_3_n_0
    );
Dbg_Shift_31_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => command(0),
      I1 => command(1),
      I2 => command(3),
      O => Dbg_Shift_31_INST_0_i_4_n_0
    );
Debug_Rst_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_34\,
      Q => \^dbg_rst_0\
    );
Debug_SYS_Rst_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_35\,
      Q => \^debug_sys_rst\
    );
Ext_NM_BRK_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Scan_En,
      I1 => Scan_Reset_Sel,
      I2 => Scan_Reset,
      O => \^ar\(0)
    );
Ext_NM_BRK_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => command(7),
      I1 => command(4),
      I2 => command(5),
      I3 => command(3),
      I4 => command(1),
      I5 => command(0),
      O => Ext_NM_BRK_i_i_4_n_0
    );
Ext_NM_BRK_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_36\,
      Q => \^ext_nm_brk\
    );
\Use_BSCAN.FDC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDC_1
     port map (
      CE => CE,
      CLK => CLK,
      D(9 downto 0) => p_1_in(9 downto 0),
      D_1 => D_1,
      Dbg_Reg_En_0(0 to 7) => Dbg_Reg_En_0(0 to 7),
      Dbg_Rst_0 => \^dbg_rst_0\,
      Dbg_TDO_0 => Dbg_TDO_0,
      Debug_Rst_i_reg(7) => p_0_in_2,
      Debug_Rst_i_reg(6) => \tdi_shifter_reg_n_0_[1]\,
      Debug_Rst_i_reg(5) => \tdi_shifter_reg_n_0_[2]\,
      Debug_Rst_i_reg(4) => \tdi_shifter_reg_n_0_[3]\,
      Debug_Rst_i_reg(3) => \tdi_shifter_reg_n_0_[4]\,
      Debug_Rst_i_reg(2) => \tdi_shifter_reg_n_0_[5]\,
      Debug_Rst_i_reg(1) => \tdi_shifter_reg_n_0_[6]\,
      Debug_Rst_i_reg(0) => \tdi_shifter_reg_n_0_[7]\,
      Debug_SYS_Rst => \^debug_sys_rst\,
      E(0) => \Use_BSCAN.FDC_I_n_9\,
      Ext_NM_BRK => \^ext_nm_brk\,
      Ext_NM_BRK_i_reg => Ext_NM_BRK_i_i_4_n_0,
      Q(7) => command(0),
      Q(6) => command(1),
      Q(5) => command(2),
      Q(4) => command(3),
      Q(3) => command(4),
      Q(2) => command(5),
      Q(1) => command(6),
      Q(0) => command(7),
      SEL => SEL,
      \Use_BSCAN.PORT_Selector_reg[2]\(0) => command_10,
      \Use_BSCAN.command_reg[5]\(0) => sample_1,
      \Use_BSCAN.command_reg[6]\ => \Use_BSCAN.command_reg[6]_0\,
      \Use_Serial_Unified_Completion.completion_block_reg\ => \Use_Serial_Unified_Completion.completion_block_reg_n_0\,
      \Use_Serial_Unified_Completion.completion_status_reg[0]\ => \Use_Serial_Unified_Completion.completion_status_reg[0]_0\,
      \Use_Serial_Unified_Completion.completion_status_reg[3]\ => \Use_Serial_Unified_Completion.completion_status[3]_i_2_n_0\,
      \Use_Serial_Unified_Completion.completion_status_reg[4]\ => \Use_Serial_Unified_Completion.completion_status[4]_i_2_n_0\,
      \Use_Serial_Unified_Completion.completion_status_reg[5]\ => \Use_Serial_Unified_Completion.completion_status[5]_i_2_n_0\,
      \Use_Serial_Unified_Completion.completion_status_reg[6]\ => \Use_Serial_Unified_Completion.completion_status[7]_i_2_n_0\,
      \Use_Serial_Unified_Completion.completion_status_reg[8]\ => \Use_Serial_Unified_Completion.completion_status[9]_i_4_n_0\,
      \Use_Serial_Unified_Completion.completion_status_reg[9]\(10 downto 0) => completion_status(10 downto 0),
      \Use_Serial_Unified_Completion.count_reg[1]\ => \Use_BSCAN.FDC_I_n_30\,
      \Use_Serial_Unified_Completion.count_reg[1]_0\ => \Use_BSCAN.FDC_I_n_31\,
      \Use_Serial_Unified_Completion.mb_data_overrun_reg\ => \Use_BSCAN.FDC_I_n_32\,
      \Use_Serial_Unified_Completion.mb_data_overrun_reg_0\ => sel_n_reg_0,
      \Use_Serial_Unified_Completion.mb_data_overrun_reg_1\ => Dbg_Shift_31_INST_0_i_3_n_0,
      \Use_Serial_Unified_Completion.mb_data_overrun_reg_2\ => Dbg_Shift_31_INST_0_i_4_n_0,
      \Use_Serial_Unified_Completion.mb_data_overrun_reg_3\ => \Use_Serial_Unified_Completion.mb_data_overrun_i_2_n_0\,
      \Use_Serial_Unified_Completion.mb_instr_error_reg\ => Dbg_Shift_31_INST_0_i_1_n_0,
      \Use_Serial_Unified_Completion.mb_instr_error_reg_0\ => \Use_Serial_Unified_Completion.count_reg_n_0_[0]\,
      \Use_Serial_Unified_Completion.mb_instr_overrun_reg\ => \Use_Serial_Unified_Completion.mb_instr_overrun_reg_0\,
      \Use_Serial_Unified_Completion.mb_instr_overrun_reg_0\ => \Use_Serial_Unified_Completion.count_reg_n_0_[1]\,
      \Use_Serial_Unified_Completion.sample_reg[15]\(2) => \Use_BSCAN.FDC_I_n_26\,
      \Use_Serial_Unified_Completion.sample_reg[15]\(1) => \Use_BSCAN.FDC_I_n_27\,
      \Use_Serial_Unified_Completion.sample_reg[15]\(0) => \Use_BSCAN.FDC_I_n_28\,
      \Use_Serial_Unified_Completion.sample_reg[15]_0\(5 downto 3) => sample(15 downto 13),
      \Use_Serial_Unified_Completion.sample_reg[15]_0\(2) => \Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0\,
      \Use_Serial_Unified_Completion.sample_reg[15]_0\(1) => \Use_Serial_Unified_Completion.mb_instr_error_reg_n_0\,
      \Use_Serial_Unified_Completion.sample_reg[15]_0\(0) => mb_instr_overrun,
      \Using_FPGA.Native_0\ => \Use_BSCAN.FDC_I_n_13\,
      \command_1_reg[7]\(3 downto 0) => \command_1_reg[7]_0\(3 downto 0),
      \completion_block0__10\ => \completion_block0__10\,
      completion_ctrl => completion_ctrl,
      \completion_ctrl_reg[0]\ => \Use_BSCAN.FDC_I_n_33\,
      \mb_data_overrun1__0\ => \mb_data_overrun1__0\,
      mb_instr_overrun137_out => mb_instr_overrun137_out,
      sel_n => sel_n,
      sync => sync,
      \tdi_shifter_reg[0]\ => \Use_BSCAN.FDC_I_n_34\,
      \tdi_shifter_reg[0]_0\ => \Use_BSCAN.FDC_I_n_37\,
      \tdi_shifter_reg[1]\ => \Use_BSCAN.FDC_I_n_35\,
      \tdi_shifter_reg[3]\ => \Use_BSCAN.FDC_I_n_36\
    );
\Use_BSCAN.SYNC_FDRE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_1
     port map (
      CE => CE,
      D_1 => D_1,
      Dbg_Shift_0 => Dbg_Shift_0,
      \Serial_Dbg_Intf.shift_count_reg[4]\ => Dbg_Shift_31_INST_0_i_1_n_0,
      \Serial_Dbg_Intf.shift_count_reg[4]_0\ => \Use_BSCAN.FDC_I_n_13\,
      \Serial_Dbg_Intf.shift_count_reg[4]_1\ => Dbg_Shift_31_INST_0_i_3_n_0,
      \Serial_Dbg_Intf.shift_count_reg[4]_2\ => Dbg_Shift_31_INST_0_i_4_n_0,
      \Serial_Dbg_Intf.shift_count_reg[4]_3\ => \Use_Serial_Unified_Completion.completion_status_reg[0]_0\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      sync => sync
    );
\Use_BSCAN.command[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => SEL,
      I1 => \command_1_reg[7]_0\(0),
      I2 => \command_1_reg[7]_0\(1),
      I3 => \command_1_reg[7]_0\(3),
      I4 => \command_1_reg[7]_0\(2),
      O => \Use_BSCAN.command[0]_i_1_n_0\
    );
\Use_BSCAN.command_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.command[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => command_1(0),
      Q => command(0)
    );
\Use_BSCAN.command_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.command[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => command_1(1),
      Q => command(1)
    );
\Use_BSCAN.command_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.command[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => command_1(2),
      Q => command(2)
    );
\Use_BSCAN.command_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.command[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => command_1(3),
      Q => command(3)
    );
\Use_BSCAN.command_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.command[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => command_1(4),
      Q => command(4)
    );
\Use_BSCAN.command_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.command[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => command_1(5),
      Q => command(5)
    );
\Use_BSCAN.command_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.command[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => command_1(6),
      Q => command(6)
    );
\Use_BSCAN.command_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.command[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => command_1(7),
      Q => command(7)
    );
\Use_Config_SRL16E.SRL16E_1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E
     port map (
      Dbg_TDO_0 => Dbg_TDO_0,
      Q(4) => \shift_Count_reg_n_0_[4]\,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \^q\(0),
      \Use_E2.BSCANE2_I_i_1_0\ => \Use_E2.BSCANE2_I_i_7_n_0\,
      \Use_E2.BSCANE2_I_i_1_1\(2) => command(4),
      \Use_E2.BSCANE2_I_i_1_1\(1) => command(5),
      \Use_E2.BSCANE2_I_i_1_1\(0) => command(7),
      \Use_E2.BSCANE2_I_i_4_0\(0) => completion_status(0),
      \Use_E2.BSCANE2_I_i_8_0\ => \Using_FPGA.Native\,
      config_TDO_2 => config_TDO_2,
      sel_n_reg => sel_n_reg_1,
      sel_n_reg_0(0) => \command_1_reg[7]_0\(0),
      sel_n_reg_1 => \Use_E2.BSCANE2_I_i_3_n_0\,
      sel_n_reg_2 => \Use_ID_SRL16E.SRL16E_ID_1_n_0\,
      sel_n_reg_3 => \Use_E2.BSCANE2_I_i_6_n_0\,
      tdo => tdo
    );
\Use_Config_SRL16E.SRL16E_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E__parameterized0\
     port map (
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \^q\(0),
      \Use_E2.BSCANE2_I_i_8\ => \Using_FPGA.Native\,
      config_TDO_2 => config_TDO_2
    );
\Use_E2.BSCANE2_I_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFEFFFFFFFFFF"
    )
        port map (
      I0 => command(1),
      I1 => command(3),
      I2 => command(5),
      I3 => command(2),
      I4 => command(4),
      I5 => command(6),
      O => \Use_E2.BSCANE2_I_i_10_n_0\
    );
\Use_E2.BSCANE2_I_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000010000001"
    )
        port map (
      I0 => command(1),
      I1 => command(3),
      I2 => command(2),
      I3 => command(6),
      I4 => command(4),
      I5 => command(5),
      O => \Use_E2.BSCANE2_I_i_11_n_0\
    );
\Use_E2.BSCANE2_I_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => command(0),
      I1 => Dbg_TDO_0,
      I2 => \command_1_reg[7]_0\(1),
      O => \Use_E2.BSCANE2_I_i_3_n_0\
    );
\Use_E2.BSCANE2_I_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \Use_E2.BSCANE2_I_i_10_n_0\,
      I1 => Dbg_TDO_0,
      I2 => \Use_E2.BSCANE2_I_i_11_n_0\,
      I3 => command(0),
      O => \Use_E2.BSCANE2_I_i_6_n_0\
    );
\Use_E2.BSCANE2_I_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BC88FFAABEAABE"
    )
        port map (
      I0 => command(3),
      I1 => command(4),
      I2 => command(5),
      I3 => command(6),
      I4 => command(1),
      I5 => command(2),
      O => \Use_E2.BSCANE2_I_i_7_n_0\
    );
\Use_ID_SRL16E.SRL16E_ID_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E__parameterized1\
     port map (
      ID_TDO_2 => ID_TDO_2,
      Q(4) => \shift_Count_reg_n_0_[4]\,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \^q\(0),
      \Use_BSCAN.command_reg[5]\ => \Use_ID_SRL16E.SRL16E_ID_1_n_0\,
      \Use_E2.BSCANE2_I_i_1\(5) => command(1),
      \Use_E2.BSCANE2_I_i_1\(4) => command(2),
      \Use_E2.BSCANE2_I_i_1\(3) => command(4),
      \Use_E2.BSCANE2_I_i_1\(2) => command(5),
      \Use_E2.BSCANE2_I_i_1\(1) => command(6),
      \Use_E2.BSCANE2_I_i_1\(0) => command(7),
      \Use_E2.BSCANE2_I_i_9_0\ => \Using_FPGA.Native\
    );
\Use_ID_SRL16E.SRL16E_ID_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_SRL16E__parameterized2\
     port map (
      ID_TDO_2 => ID_TDO_2,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \^q\(0),
      \Use_E2.BSCANE2_I_i_9\ => \Using_FPGA.Native\
    );
\Use_Serial_Unified_Completion.completion_block_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_block_i_3_n_0\,
      I1 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[13]\,
      I2 => sample(13),
      I3 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[14]\,
      I4 => sample(14),
      I5 => \Use_Serial_Unified_Completion.completion_block_i_4_n_0\,
      O => \completion_block0__10\
    );
\Use_Serial_Unified_Completion.completion_block_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^use_serial_unified_completion.sample_1_reg[15]_0\(0),
      I1 => sample(15),
      I2 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[10]\,
      I3 => mb_instr_overrun,
      O => \Use_Serial_Unified_Completion.completion_block_i_3_n_0\
    );
\Use_Serial_Unified_Completion.completion_block_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[11]\,
      I1 => \Use_Serial_Unified_Completion.mb_instr_error_reg_n_0\,
      I2 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[12]\,
      I3 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0\,
      O => \Use_Serial_Unified_Completion.completion_block_i_4_n_0\
    );
\Use_Serial_Unified_Completion.completion_block_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_33\,
      Q => \Use_Serial_Unified_Completion.completion_block_reg_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[10]\,
      I1 => sel_n_reg_0,
      I2 => completion_status(11),
      O => p_1_in(10)
    );
\Use_Serial_Unified_Completion.completion_status[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[11]\,
      I1 => sel_n_reg_0,
      I2 => completion_status(12),
      O => p_1_in(11)
    );
\Use_Serial_Unified_Completion.completion_status[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[12]\,
      I1 => sel_n_reg_0,
      I2 => completion_status(13),
      O => p_1_in(12)
    );
\Use_Serial_Unified_Completion.completion_status[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[13]\,
      I1 => sel_n_reg_0,
      I2 => completion_status(14),
      O => p_1_in(13)
    );
\Use_Serial_Unified_Completion.completion_status[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[14]\,
      I1 => sel_n_reg_0,
      I2 => completion_status(15),
      O => p_1_in(14)
    );
\Use_Serial_Unified_Completion.completion_status[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => completion_status(2),
      I1 => completion_status(0),
      I2 => completion_status(1),
      O => \Use_Serial_Unified_Completion.completion_status[3]_i_2_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => completion_status(3),
      I1 => completion_status(1),
      I2 => completion_status(0),
      I3 => completion_status(2),
      O => \Use_Serial_Unified_Completion.completion_status[4]_i_2_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => completion_status(4),
      I1 => completion_status(2),
      I2 => completion_status(0),
      I3 => completion_status(1),
      I4 => completion_status(3),
      O => \Use_Serial_Unified_Completion.completion_status[5]_i_2_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => completion_status(5),
      I1 => completion_status(3),
      I2 => completion_status(1),
      I3 => completion_status(0),
      I4 => completion_status(2),
      I5 => completion_status(4),
      O => \Use_Serial_Unified_Completion.completion_status[7]_i_2_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => completion_status(7),
      I1 => \Use_Serial_Unified_Completion.completion_status[7]_i_2_n_0\,
      I2 => completion_status(6),
      O => \Use_Serial_Unified_Completion.completion_status[9]_i_4_n_0\
    );
\Use_Serial_Unified_Completion.completion_status_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_9\,
      CLR => \^ar\(0),
      D => p_1_in(0),
      Q => completion_status(0)
    );
\Use_Serial_Unified_Completion.completion_status_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => E(0),
      CLR => \^ar\(0),
      D => p_1_in(10),
      Q => completion_status(10)
    );
\Use_Serial_Unified_Completion.completion_status_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => E(0),
      CLR => \^ar\(0),
      D => p_1_in(11),
      Q => completion_status(11)
    );
\Use_Serial_Unified_Completion.completion_status_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => E(0),
      CLR => \^ar\(0),
      D => p_1_in(12),
      Q => completion_status(12)
    );
\Use_Serial_Unified_Completion.completion_status_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => E(0),
      CLR => \^ar\(0),
      D => p_1_in(13),
      Q => completion_status(13)
    );
\Use_Serial_Unified_Completion.completion_status_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => E(0),
      CLR => \^ar\(0),
      D => p_1_in(14),
      Q => completion_status(14)
    );
\Use_Serial_Unified_Completion.completion_status_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => E(0),
      CLR => \^ar\(0),
      D => D(0),
      Q => completion_status(15)
    );
\Use_Serial_Unified_Completion.completion_status_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_9\,
      CLR => \^ar\(0),
      D => p_1_in(1),
      Q => completion_status(1)
    );
\Use_Serial_Unified_Completion.completion_status_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_9\,
      CLR => \^ar\(0),
      D => p_1_in(2),
      Q => completion_status(2)
    );
\Use_Serial_Unified_Completion.completion_status_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_9\,
      CLR => \^ar\(0),
      D => p_1_in(3),
      Q => completion_status(3)
    );
\Use_Serial_Unified_Completion.completion_status_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_9\,
      CLR => \^ar\(0),
      D => p_1_in(4),
      Q => completion_status(4)
    );
\Use_Serial_Unified_Completion.completion_status_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_9\,
      CLR => \^ar\(0),
      D => p_1_in(5),
      Q => completion_status(5)
    );
\Use_Serial_Unified_Completion.completion_status_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_9\,
      CLR => \^ar\(0),
      D => p_1_in(6),
      Q => completion_status(6)
    );
\Use_Serial_Unified_Completion.completion_status_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_9\,
      CLR => \^ar\(0),
      D => p_1_in(7),
      Q => completion_status(7)
    );
\Use_Serial_Unified_Completion.completion_status_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_9\,
      CLR => \^ar\(0),
      D => p_1_in(8),
      Q => completion_status(8)
    );
\Use_Serial_Unified_Completion.completion_status_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_9\,
      CLR => \^ar\(0),
      D => p_1_in(9),
      Q => completion_status(9)
    );
\Use_Serial_Unified_Completion.count[0]__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.count_reg\(1),
      I1 => \Use_Serial_Unified_Completion.count[0]__0_i_4_n_0\,
      I2 => \Use_Serial_Unified_Completion.count_reg\(0),
      I3 => sel_n_reg_0,
      O => p_0_in(5)
    );
\Use_Serial_Unified_Completion.count[0]__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.count_reg\(2),
      I1 => \Use_Serial_Unified_Completion.count_reg\(4),
      I2 => \^use_serial_unified_completion.count_reg[5]_0\(0),
      I3 => \Use_Serial_Unified_Completion.count_reg\(3),
      O => \Use_Serial_Unified_Completion.count[0]__0_i_4_n_0\
    );
\Use_Serial_Unified_Completion.count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF80FF00FF00"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.count_reg_n_0_[1]\,
      I1 => \Use_Serial_Unified_Completion.completion_status_reg[0]_0\,
      I2 => sync,
      I3 => \Use_Serial_Unified_Completion.count_reg_n_0_[0]\,
      I4 => sel_n_reg_0,
      I5 => mb_instr_overrun137_out,
      O => \Use_Serial_Unified_Completion.count[0]_i_1_n_0\
    );
\Use_Serial_Unified_Completion.count[1]__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.count_reg\(2),
      I1 => \Use_Serial_Unified_Completion.count_reg\(4),
      I2 => \^use_serial_unified_completion.count_reg[5]_0\(0),
      I3 => \Use_Serial_Unified_Completion.count_reg\(3),
      I4 => \Use_Serial_Unified_Completion.count_reg\(1),
      I5 => sel_n_reg_0,
      O => p_0_in(4)
    );
\Use_Serial_Unified_Completion.count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7FFFF00080000"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[0]_0\,
      I1 => sync,
      I2 => \Use_Serial_Unified_Completion.count_reg_n_0_[0]\,
      I3 => sel_n_reg_0,
      I4 => mb_instr_overrun137_out,
      I5 => \Use_Serial_Unified_Completion.count_reg_n_0_[1]\,
      O => \Use_Serial_Unified_Completion.count[1]_i_1_n_0\
    );
\Use_Serial_Unified_Completion.count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.count_reg\(3),
      I1 => \^use_serial_unified_completion.count_reg[5]_0\(0),
      I2 => \Use_Serial_Unified_Completion.count_reg\(4),
      I3 => \Use_Serial_Unified_Completion.count_reg\(2),
      I4 => sel_n_reg_0,
      O => p_0_in(3)
    );
\Use_Serial_Unified_Completion.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.count_reg\(4),
      I1 => \^use_serial_unified_completion.count_reg[5]_0\(0),
      I2 => \Use_Serial_Unified_Completion.count_reg\(3),
      I3 => sel_n_reg_0,
      O => p_0_in(2)
    );
\Use_Serial_Unified_Completion.count[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^use_serial_unified_completion.count_reg[5]_0\(0),
      I1 => \Use_Serial_Unified_Completion.count_reg\(4),
      I2 => sel_n_reg_0,
      O => p_0_in(1)
    );
\Use_Serial_Unified_Completion.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_Serial_Unified_Completion.count[0]_i_1_n_0\,
      Q => \Use_Serial_Unified_Completion.count_reg_n_0_[0]\
    );
\Use_Serial_Unified_Completion.count_reg[0]__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Serial_Unified_Completion.count_reg[5]_1\(0),
      CLR => \^ar\(0),
      D => p_0_in(5),
      Q => \Use_Serial_Unified_Completion.count_reg\(0)
    );
\Use_Serial_Unified_Completion.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_Serial_Unified_Completion.count[1]_i_1_n_0\,
      Q => \Use_Serial_Unified_Completion.count_reg_n_0_[1]\
    );
\Use_Serial_Unified_Completion.count_reg[1]__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Serial_Unified_Completion.count_reg[5]_1\(0),
      CLR => \^ar\(0),
      D => p_0_in(4),
      Q => \Use_Serial_Unified_Completion.count_reg\(1)
    );
\Use_Serial_Unified_Completion.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Serial_Unified_Completion.count_reg[5]_1\(0),
      CLR => \^ar\(0),
      D => p_0_in(3),
      Q => \Use_Serial_Unified_Completion.count_reg\(2)
    );
\Use_Serial_Unified_Completion.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Serial_Unified_Completion.count_reg[5]_1\(0),
      CLR => \^ar\(0),
      D => p_0_in(2),
      Q => \Use_Serial_Unified_Completion.count_reg\(3)
    );
\Use_Serial_Unified_Completion.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Serial_Unified_Completion.count_reg[5]_1\(0),
      CLR => \^ar\(0),
      D => p_0_in(1),
      Q => \Use_Serial_Unified_Completion.count_reg\(4)
    );
\Use_Serial_Unified_Completion.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Serial_Unified_Completion.count_reg[5]_1\(0),
      CLR => \^ar\(0),
      D => \Use_Serial_Unified_Completion.count_reg[5]_2\(0),
      Q => \^use_serial_unified_completion.count_reg[5]_0\(0)
    );
\Use_Serial_Unified_Completion.mb_data_overrun_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0\,
      I1 => \^use_serial_unified_completion.count_reg[5]_0\(0),
      I2 => \Use_Serial_Unified_Completion.count_reg\(4),
      I3 => \Use_Serial_Unified_Completion.count_reg\(3),
      O => \Use_Serial_Unified_Completion.mb_data_overrun_i_2_n_0\
    );
\Use_Serial_Unified_Completion.mb_data_overrun_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[0]_0\,
      I1 => \Use_Serial_Unified_Completion.count_reg\(0),
      I2 => \Use_Serial_Unified_Completion.count_reg\(1),
      I3 => \Use_Serial_Unified_Completion.count_reg\(2),
      O => \Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0\
    );
\Use_Serial_Unified_Completion.mb_data_overrun_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_32\,
      Q => \Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0\
    );
\Use_Serial_Unified_Completion.mb_instr_error_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_31\,
      Q => \Use_Serial_Unified_Completion.mb_instr_error_reg_n_0\
    );
\Use_Serial_Unified_Completion.mb_instr_overrun_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_30\,
      Q => mb_instr_overrun
    );
\Use_Serial_Unified_Completion.sample_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => sample_1,
      CLR => \^ar\(0),
      D => mb_instr_overrun,
      Q => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[10]\
    );
\Use_Serial_Unified_Completion.sample_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => sample_1,
      CLR => \^ar\(0),
      D => \Use_Serial_Unified_Completion.mb_instr_error_reg_n_0\,
      Q => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[11]\
    );
\Use_Serial_Unified_Completion.sample_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => sample_1,
      CLR => \^ar\(0),
      D => \Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0\,
      Q => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[12]\
    );
\Use_Serial_Unified_Completion.sample_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => sample_1,
      CLR => \^ar\(0),
      D => sample(13),
      Q => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[13]\
    );
\Use_Serial_Unified_Completion.sample_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => sample_1,
      CLR => \^ar\(0),
      D => sample(14),
      Q => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[14]\
    );
\Use_Serial_Unified_Completion.sample_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => sample_1,
      CLR => \^ar\(0),
      D => sample(15),
      Q => \^use_serial_unified_completion.sample_1_reg[15]_0\(0)
    );
\Use_Serial_Unified_Completion.sample_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_28\,
      Q => sample(13)
    );
\Use_Serial_Unified_Completion.sample_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_27\,
      Q => sample(14)
    );
\Use_Serial_Unified_Completion.sample_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_26\,
      Q => sample(15)
    );
\command_1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => command_10,
      CLR => \^ar\(0),
      D => p_0_in_2,
      Q => command_1(0)
    );
\command_1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => command_10,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[1]\,
      Q => command_1(1)
    );
\command_1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => command_10,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[2]\,
      Q => command_1(2)
    );
\command_1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => command_10,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[3]\,
      Q => command_1(3)
    );
\command_1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => command_10,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[4]\,
      Q => command_1(4)
    );
\command_1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => command_10,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[5]\,
      Q => command_1(5)
    );
\command_1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => command_10,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[6]\,
      Q => command_1(6)
    );
\command_1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => command_10,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[7]\,
      Q => command_1(7)
    );
\completion_ctrl_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_37\,
      Q => completion_ctrl
    );
sel_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \command_1_reg[7]_0\(2),
      I1 => \command_1_reg[7]_0\(3),
      I2 => \command_1_reg[7]_0\(1),
      I3 => \command_1_reg[7]_0\(0),
      I4 => SEL,
      O => sel_n0
    );
sel_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F044"
    )
        port map (
      I0 => \Use_BSCAN.command[0]_i_1_n_0\,
      I1 => CLK,
      I2 => Scan_Reset,
      I3 => Scan_Reset_Sel,
      I4 => Scan_En,
      O => sel_with_scan_reset
    );
sel_n_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => sel_n_reg_0,
      D => sel_n0,
      PRE => sel_with_scan_reset,
      Q => sel_n
    );
\shift_Count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \^q\(0),
      I1 => \Use_Serial_Unified_Completion.completion_status_reg[0]_0\,
      I2 => A1,
      O => \shift_Count[1]_i_1_n_0\
    );
\shift_Count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => A1,
      I1 => \^q\(0),
      I2 => \Use_Serial_Unified_Completion.completion_status_reg[0]_0\,
      I3 => A2,
      O => \shift_Count[2]_i_1_n_0\
    );
\shift_Count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => A2,
      I1 => \^q\(0),
      I2 => A1,
      I3 => \Use_Serial_Unified_Completion.completion_status_reg[0]_0\,
      I4 => A3,
      O => \shift_Count[3]_i_1_n_0\
    );
\shift_Count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => A3,
      I1 => A1,
      I2 => \^q\(0),
      I3 => A2,
      I4 => \Use_Serial_Unified_Completion.completion_status_reg[0]_0\,
      I5 => \shift_Count_reg_n_0_[4]\,
      O => \shift_Count[4]_i_1_n_0\
    );
\shift_Count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \shift_Count_reg[0]_0\(0),
      Q => \^q\(0)
    );
\shift_Count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \shift_Count[1]_i_1_n_0\,
      Q => A1
    );
\shift_Count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \shift_Count[2]_i_1_n_0\,
      Q => A2
    );
\shift_Count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \shift_Count[3]_i_1_n_0\,
      Q => A3
    );
\shift_Count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \shift_Count[4]_i_1_n_0\,
      Q => \shift_Count_reg_n_0_[4]\
    );
\tdi_shifter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \command_1_reg[7]_0\(2),
      I1 => \command_1_reg[7]_0\(3),
      I2 => \command_1_reg[7]_0\(1),
      I3 => \command_1_reg[7]_0\(0),
      I4 => SEL,
      I5 => \Use_Serial_Unified_Completion.completion_status_reg[0]_0\,
      O => tdi_shifter0
    );
\tdi_shifter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => Ext_JTAG_TDI,
      Q => p_0_in_2
    );
\tdi_shifter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => p_0_in_2,
      Q => \tdi_shifter_reg_n_0_[1]\
    );
\tdi_shifter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[1]\,
      Q => \tdi_shifter_reg_n_0_[2]\
    );
\tdi_shifter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[2]\,
      Q => \tdi_shifter_reg_n_0_[3]\
    );
\tdi_shifter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[3]\,
      Q => \tdi_shifter_reg_n_0_[4]\
    );
\tdi_shifter_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[4]\,
      Q => \tdi_shifter_reg_n_0_[5]\
    );
\tdi_shifter_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[5]\,
      Q => \tdi_shifter_reg_n_0_[6]\
    );
\tdi_shifter_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[6]\,
      Q => \tdi_shifter_reg_n_0_[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_dlmb_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 63 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 1 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 1 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 1 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 1 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_dlmb_0 : entity is "bd_3914_dlmb_0,lmb_v10,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_dlmb_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_dlmb_0 : entity is "lmb_v10,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_dlmb_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_dlmb_0 is
  attribute C_EXT_RESET_HIGH : integer;
  attribute C_EXT_RESET_HIGH of U0 : label is 1;
  attribute C_LMB_AWIDTH : integer;
  attribute C_LMB_AWIDTH of U0 : label is 32;
  attribute C_LMB_DWIDTH : integer;
  attribute C_LMB_DWIDTH of U0 : label is 32;
  attribute C_LMB_NUM_SLAVES : integer;
  attribute C_LMB_NUM_SLAVES of U0 : label is 2;
  attribute C_LMB_PROTOCOL : integer;
  attribute C_LMB_PROTOCOL of U0 : label is 0;
  attribute x_interface_info : string;
  attribute x_interface_info of LMB_AddrStrobe : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 ADDRSTROBE, xilinx.com:interface:lmb:1.0 LMB_Sl_1 ADDRSTROBE";
  attribute x_interface_info of LMB_CE : signal is "xilinx.com:interface:lmb:1.0 LMB_M CE";
  attribute x_interface_info of LMB_Clk : signal is "xilinx.com:signal:clock:1.0 CLK.LMB_Clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of LMB_Clk : signal is "XIL_INTERFACENAME CLK.LMB_Clk, ASSOCIATED_BUSIF LMB_Sl_0:LMB_Sl_1:LMB_Sl_2:LMB_Sl_3:LMB_Sl_4:LMB_Sl_5:LMB_Sl_6:LMB_Sl_7:LMB_Sl_8:LMB_Sl_9:LMB_Sl_10:LMB_Sl_11:LMB_Sl_12:LMB_Sl_13:LMB_Sl_14:LMB_Sl_15:LMB_M, ASSOCIATED_RESET SYS_Rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN bd_3914_Clk, INSERT_VIP 0";
  attribute x_interface_info of LMB_ReadStrobe : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 READSTROBE, xilinx.com:interface:lmb:1.0 LMB_Sl_1 READSTROBE";
  attribute x_interface_info of LMB_Ready : signal is "xilinx.com:interface:lmb:1.0 LMB_M READY";
  attribute x_interface_info of LMB_Rst : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 RST, xilinx.com:interface:lmb:1.0 LMB_Sl_1 RST, xilinx.com:interface:lmb:1.0 LMB_M RST";
  attribute x_interface_parameter of LMB_Rst : signal is "XIL_INTERFACENAME LMB_Sl_0, ADDR_WIDTH 32, DATA_WIDTH 32, READ_WRITE_MODE READ_WRITE, PROTOCOL STANDARD, XIL_INTERFACENAME LMB_Sl_1, ADDR_WIDTH 32, DATA_WIDTH 32, READ_WRITE_MODE READ_WRITE, PROTOCOL STANDARD, XIL_INTERFACENAME LMB_M, ADDR_WIDTH 32, DATA_WIDTH 32, READ_WRITE_MODE READ_WRITE, PROTOCOL STANDARD";
  attribute x_interface_info of LMB_UE : signal is "xilinx.com:interface:lmb:1.0 LMB_M UE";
  attribute x_interface_info of LMB_Wait : signal is "xilinx.com:interface:lmb:1.0 LMB_M WAIT";
  attribute x_interface_info of LMB_WriteStrobe : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 WRITESTROBE, xilinx.com:interface:lmb:1.0 LMB_Sl_1 WRITESTROBE";
  attribute x_interface_info of M_AddrStrobe : signal is "xilinx.com:interface:lmb:1.0 LMB_M ADDRSTROBE";
  attribute x_interface_info of M_ReadStrobe : signal is "xilinx.com:interface:lmb:1.0 LMB_M READSTROBE";
  attribute x_interface_info of M_WriteStrobe : signal is "xilinx.com:interface:lmb:1.0 LMB_M WRITESTROBE";
  attribute x_interface_info of SYS_Rst : signal is "xilinx.com:signal:reset:1.0 RST.SYS_Rst RST";
  attribute x_interface_parameter of SYS_Rst : signal is "XIL_INTERFACENAME RST.SYS_Rst, POLARITY ACTIVE_HIGH, TYPE INTERCONNECT, INSERT_VIP 0";
  attribute x_interface_info of LMB_ABus : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 ABUS, xilinx.com:interface:lmb:1.0 LMB_Sl_1 ABUS";
  attribute x_interface_info of LMB_BE : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 BE, xilinx.com:interface:lmb:1.0 LMB_Sl_1 BE";
  attribute x_interface_info of LMB_ReadDBus : signal is "xilinx.com:interface:lmb:1.0 LMB_M READDBUS";
  attribute x_interface_info of LMB_WriteDBus : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 WRITEDBUS, xilinx.com:interface:lmb:1.0 LMB_Sl_1 WRITEDBUS";
  attribute x_interface_info of M_ABus : signal is "xilinx.com:interface:lmb:1.0 LMB_M ABUS";
  attribute x_interface_info of M_BE : signal is "xilinx.com:interface:lmb:1.0 LMB_M BE";
  attribute x_interface_info of M_DBus : signal is "xilinx.com:interface:lmb:1.0 LMB_M WRITEDBUS";
  attribute x_interface_info of Sl_CE : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 CE [0:0] [0:0], xilinx.com:interface:lmb:1.0 LMB_Sl_1 CE [0:0] [1:1]";
  attribute x_interface_info of Sl_DBus : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 READDBUS [0:31] [0:31], xilinx.com:interface:lmb:1.0 LMB_Sl_1 READDBUS [0:31] [32:63]";
  attribute x_interface_info of Sl_Ready : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 READY [0:0] [0:0], xilinx.com:interface:lmb:1.0 LMB_Sl_1 READY [0:0] [1:1]";
  attribute x_interface_info of Sl_UE : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 UE [0:0] [0:0], xilinx.com:interface:lmb:1.0 LMB_Sl_1 UE [0:0] [1:1]";
  attribute x_interface_info of Sl_Wait : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 WAIT [0:0] [0:0], xilinx.com:interface:lmb:1.0 LMB_Sl_1 WAIT [0:0] [1:1]";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_v10
     port map (
      LMB_ABus(0 to 31) => LMB_ABus(0 to 31),
      LMB_AddrStrobe => LMB_AddrStrobe,
      LMB_BE(0 to 3) => LMB_BE(0 to 3),
      LMB_CE => LMB_CE,
      LMB_Clk => LMB_Clk,
      LMB_ReadDBus(0 to 31) => LMB_ReadDBus(0 to 31),
      LMB_ReadStrobe => LMB_ReadStrobe,
      LMB_Ready => LMB_Ready,
      LMB_Rst => LMB_Rst,
      LMB_UE => LMB_UE,
      LMB_Wait => LMB_Wait,
      LMB_WriteDBus(0 to 31) => LMB_WriteDBus(0 to 31),
      LMB_WriteStrobe => LMB_WriteStrobe,
      M_ABus(0 to 31) => M_ABus(0 to 31),
      M_AddrStrobe => M_AddrStrobe,
      M_BE(0 to 3) => M_BE(0 to 3),
      M_DBus(0 to 31) => M_DBus(0 to 31),
      M_ReadStrobe => M_ReadStrobe,
      M_WriteStrobe => M_WriteStrobe,
      SYS_Rst => SYS_Rst,
      Sl_CE(0 to 1) => Sl_CE(0 to 1),
      Sl_DBus(0 to 63) => Sl_DBus(0 to 63),
      Sl_Ready(0 to 1) => Sl_Ready(0 to 1),
      Sl_UE(0 to 1) => Sl_UE(0 to 1),
      Sl_Wait(0 to 1) => Sl_Wait(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_dlmb_cntlr_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 3 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_dlmb_cntlr_0 : entity is "bd_3914_dlmb_cntlr_0,lmb_bram_if_cntlr,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_dlmb_cntlr_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_dlmb_cntlr_0 : entity is "lmb_bram_if_cntlr,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_dlmb_cntlr_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_dlmb_cntlr_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^bram_din_a\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^lmb_abus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^lmb_addrstrobe\ : STD_LOGIC;
  signal \^lmb_clk\ : STD_LOGIC;
  signal \^lmb_writedbus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  attribute x_interface_info : string;
  attribute x_interface_info of BRAM_Clk_A : signal is "xilinx.com:interface:bram:1.0 BRAM_PORT CLK";
  attribute x_interface_info of BRAM_EN_A : signal is "xilinx.com:interface:bram:1.0 BRAM_PORT EN";
  attribute x_interface_info of BRAM_Rst_A : signal is "xilinx.com:interface:bram:1.0 BRAM_PORT RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of BRAM_Rst_A : signal is "XIL_INTERFACENAME BRAM_PORT, MEM_SIZE 131072, MASTER_TYPE BRAM_CTRL, MEM_WIDTH 32, MEM_ECC NONE, READ_LATENCY 1";
  attribute x_interface_info of LMB_AddrStrobe : signal is "xilinx.com:interface:lmb:1.0 SLMB ADDRSTROBE";
  attribute x_interface_info of LMB_Clk : signal is "xilinx.com:signal:clock:1.0 CLK.LMB_Clk CLK";
  attribute x_interface_parameter of LMB_Clk : signal is "XIL_INTERFACENAME CLK.LMB_Clk, ASSOCIATED_BUSIF SLMB:SLMB1:SLMB2:SLMB3, ASSOCIATED_RESET LMB_Rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN bd_3914_Clk, INSERT_VIP 0";
  attribute x_interface_info of LMB_ReadStrobe : signal is "xilinx.com:interface:lmb:1.0 SLMB READSTROBE";
  attribute x_interface_info of LMB_Rst : signal is "xilinx.com:signal:reset:1.0 RST.LMB_Rst RST";
  attribute x_interface_parameter of LMB_Rst : signal is "XIL_INTERFACENAME RST.LMB_Rst, POLARITY ACTIVE_HIGH, TYPE INTERCONNECT, INSERT_VIP 0";
  attribute x_interface_info of LMB_WriteStrobe : signal is "xilinx.com:interface:lmb:1.0 SLMB WRITESTROBE";
  attribute x_interface_info of Sl_CE : signal is "xilinx.com:interface:lmb:1.0 SLMB CE";
  attribute x_interface_info of Sl_Ready : signal is "xilinx.com:interface:lmb:1.0 SLMB READY";
  attribute x_interface_info of Sl_UE : signal is "xilinx.com:interface:lmb:1.0 SLMB UE";
  attribute x_interface_info of Sl_Wait : signal is "xilinx.com:interface:lmb:1.0 SLMB WAIT";
  attribute x_interface_info of BRAM_Addr_A : signal is "xilinx.com:interface:bram:1.0 BRAM_PORT ADDR";
  attribute x_interface_info of BRAM_Din_A : signal is "xilinx.com:interface:bram:1.0 BRAM_PORT DOUT";
  attribute x_interface_info of BRAM_Dout_A : signal is "xilinx.com:interface:bram:1.0 BRAM_PORT DIN";
  attribute x_interface_info of BRAM_WEN_A : signal is "xilinx.com:interface:bram:1.0 BRAM_PORT WE";
  attribute x_interface_info of LMB_ABus : signal is "xilinx.com:interface:lmb:1.0 SLMB ABUS";
  attribute x_interface_parameter of LMB_ABus : signal is "XIL_INTERFACENAME SLMB, ADDR_WIDTH 32, DATA_WIDTH 32, READ_WRITE_MODE READ_WRITE, PROTOCOL STANDARD";
  attribute x_interface_info of LMB_BE : signal is "xilinx.com:interface:lmb:1.0 SLMB BE";
  attribute x_interface_info of LMB_WriteDBus : signal is "xilinx.com:interface:lmb:1.0 SLMB WRITEDBUS";
  attribute x_interface_info of Sl_DBus : signal is "xilinx.com:interface:lmb:1.0 SLMB READDBUS";
begin
  BRAM_Addr_A(0 to 31) <= \^lmb_abus\(0 to 31);
  BRAM_Clk_A <= \^lmb_clk\;
  BRAM_Dout_A(0 to 31) <= \^lmb_writedbus\(0 to 31);
  BRAM_EN_A <= \^lmb_addrstrobe\;
  BRAM_Rst_A <= \<const0>\;
  Sl_CE <= \<const0>\;
  Sl_DBus(0 to 31) <= \^bram_din_a\(0 to 31);
  Sl_UE <= \<const0>\;
  Sl_Wait <= \<const0>\;
  \^bram_din_a\(0 to 31) <= BRAM_Din_A(0 to 31);
  \^lmb_abus\(0 to 31) <= LMB_ABus(0 to 31);
  \^lmb_addrstrobe\ <= LMB_AddrStrobe;
  \^lmb_clk\ <= LMB_Clk;
  \^lmb_writedbus\(0 to 31) <= LMB_WriteDBus(0 to 31);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_bram_if_cntlr
     port map (
      BRAM_WEN_A(0 to 3) => BRAM_WEN_A(0 to 3),
      LMB_ABus(1) => \^lmb_abus\(0),
      LMB_ABus(0) => \^lmb_abus\(1),
      LMB_AddrStrobe => \^lmb_addrstrobe\,
      LMB_BE(0 to 3) => LMB_BE(0 to 3),
      LMB_Clk => \^lmb_clk\,
      LMB_Rst => LMB_Rst,
      LMB_WriteStrobe => LMB_WriteStrobe,
      Sl_Ready => Sl_Ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_ilmb_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_ilmb_0 : entity is "bd_3914_ilmb_0,lmb_v10,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_ilmb_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_ilmb_0 : entity is "lmb_v10,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_ilmb_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_ilmb_0 is
  signal \^m_abus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^m_addrstrobe\ : STD_LOGIC;
  signal \^m_be\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^m_dbus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^m_readstrobe\ : STD_LOGIC;
  signal \^m_writestrobe\ : STD_LOGIC;
  signal \^sl_ce\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sl_dbus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^sl_ready\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sl_ue\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sl_wait\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of LMB_AddrStrobe : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 ADDRSTROBE";
  attribute x_interface_info of LMB_CE : signal is "xilinx.com:interface:lmb:1.0 LMB_M CE";
  attribute x_interface_info of LMB_Clk : signal is "xilinx.com:signal:clock:1.0 CLK.LMB_Clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of LMB_Clk : signal is "XIL_INTERFACENAME CLK.LMB_Clk, ASSOCIATED_BUSIF LMB_Sl_0:LMB_Sl_1:LMB_Sl_2:LMB_Sl_3:LMB_Sl_4:LMB_Sl_5:LMB_Sl_6:LMB_Sl_7:LMB_Sl_8:LMB_Sl_9:LMB_Sl_10:LMB_Sl_11:LMB_Sl_12:LMB_Sl_13:LMB_Sl_14:LMB_Sl_15:LMB_M, ASSOCIATED_RESET SYS_Rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN bd_3914_Clk, INSERT_VIP 0";
  attribute x_interface_info of LMB_ReadStrobe : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 READSTROBE";
  attribute x_interface_info of LMB_Ready : signal is "xilinx.com:interface:lmb:1.0 LMB_M READY";
  attribute x_interface_info of LMB_Rst : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 RST, xilinx.com:interface:lmb:1.0 LMB_M RST";
  attribute x_interface_parameter of LMB_Rst : signal is "XIL_INTERFACENAME LMB_Sl_0, ADDR_WIDTH 32, DATA_WIDTH 32, READ_WRITE_MODE READ_WRITE, PROTOCOL STANDARD, XIL_INTERFACENAME LMB_M, ADDR_WIDTH 32, DATA_WIDTH 32, READ_WRITE_MODE READ_ONLY, PROTOCOL STANDARD";
  attribute x_interface_info of LMB_UE : signal is "xilinx.com:interface:lmb:1.0 LMB_M UE";
  attribute x_interface_info of LMB_Wait : signal is "xilinx.com:interface:lmb:1.0 LMB_M WAIT";
  attribute x_interface_info of LMB_WriteStrobe : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 WRITESTROBE";
  attribute x_interface_info of M_AddrStrobe : signal is "xilinx.com:interface:lmb:1.0 LMB_M ADDRSTROBE";
  attribute x_interface_info of M_ReadStrobe : signal is "xilinx.com:interface:lmb:1.0 LMB_M READSTROBE";
  attribute x_interface_info of M_WriteStrobe : signal is "xilinx.com:interface:lmb:1.0 LMB_M WRITESTROBE";
  attribute x_interface_info of SYS_Rst : signal is "xilinx.com:signal:reset:1.0 RST.SYS_Rst RST";
  attribute x_interface_parameter of SYS_Rst : signal is "XIL_INTERFACENAME RST.SYS_Rst, POLARITY ACTIVE_HIGH, TYPE INTERCONNECT, INSERT_VIP 0";
  attribute x_interface_info of LMB_ABus : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 ABUS";
  attribute x_interface_info of LMB_BE : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 BE";
  attribute x_interface_info of LMB_ReadDBus : signal is "xilinx.com:interface:lmb:1.0 LMB_M READDBUS";
  attribute x_interface_info of LMB_WriteDBus : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 WRITEDBUS";
  attribute x_interface_info of M_ABus : signal is "xilinx.com:interface:lmb:1.0 LMB_M ABUS";
  attribute x_interface_info of M_BE : signal is "xilinx.com:interface:lmb:1.0 LMB_M BE";
  attribute x_interface_info of M_DBus : signal is "xilinx.com:interface:lmb:1.0 LMB_M WRITEDBUS";
  attribute x_interface_info of Sl_CE : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 CE";
  attribute x_interface_info of Sl_DBus : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 READDBUS";
  attribute x_interface_info of Sl_Ready : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 READY";
  attribute x_interface_info of Sl_UE : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 UE";
  attribute x_interface_info of Sl_Wait : signal is "xilinx.com:interface:lmb:1.0 LMB_Sl_0 WAIT";
begin
  LMB_ABus(0 to 31) <= \^m_abus\(0 to 31);
  LMB_AddrStrobe <= \^m_addrstrobe\;
  LMB_BE(0 to 3) <= \^m_be\(0 to 3);
  LMB_CE <= \^sl_ce\(0);
  LMB_ReadDBus(0 to 31) <= \^sl_dbus\(0 to 31);
  LMB_ReadStrobe <= \^m_readstrobe\;
  LMB_Ready <= \^sl_ready\(0);
  LMB_UE <= \^sl_ue\(0);
  LMB_Wait <= \^sl_wait\(0);
  LMB_WriteDBus(0 to 31) <= \^m_dbus\(0 to 31);
  LMB_WriteStrobe <= \^m_writestrobe\;
  \^m_abus\(0 to 31) <= M_ABus(0 to 31);
  \^m_addrstrobe\ <= M_AddrStrobe;
  \^m_be\(0 to 3) <= M_BE(0 to 3);
  \^m_dbus\(0 to 31) <= M_DBus(0 to 31);
  \^m_readstrobe\ <= M_ReadStrobe;
  \^m_writestrobe\ <= M_WriteStrobe;
  \^sl_ce\(0) <= Sl_CE(0);
  \^sl_dbus\(0 to 31) <= Sl_DBus(0 to 31);
  \^sl_ready\(0) <= Sl_Ready(0);
  \^sl_ue\(0) <= Sl_UE(0);
  \^sl_wait\(0) <= Sl_Wait(0);
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_v10__parameterized1\
     port map (
      LMB_Clk => LMB_Clk,
      LMB_Rst => LMB_Rst,
      SYS_Rst => SYS_Rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_ilmb_cntlr_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 3 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_ilmb_cntlr_0 : entity is "bd_3914_ilmb_cntlr_0,lmb_bram_if_cntlr,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_ilmb_cntlr_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_ilmb_cntlr_0 : entity is "lmb_bram_if_cntlr,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_ilmb_cntlr_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_ilmb_cntlr_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^bram_din_a\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^lmb_abus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^lmb_addrstrobe\ : STD_LOGIC;
  signal \^lmb_clk\ : STD_LOGIC;
  signal \^lmb_writedbus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  attribute x_interface_info : string;
  attribute x_interface_info of BRAM_Clk_A : signal is "xilinx.com:interface:bram:1.0 BRAM_PORT CLK";
  attribute x_interface_info of BRAM_EN_A : signal is "xilinx.com:interface:bram:1.0 BRAM_PORT EN";
  attribute x_interface_info of BRAM_Rst_A : signal is "xilinx.com:interface:bram:1.0 BRAM_PORT RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of BRAM_Rst_A : signal is "XIL_INTERFACENAME BRAM_PORT, MEM_SIZE 131072, MASTER_TYPE BRAM_CTRL, MEM_WIDTH 32, MEM_ECC NONE, READ_LATENCY 1";
  attribute x_interface_info of LMB_AddrStrobe : signal is "xilinx.com:interface:lmb:1.0 SLMB ADDRSTROBE";
  attribute x_interface_info of LMB_Clk : signal is "xilinx.com:signal:clock:1.0 CLK.LMB_Clk CLK";
  attribute x_interface_parameter of LMB_Clk : signal is "XIL_INTERFACENAME CLK.LMB_Clk, ASSOCIATED_BUSIF SLMB:SLMB1:SLMB2:SLMB3, ASSOCIATED_RESET LMB_Rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN bd_3914_Clk, INSERT_VIP 0";
  attribute x_interface_info of LMB_ReadStrobe : signal is "xilinx.com:interface:lmb:1.0 SLMB READSTROBE";
  attribute x_interface_info of LMB_Rst : signal is "xilinx.com:signal:reset:1.0 RST.LMB_Rst RST";
  attribute x_interface_parameter of LMB_Rst : signal is "XIL_INTERFACENAME RST.LMB_Rst, POLARITY ACTIVE_HIGH, TYPE INTERCONNECT, INSERT_VIP 0";
  attribute x_interface_info of LMB_WriteStrobe : signal is "xilinx.com:interface:lmb:1.0 SLMB WRITESTROBE";
  attribute x_interface_info of Sl_CE : signal is "xilinx.com:interface:lmb:1.0 SLMB CE";
  attribute x_interface_info of Sl_Ready : signal is "xilinx.com:interface:lmb:1.0 SLMB READY";
  attribute x_interface_info of Sl_UE : signal is "xilinx.com:interface:lmb:1.0 SLMB UE";
  attribute x_interface_info of Sl_Wait : signal is "xilinx.com:interface:lmb:1.0 SLMB WAIT";
  attribute x_interface_info of BRAM_Addr_A : signal is "xilinx.com:interface:bram:1.0 BRAM_PORT ADDR";
  attribute x_interface_info of BRAM_Din_A : signal is "xilinx.com:interface:bram:1.0 BRAM_PORT DOUT";
  attribute x_interface_info of BRAM_Dout_A : signal is "xilinx.com:interface:bram:1.0 BRAM_PORT DIN";
  attribute x_interface_info of BRAM_WEN_A : signal is "xilinx.com:interface:bram:1.0 BRAM_PORT WE";
  attribute x_interface_info of LMB_ABus : signal is "xilinx.com:interface:lmb:1.0 SLMB ABUS";
  attribute x_interface_parameter of LMB_ABus : signal is "XIL_INTERFACENAME SLMB, ADDR_WIDTH 32, DATA_WIDTH 32, READ_WRITE_MODE READ_WRITE, PROTOCOL STANDARD";
  attribute x_interface_info of LMB_BE : signal is "xilinx.com:interface:lmb:1.0 SLMB BE";
  attribute x_interface_info of LMB_WriteDBus : signal is "xilinx.com:interface:lmb:1.0 SLMB WRITEDBUS";
  attribute x_interface_info of Sl_DBus : signal is "xilinx.com:interface:lmb:1.0 SLMB READDBUS";
begin
  BRAM_Addr_A(0 to 31) <= \^lmb_abus\(0 to 31);
  BRAM_Clk_A <= \^lmb_clk\;
  BRAM_Dout_A(0 to 31) <= \^lmb_writedbus\(0 to 31);
  BRAM_EN_A <= \^lmb_addrstrobe\;
  BRAM_Rst_A <= \<const0>\;
  Sl_CE <= \<const0>\;
  Sl_DBus(0 to 31) <= \^bram_din_a\(0 to 31);
  Sl_UE <= \<const0>\;
  Sl_Wait <= \<const0>\;
  \^bram_din_a\(0 to 31) <= BRAM_Din_A(0 to 31);
  \^lmb_abus\(0 to 31) <= LMB_ABus(0 to 31);
  \^lmb_addrstrobe\ <= LMB_AddrStrobe;
  \^lmb_clk\ <= LMB_Clk;
  \^lmb_writedbus\(0 to 31) <= LMB_WriteDBus(0 to 31);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lmb_bram_if_cntlr__parameterized1\
     port map (
      BRAM_WEN_A(0 to 3) => BRAM_WEN_A(0 to 3),
      LMB_ABus(0) => \^lmb_abus\(0),
      LMB_AddrStrobe => \^lmb_addrstrobe\,
      LMB_BE(0 to 3) => LMB_BE(0 to 3),
      LMB_Clk => \^lmb_clk\,
      LMB_Rst => LMB_Rst,
      LMB_WriteStrobe => LMB_WriteStrobe,
      Sl_Ready => Sl_Ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_iomodule_0_0 is
  port (
    Clk : in STD_LOGIC;
    Rst : in STD_LOGIC;
    IO_Addr_Strobe : out STD_LOGIC;
    IO_Read_Strobe : out STD_LOGIC;
    IO_Write_Strobe : out STD_LOGIC;
    IO_Address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Byte_Enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    IO_Write_Data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Read_Data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Ready : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_iomodule_0_0 : entity is "bd_3914_iomodule_0_0,iomodule,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_iomodule_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_iomodule_0_0 : entity is "iomodule,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_iomodule_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_iomodule_0_0 is
  signal NLW_U0_FIT1_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT1_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT2_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT2_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT3_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT3_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT4_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT4_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_GPI1_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_GPI2_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_GPI3_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_GPI4_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_INTC_IRQ_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_INTC_IRQ_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT1_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT1_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT2_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT2_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT3_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT3_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT4_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT4_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_UART_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_UART_Tx_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_GPO1_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_GPO2_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_GPO3_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_GPO4_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_INTC_Interrupt_Address_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ToVote_UNCONNECTED : STD_LOGIC_VECTOR ( 1023 downto 0 );
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of U0 : label is 0;
  attribute C_BASEADDR : string;
  attribute C_BASEADDR of U0 : label is "64'b0000000000000000000000000000000010000000000000000000000000000000";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FIT1_INTERRUPT : integer;
  attribute C_FIT1_INTERRUPT of U0 : label is 0;
  attribute C_FIT1_No_CLOCKS : integer;
  attribute C_FIT1_No_CLOCKS of U0 : label is 6216;
  attribute C_FIT2_INTERRUPT : integer;
  attribute C_FIT2_INTERRUPT of U0 : label is 0;
  attribute C_FIT2_No_CLOCKS : integer;
  attribute C_FIT2_No_CLOCKS of U0 : label is 6216;
  attribute C_FIT3_INTERRUPT : integer;
  attribute C_FIT3_INTERRUPT of U0 : label is 0;
  attribute C_FIT3_No_CLOCKS : integer;
  attribute C_FIT3_No_CLOCKS of U0 : label is 6216;
  attribute C_FIT4_INTERRUPT : integer;
  attribute C_FIT4_INTERRUPT of U0 : label is 0;
  attribute C_FIT4_No_CLOCKS : integer;
  attribute C_FIT4_No_CLOCKS of U0 : label is 6216;
  attribute C_FREQ : integer;
  attribute C_FREQ of U0 : label is 100000000;
  attribute C_GPI1_INTERRUPT : integer;
  attribute C_GPI1_INTERRUPT of U0 : label is 0;
  attribute C_GPI1_SIZE : integer;
  attribute C_GPI1_SIZE of U0 : label is 32;
  attribute C_GPI2_INTERRUPT : integer;
  attribute C_GPI2_INTERRUPT of U0 : label is 0;
  attribute C_GPI2_SIZE : integer;
  attribute C_GPI2_SIZE of U0 : label is 32;
  attribute C_GPI3_INTERRUPT : integer;
  attribute C_GPI3_INTERRUPT of U0 : label is 0;
  attribute C_GPI3_SIZE : integer;
  attribute C_GPI3_SIZE of U0 : label is 32;
  attribute C_GPI4_INTERRUPT : integer;
  attribute C_GPI4_INTERRUPT of U0 : label is 0;
  attribute C_GPI4_SIZE : integer;
  attribute C_GPI4_SIZE of U0 : label is 32;
  attribute C_GPO1_INIT : integer;
  attribute C_GPO1_INIT of U0 : label is 0;
  attribute C_GPO1_SIZE : integer;
  attribute C_GPO1_SIZE of U0 : label is 32;
  attribute C_GPO2_INIT : integer;
  attribute C_GPO2_INIT of U0 : label is 0;
  attribute C_GPO2_SIZE : integer;
  attribute C_GPO2_SIZE of U0 : label is 32;
  attribute C_GPO3_INIT : integer;
  attribute C_GPO3_INIT of U0 : label is 0;
  attribute C_GPO3_SIZE : integer;
  attribute C_GPO3_SIZE of U0 : label is 32;
  attribute C_GPO4_INIT : integer;
  attribute C_GPO4_INIT of U0 : label is 0;
  attribute C_GPO4_SIZE : integer;
  attribute C_GPO4_SIZE of U0 : label is 32;
  attribute C_HIGHADDR : string;
  attribute C_HIGHADDR of U0 : label is "64'b0000000000000000000000000000000010000000000000001111111111111111";
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "iomodule";
  attribute C_INTC_ADDR_WIDTH : integer;
  attribute C_INTC_ADDR_WIDTH of U0 : label is 17;
  attribute C_INTC_ASYNC_INTR : string;
  attribute C_INTC_ASYNC_INTR of U0 : label is "16'b1111111111111111";
  attribute C_INTC_BASE_VECTORS : string;
  attribute C_INTC_BASE_VECTORS of U0 : label is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_INTC_HAS_FAST : integer;
  attribute C_INTC_HAS_FAST of U0 : label is 1;
  attribute C_INTC_INTR_SIZE : integer;
  attribute C_INTC_INTR_SIZE of U0 : label is 1;
  attribute C_INTC_LEVEL_EDGE : string;
  attribute C_INTC_LEVEL_EDGE of U0 : label is "16'b0000000000000000";
  attribute C_INTC_NUM_SYNC_FF : integer;
  attribute C_INTC_NUM_SYNC_FF of U0 : label is 2;
  attribute C_INTC_POSITIVE : string;
  attribute C_INTC_POSITIVE of U0 : label is "16'b1111111111111111";
  attribute C_INTC_USE_EXT_INTR : integer;
  attribute C_INTC_USE_EXT_INTR of U0 : label is 0;
  attribute C_IO_BASEADDR : string;
  attribute C_IO_BASEADDR of U0 : label is "64'b0000000000000000000000000000000011000000000000000000000000000000";
  attribute C_IO_HIGHADDR : string;
  attribute C_IO_HIGHADDR of U0 : label is "64'b0000000000000000000000000000000011111111111111111111111111111111";
  attribute C_IO_MASK : string;
  attribute C_IO_MASK of U0 : label is "64'b0000000000000000000000000000000011000000000000000000000000000000";
  attribute C_LMB_AWIDTH : integer;
  attribute C_LMB_AWIDTH of U0 : label is 32;
  attribute C_LMB_DWIDTH : integer;
  attribute C_LMB_DWIDTH of U0 : label is 32;
  attribute C_LMB_PROTOCOL : integer;
  attribute C_LMB_PROTOCOL of U0 : label is 0;
  attribute C_MASK : string;
  attribute C_MASK of U0 : label is "64'b0000000000000000000000000000000011000000000000000000000000000000";
  attribute C_PIT1_INTERRUPT : integer;
  attribute C_PIT1_INTERRUPT of U0 : label is 0;
  attribute C_PIT1_PRESCALER : integer;
  attribute C_PIT1_PRESCALER of U0 : label is 0;
  attribute C_PIT1_READABLE : integer;
  attribute C_PIT1_READABLE of U0 : label is 1;
  attribute C_PIT1_SIZE : integer;
  attribute C_PIT1_SIZE of U0 : label is 32;
  attribute C_PIT2_INTERRUPT : integer;
  attribute C_PIT2_INTERRUPT of U0 : label is 0;
  attribute C_PIT2_PRESCALER : integer;
  attribute C_PIT2_PRESCALER of U0 : label is 0;
  attribute C_PIT2_READABLE : integer;
  attribute C_PIT2_READABLE of U0 : label is 1;
  attribute C_PIT2_SIZE : integer;
  attribute C_PIT2_SIZE of U0 : label is 32;
  attribute C_PIT3_INTERRUPT : integer;
  attribute C_PIT3_INTERRUPT of U0 : label is 0;
  attribute C_PIT3_PRESCALER : integer;
  attribute C_PIT3_PRESCALER of U0 : label is 0;
  attribute C_PIT3_READABLE : integer;
  attribute C_PIT3_READABLE of U0 : label is 1;
  attribute C_PIT3_SIZE : integer;
  attribute C_PIT3_SIZE of U0 : label is 32;
  attribute C_PIT4_INTERRUPT : integer;
  attribute C_PIT4_INTERRUPT of U0 : label is 0;
  attribute C_PIT4_PRESCALER : integer;
  attribute C_PIT4_PRESCALER of U0 : label is 0;
  attribute C_PIT4_READABLE : integer;
  attribute C_PIT4_READABLE of U0 : label is 1;
  attribute C_PIT4_SIZE : integer;
  attribute C_PIT4_SIZE of U0 : label is 32;
  attribute C_TMR : integer;
  attribute C_TMR of U0 : label is 0;
  attribute C_UART_ASYNC : integer;
  attribute C_UART_ASYNC of U0 : label is 0;
  attribute C_UART_BAUDRATE : integer;
  attribute C_UART_BAUDRATE of U0 : label is 9600;
  attribute C_UART_DATA_BITS : integer;
  attribute C_UART_DATA_BITS of U0 : label is 8;
  attribute C_UART_ERROR_INTERRUPT : integer;
  attribute C_UART_ERROR_INTERRUPT of U0 : label is 0;
  attribute C_UART_FREQ : integer;
  attribute C_UART_FREQ of U0 : label is 100000000;
  attribute C_UART_NUM_SYNC_FF : integer;
  attribute C_UART_NUM_SYNC_FF of U0 : label is 2;
  attribute C_UART_ODD_PARITY : integer;
  attribute C_UART_ODD_PARITY of U0 : label is 0;
  attribute C_UART_PROG_BAUDRATE : integer;
  attribute C_UART_PROG_BAUDRATE of U0 : label is 0;
  attribute C_UART_RX_INTERRUPT : integer;
  attribute C_UART_RX_INTERRUPT of U0 : label is 0;
  attribute C_UART_TX_INTERRUPT : integer;
  attribute C_UART_TX_INTERRUPT of U0 : label is 0;
  attribute C_UART_USE_PARITY : integer;
  attribute C_UART_USE_PARITY of U0 : label is 0;
  attribute C_USE_CONFIG_RESET : integer;
  attribute C_USE_CONFIG_RESET of U0 : label is 0;
  attribute C_USE_FIT1 : integer;
  attribute C_USE_FIT1 of U0 : label is 0;
  attribute C_USE_FIT2 : integer;
  attribute C_USE_FIT2 of U0 : label is 0;
  attribute C_USE_FIT3 : integer;
  attribute C_USE_FIT3 of U0 : label is 0;
  attribute C_USE_FIT4 : integer;
  attribute C_USE_FIT4 of U0 : label is 0;
  attribute C_USE_GPI1 : integer;
  attribute C_USE_GPI1 of U0 : label is 0;
  attribute C_USE_GPI2 : integer;
  attribute C_USE_GPI2 of U0 : label is 0;
  attribute C_USE_GPI3 : integer;
  attribute C_USE_GPI3 of U0 : label is 0;
  attribute C_USE_GPI4 : integer;
  attribute C_USE_GPI4 of U0 : label is 0;
  attribute C_USE_GPO1 : integer;
  attribute C_USE_GPO1 of U0 : label is 0;
  attribute C_USE_GPO2 : integer;
  attribute C_USE_GPO2 of U0 : label is 0;
  attribute C_USE_GPO3 : integer;
  attribute C_USE_GPO3 of U0 : label is 0;
  attribute C_USE_GPO4 : integer;
  attribute C_USE_GPO4 of U0 : label is 0;
  attribute C_USE_IO_BUS : integer;
  attribute C_USE_IO_BUS of U0 : label is 1;
  attribute C_USE_PIT1 : integer;
  attribute C_USE_PIT1 of U0 : label is 0;
  attribute C_USE_PIT2 : integer;
  attribute C_USE_PIT2 of U0 : label is 0;
  attribute C_USE_PIT3 : integer;
  attribute C_USE_PIT3 of U0 : label is 0;
  attribute C_USE_PIT4 : integer;
  attribute C_USE_PIT4 of U0 : label is 0;
  attribute C_USE_TMR_DISABLE : integer;
  attribute C_USE_TMR_DISABLE of U0 : label is 0;
  attribute C_USE_UART_RX : integer;
  attribute C_USE_UART_RX of U0 : label is 0;
  attribute C_USE_UART_TX : integer;
  attribute C_USE_UART_TX of U0 : label is 0;
  attribute x_interface_info : string;
  attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 CLK.CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME CLK.CLK, ASSOCIATED_BUSIF SLMB, ASSOCIATED_RESET Rst:TMR_Rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN bd_3914_Clk, INSERT_VIP 0";
  attribute x_interface_info of IO_Addr_Strobe : signal is "xilinx.com:interface:mcsio_bus:1.0 IO_BUS ADDR_STROBE";
  attribute x_interface_info of IO_Read_Strobe : signal is "xilinx.com:interface:mcsio_bus:1.0 IO_BUS READ_STROBE";
  attribute x_interface_info of IO_Ready : signal is "xilinx.com:interface:mcsio_bus:1.0 IO_BUS READY";
  attribute x_interface_info of IO_Write_Strobe : signal is "xilinx.com:interface:mcsio_bus:1.0 IO_BUS WRITE_STROBE";
  attribute x_interface_info of LMB_AddrStrobe : signal is "xilinx.com:interface:lmb:1.0 SLMB ADDRSTROBE";
  attribute x_interface_info of LMB_ReadStrobe : signal is "xilinx.com:interface:lmb:1.0 SLMB READSTROBE";
  attribute x_interface_info of LMB_WriteStrobe : signal is "xilinx.com:interface:lmb:1.0 SLMB WRITESTROBE";
  attribute x_interface_info of Rst : signal is "xilinx.com:signal:reset:1.0 RST.Rst RST";
  attribute x_interface_parameter of Rst : signal is "XIL_INTERFACENAME RST.Rst, POLARITY ACTIVE_HIGH, TYPE PERIPHERAL, INSERT_VIP 0";
  attribute x_interface_info of Sl_CE : signal is "xilinx.com:interface:lmb:1.0 SLMB CE";
  attribute x_interface_info of Sl_Ready : signal is "xilinx.com:interface:lmb:1.0 SLMB READY";
  attribute x_interface_info of Sl_UE : signal is "xilinx.com:interface:lmb:1.0 SLMB UE";
  attribute x_interface_info of Sl_Wait : signal is "xilinx.com:interface:lmb:1.0 SLMB WAIT";
  attribute x_interface_info of IO_Address : signal is "xilinx.com:interface:mcsio_bus:1.0 IO_BUS ADDRESS";
  attribute x_interface_info of IO_Byte_Enable : signal is "xilinx.com:interface:mcsio_bus:1.0 IO_BUS BYTE_ENABLE";
  attribute x_interface_info of IO_Read_Data : signal is "xilinx.com:interface:mcsio_bus:1.0 IO_BUS READ_DATA";
  attribute x_interface_info of IO_Write_Data : signal is "xilinx.com:interface:mcsio_bus:1.0 IO_BUS WRITE_DATA";
  attribute x_interface_info of LMB_ABus : signal is "xilinx.com:interface:lmb:1.0 SLMB ABUS";
  attribute x_interface_parameter of LMB_ABus : signal is "XIL_INTERFACENAME SLMB, ADDR_WIDTH 32, DATA_WIDTH 32, READ_WRITE_MODE READ_WRITE, PROTOCOL STANDARD";
  attribute x_interface_info of LMB_BE : signal is "xilinx.com:interface:lmb:1.0 SLMB BE";
  attribute x_interface_info of LMB_WriteDBus : signal is "xilinx.com:interface:lmb:1.0 SLMB WRITEDBUS";
  attribute x_interface_info of Sl_DBus : signal is "xilinx.com:interface:lmb:1.0 SLMB READDBUS";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_iomodule
     port map (
      Clk => Clk,
      Config_Reset => '0',
      FIT1_Interrupt => NLW_U0_FIT1_Interrupt_UNCONNECTED,
      FIT1_Toggle => NLW_U0_FIT1_Toggle_UNCONNECTED,
      FIT2_Interrupt => NLW_U0_FIT2_Interrupt_UNCONNECTED,
      FIT2_Toggle => NLW_U0_FIT2_Toggle_UNCONNECTED,
      FIT3_Interrupt => NLW_U0_FIT3_Interrupt_UNCONNECTED,
      FIT3_Toggle => NLW_U0_FIT3_Toggle_UNCONNECTED,
      FIT4_Interrupt => NLW_U0_FIT4_Interrupt_UNCONNECTED,
      FIT4_Toggle => NLW_U0_FIT4_Toggle_UNCONNECTED,
      FromAVote(1023 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      FromBVote(1023 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      GPI1(31 downto 0) => B"00000000000000000000000000000000",
      GPI1_Interrupt => NLW_U0_GPI1_Interrupt_UNCONNECTED,
      GPI2(31 downto 0) => B"00000000000000000000000000000000",
      GPI2_Interrupt => NLW_U0_GPI2_Interrupt_UNCONNECTED,
      GPI3(31 downto 0) => B"00000000000000000000000000000000",
      GPI3_Interrupt => NLW_U0_GPI3_Interrupt_UNCONNECTED,
      GPI4(31 downto 0) => B"00000000000000000000000000000000",
      GPI4_Interrupt => NLW_U0_GPI4_Interrupt_UNCONNECTED,
      GPO1(31 downto 0) => NLW_U0_GPO1_UNCONNECTED(31 downto 0),
      GPO2(31 downto 0) => NLW_U0_GPO2_UNCONNECTED(31 downto 0),
      GPO3(31 downto 0) => NLW_U0_GPO3_UNCONNECTED(31 downto 0),
      GPO4(31 downto 0) => NLW_U0_GPO4_UNCONNECTED(31 downto 0),
      INTC_IRQ => NLW_U0_INTC_IRQ_UNCONNECTED,
      INTC_IRQ_OUT => NLW_U0_INTC_IRQ_OUT_UNCONNECTED,
      INTC_Interrupt(0) => '0',
      INTC_Interrupt_Address(31 downto 0) => NLW_U0_INTC_Interrupt_Address_UNCONNECTED(31 downto 0),
      INTC_Processor_Ack(1 downto 0) => B"00",
      IO_Addr_Strobe => IO_Addr_Strobe,
      IO_Address(31 downto 0) => IO_Address(31 downto 0),
      IO_Byte_Enable(3 downto 0) => IO_Byte_Enable(3 downto 0),
      IO_Read_Data(31 downto 0) => IO_Read_Data(31 downto 0),
      IO_Read_Strobe => IO_Read_Strobe,
      IO_Ready => IO_Ready,
      IO_Write_Data(31 downto 0) => IO_Write_Data(31 downto 0),
      IO_Write_Strobe => IO_Write_Strobe,
      LMB_ABus(0 to 31) => LMB_ABus(0 to 31),
      LMB_AddrStrobe => LMB_AddrStrobe,
      LMB_BE(0 to 3) => LMB_BE(0 to 3),
      LMB_ReadStrobe => LMB_ReadStrobe,
      LMB_WriteDBus(0 to 31) => LMB_WriteDBus(0 to 31),
      LMB_WriteStrobe => LMB_WriteStrobe,
      PIT1_Enable => '0',
      PIT1_Interrupt => NLW_U0_PIT1_Interrupt_UNCONNECTED,
      PIT1_Toggle => NLW_U0_PIT1_Toggle_UNCONNECTED,
      PIT2_Enable => '0',
      PIT2_Interrupt => NLW_U0_PIT2_Interrupt_UNCONNECTED,
      PIT2_Toggle => NLW_U0_PIT2_Toggle_UNCONNECTED,
      PIT3_Enable => '0',
      PIT3_Interrupt => NLW_U0_PIT3_Interrupt_UNCONNECTED,
      PIT3_Toggle => NLW_U0_PIT3_Toggle_UNCONNECTED,
      PIT4_Enable => '0',
      PIT4_Interrupt => NLW_U0_PIT4_Interrupt_UNCONNECTED,
      PIT4_Toggle => NLW_U0_PIT4_Toggle_UNCONNECTED,
      Rst => Rst,
      Sl_CE => Sl_CE,
      Sl_DBus(0 to 31) => Sl_DBus(0 to 31),
      Sl_Ready => Sl_Ready,
      Sl_UE => Sl_UE,
      Sl_Wait => Sl_Wait,
      TMR_Disable => '0',
      TMR_Rst => '0',
      ToVote(1023 downto 0) => NLW_U0_ToVote_UNCONNECTED(1023 downto 0),
      UART_Clk => '0',
      UART_Interrupt => NLW_U0_UART_Interrupt_UNCONNECTED,
      UART_Rst => '0',
      UART_Rx => '0',
      UART_Tx => NLW_U0_UART_Tx_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lpf is
  port (
    lpf_int : out STD_LOGIC;
    slowest_sync_clk : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lpf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lpf is
  signal \ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0\ : STD_LOGIC;
  signal \ACTIVE_LOW_AUX.ACT_LO_AUX_n_0\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal asr_lpf : STD_LOGIC_VECTOR ( 0 to 0 );
  signal exr_lpf : STD_LOGIC_VECTOR ( 0 to 0 );
  signal lpf_asr : STD_LOGIC;
  signal lpf_exr : STD_LOGIC;
  signal \lpf_int0__0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in3_in : STD_LOGIC;
  signal p_3_in1_in : STD_LOGIC;
  signal p_3_in6_in : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of POR_SRL_I : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of POR_SRL_I : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of POR_SRL_I : label is "U0/rst_0/U0/\EXT_LPF/POR_SRL_I ";
begin
\ACTIVE_HIGH_EXT.ACT_HI_EXT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync
     port map (
      exr_lpf(0) => exr_lpf(0),
      ext_reset_in => ext_reset_in,
      lpf_exr => lpf_exr,
      lpf_exr_reg => \ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0\,
      mb_debug_sys_rst => mb_debug_sys_rst,
      p_1_in4_in => p_1_in4_in,
      p_2_in3_in => p_2_in3_in,
      scndry_out => p_3_in6_in,
      slowest_sync_clk => slowest_sync_clk
    );
\ACTIVE_LOW_AUX.ACT_LO_AUX\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0
     port map (
      asr_lpf(0) => asr_lpf(0),
      aux_reset_in => aux_reset_in,
      lpf_asr => lpf_asr,
      lpf_asr_reg => \ACTIVE_LOW_AUX.ACT_LO_AUX_n_0\,
      p_1_in => p_1_in,
      p_2_in => p_2_in,
      scndry_out => p_3_in1_in,
      slowest_sync_clk => slowest_sync_clk
    );
\AUX_LPF[1].asr_lpf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_3_in1_in,
      Q => p_2_in,
      R => '0'
    );
\AUX_LPF[2].asr_lpf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_2_in,
      Q => p_1_in,
      R => '0'
    );
\AUX_LPF[3].asr_lpf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_1_in,
      Q => asr_lpf(0),
      R => '0'
    );
\EXT_LPF[1].exr_lpf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_3_in6_in,
      Q => p_2_in3_in,
      R => '0'
    );
\EXT_LPF[2].exr_lpf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_2_in3_in,
      Q => p_1_in4_in,
      R => '0'
    );
\EXT_LPF[3].exr_lpf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_1_in4_in,
      Q => exr_lpf(0),
      R => '0'
    );
POR_SRL_I: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"FFFF"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => slowest_sync_clk,
      D => '0',
      Q => Q
    );
lpf_asr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => \ACTIVE_LOW_AUX.ACT_LO_AUX_n_0\,
      Q => lpf_asr,
      R => '0'
    );
lpf_exr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => \ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0\,
      Q => lpf_exr,
      R => '0'
    );
lpf_int0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => dcm_locked,
      I1 => lpf_exr,
      I2 => lpf_asr,
      I3 => Q,
      O => \lpf_int0__0\
    );
lpf_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => \lpf_int0__0\,
      Q => lpf_int,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sequence_psr is
  port (
    MB_out : out STD_LOGIC;
    Bsr_out : out STD_LOGIC;
    Pr_out : out STD_LOGIC;
    bsr_reg_0 : out STD_LOGIC;
    pr_reg_0 : out STD_LOGIC;
    lpf_int : in STD_LOGIC;
    slowest_sync_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sequence_psr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sequence_psr is
  signal \^bsr_out\ : STD_LOGIC;
  signal Core_i_1_n_0 : STD_LOGIC;
  signal \^mb_out\ : STD_LOGIC;
  signal \^pr_out\ : STD_LOGIC;
  signal \bsr_dec_reg_n_0_[0]\ : STD_LOGIC;
  signal \bsr_dec_reg_n_0_[2]\ : STD_LOGIC;
  signal bsr_i_1_n_0 : STD_LOGIC;
  signal \core_dec[0]_i_1_n_0\ : STD_LOGIC;
  signal \core_dec[2]_i_1_n_0\ : STD_LOGIC;
  signal \core_dec_reg_n_0_[0]\ : STD_LOGIC;
  signal \core_dec_reg_n_0_[1]\ : STD_LOGIC;
  signal from_sys_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \pr_dec0__0\ : STD_LOGIC;
  signal \pr_dec_reg_n_0_[0]\ : STD_LOGIC;
  signal \pr_dec_reg_n_0_[2]\ : STD_LOGIC;
  signal pr_i_1_n_0 : STD_LOGIC;
  signal seq_clr : STD_LOGIC;
  signal seq_cnt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal seq_cnt_en : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of Core_i_1 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \bsr_dec[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \bsr_dec[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of bsr_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \core_dec[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \core_dec[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of from_sys_i_1 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of pr_i_1 : label is "soft_lutpair77";
begin
  Bsr_out <= \^bsr_out\;
  MB_out <= \^mb_out\;
  Pr_out <= \^pr_out\;
\ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bsr_out\,
      O => bsr_reg_0
    );
\ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pr_out\,
      O => pr_reg_0
    );
Core_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mb_out\,
      I1 => p_0_in,
      O => Core_i_1_n_0
    );
Core_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => Core_i_1_n_0,
      Q => \^mb_out\,
      S => lpf_int
    );
SEQ_COUNTER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_upcnt_n
     port map (
      Q(5 downto 0) => seq_cnt(5 downto 0),
      seq_clr => seq_clr,
      seq_cnt_en => seq_cnt_en,
      slowest_sync_clk => slowest_sync_clk
    );
\bsr_dec[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => seq_cnt_en,
      I1 => seq_cnt(4),
      I2 => seq_cnt(3),
      I3 => seq_cnt(5),
      O => p_5_out(0)
    );
\bsr_dec[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \core_dec_reg_n_0_[1]\,
      I1 => \bsr_dec_reg_n_0_[0]\,
      O => p_5_out(2)
    );
\bsr_dec_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_5_out(0),
      Q => \bsr_dec_reg_n_0_[0]\,
      R => '0'
    );
\bsr_dec_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_5_out(2),
      Q => \bsr_dec_reg_n_0_[2]\,
      R => '0'
    );
bsr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^bsr_out\,
      I1 => \bsr_dec_reg_n_0_[2]\,
      O => bsr_i_1_n_0
    );
bsr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => bsr_i_1_n_0,
      Q => \^bsr_out\,
      S => lpf_int
    );
\core_dec[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => seq_cnt_en,
      I1 => seq_cnt(4),
      I2 => seq_cnt(3),
      I3 => seq_cnt(5),
      O => \core_dec[0]_i_1_n_0\
    );
\core_dec[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \core_dec_reg_n_0_[1]\,
      I1 => \core_dec_reg_n_0_[0]\,
      O => \core_dec[2]_i_1_n_0\
    );
\core_dec_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => \core_dec[0]_i_1_n_0\,
      Q => \core_dec_reg_n_0_[0]\,
      R => '0'
    );
\core_dec_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => \pr_dec0__0\,
      Q => \core_dec_reg_n_0_[1]\,
      R => '0'
    );
\core_dec_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => \core_dec[2]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
from_sys_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mb_out\,
      I1 => seq_cnt_en,
      O => from_sys_i_1_n_0
    );
from_sys_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => from_sys_i_1_n_0,
      Q => seq_cnt_en,
      S => lpf_int
    );
pr_dec0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0018"
    )
        port map (
      I0 => seq_cnt_en,
      I1 => seq_cnt(0),
      I2 => seq_cnt(2),
      I3 => seq_cnt(1),
      O => \pr_dec0__0\
    );
\pr_dec[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0480"
    )
        port map (
      I0 => seq_cnt_en,
      I1 => seq_cnt(3),
      I2 => seq_cnt(5),
      I3 => seq_cnt(4),
      O => p_3_out(0)
    );
\pr_dec[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \core_dec_reg_n_0_[1]\,
      I1 => \pr_dec_reg_n_0_[0]\,
      O => p_3_out(2)
    );
\pr_dec_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_3_out(0),
      Q => \pr_dec_reg_n_0_[0]\,
      R => '0'
    );
\pr_dec_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_3_out(2),
      Q => \pr_dec_reg_n_0_[2]\,
      R => '0'
    );
pr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pr_out\,
      I1 => \pr_dec_reg_n_0_[2]\,
      O => pr_i_1_n_0
    );
pr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => pr_i_1_n_0,
      Q => \^pr_out\,
      S => lpf_int
    );
seq_clr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => '1',
      Q => seq_clr,
      R => lpf_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[10]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_820\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[10]\ => \trace_data_address_i_reg[10]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_821
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_731 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[11]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_731 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_731;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_731 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_818\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[11]\ => \trace_data_address_i_reg[11]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_819
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_732 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[12]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_732 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_732;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_732 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_816\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[12]\ => \trace_data_address_i_reg[12]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_817
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_733 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[13]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_733 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_733;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_733 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_814\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[13]\ => \trace_data_address_i_reg[13]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_815
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_734 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[14]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_734 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_734;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_734 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_812\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[14]\ => \trace_data_address_i_reg[14]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_813
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_735 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[15]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_735 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_735;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_735 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_810\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[15]\ => \trace_data_address_i_reg[15]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_811
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_736 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[16]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_736 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_736;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_736 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_808\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[16]\ => \trace_data_address_i_reg[16]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_809
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_737 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[17]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_737 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_737;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_737 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_806\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[17]\ => \trace_data_address_i_reg[17]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_807
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_738 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[18]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_738 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_738;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_738 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_804\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[18]\ => \trace_data_address_i_reg[18]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_805
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_739 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[19]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_739 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_739;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_739 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_802\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[19]\ => \trace_data_address_i_reg[19]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_803
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_740 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[1]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_740 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_740;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_740 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_800\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[1]\ => \trace_data_address_i_reg[1]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_801
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_741 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[20]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_741 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_741;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_741 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_798\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[20]\ => \trace_data_address_i_reg[20]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_799
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_742 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[21]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_742 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_742;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_742 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_796\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[21]\ => \trace_data_address_i_reg[21]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_797
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_743 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[22]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_743 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_743;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_743 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_794\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[22]\ => \trace_data_address_i_reg[22]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_795
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_744 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[23]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_744 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_744;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_744 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_792\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[23]\ => \trace_data_address_i_reg[23]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_793
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_745 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[24]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_745 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_745;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_745 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_790\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[24]\ => \trace_data_address_i_reg[24]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_791
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_746 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[25]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_746 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_746;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_746 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_788\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[25]\ => \trace_data_address_i_reg[25]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_789
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_747 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[26]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_747 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_747;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_747 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_786\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[26]\ => \trace_data_address_i_reg[26]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_787
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_748 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[27]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_748 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_748;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_748 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_784\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[27]\ => \trace_data_address_i_reg[27]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_785
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_749 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_data_address_i_reg[28]\ : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[28]_0\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_749 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_749;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_749 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_782\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      \trace_data_address_i_reg[28]\ => \trace_data_address_i_reg[28]\,
      \trace_data_address_i_reg[28]_0\ => \trace_data_address_i_reg[28]_0\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_783
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_750 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[29]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_750 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_750;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_750 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_780\
     port map (
      DI => op2_is_1,
      Op2 => Op2,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      \trace_data_address_i_reg[29]\ => \trace_data_address_i_reg[29]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_781
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_751 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[2]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_751 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_751;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_751 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_778\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[2]\ => \trace_data_address_i_reg[2]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_779
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_752 is
  port (
    EX_CarryOut : out STD_LOGIC;
    raw_Data_Addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_I2\ : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_I2_0\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_752 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_752;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_752 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_776\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      \Using_FPGA.Native_I2\ => \Using_FPGA.Native_I2\,
      \Using_FPGA.Native_I2_0\ => \Using_FPGA.Native_I2_0\,
      alu_Op(0 to 1) => alu_Op(0 to 1)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_777
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\,
      raw_Data_Addr(0) => raw_Data_Addr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_753 is
  port (
    EX_CarryOut : out STD_LOGIC;
    raw_Data_Addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Op2 : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    EX_Op1 : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_753 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_753;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_753 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_774\
     port map (
      DI => op2_is_1,
      EX_Op1 => EX_Op1,
      EX_Op2 => EX_Op2,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_775
     port map (
      DI => op2_is_1,
      EX_CarryIn => EX_CarryIn,
      EX_CarryOut => EX_CarryOut,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\,
      raw_Data_Addr(0) => raw_Data_Addr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_754 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[3]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_754 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_754;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_754 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_772\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[3]\ => \trace_data_address_i_reg[3]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_773
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_755 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[4]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_755 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_755;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_755 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_770\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[4]\ => \trace_data_address_i_reg[4]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_771
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_756 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[5]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_756 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_756;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_756 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_768\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[5]\ => \trace_data_address_i_reg[5]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_769
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_757 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[6]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_757 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_757;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_757 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_766\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[6]\ => \trace_data_address_i_reg[6]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_767
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_758 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[7]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_758 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_758;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_758 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_764\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[7]\ => \trace_data_address_i_reg[7]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_765
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_759 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[8]\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_759 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_759;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_759 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2_762\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[8]\ => \trace_data_address_i_reg[8]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_763
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_760 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \trace_data_address_i_reg[9]\ : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_760 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_760;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_760 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized2\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[9]\ => \trace_data_address_i_reg[9]\
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_761
     port map (
      DI => op2_is_1,
      EX_CarryIn => EX_CarryIn,
      EX_CarryOut => EX_CarryOut,
      S => alu_AddSub,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized2\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_data_address_i_reg[0]\ : in STD_LOGIC;
    Unsigned_Op : in STD_LOGIC;
    LO : in STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    Op1_Logic : in STD_LOGIC;
    S : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized2\ : entity is "ALU_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized2\ is
  signal alu_AddSub : STD_LOGIC;
  signal alu_AddSub_1 : STD_LOGIC;
  signal invert_result : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= lopt_5;
\Last_Bit.I_ALU_LUT_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized13\
     port map (
      S => alu_AddSub,
      alu_AddSub_1 => alu_AddSub_1,
      alu_Op(0) => alu_Op(0),
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[0]\ => S
    );
\Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6
     port map (
      Op1_Logic => Op1_Logic,
      alu_AddSub_1 => alu_AddSub_1,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0)
    );
\Last_Bit.MULT_AND_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MULT_AND_822
     port map (
      DI => op2_is_1,
      alu_Op(0) => alu_Op(0),
      op2_C(0) => op2_C(0)
    );
\Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_823
     port map (
      CI => invert_result,
      DI => op2_is_1,
      S => alu_AddSub,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      lopt => \^lopt\,
      lopt_1 => lopt_7
    );
\Last_Bit.Pre_MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_824
     port map (
      CI => invert_result,
      LO => LO,
      Unsigned_Op => Unsigned_Op,
      lopt => \^lopt\,
      lopt_1 => op2_is_1,
      lopt_2 => alu_AddSub,
      lopt_3 => \^lopt_1\,
      lopt_4 => \^lopt_2\,
      lopt_5 => \^lopt_3\,
      lopt_6 => \^lopt_4\,
      lopt_7 => \^lopt_5\,
      lopt_8 => lopt_6,
      lopt_9 => lopt_7,
      \trace_data_address_i_reg[0]\ => \trace_data_address_i_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg_Bit is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3_1 : out STD_LOGIC;
    MSR_Rst : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg_Bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg_Bit is
begin
MSR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_729
     port map (
      Address(0) => Address(0),
      Clk => Clk,
      D(0) => D(0),
      I3_1 => I3_1,
      MSR_Rst => MSR_Rst,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg_Bit_725 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : out STD_LOGIC;
    I3_2 : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg_Bit_725 : entity is "MSR_Reg_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg_Bit_725;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg_Bit_725 is
begin
MSR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_728
     port map (
      Address(0) => Address(0),
      Clk => Clk,
      D(0) => D(0),
      I3 => I3,
      I3_2 => I3_2,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg_Bit_726 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3_0 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    MTSMSR_Write : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg_Bit_726 : entity is "MSR_Reg_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg_Bit_726;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg_Bit_726 is
begin
MSR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_727
     port map (
      Clk => Clk,
      D(0) => D(0),
      I3_0 => I3_0,
      MTSMSR_Write => MTSMSR_Write,
      Op1_Logic => Op1_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_5 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_7 : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    sext8 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_657
     port map (
      EX_Result(0) => EX_Result(0),
      I3_5 => I3_5,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_658
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_2\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sext8 => sext8,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_659
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_660
     port map (
      Clk => Clk,
      D_7 => D_7,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_586 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_4 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_586 : entity is "Operand_Select_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_586;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_586 is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_653
     port map (
      EX_Result(0) => EX_Result(0),
      I3_4 => I3_4,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_654
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_655
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_656
     port map (
      Clk => Clk,
      D_6 => D_6,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_587 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Op2 : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_0 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_587 : entity is "Operand_Select_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_587;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_587 is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_637
     port map (
      EX_Result(0) => EX_Result(0),
      I3_0 => I3_0,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_638
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_639
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_640
     port map (
      Clk => Clk,
      D_2 => D_2,
      Op2 => Op2,
      of_PipeRun => of_PipeRun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_589 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_1 : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_589 : entity is "Operand_Select_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_589;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_589 is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_629
     port map (
      EX_Result(0) => EX_Result(0),
      I3 => I3,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_630
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_631
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_632
     port map (
      Clk => Clk,
      D_1 => D_1,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_590 is
  port (
    Op1_Logic : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Op2 : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_590 : entity is "Operand_Select_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_590;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_590 is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_625
     port map (
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_626
     port map (
      Clk => Clk,
      Op1_Logic => Op1_Logic,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_627
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_628
     port map (
      Clk => Clk,
      D_0 => D_0,
      EX_Op2 => EX_Op2,
      of_PipeRun => of_PipeRun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_21 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_717
     port map (
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_718
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_719
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_720
     port map (
      Clk => Clk,
      D_21 => D_21,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_573\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_20 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_573\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_573\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_573\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_713
     port map (
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_714
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_715
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_716
     port map (
      Clk => Clk,
      D_20 => D_20,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_574\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_19 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_574\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_574\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_574\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_709
     port map (
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_710
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_711
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_712
     port map (
      Clk => Clk,
      D_19 => D_19,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_575\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_18 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_575\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_575\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_575\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_705
     port map (
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_706
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_707
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_708
     port map (
      Clk => Clk,
      D_18 => D_18,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_576\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_17 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_576\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_576\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_576\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_701
     port map (
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_702
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_703
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_704
     port map (
      Clk => Clk,
      D_17 => D_17,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_577\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_16 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_577\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_577\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_577\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_697
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_698
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_699
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_700
     port map (
      Clk => Clk,
      D_16 => D_16,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_581\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_30 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_581\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_581\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_581\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_677
     port map (
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_678
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_679
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_680
     port map (
      Clk => Clk,
      D_30 => D_30,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_588\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_29 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_588\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_588\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_588\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_633
     port map (
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_634
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_635
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_636
     port map (
      Clk => Clk,
      D_29 => D_29,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_591\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_28 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_591\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_591\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_591\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_621
     port map (
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_622
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_623
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_624
     port map (
      Clk => Clk,
      D_28 => D_28,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_592\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_27 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_592\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_592\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_592\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_617
     port map (
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_618
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_619
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_620
     port map (
      Clk => Clk,
      D_27 => D_27,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_593\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_26 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_593\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_593\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_593\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_613
     port map (
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_614
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_615
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_616
     port map (
      Clk => Clk,
      D_26 => D_26,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_594\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_25 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_594\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_594\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_594\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_609
     port map (
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_610
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_611
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_612
     port map (
      Clk => Clk,
      D_25 => D_25,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_595\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_24 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_595\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_595\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_595\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_605
     port map (
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_606
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_607
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_608
     port map (
      Clk => Clk,
      D_24 => D_24,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_596\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_23 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_596\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_596\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_596\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_601
     port map (
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_602
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_603
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_604
     port map (
      Clk => Clk,
      D_23 => D_23,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_597\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_22 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_597\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_597\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_597\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2
     port map (
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_598
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_599
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_600
     port map (
      Clk => Clk,
      D_22 => D_22,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized12\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_6 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_31 : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    compare_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized12\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized12\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
  signal \^op2_c\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  op2_C(0) <= \^op2_c\(0);
\Both_PC_and_MSR.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_721
     port map (
      EX_Result(0) => EX_Result(0),
      I3_6 => I3_6,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_722
     port map (
      Clk => Clk,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_2\,
      compare_Instr => compare_Instr,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      op2_C(0) => \^op2_c\(0),
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_723
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_724
     port map (
      Clk => Clk,
      D_31 => D_31,
      of_PipeRun => of_PipeRun,
      op2_C(0) => \^op2_c\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized2\ is
  port (
    Shifted : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized2\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized2\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_641
     port map (
      EX_Result(0) => EX_Result(0),
      I3_1 => I3_1,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_642
     port map (
      Clk => Clk,
      Shifted => Shifted,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_643
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_644
     port map (
      Clk => Clk,
      D_3 => D_3,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized4\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_2 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized4\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized4\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_645
     port map (
      EX_Result(0) => EX_Result(0),
      I3_2 => I3_2,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_646
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_647
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_648
     port map (
      Clk => Clk,
      D_4 => D_4,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized6\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_3 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized6\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized6\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_649
     port map (
      EX_Result(0) => EX_Result(0),
      I3_3 => I3_3,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_650
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_651
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_652
     port map (
      Clk => Clk,
      D_5 => D_5,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sext : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_15 : in STD_LOGIC;
    sext16 : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    sext8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_693
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_694
     port map (
      Clk => Clk,
      Sext => Sext,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_2\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sext16 => sext16,
      sext8 => sext8,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_695
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_696
     port map (
      Clk => Clk,
      D_15 => D_15,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_578\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_14 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_578\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_578\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_578\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_689
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_690
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_691
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_692
     port map (
      Clk => Clk,
      D_14 => D_14,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_579\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_13 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_579\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_579\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_579\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_685
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_686
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_687
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_688
     port map (
      Clk => Clk,
      D_13 => D_13,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_580\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_12 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_580\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_580\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_580\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_681
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_682
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_683
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_684
     port map (
      Clk => Clk,
      D_12 => D_12,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_582\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_11 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_582\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_582\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_582\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_673
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_674
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_675
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_676
     port map (
      Clk => Clk,
      D_11 => D_11,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_583\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_10 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_583\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_583\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_583\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_669
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_670
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_671
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_672
     port map (
      Clk => Clk,
      D_10 => D_10,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_584\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_584\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_584\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_584\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_665
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_666
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_667
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_668
     port map (
      Clk => Clk,
      D_9 => D_9,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_585\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_585\ : entity is "Operand_Select_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_585\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_585\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_661
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_662
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_663
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_664
     port map (
      Clk => Clk,
      D_8 => D_8,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  lopt_1 <= xor_Sum;
MUXCY_XOR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_567
     port map (
      LO => LO,
      lopt => lopt,
      pc_Sum => pc_Sum,
      xor_Sum => xor_Sum
    );
NewPC_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_568\
     port map (
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump,
      pc_Sum => pc_Sum
    );
PC_EX_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_569
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\
    );
PC_OF_Buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_570
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_571\
     port map (
      pc_I => pc_I,
      xor_Sum => xor_Sum
    );
\Set_DFF.PC_IF_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_572
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_472 is
  port (
    Carry_Out : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_472 : entity is "PC_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_472;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_472 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_561
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_562\
     port map (
      O => pc_Sum,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump
    );
PC_EX_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_563
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\
    );
PC_OF_Buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_564
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_565\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_566
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_473 is
  port (
    Carry_Out : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_473 : entity is "PC_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_473;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_473 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
MUXCY_XOR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_555
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5
    );
NewPC_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_556\
     port map (
      O => pc_Sum,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump
    );
PC_EX_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_557
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\
    );
PC_OF_Buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_558
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_559\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_560
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_474 is
  port (
    Carry_Out : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_474 : entity is "PC_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_474;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_474 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_549
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_550\
     port map (
      O => pc_Sum,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump
    );
PC_EX_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_551
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\
    );
PC_OF_Buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_552
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_553\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_554
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_475 is
  port (
    Carry_Out : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_475 : entity is "PC_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_475;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_475 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_543
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_544\
     port map (
      O => pc_Sum,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump
    );
PC_EX_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_545
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\
    );
PC_OF_Buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_546
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_547\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_548
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_476 is
  port (
    Carry_Out : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_476 : entity is "PC_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_476;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_476 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_537
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_538\
     port map (
      O => pc_Sum,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump
    );
PC_EX_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_539
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\
    );
PC_OF_Buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_540
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_541\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_542
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_477 is
  port (
    Carry_Out : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_477 : entity is "PC_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_477;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_477 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
MUXCY_XOR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_531
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
NewPC_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_532\
     port map (
      O => pc_Sum,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump
    );
PC_EX_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_533
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\
    );
PC_OF_Buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_534
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_535\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_536
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_478 is
  port (
    Carry_Out : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_478 : entity is "PC_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_478;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_478 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_525
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_526\
     port map (
      O => pc_Sum,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump
    );
PC_EX_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_527
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\
    );
PC_OF_Buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_528
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_529\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_530
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_479 is
  port (
    Carry_Out : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_479 : entity is "PC_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_479;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_479 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_519
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_520\
     port map (
      O => pc_Sum,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump
    );
PC_EX_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_521
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\
    );
PC_OF_Buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_522
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_523\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_524
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_480 is
  port (
    I3 : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_480 : entity is "PC_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_480;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_480 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_513
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_514\
     port map (
      O => pc_Sum,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_1\(0),
      jump => jump
    );
PC_EX_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_515
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\
    );
PC_OF_Buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_516
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I3 => I3,
      IReady => IReady,
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      pc_I => pc_I
    );
SUM_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_517\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_518
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_481 is
  port (
    I3_0 : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_481 : entity is "PC_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_481;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_481 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
MUXCY_XOR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_507
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
NewPC_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_508\
     port map (
      O => pc_Sum,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_1\(0),
      jump => jump
    );
PC_EX_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_509
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\
    );
PC_OF_Buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_510
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I3_0 => I3_0,
      IReady => IReady,
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      pc_I => pc_I
    );
SUM_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_511\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_512
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_482 is
  port (
    I3_1 : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_482 : entity is "PC_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_482;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_482 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_501
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_502\
     port map (
      O => pc_Sum,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_1\(0),
      jump => jump
    );
PC_EX_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_503
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\
    );
PC_OF_Buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_504
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I3_1 => I3_1,
      IReady => IReady,
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      pc_I => pc_I
    );
SUM_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_505\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_506
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_483 is
  port (
    I3_2 : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_483 : entity is "PC_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_483;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_483 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_495
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_496\
     port map (
      O => pc_Sum,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_1\(0),
      jump => jump
    );
PC_EX_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_497
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\
    );
PC_OF_Buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_498
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I3_2 => I3_2,
      IReady => IReady,
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      pc_I => pc_I
    );
SUM_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_499\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_500
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_484 is
  port (
    Carry_Out : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_484 : entity is "PC_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_484;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_484 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_489
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23_490\
     port map (
      O => pc_Sum,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump
    );
PC_EX_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_491
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\
    );
PC_OF_Buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_492
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21_493\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_494
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_485 is
  port (
    Carry_Out : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_485 : entity is "PC_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_485;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_485 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Using_FPGA.Native\(0) <= \^using_fpga.native\(0);
MUXCY_XOR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_486
     port map (
      Carry_Out => Carry_Out,
      DI => DI,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
NewPC_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized23\
     port map (
      O => pc_Sum,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump
    );
PC_EX_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\
    );
PC_OF_Buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_487
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized21\
     port map (
      DI => DI,
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE_488
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PreFetch_Buffer is
  port (
    instr_OF_raw : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    of_Valid_Raw : out STD_LOGIC;
    inHibit_EX_reg : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    Sext16_reg : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    Sext8_reg : out STD_LOGIC;
    inHibit_EX_reg_0 : out STD_LOGIC;
    byte_i_reg : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    doublet_i_reg : out STD_LOGIC;
    inHibit_EX_reg_1 : out STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    mtsmsr_write_i_reg : out STD_LOGIC;
    DI : out STD_LOGIC;
    buffer_Full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    reset_BIP_I : out STD_LOGIC;
    mbar_first : out STD_LOGIC;
    of_mbar_decode : out STD_LOGIC;
    dbg_brki_hit0 : out STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[8]\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    inHibit_EX_reg_2 : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    D_0 : out STD_LOGIC;
    D_1 : out STD_LOGIC;
    D_2 : out STD_LOGIC;
    D_3 : out STD_LOGIC;
    D_4 : out STD_LOGIC;
    D_5 : out STD_LOGIC;
    D_6 : out STD_LOGIC;
    D_7 : out STD_LOGIC;
    D_8 : out STD_LOGIC;
    D_9 : out STD_LOGIC;
    D_10 : out STD_LOGIC;
    D_11 : out STD_LOGIC;
    D_12 : out STD_LOGIC;
    D_13 : out STD_LOGIC;
    D_14 : out STD_LOGIC;
    D_15 : out STD_LOGIC;
    D_16 : out STD_LOGIC;
    D_17 : out STD_LOGIC;
    D_18 : out STD_LOGIC;
    D_19 : out STD_LOGIC;
    D_20 : out STD_LOGIC;
    D_21 : out STD_LOGIC;
    D_22 : out STD_LOGIC;
    D_23 : out STD_LOGIC;
    D_24 : out STD_LOGIC;
    D_25 : out STD_LOGIC;
    D_26 : out STD_LOGIC;
    D_27 : out STD_LOGIC;
    D_28 : out STD_LOGIC;
    D_29 : out STD_LOGIC;
    D_30 : out STD_LOGIC;
    D_31 : out STD_LOGIC;
    \Using_FPGA.Native_15\ : out STD_LOGIC;
    Reg_Test_Equal_i : out STD_LOGIC;
    \Using_FPGA.Native_16\ : out STD_LOGIC;
    Reg_Test_Equal_N_i4_out : out STD_LOGIC;
    use_Reg_Neg_DI_i17_out : out STD_LOGIC;
    force_Val1_i18_out : out STD_LOGIC;
    use_Reg_Neg_S_i19_out : out STD_LOGIC;
    force1_i20_out : out STD_LOGIC;
    \Using_FPGA.Native_17\ : out STD_LOGIC;
    jump2_I_reg : out STD_LOGIC;
    mbar_is_sleep0 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_18\ : out STD_LOGIC;
    write_Carry_I0 : out STD_LOGIC;
    \Using_FPGA.Native_19\ : out STD_LOGIC;
    \Using_FPGA.Native_20\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 31 );
    Clk : in STD_LOGIC;
    S_0 : in STD_LOGIC;
    IReady0_out : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    nonvalid_IFetch_n_reg_0 : in STD_LOGIC;
    nonvalid_IFetch_n_reg_1 : in STD_LOGIC;
    nonvalid_IFetch_n_reg_2 : in STD_LOGIC;
    sext16 : in STD_LOGIC;
    write_Reg_reg : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Sext8_reg_0 : in STD_LOGIC;
    isbyte : in STD_LOGIC;
    isdoublet : in STD_LOGIC;
    inHibit_EX_reg_3 : in STD_LOGIC;
    set_BIP_I : in STD_LOGIC;
    write_Reg_reg_0 : in STD_LOGIC;
    mtsmsr_write_i_reg_0 : in STD_LOGIC;
    ex_Valid : in STD_LOGIC;
    \Using_FPGA.Native_I1\ : in STD_LOGIC;
    \Using_FPGA.Native_I1_0\ : in STD_LOGIC;
    missed_IFetch : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[15]\ : in STD_LOGIC;
    ok_To_Stop : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    dbg_brki_hit : in STD_LOGIC;
    jump2_I_reg_0 : in STD_LOGIC;
    ex_Result : in STD_LOGIC_VECTOR ( 0 to 31 );
    res_Forward2 : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 31 );
    trace_jump_taken_i_reg : in STD_LOGIC;
    jump_Carry2 : in STD_LOGIC;
    I267_out : in STD_LOGIC;
    DReady : in STD_LOGIC;
    mul_Executing : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_21\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PreFetch_Buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PreFetch_Buffer is
  signal \Buffer_DFFs[1].FDS_I_n_3\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal D_32 : STD_LOGIC;
  signal \PreFetch_Buffers[0].SRL16E_I_n_1\ : STD_LOGIC;
  signal \PreFetch_Buffers[11].SRL16E_I_n_1\ : STD_LOGIC;
  signal \PreFetch_Buffers[13].SRL16E_I_n_1\ : STD_LOGIC;
  signal \PreFetch_Buffers[16].SRL16E_I_n_1\ : STD_LOGIC;
  signal \PreFetch_Buffers[16].SRL16E_I_n_10\ : STD_LOGIC;
  signal \PreFetch_Buffers[16].SRL16E_I_n_11\ : STD_LOGIC;
  signal \PreFetch_Buffers[16].SRL16E_I_n_12\ : STD_LOGIC;
  signal \PreFetch_Buffers[16].SRL16E_I_n_13\ : STD_LOGIC;
  signal \PreFetch_Buffers[16].SRL16E_I_n_14\ : STD_LOGIC;
  signal \PreFetch_Buffers[16].SRL16E_I_n_15\ : STD_LOGIC;
  signal \PreFetch_Buffers[16].SRL16E_I_n_16\ : STD_LOGIC;
  signal \PreFetch_Buffers[16].SRL16E_I_n_2\ : STD_LOGIC;
  signal \PreFetch_Buffers[16].SRL16E_I_n_3\ : STD_LOGIC;
  signal \PreFetch_Buffers[16].SRL16E_I_n_4\ : STD_LOGIC;
  signal \PreFetch_Buffers[16].SRL16E_I_n_5\ : STD_LOGIC;
  signal \PreFetch_Buffers[16].SRL16E_I_n_6\ : STD_LOGIC;
  signal \PreFetch_Buffers[16].SRL16E_I_n_7\ : STD_LOGIC;
  signal \PreFetch_Buffers[16].SRL16E_I_n_8\ : STD_LOGIC;
  signal \PreFetch_Buffers[16].SRL16E_I_n_9\ : STD_LOGIC;
  signal \PreFetch_Buffers[1].SRL16E_I_n_4\ : STD_LOGIC;
  signal \PreFetch_Buffers[3].SRL16E_I_n_1\ : STD_LOGIC;
  signal \PreFetch_Buffers[3].SRL16E_I_n_3\ : STD_LOGIC;
  signal \PreFetch_Buffers[4].SRL16E_I_n_5\ : STD_LOGIC;
  signal \^serial_dbg_intf.control_reg_reg[8]\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \^using_fpga.native_1\ : STD_LOGIC;
  signal \^using_fpga.native_11\ : STD_LOGIC;
  signal \^using_fpga.native_16\ : STD_LOGIC;
  signal \^using_fpga.native_2\ : STD_LOGIC;
  signal \^using_fpga.native_3\ : STD_LOGIC;
  signal \^using_fpga.native_4\ : STD_LOGIC;
  signal \^using_fpga.native_7\ : STD_LOGIC;
  signal buffer_Addr_Carry_1 : STD_LOGIC;
  signal buffer_Addr_Carry_2 : STD_LOGIC;
  signal buffer_Addr_S_I_0 : STD_LOGIC;
  signal buffer_Addr_S_I_1 : STD_LOGIC;
  signal buffer_Addr_S_I_2 : STD_LOGIC;
  signal check_srx : STD_LOGIC;
  signal \^instr_of_raw\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^of_valid_raw\ : STD_LOGIC;
begin
  D(17 downto 0) <= \^d\(17 downto 0);
  \Serial_Dbg_Intf.control_reg_reg[8]\ <= \^serial_dbg_intf.control_reg_reg[8]\;
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \Using_FPGA.Native_1\ <= \^using_fpga.native_1\;
  \Using_FPGA.Native_11\ <= \^using_fpga.native_11\;
  \Using_FPGA.Native_16\ <= \^using_fpga.native_16\;
  \Using_FPGA.Native_2\ <= \^using_fpga.native_2\;
  \Using_FPGA.Native_3\ <= \^using_fpga.native_3\;
  \Using_FPGA.Native_4\ <= \^using_fpga.native_4\;
  \Using_FPGA.Native_7\ <= \^using_fpga.native_7\;
  instr_OF_raw(10 downto 0) <= \^instr_of_raw\(10 downto 0);
  lopt_5 <= \Buffer_DFFs[1].FDS_I_n_3\;
  of_Valid_Raw <= \^of_valid_raw\;
\Buffer_DFFs[1].FDS_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS
     port map (
      Clk => Clk,
      DI => DI,
      S_0 => S_0,
      \Using_FPGA.Native_0\ => \^using_fpga.native_1\,
      \Using_FPGA.Native_1\ => \Buffer_DFFs[1].FDS_I_n_3\,
      \Using_FPGA.Native_2\ => write_Reg_reg,
      \Using_FPGA.Native_I1\ => \Using_FPGA.Native_I1\,
      \Using_FPGA.Native_I1_0\ => \Using_FPGA.Native_I1_0\,
      \Using_FPGA.Native_I1_1\ => \^of_valid_raw\,
      buffer_Addr_S_I_2 => buffer_Addr_S_I_2,
      buffer_Full => buffer_Full,
      ex_Valid => ex_Valid,
      missed_IFetch => missed_IFetch
    );
\Buffer_DFFs[1].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY
     port map (
      LO => buffer_Addr_Carry_2,
      \Using_FPGA.Native\ => \Buffer_DFFs[1].FDS_I_n_3\,
      buffer_Addr_S_I_2 => buffer_Addr_S_I_2,
      lopt => lopt_4
    );
\Buffer_DFFs[2].FDS_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS_88
     port map (
      Clk => Clk,
      O => buffer_Addr_S_I_1,
      S_0 => S_0,
      \Using_FPGA.Native_0\ => \^using_fpga.native_0\
    );
\Buffer_DFFs[2].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_89
     port map (
      LO => buffer_Addr_Carry_2,
      O => buffer_Addr_S_I_1,
      \Using_FPGA.Native\ => \Using_FPGA.Native_23\,
      \Using_FPGA.Native_0\ => write_Reg_reg,
      \Using_FPGA.Native_1\ => buffer_Addr_Carry_1,
      lopt => lopt_1,
      lopt_1 => lopt_3
    );
\Buffer_DFFs[3].FDS_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS_90
     port map (
      Clk => Clk,
      O => buffer_Addr_S_I_0,
      S_0 => S_0,
      \Using_FPGA.Native_0\ => \^using_fpga.native\
    );
\Buffer_DFFs[3].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_XORCY_91
     port map (
      CI => CI,
      LO => buffer_Addr_Carry_1,
      O => buffer_Addr_S_I_0,
      \Using_FPGA.Native\ => \Using_FPGA.Native_24\,
      \Using_FPGA.Native_0\ => write_Reg_reg,
      lopt => lopt,
      lopt_1 => lopt_2
    );
\PreFetch_Buffers[0].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^instr_of_raw\(10),
      \Using_FPGA.Native_0\ => \PreFetch_Buffers[0].SRL16E_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_18\,
      Y(0) => Y(0),
      byte_i_reg => \^instr_of_raw\(9),
      \instr_EX_i_reg[0]\ => \^using_fpga.native\,
      \instr_EX_i_reg[0]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[0]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[10].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_92
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^instr_of_raw\(0),
      Y(0) => Y(10),
      \write_Addr_I_reg[4]\ => \^using_fpga.native\,
      \write_Addr_I_reg[4]_0\ => \^using_fpga.native_0\,
      \write_Addr_I_reg[4]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[11].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_93
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^d\(17),
      \Using_FPGA.Native_0\ => \PreFetch_Buffers[11].SRL16E_I_n_1\,
      \Using_FPGA.set_BIP_I_reg\ => \^d\(16),
      \Using_FPGA.set_BIP_I_reg_0\ => \^d\(15),
      Y(0) => Y(11),
      \instr_EX_i_reg[11]\ => \^using_fpga.native\,
      \instr_EX_i_reg[11]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[11]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[12].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_94
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^d\(16),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_1\ => \^instr_of_raw\(7),
      \Using_FPGA.Native_2\ => \^instr_of_raw\(6),
      \Using_FPGA.Native_3\ => \^instr_of_raw\(10),
      \Using_FPGA.Native_4\ => \^instr_of_raw\(9),
      \Using_FPGA.Native_5\ => \^instr_of_raw\(5),
      Y(0) => Y(12),
      \instr_EX_i_reg[12]\ => \^using_fpga.native\,
      \instr_EX_i_reg[12]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[12]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[13].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_95
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^d\(15),
      \Using_FPGA.Native_0\ => \PreFetch_Buffers[13].SRL16E_I_n_1\,
      \Using_FPGA.Native_i_9\ => \^d\(16),
      \Using_FPGA.Native_i_9_0\ => \^d\(17),
      \Using_FPGA.Native_i_9_1\ => \^using_fpga.native_2\,
      \Using_FPGA.Native_i_9_2\ => \^d\(1),
      \Using_FPGA.Native_i_9_3\ => \^d\(2),
      Y(0) => Y(13),
      \instr_EX_i_reg[13]\ => \^using_fpga.native\,
      \instr_EX_i_reg[13]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[13]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[14].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_96
     port map (
      CI => CI,
      Clk => Clk,
      D(0) => \^d\(14),
      Y(0) => Y(14),
      \instr_EX_i_reg[14]\ => \^using_fpga.native\,
      \instr_EX_i_reg[14]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[14]_1\ => \^using_fpga.native_1\,
      mbar_decode_I_reg => \^instr_of_raw\(5),
      mbar_decode_I_reg_0 => \^instr_of_raw\(6),
      mbar_decode_I_reg_1 => \PreFetch_Buffers[1].SRL16E_I_n_4\,
      mbar_decode_I_reg_2 => \^instr_of_raw\(8),
      mbar_first => mbar_first,
      mul_Executing_reg => \PreFetch_Buffers[3].SRL16E_I_n_1\,
      mul_Executing_reg_0 => mul_Executing_reg,
      of_mbar_decode => of_mbar_decode,
      ok_To_Stop => ok_To_Stop
    );
\PreFetch_Buffers[15].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_97
     port map (
      CI => CI,
      Clk => Clk,
      D(0) => \^d\(13),
      Y(0) => Y(15),
      \instr_EX_i_reg[15]\ => \^using_fpga.native\,
      \instr_EX_i_reg[15]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[15]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[16].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_98
     port map (
      CI => CI,
      Clk => Clk,
      \Size_17to32.imm_Reg_reg[0]\ => \PreFetch_Buffers[16].SRL16E_I_n_16\,
      \Size_17to32.imm_Reg_reg[10]\ => \PreFetch_Buffers[16].SRL16E_I_n_6\,
      \Size_17to32.imm_Reg_reg[11]\ => \PreFetch_Buffers[16].SRL16E_I_n_5\,
      \Size_17to32.imm_Reg_reg[12]\ => \PreFetch_Buffers[16].SRL16E_I_n_4\,
      \Size_17to32.imm_Reg_reg[13]\ => \PreFetch_Buffers[16].SRL16E_I_n_3\,
      \Size_17to32.imm_Reg_reg[14]\ => \PreFetch_Buffers[16].SRL16E_I_n_2\,
      \Size_17to32.imm_Reg_reg[15]\ => \PreFetch_Buffers[16].SRL16E_I_n_1\,
      \Size_17to32.imm_Reg_reg[1]\ => \PreFetch_Buffers[16].SRL16E_I_n_15\,
      \Size_17to32.imm_Reg_reg[2]\ => \PreFetch_Buffers[16].SRL16E_I_n_14\,
      \Size_17to32.imm_Reg_reg[3]\ => \PreFetch_Buffers[16].SRL16E_I_n_13\,
      \Size_17to32.imm_Reg_reg[4]\ => \PreFetch_Buffers[16].SRL16E_I_n_12\,
      \Size_17to32.imm_Reg_reg[5]\ => \PreFetch_Buffers[16].SRL16E_I_n_11\,
      \Size_17to32.imm_Reg_reg[6]\ => \PreFetch_Buffers[16].SRL16E_I_n_10\,
      \Size_17to32.imm_Reg_reg[7]\ => \PreFetch_Buffers[16].SRL16E_I_n_9\,
      \Size_17to32.imm_Reg_reg[8]\ => \PreFetch_Buffers[16].SRL16E_I_n_8\,
      \Size_17to32.imm_Reg_reg[9]\ => \PreFetch_Buffers[16].SRL16E_I_n_7\,
      \Using_FPGA.Native\ => \^d\(12),
      \Using_FPGA.Native_0\(15 downto 0) => \Using_FPGA.Native_21\(15 downto 0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_22\,
      Y(0) => Y(16),
      \instr_EX_i_reg[16]\ => \^using_fpga.native\,
      \instr_EX_i_reg[16]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[16]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[17].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_99
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^d\(11),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_14\,
      \Using_FPGA.Native_i_1__12__0\ => \^d\(0),
      \Using_FPGA.Native_i_1__12__0_0\ => \^instr_of_raw\(6),
      \Using_FPGA.Native_i_1__12__0_1\ => \^instr_of_raw\(5),
      \Using_FPGA.Native_i_1__12__0_2\ => \PreFetch_Buffers[1].SRL16E_I_n_4\,
      \Using_FPGA.Native_i_1__12__0_3\ => \^instr_of_raw\(8),
      Y(0) => Y(17),
      \instr_EX_i_reg[17]\ => \^using_fpga.native\,
      \instr_EX_i_reg[17]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[17]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[18].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_100
     port map (
      CI => CI,
      Clk => Clk,
      D(0) => \^d\(10),
      Y(0) => Y(18),
      \instr_EX_i_reg[18]\ => \^using_fpga.native\,
      \instr_EX_i_reg[18]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[18]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[19].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_101
     port map (
      CI => CI,
      Clk => Clk,
      D(0) => \^d\(9),
      Y(0) => Y(19),
      \instr_EX_i_reg[19]\ => \^using_fpga.native\,
      \instr_EX_i_reg[19]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[19]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[1].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_102
     port map (
      \Area_Debug_Control.dbg_brki_hit_reg\ => \^instr_of_raw\(5),
      \Area_Debug_Control.dbg_brki_hit_reg_0\ => \^instr_of_raw\(6),
      \Area_Debug_Control.dbg_brki_hit_reg_1\ => \^serial_dbg_intf.control_reg_reg[8]\,
      \Area_Debug_Control.dbg_brki_hit_reg_2\ => \^using_fpga.native_11\,
      CI => CI,
      Clk => Clk,
      Compare_Instr_reg => \^instr_of_raw\(10),
      Compare_Instr_reg_0 => \^instr_of_raw\(8),
      Compare_Instr_reg_1 => \^d\(0),
      \Using_FPGA.Native\ => \^instr_of_raw\(9),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_1\ => \PreFetch_Buffers[1].SRL16E_I_n_4\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_19\,
      Y(0) => Y(1),
      dbg_brki_hit => dbg_brki_hit,
      dbg_brki_hit0 => dbg_brki_hit0,
      inHibit_EX_reg => inHibit_EX_reg_0,
      inHibit_EX_reg_0 => inHibit_EX_reg_1,
      inHibit_EX_reg_1 => nonvalid_IFetch_n_reg_1,
      inHibit_EX_reg_2 => nonvalid_IFetch_n_reg,
      inHibit_EX_reg_3 => write_Reg_reg,
      inHibit_EX_reg_4 => \PreFetch_Buffers[4].SRL16E_I_n_5\,
      inHibit_EX_reg_5 => inHibit_EX_reg_3,
      \instr_EX_i_reg[1]\ => \^using_fpga.native\,
      \instr_EX_i_reg[1]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[1]_1\ => \^using_fpga.native_1\,
      writing_reg => \^instr_of_raw\(7)
    );
\PreFetch_Buffers[20].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_103
     port map (
      CI => CI,
      Clk => Clk,
      D(0) => \^d\(8),
      Y(0) => Y(20),
      \instr_EX_i_reg[20]\ => \^using_fpga.native\,
      \instr_EX_i_reg[20]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[20]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[21].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_104
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^d\(7),
      Y(0) => Y(21),
      \instr_EX_i_reg[21]\ => \^using_fpga.native\,
      \instr_EX_i_reg[21]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[21]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[22].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_105
     port map (
      CI => CI,
      Clk => Clk,
      D(0) => \^d\(6),
      Y(0) => Y(22),
      \instr_EX_i_reg[22]\ => \^using_fpga.native\,
      \instr_EX_i_reg[22]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[22]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[23].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_106
     port map (
      CI => CI,
      Clk => Clk,
      D(0) => \^d\(5),
      Q(0) => Q(0),
      \Serial_Dbg_Intf.control_reg_reg[8]\ => \^serial_dbg_intf.control_reg_reg[8]\,
      \Using_FPGA.Native_i_6\(4) => \^d\(12),
      \Using_FPGA.Native_i_6\(3 downto 2) => \^d\(10 downto 9),
      \Using_FPGA.Native_i_6\(1 downto 0) => \^d\(7 downto 6),
      \Using_FPGA.Native_i_6_0\ => \PreFetch_Buffers[13].SRL16E_I_n_1\,
      \Using_FPGA.Native_i_9_0\ => \^using_fpga.native_4\,
      Y(0) => Y(23),
      \instr_EX_i_reg[23]\ => \^using_fpga.native\,
      \instr_EX_i_reg[23]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[23]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[24].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_107
     port map (
      CI => CI,
      Clk => Clk,
      D(0) => \^d\(4),
      Y(0) => Y(24),
      \instr_EX_i_reg[24]\ => \^using_fpga.native\,
      \instr_EX_i_reg[24]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[24]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[25].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_108
     port map (
      CI => CI,
      Clk => Clk,
      Sext16_reg => Sext16_reg,
      Sext16_reg_0 => \^d\(0),
      Sext16_reg_1 => write_Reg_reg,
      Sext16_reg_2 => \^using_fpga.native_7\,
      \Using_FPGA.Native\ => \^using_fpga.native_2\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_15\,
      Y(0) => Y(25),
      check_srx => check_srx,
      \instr_EX_i_reg[25]\ => \^using_fpga.native\,
      \instr_EX_i_reg[25]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[25]_1\ => \^using_fpga.native_1\,
      sext16 => sext16,
      sync_reset => sync_reset,
      write_Carry_I_reg => \^using_fpga.native_3\,
      write_Carry_I_reg_0 => \^instr_of_raw\(7),
      write_Carry_I_reg_1 => \^instr_of_raw\(10),
      write_Carry_I_reg_2 => \^instr_of_raw\(9)
    );
\PreFetch_Buffers[26].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_109
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^using_fpga.native_3\,
      Y(0) => Y(26),
      \instr_EX_i_reg[26]\ => \^using_fpga.native\,
      \instr_EX_i_reg[26]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[26]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[27].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_110
     port map (
      CI => CI,
      Clk => Clk,
      D(0) => \^d\(3),
      Y(0) => Y(27),
      \instr_EX_i_reg[27]\ => \^using_fpga.native\,
      \instr_EX_i_reg[27]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[27]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[28].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_111
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^d\(2),
      Y(0) => Y(28),
      \instr_EX_i_reg[28]\ => \^using_fpga.native\,
      \instr_EX_i_reg[28]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[28]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[29].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_112
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^d\(1),
      Y(0) => Y(29),
      \instr_EX_i_reg[29]\ => \^using_fpga.native\,
      \instr_EX_i_reg[29]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[29]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[2].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_113
     port map (
      CI => CI,
      Clk => Clk,
      D(9 downto 0) => \^d\(12 downto 3),
      D_0 => D_0,
      D_1 => D_1,
      D_10 => D_10,
      D_11 => D_11,
      D_12 => D_12,
      D_13 => D_13,
      D_14 => D_14,
      D_15 => D_15,
      D_16 => D_16,
      D_17 => D_17,
      D_18 => D_18,
      D_19 => D_19,
      D_2 => D_2,
      D_20 => D_20,
      D_21 => D_21,
      D_22 => D_22,
      D_23 => D_23,
      D_24 => D_24,
      D_25 => D_25,
      D_26 => D_26,
      D_27 => D_27,
      D_28 => D_28,
      D_29 => D_29,
      D_3 => D_3,
      D_30 => D_30,
      D_31 => D_31,
      D_4 => D_4,
      D_5 => D_5,
      D_6 => D_6,
      D_7 => D_7,
      D_8 => D_8,
      D_9 => D_9,
      Reg2_Data(0 to 31) => Reg2_Data(0 to 31),
      \Using_FPGA.Native\ => \^instr_of_raw\(8),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_1\ => \^instr_of_raw\(9),
      \Using_FPGA.Native_10\ => \PreFetch_Buffers[16].SRL16E_I_n_1\,
      \Using_FPGA.Native_11\ => \PreFetch_Buffers[16].SRL16E_I_n_2\,
      \Using_FPGA.Native_12\ => \PreFetch_Buffers[16].SRL16E_I_n_3\,
      \Using_FPGA.Native_13\ => \PreFetch_Buffers[16].SRL16E_I_n_4\,
      \Using_FPGA.Native_14\ => \PreFetch_Buffers[16].SRL16E_I_n_5\,
      \Using_FPGA.Native_15\ => \PreFetch_Buffers[16].SRL16E_I_n_6\,
      \Using_FPGA.Native_16\ => \PreFetch_Buffers[16].SRL16E_I_n_7\,
      \Using_FPGA.Native_17\ => \PreFetch_Buffers[16].SRL16E_I_n_8\,
      \Using_FPGA.Native_18\ => \PreFetch_Buffers[16].SRL16E_I_n_9\,
      \Using_FPGA.Native_19\ => \PreFetch_Buffers[16].SRL16E_I_n_10\,
      \Using_FPGA.Native_2\ => \^instr_of_raw\(10),
      \Using_FPGA.Native_20\ => \PreFetch_Buffers[16].SRL16E_I_n_11\,
      \Using_FPGA.Native_21\ => \PreFetch_Buffers[16].SRL16E_I_n_12\,
      \Using_FPGA.Native_22\ => \PreFetch_Buffers[16].SRL16E_I_n_13\,
      \Using_FPGA.Native_23\ => \PreFetch_Buffers[16].SRL16E_I_n_14\,
      \Using_FPGA.Native_24\ => \PreFetch_Buffers[16].SRL16E_I_n_15\,
      \Using_FPGA.Native_25\ => \PreFetch_Buffers[16].SRL16E_I_n_16\,
      \Using_FPGA.Native_3\ => \^instr_of_raw\(7),
      \Using_FPGA.Native_4\ => \^d\(0),
      \Using_FPGA.Native_5\ => \^using_fpga.native_4\,
      \Using_FPGA.Native_6\ => \^d\(1),
      \Using_FPGA.Native_7\ => \^d\(2),
      \Using_FPGA.Native_8\ => \^using_fpga.native_3\,
      \Using_FPGA.Native_9\ => \^using_fpga.native_2\,
      Y(0) => Y(2),
      ex_Result(0 to 31) => ex_Result(0 to 31),
      inHibit_EX_reg => inHibit_EX_reg_2,
      \instr_EX_i_reg[2]\ => \^using_fpga.native\,
      \instr_EX_i_reg[2]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[2]_1\ => \^using_fpga.native_1\,
      jump2_I_reg => \^instr_of_raw\(5),
      jump2_I_reg_0 => \^instr_of_raw\(6),
      jump2_I_reg_1 => jump2_I_reg_0,
      jump2_I_reg_2 => \^d\(17),
      jump2_I_reg_3 => \^instr_of_raw\(4),
      res_Forward2 => res_Forward2
    );
\PreFetch_Buffers[30].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_114
     port map (
      CI => CI,
      Clk => Clk,
      Unsigned_Op_reg => \^using_fpga.native\,
      Unsigned_Op_reg_0 => \^using_fpga.native_0\,
      Unsigned_Op_reg_1 => \^using_fpga.native_1\,
      \Using_FPGA.Native\ => \^using_fpga.native_4\,
      Y(0) => Y(30)
    );
\PreFetch_Buffers[31].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_115
     port map (
      CI => CI,
      Clk => Clk,
      D(3) => \^d\(11),
      D(2) => \^d\(8),
      D(1 downto 0) => \^d\(4 downto 3),
      Sext8_reg => Sext8_reg,
      Sext8_reg_0 => Sext8_reg_0,
      Sext8_reg_1 => write_Reg_reg,
      Sext8_reg_2 => \^using_fpga.native_7\,
      \Using_FPGA.Native\ => \^d\(0),
      \Using_FPGA.Native_0\ => \^using_fpga.native_11\,
      \Using_FPGA.Native_i_6\ => \^using_fpga.native_3\,
      Y(0) => Y(31),
      check_srx => check_srx,
      \instr_EX_i_reg[31]\ => \^using_fpga.native\,
      \instr_EX_i_reg[31]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[31]_1\ => \^using_fpga.native_1\,
      sync_reset => sync_reset
    );
\PreFetch_Buffers[3].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_116
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^instr_of_raw\(7),
      \Using_FPGA.Native_0\ => \PreFetch_Buffers[3].SRL16E_I_n_1\,
      \Using_FPGA.Native_1\ => \PreFetch_Buffers[3].SRL16E_I_n_3\,
      \Using_FPGA.set_BIP_I_reg\ => \Using_FPGA.set_BIP_I_reg\,
      \Using_FPGA.set_BIP_I_reg_0\ => \^instr_of_raw\(10),
      \Using_FPGA.set_BIP_I_reg_1\ => \^instr_of_raw\(9),
      \Using_FPGA.set_BIP_I_reg_2\ => \PreFetch_Buffers[11].SRL16E_I_n_1\,
      \Using_FPGA.set_BIP_I_reg_3\ => write_Reg_reg,
      \Using_FPGA.set_BIP_I_reg_4\ => \^instr_of_raw\(6),
      \Using_FPGA.set_BIP_I_reg_5\ => \^instr_of_raw\(5),
      Y(0) => Y(3),
      \instr_EX_i_reg[3]\ => \^using_fpga.native\,
      \instr_EX_i_reg[3]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[3]_1\ => \^using_fpga.native_1\,
      mul_Executing_reg => \^instr_of_raw\(8),
      set_BIP_I => set_BIP_I,
      sync_reset => sync_reset,
      write_Carry_I0 => write_Carry_I0
    );
\PreFetch_Buffers[4].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_117
     port map (
      CI => CI,
      Clk => Clk,
      D(1) => \^d\(11),
      D(0) => \^d\(7),
      \Using_FPGA.Native\ => \^instr_of_raw\(6),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      \Using_FPGA.Native_2\ => \PreFetch_Buffers[4].SRL16E_I_n_5\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_20\,
      Y(0) => Y(4),
      doublet_i_reg => doublet_i_reg,
      doublet_i_reg_0 => \^instr_of_raw\(5),
      doublet_i_reg_1 => \PreFetch_Buffers[0].SRL16E_I_n_1\,
      inHibit_EX_reg => \^d\(17),
      inHibit_EX_reg_0 => \^instr_of_raw\(4),
      \instr_EX_i_reg[4]\ => \^using_fpga.native\,
      \instr_EX_i_reg[4]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[4]_1\ => \^using_fpga.native_1\,
      is_lwx_I_reg => \^instr_of_raw\(8),
      is_lwx_I_reg_0 => \^instr_of_raw\(9),
      is_lwx_I_reg_1 => \^instr_of_raw\(10),
      isdoublet => isdoublet,
      mtsmsr_write_i_reg => mtsmsr_write_i_reg,
      mtsmsr_write_i_reg_0 => \^instr_of_raw\(7),
      mtsmsr_write_i_reg_1 => write_Reg_reg,
      mtsmsr_write_i_reg_2 => \^d\(0),
      mtsmsr_write_i_reg_3 => mtsmsr_write_i_reg_0,
      sync_reset => sync_reset
    );
\PreFetch_Buffers[5].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_118
     port map (
      CI => CI,
      Clk => Clk,
      D(2 downto 1) => \^d\(16 downto 15),
      D(0) => \^d\(11),
      Reg_Test_Equal_N_i4_out => Reg_Test_Equal_N_i4_out,
      \Using_FPGA.Native\ => \^instr_of_raw\(5),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_9\,
      \Using_FPGA.Native_1\ => \^using_fpga.native_7\,
      \Using_FPGA.Native_10\ => \^instr_of_raw\(2),
      \Using_FPGA.Native_11\ => \^instr_of_raw\(1),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_4\ => \^using_fpga.native_16\,
      \Using_FPGA.Native_5\ => \^instr_of_raw\(7),
      \Using_FPGA.Native_6\ => \^instr_of_raw\(10),
      \Using_FPGA.Native_7\ => \^instr_of_raw\(9),
      \Using_FPGA.Native_8\ => \^instr_of_raw\(8),
      \Using_FPGA.Native_9\ => \^instr_of_raw\(0),
      Y(0) => Y(5),
      byte_i_reg => byte_i_reg,
      byte_i_reg_0 => \^instr_of_raw\(6),
      byte_i_reg_1 => \PreFetch_Buffers[0].SRL16E_I_n_1\,
      force1_i20_out => force1_i20_out,
      force_Val1_i18_out => force_Val1_i18_out,
      \instr_EX_i_reg[5]\ => \^using_fpga.native\,
      \instr_EX_i_reg[5]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[5]_1\ => \^using_fpga.native_1\,
      isbyte => isbyte,
      sync_reset => sync_reset,
      use_Reg_Neg_DI_i17_out => use_Reg_Neg_DI_i17_out,
      use_Reg_Neg_S_i19_out => use_Reg_Neg_S_i19_out,
      write_Reg_i_2_0 => \PreFetch_Buffers[1].SRL16E_I_n_4\,
      write_Reg_reg => write_Reg_reg,
      write_Reg_reg_0 => \^d\(2),
      write_Reg_reg_1 => \^d\(1),
      write_Reg_reg_2 => write_Reg_reg_0,
      write_Reg_reg_3 => \PreFetch_Buffers[3].SRL16E_I_n_3\
    );
\PreFetch_Buffers[6].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_119
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^instr_of_raw\(4),
      Y(0) => Y(6),
      \instr_EX_i_reg[6]\ => \^using_fpga.native\,
      \instr_EX_i_reg[6]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[6]_1\ => \^using_fpga.native_1\,
      instr_OF_raw(0) => \^instr_of_raw\(3),
      mbar_is_sleep0 => mbar_is_sleep0
    );
\PreFetch_Buffers[7].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_120
     port map (
      CI => CI,
      Clk => Clk,
      Y(0) => Y(7),
      \instr_EX_i_reg[7]\ => \^using_fpga.native\,
      \instr_EX_i_reg[7]_0\ => \^using_fpga.native_0\,
      \instr_EX_i_reg[7]_1\ => \^using_fpga.native_1\,
      instr_OF_raw(0) => \^instr_of_raw\(3)
    );
\PreFetch_Buffers[8].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_121
     port map (
      CI => CI,
      Clk => Clk,
      Y(0) => Y(8),
      instr_OF_raw(0) => \^instr_of_raw\(2),
      \write_Addr_I_reg[2]\ => \^using_fpga.native\,
      \write_Addr_I_reg[2]_0\ => \^using_fpga.native_0\,
      \write_Addr_I_reg[2]_1\ => \^using_fpga.native_1\
    );
\PreFetch_Buffers[9].SRL16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E_122
     port map (
      CI => CI,
      Clk => Clk,
      Reg_Test_Equal_i => Reg_Test_Equal_i,
      \Using_FPGA.Native\ => \^instr_of_raw\(1),
      \Using_FPGA.Native_0\ => \^using_fpga.native_16\,
      \Using_FPGA.reset_BIP_I_reg\ => \^instr_of_raw\(5),
      \Using_FPGA.reset_BIP_I_reg_0\ => \^instr_of_raw\(6),
      \Using_FPGA.reset_BIP_I_reg_1\ => \PreFetch_Buffers[1].SRL16E_I_n_4\,
      \Using_FPGA.reset_BIP_I_reg_2\ => \^instr_of_raw\(8),
      Y(0) => Y(9),
      instr_OF_raw(1) => \^instr_of_raw\(2),
      instr_OF_raw(0) => \^instr_of_raw\(0),
      reset_BIP_I => reset_BIP_I,
      \write_Addr_I_reg[3]\ => \^using_fpga.native\,
      \write_Addr_I_reg[3]_0\ => \^using_fpga.native_0\,
      \write_Addr_I_reg[3]_1\ => \^using_fpga.native_1\
    );
of_Valid_early: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => buffer_Addr_S_I_2,
      I1 => buffer_Addr_S_I_1,
      I2 => buffer_Addr_S_I_0,
      O => D_32
    );
of_valid_FDR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDR
     port map (
      Clk => Clk,
      DReady => DReady,
      D_32 => D_32,
      E(0) => E(0),
      I267_out => I267_out,
      IReady0_out => IReady0_out,
      S => S,
      S_0 => S_0,
      \Size_17to32.imm_Reg_reg[15]\ => \Size_17to32.imm_Reg_reg[15]\,
      \Size_17to32.imm_Reg_reg[15]_0\ => \^instr_of_raw\(6),
      \Size_17to32.imm_Reg_reg[15]_1\ => \^instr_of_raw\(5),
      \Size_17to32.imm_Reg_reg[15]_2\ => \PreFetch_Buffers[1].SRL16E_I_n_4\,
      \Size_17to32.imm_Reg_reg[15]_3\ => \^instr_of_raw\(8),
      \Using_FPGA.Native_0\ => \^of_valid_raw\,
      inHibit_EX_reg => inHibit_EX_reg,
      jump2_I_reg => jump2_I_reg,
      jump_Carry2 => jump_Carry2,
      mul_Executing => mul_Executing,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg,
      nonvalid_IFetch_n_reg_0 => nonvalid_IFetch_n_reg_0,
      nonvalid_IFetch_n_reg_1 => nonvalid_IFetch_n_reg_1,
      nonvalid_IFetch_n_reg_2 => nonvalid_IFetch_n_reg_2,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_470
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_471
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_378 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_378 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_378;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_378 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_468
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_469
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_379 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_379 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_379;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_379 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_466
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_467
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_380 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_380 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_380;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_380 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_464
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_465
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_381 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_381 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_381;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_381 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_462
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_463
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_382 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_382 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_382;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_382 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_460
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_461
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_383 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_383 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_383;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_383 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_458
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_459
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_384 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_384 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_384;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_384 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_456
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_457
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_385 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_385 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_385;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_385 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_454
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_455
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_386 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_386 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_386;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_386 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_452
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_453
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_387 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_387 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_387;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_387 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_450
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_451
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_388 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_388 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_388;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_388 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_448
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_449
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_389 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_389 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_389;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_389 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_446
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_447
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_390 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_390 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_390;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_390 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_444
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_445
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_391 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_391 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_391;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_391 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_442
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_443
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_392 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_392 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_392;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_392 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_440
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_441
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_393 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_393 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_393;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_393 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_438
     port map (
      Clk => Clk,
      Clk_0(0) => Clk_0(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_439
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_394 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_394 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_394;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_394 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_436
     port map (
      Clk => Clk,
      Clk_0(0) => Clk_0(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_437
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_395 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_395 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_395;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_395 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_434
     port map (
      Clk => Clk,
      Clk_0(0) => Clk_0(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_435
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_396 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_396 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_396;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_396 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_432
     port map (
      Clk => Clk,
      Clk_0(0) => Clk_0(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_433
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_397 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_397 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_397;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_397 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_430
     port map (
      Clk => Clk,
      Clk_0(0) => Clk_0(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_431
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_398 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_398 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_398;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_398 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_428
     port map (
      Clk => Clk,
      Clk_0(0) => Clk_0(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_429
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_399 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_399 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_399;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_399 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_426
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_427
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_400 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_400 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_400;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_400 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_424
     port map (
      Clk => Clk,
      Clk_0(0) => Clk_0(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_425
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_401 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_401 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_401;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_401 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_422
     port map (
      Clk => Clk,
      Clk_0(0) => Clk_0(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_423
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_402 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_402 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_402;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_402 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_420
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_421
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_403 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_403 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_403;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_403 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_418
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_419
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_404 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_404 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_404;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_404 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_416
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_417
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_405 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_405 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_405;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_405 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_414
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_415
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_406 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_406 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_406;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_406 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_412
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_413
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_407 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_407 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_407;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_407 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_410
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_411
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_408 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_408 : entity is "Register_File_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_408;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_408 is
begin
RegFile_X1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_409
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_375\
     port map (
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_376
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_377\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_254 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_254 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_254;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_254 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_372\
     port map (
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_373
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_374\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_255 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_255 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_255;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_255 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_369\
     port map (
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_370
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_371\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_256 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_256 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_256;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_256 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_366\
     port map (
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_367
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_368\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_257 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_257 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_257;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_257 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_363\
     port map (
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_364
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_365\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_258 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_258 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_258;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_258 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_360\
     port map (
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_361
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_362\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_259 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_259 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_259;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_259 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_357\
     port map (
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_358
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_359\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_260 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_260 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_260;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_260 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_354\
     port map (
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_355
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_356\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_261 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_261 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_261;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_261 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_351\
     port map (
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_352
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_353\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_262 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_262 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_262;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_262 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_348\
     port map (
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_349
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_350\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_263 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_263 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_263;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_263 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_345\
     port map (
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_346
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_347\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_264 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_264 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_264;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_264 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_342\
     port map (
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_343
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_344\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_265 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_265 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_265;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_265 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_339\
     port map (
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_340
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_341\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_266 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_266 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_266;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_266 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_336\
     port map (
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_337
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_338\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_267 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_267 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_267;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_267 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_333\
     port map (
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_334
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_335\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_268 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_268 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_268;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_268 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_330\
     port map (
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_331
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_332\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_269 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_269 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_269;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_269 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_327\
     port map (
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_328
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_329\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_270 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_270 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_270;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_270 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_324\
     port map (
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_325
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_326\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_271 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_271 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_271;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_271 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_321\
     port map (
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_322
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_323\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_272 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_272 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_272;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_272 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_318\
     port map (
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_319
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_320\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_273 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_rd_reg_reg[28]\ : in STD_LOGIC;
    register_write : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_MSR_1 : in STD_LOGIC;
    PC_EX_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_273 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_273;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_273 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_315\
     port map (
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_316
     port map (
      Clk => Clk,
      D(0) => D(0),
      EX_Result(0) => \^ex_result\(0),
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native\(0),
      \data_rd_reg_reg[28]\ => \data_rd_reg_reg[28]\,
      read_register_MSR_1 => read_register_MSR_1,
      register_write => register_write
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_317\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_274 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_rd_reg_reg[29]\ : in STD_LOGIC;
    register_write : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_MSR_1 : in STD_LOGIC;
    PC_EX_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_274 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_274;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_274 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_312\
     port map (
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_313
     port map (
      Clk => Clk,
      D(0) => D(0),
      EX_Result(0) => \^ex_result\(0),
      PC_EX_i(0) => PC_EX_i(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native\(0),
      \data_rd_reg_reg[29]\ => \data_rd_reg_reg[29]\,
      read_register_MSR_1 => read_register_MSR_1,
      register_write => register_write
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_314\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_275 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_275 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_275;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_275 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_309\
     port map (
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_310
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_311\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_276 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    raw_Data_Addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_276 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_276;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_276 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_306\
     port map (
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_307
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_308\
     port map (
      Result_Sel(0) => Result_Sel(1),
      mul_ALU_Res => mul_ALU_Res,
      raw_Data_Addr(0) => raw_Data_Addr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_277 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    raw_Data_Addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Res : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_277 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_277;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_277 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_303\
     port map (
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      Shift_Logic_Res => Shift_Logic_Res,
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_304
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_305\
     port map (
      Result_Sel(0) => Result_Sel(1),
      mul_ALU_Res => mul_ALU_Res,
      raw_Data_Addr(0) => raw_Data_Addr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_278 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_278 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_278;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_278 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_300\
     port map (
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_301
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_302\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_279 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_279 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_279;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_279 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_297\
     port map (
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_298
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_299\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_280 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_280 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_280;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_280 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_294\
     port map (
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_295
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_296\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_281 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_281 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_281;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_281 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_291\
     port map (
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_292
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_293\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_282 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_282 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_282;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_282 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_288\
     port map (
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_289
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_290\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_283 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_283 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_283;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_283 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0_285\
     port map (
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD_286
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19_287\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_284 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_284 : entity is "Result_Mux_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_284;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_284 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT6__parameterized0\
     port map (
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => \^ex_result\(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      mul_ALU_Res => mul_ALU_Res
    );
EX_Result_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FD
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0)
    );
Mul_ALU_Mux: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized19\
     port map (
      Result_Sel(0) => Result_Sel(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_251\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_252\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_253
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_130 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_130 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_130;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_130 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_248\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_249\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_250
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_131 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_131 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_131;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_131 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_245\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_246\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_247
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_132 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_132 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_132;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_132 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_242\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_243\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_244
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_133 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_133 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_133;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_133 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_239\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_240\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_241
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_134 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_134 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_134;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_134 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_236\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_237\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_238
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_135 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_135 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_135;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_135 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_233\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_234\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_235
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_136 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_136 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_136;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_136 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_230\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_231\
     port map (
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_232
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_137 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_137 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_137;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_137 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_227\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_228\
     port map (
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_229
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_138 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_138 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_138;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_138 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_224\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_225\
     port map (
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_226
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_139 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_139 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_139;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_139 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_221\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_222\
     port map (
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_223
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_140 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_140 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_140;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_140 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_218\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_219\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_220
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_141 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_141 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_141;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_141 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_215\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_216\
     port map (
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_217
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_142 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_142 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_142;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_142 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_212\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_213\
     port map (
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_214
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_143 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_143 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_143;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_143 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_209\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_210\
     port map (
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_211
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_144 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_144 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_144;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_144 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_206\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_207\
     port map (
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_208
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_145 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_145 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_145;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_145 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_203\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_204\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_205
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_146 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_146 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_146;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_146 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_200\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_201\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_202
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_147 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_147 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_147;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_147 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_197\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_198\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_199
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_148 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_148 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_148;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_148 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_194\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_195\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_196
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_149 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_149 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_149;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_149 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_191\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Shifted => Shifted,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_192\
     port map (
      Shift_Oper => Shift_Oper,
      Shifted => Shifted,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_193
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_150 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    Op2 : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    Shifted : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_150 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_150;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_150 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_188\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Op2 => Op2,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_189\
     port map (
      Shift_Oper => Shift_Oper,
      Shifted => Shifted,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_190
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_151 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_151 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_151;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_151 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_185\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_186\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_187
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_152 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_152 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_152;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_152 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_182\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      logic_Res_i => logic_Res_i
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_183\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_184
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_153 is
  port (
    Shift_Logic_Res : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_153 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_153;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_153 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_179\
     port map (
      EX_Op2 => EX_Op2,
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Op1_Logic => Op1_Logic,
      logic_Res_i => logic_Res_i
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_180\
     port map (
      Op1_Logic => Op1_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_181
     port map (
      Select_Logic => Select_Logic,
      Shift_Logic_Res => Shift_Logic_Res,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_154 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_154 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_154;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_154 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_176\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_177\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_178
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_155 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_155 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_155;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_155 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_173\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_174\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_175
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_156 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_156 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_156;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_156 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_170\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_171\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_172
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_157 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_157 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_157;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_157 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_167\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_168\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_169
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_158 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_158 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_158;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_158 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_164\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_165\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_166
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_159 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_159 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_159;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_159 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15_161\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17_162\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7_163
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_160 is
  port (
    Select_Logic_reg : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_160 : entity is "Shift_Logic_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_160;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_160 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized15\
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized17\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXF7
     port map (
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Zero_Detect is
  port (
    Reg_zero : out STD_LOGIC;
    Reg_Test_Equal : in STD_LOGIC;
    reg_Test_Equal_N : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    \Using_FPGA.Native_14\ : in STD_LOGIC;
    \Using_FPGA.Native_15\ : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC;
    \Using_FPGA.Native_25\ : in STD_LOGIC;
    \Using_FPGA.Native_26\ : in STD_LOGIC;
    \Using_FPGA.Native_27\ : in STD_LOGIC;
    \Using_FPGA.Native_28\ : in STD_LOGIC;
    \Using_FPGA.Native_29\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Zero_Detect;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Zero_Detect is
  signal S : STD_LOGIC;
  signal \S0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \S0_inferred__1/i__n_0\ : STD_LOGIC;
  signal \S0_inferred__2/i__n_0\ : STD_LOGIC;
  signal \S0_inferred__3/i__n_0\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal zero_CI_1 : STD_LOGIC;
  signal zero_CI_2 : STD_LOGIC;
  signal zero_CI_3 : STD_LOGIC;
  signal zero_CI_4 : STD_LOGIC;
  signal zero_CI_5 : STD_LOGIC;
  signal zero_CI_6 : STD_LOGIC;
begin
  lopt <= lopt_5;
  lopt_6 <= lopt_1;
  lopt_7 <= lopt_2;
Part_Of_Zero_Carry_Start: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_123
     port map (
      Reg_Test_Equal => Reg_Test_Equal,
      lopt => \^lopt\,
      lopt_1 => reg_Test_Equal_N,
      lopt_2 => S,
      lopt_3 => \^lopt_1\,
      lopt_4 => \S0_inferred__3/i__n_0\,
      lopt_5 => \^lopt_2\,
      lopt_6 => \S0_inferred__2/i__n_0\,
      zero_CI_6 => zero_CI_6
    );
\S0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => \Using_FPGA.Native_3\,
      I4 => \Using_FPGA.Native_4\,
      I5 => \Using_FPGA.Native_5\,
      O => \S0_inferred__0/i__n_0\
    );
\S0_inferred__1/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Using_FPGA.Native_6\,
      I1 => \Using_FPGA.Native_7\,
      I2 => \Using_FPGA.Native_8\,
      I3 => \Using_FPGA.Native_9\,
      I4 => \Using_FPGA.Native_10\,
      I5 => \Using_FPGA.Native_11\,
      O => \S0_inferred__1/i__n_0\
    );
\S0_inferred__2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Using_FPGA.Native_12\,
      I1 => \Using_FPGA.Native_13\,
      I2 => \Using_FPGA.Native_14\,
      I3 => \Using_FPGA.Native_15\,
      I4 => \Using_FPGA.Native_16\,
      I5 => \Using_FPGA.Native_17\,
      O => \S0_inferred__2/i__n_0\
    );
\S0_inferred__3/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Using_FPGA.Native_18\,
      I1 => \Using_FPGA.Native_19\,
      I2 => \Using_FPGA.Native_20\,
      I3 => \Using_FPGA.Native_21\,
      I4 => \Using_FPGA.Native_22\,
      I5 => \Using_FPGA.Native_23\,
      O => \S0_inferred__3/i__n_0\
    );
\S0_inferred__4/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Using_FPGA.Native_24\,
      I1 => \Using_FPGA.Native_25\,
      I2 => \Using_FPGA.Native_26\,
      I3 => \Using_FPGA.Native_27\,
      I4 => \Using_FPGA.Native_28\,
      I5 => \Using_FPGA.Native_29\,
      O => S
    );
\Zero_Detecting[1].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_124
     port map (
      Reg_zero => Reg_zero,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      lopt => lopt_4,
      reg_Test_Equal_N => reg_Test_Equal_N,
      zero_CI_1 => zero_CI_1
    );
\Zero_Detecting[2].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_125
     port map (
      \Using_FPGA.Native_0\ => \S0_inferred__0/i__n_0\,
      lopt => lopt_3,
      reg_Test_Equal_N => reg_Test_Equal_N,
      zero_CI_1 => zero_CI_1,
      zero_CI_2 => zero_CI_2
    );
\Zero_Detecting[3].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_126
     port map (
      \Using_FPGA.Native_0\ => \S0_inferred__1/i__n_0\,
      lopt => lopt_3,
      lopt_1 => \S0_inferred__0/i__n_0\,
      lopt_2 => lopt_4,
      lopt_3 => \Using_FPGA.Native\,
      lopt_4 => lopt_5,
      lopt_5 => lopt_6,
      lopt_6 => lopt_7,
      reg_Test_Equal_N => reg_Test_Equal_N,
      zero_CI_2 => zero_CI_2,
      zero_CI_3 => zero_CI_3
    );
\Zero_Detecting[4].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_127
     port map (
      \Using_FPGA.Native_0\ => \S0_inferred__2/i__n_0\,
      lopt => \^lopt_2\,
      reg_Test_Equal_N => reg_Test_Equal_N,
      zero_CI_3 => zero_CI_3,
      zero_CI_4 => zero_CI_4
    );
\Zero_Detecting[5].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_128
     port map (
      \Using_FPGA.Native_0\ => \S0_inferred__3/i__n_0\,
      lopt => \^lopt_1\,
      reg_Test_Equal_N => reg_Test_Equal_N,
      zero_CI_4 => zero_CI_4,
      zero_CI_5 => zero_CI_5
    );
\Zero_Detecting[6].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_129
     port map (
      S => S,
      lopt => \^lopt\,
      reg_Test_Equal_N => reg_Test_Equal_N,
      zero_CI_5 => zero_CI_5,
      zero_CI_6 => zero_CI_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_hit is
  port (
    \Use_Serial_Unified_Completion.completion_block_reg\ : out STD_LOGIC;
    single_Step_N_reg : out STD_LOGIC;
    Hit : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Single_Step_N : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_hit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_hit is
  signal SRL16_MC15_1 : STD_LOGIC;
  signal SRL16_MC15_2 : STD_LOGIC;
  signal SRL16_MC15_3 : STD_LOGIC;
  signal SRL16_MC15_4 : STD_LOGIC;
  signal SRL16_MC15_5 : STD_LOGIC;
  signal SRL16_MC15_6 : STD_LOGIC;
  signal SRL16_MC15_7 : STD_LOGIC;
  signal SRL16_Sel_0 : STD_LOGIC;
  signal SRL16_Sel_1 : STD_LOGIC;
  signal SRL16_Sel_2 : STD_LOGIC;
  signal SRL16_Sel_3 : STD_LOGIC;
  signal SRL16_Sel_4 : STD_LOGIC;
  signal SRL16_Sel_5 : STD_LOGIC;
  signal SRL16_Sel_6 : STD_LOGIC;
  signal SRL16_Sel_7 : STD_LOGIC;
  signal carry_0 : STD_LOGIC;
  signal carry_1 : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal carry_4 : STD_LOGIC;
  signal carry_5 : STD_LOGIC;
  signal carry_6 : STD_LOGIC;
  signal carry_7 : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \which_pc__0\ : STD_LOGIC;
begin
\Compare[0].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY
     port map (
      Q(0) => Q(0),
      SRL16_Sel_7 => SRL16_Sel_7,
      carry_7 => carry_7,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => SRL16_Sel_6,
      lopt_3 => lopt_2,
      lopt_4 => lopt_3,
      lopt_5 => SRL16_Sel_5,
      lopt_6 => lopt_4,
      lopt_7 => lopt_5,
      lopt_8 => SRL16_Sel_4
    );
\Compare[0].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E
     port map (
      Address(1 downto 0) => Address(1 downto 0),
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      SRL16_MC15_7 => SRL16_MC15_7,
      SRL16_Sel_7 => SRL16_Sel_7,
      \Use_Serial_Unified_Completion.completion_block_reg\ => \Use_Serial_Unified_Completion.completion_block_reg\,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[1].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_34
     port map (
      SRL16_Sel_6 => SRL16_Sel_6,
      carry_6 => carry_6,
      carry_7 => carry_7,
      lopt => lopt,
      lopt_1 => lopt_1
    );
\Compare[1].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_35
     port map (
      Address(3 downto 0) => Address(5 downto 2),
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_6 => SRL16_MC15_6,
      SRL16_MC15_7 => SRL16_MC15_7,
      SRL16_Sel_6 => SRL16_Sel_6,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[2].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_36
     port map (
      SRL16_Sel_5 => SRL16_Sel_5,
      carry_5 => carry_5,
      carry_6 => carry_6,
      lopt => lopt_2,
      lopt_1 => lopt_3
    );
\Compare[2].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_37
     port map (
      Address(3 downto 0) => Address(9 downto 6),
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_5 => SRL16_MC15_5,
      SRL16_MC15_6 => SRL16_MC15_6,
      SRL16_Sel_5 => SRL16_Sel_5,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[3].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_38
     port map (
      SRL16_Sel_4 => SRL16_Sel_4,
      carry_4 => carry_4,
      carry_5 => carry_5,
      lopt => lopt_4,
      lopt_1 => lopt_5
    );
\Compare[3].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_39
     port map (
      Address(3 downto 0) => Address(13 downto 10),
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_4 => SRL16_MC15_4,
      SRL16_MC15_5 => SRL16_MC15_5,
      SRL16_Sel_4 => SRL16_Sel_4,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[4].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_40
     port map (
      SRL16_Sel_3 => SRL16_Sel_3,
      carry_3 => carry_3,
      carry_4 => carry_4,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => SRL16_Sel_2,
      lopt_3 => lopt_8,
      lopt_4 => lopt_9,
      lopt_5 => SRL16_Sel_1,
      lopt_6 => lopt_10,
      lopt_7 => lopt_11,
      lopt_8 => SRL16_Sel_0
    );
\Compare[4].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_41
     port map (
      Address(0) => Address(14),
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_3 => SRL16_MC15_3,
      SRL16_MC15_4 => SRL16_MC15_4,
      SRL16_Sel_3 => SRL16_Sel_3,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[5].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_42
     port map (
      SRL16_Sel_2 => SRL16_Sel_2,
      carry_2 => carry_2,
      carry_3 => carry_3,
      lopt => lopt_6,
      lopt_1 => lopt_7
    );
\Compare[5].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_43
     port map (
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_2 => SRL16_MC15_2,
      SRL16_MC15_3 => SRL16_MC15_3,
      SRL16_Sel_2 => SRL16_Sel_2,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[6].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_44
     port map (
      SRL16_Sel_1 => SRL16_Sel_1,
      carry_1 => carry_1,
      carry_2 => carry_2,
      lopt => lopt_8,
      lopt_1 => lopt_9
    );
\Compare[6].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_45
     port map (
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_1 => SRL16_MC15_1,
      SRL16_MC15_2 => SRL16_MC15_2,
      SRL16_Sel_1 => SRL16_Sel_1,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[7].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_46
     port map (
      SRL16_Sel_0 => SRL16_Sel_0,
      carry_0 => carry_0,
      carry_1 => carry_1,
      lopt => lopt_10,
      lopt_1 => lopt_11
    );
\Compare[7].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_47
     port map (
      Dbg_Clk => Dbg_Clk,
      Dbg_TDI => Dbg_TDI,
      SRL16_MC15_1 => SRL16_MC15_1,
      SRL16_Sel_0 => SRL16_Sel_0,
      \which_pc__0\ => \which_pc__0\
    );
\The_First_BreakPoints.MUXCY_Post\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_48
     port map (
      Hit => Hit,
      Single_Step_N => Single_Step_N,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_3\,
      carry_0 => carry_0,
      single_Step_N_reg => single_Step_N_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized10\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized11\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized12\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized13\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized14\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized15\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized16\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized17\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized18\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized19\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized20\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized21\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized22\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized23\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized24\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized25\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized26\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized26\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized26\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized27\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized27\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized28\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized28\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized29\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized29\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized30\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_0\ : out STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_0\ : out STD_LOGIC;
    ram_rstram_a : out STD_LOGIC;
    ram_rstram_b : out STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg_0\ : out STD_LOGIC;
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_1\ : out STD_LOGIC;
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2\ : out STD_LOGIC;
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_3\ : out STD_LOGIC;
    \SAFETY_CKT_GEN.POR_B_reg_0\ : out STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_1\ : out STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_2\ : out STD_LOGIC;
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_3\ : out STD_LOGIC;
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized30\ is
  signal ENA_dly : STD_LOGIC;
  signal ENA_dly_D : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal ENB_dly_D : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \^ram_rstram_a\ : STD_LOGIC;
  signal ram_rstram_a_busy : STD_LOGIC;
  signal \^ram_rstram_b\ : STD_LOGIC;
  signal ram_rstram_b_busy : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/lmb_bram_I/U0/\inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/lmb_bram_I/U0/\inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/lmb_bram_I/U0/\inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/lmb_bram_I/U0/\inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  ram_rstram_a <= \^ram_rstram_a\;
  ram_rstram_b <= \^ram_rstram_b\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \^ram_rstram_a\,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \^ram_rstram_b\,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => POR_A,
      I1 => rsta,
      I2 => ENA_dly,
      I3 => ENA_dly_D,
      O => ram_rstram_a_busy
    );
\SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg\: unisim.vcomponents.FDRE
     port map (
      C => clka,
      CE => '1',
      D => ram_rstram_a_busy,
      Q => rsta_busy,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clka,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clkb,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_NO_REG.RSTB_BUSY_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => POR_B,
      I1 => rstb,
      I2 => ENB_dly,
      I3 => ENB_dly_D,
      O => ram_rstram_b_busy
    );
\SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_NO_REG.RSTB_BUSY_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => '1',
      D => ram_rstram_b_busy,
      Q => rstb_busy,
      R => '0'
    );
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized30\
     port map (
      ENA_dly_D => ENA_dly_D,
      ENB_dly_D => ENB_dly_D,
      POR_A => POR_A,
      POR_B => POR_B,
      \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\ => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_0\,
      \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_0\ => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_1\,
      \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_1\ => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2\,
      \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2\ => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_3\,
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\ => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_0\,
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_0\ => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_1\,
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_1\ => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_2\,
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_2\ => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_3\,
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg_0\,
      \SAFETY_CKT_GEN.POR_B_reg\ => \SAFETY_CKT_GEN.POR_B_reg_0\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      ena => ena,
      enb => enb,
      ram_rstram_a => \^ram_rstram_a\,
      ram_rstram_b => \^ram_rstram_b\,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    ram_rstram_a : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized7\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized8\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized9\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_3\ => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_vec is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    config_with_scan_reset : out STD_LOGIC;
    Raw : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_vec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_vec is
begin
\sync_bits[0].sync_bit\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_59\
     port map (
      D(0) => D(0),
      Dbg_Clk => Dbg_Clk,
      Raw => Raw,
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      config_with_scan_reset => config_with_scan_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_vec__parameterized0\ is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 9 );
    normal_stop_cmd_i0 : out STD_LOGIC;
    force_stop_cmd_i0 : out STD_LOGIC;
    read_register_MSR0 : out STD_LOGIC;
    read_register_PC0 : out STD_LOGIC;
    if_debug_ready_i0 : out STD_LOGIC;
    continue_from_brk0 : out STD_LOGIC;
    \Serial_Dbg_Intf.sample_synced_1_reg[7]\ : out STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]\ : out STD_LOGIC;
    start_single_cmd0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Serial_Dbg_Intf.if_debug_ready_i_reg\ : in STD_LOGIC;
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    Dbg_Trig_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Synchronize.use_sync_reset.sync_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Synchronize.use_sync_reset.sync_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Synchronize.use_sync_reset.sync_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Synchronize.use_sync_reset.sync_reg[1]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Synchronize.use_sync_reset.sync_reg[1]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_vec__parameterized0\ : entity is "microblaze_v11_0_3_mb_sync_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_vec__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_vec__parameterized0\ is
  signal \^sample_synced\ : STD_LOGIC_VECTOR ( 0 to 9 );
  signal \sync_bits[2].sync_bit_n_1\ : STD_LOGIC;
begin
  sample_synced(0 to 9) <= \^sample_synced\(0 to 9);
\sync_bits[0].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_49
     port map (
      Clk => Clk,
      D(0) => D(0),
      Q(0) => Q(7),
      normal_stop_cmd_i0 => normal_stop_cmd_i0,
      sample_synced(0) => \^sample_synced\(0),
      sync_reset => sync_reset
    );
\sync_bits[1].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_50
     port map (
      Clk => Clk,
      Q(0) => Q(6),
      \Synchronize.use_sync_reset.sync_reg[1]_0\(0) => \Synchronize.use_sync_reset.sync_reg[1]\(0),
      force_stop_cmd_i0 => force_stop_cmd_i0,
      sample_synced(0) => \^sample_synced\(1),
      sync_reset => sync_reset
    );
\sync_bits[2].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_51
     port map (
      Clk => Clk,
      Dbg_Trig_In(0) => Dbg_Trig_In(0),
      Q(1) => Q(5),
      Q(0) => Q(2),
      \Serial_Dbg_Intf.trig_in_1_reg\(0) => \^sample_synced\(5),
      \Synchronize.use_sync_reset.sync_reg[1]_0\(0) => \Synchronize.use_sync_reset.sync_reg[1]_0\(0),
      \Use_Async_Reset.sync_reset_reg\ => \sync_bits[2].sync_bit_n_1\,
      sample_synced(0) => \^sample_synced\(2),
      start_single_cmd0 => start_single_cmd0,
      sync_reset => sync_reset
    );
\sync_bits[3].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_52
     port map (
      Clk => Clk,
      Q(0) => Q(4),
      \Synchronize.use_sync_reset.sync_reg[1]_0\(0) => \Synchronize.use_sync_reset.sync_reg[1]_1\(1),
      read_register_MSR0 => read_register_MSR0,
      sample_synced(0) => \^sample_synced\(3),
      sync_reset => sync_reset
    );
\sync_bits[4].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_53
     port map (
      Clk => Clk,
      Q(0) => Q(3),
      \Synchronize.use_sync_reset.sync_reg[1]_0\(0) => \Synchronize.use_sync_reset.sync_reg[1]_1\(0),
      read_register_PC0 => read_register_PC0,
      sample_synced(0) => \^sample_synced\(4),
      sync_reset => sync_reset
    );
\sync_bits[5].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_54
     port map (
      Clk => Clk,
      \Synchronize.use_sync_reset.sync_reg[1]_0\(0) => \Synchronize.use_sync_reset.sync_reg[1]_2\(0),
      sample_synced(0) => \^sample_synced\(5),
      sync_reset => sync_reset
    );
\sync_bits[6].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_55
     port map (
      Clk => Clk,
      \Serial_Dbg_Intf.if_debug_ready_i_reg\ => \Serial_Dbg_Intf.if_debug_ready_i_reg\,
      \Synchronize.use_sync_reset.sync_reg[1]_0\(0) => \Synchronize.use_sync_reset.sync_reg[1]_3\(0),
      if_debug_ready_i0 => if_debug_ready_i0,
      sample_synced(0) => \^sample_synced\(6),
      sync_reset => sync_reset
    );
\sync_bits[7].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_56
     port map (
      Clk => Clk,
      Dbg_Trig_Ack_Out(0) => Dbg_Trig_Ack_Out(0),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(0),
      Q(1 downto 0) => Q(2 downto 1),
      \Serial_Dbg_Intf.continue_from_brk_reg\(0) => \^sample_synced\(5),
      \Serial_Dbg_Intf.sample_synced_1_reg[7]\ => \Serial_Dbg_Intf.sample_synced_1_reg[7]\,
      continue_from_brk0 => continue_from_brk0,
      sample_synced(0) => \^sample_synced\(7),
      sync_reset => sync_reset
    );
\sync_bits[8].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_57
     port map (
      Clk => Clk,
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(0),
      Q(0) => Q(0),
      \Serial_Dbg_Intf.trig_in_1_reg\ => \sync_bits[2].sync_bit_n_1\,
      \Synchronize.use_sync_reset.sync_reg[2]_0\ => \Synchronize.use_sync_reset.sync_reg[2]\,
      sample_synced(0) => \^sample_synced\(8),
      sync_reset => sync_reset
    );
\sync_bits[9].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_58
     port map (
      Clk => Clk,
      \Synchronize.use_sync_reset.sync_reg[1]_0\(0) => \Synchronize.use_sync_reset.sync_reg[1]_4\(0),
      sample_synced(0) => \^sample_synced\(9),
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux4_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \trace_data_write_value_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 31 );
    sel_Write_Mux_MSB : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux4_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux4_8 is
begin
\GEN4_LOOP[0].BYTESTEER_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_829\
     port map (
      D(1) => D(15),
      D(0) => D(7),
      sel_Write_Mux_MSB(1 downto 0) => sel_Write_Mux_MSB(1 downto 0),
      \trace_data_write_value_i_reg[8]\(3) => \trace_data_write_value_i_reg[8]\(0),
      \trace_data_write_value_i_reg[8]\(2) => \trace_data_write_value_i_reg[8]\(8),
      \trace_data_write_value_i_reg[8]\(1) => \trace_data_write_value_i_reg[8]\(16),
      \trace_data_write_value_i_reg[8]\(0) => \trace_data_write_value_i_reg[8]\(24)
    );
\GEN4_LOOP[1].BYTESTEER_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_830\
     port map (
      D(1) => D(14),
      D(0) => D(6),
      sel_Write_Mux_MSB(1 downto 0) => sel_Write_Mux_MSB(1 downto 0),
      \trace_data_write_value_i_reg[9]\(3) => \trace_data_write_value_i_reg[8]\(1),
      \trace_data_write_value_i_reg[9]\(2) => \trace_data_write_value_i_reg[8]\(9),
      \trace_data_write_value_i_reg[9]\(1) => \trace_data_write_value_i_reg[8]\(17),
      \trace_data_write_value_i_reg[9]\(0) => \trace_data_write_value_i_reg[8]\(25)
    );
\GEN4_LOOP[2].BYTESTEER_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_831\
     port map (
      D(1) => D(13),
      D(0) => D(5),
      sel_Write_Mux_MSB(1 downto 0) => sel_Write_Mux_MSB(1 downto 0),
      \trace_data_write_value_i_reg[10]\(3) => \trace_data_write_value_i_reg[8]\(2),
      \trace_data_write_value_i_reg[10]\(2) => \trace_data_write_value_i_reg[8]\(10),
      \trace_data_write_value_i_reg[10]\(1) => \trace_data_write_value_i_reg[8]\(18),
      \trace_data_write_value_i_reg[10]\(0) => \trace_data_write_value_i_reg[8]\(26)
    );
\GEN4_LOOP[3].BYTESTEER_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_832\
     port map (
      D(1) => D(12),
      D(0) => D(4),
      sel_Write_Mux_MSB(1 downto 0) => sel_Write_Mux_MSB(1 downto 0),
      \trace_data_write_value_i_reg[11]\(3) => \trace_data_write_value_i_reg[8]\(3),
      \trace_data_write_value_i_reg[11]\(2) => \trace_data_write_value_i_reg[8]\(11),
      \trace_data_write_value_i_reg[11]\(1) => \trace_data_write_value_i_reg[8]\(19),
      \trace_data_write_value_i_reg[11]\(0) => \trace_data_write_value_i_reg[8]\(27)
    );
\GEN4_LOOP[4].BYTESTEER_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_833\
     port map (
      D(1) => D(11),
      D(0) => D(3),
      sel_Write_Mux_MSB(1 downto 0) => sel_Write_Mux_MSB(1 downto 0),
      \trace_data_write_value_i_reg[12]\(3) => \trace_data_write_value_i_reg[8]\(4),
      \trace_data_write_value_i_reg[12]\(2) => \trace_data_write_value_i_reg[8]\(12),
      \trace_data_write_value_i_reg[12]\(1) => \trace_data_write_value_i_reg[8]\(20),
      \trace_data_write_value_i_reg[12]\(0) => \trace_data_write_value_i_reg[8]\(28)
    );
\GEN4_LOOP[5].BYTESTEER_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_834\
     port map (
      D(1) => D(10),
      D(0) => D(2),
      sel_Write_Mux_MSB(1 downto 0) => sel_Write_Mux_MSB(1 downto 0),
      \trace_data_write_value_i_reg[13]\(3) => \trace_data_write_value_i_reg[8]\(5),
      \trace_data_write_value_i_reg[13]\(2) => \trace_data_write_value_i_reg[8]\(13),
      \trace_data_write_value_i_reg[13]\(1) => \trace_data_write_value_i_reg[8]\(21),
      \trace_data_write_value_i_reg[13]\(0) => \trace_data_write_value_i_reg[8]\(29)
    );
\GEN4_LOOP[6].BYTESTEER_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_835\
     port map (
      D(1) => D(9),
      D(0) => D(1),
      sel_Write_Mux_MSB(1 downto 0) => sel_Write_Mux_MSB(1 downto 0),
      \trace_data_write_value_i_reg[14]\(3) => \trace_data_write_value_i_reg[8]\(6),
      \trace_data_write_value_i_reg[14]\(2) => \trace_data_write_value_i_reg[8]\(14),
      \trace_data_write_value_i_reg[14]\(1) => \trace_data_write_value_i_reg[8]\(22),
      \trace_data_write_value_i_reg[14]\(0) => \trace_data_write_value_i_reg[8]\(30)
    );
\GEN4_LOOP[7].BYTESTEER_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_836\
     port map (
      D(1) => D(8),
      D(0) => D(0),
      sel_Write_Mux_MSB(1 downto 0) => sel_Write_Mux_MSB(1 downto 0),
      \trace_data_write_value_i_reg[15]\(3) => \trace_data_write_value_i_reg[8]\(7),
      \trace_data_write_value_i_reg[15]\(2) => \trace_data_write_value_i_reg[8]\(15),
      \trace_data_write_value_i_reg[15]\(1) => \trace_data_write_value_i_reg[8]\(23),
      \trace_data_write_value_i_reg[15]\(0) => \trace_data_write_value_i_reg[8]\(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_bus is
  port (
    Y : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_bus;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_bus is
begin
\Mux_Loop[0].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16\
     port map (
      Instr(1) => Instr(0),
      Instr(0) => Instr(16),
      LOCKSTEP_Master_Out(2 downto 1) => LOCKSTEP_Master_Out(32 downto 31),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(15),
      Y(1) => Y(0),
      Y(0) => Y(16)
    );
\Mux_Loop[10].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_3\
     port map (
      Instr(1) => Instr(10),
      Instr(0) => Instr(26),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(21),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(5),
      Y(1) => Y(10),
      Y(0) => Y(26)
    );
\Mux_Loop[11].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_4\
     port map (
      Instr(1) => Instr(11),
      Instr(0) => Instr(27),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(20),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(4),
      Y(1) => Y(11),
      Y(0) => Y(27)
    );
\Mux_Loop[12].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_5\
     port map (
      Instr(1) => Instr(12),
      Instr(0) => Instr(28),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(19),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(3),
      Y(1) => Y(12),
      Y(0) => Y(28)
    );
\Mux_Loop[13].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_6\
     port map (
      Instr(1) => Instr(13),
      Instr(0) => Instr(29),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(18),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(2),
      Y(1) => Y(13),
      Y(0) => Y(29)
    );
\Mux_Loop[14].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_7\
     port map (
      Instr(1) => Instr(14),
      Instr(0) => Instr(30),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(17),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(1),
      Y(1) => Y(14),
      Y(0) => Y(30)
    );
\Mux_Loop[15].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_8\
     port map (
      Instr(1) => Instr(15),
      Instr(0) => Instr(31),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(16),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(0),
      Y(1) => Y(15),
      Y(0) => Y(31)
    );
\Mux_Loop[1].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_9\
     port map (
      Instr(1) => Instr(1),
      Instr(0) => Instr(17),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(30),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(14),
      Y(1) => Y(1),
      Y(0) => Y(17)
    );
\Mux_Loop[2].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_10\
     port map (
      Instr(1) => Instr(2),
      Instr(0) => Instr(18),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(29),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(13),
      Y(1) => Y(2),
      Y(0) => Y(18)
    );
\Mux_Loop[3].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_11\
     port map (
      Instr(1) => Instr(3),
      Instr(0) => Instr(19),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(28),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(12),
      Y(1) => Y(3),
      Y(0) => Y(19)
    );
\Mux_Loop[4].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_12\
     port map (
      Instr(1) => Instr(4),
      Instr(0) => Instr(20),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(27),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(11),
      Y(1) => Y(4),
      Y(0) => Y(20)
    );
\Mux_Loop[5].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_13\
     port map (
      Instr(1) => Instr(5),
      Instr(0) => Instr(21),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(26),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(10),
      Y(1) => Y(5),
      Y(0) => Y(21)
    );
\Mux_Loop[6].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_14\
     port map (
      Instr(1) => Instr(6),
      Instr(0) => Instr(22),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(25),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(9),
      Y(1) => Y(6),
      Y(0) => Y(22)
    );
\Mux_Loop[7].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_15\
     port map (
      Instr(1) => Instr(7),
      Instr(0) => Instr(23),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(24),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(8),
      Y(1) => Y(7),
      Y(0) => Y(23)
    );
\Mux_Loop[8].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_16\
     port map (
      Instr(1) => Instr(8),
      Instr(0) => Instr(24),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(23),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(7),
      Y(1) => Y(8),
      Y(0) => Y(24)
    );
\Mux_Loop[9].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_17\
     port map (
      Instr(1) => Instr(9),
      Instr(0) => Instr(25),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(22),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(6),
      Y(1) => Y(9),
      Y(0) => Y(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM_Core is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Disable_0 : out STD_LOGIC;
    Ext_NM_BRK : out STD_LOGIC;
    Debug_SYS_Rst : out STD_LOGIC;
    Dbg_Rst_0 : out STD_LOGIC;
    Dbg_Reg_En_0 : out STD_LOGIC_VECTOR ( 0 to 7 );
    completion_status131_out : out STD_LOGIC;
    \mb_data_overrun1__0\ : out STD_LOGIC;
    Dbg_Shift_0 : out STD_LOGIC;
    Ext_JTAG_SEL : out STD_LOGIC;
    tdo : out STD_LOGIC;
    \Use_Serial_Unified_Completion.sample_1_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Serial_Unified_Completion.count_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    sel_n_reg : in STD_LOGIC;
    shift_n_reset : in STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_status_reg[0]\ : in STD_LOGIC;
    SEL : in STD_LOGIC;
    Ext_JTAG_TDO : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_TDO_0 : in STD_LOGIC;
    \Use_Serial_Unified_Completion.count_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Serial_Unified_Completion.mb_instr_overrun_reg\ : in STD_LOGIC;
    Ext_JTAG_TDI : in STD_LOGIC;
    \shift_Count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Serial_Unified_Completion.count_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM_Core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM_Core is
  signal Config_Reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MDM_SEL : STD_LOGIC;
  signal PORT_Selector : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PORT_Selector_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TDI_Shifter : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TDI_Shifter0 : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_10_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_11_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_12_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_5_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_6_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_7_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_8_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_9_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_gate_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_2_n_0\ : STD_LOGIC;
  signal config_with_scan_reset : STD_LOGIC;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \Use_BSCAN.Config_Reg_reg[0]\ : label is "yes";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11\ : label is "U0/mdm_0/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11\ : label is "U0/mdm_0/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11 ";
  attribute SHREG_EXTRACT of \Use_BSCAN.Config_Reg_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \Use_BSCAN.Config_Reg_reg[25]\ : label is "yes";
  attribute srl_bus_name of \Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0\ : label is "U0/mdm_0/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg ";
  attribute srl_name of \Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0\ : label is "U0/mdm_0/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0 ";
  attribute SHREG_EXTRACT of \Use_BSCAN.Config_Reg_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \Use_BSCAN.Config_Reg_reg[30]\ : label is "yes";
  attribute srl_bus_name of \Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2\ : label is "U0/mdm_0/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg ";
  attribute srl_name of \Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2\ : label is "U0/mdm_0/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2 ";
  attribute SHREG_EXTRACT of \Use_BSCAN.Config_Reg_reg[9]\ : label is "yes";
begin
Ext_JTAG_SEL_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => SEL,
      I1 => PORT_Selector(1),
      I2 => PORT_Selector(0),
      I3 => PORT_Selector(3),
      I4 => PORT_Selector(2),
      O => Ext_JTAG_SEL
    );
JTAG_CONTROL_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_JTAG_CONTROL
     port map (
      AR(0) => config_with_scan_reset,
      CLK => CLK,
      D(0) => D(0),
      Dbg_Reg_En_0(0 to 7) => Dbg_Reg_En_0(0 to 7),
      Dbg_Rst_0 => Dbg_Rst_0,
      Dbg_Shift_0 => Dbg_Shift_0,
      Dbg_TDO_0 => Dbg_TDO_0,
      Debug_SYS_Rst => Debug_SYS_Rst,
      E(0) => E(0),
      Ext_JTAG_TDI => Ext_JTAG_TDI,
      Ext_NM_BRK => Ext_NM_BRK,
      Q(0) => Q(0),
      SEL => SEL,
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Use_BSCAN.command_reg[6]_0\ => completion_status131_out,
      \Use_Serial_Unified_Completion.completion_status_reg[0]_0\ => \Use_Serial_Unified_Completion.completion_status_reg[0]\,
      \Use_Serial_Unified_Completion.count_reg[5]_0\(0) => \Use_Serial_Unified_Completion.count_reg[5]\(0),
      \Use_Serial_Unified_Completion.count_reg[5]_1\(0) => \Use_Serial_Unified_Completion.count_reg[5]_1\(0),
      \Use_Serial_Unified_Completion.count_reg[5]_2\(0) => \Use_Serial_Unified_Completion.count_reg[5]_0\(0),
      \Use_Serial_Unified_Completion.mb_instr_overrun_reg_0\ => \Use_Serial_Unified_Completion.mb_instr_overrun_reg\,
      \Use_Serial_Unified_Completion.sample_1_reg[15]_0\(0) => \Use_Serial_Unified_Completion.sample_1_reg[15]\(0),
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \command_1_reg[7]_0\(3 downto 0) => PORT_Selector(3 downto 0),
      \mb_data_overrun1__0\ => \mb_data_overrun1__0\,
      sel_n_reg_0 => sel_n_reg,
      sel_n_reg_1 => \Use_E2.BSCANE2_I_i_2_n_0\,
      \shift_Count_reg[0]_0\(0) => \shift_Count_reg[0]\(0),
      tdo => tdo
    );
\Use_BSCAN.Config_Reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_n_0_[1]\,
      Q => Config_Reg(0)
    );
\Use_BSCAN.Config_Reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_gate__0_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_n_0_[10]\
    );
\Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12\: unisim.vcomponents.FDRE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      D => \Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12_n_0\,
      R => '0'
    );
\Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => \Using_FPGA.Native\,
      D => \Use_BSCAN.Config_Reg_reg_n_0_[25]\,
      Q => \Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11_n_0\
    );
\Use_BSCAN.Config_Reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      D => \Use_BSCAN.Config_Reg_reg_n_0_[2]\,
      PRE => shift_n_reset,
      Q => \Use_BSCAN.Config_Reg_reg_n_0_[1]\
    );
\Use_BSCAN.Config_Reg_reg[25]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      D => \Use_BSCAN.Config_Reg_reg_n_0_[26]\,
      PRE => shift_n_reset,
      Q => \Use_BSCAN.Config_Reg_reg_n_0_[25]\
    );
\Use_BSCAN.Config_Reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_gate_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_n_0_[26]\
    );
\Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      D => \Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1_n_0\,
      R => '0'
    );
\Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \Using_FPGA.Native\,
      D => \Use_BSCAN.Config_Reg_reg_n_0_[30]\,
      Q => \Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0_n_0\
    );
\Use_BSCAN.Config_Reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      D => \Use_BSCAN.Config_Reg_reg_n_0_[3]\,
      PRE => shift_n_reset,
      Q => \Use_BSCAN.Config_Reg_reg_n_0_[2]\
    );
\Use_BSCAN.Config_Reg_reg[30]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      D => '0',
      PRE => shift_n_reset,
      Q => \Use_BSCAN.Config_Reg_reg_n_0_[30]\
    );
\Use_BSCAN.Config_Reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_gate__1_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_n_0_[3]\
    );
\Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      D => \Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3_n_0\,
      R => '0'
    );
\Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \Using_FPGA.Native\,
      D => \Use_BSCAN.Config_Reg_reg_n_0_[9]\,
      Q => \Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2_n_0\
    );
\Use_BSCAN.Config_Reg_reg[9]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      D => \Use_BSCAN.Config_Reg_reg_n_0_[10]\,
      PRE => shift_n_reset,
      Q => \Use_BSCAN.Config_Reg_reg_n_0_[9]\
    );
\Use_BSCAN.Config_Reg_reg_c\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => '1',
      Q => \Use_BSCAN.Config_Reg_reg_c_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_0\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_0_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_1\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_0_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_1_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_10\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_9_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_10_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_11\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_10_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_11_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_12\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_11_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_12_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_2\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_1_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_2_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_3\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_2_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_3_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_4\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_3_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_4_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_5\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_4_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_5_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_6\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_5_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_6_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_7\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_6_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_7_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_8\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_7_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_8_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_9\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_8_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_9_n_0\
    );
\Use_BSCAN.Config_Reg_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1_n_0\,
      I1 => \Use_BSCAN.Config_Reg_reg_c_1_n_0\,
      O => \Use_BSCAN.Config_Reg_reg_gate_n_0\
    );
\Use_BSCAN.Config_Reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12_n_0\,
      I1 => \Use_BSCAN.Config_Reg_reg_c_12_n_0\,
      O => \Use_BSCAN.Config_Reg_reg_gate__0_n_0\
    );
\Use_BSCAN.Config_Reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3_n_0\,
      I1 => \Use_BSCAN.Config_Reg_reg_c_3_n_0\,
      O => \Use_BSCAN.Config_Reg_reg_gate__1_n_0\
    );
\Use_BSCAN.PORT_Selector_1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => SEL,
      I1 => PORT_Selector(0),
      I2 => PORT_Selector(1),
      I3 => PORT_Selector(3),
      I4 => PORT_Selector(2),
      O => MDM_SEL
    );
\Use_BSCAN.PORT_Selector_1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => MDM_SEL,
      CLR => AR(0),
      D => TDI_Shifter(0),
      Q => PORT_Selector_1(0)
    );
\Use_BSCAN.PORT_Selector_1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => MDM_SEL,
      CLR => AR(0),
      D => TDI_Shifter(1),
      Q => PORT_Selector_1(1)
    );
\Use_BSCAN.PORT_Selector_1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => MDM_SEL,
      CLR => AR(0),
      D => TDI_Shifter(2),
      Q => PORT_Selector_1(2)
    );
\Use_BSCAN.PORT_Selector_1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => MDM_SEL,
      CLR => AR(0),
      D => TDI_Shifter(3),
      Q => PORT_Selector_1(3)
    );
\Use_BSCAN.PORT_Selector_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => PORT_Selector_1(0),
      Q => PORT_Selector(0)
    );
\Use_BSCAN.PORT_Selector_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => PORT_Selector_1(1),
      Q => PORT_Selector(1)
    );
\Use_BSCAN.PORT_Selector_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => PORT_Selector_1(2),
      Q => PORT_Selector(2)
    );
\Use_BSCAN.PORT_Selector_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => PORT_Selector_1(3),
      Q => PORT_Selector(3)
    );
\Use_BSCAN.TDI_Shifter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => PORT_Selector(2),
      I1 => PORT_Selector(3),
      I2 => PORT_Selector(1),
      I3 => PORT_Selector(0),
      I4 => SEL,
      I5 => \Use_Serial_Unified_Completion.completion_status_reg[0]\,
      O => TDI_Shifter0
    );
\Use_BSCAN.TDI_Shifter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => TDI_Shifter0,
      CLR => AR(0),
      D => TDI_Shifter(1),
      Q => TDI_Shifter(0)
    );
\Use_BSCAN.TDI_Shifter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => TDI_Shifter0,
      CLR => AR(0),
      D => TDI_Shifter(2),
      Q => TDI_Shifter(1)
    );
\Use_BSCAN.TDI_Shifter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => TDI_Shifter0,
      CLR => AR(0),
      D => TDI_Shifter(3),
      Q => TDI_Shifter(2)
    );
\Use_BSCAN.TDI_Shifter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => TDI_Shifter0,
      CLR => AR(0),
      D => Ext_JTAG_TDI,
      Q => TDI_Shifter(3)
    );
\Use_BSCAN.jtag_disable_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => config_with_scan_reset,
      Q => Dbg_Disable_0
    );
\Use_E2.BSCANE2_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEEEFFEEEE"
    )
        port map (
      I0 => PORT_Selector(2),
      I1 => PORT_Selector(3),
      I2 => Ext_JTAG_TDO,
      I3 => PORT_Selector(0),
      I4 => Config_Reg(0),
      I5 => PORT_Selector(1),
      O => \Use_E2.BSCANE2_I_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_AUX_RESET_HIGH : string;
  attribute C_AUX_RESET_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is "1'b0";
  attribute C_AUX_RST_WIDTH : integer;
  attribute C_AUX_RST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is 4;
  attribute C_EXT_RESET_HIGH : string;
  attribute C_EXT_RESET_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is "1'b1";
  attribute C_EXT_RST_WIDTH : integer;
  attribute C_EXT_RST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is 4;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is "artix7";
  attribute C_NUM_BUS_RST : integer;
  attribute C_NUM_BUS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is 1;
  attribute C_NUM_INTERCONNECT_ARESETN : integer;
  attribute C_NUM_INTERCONNECT_ARESETN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is 1;
  attribute C_NUM_PERP_ARESETN : integer;
  attribute C_NUM_PERP_ARESETN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is 1;
  attribute C_NUM_PERP_RST : integer;
  attribute C_NUM_PERP_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset is
  signal Bsr_out : STD_LOGIC;
  signal MB_out : STD_LOGIC;
  signal Pr_out : STD_LOGIC;
  signal SEQ_n_3 : STD_LOGIC;
  signal SEQ_n_4 : STD_LOGIC;
  signal lpf_int : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \BSR_OUT_DFF[0].FDRE_BSR\ : label is "PRIMITIVE";
  attribute BOX_TYPE of FDRE_inst : label is "PRIMITIVE";
  attribute BOX_TYPE of \PR_OUT_DFF[0].FDRE_PER\ : label is "PRIMITIVE";
begin
\ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => SEQ_n_3,
      Q => interconnect_aresetn(0),
      R => '0'
    );
\ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => SEQ_n_4,
      Q => peripheral_aresetn(0),
      R => '0'
    );
\BSR_OUT_DFF[0].FDRE_BSR\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => Bsr_out,
      Q => bus_struct_reset(0),
      R => '0'
    );
EXT_LPF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lpf
     port map (
      aux_reset_in => aux_reset_in,
      dcm_locked => dcm_locked,
      ext_reset_in => ext_reset_in,
      lpf_int => lpf_int,
      mb_debug_sys_rst => mb_debug_sys_rst,
      slowest_sync_clk => slowest_sync_clk
    );
FDRE_inst: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => MB_out,
      Q => mb_reset,
      R => '0'
    );
\PR_OUT_DFF[0].FDRE_PER\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => Pr_out,
      Q => peripheral_reset(0),
      R => '0'
    );
SEQ: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sequence_psr
     port map (
      Bsr_out => Bsr_out,
      MB_out => MB_out,
      Pr_out => Pr_out,
      bsr_reg_0 => SEQ_n_3,
      lpf_int => lpf_int,
      pr_reg_0 => SEQ_n_4,
      slowest_sync_clk => slowest_sync_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU is
  port (
    LO : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    raw_Data_Addr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    carry_In : in STD_LOGIC;
    \trace_data_address_i_reg[0]\ : in STD_LOGIC;
    Unsigned_Op : in STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 27 downto 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    Op1_Logic : in STD_LOGIC;
    S : in STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    EX_Op1 : in STD_LOGIC;
    \Using_FPGA.Native_I2\ : in STD_LOGIC;
    \Using_FPGA.Native_I2_0\ : in STD_LOGIC;
    Op2 : in STD_LOGIC;
    \trace_data_address_i_reg[29]\ : in STD_LOGIC;
    \trace_data_address_i_reg[28]\ : in STD_LOGIC;
    \trace_data_address_i_reg[28]_0\ : in STD_LOGIC;
    \trace_data_address_i_reg[27]\ : in STD_LOGIC;
    \trace_data_address_i_reg[26]\ : in STD_LOGIC;
    \trace_data_address_i_reg[25]\ : in STD_LOGIC;
    \trace_data_address_i_reg[24]\ : in STD_LOGIC;
    \trace_data_address_i_reg[23]\ : in STD_LOGIC;
    \trace_data_address_i_reg[22]\ : in STD_LOGIC;
    \trace_data_address_i_reg[21]\ : in STD_LOGIC;
    \trace_data_address_i_reg[20]\ : in STD_LOGIC;
    \trace_data_address_i_reg[19]\ : in STD_LOGIC;
    \trace_data_address_i_reg[18]\ : in STD_LOGIC;
    \trace_data_address_i_reg[17]\ : in STD_LOGIC;
    \trace_data_address_i_reg[16]\ : in STD_LOGIC;
    \trace_data_address_i_reg[15]\ : in STD_LOGIC;
    \trace_data_address_i_reg[14]\ : in STD_LOGIC;
    \trace_data_address_i_reg[13]\ : in STD_LOGIC;
    \trace_data_address_i_reg[12]\ : in STD_LOGIC;
    \trace_data_address_i_reg[11]\ : in STD_LOGIC;
    \trace_data_address_i_reg[10]\ : in STD_LOGIC;
    \trace_data_address_i_reg[9]\ : in STD_LOGIC;
    \trace_data_address_i_reg[8]\ : in STD_LOGIC;
    \trace_data_address_i_reg[7]\ : in STD_LOGIC;
    \trace_data_address_i_reg[6]\ : in STD_LOGIC;
    \trace_data_address_i_reg[5]\ : in STD_LOGIC;
    \trace_data_address_i_reg[4]\ : in STD_LOGIC;
    \trace_data_address_i_reg[3]\ : in STD_LOGIC;
    \trace_data_address_i_reg[2]\ : in STD_LOGIC;
    \trace_data_address_i_reg[1]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU is
  signal alu_carry_1 : STD_LOGIC;
  signal alu_carry_10 : STD_LOGIC;
  signal alu_carry_11 : STD_LOGIC;
  signal alu_carry_12 : STD_LOGIC;
  signal alu_carry_13 : STD_LOGIC;
  signal alu_carry_14 : STD_LOGIC;
  signal alu_carry_15 : STD_LOGIC;
  signal alu_carry_16 : STD_LOGIC;
  signal alu_carry_17 : STD_LOGIC;
  signal alu_carry_18 : STD_LOGIC;
  signal alu_carry_19 : STD_LOGIC;
  signal alu_carry_2 : STD_LOGIC;
  signal alu_carry_20 : STD_LOGIC;
  signal alu_carry_21 : STD_LOGIC;
  signal alu_carry_22 : STD_LOGIC;
  signal alu_carry_23 : STD_LOGIC;
  signal alu_carry_24 : STD_LOGIC;
  signal alu_carry_25 : STD_LOGIC;
  signal alu_carry_26 : STD_LOGIC;
  signal alu_carry_27 : STD_LOGIC;
  signal alu_carry_28 : STD_LOGIC;
  signal alu_carry_29 : STD_LOGIC;
  signal alu_carry_3 : STD_LOGIC;
  signal alu_carry_30 : STD_LOGIC;
  signal alu_carry_31 : STD_LOGIC;
  signal alu_carry_4 : STD_LOGIC;
  signal alu_carry_5 : STD_LOGIC;
  signal alu_carry_6 : STD_LOGIC;
  signal alu_carry_7 : STD_LOGIC;
  signal alu_carry_8 : STD_LOGIC;
  signal alu_carry_9 : STD_LOGIC;
  signal alu_carry_in : STD_LOGIC;
  signal control_carry : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_100 : STD_LOGIC;
  signal lopt_101 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal lopt_42 : STD_LOGIC;
  signal lopt_43 : STD_LOGIC;
  signal lopt_44 : STD_LOGIC;
  signal lopt_45 : STD_LOGIC;
  signal lopt_46 : STD_LOGIC;
  signal lopt_47 : STD_LOGIC;
  signal lopt_48 : STD_LOGIC;
  signal lopt_49 : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_50 : STD_LOGIC;
  signal lopt_51 : STD_LOGIC;
  signal lopt_52 : STD_LOGIC;
  signal lopt_53 : STD_LOGIC;
  signal lopt_54 : STD_LOGIC;
  signal lopt_55 : STD_LOGIC;
  signal lopt_56 : STD_LOGIC;
  signal lopt_57 : STD_LOGIC;
  signal lopt_58 : STD_LOGIC;
  signal lopt_59 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_60 : STD_LOGIC;
  signal lopt_61 : STD_LOGIC;
  signal lopt_62 : STD_LOGIC;
  signal lopt_63 : STD_LOGIC;
  signal lopt_64 : STD_LOGIC;
  signal lopt_65 : STD_LOGIC;
  signal lopt_66 : STD_LOGIC;
  signal lopt_67 : STD_LOGIC;
  signal lopt_68 : STD_LOGIC;
  signal lopt_69 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_70 : STD_LOGIC;
  signal lopt_71 : STD_LOGIC;
  signal lopt_72 : STD_LOGIC;
  signal lopt_73 : STD_LOGIC;
  signal lopt_74 : STD_LOGIC;
  signal lopt_75 : STD_LOGIC;
  signal lopt_76 : STD_LOGIC;
  signal lopt_77 : STD_LOGIC;
  signal lopt_78 : STD_LOGIC;
  signal lopt_79 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_80 : STD_LOGIC;
  signal lopt_81 : STD_LOGIC;
  signal lopt_82 : STD_LOGIC;
  signal lopt_83 : STD_LOGIC;
  signal lopt_84 : STD_LOGIC;
  signal lopt_85 : STD_LOGIC;
  signal lopt_86 : STD_LOGIC;
  signal lopt_87 : STD_LOGIC;
  signal lopt_88 : STD_LOGIC;
  signal lopt_89 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal lopt_90 : STD_LOGIC;
  signal lopt_91 : STD_LOGIC;
  signal lopt_92 : STD_LOGIC;
  signal lopt_93 : STD_LOGIC;
  signal lopt_94 : STD_LOGIC;
  signal lopt_95 : STD_LOGIC;
  signal lopt_96 : STD_LOGIC;
  signal lopt_97 : STD_LOGIC;
  signal lopt_98 : STD_LOGIC;
  signal lopt_99 : STD_LOGIC;
begin
  lopt <= lopt_96;
  lopt_100 <= lopt_4;
  lopt_101 <= lopt_5;
  lopt_3 <= lopt_99;
  lopt_97 <= lopt_1;
  lopt_98 <= lopt_2;
\No_Carry_Decoding.CarryIn_MUXCY\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_730
     port map (
      CI => alu_carry_in,
      carry_In => carry_In,
      control_carry => control_carry,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => \^lopt_2\,
      lopt_3 => \^lopt_3\,
      lopt_4 => \^lopt_4\,
      lopt_5 => \^lopt_5\,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
\No_Carry_Decoding.alu_carry_select_LUT\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized3\
     port map (
      carry_In => carry_In,
      control_carry => control_carry
    );
\Using_FPGA.ALL_Bits[0].ALU_Bit_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized2\
     port map (
      LO => alu_carry_31,
      Op1_Logic => Op1_Logic,
      S => S,
      Unsigned_Op => Unsigned_Op,
      \Using_FPGA.Native\ => LO,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(29),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_96,
      lopt_1 => lopt_97,
      lopt_2 => lopt_98,
      lopt_3 => lopt_99,
      lopt_4 => lopt_100,
      lopt_5 => lopt_101,
      op2_C(0) => op2_C(27),
      \trace_data_address_i_reg[0]\ => \trace_data_address_i_reg[0]\
    );
\Using_FPGA.ALL_Bits[10].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit
     port map (
      EX_CarryOut => alu_carry_22,
      LO => alu_carry_21,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(19),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_63,
      lopt_1 => lopt_64,
      lopt_2 => lopt_65,
      lopt_3 => lopt_70,
      op2_C(0) => op2_C(17),
      \trace_data_address_i_reg[10]\ => \trace_data_address_i_reg[10]\
    );
\Using_FPGA.ALL_Bits[11].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_731
     port map (
      EX_CarryOut => alu_carry_21,
      LO => alu_carry_20,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(18),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_60,
      lopt_1 => lopt_61,
      lopt_2 => lopt_62,
      lopt_3 => lopt_69,
      op2_C(0) => op2_C(16),
      \trace_data_address_i_reg[11]\ => \trace_data_address_i_reg[11]\
    );
\Using_FPGA.ALL_Bits[12].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_732
     port map (
      EX_CarryOut => alu_carry_20,
      LO => alu_carry_19,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(17),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_60,
      lopt_1 => lopt_61,
      lopt_10 => lopt_70,
      lopt_11 => lopt_71,
      lopt_2 => lopt_62,
      lopt_3 => lopt_63,
      lopt_4 => lopt_64,
      lopt_5 => lopt_65,
      lopt_6 => lopt_66,
      lopt_7 => lopt_67,
      lopt_8 => lopt_68,
      lopt_9 => lopt_69,
      op2_C(0) => op2_C(15),
      \trace_data_address_i_reg[12]\ => \trace_data_address_i_reg[12]\
    );
\Using_FPGA.ALL_Bits[13].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_733
     port map (
      EX_CarryOut => alu_carry_19,
      LO => alu_carry_18,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(16),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_54,
      lopt_1 => lopt_55,
      lopt_2 => lopt_56,
      lopt_3 => lopt_59,
      op2_C(0) => op2_C(14),
      \trace_data_address_i_reg[13]\ => \trace_data_address_i_reg[13]\
    );
\Using_FPGA.ALL_Bits[14].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_734
     port map (
      EX_CarryOut => alu_carry_18,
      LO => alu_carry_17,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(15),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_51,
      lopt_1 => lopt_52,
      lopt_2 => lopt_53,
      lopt_3 => lopt_58,
      op2_C(0) => op2_C(13),
      \trace_data_address_i_reg[14]\ => \trace_data_address_i_reg[14]\
    );
\Using_FPGA.ALL_Bits[15].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_735
     port map (
      EX_CarryOut => alu_carry_17,
      LO => alu_carry_16,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(14),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_48,
      lopt_1 => lopt_49,
      lopt_2 => lopt_50,
      lopt_3 => lopt_57,
      op2_C(0) => op2_C(12),
      \trace_data_address_i_reg[15]\ => \trace_data_address_i_reg[15]\
    );
\Using_FPGA.ALL_Bits[16].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_736
     port map (
      EX_CarryOut => alu_carry_16,
      LO => alu_carry_15,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(13),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_48,
      lopt_1 => lopt_49,
      lopt_10 => lopt_58,
      lopt_11 => lopt_59,
      lopt_2 => lopt_50,
      lopt_3 => lopt_51,
      lopt_4 => lopt_52,
      lopt_5 => lopt_53,
      lopt_6 => lopt_54,
      lopt_7 => lopt_55,
      lopt_8 => lopt_56,
      lopt_9 => lopt_57,
      op2_C(0) => op2_C(11),
      \trace_data_address_i_reg[16]\ => \trace_data_address_i_reg[16]\
    );
\Using_FPGA.ALL_Bits[17].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_737
     port map (
      EX_CarryOut => alu_carry_15,
      LO => alu_carry_14,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(12),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_42,
      lopt_1 => lopt_43,
      lopt_2 => lopt_44,
      lopt_3 => lopt_47,
      op2_C(0) => op2_C(10),
      \trace_data_address_i_reg[17]\ => \trace_data_address_i_reg[17]\
    );
\Using_FPGA.ALL_Bits[18].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_738
     port map (
      EX_CarryOut => alu_carry_14,
      LO => alu_carry_13,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(11),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_39,
      lopt_1 => lopt_40,
      lopt_2 => lopt_41,
      lopt_3 => lopt_46,
      op2_C(0) => op2_C(9),
      \trace_data_address_i_reg[18]\ => \trace_data_address_i_reg[18]\
    );
\Using_FPGA.ALL_Bits[19].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_739
     port map (
      EX_CarryOut => alu_carry_13,
      LO => alu_carry_12,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(10),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_36,
      lopt_1 => lopt_37,
      lopt_2 => lopt_38,
      lopt_3 => lopt_45,
      op2_C(0) => op2_C(8),
      \trace_data_address_i_reg[19]\ => \trace_data_address_i_reg[19]\
    );
\Using_FPGA.ALL_Bits[1].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_740
     port map (
      EX_CarryOut => alu_carry_31,
      LO => alu_carry_30,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(28),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_90,
      lopt_1 => lopt_91,
      lopt_2 => lopt_92,
      lopt_3 => lopt_95,
      op2_C(0) => op2_C(26),
      \trace_data_address_i_reg[1]\ => \trace_data_address_i_reg[1]\
    );
\Using_FPGA.ALL_Bits[20].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_741
     port map (
      EX_CarryOut => alu_carry_12,
      LO => alu_carry_11,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(9),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_36,
      lopt_1 => lopt_37,
      lopt_10 => lopt_46,
      lopt_11 => lopt_47,
      lopt_2 => lopt_38,
      lopt_3 => lopt_39,
      lopt_4 => lopt_40,
      lopt_5 => lopt_41,
      lopt_6 => lopt_42,
      lopt_7 => lopt_43,
      lopt_8 => lopt_44,
      lopt_9 => lopt_45,
      op2_C(0) => op2_C(7),
      \trace_data_address_i_reg[20]\ => \trace_data_address_i_reg[20]\
    );
\Using_FPGA.ALL_Bits[21].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_742
     port map (
      EX_CarryOut => alu_carry_11,
      LO => alu_carry_10,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(8),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_30,
      lopt_1 => lopt_31,
      lopt_2 => lopt_32,
      lopt_3 => lopt_35,
      op2_C(0) => op2_C(6),
      \trace_data_address_i_reg[21]\ => \trace_data_address_i_reg[21]\
    );
\Using_FPGA.ALL_Bits[22].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_743
     port map (
      EX_CarryOut => alu_carry_10,
      LO => alu_carry_9,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(7),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_27,
      lopt_1 => lopt_28,
      lopt_2 => lopt_29,
      lopt_3 => lopt_34,
      op2_C(0) => op2_C(5),
      \trace_data_address_i_reg[22]\ => \trace_data_address_i_reg[22]\
    );
\Using_FPGA.ALL_Bits[23].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_744
     port map (
      EX_CarryOut => alu_carry_9,
      LO => alu_carry_8,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(6),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_24,
      lopt_1 => lopt_25,
      lopt_2 => lopt_26,
      lopt_3 => lopt_33,
      op2_C(0) => op2_C(4),
      \trace_data_address_i_reg[23]\ => \trace_data_address_i_reg[23]\
    );
\Using_FPGA.ALL_Bits[24].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_745
     port map (
      EX_CarryOut => alu_carry_8,
      LO => alu_carry_7,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(5),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_24,
      lopt_1 => lopt_25,
      lopt_10 => lopt_34,
      lopt_11 => lopt_35,
      lopt_2 => lopt_26,
      lopt_3 => lopt_27,
      lopt_4 => lopt_28,
      lopt_5 => lopt_29,
      lopt_6 => lopt_30,
      lopt_7 => lopt_31,
      lopt_8 => lopt_32,
      lopt_9 => lopt_33,
      op2_C(0) => op2_C(3),
      \trace_data_address_i_reg[24]\ => \trace_data_address_i_reg[24]\
    );
\Using_FPGA.ALL_Bits[25].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_746
     port map (
      EX_CarryOut => alu_carry_7,
      LO => alu_carry_6,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(4),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_18,
      lopt_1 => lopt_19,
      lopt_2 => lopt_20,
      lopt_3 => lopt_23,
      op2_C(0) => op2_C(2),
      \trace_data_address_i_reg[25]\ => \trace_data_address_i_reg[25]\
    );
\Using_FPGA.ALL_Bits[26].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_747
     port map (
      EX_CarryOut => alu_carry_6,
      LO => alu_carry_5,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(3),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_15,
      lopt_1 => lopt_16,
      lopt_2 => lopt_17,
      lopt_3 => lopt_22,
      op2_C(0) => op2_C(1),
      \trace_data_address_i_reg[26]\ => \trace_data_address_i_reg[26]\
    );
\Using_FPGA.ALL_Bits[27].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_748
     port map (
      EX_CarryOut => alu_carry_5,
      LO => alu_carry_4,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(2),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_2 => lopt_14,
      lopt_3 => lopt_21,
      op2_C(0) => op2_C(0),
      \trace_data_address_i_reg[27]\ => \trace_data_address_i_reg[27]\
    );
\Using_FPGA.ALL_Bits[28].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_749
     port map (
      EX_CarryOut => alu_carry_4,
      LO => alu_carry_3,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(1),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_10 => lopt_22,
      lopt_11 => lopt_23,
      lopt_2 => lopt_14,
      lopt_3 => lopt_15,
      lopt_4 => lopt_16,
      lopt_5 => lopt_17,
      lopt_6 => lopt_18,
      lopt_7 => lopt_19,
      lopt_8 => lopt_20,
      lopt_9 => lopt_21,
      \trace_data_address_i_reg[28]\ => \trace_data_address_i_reg[28]\,
      \trace_data_address_i_reg[28]_0\ => \trace_data_address_i_reg[28]_0\
    );
\Using_FPGA.ALL_Bits[29].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_750
     port map (
      EX_CarryOut => alu_carry_3,
      LO => alu_carry_2,
      Op2 => Op2,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => lopt_8,
      lopt_3 => lopt_11,
      \trace_data_address_i_reg[29]\ => \trace_data_address_i_reg[29]\
    );
\Using_FPGA.ALL_Bits[2].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_751
     port map (
      EX_CarryOut => alu_carry_30,
      LO => alu_carry_29,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(27),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_87,
      lopt_1 => lopt_88,
      lopt_2 => lopt_89,
      lopt_3 => lopt_94,
      op2_C(0) => op2_C(25),
      \trace_data_address_i_reg[2]\ => \trace_data_address_i_reg[2]\
    );
\Using_FPGA.ALL_Bits[30].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_752
     port map (
      EX_CarryOut => alu_carry_2,
      LO => alu_carry_1,
      \Using_FPGA.Native_I2\ => \Using_FPGA.Native_I2\,
      \Using_FPGA.Native_I2_0\ => \Using_FPGA.Native_I2_0\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => \^lopt_3\,
      lopt_1 => \^lopt_4\,
      lopt_2 => \^lopt_5\,
      lopt_3 => lopt_10,
      raw_Data_Addr(0) => raw_Data_Addr(1)
    );
\Using_FPGA.ALL_Bits[31].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_753
     port map (
      EX_CarryIn => alu_carry_in,
      EX_CarryOut => alu_carry_1,
      EX_Op1 => EX_Op1,
      EX_Op2 => EX_Op2,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\,
      lopt_3 => lopt_9,
      raw_Data_Addr(0) => raw_Data_Addr(0)
    );
\Using_FPGA.ALL_Bits[3].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_754
     port map (
      EX_CarryOut => alu_carry_29,
      LO => alu_carry_28,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(26),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_84,
      lopt_1 => lopt_85,
      lopt_2 => lopt_86,
      lopt_3 => lopt_93,
      op2_C(0) => op2_C(24),
      \trace_data_address_i_reg[3]\ => \trace_data_address_i_reg[3]\
    );
\Using_FPGA.ALL_Bits[4].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_755
     port map (
      EX_CarryOut => alu_carry_28,
      LO => alu_carry_27,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(25),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_84,
      lopt_1 => lopt_85,
      lopt_10 => lopt_94,
      lopt_11 => lopt_95,
      lopt_2 => lopt_86,
      lopt_3 => lopt_87,
      lopt_4 => lopt_88,
      lopt_5 => lopt_89,
      lopt_6 => lopt_90,
      lopt_7 => lopt_91,
      lopt_8 => lopt_92,
      lopt_9 => lopt_93,
      op2_C(0) => op2_C(23),
      \trace_data_address_i_reg[4]\ => \trace_data_address_i_reg[4]\
    );
\Using_FPGA.ALL_Bits[5].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_756
     port map (
      EX_CarryOut => alu_carry_27,
      LO => alu_carry_26,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(24),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_78,
      lopt_1 => lopt_79,
      lopt_2 => lopt_80,
      lopt_3 => lopt_83,
      op2_C(0) => op2_C(22),
      \trace_data_address_i_reg[5]\ => \trace_data_address_i_reg[5]\
    );
\Using_FPGA.ALL_Bits[6].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_757
     port map (
      EX_CarryOut => alu_carry_26,
      LO => alu_carry_25,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(23),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_75,
      lopt_1 => lopt_76,
      lopt_2 => lopt_77,
      lopt_3 => lopt_82,
      op2_C(0) => op2_C(21),
      \trace_data_address_i_reg[6]\ => \trace_data_address_i_reg[6]\
    );
\Using_FPGA.ALL_Bits[7].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_758
     port map (
      EX_CarryOut => alu_carry_25,
      LO => alu_carry_24,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(22),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_72,
      lopt_1 => lopt_73,
      lopt_2 => lopt_74,
      lopt_3 => lopt_81,
      op2_C(0) => op2_C(20),
      \trace_data_address_i_reg[7]\ => \trace_data_address_i_reg[7]\
    );
\Using_FPGA.ALL_Bits[8].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_759
     port map (
      EX_CarryOut => alu_carry_24,
      LO => alu_carry_23,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(21),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_72,
      lopt_1 => lopt_73,
      lopt_10 => lopt_82,
      lopt_11 => lopt_83,
      lopt_2 => lopt_74,
      lopt_3 => lopt_75,
      lopt_4 => lopt_76,
      lopt_5 => lopt_77,
      lopt_6 => lopt_78,
      lopt_7 => lopt_79,
      lopt_8 => lopt_80,
      lopt_9 => lopt_81,
      op2_C(0) => op2_C(19),
      \trace_data_address_i_reg[8]\ => \trace_data_address_i_reg[8]\
    );
\Using_FPGA.ALL_Bits[9].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_760
     port map (
      EX_CarryIn => alu_carry_22,
      EX_CarryOut => alu_carry_23,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(20),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_66,
      lopt_1 => lopt_67,
      lopt_2 => lopt_68,
      lopt_3 => lopt_71,
      op2_C(0) => op2_C(18),
      \trace_data_address_i_reg[9]\ => \trace_data_address_i_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Byte_Doublet_Handle is
  port (
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    O : out STD_LOGIC;
    byte_i_reg : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    Op1_Low : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \trace_data_address_i_reg[31]\ : in STD_LOGIC;
    isbyte : in STD_LOGIC;
    isdoublet : in STD_LOGIC;
    \trace_data_write_value_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Byte_Doublet_Handle;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Byte_Doublet_Handle is
  signal byte_selects_0 : STD_LOGIC;
  signal byte_selects_1 : STD_LOGIC;
  signal low_addr_i_0 : STD_LOGIC;
  signal low_addr_i_1 : STD_LOGIC;
  signal sel_Write_Mux_MSB : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\Not_Using_Long.BYTE_0_1_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized8\
     port map (
      D(1 downto 0) => D(1 downto 0),
      byte_selects_0 => byte_selects_0,
      byte_selects_1 => byte_selects_1,
      isbyte => isbyte,
      isdoublet => isdoublet
    );
\Not_Using_Long.BYTE_2_3_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized10\
     port map (
      D(1 downto 0) => D(3 downto 2),
      byte_selects_0 => byte_selects_0,
      byte_selects_1 => byte_selects_1,
      isbyte => isbyte,
      isdoublet => isdoublet
    );
\Not_Using_Long.LOW_ADDR_OUT_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized12\
     port map (
      D(1 downto 0) => D(29 downto 28),
      isbyte => isbyte,
      isdoublet => isdoublet,
      low_addr_i_0 => low_addr_i_0,
      low_addr_i_1 => low_addr_i_1
    );
\Not_Using_Long.byte_selects_i_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized6\
     port map (
      EX_Op2 => EX_Op2,
      Op1_Low(1 downto 0) => Op1_Low(1 downto 0),
      byte_selects_0 => byte_selects_0,
      byte_selects_1 => byte_selects_1,
      \trace_data_byte_enable_i_reg[1]\ => \trace_data_address_i_reg[31]\
    );
\Not_Using_Long.low_addr_i_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized4\
     port map (
      EX_Op2 => EX_Op2,
      Op1_Low(1 downto 0) => Op1_Low(1 downto 0),
      low_addr_i_0 => low_addr_i_0,
      low_addr_i_1 => low_addr_i_1,
      \trace_data_address_i_reg[31]\ => \trace_data_address_i_reg[31]\
    );
\Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.EXT_DATA_WRITE_MUX_MSB_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux4_8
     port map (
      D(15 downto 0) => D(27 downto 12),
      sel_Write_Mux_MSB(1 downto 0) => sel_Write_Mux_MSB(1 downto 0),
      \trace_data_write_value_i_reg[8]\(0 to 31) => \trace_data_write_value_i_reg[8]\(0 to 31)
    );
\Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[0].BYTESTEER_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_825\
     port map (
      D(1) => D(11),
      D(0) => D(7),
      isbyte => isbyte,
      \trace_data_write_value_i_reg[16]\(3) => \trace_data_write_value_i_reg[8]\(16),
      \trace_data_write_value_i_reg[16]\(2) => \trace_data_write_value_i_reg[8]\(20),
      \trace_data_write_value_i_reg[16]\(1) => \trace_data_write_value_i_reg[8]\(24),
      \trace_data_write_value_i_reg[16]\(0) => \trace_data_write_value_i_reg[8]\(28)
    );
\Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[1].BYTESTEER_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_826\
     port map (
      D(1) => D(10),
      D(0) => D(6),
      isbyte => isbyte,
      \trace_data_write_value_i_reg[17]\(3) => \trace_data_write_value_i_reg[8]\(17),
      \trace_data_write_value_i_reg[17]\(2) => \trace_data_write_value_i_reg[8]\(21),
      \trace_data_write_value_i_reg[17]\(1) => \trace_data_write_value_i_reg[8]\(25),
      \trace_data_write_value_i_reg[17]\(0) => \trace_data_write_value_i_reg[8]\(29)
    );
\Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[2].BYTESTEER_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_827\
     port map (
      D(1) => D(9),
      D(0) => D(5),
      isbyte => isbyte,
      \trace_data_write_value_i_reg[18]\(3) => \trace_data_write_value_i_reg[8]\(18),
      \trace_data_write_value_i_reg[18]\(2) => \trace_data_write_value_i_reg[8]\(22),
      \trace_data_write_value_i_reg[18]\(1) => \trace_data_write_value_i_reg[8]\(26),
      \trace_data_write_value_i_reg[18]\(0) => \trace_data_write_value_i_reg[8]\(30)
    );
\Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[3].BYTESTEER_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized16_828\
     port map (
      D(1) => D(8),
      D(0) => D(4),
      isbyte => isbyte,
      \trace_data_write_value_i_reg[19]\(3) => \trace_data_write_value_i_reg[8]\(19),
      \trace_data_write_value_i_reg[19]\(2) => \trace_data_write_value_i_reg[8]\(23),
      \trace_data_write_value_i_reg[19]\(1) => \trace_data_write_value_i_reg[8]\(27),
      \trace_data_write_value_i_reg[19]\(0) => \trace_data_write_value_i_reg[8]\(31)
    );
\Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized4\
     port map (
      O => O,
      byte_selects_1 => byte_selects_1,
      isbyte => isbyte,
      isdoublet => isdoublet
    );
\Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_RIGHT_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT2
     port map (
      byte_i_reg => byte_i_reg,
      byte_selects_0 => byte_selects_0,
      isbyte => isbyte
    );
\Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.WRITE_MSB_SEL_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized14\
     port map (
      isbyte => isbyte,
      isdoublet => isdoublet,
      sel_Write_Mux_MSB(1 downto 0) => sel_Write_Mux_MSB(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug is
  port (
    Sleep : out STD_LOGIC;
    dbg_brki_hit : out STD_LOGIC;
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 36 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    force_stop_cmd_i : out STD_LOGIC;
    force_stop_cmd_hold : out STD_LOGIC;
    delay_slot_instr_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.force_stop_cmd_i_reg_0\ : out STD_LOGIC;
    read_register_MSR_1 : out STD_LOGIC;
    register_write : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Sleep_Out : out STD_LOGIC;
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_TDO : out STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_block_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg_0\ : out STD_LOGIC;
    IReady0_out : out STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Clk : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Pause : in STD_LOGIC;
    Clk : in STD_LOGIC;
    dbg_brki_hit0 : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    no_sleeping : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    force_stop_cmd_hold0 : in STD_LOGIC;
    use_Imm_Reg : in STD_LOGIC;
    delay_slot_instr_reg_1 : in STD_LOGIC;
    branch_with_delay : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    reg_Write_dbg : in STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    Status_Reg_En : in STD_LOGIC;
    Dbg_TDO_INST_0_i_2_0 : in STD_LOGIC;
    Dbg_TDO_INST_0 : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TDO_INST_0_i_1 : in STD_LOGIC;
    Dbg_Shift : in STD_LOGIC;
    dbg_pause : in STD_LOGIC;
    \Serial_Dbg_Intf.status_reg_reg[25]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    has_inhibit_EX : in STD_LOGIC;
    wakeup_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    S66_out : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    IReady : in STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    dbg_clean_stop : in STD_LOGIC;
    ok_To_Stop : in STD_LOGIC;
    Sleep_Decode : in STD_LOGIC;
    ex_Valid_1st_cycle : in STD_LOGIC;
    \data_rd_reg_reg[30]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PC_EX_i : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Dbg_TDI : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \Serial_Dbg_Intf.status_reg_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_rd_reg_reg[28]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    jump : in STD_LOGIC;
    inHibit_EX : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug is
  signal A1 : STD_LOGIC;
  signal A2 : STD_LOGIC;
  signal A3 : STD_LOGIC;
  signal \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE_n_1\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_CPU_FDRSE_n_1\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_10\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_11\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_12\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_13\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_14\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_15\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_16\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_17\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_18\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_19\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_2\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_20\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_21\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_22\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_23\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_24\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_25\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_26\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_27\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_28\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_29\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_30\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_31\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_32\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_33\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_34\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_35\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_36\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_37\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_38\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_5\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_6\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_8\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_9\ : STD_LOGIC;
  signal \Area_Debug_Control.dbg_hit[0]_i_1_n_0\ : STD_LOGIC;
  signal \Area_Debug_Control.saved_reset_mode_sleep_1_i_1_n_0\ : STD_LOGIC;
  signal Command_Reg_En : STD_LOGIC;
  signal Control_Reg_En : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Dbg_TDO_INST_0_i_10_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_11_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_12_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_13_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_14_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_15_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_16_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_17_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_22_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_23_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_24_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_25_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_26_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_27_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_28_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_29_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_2_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_30_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_31_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_32_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_34_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_3_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_5_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_6_n_0 : STD_LOGIC;
  signal \^dbg_trig_ack_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dbg_trig_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Full_32_bit : STD_LOGIC;
  signal Full_32_bit_1 : STD_LOGIC;
  signal Instr_Insert_Reg_En : STD_LOGIC;
  signal Instr_Insert_Reg_En_1 : STD_LOGIC;
  signal \^lockstep_master_out\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal New_Dbg_Instr2_TCK : STD_LOGIC;
  signal New_Dbg_Instr_TCK : STD_LOGIC;
  signal New_Dbg_Instr_TCK0 : STD_LOGIC;
  signal Q_0 : STD_LOGIC;
  signal Raw : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.continue_from_brk_reg_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \^serial_dbg_intf.force_stop_cmd_i_reg_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[10]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[11]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[12]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[13]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[14]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[15]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[16]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[17]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[18]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[19]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[1]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[20]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[21]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[22]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[23]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[24]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[25]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[26]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[27]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[28]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[29]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[2]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[30]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[31]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[3]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[4]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[5]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[6]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[7]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[8]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[9]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_dbg_wakeup_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_16\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_17\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_stop_CPU_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.unchanged_i_1_n_0\ : STD_LOGIC;
  signal \^sleep_out\ : STD_LOGIC;
  signal \^use_serial_unified_completion.completion_block_reg\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_0\ : STD_LOGIC;
  signal \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1\ : STD_LOGIC;
  signal \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2\ : STD_LOGIC;
  signal capture_1 : STD_LOGIC;
  signal command_reg : STD_LOGIC_VECTOR ( 0 to 1 );
  signal command_reg_clear : STD_LOGIC;
  signal command_reg_clear_i_1_n_0 : STD_LOGIC;
  signal command_reg_rst : STD_LOGIC;
  signal config_with_scan_reset : STD_LOGIC;
  signal continue_from_brk0 : STD_LOGIC;
  signal continue_from_brk_TClk : STD_LOGIC;
  signal continue_from_brk_rst : STD_LOGIC;
  signal data_rd_reg : STD_LOGIC_VECTOR ( 0 to 32 );
  signal \data_rd_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal data_read_reg : STD_LOGIC_VECTOR ( 0 to 32 );
  signal \^dbg_brki_hit\ : STD_LOGIC;
  signal dbg_brki_hit_synced : STD_LOGIC;
  signal dbg_halt_reset_mode_i_1_n_0 : STD_LOGIC;
  signal dbg_halt_reset_mode_reg_n_0 : STD_LOGIC;
  signal dbg_stop_1 : STD_LOGIC;
  signal dbg_stop_Detected : STD_LOGIC;
  signal \^delay_slot_instr_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ex_piperun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of ex_piperun_for_ce : signal is std.standard.true;
  signal executing_i_1_n_0 : STD_LOGIC;
  signal force_stop_TClk : STD_LOGIC;
  signal force_stop_cmd_1 : STD_LOGIC;
  signal \^force_stop_cmd_hold\ : STD_LOGIC;
  signal \^force_stop_cmd_i\ : STD_LOGIC;
  signal force_stop_cmd_i0 : STD_LOGIC;
  signal force_stop_cmd_rst : STD_LOGIC;
  signal force_stop_overrun : STD_LOGIC;
  signal force_stop_overrun0 : STD_LOGIC;
  signal if_debug_ready_i0 : STD_LOGIC;
  signal instr_rd_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal instr_read_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m0_piperun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE of m0_piperun_for_ce : signal is std.standard.true;
  signal m1_piperun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE of m1_piperun_for_ce : signal is std.standard.true;
  signal m2_piperun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE of m2_piperun_for_ce : signal is std.standard.true;
  signal m3_piperun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE of m3_piperun_for_ce : signal is std.standard.true;
  signal mb_halted_1 : STD_LOGIC;
  signal normal_stop_TClk : STD_LOGIC;
  signal normal_stop_cmd_hold : STD_LOGIC;
  signal normal_stop_cmd_hold0 : STD_LOGIC;
  signal normal_stop_cmd_i : STD_LOGIC;
  signal normal_stop_cmd_i0 : STD_LOGIC;
  signal normal_stop_cmd_rst : STD_LOGIC;
  signal of_piperun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE of of_piperun_for_ce : signal is std.standard.true;
  signal p_0_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pause_synced : STD_LOGIC;
  signal pc_brk_1 : STD_LOGIC;
  signal read_register_MSR : STD_LOGIC;
  signal read_register_MSR0 : STD_LOGIC;
  signal \^read_register_msr_1\ : STD_LOGIC;
  signal read_register_PC : STD_LOGIC;
  signal read_register_PC0 : STD_LOGIC;
  signal read_register_PC_1 : STD_LOGIC;
  signal \^register_write\ : STD_LOGIC;
  signal reset_bool_for_rst : STD_LOGIC;
  attribute DIRECT_RESET : boolean;
  attribute DIRECT_RESET of reset_bool_for_rst : signal is std.standard.true;
  signal running_clock : STD_LOGIC;
  signal running_clock_rst : STD_LOGIC;
  signal running_clock_synced : STD_LOGIC;
  signal sample_synced : STD_LOGIC_VECTOR ( 0 to 9 );
  signal saved_reset_mode_dbg_halt : STD_LOGIC;
  signal saved_reset_mode_dbg_halt_i_1_n_0 : STD_LOGIC;
  signal saved_reset_mode_sleep : STD_LOGIC;
  signal saved_reset_mode_sleep_1 : STD_LOGIC;
  signal saved_reset_mode_sleep_i_1_n_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sel0_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal single_Step_N : STD_LOGIC;
  signal single_Step_N_i_1_n_0 : STD_LOGIC;
  signal single_Step_TClk : STD_LOGIC;
  signal single_step_N_1 : STD_LOGIC;
  signal single_step_count : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \single_step_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \single_step_count[1]_i_1_n_0\ : STD_LOGIC;
  signal sleep_reset_mode_i_1_n_0 : STD_LOGIC;
  signal sleep_reset_mode_i_2_n_0 : STD_LOGIC;
  signal sleep_synced : STD_LOGIC;
  signal start_dbg_exec_reg_n_0 : STD_LOGIC;
  signal start_single_cmd : STD_LOGIC;
  signal start_single_cmd0 : STD_LOGIC;
  signal start_single_step_i_1_n_0 : STD_LOGIC;
  signal start_single_step_reg_n_0 : STD_LOGIC;
  signal start_single_step_rst : STD_LOGIC;
  signal step_continue_1 : STD_LOGIC;
  signal sync : STD_LOGIC;
  signal sync_trig_ack_in_0_n_1 : STD_LOGIC;
  signal sync_trig_out_0_n_1 : STD_LOGIC;
  signal sync_trig_out_0_n_2 : STD_LOGIC;
  signal tdo_config_word1_0 : STD_LOGIC;
  signal tdo_config_word1_1 : STD_LOGIC;
  signal tdo_config_word1_10 : STD_LOGIC;
  signal tdo_config_word1_11 : STD_LOGIC;
  signal tdo_config_word1_13 : STD_LOGIC;
  signal tdo_config_word1_14 : STD_LOGIC;
  signal tdo_config_word1_5 : STD_LOGIC;
  signal tdo_config_word1_6 : STD_LOGIC;
  signal tdo_config_word1_7 : STD_LOGIC;
  signal tdo_config_word1_9 : STD_LOGIC;
  signal trig_ack_in_0_synced : STD_LOGIC;
  signal trig_ack_in_0_synced_1 : STD_LOGIC;
  signal trig_out_0_synced : STD_LOGIC;
  signal trig_out_0_synced_1 : STD_LOGIC;
  signal unchanged : STD_LOGIC;
  signal wb_read_imm_reg_1_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Area_Debug_Control.saved_reset_mode_sleep_1_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_11 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_24 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_26 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_5 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.dbg_wakeup_i_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of saved_reset_mode_dbg_halt_i_1 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of saved_reset_mode_sleep_i_1 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of sleep_reset_mode_i_2 : label is "soft_lutpair61";
begin
  D(0) <= \^d\(0);
  Dbg_Trig_Ack_Out(1 downto 0) <= \^dbg_trig_ack_out\(1 downto 0);
  Dbg_Trig_In(1 downto 0) <= \^dbg_trig_in\(1 downto 0);
  LOCKSTEP_Master_Out(36 downto 0) <= \^lockstep_master_out\(36 downto 0);
  \Serial_Dbg_Intf.force_stop_cmd_i_reg_0\ <= \^serial_dbg_intf.force_stop_cmd_i_reg_0\;
  Sleep_Out <= \^sleep_out\;
  \Use_Serial_Unified_Completion.completion_block_reg\ <= \^use_serial_unified_completion.completion_block_reg\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  dbg_brki_hit <= \^dbg_brki_hit\;
  delay_slot_instr_reg_0(0) <= \^delay_slot_instr_reg_0\(0);
  force_stop_cmd_hold <= \^force_stop_cmd_hold\;
  force_stop_cmd_i <= \^force_stop_cmd_i\;
  of_piperun_for_ce <= of_PipeRun;
  read_register_MSR_1 <= \^read_register_msr_1\;
  register_write <= \^register_write\;
  reset_bool_for_rst <= sync_reset;
\Area_Debug_Control.Dbg_Inhibit_EX_FDRSE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE
     port map (
      Clk => Clk,
      Q(0) => \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      S => S,
      \Use_Async_Reset.sync_reset_reg\ => \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE_n_1\,
      \Using_FPGA.Native_0\ => \^using_fpga.native_0\,
      \Using_FPGA.Native_1\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_2\,
      \Using_FPGA.Native_2\ => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1\,
      \Using_FPGA.Native_3\ => start_dbg_exec_reg_n_0,
      \Using_FPGA.Native_4\ => dbg_halt_reset_mode_reg_n_0,
      \Using_FPGA.Native_5\ => start_single_step_reg_n_0,
      \Using_FPGA.Native_6\ => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      saved_reset_mode_sleep => saved_reset_mode_sleep,
      sync_reset => reset_bool_for_rst
    );
\Area_Debug_Control.Stop_CPU_FDRSE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_18
     port map (
      Clk => Clk,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Area_Debug_Control.Stop_CPU_FDRSE_n_1\,
      \Using_FPGA.Native_2\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_2\,
      \Using_FPGA.Native_3\ => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1\,
      \Using_FPGA.Native_4\ => \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE_n_1\,
      \Using_FPGA.Native_5\ => \Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg_n_0\,
      saved_reset_mode_sleep => saved_reset_mode_sleep,
      sync_reset => reset_bool_for_rst
    );
\Area_Debug_Control.Stop_Instr_Fetch_FDRSE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_19
     port map (
      \Area_Debug_Control.force_stop_cmd_1_reg\ => \^force_stop_cmd_hold\,
      \Area_Debug_Control.force_stop_cmd_1_reg_0\ => \^force_stop_cmd_i\,
      \Area_Optimized.register_write_reg\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_8\,
      Clk => Clk,
      D(29) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_9\,
      D(28) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_10\,
      D(27) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_11\,
      D(26) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_12\,
      D(25) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_13\,
      D(24) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_14\,
      D(23) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_15\,
      D(22) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_16\,
      D(21) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_17\,
      D(20) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_18\,
      D(19) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_19\,
      D(18) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_20\,
      D(17) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_21\,
      D(16) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_22\,
      D(15) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_23\,
      D(14) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_24\,
      D(13) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_25\,
      D(12) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_26\,
      D(11) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_27\,
      D(10) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_28\,
      D(9) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_29\,
      D(8) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_30\,
      D(7) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_31\,
      D(6) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_32\,
      D(5) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_33\,
      D(4) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_34\,
      D(3) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_35\,
      D(2) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_36\,
      D(1) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_37\,
      D(0) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_38\,
      Dbg_Clean_Stop_reg => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_2\,
      E(0) => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      PC_EX_i(12 downto 0) => PC_EX_i(12 downto 0),
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      S => S,
      \Serial_Dbg_Intf.force_stop_cmd_i_reg\ => \^serial_dbg_intf.force_stop_cmd_i_reg_0\,
      \Serial_Dbg_Intf.normal_stop_cmd_i_reg\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_6\,
      \Use_Async_Reset.sync_reset_reg\ => \Use_Async_Reset.sync_reset_reg\,
      \Use_Async_Reset.sync_reset_reg_0\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_5\,
      \Using_FPGA.Native_0\ => \^lockstep_master_out\(34),
      \Using_FPGA.Native_1\ => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1\,
      \Using_FPGA.Native_2\ => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\,
      \Using_FPGA.Native_3\ => dbg_halt_reset_mode_reg_n_0,
      \Using_FPGA.Native_4\ => \^sleep_out\,
      \Using_FPGA.Native_5\ => \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE_n_1\,
      \data_rd_reg_reg[0]\ => \^register_write\,
      \data_rd_reg_reg[0]_0\(29 downto 0) => \Serial_Dbg_Intf.status_reg_reg[25]_0\(29 downto 0),
      \data_rd_reg_reg[15]\ => \^read_register_msr_1\,
      \data_rd_reg_reg[30]\(0) => \data_rd_reg_reg[30]_0\(0),
      \data_rd_reg_reg[32]\ => \^lockstep_master_out\(35),
      \data_rd_reg_reg[32]_0\ => \^using_fpga.native_0\,
      dbg_clean_stop => dbg_clean_stop,
      dbg_stop_Detected => dbg_stop_Detected,
      ex_Valid_1st_cycle => ex_Valid_1st_cycle,
      normal_stop_cmd_hold => normal_stop_cmd_hold,
      normal_stop_cmd_i => normal_stop_cmd_i,
      ok_To_Stop => ok_To_Stop,
      read_register_PC_1 => read_register_PC_1,
      saved_reset_mode_dbg_halt => saved_reset_mode_dbg_halt,
      saved_reset_mode_sleep => saved_reset_mode_sleep,
      saved_reset_mode_sleep_1 => saved_reset_mode_sleep_1,
      sync_reset => reset_bool_for_rst
    );
\Area_Debug_Control.dbg_brki_hit_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => dbg_brki_hit0,
      Q => \^dbg_brki_hit\,
      R => reset_bool_for_rst
    );
\Area_Debug_Control.dbg_hit[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A300A0"
    )
        port map (
      I0 => single_step_N_1,
      I1 => step_continue_1,
      I2 => pc_brk_1,
      I3 => reset_bool_for_rst,
      I4 => Raw,
      O => \Area_Debug_Control.dbg_hit[0]_i_1_n_0\
    );
\Area_Debug_Control.dbg_hit_i_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2\,
      Q => pc_brk_1,
      R => reset_bool_for_rst
    );
\Area_Debug_Control.dbg_hit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Area_Debug_Control.dbg_hit[0]_i_1_n_0\,
      Q => Raw,
      R => '0'
    );
\Area_Debug_Control.dbg_stop_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Dbg_Stop,
      Q => dbg_stop_1,
      R => reset_bool_for_rst
    );
\Area_Debug_Control.dbg_stop_Detected_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sync_trig_out_0_n_1,
      Q => dbg_stop_Detected,
      R => '0'
    );
\Area_Debug_Control.force_stop_cmd_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^serial_dbg_intf.force_stop_cmd_i_reg_0\,
      Q => force_stop_cmd_1,
      R => reset_bool_for_rst
    );
\Area_Debug_Control.force_stop_cmd_hold_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => force_stop_cmd_hold0,
      Q => \^force_stop_cmd_hold\,
      R => reset_bool_for_rst
    );
\Area_Debug_Control.force_stop_overrun_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => force_stop_cmd_1,
      I1 => \^force_stop_cmd_hold\,
      I2 => \^force_stop_cmd_i\,
      O => force_stop_overrun0
    );
\Area_Debug_Control.force_stop_overrun_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => force_stop_overrun0,
      Q => force_stop_overrun,
      R => reset_bool_for_rst
    );
\Area_Debug_Control.mb_halted_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_5\,
      Q => \^d\(0),
      R => '0'
    );
\Area_Debug_Control.normal_stop_cmd_hold_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000EEEEEEEEE"
    )
        port map (
      I0 => normal_stop_cmd_hold,
      I1 => normal_stop_cmd_i,
      I2 => \^force_stop_cmd_i\,
      I3 => \^force_stop_cmd_hold\,
      I4 => dbg_clean_stop,
      I5 => ok_To_Stop,
      O => normal_stop_cmd_hold0
    );
\Area_Debug_Control.normal_stop_cmd_hold_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => normal_stop_cmd_hold0,
      Q => normal_stop_cmd_hold,
      R => reset_bool_for_rst
    );
\Area_Debug_Control.saved_reset_mode_sleep_1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Reset_Mode(1),
      I1 => Reset_Mode(0),
      I2 => reset_bool_for_rst,
      I3 => saved_reset_mode_sleep,
      O => \Area_Debug_Control.saved_reset_mode_sleep_1_i_1_n_0\
    );
\Area_Debug_Control.saved_reset_mode_sleep_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Area_Debug_Control.saved_reset_mode_sleep_1_i_1_n_0\,
      Q => saved_reset_mode_sleep_1,
      R => '0'
    );
\Area_Debug_Control.single_step_N_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => single_Step_N,
      Q => single_step_N_1,
      R => reset_bool_for_rst
    );
\Area_Debug_Control.step_continue_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      I1 => start_single_step_reg_n_0,
      O => p_12_in
    );
\Area_Debug_Control.step_continue_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_12_in,
      Q => step_continue_1,
      R => reset_bool_for_rst
    );
\Area_Debug_Control.trig_ack_out_0_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sync_trig_out_0_n_2,
      Q => \^dbg_trig_ack_out\(1),
      R => '0'
    );
\Area_Debug_Control.trig_out_0_synced_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => trig_out_0_synced,
      Q => trig_out_0_synced_1,
      R => reset_bool_for_rst
    );
\Area_Optimized.register_write_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => reg_Write_dbg,
      Q => \^register_write\,
      R => reset_bool_for_rst
    );
\Area_Optimized.wb_read_imm_reg_1_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_piperun_for_ce,
      D => use_Imm_Reg,
      Q => wb_read_imm_reg_1_i,
      R => reset_bool_for_rst
    );
Dbg_TDO_INST_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0FFD"
    )
        port map (
      I0 => instr_read_reg(0),
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => Dbg_Reg_En(7),
      I3 => Dbg_Reg_En(6),
      I4 => Dbg_TDO_INST_0_i_1,
      I5 => \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2_n_0\,
      O => Dbg_TDO_INST_0_i_10_n_0
    );
Dbg_TDO_INST_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => A3,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => A1,
      I3 => A2,
      O => Dbg_TDO_INST_0_i_11_n_0
    );
Dbg_TDO_INST_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_22_n_0,
      I1 => Dbg_TDO_INST_0_i_23_n_0,
      I2 => Dbg_TDO_INST_0_i_24_n_0,
      I3 => Dbg_TDO_INST_0_i_25_n_0,
      I4 => Dbg_TDO_INST_0_i_26_n_0,
      I5 => Dbg_TDO_INST_0_i_27_n_0,
      O => Dbg_TDO_INST_0_i_12_n_0
    );
Dbg_TDO_INST_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_28_n_0,
      I1 => Dbg_TDO_INST_0_i_29_n_0,
      I2 => Dbg_TDO_INST_0_i_24_n_0,
      I3 => Dbg_TDO_INST_0_i_30_n_0,
      I4 => Dbg_TDO_INST_0_i_26_n_0,
      I5 => Dbg_TDO_INST_0_i_31_n_0,
      O => Dbg_TDO_INST_0_i_13_n_0
    );
Dbg_TDO_INST_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1F"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_32_n_0,
      I1 => data_read_reg(0),
      I2 => Dbg_TDO_INST_0_i_2_0,
      I3 => \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2_n_0\,
      O => Dbg_TDO_INST_0_i_14_n_0
    );
Dbg_TDO_INST_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \Serial_Dbg_Intf.status_reg_reg_n_0_[27]\,
      I1 => A1,
      I2 => \Serial_Dbg_Intf.status_reg_reg_n_0_[29]\,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => \Serial_Dbg_Intf.status_reg_reg_n_0_[28]\,
      O => Dbg_TDO_INST_0_i_15_n_0
    );
Dbg_TDO_INST_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Serial_Dbg_Intf.status_reg_reg_n_0_[23]\,
      I1 => \Serial_Dbg_Intf.status_reg_reg_n_0_[22]\,
      I2 => A1,
      I3 => \Serial_Dbg_Intf.status_reg_reg_n_0_[25]\,
      I4 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I5 => \Serial_Dbg_Intf.status_reg_reg_n_0_[24]\,
      O => Dbg_TDO_INST_0_i_16_n_0
    );
Dbg_TDO_INST_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2B2B2828282B28"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_34_n_0,
      I1 => A1,
      I2 => A2,
      I3 => \Serial_Dbg_Intf.status_reg_reg_n_0_[16]\,
      I4 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I5 => \Serial_Dbg_Intf.status_reg_reg_n_0_[17]\,
      O => Dbg_TDO_INST_0_i_17_n_0
    );
Dbg_TDO_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBEDB9A"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0_1(0),
      I2 => Dbg_TDO_INST_0_i_11_n_0,
      I3 => Dbg_TDO_INST_0_i_12_n_0,
      I4 => Dbg_TDO_INST_0_i_13_n_0,
      I5 => Dbg_TDO_INST_0_i_14_n_0,
      O => Dbg_TDO_INST_0_i_2_n_0
    );
Dbg_TDO_INST_0_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(1),
      I1 => data_read_reg(2),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(3),
      I5 => data_read_reg(4),
      O => Dbg_TDO_INST_0_i_22_n_0
    );
Dbg_TDO_INST_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(5),
      I1 => data_read_reg(6),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(7),
      I5 => data_read_reg(8),
      O => Dbg_TDO_INST_0_i_23_n_0
    );
Dbg_TDO_INST_0_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => A3,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => A1,
      I3 => A2,
      O => Dbg_TDO_INST_0_i_24_n_0
    );
Dbg_TDO_INST_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(9),
      I1 => data_read_reg(10),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(11),
      I5 => data_read_reg(12),
      O => Dbg_TDO_INST_0_i_25_n_0
    );
Dbg_TDO_INST_0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => A2,
      I1 => A1,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      O => Dbg_TDO_INST_0_i_26_n_0
    );
Dbg_TDO_INST_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(13),
      I1 => data_read_reg(14),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(15),
      I5 => data_read_reg(16),
      O => Dbg_TDO_INST_0_i_27_n_0
    );
Dbg_TDO_INST_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(17),
      I1 => data_read_reg(18),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(19),
      I5 => data_read_reg(20),
      O => Dbg_TDO_INST_0_i_28_n_0
    );
Dbg_TDO_INST_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(21),
      I1 => data_read_reg(22),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(23),
      I5 => data_read_reg(24),
      O => Dbg_TDO_INST_0_i_29_n_0
    );
Dbg_TDO_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000002"
    )
        port map (
      I0 => \Serial_Dbg_Intf.status_reg_reg_n_0_[0]\,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => A2,
      I3 => A1,
      I4 => A3,
      I5 => sel0_1(0),
      O => Dbg_TDO_INST_0_i_3_n_0
    );
Dbg_TDO_INST_0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(25),
      I1 => data_read_reg(26),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(27),
      I5 => data_read_reg(28),
      O => Dbg_TDO_INST_0_i_30_n_0
    );
Dbg_TDO_INST_0_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(29),
      I1 => data_read_reg(30),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(31),
      I5 => data_read_reg(32),
      O => Dbg_TDO_INST_0_i_31_n_0
    );
Dbg_TDO_INST_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0_1(0),
      I2 => A3,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => A1,
      I5 => A2,
      O => Dbg_TDO_INST_0_i_32_n_0
    );
Dbg_TDO_INST_0_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Serial_Dbg_Intf.status_reg_reg_n_0_[19]\,
      I1 => \Serial_Dbg_Intf.status_reg_reg_n_0_[18]\,
      I2 => A1,
      I3 => \Serial_Dbg_Intf.status_reg_reg_n_0_[20]\,
      I4 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      O => Dbg_TDO_INST_0_i_34_n_0
    );
Dbg_TDO_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => sel0_1(0),
      I1 => A3,
      I2 => A1,
      I3 => A2,
      O => Dbg_TDO_INST_0_i_5_n_0
    );
Dbg_TDO_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAFAFCF0CA0A0C0"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_15_n_0,
      I1 => Dbg_TDO_INST_0_i_16_n_0,
      I2 => A3,
      I3 => A2,
      I4 => A1,
      I5 => Dbg_TDO_INST_0_i_17_n_0,
      O => Dbg_TDO_INST_0_i_6_n_0
    );
Full_32_bit_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => delay_slot_instr_reg_1,
      D => wb_read_imm_reg_1_i,
      Q => Full_32_bit_1,
      R => reset_bool_for_rst
    );
Full_32_bit_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => delay_slot_instr_reg_1,
      D => use_Imm_Reg,
      Q => Full_32_bit,
      R => reset_bool_for_rst
    );
I_AS_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => IReady,
      I1 => \^lockstep_master_out\(35),
      O => IReady0_out
    );
\Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Dbg_Reg_En(6),
      I1 => Dbg_Reg_En(0),
      I2 => Dbg_Reg_En(2),
      I3 => Dbg_Reg_En(7),
      I4 => \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2_n_0\,
      O => Instr_Insert_Reg_En
    );
\Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => Instr_Insert_Reg_En,
      Q => Instr_Insert_Reg_En_1
    );
\Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => New_Dbg_Instr_TCK,
      Q => New_Dbg_Instr2_TCK
    );
\Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2_n_0\,
      I1 => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_0\,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => instr_read_reg(0),
      I4 => \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_3_n_0\,
      I5 => sel0_1(0),
      O => New_Dbg_Instr_TCK0
    );
\Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => Dbg_Reg_En(1),
      I1 => Dbg_Reg_En(3),
      I2 => Dbg_Reg_En(5),
      I3 => Dbg_Reg_En(4),
      O => \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2_n_0\
    );
\Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => A2,
      I1 => A1,
      I2 => A3,
      O => \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_3_n_0\
    );
\Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => New_Dbg_Instr_TCK0,
      Q => New_Dbg_Instr_TCK
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[1]\,
      Q => \^lockstep_master_out\(31)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[11]\,
      Q => \^lockstep_master_out\(21)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[12]\,
      Q => \^lockstep_master_out\(20)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[13]\,
      Q => \^lockstep_master_out\(19)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[14]\,
      Q => \^lockstep_master_out\(18)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[15]\,
      Q => \^lockstep_master_out\(17)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[16]\,
      Q => \^lockstep_master_out\(16)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[17]\,
      Q => \^lockstep_master_out\(15)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[18]\,
      Q => \^lockstep_master_out\(14)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[19]\,
      Q => \^lockstep_master_out\(13)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[20]\,
      Q => \^lockstep_master_out\(12)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[2]\,
      Q => \^lockstep_master_out\(30)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[21]\,
      Q => \^lockstep_master_out\(11)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[22]\,
      Q => \^lockstep_master_out\(10)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[23]\,
      Q => \^lockstep_master_out\(9)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[24]\,
      Q => \^lockstep_master_out\(8)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[25]\,
      Q => \^lockstep_master_out\(7)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[26]\,
      Q => \^lockstep_master_out\(6)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[27]\,
      Q => \^lockstep_master_out\(5)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[28]\,
      Q => \^lockstep_master_out\(4)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[29]\,
      Q => \^lockstep_master_out\(3)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[30]\,
      Q => \^lockstep_master_out\(2)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[3]\,
      Q => \^lockstep_master_out\(29)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[31]\,
      Q => \^lockstep_master_out\(1)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => Dbg_TDI,
      Q => \^lockstep_master_out\(0)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[4]\,
      Q => \^lockstep_master_out\(28)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[5]\,
      Q => \^lockstep_master_out\(27)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[6]\,
      Q => \^lockstep_master_out\(26)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[7]\,
      Q => \^lockstep_master_out\(25)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[8]\,
      Q => \^lockstep_master_out\(24)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[9]\,
      Q => \^lockstep_master_out\(23)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[10]\,
      Q => \^lockstep_master_out\(22)
    );
\Serial_Dbg_Intf.SRL16E_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized0\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q_0 => Q_0
    );
\Serial_Dbg_Intf.SRL16E_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      tdo_config_word1_14 => tdo_config_word1_14
    );
\Serial_Dbg_Intf.SRL16E_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized4\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      tdo_config_word1_5 => tdo_config_word1_5
    );
\Serial_Dbg_Intf.SRL16E_4\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized5\
     port map (
      Dbg_Clk => Dbg_Clk,
      Dbg_TDO => Dbg_TDO,
      Dbg_TDO_INST_0_0 => Dbg_TDO_INST_0,
      Dbg_TDO_INST_0_1 => \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I_n_0\,
      Dbg_TDO_INST_0_2 => Dbg_TDO_INST_0_i_10_n_0,
      Q(7 downto 5) => sel0(3 downto 1),
      Q(4) => sel0_1(0),
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Status_Reg_En => Status_Reg_En,
      \Use_Serial_Unified_Completion.mb_data_overrun_reg\ => Dbg_TDO_INST_0_i_2_n_0,
      \Use_Serial_Unified_Completion.mb_data_overrun_reg_0\ => Dbg_TDO_INST_0_i_3_n_0,
      \Use_Serial_Unified_Completion.mb_data_overrun_reg_1\ => Dbg_TDO_INST_0_i_5_n_0,
      \Use_Serial_Unified_Completion.mb_data_overrun_reg_2\ => Dbg_TDO_INST_0_i_6_n_0,
      tdo_config_word1_0 => tdo_config_word1_0,
      tdo_config_word1_1 => tdo_config_word1_1,
      tdo_config_word1_5 => tdo_config_word1_5,
      tdo_config_word1_6 => tdo_config_word1_6,
      tdo_config_word1_7 => tdo_config_word1_7
    );
\Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_20\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      tdo_config_word1_1 => tdo_config_word1_1
    );
\Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_21\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      tdo_config_word1_0 => tdo_config_word1_0
    );
\Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized2\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      tdo_config_word1_13 => tdo_config_word1_13
    );
\Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized3\
     port map (
      Dbg_Clk => Dbg_Clk,
      Dbg_TDO_INST_0_i_1 => \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I_n_0\,
      Q(6 downto 5) => sel0(2 downto 1),
      Q(4) => sel0_1(0),
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q_0 => Q_0,
      \Serial_Dbg_Intf.shift_count_reg[6]\ => \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I_n_0\,
      tdo_config_word1_13 => tdo_config_word1_13,
      tdo_config_word1_14 => tdo_config_word1_14
    );
\Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_22\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      tdo_config_word1_11 => tdo_config_word1_11
    );
\Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_23\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      tdo_config_word1_10 => tdo_config_word1_10
    );
\Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized2_24\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      tdo_config_word1_9 => tdo_config_word1_9
    );
\Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized3_25\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(5) => sel0(1),
      Q(4) => sel0_1(0),
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      \Serial_Dbg_Intf.shift_count_reg[5]\ => \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I_n_0\,
      tdo_config_word1_10 => tdo_config_word1_10,
      tdo_config_word1_11 => tdo_config_word1_11,
      tdo_config_word1_9 => tdo_config_word1_9
    );
\Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_26\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      tdo_config_word1_7 => tdo_config_word1_7
    );
\Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_SRL16E__parameterized1_27\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      tdo_config_word1_6 => tdo_config_word1_6
    );
\Serial_Dbg_Intf.capture_1_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => Dbg_Capture,
      Q => capture_1
    );
\Serial_Dbg_Intf.command_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => Dbg_Reg_En(0),
      I1 => Dbg_Reg_En(2),
      I2 => Dbg_Reg_En(6),
      I3 => Dbg_Reg_En(7),
      I4 => \^use_serial_unified_completion.completion_block_reg\,
      O => Command_Reg_En
    );
\Serial_Dbg_Intf.command_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D08"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      I3 => command_reg_clear,
      O => command_reg_rst
    );
\Serial_Dbg_Intf.command_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Command_Reg_En,
      CLR => command_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[30]\,
      Q => command_reg(0)
    );
\Serial_Dbg_Intf.command_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Command_Reg_En,
      CLR => command_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[31]\,
      Q => command_reg(1)
    );
\Serial_Dbg_Intf.continue_from_brk_TClk_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D08"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      I3 => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      O => continue_from_brk_rst
    );
\Serial_Dbg_Intf.continue_from_brk_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => continue_from_brk_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[24]\,
      Q => continue_from_brk_TClk
    );
\Serial_Dbg_Intf.continue_from_brk_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => continue_from_brk0,
      Q => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.control_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[22]\,
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\
    );
\Serial_Dbg_Intf.control_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[25]\,
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\
    );
\Serial_Dbg_Intf.control_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[26]\,
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\
    );
\Serial_Dbg_Intf.control_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[27]\,
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\
    );
\Serial_Dbg_Intf.control_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[30]\,
      Q => Q(0)
    );
\Serial_Dbg_Intf.data_read_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(0),
      Q => data_read_reg(0)
    );
\Serial_Dbg_Intf.data_read_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(10),
      Q => data_read_reg(10)
    );
\Serial_Dbg_Intf.data_read_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(11),
      Q => data_read_reg(11)
    );
\Serial_Dbg_Intf.data_read_reg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(12),
      Q => data_read_reg(12)
    );
\Serial_Dbg_Intf.data_read_reg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(13),
      Q => data_read_reg(13)
    );
\Serial_Dbg_Intf.data_read_reg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(14),
      Q => data_read_reg(14)
    );
\Serial_Dbg_Intf.data_read_reg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(15),
      Q => data_read_reg(15)
    );
\Serial_Dbg_Intf.data_read_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(16),
      Q => data_read_reg(16)
    );
\Serial_Dbg_Intf.data_read_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(17),
      Q => data_read_reg(17)
    );
\Serial_Dbg_Intf.data_read_reg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(18),
      Q => data_read_reg(18)
    );
\Serial_Dbg_Intf.data_read_reg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(19),
      Q => data_read_reg(19)
    );
\Serial_Dbg_Intf.data_read_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(1),
      Q => data_read_reg(1)
    );
\Serial_Dbg_Intf.data_read_reg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(20),
      Q => data_read_reg(20)
    );
\Serial_Dbg_Intf.data_read_reg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(21),
      Q => data_read_reg(21)
    );
\Serial_Dbg_Intf.data_read_reg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(22),
      Q => data_read_reg(22)
    );
\Serial_Dbg_Intf.data_read_reg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(23),
      Q => data_read_reg(23)
    );
\Serial_Dbg_Intf.data_read_reg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(24),
      Q => data_read_reg(24)
    );
\Serial_Dbg_Intf.data_read_reg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(25),
      Q => data_read_reg(25)
    );
\Serial_Dbg_Intf.data_read_reg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(26),
      Q => data_read_reg(26)
    );
\Serial_Dbg_Intf.data_read_reg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(27),
      Q => data_read_reg(27)
    );
\Serial_Dbg_Intf.data_read_reg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(28),
      Q => data_read_reg(28)
    );
\Serial_Dbg_Intf.data_read_reg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(29),
      Q => data_read_reg(29)
    );
\Serial_Dbg_Intf.data_read_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(2),
      Q => data_read_reg(2)
    );
\Serial_Dbg_Intf.data_read_reg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(30),
      Q => data_read_reg(30)
    );
\Serial_Dbg_Intf.data_read_reg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(31),
      Q => data_read_reg(31)
    );
\Serial_Dbg_Intf.data_read_reg_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(32),
      Q => data_read_reg(32)
    );
\Serial_Dbg_Intf.data_read_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(3),
      Q => data_read_reg(3)
    );
\Serial_Dbg_Intf.data_read_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(4),
      Q => data_read_reg(4)
    );
\Serial_Dbg_Intf.data_read_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(5),
      Q => data_read_reg(5)
    );
\Serial_Dbg_Intf.data_read_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(6),
      Q => data_read_reg(6)
    );
\Serial_Dbg_Intf.data_read_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(7),
      Q => data_read_reg(7)
    );
\Serial_Dbg_Intf.data_read_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(8),
      Q => data_read_reg(8)
    );
\Serial_Dbg_Intf.data_read_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => data_rd_reg(9),
      Q => data_read_reg(9)
    );
\Serial_Dbg_Intf.dbg_disable_interrupt_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(9),
      Q => \^lockstep_master_out\(36),
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.dbg_wakeup_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^use_serial_unified_completion.completion_block_reg\,
      I1 => Dbg_Reg_En(7),
      I2 => Dbg_Reg_En(2),
      I3 => Dbg_Reg_En(0),
      I4 => Dbg_Reg_En(6),
      O => Control_Reg_En
    );
\Serial_Dbg_Intf.dbg_wakeup_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Dbg_Reg_En(1),
      I1 => Dbg_Reg_En(3),
      I2 => Dbg_Reg_En(4),
      I3 => Dbg_Reg_En(5),
      O => \^use_serial_unified_completion.completion_block_reg\
    );
\Serial_Dbg_Intf.dbg_wakeup_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => no_sleeping,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[31]\,
      Q => \^lockstep_master_out\(33)
    );
\Serial_Dbg_Intf.force_stop_TClk_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0D08"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      I3 => \^force_stop_cmd_i\,
      I4 => \^force_stop_cmd_hold\,
      O => force_stop_cmd_rst
    );
\Serial_Dbg_Intf.force_stop_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => force_stop_cmd_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[29]\,
      Q => force_stop_TClk
    );
\Serial_Dbg_Intf.force_stop_cmd_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => force_stop_cmd_i0,
      Q => \^force_stop_cmd_i\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.if_debug_ready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => if_debug_ready_i0,
      Q => \^lockstep_master_out\(35),
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.instr_read_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => instr_rd_reg(0),
      Q => instr_read_reg(0)
    );
\Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Instr_Insert_Reg_En_1,
      Q => \Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg_n_0\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.normal_stop_TClk_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0D08"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      I3 => normal_stop_cmd_i,
      I4 => normal_stop_cmd_hold,
      O => normal_stop_cmd_rst
    );
\Serial_Dbg_Intf.normal_stop_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => normal_stop_cmd_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[28]\,
      Q => normal_stop_TClk
    );
\Serial_Dbg_Intf.normal_stop_cmd_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => normal_stop_cmd_i0,
      Q => normal_stop_cmd_i,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.read_register_MSR_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_register_MSR0,
      Q => read_register_MSR,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.read_register_PC_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_register_PC0,
      Q => read_register_PC,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(0),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0]\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(1),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1]\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(2),
      Q => p_1_in,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(3),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3]\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(4),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4]\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(5),
      Q => p_0_in,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(6),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(7),
      Q => p_0_in16_in,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(8),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8]\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.shift_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      O => \Serial_Dbg_Intf.shift_count[0]_i_1_n_0\
    );
\Serial_Dbg_Intf.shift_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => A1,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      O => \Serial_Dbg_Intf.shift_count[1]_i_1_n_0\
    );
\Serial_Dbg_Intf.shift_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => A1,
      I3 => A2,
      O => \Serial_Dbg_Intf.shift_count[2]_i_1_n_0\
    );
\Serial_Dbg_Intf.shift_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => A2,
      I2 => A1,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => A3,
      O => \Serial_Dbg_Intf.shift_count[3]_i_1_n_0\
    );
\Serial_Dbg_Intf.shift_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => A3,
      I3 => A1,
      I4 => A2,
      I5 => sel0_1(0),
      O => \Serial_Dbg_Intf.shift_count[4]_i_1_n_0\
    );
\Serial_Dbg_Intf.shift_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0800"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => sel0_1(0),
      I2 => \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_3_n_0\,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => sel0(1),
      O => \Serial_Dbg_Intf.shift_count[5]_i_1_n_0\
    );
\Serial_Dbg_Intf.shift_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_3_n_0\,
      I3 => sel0_1(0),
      I4 => sel0(1),
      I5 => sel0(2),
      O => \Serial_Dbg_Intf.shift_count[6]_i_1_n_0\
    );
\Serial_Dbg_Intf.shift_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => \Serial_Dbg_Intf.shift_count[7]_i_2_n_0\,
      I2 => sel0(2),
      I3 => sel0(3),
      O => \Serial_Dbg_Intf.shift_count[7]_i_1_n_0\
    );
\Serial_Dbg_Intf.shift_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I1 => A3,
      I2 => A1,
      I3 => A2,
      I4 => sel0_1(0),
      I5 => sel0(1),
      O => \Serial_Dbg_Intf.shift_count[7]_i_2_n_0\
    );
\Serial_Dbg_Intf.shift_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_count[0]_i_1_n_0\,
      Q => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\
    );
\Serial_Dbg_Intf.shift_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_count[1]_i_1_n_0\,
      Q => A1
    );
\Serial_Dbg_Intf.shift_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_count[2]_i_1_n_0\,
      Q => A2
    );
\Serial_Dbg_Intf.shift_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_count[3]_i_1_n_0\,
      Q => A3
    );
\Serial_Dbg_Intf.shift_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_count[4]_i_1_n_0\,
      Q => sel0_1(0)
    );
\Serial_Dbg_Intf.shift_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_count[5]_i_1_n_0\,
      Q => sel0(1)
    );
\Serial_Dbg_Intf.shift_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_count[6]_i_1_n_0\,
      Q => sel0(2)
    );
\Serial_Dbg_Intf.shift_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_count[7]_i_1_n_0\,
      Q => sel0(3)
    );
\Serial_Dbg_Intf.shift_datain_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[11]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[10]\
    );
\Serial_Dbg_Intf.shift_datain_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[12]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[11]\
    );
\Serial_Dbg_Intf.shift_datain_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[13]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[12]\
    );
\Serial_Dbg_Intf.shift_datain_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[14]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[13]\
    );
\Serial_Dbg_Intf.shift_datain_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[15]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[14]\
    );
\Serial_Dbg_Intf.shift_datain_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[16]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[15]\
    );
\Serial_Dbg_Intf.shift_datain_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[17]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[16]\
    );
\Serial_Dbg_Intf.shift_datain_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[18]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[17]\
    );
\Serial_Dbg_Intf.shift_datain_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[19]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[18]\
    );
\Serial_Dbg_Intf.shift_datain_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[20]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[19]\
    );
\Serial_Dbg_Intf.shift_datain_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[2]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[1]\
    );
\Serial_Dbg_Intf.shift_datain_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[21]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[20]\
    );
\Serial_Dbg_Intf.shift_datain_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[22]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[21]\
    );
\Serial_Dbg_Intf.shift_datain_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[23]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[22]\
    );
\Serial_Dbg_Intf.shift_datain_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[24]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[23]\
    );
\Serial_Dbg_Intf.shift_datain_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[25]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[24]\
    );
\Serial_Dbg_Intf.shift_datain_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[26]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[25]\
    );
\Serial_Dbg_Intf.shift_datain_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[27]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[26]\
    );
\Serial_Dbg_Intf.shift_datain_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[28]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[27]\
    );
\Serial_Dbg_Intf.shift_datain_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[29]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[28]\
    );
\Serial_Dbg_Intf.shift_datain_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[30]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[29]\
    );
\Serial_Dbg_Intf.shift_datain_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[3]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[2]\
    );
\Serial_Dbg_Intf.shift_datain_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[31]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[30]\
    );
\Serial_Dbg_Intf.shift_datain_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => Dbg_TDI,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[31]\
    );
\Serial_Dbg_Intf.shift_datain_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[4]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[3]\
    );
\Serial_Dbg_Intf.shift_datain_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[5]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[4]\
    );
\Serial_Dbg_Intf.shift_datain_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[6]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[5]\
    );
\Serial_Dbg_Intf.shift_datain_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[7]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[6]\
    );
\Serial_Dbg_Intf.shift_datain_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[8]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[7]\
    );
\Serial_Dbg_Intf.shift_datain_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[9]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[8]\
    );
\Serial_Dbg_Intf.shift_datain_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[10]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[9]\
    );
\Serial_Dbg_Intf.single_Step_TClk_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D08"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      I3 => start_single_step_reg_n_0,
      O => start_single_step_rst
    );
\Serial_Dbg_Intf.single_Step_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => start_single_step_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[23]\,
      Q => single_Step_TClk
    );
\Serial_Dbg_Intf.start_single_cmd_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => start_single_cmd0,
      Q => start_single_cmd,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.status_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => sync,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[0]\
    );
\Serial_Dbg_Intf.status_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.sync_stop_CPU_n_0\,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[16]\
    );
\Serial_Dbg_Intf.status_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => reset_bool_for_rst,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[17]\
    );
\Serial_Dbg_Intf.status_reg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => Full_32_bit,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[18]\
    );
\Serial_Dbg_Intf.status_reg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => \^delay_slot_instr_reg_0\(0),
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[19]\
    );
\Serial_Dbg_Intf.status_reg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => Full_32_bit_1,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[20]\
    );
\Serial_Dbg_Intf.status_reg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.status_reg_reg[22]_0\(0),
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[22]\
    );
\Serial_Dbg_Intf.status_reg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => dbg_brki_hit_synced,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[23]\
    );
\Serial_Dbg_Intf.status_reg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => running_clock_synced,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[24]\
    );
\Serial_Dbg_Intf.status_reg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.status_reg_reg[25]_0\(31),
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[25]\
    );
\Serial_Dbg_Intf.status_reg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => sleep_synced,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[27]\
    );
\Serial_Dbg_Intf.status_reg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => pause_synced,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[28]\
    );
\Serial_Dbg_Intf.status_reg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => config_with_scan_reset,
      D => unchanged,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[29]\
    );
\Serial_Dbg_Intf.sync_dbg_brk_hit\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0\
     port map (
      D(0) => dbg_brki_hit_synced,
      Dbg_Clk => Dbg_Clk,
      config_with_scan_reset => config_with_scan_reset,
      dbg_brki_hit => \^dbg_brki_hit\
    );
\Serial_Dbg_Intf.sync_dbg_hit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_vec
     port map (
      D(0) => sync,
      Dbg_Clk => Dbg_Clk,
      Raw => Raw,
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      config_with_scan_reset => config_with_scan_reset
    );
\Serial_Dbg_Intf.sync_dbg_wakeup\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized1\
     port map (
      Clk => Clk,
      LOCKSTEP_Master_Out(2) => \^lockstep_master_out\(35),
      LOCKSTEP_Master_Out(1 downto 0) => \^lockstep_master_out\(33 downto 32),
      \Serial_Dbg_Intf.force_stop_cmd_i_reg\ => \Serial_Dbg_Intf.sync_dbg_wakeup_n_0\,
      dbg_continue_i_reg => \^force_stop_cmd_i\,
      dbg_continue_i_reg_0 => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      dbg_pause => dbg_pause,
      dbg_stop_Detected => dbg_stop_Detected,
      normal_stop_cmd_i => normal_stop_cmd_i,
      start_single_cmd => start_single_cmd,
      sync_reset => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sync_pause\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_28\
     port map (
      D(0) => pause_synced,
      Dbg_Clk => Dbg_Clk,
      Pause => Pause,
      config_with_scan_reset => config_with_scan_reset
    );
\Serial_Dbg_Intf.sync_running_clock\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_29\
     port map (
      D(0) => running_clock_synced,
      Dbg_Clk => Dbg_Clk,
      config_with_scan_reset => config_with_scan_reset,
      running_clock => running_clock
    );
\Serial_Dbg_Intf.sync_sample\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_vec__parameterized0\
     port map (
      Clk => Clk,
      D(0) => normal_stop_TClk,
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(0),
      Dbg_Trig_Ack_Out(0) => \^dbg_trig_ack_out\(0),
      Dbg_Trig_In(0) => \^dbg_trig_in\(0),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(0),
      Q(7) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0]\,
      Q(6) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1]\,
      Q(5) => p_1_in,
      Q(4) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3]\,
      Q(3) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4]\,
      Q(2) => p_0_in,
      Q(1) => p_0_in16_in,
      Q(0) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8]\,
      \Serial_Dbg_Intf.if_debug_ready_i_reg\ => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\,
      \Serial_Dbg_Intf.sample_synced_1_reg[7]\ => \Serial_Dbg_Intf.sync_sample_n_16\,
      \Synchronize.use_sync_reset.sync_reg[1]\(0) => force_stop_TClk,
      \Synchronize.use_sync_reset.sync_reg[1]_0\(0) => single_Step_TClk,
      \Synchronize.use_sync_reset.sync_reg[1]_1\(1) => command_reg(0),
      \Synchronize.use_sync_reset.sync_reg[1]_1\(0) => command_reg(1),
      \Synchronize.use_sync_reset.sync_reg[1]_2\(0) => continue_from_brk_TClk,
      \Synchronize.use_sync_reset.sync_reg[1]_3\(0) => New_Dbg_Instr2_TCK,
      \Synchronize.use_sync_reset.sync_reg[1]_4\(0) => \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\,
      \Synchronize.use_sync_reset.sync_reg[2]\ => \Serial_Dbg_Intf.sync_sample_n_17\,
      continue_from_brk0 => continue_from_brk0,
      force_stop_cmd_i0 => force_stop_cmd_i0,
      if_debug_ready_i0 => if_debug_ready_i0,
      normal_stop_cmd_i0 => normal_stop_cmd_i0,
      read_register_MSR0 => read_register_MSR0,
      read_register_PC0 => read_register_PC0,
      sample_synced(0 to 9) => sample_synced(0 to 9),
      start_single_cmd0 => start_single_cmd0,
      sync_reset => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sync_sleep\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_30\
     port map (
      D(0) => sleep_synced,
      Dbg_Clk => Dbg_Clk,
      \Single_Synchronize.use_async_reset.sync_reg_0\ => \^sleep_out\,
      Sleep => Sleep,
      Sleep_Decode => Sleep_Decode,
      config_with_scan_reset => config_with_scan_reset
    );
\Serial_Dbg_Intf.sync_stop_CPU\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized0_31\
     port map (
      D(0) => \Serial_Dbg_Intf.sync_stop_CPU_n_0\,
      Dbg_Clk => Dbg_Clk,
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(34),
      config_with_scan_reset => config_with_scan_reset
    );
\Serial_Dbg_Intf.trig_ack_out_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_16\,
      Q => \^dbg_trig_ack_out\(0),
      R => '0'
    );
\Serial_Dbg_Intf.trig_in_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_17\,
      Q => \^dbg_trig_in\(0),
      R => '0'
    );
\Serial_Dbg_Intf.unchanged_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => \^use_serial_unified_completion.completion_block_reg\,
      I1 => Dbg_Reg_En(6),
      I2 => Dbg_Reg_En(2),
      I3 => Dbg_Reg_En(0),
      I4 => Dbg_Reg_En(7),
      I5 => unchanged,
      O => \Serial_Dbg_Intf.unchanged_i_1_n_0\
    );
\Serial_Dbg_Intf.unchanged_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => config_with_scan_reset,
      D => \Serial_Dbg_Intf.unchanged_i_1_n_0\,
      Q => unchanged
    );
\Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_hit
     port map (
      Address(14 downto 0) => Address(14 downto 0),
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_TDI => Dbg_TDI,
      Hit => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2\,
      Q(0) => \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\,
      Single_Step_N => single_Step_N,
      \Use_Serial_Unified_Completion.completion_block_reg\ => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_0\,
      \Using_FPGA.Native\ => \^serial_dbg_intf.force_stop_cmd_i_reg_0\,
      \Using_FPGA.Native_0\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_6\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_3\,
      single_Step_N_reg => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1\
    );
command_reg_clear_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => read_register_PC_1,
      I1 => \^read_register_msr_1\,
      O => command_reg_clear_i_1_n_0
    );
command_reg_clear_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => command_reg_clear_i_1_n_0,
      Q => command_reg_clear,
      R => reset_bool_for_rst
    );
\data_rd_reg[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBA888"
    )
        port map (
      I0 => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_8\,
      I1 => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      I2 => \^lockstep_master_out\(34),
      I3 => \^lockstep_master_out\(35),
      I4 => data_rd_reg(32),
      O => \data_rd_reg[32]_i_1_n_0\
    );
\data_rd_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_9\,
      Q => data_rd_reg(0),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_19\,
      Q => data_rd_reg(10),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_20\,
      Q => data_rd_reg(11),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_21\,
      Q => data_rd_reg(12),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_22\,
      Q => data_rd_reg(13),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_23\,
      Q => data_rd_reg(14),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_24\,
      Q => data_rd_reg(15),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_25\,
      Q => data_rd_reg(16),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_26\,
      Q => data_rd_reg(17),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_27\,
      Q => data_rd_reg(18),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_28\,
      Q => data_rd_reg(19),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_10\,
      Q => data_rd_reg(1),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_29\,
      Q => data_rd_reg(20),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_30\,
      Q => data_rd_reg(21),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_31\,
      Q => data_rd_reg(22),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_32\,
      Q => data_rd_reg(23),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_33\,
      Q => data_rd_reg(24),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_34\,
      Q => data_rd_reg(25),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_35\,
      Q => data_rd_reg(26),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_36\,
      Q => data_rd_reg(27),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \data_rd_reg_reg[28]_0\(1),
      Q => data_rd_reg(28),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \data_rd_reg_reg[28]_0\(0),
      Q => data_rd_reg(29),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_11\,
      Q => data_rd_reg(2),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_37\,
      Q => data_rd_reg(30),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_38\,
      Q => data_rd_reg(31),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \data_rd_reg[32]_i_1_n_0\,
      Q => data_rd_reg(32),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_12\,
      Q => data_rd_reg(3),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_13\,
      Q => data_rd_reg(4),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_14\,
      Q => data_rd_reg(5),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_15\,
      Q => data_rd_reg(6),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_16\,
      Q => data_rd_reg(7),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_17\,
      Q => data_rd_reg(8),
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_18\,
      Q => data_rd_reg(9),
      R => reset_bool_for_rst
    );
dbg_continue_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_dbg_wakeup_n_0\,
      Q => \^lockstep_master_out\(32),
      R => reset_bool_for_rst
    );
dbg_halt_reset_mode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400000F00"
    )
        port map (
      I0 => Reset_Mode(1),
      I1 => Reset_Mode(0),
      I2 => p_12_in,
      I3 => dbg_halt_reset_mode_reg_n_0,
      I4 => \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\,
      I5 => reset_bool_for_rst,
      O => dbg_halt_reset_mode_i_1_n_0
    );
dbg_halt_reset_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => dbg_halt_reset_mode_i_1_n_0,
      Q => dbg_halt_reset_mode_reg_n_0,
      R => '0'
    );
delay_slot_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => delay_slot_instr_reg_1,
      D => branch_with_delay,
      Q => \^delay_slot_instr_reg_0\(0),
      R => reset_bool_for_rst
    );
executing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015110500"
    )
        port map (
      I0 => reset_bool_for_rst,
      I1 => \Serial_Dbg_Intf.status_reg_reg[25]_0\(30),
      I2 => has_inhibit_EX,
      I3 => start_dbg_exec_reg_n_0,
      I4 => instr_rd_reg(0),
      I5 => force_stop_overrun,
      O => executing_i_1_n_0
    );
executing_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => executing_i_1_n_0,
      Q => instr_rd_reg(0),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ex_piperun_for_ce
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => m0_piperun_for_ce
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => m1_piperun_for_ce
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => m2_piperun_for_ce
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => m3_piperun_for_ce
    );
inHibit_EX_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => IReady,
      I2 => inHibit_EX_reg,
      O => \Serial_Dbg_Intf.if_debug_ready_i_reg_0\
    );
mb_halted_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(0),
      Q => mb_halted_1,
      R => reset_bool_for_rst
    );
read_register_MSR_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_register_MSR,
      Q => \^read_register_msr_1\,
      R => reset_bool_for_rst
    );
read_register_PC_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_register_PC,
      Q => read_register_PC_1,
      R => reset_bool_for_rst
    );
running_clock_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D08"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      I3 => capture_1,
      O => running_clock_rst
    );
running_clock_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => running_clock_rst,
      D => '1',
      Q => running_clock
    );
saved_reset_mode_dbg_halt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Reset_Mode(0),
      I1 => Reset_Mode(1),
      I2 => reset_bool_for_rst,
      I3 => saved_reset_mode_dbg_halt,
      O => saved_reset_mode_dbg_halt_i_1_n_0
    );
saved_reset_mode_dbg_halt_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => saved_reset_mode_dbg_halt_i_1_n_0,
      Q => saved_reset_mode_dbg_halt,
      R => '0'
    );
saved_reset_mode_sleep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Reset_Mode(1),
      I1 => Reset_Mode(0),
      I2 => reset_bool_for_rst,
      I3 => \^sleep_out\,
      O => saved_reset_mode_sleep_i_1_n_0
    );
saved_reset_mode_sleep_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => saved_reset_mode_sleep_i_1_n_0,
      Q => saved_reset_mode_sleep,
      R => '0'
    );
single_Step_N_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF0000FD00"
    )
        port map (
      I0 => start_single_step_reg_n_0,
      I1 => single_step_count(0),
      I2 => single_step_count(1),
      I3 => of_piperun_for_ce,
      I4 => S66_out,
      I5 => single_Step_N,
      O => single_Step_N_i_1_n_0
    );
single_Step_N_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => single_Step_N_i_1_n_0,
      Q => single_Step_N,
      S => reset_bool_for_rst
    );
\single_step_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFCFC055C0C0"
    )
        port map (
      I0 => single_step_count(1),
      I1 => \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\,
      I2 => start_single_cmd,
      I3 => S66_out,
      I4 => of_piperun_for_ce,
      I5 => single_step_count(0),
      O => \single_step_count[0]_i_1_n_0\
    );
\single_step_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000BBBB8FFF8888"
    )
        port map (
      I0 => \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\,
      I1 => start_single_cmd,
      I2 => jump,
      I3 => inHibit_EX,
      I4 => of_piperun_for_ce,
      I5 => single_step_count(1),
      O => \single_step_count[1]_i_1_n_0\
    );
\single_step_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \single_step_count[0]_i_1_n_0\,
      Q => single_step_count(0),
      R => reset_bool_for_rst
    );
\single_step_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \single_step_count[1]_i_1_n_0\,
      Q => single_step_count(1),
      R => reset_bool_for_rst
    );
sleep_reset_mode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB88888888"
    )
        port map (
      I0 => sleep_reset_mode_i_2_n_0,
      I1 => reset_bool_for_rst,
      I2 => wakeup_i(1),
      I3 => wakeup_i(0),
      I4 => saved_reset_mode_sleep,
      I5 => \^sleep_out\,
      O => sleep_reset_mode_i_1_n_0
    );
sleep_reset_mode_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Reset_Mode(1),
      I1 => Reset_Mode(0),
      O => sleep_reset_mode_i_2_n_0
    );
sleep_reset_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sleep_reset_mode_i_1_n_0,
      Q => \^sleep_out\,
      R => '0'
    );
start_dbg_exec_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^lockstep_master_out\(35),
      Q => start_dbg_exec_reg_n_0,
      R => reset_bool_for_rst
    );
start_single_step_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFDFF00"
    )
        port map (
      I0 => ok_To_Stop,
      I1 => single_step_count(0),
      I2 => single_step_count(1),
      I3 => start_single_cmd,
      I4 => start_single_step_reg_n_0,
      I5 => reset_bool_for_rst,
      O => start_single_step_i_1_n_0
    );
start_single_step_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => start_single_step_i_1_n_0,
      Q => start_single_step_reg_n_0,
      R => '0'
    );
sync_trig_ack_in_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized1_32\
     port map (
      Clk => Clk,
      D(0) => \^d\(0),
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(1),
      Dbg_Trig_In(0) => \^dbg_trig_in\(1),
      \Single_Synchronize.use_sync_reset.sync_reg_0\ => sync_trig_ack_in_0_n_1,
      mb_halted_1 => mb_halted_1,
      sync_reset => reset_bool_for_rst,
      trig_ack_in_0_synced => trig_ack_in_0_synced,
      trig_ack_in_0_synced_1 => trig_ack_in_0_synced_1
    );
sync_trig_out_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit__parameterized1_33\
     port map (
      \Area_Debug_Control.dbg_stop_Detected_reg\ => sync_trig_out_0_n_1,
      \Area_Debug_Control.dbg_stop_Detected_reg_0\ => \Area_Debug_Control.Stop_CPU_FDRSE_n_1\,
      \Area_Debug_Control.trig_out_0_synced_1_reg\ => sync_trig_out_0_n_2,
      Clk => Clk,
      Dbg_Stop => Dbg_Stop,
      Dbg_Trig_Ack_Out(0) => \^dbg_trig_ack_out\(1),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(1),
      dbg_stop_1 => dbg_stop_1,
      dbg_stop_Detected => dbg_stop_Detected,
      sync_reset => reset_bool_for_rst,
      trig_out_0_synced => trig_out_0_synced,
      trig_out_0_synced_1 => trig_out_0_synced_1
    );
trig_ack_in_0_synced_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => trig_ack_in_0_synced,
      Q => trig_ack_in_0_synced_1,
      R => reset_bool_for_rst
    );
trig_in_0_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sync_trig_ack_in_0_n_1,
      Q => \^dbg_trig_in\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Decode is
  port (
    IReady : out STD_LOGIC;
    Buffer_Addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    reg1_Addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : out STD_LOGIC_VECTOR ( 0 to 15 );
    nonvalid_IFetch_n_reg_0 : out STD_LOGIC;
    jump : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    dbg_pause : out STD_LOGIC;
    of_PipeRun : out STD_LOGIC;
    opsel1_SPR : out STD_LOGIC;
    instr_ex : out STD_LOGIC_VECTOR ( 1 downto 0 );
    write_Addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    res_Forward1 : out STD_LOGIC;
    alu_Op : out STD_LOGIC_VECTOR ( 0 to 1 );
    carry_In : out STD_LOGIC;
    S66_out : out STD_LOGIC;
    Reg_Test_Equal : out STD_LOGIC;
    reg_Test_Equal_N : out STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    compare_Instr : out STD_LOGIC;
    Unsigned_Op : out STD_LOGIC;
    Select_Logic : out STD_LOGIC;
    has_inhibit_EX : out STD_LOGIC;
    inHibit_EX : out STD_LOGIC;
    dbg_clean_stop : out STD_LOGIC;
    Logic_Oper : out STD_LOGIC_VECTOR ( 0 to 1 );
    \instr_EX_i_reg[25]_0\ : out STD_LOGIC;
    \instr_EX_i_reg[26]_0\ : out STD_LOGIC;
    Result_Sel : out STD_LOGIC_VECTOR ( 0 to 1 );
    ex_Valid_1st_cycle : out STD_LOGIC;
    ok_To_Stop : out STD_LOGIC;
    Hibernate : out STD_LOGIC;
    Sleep_Decode : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    isbyte : out STD_LOGIC;
    isdoublet : out STD_LOGIC;
    use_Imm_Reg : out STD_LOGIC;
    sext8 : out STD_LOGIC;
    sext16 : out STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg_0\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    MTSMSR_Write : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    no_sleeping : out STD_LOGIC;
    DI : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dbg_brki_hit0 : out STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[8]\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    D_0 : out STD_LOGIC;
    D_1 : out STD_LOGIC;
    D_2 : out STD_LOGIC;
    D_3 : out STD_LOGIC;
    D_4 : out STD_LOGIC;
    D_5 : out STD_LOGIC;
    D_6 : out STD_LOGIC;
    D_7 : out STD_LOGIC;
    D_8 : out STD_LOGIC;
    D_9 : out STD_LOGIC;
    D_10 : out STD_LOGIC;
    D_11 : out STD_LOGIC;
    D_12 : out STD_LOGIC;
    D_13 : out STD_LOGIC;
    D_14 : out STD_LOGIC;
    D_15 : out STD_LOGIC;
    D_16 : out STD_LOGIC;
    D_17 : out STD_LOGIC;
    D_18 : out STD_LOGIC;
    D_19 : out STD_LOGIC;
    D_20 : out STD_LOGIC;
    D_21 : out STD_LOGIC;
    D_22 : out STD_LOGIC;
    D_23 : out STD_LOGIC;
    D_24 : out STD_LOGIC;
    D_25 : out STD_LOGIC;
    D_26 : out STD_LOGIC;
    D_27 : out STD_LOGIC;
    D_28 : out STD_LOGIC;
    D_29 : out STD_LOGIC;
    D_30 : out STD_LOGIC;
    D_31 : out STD_LOGIC;
    PC_Write : out STD_LOGIC;
    MSR_Rst : out STD_LOGIC;
    Reg_Write : out STD_LOGIC;
    reg_Write_I : out STD_LOGIC;
    reg_Write_dbg : out STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg\ : out STD_LOGIC;
    force_stop_cmd_hold0 : out STD_LOGIC;
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_LWX_SWX_instr.reservation_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    branch_with_delay : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    Data_Read_Mask : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    Shifted : out STD_LOGIC;
    \instr_EX_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    Shift_Oper : out STD_LOGIC;
    Y : in STD_LOGIC_VECTOR ( 0 to 31 );
    Clk : in STD_LOGIC;
    DReady : in STD_LOGIC;
    IReady0_out : in STD_LOGIC;
    iFetch_In_Progress_reg_0 : in STD_LOGIC;
    using_Imm_reg_0 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Op1_Low : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LO : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    Reg_zero : in STD_LOGIC;
    Pause : in STD_LOGIC;
    missed_IFetch_reg_0 : in STD_LOGIC;
    missed_IFetch_reg_1 : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Op1_Shift : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    Sleep_Out : in STD_LOGIC;
    inHibit_EX_reg_0 : in STD_LOGIC;
    dbg_brki_hit : in STD_LOGIC;
    ex_Result : in STD_LOGIC_VECTOR ( 0 to 31 );
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 31 );
    force_stop_cmd_hold : in STD_LOGIC;
    force_stop_cmd_i : in STD_LOGIC;
    \LOCKSTEP_Master_Out[1]_INST_0_0\ : in STD_LOGIC;
    trace_reg_write_novalid : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    delay_slot_instr_reg : in STD_LOGIC;
    wakeup_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_10\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Decode;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Decode is
  signal Blocked_Valid_Instr : STD_LOGIC;
  signal Blocked_Valid_Instr0 : STD_LOGIC;
  signal \^buffer_addr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal Dbg_Clean_Stop_i_1_n_0 : STD_LOGIC;
  signal \^hibernate\ : STD_LOGIC;
  signal I267_out : STD_LOGIC;
  signal \^iready\ : STD_LOGIC;
  signal I_AS_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^mtsmsr_write\ : STD_LOGIC;
  signal Pause_Ack0 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_104 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_105 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_108 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_110 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_111 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_36 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_37 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_39 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_40 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_41 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_42 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_43 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_44 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_45 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_46 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_47 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_48 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_49 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_53 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_60 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_61 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_62 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_96 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_98 : STD_LOGIC;
  signal Reg_Test_Equal_N_i4_out : STD_LOGIC;
  signal Reg_Test_Equal_i : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal \^s66_out\ : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal \^shift_oper\ : STD_LOGIC;
  signal Sign_Extend_i_1_n_0 : STD_LOGIC;
  signal \^sleep_decode\ : STD_LOGIC;
  signal \^suspend\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_JUMP_CARRY3_n_1\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_4__0_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_5_n_0\ : STD_LOGIC;
  signal \Using_FPGA.iFetch_MuxCY_2_n_1\ : STD_LOGIC;
  signal \Using_FPGA.iFetch_MuxCY_2_n_2\ : STD_LOGIC;
  signal \Using_FPGA.iFetch_MuxCY_2_n_4\ : STD_LOGIC;
  signal \Using_FPGA.of_PipeRun_MuxCY_1_n_1\ : STD_LOGIC;
  signal \Using_FPGA.of_PipeRun_MuxCY_1_n_2\ : STD_LOGIC;
  signal \Using_FPGA.of_PipeRun_MuxCY_1_n_3\ : STD_LOGIC;
  signal \Using_FPGA.of_PipeRun_MuxCY_1_n_4\ : STD_LOGIC;
  signal \Using_FPGA.of_PipeRun_MuxCY_1_n_7\ : STD_LOGIC;
  signal \Using_FPGA.of_PipeRun_MuxCY_1_n_9\ : STD_LOGIC;
  signal \Using_FPGA.reset_BIP_I_reg_n_0\ : STD_LOGIC;
  signal \Using_LWX_SWX_instr.reservation_reg_n_0\ : STD_LOGIC;
  signal active_wakeup : STD_LOGIC;
  signal active_wakeup0 : STD_LOGIC;
  signal buffer_Full : STD_LOGIC;
  signal correct_Carry : STD_LOGIC;
  signal correct_Carry_I : STD_LOGIC;
  signal correct_Carry_II : STD_LOGIC;
  signal correct_Carry_Select : STD_LOGIC;
  signal d_AS_I : STD_LOGIC;
  signal \^dbg_pause\ : STD_LOGIC;
  signal doublet_Read : STD_LOGIC;
  signal doublet_Read_i_i_1_n_0 : STD_LOGIC;
  signal ex_Valid : STD_LOGIC;
  signal \^ex_valid_1st_cycle\ : STD_LOGIC;
  signal ex_first_cycle : STD_LOGIC;
  signal force1 : STD_LOGIC;
  signal force1_i20_out : STD_LOGIC;
  signal force2 : STD_LOGIC;
  signal force_DI1 : STD_LOGIC;
  signal force_DI2 : STD_LOGIC;
  signal force_Val1 : STD_LOGIC;
  signal force_Val1_i18_out : STD_LOGIC;
  signal force_Val2_N : STD_LOGIC;
  signal force_jump1 : STD_LOGIC;
  signal force_jump2 : STD_LOGIC;
  signal hibernate_i_i_1_n_0 : STD_LOGIC;
  signal iFetch_In_Progress : STD_LOGIC;
  signal ifetch_carry1 : STD_LOGIC;
  signal ifetch_carry2 : STD_LOGIC;
  signal \^imm_value\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \^inhibit_ex\ : STD_LOGIC;
  signal \^instr_ex_i_reg[25]_0\ : STD_LOGIC;
  signal \^instr_ex_i_reg[26]_0\ : STD_LOGIC;
  signal instr_OF_raw : STD_LOGIC_VECTOR ( 0 to 10 );
  signal \^instr_ex\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal is_lwx_I : STD_LOGIC;
  signal is_swx_I_reg_n_0 : STD_LOGIC;
  signal \^isbyte\ : STD_LOGIC;
  signal \^isdoublet\ : STD_LOGIC;
  signal \^jump\ : STD_LOGIC;
  signal jump2_I_1 : STD_LOGIC;
  signal jump2_I_reg_n_0 : STD_LOGIC;
  signal jump_Carry1 : STD_LOGIC;
  signal jump_Carry2 : STD_LOGIC;
  signal load_Store_i : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal mbar_decode_I : STD_LOGIC;
  signal mbar_first : STD_LOGIC;
  signal mbar_first_i_3_n_0 : STD_LOGIC;
  signal mbar_first_reg_n_0 : STD_LOGIC;
  signal mbar_hold_I_reg_n_0 : STD_LOGIC;
  signal mbar_is_sleep : STD_LOGIC;
  signal mbar_is_sleep0 : STD_LOGIC;
  signal mbar_sleep : STD_LOGIC;
  signal mbar_sleep_i_1_n_0 : STD_LOGIC;
  signal missed_IFetch : STD_LOGIC;
  signal mtsmsr_write_i_reg_n_0 : STD_LOGIC;
  signal mul_Executing : STD_LOGIC;
  signal mul_Executing_delayed : STD_LOGIC;
  signal mul_Executing_done : STD_LOGIC;
  signal mul_Executing_done0 : STD_LOGIC;
  signal new_Carry : STD_LOGIC;
  signal \^nonvalid_ifetch_n_reg_0\ : STD_LOGIC;
  signal \^of_piperun\ : STD_LOGIC;
  signal of_PipeRun_Select : STD_LOGIC;
  signal of_PipeRun_without_dready : STD_LOGIC;
  signal of_Valid_Raw : STD_LOGIC;
  signal of_mbar_decode : STD_LOGIC;
  signal \^ok_to_stop\ : STD_LOGIC;
  signal opsel1_SPR_Select_1 : STD_LOGIC;
  signal opsel1_SPR_Select_2_1 : STD_LOGIC;
  signal opsel1_SPR_Select_2_2 : STD_LOGIC;
  signal quadlet_Read : STD_LOGIC;
  signal quadlet_Read_i_i_1_n_0 : STD_LOGIC;
  signal \^reg1_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^reg_write_i\ : STD_LOGIC;
  signal res_Forward2 : STD_LOGIC;
  signal res_forward1_1 : STD_LOGIC;
  signal res_forward1_2 : STD_LOGIC;
  signal res_forward1_3 : STD_LOGIC;
  signal res_forward2_1 : STD_LOGIC;
  signal res_forward2_2 : STD_LOGIC;
  signal res_forward2_3 : STD_LOGIC;
  signal reset_BIP_I : STD_LOGIC;
  signal reset_delay : STD_LOGIC;
  signal select_ALU_Carry : STD_LOGIC;
  signal set_BIP : STD_LOGIC;
  signal set_BIP_I : STD_LOGIC;
  signal \^sext16\ : STD_LOGIC;
  signal \^sext8\ : STD_LOGIC;
  signal shift_Carry_In : STD_LOGIC;
  signal sleep_i0 : STD_LOGIC;
  signal sleep_i00_in : STD_LOGIC;
  signal sleep_i_i_1_n_0 : STD_LOGIC;
  signal sub_Carry : STD_LOGIC;
  signal suspend_i_i_1_n_0 : STD_LOGIC;
  signal swx_ready : STD_LOGIC;
  signal trace_reg_write_novalid_i_2_n_0 : STD_LOGIC;
  signal trace_valid_instr_part1 : STD_LOGIC;
  signal trace_valid_instr_part10 : STD_LOGIC;
  signal \^use_imm_reg\ : STD_LOGIC;
  signal use_Reg_Neg_DI : STD_LOGIC;
  signal use_Reg_Neg_DI_i17_out : STD_LOGIC;
  signal use_Reg_Neg_S : STD_LOGIC;
  signal use_Reg_Neg_S_i19_out : STD_LOGIC;
  signal \^write_addr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal write_Carry_I : STD_LOGIC;
  signal write_Carry_I0 : STD_LOGIC;
  signal write_Reg_I_S : STD_LOGIC;
  signal write_Reg_reg_n_0 : STD_LOGIC;
  signal writing : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Area_Optimized.register_write_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of I_AS_INST_0_i_2 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of Read_Strobe_INST_0 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of Trace_Reg_Write_INST_0 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of Trace_Valid_Instr_INST_0 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__53\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__55\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_4__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_5\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Using_LWX_SWX_instr.reservation_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of mul_Executing_done_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of trace_data_access_i_i_1 : label is "soft_lutpair44";
begin
  Buffer_Addr(2 downto 0) <= \^buffer_addr\(2 downto 0);
  D(6 downto 0) <= \^d\(6 downto 0);
  Hibernate <= \^hibernate\;
  IReady <= \^iready\;
  MTSMSR_Write <= \^mtsmsr_write\;
  S66_out <= \^s66_out\;
  Shift_Oper <= \^shift_oper\;
  Sleep_Decode <= \^sleep_decode\;
  Suspend <= \^suspend\;
  \^lopt_1\ <= lopt_2;
  \^lopt_4\ <= lopt_5;
  dbg_pause <= \^dbg_pause\;
  ex_Valid_1st_cycle <= \^ex_valid_1st_cycle\;
  imm_Value(0 to 15) <= \^imm_value\(0 to 15);
  inHibit_EX <= \^inhibit_ex\;
  \instr_EX_i_reg[25]_0\ <= \^instr_ex_i_reg[25]_0\;
  \instr_EX_i_reg[26]_0\ <= \^instr_ex_i_reg[26]_0\;
  instr_ex(1 downto 0) <= \^instr_ex\(1 downto 0);
  isbyte <= \^isbyte\;
  isdoublet <= \^isdoublet\;
  jump <= \^jump\;
  lopt_1 <= select_ALU_Carry;
  lopt_3 <= \^lopt_2\;
  lopt_4 <= \^lopt_3\;
  lopt_6 <= force_DI1;
  lopt_7 <= force_jump1;
  nonvalid_IFetch_n_reg_0 <= \^nonvalid_ifetch_n_reg_0\;
  of_PipeRun <= \^of_piperun\;
  ok_To_Stop <= \^ok_to_stop\;
  reg1_Addr(0 to 4) <= \^reg1_addr\(0 to 4);
  reg_Write_I <= \^reg_write_i\;
  sext16 <= \^sext16\;
  sext8 <= \^sext8\;
  use_Imm_Reg <= \^use_imm_reg\;
  write_Addr(2 downto 0) <= \^write_addr\(2 downto 0);
\Area_Optimized.register_write_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444040"
    )
        port map (
      I0 => \Using_FPGA.Native_6\,
      I1 => ex_Valid,
      I2 => write_Reg_reg_n_0,
      I3 => writing,
      I4 => DReady,
      O => reg_Write_dbg
    );
Blocked_Valid_Instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Blocked_Valid_Instr0,
      Q => Blocked_Valid_Instr,
      R => sync_reset
    );
Compare_Instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => PreFetch_Buffer_I_n_110,
      Q => compare_Instr,
      R => sync_reset
    );
D_AS_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \Using_FPGA.Native_6\,
      I1 => d_AS_I,
      I2 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      I3 => is_swx_I_reg_n_0,
      O => \^d\(4)
    );
Dbg_Clean_Stop_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => jump2_I_reg_n_0,
      I1 => \^use_imm_reg\,
      O => Dbg_Clean_Stop_i_1_n_0
    );
Dbg_Clean_Stop_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => Dbg_Clean_Stop_i_1_n_0,
      Q => dbg_clean_stop,
      S => sync_reset
    );
Has_Inhibit_EX_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^inhibit_ex\,
      Q => has_inhibit_EX,
      R => sync_reset
    );
I_AS_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ex_Valid,
      I1 => \Using_FPGA.Native_6\,
      O => I_AS_INST_0_i_2_n_0
    );
\LOCKSTEP_Master_Out[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020002000000000"
    )
        port map (
      I0 => ex_Valid,
      I1 => \Using_FPGA.Native_6\,
      I2 => load_Store_i,
      I3 => is_swx_I_reg_n_0,
      I4 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      I5 => \LOCKSTEP_Master_Out[1]_INST_0_0\,
      O => LOCKSTEP_Master_Out(0)
    );
Pause_Ack_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000D50000"
    )
        port map (
      I0 => mul_Executing,
      I1 => mbar_decode_I,
      I2 => mbar_is_sleep,
      I3 => iFetch_In_Progress,
      I4 => \^dbg_pause\,
      I5 => I267_out,
      O => Pause_Ack0
    );
Pause_Ack_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Pause_Ack0,
      Q => Pause_Ack,
      R => sync_reset
    );
PreFetch_Buffer_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PreFetch_Buffer
     port map (
      CI => \^iready\,
      Clk => Clk,
      D(17) => \^reg1_addr\(0),
      D(16) => \^reg1_addr\(1),
      D(15) => \^reg1_addr\(2),
      D(14) => \^reg1_addr\(3),
      D(13) => \^reg1_addr\(4),
      D(12) => \^imm_value\(0),
      D(11) => \^imm_value\(1),
      D(10) => \^imm_value\(2),
      D(9) => \^imm_value\(3),
      D(8) => \^imm_value\(4),
      D(7) => \^imm_value\(5),
      D(6) => \^imm_value\(6),
      D(5) => \^imm_value\(7),
      D(4) => \^imm_value\(8),
      D(3) => \^imm_value\(11),
      D(2) => \^imm_value\(12),
      D(1) => \^imm_value\(13),
      D(0) => \^imm_value\(15),
      DI => DI,
      DReady => DReady,
      D_0 => D_0,
      D_1 => D_1,
      D_10 => D_10,
      D_11 => D_11,
      D_12 => D_12,
      D_13 => D_13,
      D_14 => D_14,
      D_15 => D_15,
      D_16 => D_16,
      D_17 => D_17,
      D_18 => D_18,
      D_19 => D_19,
      D_2 => D_2,
      D_20 => D_20,
      D_21 => D_21,
      D_22 => D_22,
      D_23 => D_23,
      D_24 => D_24,
      D_25 => D_25,
      D_26 => D_26,
      D_27 => D_27,
      D_28 => D_28,
      D_29 => D_29,
      D_3 => D_3,
      D_30 => D_30,
      D_31 => D_31,
      D_4 => D_4,
      D_5 => D_5,
      D_6 => D_6,
      D_7 => D_7,
      D_8 => D_8,
      D_9 => D_9,
      E(0) => E(0),
      I267_out => I267_out,
      IReady0_out => IReady0_out,
      Q(0) => Q(0),
      Reg2_Data(0 to 31) => Reg2_Data(0 to 31),
      Reg_Test_Equal_N_i4_out => Reg_Test_Equal_N_i4_out,
      Reg_Test_Equal_i => Reg_Test_Equal_i,
      S => S,
      S_0 => S_0,
      \Serial_Dbg_Intf.control_reg_reg[8]\ => \Serial_Dbg_Intf.control_reg_reg[8]\,
      Sext16_reg => PreFetch_Buffer_I_n_39,
      Sext8_reg => PreFetch_Buffer_I_n_41,
      Sext8_reg_0 => \^sext8\,
      \Size_17to32.imm_Reg_reg[15]\ => \^dbg_pause\,
      \Using_FPGA.Native\ => \^buffer_addr\(0),
      \Using_FPGA.Native_0\ => \^buffer_addr\(1),
      \Using_FPGA.Native_1\ => \^buffer_addr\(2),
      \Using_FPGA.Native_10\ => PreFetch_Buffer_I_n_53,
      \Using_FPGA.Native_11\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_12\ => PreFetch_Buffer_I_n_61,
      \Using_FPGA.Native_13\ => PreFetch_Buffer_I_n_62,
      \Using_FPGA.Native_14\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_15\ => PreFetch_Buffer_I_n_96,
      \Using_FPGA.Native_16\ => PreFetch_Buffer_I_n_98,
      \Using_FPGA.Native_17\ => PreFetch_Buffer_I_n_104,
      \Using_FPGA.Native_18\ => PreFetch_Buffer_I_n_108,
      \Using_FPGA.Native_19\ => PreFetch_Buffer_I_n_110,
      \Using_FPGA.Native_2\ => \^imm_value\(9),
      \Using_FPGA.Native_20\ => PreFetch_Buffer_I_n_111,
      \Using_FPGA.Native_21\(15 downto 0) => \Using_FPGA.Native_10\(15 downto 0),
      \Using_FPGA.Native_22\ => \^use_imm_reg\,
      \Using_FPGA.Native_23\ => S0_out,
      \Using_FPGA.Native_24\ => S1_out,
      \Using_FPGA.Native_3\ => \^imm_value\(10),
      \Using_FPGA.Native_4\ => \^imm_value\(14),
      \Using_FPGA.Native_5\ => PreFetch_Buffer_I_n_37,
      \Using_FPGA.Native_6\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_7\ => PreFetch_Buffer_I_n_40,
      \Using_FPGA.Native_8\ => PreFetch_Buffer_I_n_44,
      \Using_FPGA.Native_9\ => PreFetch_Buffer_I_n_48,
      \Using_FPGA.Native_I1\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_I1_0\ => mbar_hold_I_reg_n_0,
      \Using_FPGA.set_BIP_I_reg\ => PreFetch_Buffer_I_n_47,
      Y(0 to 31) => Y(0 to 31),
      buffer_Full => buffer_Full,
      byte_i_reg => PreFetch_Buffer_I_n_43,
      dbg_brki_hit => dbg_brki_hit,
      dbg_brki_hit0 => dbg_brki_hit0,
      doublet_i_reg => PreFetch_Buffer_I_n_45,
      ex_Result(0 to 31) => ex_Result(0 to 31),
      ex_Valid => ex_Valid,
      force1_i20_out => force1_i20_out,
      force_Val1_i18_out => force_Val1_i18_out,
      inHibit_EX_reg => PreFetch_Buffer_I_n_36,
      inHibit_EX_reg_0 => PreFetch_Buffer_I_n_42,
      inHibit_EX_reg_1 => PreFetch_Buffer_I_n_46,
      inHibit_EX_reg_2 => PreFetch_Buffer_I_n_60,
      inHibit_EX_reg_3 => inHibit_EX_reg_0,
      instr_OF_raw(10) => instr_OF_raw(0),
      instr_OF_raw(9) => instr_OF_raw(1),
      instr_OF_raw(8) => instr_OF_raw(2),
      instr_OF_raw(7) => instr_OF_raw(3),
      instr_OF_raw(6) => instr_OF_raw(4),
      instr_OF_raw(5) => instr_OF_raw(5),
      instr_OF_raw(4) => instr_OF_raw(6),
      instr_OF_raw(3) => instr_OF_raw(7),
      instr_OF_raw(2) => instr_OF_raw(8),
      instr_OF_raw(1) => instr_OF_raw(9),
      instr_OF_raw(0) => instr_OF_raw(10),
      isbyte => \^isbyte\,
      isdoublet => \^isdoublet\,
      jump2_I_reg => PreFetch_Buffer_I_n_105,
      jump2_I_reg_0 => \^s66_out\,
      jump_Carry2 => jump_Carry2,
      lopt => \^lopt_5\,
      lopt_1 => \^lopt_6\,
      lopt_2 => \^lopt_7\,
      lopt_3 => lopt_8,
      lopt_4 => lopt_9,
      lopt_5 => lopt_10,
      mbar_first => mbar_first,
      mbar_is_sleep0 => mbar_is_sleep0,
      missed_IFetch => missed_IFetch,
      mtsmsr_write_i_reg => PreFetch_Buffer_I_n_49,
      mtsmsr_write_i_reg_0 => mtsmsr_write_i_reg_n_0,
      mul_Executing => mul_Executing,
      mul_Executing_reg => mbar_first_i_3_n_0,
      nonvalid_IFetch_n_reg => \^inhibit_ex\,
      nonvalid_IFetch_n_reg_0 => \^d\(5),
      nonvalid_IFetch_n_reg_1 => \^jump\,
      nonvalid_IFetch_n_reg_2 => \^nonvalid_ifetch_n_reg_0\,
      of_Valid_Raw => of_Valid_Raw,
      of_mbar_decode => of_mbar_decode,
      ok_To_Stop => \^ok_to_stop\,
      res_Forward2 => res_Forward2,
      reset_BIP_I => reset_BIP_I,
      set_BIP_I => set_BIP_I,
      sext16 => \^sext16\,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => jump2_I_reg_n_0,
      use_Reg_Neg_DI_i17_out => use_Reg_Neg_DI_i17_out,
      use_Reg_Neg_S_i19_out => use_Reg_Neg_S_i19_out,
      write_Carry_I0 => write_Carry_I0,
      write_Reg_reg => \^of_piperun\,
      write_Reg_reg_0 => write_Reg_reg_n_0
    );
Read_Strobe_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => writing,
      I1 => load_Store_i,
      I2 => \Using_FPGA.Native_6\,
      I3 => ex_Valid,
      O => \^d\(3)
    );
Select_Logic_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => write_Carry_I0,
      Q => Select_Logic,
      R => sync_reset
    );
\Serial_Dbg_Intf.dbg_wakeup_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808080D"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      I3 => \^sleep_decode\,
      I4 => Sleep_Out,
      O => no_sleeping
    );
Sext16_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_39,
      Q => \^sext16\,
      R => '0'
    );
Sext8_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_41,
      Q => \^sext8\,
      R => '0'
    );
Shift_Carry_In_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => correct_Carry,
      Q => shift_Carry_In,
      R => sync_reset
    );
Sign_Extend_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8F00"
    )
        port map (
      I0 => \^imm_value\(10),
      I1 => \^imm_value\(9),
      I2 => PreFetch_Buffer_I_n_40,
      I3 => \^of_piperun\,
      I4 => \^shift_oper\,
      O => Sign_Extend_i_1_n_0
    );
Sign_Extend_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Sign_Extend_i_1_n_0,
      Q => \^shift_oper\,
      R => sync_reset
    );
Trace_Reg_Write_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2A280"
    )
        port map (
      I0 => trace_reg_write_novalid,
      I1 => jump2_I_1,
      I2 => Blocked_Valid_Instr,
      I3 => trace_valid_instr_part1,
      I4 => mul_Executing_done,
      O => \^d\(0)
    );
Trace_Valid_Instr_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0EE"
    )
        port map (
      I0 => mul_Executing_done,
      I1 => trace_valid_instr_part1,
      I2 => Blocked_Valid_Instr,
      I3 => jump2_I_1,
      O => \^d\(1)
    );
Unsigned_Op_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^imm_value\(14),
      Q => Unsigned_Op,
      R => sync_reset
    );
\Using_FPGA.ALU_Carry_FDRE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^of_piperun\,
      carry_In => carry_In,
      correct_Carry_II => correct_Carry_II,
      sync_reset => sync_reset
    );
\Using_FPGA.ALU_Carry_MUXCY\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_60
     port map (
      correct_Carry => correct_Carry,
      correct_Carry_I => correct_Carry_I,
      correct_Carry_Select => correct_Carry_Select,
      lopt => lopt_11,
      lopt_1 => lopt_12,
      lopt_2 => lopt_13,
      sub_Carry => sub_Carry
    );
\Using_FPGA.ALU_OP0_FDRE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_61
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^of_piperun\,
      \Using_FPGA.Native_1\ => PreFetch_Buffer_I_n_62,
      alu_Op(0) => alu_Op(0),
      sync_reset => sync_reset
    );
\Using_FPGA.ALU_OP1_FDRE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_62
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^of_piperun\,
      \Using_FPGA.Native_1\ => PreFetch_Buffer_I_n_61,
      alu_Op(0) => alu_Op(1),
      sync_reset => sync_reset
    );
\Using_FPGA.Correct_Carry_MUXCY\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_63
     port map (
      I267_out => I267_out,
      Pause_Ack_reg => \Using_FPGA.Native_6\,
      Shift_Carry_In_reg(0) => \Using_FPGA.Native_7\(0),
      Shift_Carry_In_reg_0 => is_swx_I_reg_n_0,
      Shift_Carry_In_reg_1 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      correct_Carry => correct_Carry,
      ex_Valid => ex_Valid,
      is_lwx_I => is_lwx_I,
      load_Store_i => load_Store_i,
      lopt => \^lopt_1\,
      lopt_1 => \^lopt_2\,
      lopt_2 => \^lopt_3\,
      new_Carry => new_Carry,
      write_Carry_I => write_Carry_I
    );
\Using_FPGA.Force1_FDRE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_64
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^s66_out\,
      \Using_FPGA.Native_1\ => \^of_piperun\,
      force1 => force1,
      force1_i20_out => force1_i20_out
    );
\Using_FPGA.Force2_FDRE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_65
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^s66_out\,
      \Using_FPGA.Native_1\ => \^of_piperun\,
      \Using_FPGA.Native_2\ => PreFetch_Buffer_I_n_98,
      force2 => force2
    );
\Using_FPGA.Force_Val1_FDRE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_66
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^s66_out\,
      \Using_FPGA.Native_1\ => \^of_piperun\,
      force_Val1 => force_Val1,
      force_Val1_i18_out => force_Val1_i18_out
    );
\Using_FPGA.Force_Val2_FDRSE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRSE_67
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^s66_out\,
      \Using_FPGA.Native_1\ => \^of_piperun\,
      \Using_FPGA.Native_2\ => PreFetch_Buffer_I_n_53,
      force_Val2_N => force_Val2_N
    );
\Using_FPGA.I_correct_Carry_Select\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized9\
     port map (
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I_n_61,
      \Using_FPGA.Native_1\ => PreFetch_Buffer_I_n_62,
      \Using_FPGA.Native_2\ => PreFetch_Buffer_I_n_111,
      correct_Carry_Select => correct_Carry_Select
    );
\Using_FPGA.Intr_Carry_MUXCY\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_68
     port map (
      correct_Carry_I => correct_Carry_I,
      correct_Carry_II => correct_Carry_II,
      lopt => lopt_11,
      lopt_1 => lopt_12,
      lopt_2 => lopt_13
    );
\Using_FPGA.MULT_AND_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MULT_AND
     port map (
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I_n_61,
      \Using_FPGA.Native_1\ => PreFetch_Buffer_I_n_62,
      sub_Carry => sub_Carry
    );
\Using_FPGA.MUXCY_JUMP_CARRY\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_69
     port map (
      Reg_zero => Reg_zero,
      force_DI1 => force_DI1,
      force_jump1 => force_jump1,
      jump_Carry1 => jump_Carry1,
      lopt => \^lopt_4\
    );
\Using_FPGA.MUXCY_JUMP_CARRY2\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_70
     port map (
      force_DI2 => force_DI2,
      force_jump2 => force_jump2,
      jump_Carry1 => jump_Carry1,
      jump_Carry2 => jump_Carry2,
      lopt => lopt_14,
      lopt_1 => lopt_15,
      lopt_2 => S,
      lopt_3 => lopt_16,
      lopt_4 => lopt_17,
      lopt_5 => buffer_Full,
      lopt_6 => lopt_18,
      lopt_7 => lopt_19,
      lopt_8 => iFetch_In_Progress_reg_0
    );
\Using_FPGA.MUXCY_JUMP_CARRY3\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_71
     port map (
      \Area_Debug_Control.force_stop_cmd_hold_reg\ => \^of_piperun\,
      PC_Write => PC_Write,
      S => S,
      S_0 => S_0,
      \Using_FPGA.Native_0\ => \^inhibit_ex\,
      \Using_FPGA.Native_1\ => using_Imm_reg_0,
      \Using_FPGA.Native_2\ => \^d\(5),
      branch_with_delay => branch_with_delay,
      delay_slot_instr_reg => jump2_I_reg_n_0,
      ex_Valid => ex_Valid,
      ex_Valid_reg => PreFetch_Buffer_I_n_105,
      ex_Valid_reg_0 => \Using_FPGA.Native_6\,
      force_stop_cmd_hold => force_stop_cmd_hold,
      force_stop_cmd_hold0 => force_stop_cmd_hold0,
      force_stop_cmd_i => force_stop_cmd_i,
      inHibit_EX_reg => \Using_FPGA.MUXCY_JUMP_CARRY3_n_1\,
      inHibit_EX_reg_0 => \^s66_out\,
      jump_Carry2 => jump_Carry2,
      lopt => lopt_14,
      lopt_1 => lopt_15,
      of_Pause_reg => \^jump\,
      sync_reset => sync_reset
    );
\Using_FPGA.Native_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => sync_reset,
      I1 => ex_Valid,
      I2 => \Using_FPGA.Native_6\,
      I3 => \Using_FPGA.reset_BIP_I_reg_n_0\,
      O => MSR_Rst
    );
\Using_FPGA.Native_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^reg_write_i\,
      I1 => \Using_FPGA.Native_6\,
      O => Reg_Write
    );
\Using_FPGA.Native_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => mtsmsr_write_i_reg_n_0,
      I1 => \Using_FPGA.Native_6\,
      I2 => ex_Valid,
      O => \^mtsmsr_write\
    );
\Using_FPGA.Native_i_1__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FBFB0B080808"
    )
        port map (
      I0 => \Using_FPGA.Native_8\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_6\,
      I3 => \Using_FPGA.Native_9\,
      I4 => \^sext16\,
      I5 => quadlet_Read,
      O => \Using_FPGA.Native_3\
    );
\Using_FPGA.Native_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_8\,
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_6\,
      I3 => doublet_Read,
      O => Data_Read_Mask
    );
\Using_FPGA.Native_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \Using_FPGA.Native_11\,
      I1 => \^instr_ex_i_reg[26]_0\,
      I2 => shift_Carry_In,
      I3 => \^instr_ex_i_reg[25]_0\,
      O => Shifted
    );
\Using_FPGA.Native_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFCCCECCCACCCEC"
    )
        port map (
      I0 => set_BIP_I,
      I1 => \Using_FPGA.Native_7\(1),
      I2 => ex_Valid,
      I3 => \Using_FPGA.Native_6\,
      I4 => mtsmsr_write_i_reg_n_0,
      I5 => Op1_Shift,
      O => \Using_FPGA.set_BIP_I_reg_0\
    );
\Using_FPGA.Native_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBC83B08FFFFFFFF"
    )
        port map (
      I0 => \Using_FPGA.Native_7\(0),
      I1 => \Using_FPGA.Native_i_3_n_0\,
      I2 => \^mtsmsr_write\,
      I3 => \Using_FPGA.Native_i_4__0_n_0\,
      I4 => Op1_Low(1),
      I5 => \Using_FPGA.Native_i_5_n_0\,
      O => \Using_FPGA.Native\
    );
\Using_FPGA.Native_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDFFF"
    )
        port map (
      I0 => load_Store_i,
      I1 => \Using_FPGA.Native_6\,
      I2 => ex_Valid,
      I3 => is_lwx_I,
      I4 => is_swx_I_reg_n_0,
      O => \Using_FPGA.Native_i_3_n_0\
    );
\Using_FPGA.Native_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => is_swx_I_reg_n_0,
      I1 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      O => \Using_FPGA.Native_i_4__0_n_0\
    );
\Using_FPGA.Native_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => write_Carry_I,
      I1 => \Using_FPGA.Native_6\,
      I2 => ex_Valid,
      O => \Using_FPGA.Native_i_5_n_0\
    );
\Using_FPGA.New_Carry_MUXCY\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_72
     port map (
      LO => LO,
      Op1_Low(0) => Op1_Low(0),
      \Use_Async_Reset.sync_reset_reg\ => \Use_Async_Reset.sync_reset_reg\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_6\,
      ex_Valid => ex_Valid,
      lopt => lopt,
      new_Carry => new_Carry,
      select_ALU_Carry => select_ALU_Carry,
      sync_reset => sync_reset,
      write_Carry_I => write_Carry_I
    );
\Using_FPGA.OpSel1_SPR_Select_LUT_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1\
     port map (
      instr_OF_raw(3) => instr_OF_raw(0),
      instr_OF_raw(2) => instr_OF_raw(1),
      instr_OF_raw(1) => instr_OF_raw(3),
      instr_OF_raw(0) => instr_OF_raw(4),
      opsel1_SPR_Select_1 => opsel1_SPR_Select_1
    );
\Using_FPGA.OpSel1_SPR_Select_LUT_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized3\
     port map (
      instr_OF_raw(3) => instr_OF_raw(0),
      instr_OF_raw(2) => instr_OF_raw(1),
      instr_OF_raw(1) => instr_OF_raw(2),
      instr_OF_raw(0) => instr_OF_raw(3),
      opsel1_SPR_Select_2_1 => opsel1_SPR_Select_2_1
    );
\Using_FPGA.OpSel1_SPR_Select_LUT_3\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3
     port map (
      D(0) => \^imm_value\(1),
      instr_OF_raw(1) => instr_OF_raw(4),
      instr_OF_raw(0) => instr_OF_raw(5),
      opsel1_SPR_Select_2_2 => opsel1_SPR_Select_2_2
    );
\Using_FPGA.OpSel1_SPR_Select_LUT_4\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized0\
     port map (
      opsel1_SPR => opsel1_SPR,
      opsel1_SPR_Select_1 => opsel1_SPR_Select_1,
      opsel1_SPR_Select_2_1 => opsel1_SPR_Select_2_1,
      opsel1_SPR_Select_2_2 => opsel1_SPR_Select_2_2
    );
\Using_FPGA.Reg_Test_Equal_FDSE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDSE
     port map (
      Clk => Clk,
      Reg_Test_Equal => Reg_Test_Equal,
      Reg_Test_Equal_i => Reg_Test_Equal_i,
      \Using_FPGA.Native_0\ => \^s66_out\,
      \Using_FPGA.Native_1\ => \^of_piperun\
    );
\Using_FPGA.Reg_Test_Equal_N_FDRE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_73
     port map (
      Clk => Clk,
      Reg_Test_Equal_N_i4_out => Reg_Test_Equal_N_i4_out,
      \Using_FPGA.Native_0\ => \^s66_out\,
      \Using_FPGA.Native_1\ => \^of_piperun\,
      reg_Test_Equal_N => reg_Test_Equal_N
    );
\Using_FPGA.Res_Forward1_LUT1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5\
     port map (
      \Using_FPGA.Native_0\ => \^instr_ex\(1),
      \Using_FPGA.Native_1\ => \^instr_ex\(0),
      reg1_Addr(1) => \^reg1_addr\(0),
      reg1_Addr(0) => \^reg1_addr\(1),
      res_forward1_1 => res_forward1_1
    );
\Using_FPGA.Res_Forward1_LUT2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5_74\
     port map (
      \Using_FPGA.Native_0\ => \^write_addr\(2),
      \Using_FPGA.Native_1\ => \^write_addr\(1),
      reg1_Addr(1) => \^reg1_addr\(2),
      reg1_Addr(0) => \^reg1_addr\(3),
      res_forward1_2 => res_forward1_2
    );
\Using_FPGA.Res_Forward1_LUT3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized1\
     port map (
      \Using_FPGA.Native_0\ => \^write_addr\(0),
      ex_Valid => ex_Valid,
      reg1_Addr(0) => \^reg1_addr\(4),
      res_forward1_3 => res_forward1_3
    );
\Using_FPGA.Res_Forward1_LUT4\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized7\
     port map (
      res_Forward1 => res_Forward1,
      res_forward1_1 => res_forward1_1,
      res_forward1_2 => res_forward1_2,
      res_forward1_3 => res_forward1_3,
      write_Reg_I_S => write_Reg_I_S
    );
\Using_FPGA.Res_Forward2_LUT1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5_75\
     port map (
      \Using_FPGA.Native_0\ => \^instr_ex\(1),
      \Using_FPGA.Native_1\ => \^instr_ex\(0),
      imm_Value(1) => \^imm_value\(0),
      imm_Value(0) => \^imm_value\(1),
      res_forward2_1 => res_forward2_1
    );
\Using_FPGA.Res_Forward2_LUT2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized5_76\
     port map (
      \Using_FPGA.Native_0\ => \^write_addr\(2),
      \Using_FPGA.Native_1\ => \^write_addr\(1),
      imm_Value(1) => \^imm_value\(2),
      imm_Value(0) => \^imm_value\(3),
      res_forward2_2 => res_forward2_2
    );
\Using_FPGA.Res_Forward2_LUT3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized1_77\
     port map (
      \Using_FPGA.Native_0\ => \^write_addr\(0),
      ex_Valid => ex_Valid,
      imm_Value(0) => \^imm_value\(4),
      res_forward2_3 => res_forward2_3
    );
\Using_FPGA.Res_Forward2_LUT4\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized7_78\
     port map (
      res_Forward2 => res_Forward2,
      res_forward2_1 => res_forward2_1,
      res_forward2_2 => res_forward2_2,
      res_forward2_3 => res_forward2_3,
      write_Reg_I_S => write_Reg_I_S
    );
\Using_FPGA.Use_Reg_Neg_DI_FDRE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_79
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^s66_out\,
      \Using_FPGA.Native_1\ => \^of_piperun\,
      use_Reg_Neg_DI => use_Reg_Neg_DI,
      use_Reg_Neg_DI_i17_out => use_Reg_Neg_DI_i17_out
    );
\Using_FPGA.Use_Reg_Neg_S_FDRE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_FDRE_80
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^s66_out\,
      \Using_FPGA.Native_1\ => \^of_piperun\,
      use_Reg_Neg_S => use_Reg_Neg_S,
      use_Reg_Neg_S_i19_out => use_Reg_Neg_S_i19_out
    );
\Using_FPGA.clean_iReady_MuxCY\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_81
     port map (
      IReady => \^iready\,
      IReady0_out => IReady0_out,
      lopt => \^lopt_5\,
      lopt_1 => \^of_piperun\,
      lopt_2 => S1_out,
      lopt_3 => \^lopt_6\,
      lopt_4 => S0_out,
      lopt_5 => \^lopt_7\,
      lopt_6 => lopt_8,
      lopt_7 => lopt_9,
      lopt_8 => lopt_10,
      \write_Addr_I_reg[3]\ => \^nonvalid_ifetch_n_reg_0\
    );
\Using_FPGA.force_di1_LUT3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized2\
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_5\,
      force_DI1 => force_DI1,
      force_Val1 => force_Val1,
      use_Reg_Neg_DI => use_Reg_Neg_DI
    );
\Using_FPGA.force_di2_LUT4\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized11\
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_6\,
      ex_Valid => ex_Valid,
      force_DI2 => force_DI2,
      force_Val2_N => force_Val2_N
    );
\Using_FPGA.force_jump1_LUT3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_LUT3__parameterized2_82\
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_5\,
      force1 => force1,
      force_jump1 => force_jump1,
      use_Reg_Neg_S => use_Reg_Neg_S
    );
\Using_FPGA.force_jump2_LUT4\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized3_83\
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_6\,
      ex_Valid => ex_Valid,
      force2 => force2,
      force_jump2 => force_jump2
    );
\Using_FPGA.iFetch_MuxCY_1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_84
     port map (
      \Using_FPGA.Native_0\ => \^jump\,
      buffer_Full => buffer_Full,
      ifetch_carry1 => ifetch_carry1,
      lopt => lopt_16,
      lopt_1 => lopt_17
    );
\Using_FPGA.iFetch_MuxCY_2\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_85
     port map (
      IReady0_out => IReady0_out,
      \Serial_Dbg_Intf.if_debug_ready_i_reg\ => \Using_FPGA.iFetch_MuxCY_2_n_2\,
      iFetch_In_Progress => iFetch_In_Progress,
      iFetch_In_Progress_reg => \Using_FPGA.iFetch_MuxCY_2_n_1\,
      iFetch_In_Progress_reg_0 => \^d\(5),
      iFetch_In_Progress_reg_1 => iFetch_In_Progress_reg_0,
      iFetch_In_Progress_reg_2 => I_AS_INST_0_i_2_n_0,
      ifetch_carry1 => ifetch_carry1,
      ifetch_carry2 => ifetch_carry2,
      lopt => lopt_18,
      lopt_1 => lopt_19,
      mbar_decode_I => mbar_decode_I,
      mbar_hold_I_reg => \Using_FPGA.iFetch_MuxCY_2_n_4\,
      mbar_hold_I_reg_0 => \^of_piperun\,
      mbar_hold_I_reg_1 => mbar_hold_I_reg_n_0,
      missed_IFetch => missed_IFetch,
      missed_IFetch_reg => missed_IFetch_reg_0,
      missed_IFetch_reg_0 => missed_IFetch_reg_1,
      missed_IFetch_reg_1 => \^jump\,
      mul_Executing => mul_Executing,
      of_mbar_decode => of_mbar_decode,
      sync_reset => sync_reset
    );
\Using_FPGA.iFetch_MuxCY_3\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_86
     port map (
      D(0) => \^d\(6),
      iFetch_In_Progress => iFetch_In_Progress,
      ifetch_carry2 => ifetch_carry2
    );
\Using_FPGA.of_PipeRun_MuxCY_1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_MB_MUXCY_87
     port map (
      Blocked_Valid_Instr0 => Blocked_Valid_Instr0,
      Blocked_Valid_Instr_reg => jump2_I_reg_n_0,
      Buffer_Addr(1 downto 0) => \^buffer_addr\(1 downto 0),
      DReady => DReady,
      \Using_FPGA.Native_0\ => S0_out,
      \Using_FPGA.Native_1\ => S1_out,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_4\,
      \Using_LWX_SWX_instr.reservation_reg\ => \Using_FPGA.of_PipeRun_MuxCY_1_n_9\,
      \Using_LWX_SWX_instr.reservation_reg_0\ => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      \Using_LWX_SWX_instr.reservation_reg_1\ => \Using_FPGA.Native_6\,
      delay_slot_instr_reg => delay_slot_instr_reg,
      ex_Valid => ex_Valid,
      ex_Valid_1st_cycle_reg => \^inhibit_ex\,
      ex_Valid_1st_cycle_reg_0 => \^jump\,
      instr_OF_raw(2) => instr_OF_raw(0),
      instr_OF_raw(1) => instr_OF_raw(1),
      instr_OF_raw(0) => instr_OF_raw(3),
      is_lwx_I => is_lwx_I,
      is_lwx_I_reg => \Using_FPGA.of_PipeRun_MuxCY_1_n_1\,
      is_lwx_I_reg_0 => PreFetch_Buffer_I_n_104,
      is_swx_I_reg => \Using_FPGA.of_PipeRun_MuxCY_1_n_2\,
      is_swx_I_reg_0 => \Using_FPGA.of_PipeRun_MuxCY_1_n_7\,
      is_swx_I_reg_1 => is_swx_I_reg_n_0,
      load_Store_i => load_Store_i,
      load_Store_i_reg => \Using_FPGA.of_PipeRun_MuxCY_1_n_3\,
      load_Store_i_reg_0 => \^s66_out\,
      mul_Executing_reg => \^of_piperun\,
      of_PipeRun_Select => of_PipeRun_Select,
      of_PipeRun_without_dready => of_PipeRun_without_dready,
      ok_To_Stop => \^ok_to_stop\,
      set_BIP => set_BIP,
      swx_ready => swx_ready,
      sync_reset => sync_reset,
      using_Imm_reg => \Using_FPGA.of_PipeRun_MuxCY_1_n_4\,
      using_Imm_reg_0 => \^use_imm_reg\,
      using_Imm_reg_1 => PreFetch_Buffer_I_n_37,
      using_Imm_reg_2 => using_Imm_reg_0
    );
\Using_FPGA.of_PipeRun_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5
     port map (
      I267_out => I267_out,
      \Using_FPGA.Native_0\ => using_Imm_reg_0,
      \Using_FPGA.Native_1\ => \^dbg_pause\,
      mul_Executing => mul_Executing,
      of_PipeRun_Select => of_PipeRun_Select,
      of_Valid_Raw => of_Valid_Raw
    );
\Using_FPGA.of_PipeRun_without_dready_LUT5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5__parameterized1\
     port map (
      I267_out => I267_out,
      \Using_FPGA.Native_0\ => using_Imm_reg_0,
      \Using_FPGA.Native_1\ => \^dbg_pause\,
      mul_Executing => mul_Executing,
      of_PipeRun_without_dready => of_PipeRun_without_dready,
      of_Valid_Raw => of_Valid_Raw
    );
\Using_FPGA.reset_BIP_I_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => reset_BIP_I,
      Q => \Using_FPGA.reset_BIP_I_reg_n_0\,
      R => sync_reset
    );
\Using_FPGA.set_BIP_I_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_47,
      Q => set_BIP_I,
      R => '0'
    );
\Using_LWX_SWX_instr.reservation_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => set_BIP_I,
      I1 => \Using_FPGA.Native_6\,
      I2 => ex_Valid,
      O => set_BIP
    );
\Using_LWX_SWX_instr.reservation_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.of_PipeRun_MuxCY_1_n_7\,
      Q => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      R => '0'
    );
Write_Strobe_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020002000000000"
    )
        port map (
      I0 => ex_Valid,
      I1 => \Using_FPGA.Native_6\,
      I2 => load_Store_i,
      I3 => is_swx_I_reg_n_0,
      I4 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      I5 => writing,
      O => \^d\(2)
    );
active_wakeup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFE00"
    )
        port map (
      I0 => \^suspend\,
      I1 => \^hibernate\,
      I2 => \^sleep_decode\,
      I3 => wakeup_i(0),
      I4 => wakeup_i(1),
      O => active_wakeup0
    );
active_wakeup_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => active_wakeup0,
      Q => active_wakeup,
      R => sync_reset
    );
byte_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_43,
      Q => \^isbyte\,
      R => '0'
    );
d_AS_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_42,
      Q => d_AS_I,
      R => sync_reset
    );
doublet_Read_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFEFFF0000"
    )
        port map (
      I0 => instr_OF_raw(5),
      I1 => instr_OF_raw(4),
      I2 => instr_OF_raw(0),
      I3 => instr_OF_raw(1),
      I4 => \^of_piperun\,
      I5 => doublet_Read,
      O => doublet_Read_i_i_1_n_0
    );
doublet_Read_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => doublet_Read_i_i_1_n_0,
      Q => doublet_Read,
      R => sync_reset
    );
doublet_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_45,
      Q => \^isdoublet\,
      R => '0'
    );
ex_Valid_1st_cycle_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^ok_to_stop\,
      Q => \^ex_valid_1st_cycle\,
      R => sync_reset
    );
ex_Valid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.MUXCY_JUMP_CARRY3_n_1\,
      Q => ex_Valid,
      R => sync_reset
    );
ex_first_cycle_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^of_piperun\,
      Q => ex_first_cycle,
      R => sync_reset
    );
hibernate_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008AAFBAA"
    )
        port map (
      I0 => \^hibernate\,
      I1 => iFetch_In_Progress,
      I2 => \^write_addr\(0),
      I3 => mbar_sleep,
      I4 => \^instr_ex\(1),
      I5 => sleep_i0,
      O => hibernate_i_i_1_n_0
    );
hibernate_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_reset,
      I1 => active_wakeup,
      O => sleep_i0
    );
hibernate_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => hibernate_i_i_1_n_0,
      Q => \^hibernate\,
      R => '0'
    );
iFetch_In_Progress_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.iFetch_MuxCY_2_n_1\,
      Q => iFetch_In_Progress,
      R => sync_reset
    );
inHibit_EX_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_46,
      Q => \^inhibit_ex\,
      R => '0'
    );
\instr_EX_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => instr_OF_raw(0),
      Q => Result_Sel(0),
      R => sync_reset
    );
\instr_EX_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^reg1_addr\(0),
      Q => \instr_EX_i_reg[2]_0\(17),
      R => sync_reset
    );
\instr_EX_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^reg1_addr\(1),
      Q => \instr_EX_i_reg[2]_0\(16),
      R => sync_reset
    );
\instr_EX_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^reg1_addr\(2),
      Q => \instr_EX_i_reg[2]_0\(15),
      R => sync_reset
    );
\instr_EX_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^reg1_addr\(3),
      Q => \instr_EX_i_reg[2]_0\(14),
      R => sync_reset
    );
\instr_EX_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^reg1_addr\(4),
      Q => \instr_EX_i_reg[2]_0\(13),
      R => sync_reset
    );
\instr_EX_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^imm_value\(0),
      Q => \instr_EX_i_reg[2]_0\(12),
      R => sync_reset
    );
\instr_EX_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^imm_value\(1),
      Q => \instr_EX_i_reg[2]_0\(11),
      R => sync_reset
    );
\instr_EX_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^imm_value\(2),
      Q => \instr_EX_i_reg[2]_0\(10),
      R => sync_reset
    );
\instr_EX_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^imm_value\(3),
      Q => \instr_EX_i_reg[2]_0\(9),
      R => sync_reset
    );
\instr_EX_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => instr_OF_raw(1),
      Q => Result_Sel(1),
      R => sync_reset
    );
\instr_EX_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^imm_value\(4),
      Q => \instr_EX_i_reg[2]_0\(8),
      R => sync_reset
    );
\instr_EX_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^imm_value\(5),
      Q => \instr_EX_i_reg[2]_0\(7),
      R => sync_reset
    );
\instr_EX_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^imm_value\(6),
      Q => \instr_EX_i_reg[2]_0\(6),
      R => sync_reset
    );
\instr_EX_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^imm_value\(7),
      Q => \instr_EX_i_reg[2]_0\(5),
      R => sync_reset
    );
\instr_EX_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^imm_value\(8),
      Q => \instr_EX_i_reg[2]_0\(4),
      R => sync_reset
    );
\instr_EX_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^imm_value\(9),
      Q => \^instr_ex_i_reg[25]_0\,
      R => sync_reset
    );
\instr_EX_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^imm_value\(10),
      Q => \^instr_ex_i_reg[26]_0\,
      R => sync_reset
    );
\instr_EX_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^imm_value\(11),
      Q => \instr_EX_i_reg[2]_0\(3),
      R => sync_reset
    );
\instr_EX_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^imm_value\(12),
      Q => \instr_EX_i_reg[2]_0\(2),
      R => sync_reset
    );
\instr_EX_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^imm_value\(13),
      Q => \instr_EX_i_reg[2]_0\(1),
      R => sync_reset
    );
\instr_EX_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => instr_OF_raw(2),
      Q => \instr_EX_i_reg[2]_0\(19),
      R => sync_reset
    );
\instr_EX_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => \^imm_value\(15),
      Q => \instr_EX_i_reg[2]_0\(0),
      R => sync_reset
    );
\instr_EX_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => instr_OF_raw(3),
      Q => \instr_EX_i_reg[2]_0\(18),
      R => sync_reset
    );
\instr_EX_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => instr_OF_raw(4),
      Q => Logic_Oper(0),
      R => sync_reset
    );
\instr_EX_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => instr_OF_raw(5),
      Q => Logic_Oper(1),
      R => sync_reset
    );
\instr_EX_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => instr_OF_raw(6),
      Q => \^instr_ex\(1),
      R => sync_reset
    );
\instr_EX_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => instr_OF_raw(7),
      Q => \^instr_ex\(0),
      R => sync_reset
    );
is_lwx_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.of_PipeRun_MuxCY_1_n_1\,
      Q => is_lwx_I,
      R => '0'
    );
is_swx_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.of_PipeRun_MuxCY_1_n_2\,
      Q => is_swx_I_reg_n_0,
      R => '0'
    );
jump2_I_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => jump2_I_reg_n_0,
      Q => jump2_I_1,
      R => sync_reset
    );
jump2_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => PreFetch_Buffer_I_n_60,
      Q => jump2_I_reg_n_0,
      R => sync_reset
    );
load_Store_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.of_PipeRun_MuxCY_1_n_3\,
      Q => load_Store_i,
      R => '0'
    );
mbar_decode_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => of_mbar_decode,
      Q => mbar_decode_I,
      R => sync_reset
    );
mbar_first_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEFE0000"
    )
        port map (
      I0 => mbar_sleep,
      I1 => ex_first_cycle,
      I2 => iFetch_In_Progress,
      I3 => \^write_addr\(0),
      I4 => mbar_first_reg_n_0,
      I5 => \Using_FPGA.Native_6\,
      O => mbar_first_i_3_n_0
    );
mbar_first_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => mbar_first,
      Q => mbar_first_reg_n_0,
      R => sync_reset
    );
mbar_hold_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.iFetch_MuxCY_2_n_4\,
      Q => mbar_hold_I_reg_n_0,
      R => '0'
    );
mbar_is_sleep_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => mbar_is_sleep0,
      Q => mbar_is_sleep,
      R => sync_reset
    );
mbar_sleep_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAAAAAA"
    )
        port map (
      I0 => mbar_sleep,
      I1 => I_AS_INST_0_i_2_n_0,
      I2 => mbar_decode_I,
      I3 => mbar_is_sleep,
      I4 => ex_first_cycle,
      I5 => sleep_i0,
      O => mbar_sleep_i_1_n_0
    );
mbar_sleep_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mbar_sleep_i_1_n_0,
      Q => mbar_sleep,
      R => '0'
    );
missed_IFetch_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.iFetch_MuxCY_2_n_2\,
      Q => missed_IFetch,
      R => sync_reset
    );
mtsmsr_write_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_49,
      Q => mtsmsr_write_i_reg_n_0,
      R => '0'
    );
mul_Executing_delayed_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mul_Executing,
      Q => mul_Executing_delayed,
      R => sync_reset
    );
mul_Executing_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mul_Executing_delayed,
      I1 => \Using_FPGA.Native_6\,
      I2 => mul_Executing,
      O => mul_Executing_done0
    );
mul_Executing_done_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mul_Executing_done0,
      Q => mul_Executing_done,
      R => sync_reset
    );
mul_Executing_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mbar_first,
      Q => mul_Executing,
      R => sync_reset
    );
nonvalid_IFetch_n_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_36,
      Q => \^nonvalid_ifetch_n_reg_0\,
      S => sync_reset
    );
of_Pause_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Pause,
      Q => \^dbg_pause\,
      R => sync_reset
    );
quadlet_Read_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFFFFFF2FFF0000"
    )
        port map (
      I0 => instr_OF_raw(4),
      I1 => instr_OF_raw(5),
      I2 => instr_OF_raw(0),
      I3 => instr_OF_raw(1),
      I4 => \^of_piperun\,
      I5 => quadlet_Read,
      O => quadlet_Read_i_i_1_n_0
    );
quadlet_Read_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => quadlet_Read_i_i_1_n_0,
      Q => quadlet_Read,
      R => sync_reset
    );
reset_delay_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync_reset,
      Q => reset_delay,
      R => '0'
    );
select_ALU_Carry_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => PreFetch_Buffer_I_n_108,
      Q => select_ALU_Carry,
      R => sync_reset
    );
sleep_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008AAFBAA"
    )
        port map (
      I0 => \^sleep_decode\,
      I1 => iFetch_In_Progress,
      I2 => \^write_addr\(0),
      I3 => mbar_sleep,
      I4 => \^instr_ex\(0),
      I5 => sleep_i0,
      O => sleep_i_i_1_n_0
    );
sleep_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sleep_i_i_1_n_0,
      Q => \^sleep_decode\,
      R => '0'
    );
suspend_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E222"
    )
        port map (
      I0 => \^suspend\,
      I1 => sleep_i00_in,
      I2 => \^instr_ex\(0),
      I3 => \^instr_ex\(1),
      I4 => active_wakeup,
      I5 => sync_reset,
      O => suspend_i_i_1_n_0
    );
suspend_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => mbar_sleep,
      I1 => \^write_addr\(0),
      I2 => iFetch_In_Progress,
      O => sleep_i00_in
    );
suspend_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => suspend_i_i_1_n_0,
      Q => \^suspend\,
      R => '0'
    );
swx_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.of_PipeRun_MuxCY_1_n_9\,
      Q => swx_ready,
      R => '0'
    );
trace_data_access_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00000"
    )
        port map (
      I0 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      I1 => is_swx_I_reg_n_0,
      I2 => load_Store_i,
      I3 => \Using_FPGA.Native_6\,
      I4 => ex_Valid,
      O => \Using_LWX_SWX_instr.reservation_reg_0\(0)
    );
trace_reg_write_novalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABABABAAABAAA"
    )
        port map (
      I0 => reset_delay,
      I1 => trace_reg_write_novalid_i_2_n_0,
      I2 => I_AS_INST_0_i_2_n_0,
      I3 => write_Reg_reg_n_0,
      I4 => writing,
      I5 => DReady,
      O => \^reg_write_i\
    );
trace_reg_write_novalid_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^write_addr\(1),
      I1 => \^write_addr\(0),
      I2 => \^instr_ex\(0),
      I3 => \^write_addr\(2),
      I4 => \^instr_ex\(1),
      O => trace_reg_write_novalid_i_2_n_0
    );
trace_valid_instr_part1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EE000F00EE0000"
    )
        port map (
      I0 => swx_ready,
      I1 => DReady,
      I2 => mul_Executing,
      I3 => \Using_FPGA.Native_6\,
      I4 => load_Store_i,
      I5 => \^ex_valid_1st_cycle\,
      O => trace_valid_instr_part10
    );
trace_valid_instr_part1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => trace_valid_instr_part10,
      Q => trace_valid_instr_part1,
      R => sync_reset
    );
using_Imm_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.of_PipeRun_MuxCY_1_n_4\,
      Q => \^use_imm_reg\,
      R => '0'
    );
\write_Addr_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => instr_OF_raw(8),
      Q => \^write_addr\(2),
      R => sync_reset
    );
\write_Addr_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => instr_OF_raw(9),
      Q => \^write_addr\(1),
      R => sync_reset
    );
\write_Addr_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => instr_OF_raw(10),
      Q => \^write_addr\(0),
      R => sync_reset
    );
write_Carry_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => PreFetch_Buffer_I_n_96,
      Q => write_Carry_I,
      R => sync_reset
    );
write_Reg_I_LUT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4
     port map (
      DReady => DReady,
      \Using_FPGA.Native_0\ => write_Reg_reg_n_0,
      \Using_FPGA.Native_1\ => \^instr_ex\(1),
      \Using_FPGA.Native_2\ => \^write_addr\(2),
      \Using_FPGA.Native_3\ => \^instr_ex\(0),
      \Using_FPGA.Native_4\ => \^write_addr\(0),
      \Using_FPGA.Native_5\ => \^write_addr\(1),
      write_Reg_I_S => write_Reg_I_S,
      writing => writing
    );
write_Reg_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_48,
      Q => write_Reg_reg_n_0,
      R => '0'
    );
writing_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => PreFetch_Buffer_I_n_44,
      Q => writing,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : out STD_LOGIC;
    I3_0 : out STD_LOGIC;
    I3_1 : out STD_LOGIC;
    I3_2 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    MTSMSR_Write : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    Clk : in STD_LOGIC;
    MSR_Rst : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg is
begin
\MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg_Bit
     port map (
      Address(0) => Address(1),
      Clk => Clk,
      D(0) => D(2),
      I3_1 => I3_1,
      MSR_Rst => MSR_Rst,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\
    );
\MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg_Bit_725
     port map (
      Address(0) => Address(0),
      Clk => Clk,
      D(0) => D(1),
      I3 => I3,
      I3_2 => I3_2,
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\
    );
\MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg_Bit_726
     port map (
      Clk => Clk,
      D(0) => D(0),
      I3_0 => I3_0,
      MTSMSR_Write => MTSMSR_Write,
      Op1_Logic => Op1_Logic,
      \Using_FPGA.Native\ => \Using_FPGA.Native_2\,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select is
  port (
    Op1_Logic : out STD_LOGIC;
    EX_Op2 : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    Op2 : out STD_LOGIC;
    Shifted : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    \Using_FPGA.Native_15\ : out STD_LOGIC;
    \Using_FPGA.Native_16\ : out STD_LOGIC;
    \Using_FPGA.Native_17\ : out STD_LOGIC;
    \Using_FPGA.Native_18\ : out STD_LOGIC;
    \Using_FPGA.Native_19\ : out STD_LOGIC;
    \Using_FPGA.Native_20\ : out STD_LOGIC;
    \Using_FPGA.Native_21\ : out STD_LOGIC;
    \Using_FPGA.Native_22\ : out STD_LOGIC;
    \Using_FPGA.Native_23\ : out STD_LOGIC;
    \Using_FPGA.Native_24\ : out STD_LOGIC;
    \Using_FPGA.Native_25\ : out STD_LOGIC;
    \Using_FPGA.Native_26\ : out STD_LOGIC;
    \Using_FPGA.Native_27\ : out STD_LOGIC;
    \Using_FPGA.Native_28\ : out STD_LOGIC;
    \Using_FPGA.Native_29\ : out STD_LOGIC;
    \Using_FPGA.Native_30\ : out STD_LOGIC;
    \Using_FPGA.Native_31\ : out STD_LOGIC;
    \Using_FPGA.Native_32\ : out STD_LOGIC;
    \Using_FPGA.Native_33\ : out STD_LOGIC;
    \Using_FPGA.Native_34\ : out STD_LOGIC;
    \Using_FPGA.Native_35\ : out STD_LOGIC;
    \Using_FPGA.Native_36\ : out STD_LOGIC;
    \Using_FPGA.Native_37\ : out STD_LOGIC;
    \Using_FPGA.Native_38\ : out STD_LOGIC;
    \Using_FPGA.Native_39\ : out STD_LOGIC;
    \Using_FPGA.Native_40\ : out STD_LOGIC;
    \Using_FPGA.Native_41\ : out STD_LOGIC;
    \Using_FPGA.Native_42\ : out STD_LOGIC;
    \Using_FPGA.Native_43\ : out STD_LOGIC;
    \Using_FPGA.Native_44\ : out STD_LOGIC;
    \Using_FPGA.Native_45\ : out STD_LOGIC;
    \Using_FPGA.Native_46\ : out STD_LOGIC;
    \Using_FPGA.Native_47\ : out STD_LOGIC;
    \Using_FPGA.Native_48\ : out STD_LOGIC;
    \Using_FPGA.Native_49\ : out STD_LOGIC;
    \Using_FPGA.Native_50\ : out STD_LOGIC;
    \Using_FPGA.Native_51\ : out STD_LOGIC;
    \Using_FPGA.Native_52\ : out STD_LOGIC;
    \Using_FPGA.Native_53\ : out STD_LOGIC;
    \Using_FPGA.Native_54\ : out STD_LOGIC;
    \Using_FPGA.Native_55\ : out STD_LOGIC;
    \Using_FPGA.Native_56\ : out STD_LOGIC;
    \Using_FPGA.Native_57\ : out STD_LOGIC;
    \Using_FPGA.Native_58\ : out STD_LOGIC;
    \Using_FPGA.Native_59\ : out STD_LOGIC;
    \Using_FPGA.Native_60\ : out STD_LOGIC;
    S : out STD_LOGIC;
    Sext : out STD_LOGIC;
    \Using_FPGA.Native_61\ : out STD_LOGIC;
    \Using_FPGA.Native_62\ : out STD_LOGIC;
    \Using_FPGA.Native_63\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 31 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 31 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    D_1 : in STD_LOGIC;
    I3_0 : in STD_LOGIC;
    D_2 : in STD_LOGIC;
    I3_1 : in STD_LOGIC;
    D_3 : in STD_LOGIC;
    I3_2 : in STD_LOGIC;
    D_4 : in STD_LOGIC;
    I3_3 : in STD_LOGIC;
    D_5 : in STD_LOGIC;
    I3_4 : in STD_LOGIC;
    D_6 : in STD_LOGIC;
    I3_5 : in STD_LOGIC;
    D_7 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D_8 : in STD_LOGIC;
    D_9 : in STD_LOGIC;
    D_10 : in STD_LOGIC;
    D_11 : in STD_LOGIC;
    D_12 : in STD_LOGIC;
    D_13 : in STD_LOGIC;
    D_14 : in STD_LOGIC;
    D_15 : in STD_LOGIC;
    D_16 : in STD_LOGIC;
    D_17 : in STD_LOGIC;
    D_18 : in STD_LOGIC;
    D_19 : in STD_LOGIC;
    D_20 : in STD_LOGIC;
    D_21 : in STD_LOGIC;
    D_22 : in STD_LOGIC;
    D_23 : in STD_LOGIC;
    D_24 : in STD_LOGIC;
    D_25 : in STD_LOGIC;
    D_26 : in STD_LOGIC;
    D_27 : in STD_LOGIC;
    D_28 : in STD_LOGIC;
    D_29 : in STD_LOGIC;
    D_30 : in STD_LOGIC;
    I3_6 : in STD_LOGIC;
    D_31 : in STD_LOGIC;
    \Using_FPGA.Native_64\ : in STD_LOGIC;
    compare_Instr : in STD_LOGIC;
    sext16 : in STD_LOGIC;
    sext8 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    imm_Value : in STD_LOGIC_VECTOR ( 0 to 15 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select is
  signal \OpSelect_Bits[31].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \^using_fpga.native_11\ : STD_LOGIC;
begin
  \Using_FPGA.Native_11\ <= \^using_fpga.native_11\;
\OpSelect_Bits[0].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized12\
     port map (
      Clk => Clk,
      D_31 => D_31,
      EX_Result(0) => EX_Result(0),
      I3_6 => I3_6,
      Reg1_Data(0) => Reg1_Data(0),
      S => S,
      \Using_FPGA.Native\ => \Using_FPGA.Native_59\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_60\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_62\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_64\,
      compare_Instr => compare_Instr,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(27),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[10].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10\
     port map (
      Clk => Clk,
      D_21 => D_21,
      EX_Result(0) => EX_Result(10),
      Reg1_Data(0) => Reg1_Data(10),
      \Using_FPGA.Native\ => \Using_FPGA.Native_39\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_40\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(17),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[11].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_573\
     port map (
      Clk => Clk,
      D_20 => D_20,
      EX_Result(0) => EX_Result(11),
      Reg1_Data(0) => Reg1_Data(11),
      \Using_FPGA.Native\ => \Using_FPGA.Native_37\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_38\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(16),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[12].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_574\
     port map (
      Clk => Clk,
      D_19 => D_19,
      EX_Result(0) => EX_Result(12),
      Reg1_Data(0) => Reg1_Data(12),
      \Using_FPGA.Native\ => \Using_FPGA.Native_35\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_36\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(15),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[13].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_575\
     port map (
      Clk => Clk,
      D_18 => D_18,
      EX_Result(0) => EX_Result(13),
      Reg1_Data(0) => Reg1_Data(13),
      \Using_FPGA.Native\ => \Using_FPGA.Native_33\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_34\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(14),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[14].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_576\
     port map (
      Clk => Clk,
      D_17 => D_17,
      EX_Result(0) => EX_Result(14),
      Reg1_Data(0) => Reg1_Data(14),
      \Using_FPGA.Native\ => \Using_FPGA.Native_31\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_32\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(13),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[15].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_577\
     port map (
      Address(0) => Address(8),
      Clk => Clk,
      D_16 => D_16,
      EX_Result(0) => EX_Result(15),
      Reg1_Data(0) => Reg1_Data(15),
      \Using_FPGA.Native\ => \Using_FPGA.Native_29\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_30\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(12),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[16].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8\
     port map (
      Address(0) => Address(7),
      Clk => Clk,
      D_15 => D_15,
      EX_Result(0) => EX_Result(16),
      Reg1_Data(0) => Reg1_Data(16),
      Sext => Sext,
      \Using_FPGA.Native\ => \Using_FPGA.Native_27\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_28\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_64\,
      \Using_FPGA.Native_2\ => \^using_fpga.native_11\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(11),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sext16 => sext16,
      sext8 => sext8,
      sync_reset => sync_reset
    );
\OpSelect_Bits[17].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_578\
     port map (
      Address(0) => Address(6),
      Clk => Clk,
      D_14 => D_14,
      EX_Result(0) => EX_Result(17),
      Reg1_Data(0) => Reg1_Data(17),
      \Using_FPGA.Native\ => \Using_FPGA.Native_25\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_26\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(10),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[18].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_579\
     port map (
      Address(0) => Address(5),
      Clk => Clk,
      D_13 => D_13,
      EX_Result(0) => EX_Result(18),
      Reg1_Data(0) => Reg1_Data(18),
      \Using_FPGA.Native\ => \Using_FPGA.Native_23\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_24\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(9),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[19].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_580\
     port map (
      Address(0) => Address(4),
      Clk => Clk,
      D_12 => D_12,
      EX_Result(0) => EX_Result(19),
      Reg1_Data(0) => Reg1_Data(19),
      \Using_FPGA.Native\ => \Using_FPGA.Native_21\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_22\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(8),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[1].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_581\
     port map (
      Clk => Clk,
      D_30 => D_30,
      EX_Result(0) => EX_Result(1),
      Reg1_Data(0) => Reg1_Data(1),
      \Using_FPGA.Native\ => \Using_FPGA.Native_57\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_58\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(26),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[20].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_582\
     port map (
      Address(0) => Address(3),
      Clk => Clk,
      D_11 => D_11,
      EX_Result(0) => EX_Result(20),
      Reg1_Data(0) => Reg1_Data(20),
      \Using_FPGA.Native\ => \Using_FPGA.Native_19\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_20\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(7),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[21].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_583\
     port map (
      Address(0) => Address(2),
      Clk => Clk,
      D_10 => D_10,
      EX_Result(0) => EX_Result(21),
      Reg1_Data(0) => Reg1_Data(21),
      \Using_FPGA.Native\ => \Using_FPGA.Native_17\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_18\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(6),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[22].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_584\
     port map (
      Address(0) => Address(1),
      Clk => Clk,
      D_9 => D_9,
      EX_Result(0) => EX_Result(22),
      Reg1_Data(0) => Reg1_Data(22),
      \Using_FPGA.Native\ => \Using_FPGA.Native_15\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_16\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(5),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[23].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized8_585\
     port map (
      Address(0) => Address(0),
      Clk => Clk,
      D_8 => D_8,
      EX_Result(0) => EX_Result(23),
      Reg1_Data(0) => Reg1_Data(23),
      \Using_FPGA.Native\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_14\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(4),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[24].Operand_Select_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit
     port map (
      Clk => Clk,
      D_7 => D_7,
      EX_Result(0) => EX_Result(24),
      I3_5 => I3_5,
      Reg1_Data(0) => Reg1_Data(24),
      \Using_FPGA.Native\ => \^using_fpga.native_11\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_61\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_64\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(3),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sext8 => sext8,
      sync_reset => sync_reset
    );
\OpSelect_Bits[25].Operand_Select_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_586
     port map (
      Clk => Clk,
      D_6 => D_6,
      EX_Result(0) => EX_Result(25),
      I3_4 => I3_4,
      Reg1_Data(0) => Reg1_Data(25),
      \Using_FPGA.Native\ => \Using_FPGA.Native_9\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_10\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(2),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[26].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized6\
     port map (
      Clk => Clk,
      D_5 => D_5,
      EX_Result(0) => EX_Result(26),
      I3_3 => I3_3,
      Reg1_Data(0) => Reg1_Data(26),
      \Using_FPGA.Native\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_8\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(1),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[27].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized4\
     port map (
      Clk => Clk,
      D_4 => D_4,
      EX_Result(0) => EX_Result(27),
      I3_2 => I3_2,
      Reg1_Data(0) => Reg1_Data(27),
      \Using_FPGA.Native\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_6\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[28].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized2\
     port map (
      Clk => Clk,
      D_3 => D_3,
      EX_Result(0) => EX_Result(28),
      I3_1 => I3_1,
      Reg1_Data(0) => Reg1_Data(28),
      Shifted => Shifted,
      \Using_FPGA.Native\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_4\,
      of_PipeRun => of_PipeRun,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[29].Operand_Select_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_587
     port map (
      Clk => Clk,
      D_2 => D_2,
      EX_Result(0) => EX_Result(29),
      I3_0 => I3_0,
      Op2 => Op2,
      Reg1_Data(0) => Reg1_Data(29),
      \Using_FPGA.Native\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      of_PipeRun => of_PipeRun,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[2].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_588\
     port map (
      Clk => Clk,
      D_29 => D_29,
      EX_Result(0) => EX_Result(2),
      Reg1_Data(0) => Reg1_Data(2),
      \Using_FPGA.Native\ => \Using_FPGA.Native_55\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_56\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(25),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[30].Operand_Select_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_589
     port map (
      Clk => Clk,
      D_1 => D_1,
      EX_Result(0) => EX_Result(30),
      I3 => I3,
      Reg1_Data(0) => Reg1_Data(30),
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_63\,
      \Using_FPGA.Native_2\ => \OpSelect_Bits[31].Operand_Select_Bit_I_n_1\,
      of_PipeRun => of_PipeRun,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[31].Operand_Select_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit_590
     port map (
      Clk => Clk,
      D_0 => D_0,
      EX_Op2 => EX_Op2,
      EX_Result(0) => EX_Result(31),
      Op1_Logic => Op1_Logic,
      Reg1_Data(0) => Reg1_Data(31),
      \Using_FPGA.Native\ => \OpSelect_Bits[31].Operand_Select_Bit_I_n_1\,
      of_PipeRun => of_PipeRun,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[3].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_591\
     port map (
      Clk => Clk,
      D_28 => D_28,
      EX_Result(0) => EX_Result(3),
      Reg1_Data(0) => Reg1_Data(3),
      \Using_FPGA.Native\ => \Using_FPGA.Native_53\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_54\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(24),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[4].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_592\
     port map (
      Clk => Clk,
      D_27 => D_27,
      EX_Result(0) => EX_Result(4),
      Reg1_Data(0) => Reg1_Data(4),
      \Using_FPGA.Native\ => \Using_FPGA.Native_51\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_52\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(23),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[5].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_593\
     port map (
      Clk => Clk,
      D_26 => D_26,
      EX_Result(0) => EX_Result(5),
      Reg1_Data(0) => Reg1_Data(5),
      \Using_FPGA.Native\ => \Using_FPGA.Native_49\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_50\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(22),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[6].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_594\
     port map (
      Clk => Clk,
      D_25 => D_25,
      EX_Result(0) => EX_Result(6),
      Reg1_Data(0) => Reg1_Data(6),
      \Using_FPGA.Native\ => \Using_FPGA.Native_47\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_48\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(21),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[7].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_595\
     port map (
      Clk => Clk,
      D_24 => D_24,
      EX_Result(0) => EX_Result(7),
      Reg1_Data(0) => Reg1_Data(7),
      \Using_FPGA.Native\ => \Using_FPGA.Native_45\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_46\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(20),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[8].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_596\
     port map (
      Clk => Clk,
      D_23 => D_23,
      EX_Result(0) => EX_Result(8),
      Reg1_Data(0) => Reg1_Data(8),
      \Using_FPGA.Native\ => \Using_FPGA.Native_43\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_44\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(19),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\OpSelect_Bits[9].Operand_Select_Bit_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_Bit__parameterized10_597\
     port map (
      Clk => Clk,
      D_22 => D_22,
      EX_Result(0) => EX_Result(9),
      Reg1_Data(0) => Reg1_Data(9),
      \Using_FPGA.Native\ => \Using_FPGA.Native_41\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_42\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(18),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sync_reset => sync_reset
    );
\Size_17to32.imm_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(0),
      Q => Q(15),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(10),
      Q => Q(5),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(11),
      Q => Q(4),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(12),
      Q => Q(3),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(13),
      Q => Q(2),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(14),
      Q => Q(1),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(15),
      Q => Q(0),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(1),
      Q => Q(14),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(2),
      Q => Q(13),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(3),
      Q => Q(12),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(4),
      Q => Q(11),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(5),
      Q => Q(10),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(6),
      Q => Q(9),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(7),
      Q => Q(8),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(8),
      Q => Q(7),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(9),
      Q => Q(6),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Module is
  port (
    I3 : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 14 downto 0 );
    I3_0 : out STD_LOGIC;
    I3_1 : out STD_LOGIC;
    I3_2 : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    jump : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    DI : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Module is
  signal Carry_10 : STD_LOGIC;
  signal Carry_11 : STD_LOGIC;
  signal Carry_12 : STD_LOGIC;
  signal Carry_13 : STD_LOGIC;
  signal Carry_14 : STD_LOGIC;
  signal Carry_15 : STD_LOGIC;
  signal Carry_16 : STD_LOGIC;
  signal Carry_3 : STD_LOGIC;
  signal Carry_4 : STD_LOGIC;
  signal Carry_5 : STD_LOGIC;
  signal Carry_6 : STD_LOGIC;
  signal Carry_7 : STD_LOGIC;
  signal Carry_8 : STD_LOGIC;
  signal Carry_9 : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
begin
\Not_All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit
     port map (
      Address(0) => Address(14),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      LO => Carry_16,
      PC_EX_i(0) => PC_EX_i(14),
      PC_Write => PC_Write,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(14),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(14),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      jump => jump,
      lopt => lopt_40,
      lopt_1 => lopt_41,
      sync_reset => sync_reset
    );
\Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_472
     port map (
      Address(0) => Address(13),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_16,
      Clk => Clk,
      IReady => IReady,
      LO => Carry_15,
      PC_EX_i(0) => PC_EX_i(13),
      PC_Write => PC_Write,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(13),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(13),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      jump => jump,
      lopt => lopt_36,
      lopt_1 => lopt_37,
      lopt_2 => lopt_38,
      lopt_3 => lopt_39,
      sync_reset => sync_reset
    );
\Not_All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_473
     port map (
      Address(0) => Address(12),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_15,
      Clk => Clk,
      IReady => IReady,
      LO => Carry_14,
      PC_EX_i(0) => PC_EX_i(12),
      PC_Write => PC_Write,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(12),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(12),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      jump => jump,
      lopt => lopt_36,
      lopt_1 => lopt_37,
      lopt_2 => lopt_38,
      lopt_3 => lopt_39,
      lopt_4 => lopt_40,
      lopt_5 => lopt_41,
      sync_reset => sync_reset
    );
\Not_All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_474
     port map (
      Address(0) => Address(11),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_14,
      Clk => Clk,
      IReady => IReady,
      LO => Carry_13,
      PC_EX_i(0) => PC_EX_i(11),
      PC_Write => PC_Write,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(11),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(11),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      jump => jump,
      lopt => lopt_30,
      lopt_1 => lopt_31,
      lopt_2 => lopt_32,
      lopt_3 => lopt_35,
      sync_reset => sync_reset
    );
\Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_475
     port map (
      Address(0) => Address(10),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_13,
      Clk => Clk,
      IReady => IReady,
      LO => Carry_12,
      PC_EX_i(0) => PC_EX_i(10),
      PC_Write => PC_Write,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(10),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(10),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      jump => jump,
      lopt => lopt_27,
      lopt_1 => lopt_28,
      lopt_2 => lopt_29,
      lopt_3 => lopt_34,
      sync_reset => sync_reset
    );
\Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_476
     port map (
      Address(0) => Address(9),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_12,
      Clk => Clk,
      IReady => IReady,
      LO => Carry_11,
      PC_EX_i(0) => PC_EX_i(9),
      PC_Write => PC_Write,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(9),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(9),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      jump => jump,
      lopt => lopt_24,
      lopt_1 => lopt_25,
      lopt_2 => lopt_26,
      lopt_3 => lopt_33,
      sync_reset => sync_reset
    );
\Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_477
     port map (
      Address(0) => Address(8),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_11,
      Clk => Clk,
      IReady => IReady,
      LO => Carry_10,
      PC_EX_i(0) => PC_EX_i(8),
      PC_Write => PC_Write,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(8),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(8),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      jump => jump,
      lopt => lopt_24,
      lopt_1 => lopt_25,
      lopt_10 => lopt_34,
      lopt_11 => lopt_35,
      lopt_2 => lopt_26,
      lopt_3 => lopt_27,
      lopt_4 => lopt_28,
      lopt_5 => lopt_29,
      lopt_6 => lopt_30,
      lopt_7 => lopt_31,
      lopt_8 => lopt_32,
      lopt_9 => lopt_33,
      sync_reset => sync_reset
    );
\Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_478
     port map (
      Address(0) => Address(7),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_10,
      Clk => Clk,
      IReady => IReady,
      LO => Carry_9,
      PC_EX_i(0) => PC_EX_i(7),
      PC_Write => PC_Write,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(7),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(7),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      jump => jump,
      lopt => lopt_18,
      lopt_1 => lopt_19,
      lopt_2 => lopt_20,
      lopt_3 => lopt_23,
      sync_reset => sync_reset
    );
\Not_All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_479
     port map (
      Address(0) => Address(6),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_9,
      Clk => Clk,
      IReady => IReady,
      LO => Carry_8,
      PC_EX_i(0) => PC_EX_i(6),
      PC_Write => PC_Write,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(6),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(6),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      jump => jump,
      lopt => lopt_15,
      lopt_1 => lopt_16,
      lopt_2 => lopt_17,
      lopt_3 => lopt_22,
      sync_reset => sync_reset
    );
\Not_All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_480
     port map (
      Address(0) => Address(5),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_8,
      Clk => Clk,
      I3 => I3,
      IReady => IReady,
      LO => Carry_7,
      PC_EX_i(0) => PC_EX_i(5),
      PC_Write => PC_Write,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(5),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_1\(5),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_2\,
      jump => jump,
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_2 => lopt_14,
      lopt_3 => lopt_21,
      sync_reset => sync_reset
    );
\Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_481
     port map (
      Address(0) => Address(4),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_7,
      Clk => Clk,
      I3_0 => I3_0,
      IReady => IReady,
      LO => Carry_6,
      PC_EX_i(0) => PC_EX_i(4),
      PC_Write => PC_Write,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(4),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_1\(4),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_2\,
      jump => jump,
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_10 => lopt_22,
      lopt_11 => lopt_23,
      lopt_2 => lopt_14,
      lopt_3 => lopt_15,
      lopt_4 => lopt_16,
      lopt_5 => lopt_17,
      lopt_6 => lopt_18,
      lopt_7 => lopt_19,
      lopt_8 => lopt_20,
      lopt_9 => lopt_21,
      sync_reset => sync_reset
    );
\Not_All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_482
     port map (
      Address(0) => Address(3),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_6,
      Clk => Clk,
      I3_1 => I3_1,
      IReady => IReady,
      LO => Carry_5,
      PC_EX_i(0) => PC_EX_i(3),
      PC_Write => PC_Write,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(3),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_1\(3),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_2\,
      jump => jump,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => lopt_8,
      lopt_3 => lopt_11,
      sync_reset => sync_reset
    );
\Not_All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_483
     port map (
      Address(0) => Address(2),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_5,
      Clk => Clk,
      I3_2 => I3_2,
      IReady => IReady,
      LO => Carry_4,
      PC_EX_i(0) => PC_EX_i(2),
      PC_Write => PC_Write,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(2),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_1\(2),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_2\,
      jump => jump,
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      lopt_3 => lopt_10,
      sync_reset => sync_reset
    );
\Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_484
     port map (
      Address(0) => Address(1),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_4,
      Clk => Clk,
      IReady => IReady,
      LO => Carry_3,
      PC_EX_i(0) => PC_EX_i(1),
      PC_Write => PC_Write,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(1),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      jump => jump,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_9,
      sync_reset => sync_reset
    );
\Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Bit_485
     port map (
      Address(0) => Address(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_3,
      Clk => Clk,
      DI => DI,
      IReady => IReady,
      PC_EX_i(0) => PC_EX_i(0),
      PC_Write => PC_Write,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      jump => jump,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 31 );
    Clk_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 31 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File is
begin
\Using_FPGA.Gen_RegFile[0].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(23),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[10].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_378
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(13),
      EX_Result(0) => EX_Result(10),
      Reg1_Data(0) => Reg1_Data(10),
      Reg2_Data(0) => Reg2_Data(10),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[11].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_379
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(12),
      EX_Result(0) => EX_Result(11),
      Reg1_Data(0) => Reg1_Data(11),
      Reg2_Data(0) => Reg2_Data(11),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[12].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_380
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(11),
      EX_Result(0) => EX_Result(12),
      Reg1_Data(0) => Reg1_Data(12),
      Reg2_Data(0) => Reg2_Data(12),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[13].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_381
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(10),
      EX_Result(0) => EX_Result(13),
      Reg1_Data(0) => Reg1_Data(13),
      Reg2_Data(0) => Reg2_Data(13),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[14].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_382
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(9),
      EX_Result(0) => EX_Result(14),
      Reg1_Data(0) => Reg1_Data(14),
      Reg2_Data(0) => Reg2_Data(14),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[15].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_383
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(8),
      EX_Result(0) => EX_Result(15),
      Reg1_Data(0) => Reg1_Data(15),
      Reg2_Data(0) => Reg2_Data(15),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[16].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_384
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(7),
      EX_Result(0) => EX_Result(16),
      Reg1_Data(0) => Reg1_Data(16),
      Reg2_Data(0) => Reg2_Data(16),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[17].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_385
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(6),
      EX_Result(0) => EX_Result(17),
      Reg1_Data(0) => Reg1_Data(17),
      Reg2_Data(0) => Reg2_Data(17),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[18].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_386
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(5),
      EX_Result(0) => EX_Result(18),
      Reg1_Data(0) => Reg1_Data(18),
      Reg2_Data(0) => Reg2_Data(18),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[19].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_387
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(4),
      EX_Result(0) => EX_Result(19),
      Reg1_Data(0) => Reg1_Data(19),
      Reg2_Data(0) => Reg2_Data(19),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[1].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_388
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(22),
      EX_Result(0) => EX_Result(1),
      Reg1_Data(0) => Reg1_Data(1),
      Reg2_Data(0) => Reg2_Data(1),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[20].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_389
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(3),
      EX_Result(0) => EX_Result(20),
      Reg1_Data(0) => Reg1_Data(20),
      Reg2_Data(0) => Reg2_Data(20),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[21].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_390
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(2),
      EX_Result(0) => EX_Result(21),
      Reg1_Data(0) => Reg1_Data(21),
      Reg2_Data(0) => Reg2_Data(21),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[22].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_391
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(1),
      EX_Result(0) => EX_Result(22),
      Reg1_Data(0) => Reg1_Data(22),
      Reg2_Data(0) => Reg2_Data(22),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[23].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_392
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(23),
      Reg1_Data(0) => Reg1_Data(23),
      Reg2_Data(0) => Reg2_Data(23),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[24].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_393
     port map (
      Clk => Clk,
      Clk_0(0) => Clk_0(7),
      EX_Result(0) => EX_Result(24),
      Reg1_Data(0) => Reg1_Data(24),
      Reg2_Data(0) => Reg2_Data(24),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[25].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_394
     port map (
      Clk => Clk,
      Clk_0(0) => Clk_0(6),
      EX_Result(0) => EX_Result(25),
      Reg1_Data(0) => Reg1_Data(25),
      Reg2_Data(0) => Reg2_Data(25),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[26].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_395
     port map (
      Clk => Clk,
      Clk_0(0) => Clk_0(5),
      EX_Result(0) => EX_Result(26),
      Reg1_Data(0) => Reg1_Data(26),
      Reg2_Data(0) => Reg2_Data(26),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[27].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_396
     port map (
      Clk => Clk,
      Clk_0(0) => Clk_0(4),
      EX_Result(0) => EX_Result(27),
      Reg1_Data(0) => Reg1_Data(27),
      Reg2_Data(0) => Reg2_Data(27),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[28].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_397
     port map (
      Clk => Clk,
      Clk_0(0) => Clk_0(3),
      EX_Result(0) => EX_Result(28),
      Reg1_Data(0) => Reg1_Data(28),
      Reg2_Data(0) => Reg2_Data(28),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[29].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_398
     port map (
      Clk => Clk,
      Clk_0(0) => Clk_0(2),
      EX_Result(0) => EX_Result(29),
      Reg1_Data(0) => Reg1_Data(29),
      Reg2_Data(0) => Reg2_Data(29),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[2].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_399
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(21),
      EX_Result(0) => EX_Result(2),
      Reg1_Data(0) => Reg1_Data(2),
      Reg2_Data(0) => Reg2_Data(2),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[30].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_400
     port map (
      Clk => Clk,
      Clk_0(0) => Clk_0(1),
      EX_Result(0) => EX_Result(30),
      Reg1_Data(0) => Reg1_Data(30),
      Reg2_Data(0) => Reg2_Data(30),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[31].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_401
     port map (
      Clk => Clk,
      Clk_0(0) => Clk_0(0),
      EX_Result(0) => EX_Result(31),
      Reg1_Data(0) => Reg1_Data(31),
      Reg2_Data(0) => Reg2_Data(31),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[3].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_402
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(20),
      EX_Result(0) => EX_Result(3),
      Reg1_Data(0) => Reg1_Data(3),
      Reg2_Data(0) => Reg2_Data(3),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[4].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_403
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(19),
      EX_Result(0) => EX_Result(4),
      Reg1_Data(0) => Reg1_Data(4),
      Reg2_Data(0) => Reg2_Data(4),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[5].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_404
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(18),
      EX_Result(0) => EX_Result(5),
      Reg1_Data(0) => Reg1_Data(5),
      Reg2_Data(0) => Reg2_Data(5),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[6].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_405
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(17),
      EX_Result(0) => EX_Result(6),
      Reg1_Data(0) => Reg1_Data(6),
      Reg2_Data(0) => Reg2_Data(6),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[7].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_406
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(16),
      EX_Result(0) => EX_Result(7),
      Reg1_Data(0) => Reg1_Data(7),
      Reg2_Data(0) => Reg2_Data(7),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[8].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_407
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(15),
      EX_Result(0) => EX_Result(8),
      Reg1_Data(0) => Reg1_Data(8),
      Reg2_Data(0) => Reg2_Data(8),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[9].Register_File_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_Bit_408
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(14),
      EX_Result(0) => EX_Result(9),
      Reg1_Data(0) => Reg1_Data(9),
      Reg2_Data(0) => Reg2_Data(9),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 31 );
    \data_rd_reg_reg[29]\ : in STD_LOGIC;
    register_write : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    read_register_MSR_1 : in STD_LOGIC;
    PC_EX_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    raw_Data_Addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Shift_Logic_Res : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    Data_Read_Mask : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    \Using_FPGA.Native_14\ : in STD_LOGIC;
    \Using_FPGA.Native_15\ : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC;
    \Using_FPGA.Native_25\ : in STD_LOGIC;
    \Using_FPGA.Native_26\ : in STD_LOGIC;
    \Using_FPGA.Native_27\ : in STD_LOGIC;
    \Using_FPGA.Native_28\ : in STD_LOGIC;
    \Using_FPGA.Native_29\ : in STD_LOGIC;
    \Using_FPGA.Native_30\ : in STD_LOGIC;
    \Using_FPGA.Native_31\ : in STD_LOGIC;
    \Using_FPGA.Native_32\ : in STD_LOGIC;
    \Using_FPGA.Native_33\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux is
begin
\Result_Mux_Bits[0].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit
     port map (
      Clk => Clk,
      Data_Read(0) => Data_Read(15),
      EX_Result(0) => EX_Result(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(31),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(29),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_33\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_18\
    );
\Result_Mux_Bits[10].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_254
     port map (
      Clk => Clk,
      Data_Read(0) => Data_Read(5),
      EX_Result(0) => EX_Result(10),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(21),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(19),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_23\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_18\
    );
\Result_Mux_Bits[11].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_255
     port map (
      Clk => Clk,
      Data_Read(0) => Data_Read(4),
      EX_Result(0) => EX_Result(11),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(20),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(18),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_22\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_18\
    );
\Result_Mux_Bits[12].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_256
     port map (
      Clk => Clk,
      Data_Read(0) => Data_Read(3),
      EX_Result(0) => EX_Result(12),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(19),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(17),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_21\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_18\
    );
\Result_Mux_Bits[13].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_257
     port map (
      Clk => Clk,
      Data_Read(0) => Data_Read(2),
      EX_Result(0) => EX_Result(13),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(18),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(16),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_20\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_18\
    );
\Result_Mux_Bits[14].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_258
     port map (
      Clk => Clk,
      Data_Read(0) => Data_Read(1),
      EX_Result(0) => EX_Result(14),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(17),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(15),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_19\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_18\
    );
\Result_Mux_Bits[15].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_259
     port map (
      Clk => Clk,
      Data_Read(0) => Data_Read(0),
      EX_Result(0) => EX_Result(15),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(16),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(14),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_18\
    );
\Result_Mux_Bits[16].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_260
     port map (
      Clk => Clk,
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => EX_Result(16),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(15),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(13),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_16\,
      extend_Data_Read(0) => extend_Data_Read(15)
    );
\Result_Mux_Bits[17].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_261
     port map (
      Clk => Clk,
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => EX_Result(17),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(14),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(12),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_15\,
      extend_Data_Read(0) => extend_Data_Read(14)
    );
\Result_Mux_Bits[18].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_262
     port map (
      Clk => Clk,
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => EX_Result(18),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(13),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(11),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_14\,
      extend_Data_Read(0) => extend_Data_Read(13)
    );
\Result_Mux_Bits[19].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_263
     port map (
      Clk => Clk,
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => EX_Result(19),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(12),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(10),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_13\,
      extend_Data_Read(0) => extend_Data_Read(12)
    );
\Result_Mux_Bits[1].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_264
     port map (
      Clk => Clk,
      Data_Read(0) => Data_Read(14),
      EX_Result(0) => EX_Result(1),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(30),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(28),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_32\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_18\
    );
\Result_Mux_Bits[20].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_265
     port map (
      Clk => Clk,
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => EX_Result(20),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(11),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(9),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_12\,
      extend_Data_Read(0) => extend_Data_Read(11)
    );
\Result_Mux_Bits[21].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_266
     port map (
      Clk => Clk,
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => EX_Result(21),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(10),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(8),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_11\,
      extend_Data_Read(0) => extend_Data_Read(10)
    );
\Result_Mux_Bits[22].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_267
     port map (
      Clk => Clk,
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => EX_Result(22),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(9),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(7),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_10\,
      extend_Data_Read(0) => extend_Data_Read(9)
    );
\Result_Mux_Bits[23].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_268
     port map (
      Clk => Clk,
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => EX_Result(23),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(8),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(6),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_9\,
      extend_Data_Read(0) => extend_Data_Read(8)
    );
\Result_Mux_Bits[24].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_269
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(24),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(7),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(5),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_8\,
      extend_Data_Read(0) => extend_Data_Read(7)
    );
\Result_Mux_Bits[25].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_270
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(25),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(6),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(4),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_7\,
      extend_Data_Read(0) => extend_Data_Read(6)
    );
\Result_Mux_Bits[26].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_271
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(26),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(5),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(3),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_6\,
      extend_Data_Read(0) => extend_Data_Read(5)
    );
\Result_Mux_Bits[27].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_272
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(27),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(4),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(2),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_5\,
      extend_Data_Read(0) => extend_Data_Read(4)
    );
\Result_Mux_Bits[28].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_273
     port map (
      Clk => Clk,
      D(0) => D(1),
      EX_Result(0) => EX_Result(28),
      PC_EX_i(0) => PC_EX_i(1),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(3),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(1),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_4\,
      \data_rd_reg_reg[28]\ => \data_rd_reg_reg[29]\,
      extend_Data_Read(0) => extend_Data_Read(3),
      read_register_MSR_1 => read_register_MSR_1,
      register_write => register_write
    );
\Result_Mux_Bits[29].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_274
     port map (
      Clk => Clk,
      D(0) => D(0),
      EX_Result(0) => EX_Result(29),
      PC_EX_i(0) => PC_EX_i(0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(2),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(0),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\,
      \data_rd_reg_reg[29]\ => \data_rd_reg_reg[29]\,
      extend_Data_Read(0) => extend_Data_Read(2),
      read_register_MSR_1 => read_register_MSR_1,
      register_write => register_write
    );
\Result_Mux_Bits[2].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_275
     port map (
      Clk => Clk,
      Data_Read(0) => Data_Read(13),
      EX_Result(0) => EX_Result(2),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(29),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(27),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_31\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_18\
    );
\Result_Mux_Bits[30].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_276
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(30),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      extend_Data_Read(0) => extend_Data_Read(1),
      raw_Data_Addr(0) => raw_Data_Addr(1)
    );
\Result_Mux_Bits[31].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_277
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(31),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      Shift_Logic_Res => Shift_Logic_Res,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      raw_Data_Addr(0) => raw_Data_Addr(0)
    );
\Result_Mux_Bits[3].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_278
     port map (
      Clk => Clk,
      Data_Read(0) => Data_Read(12),
      EX_Result(0) => EX_Result(3),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(28),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(26),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_30\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_18\
    );
\Result_Mux_Bits[4].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_279
     port map (
      Clk => Clk,
      Data_Read(0) => Data_Read(11),
      EX_Result(0) => EX_Result(4),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(27),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(25),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_29\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_18\
    );
\Result_Mux_Bits[5].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_280
     port map (
      Clk => Clk,
      Data_Read(0) => Data_Read(10),
      EX_Result(0) => EX_Result(5),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(26),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(24),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_28\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_18\
    );
\Result_Mux_Bits[6].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_281
     port map (
      Clk => Clk,
      Data_Read(0) => Data_Read(9),
      EX_Result(0) => EX_Result(6),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(25),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(23),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_27\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_18\
    );
\Result_Mux_Bits[7].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_282
     port map (
      Clk => Clk,
      Data_Read(0) => Data_Read(8),
      EX_Result(0) => EX_Result(7),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(24),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(22),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_26\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_18\
    );
\Result_Mux_Bits[8].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_283
     port map (
      Clk => Clk,
      Data_Read(0) => Data_Read(7),
      EX_Result(0) => EX_Result(8),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(23),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(21),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_25\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_18\
    );
\Result_Mux_Bits[9].Result_Mux_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux_Bit_284
     port map (
      Clk => Clk,
      Data_Read(0) => Data_Read(6),
      EX_Result(0) => EX_Result(9),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(22),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(20),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_24\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_18\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Module is
  port (
    Shift_Logic_Res : out STD_LOGIC;
    Select_Logic_reg : out STD_LOGIC;
    Select_Logic_reg_0 : out STD_LOGIC;
    Select_Logic_reg_1 : out STD_LOGIC;
    Select_Logic_reg_2 : out STD_LOGIC;
    Select_Logic_reg_3 : out STD_LOGIC;
    Select_Logic_reg_4 : out STD_LOGIC;
    Select_Logic_reg_5 : out STD_LOGIC;
    Select_Logic_reg_6 : out STD_LOGIC;
    Select_Logic_reg_7 : out STD_LOGIC;
    Select_Logic_reg_8 : out STD_LOGIC;
    Select_Logic_reg_9 : out STD_LOGIC;
    Select_Logic_reg_10 : out STD_LOGIC;
    Select_Logic_reg_11 : out STD_LOGIC;
    Select_Logic_reg_12 : out STD_LOGIC;
    Select_Logic_reg_13 : out STD_LOGIC;
    Select_Logic_reg_14 : out STD_LOGIC;
    Select_Logic_reg_15 : out STD_LOGIC;
    Select_Logic_reg_16 : out STD_LOGIC;
    Select_Logic_reg_17 : out STD_LOGIC;
    Select_Logic_reg_18 : out STD_LOGIC;
    Select_Logic_reg_19 : out STD_LOGIC;
    Select_Logic_reg_20 : out STD_LOGIC;
    Select_Logic_reg_21 : out STD_LOGIC;
    Select_Logic_reg_22 : out STD_LOGIC;
    Select_Logic_reg_23 : out STD_LOGIC;
    Select_Logic_reg_24 : out STD_LOGIC;
    Select_Logic_reg_25 : out STD_LOGIC;
    Select_Logic_reg_26 : out STD_LOGIC;
    Select_Logic_reg_27 : out STD_LOGIC;
    Select_Logic_reg_28 : out STD_LOGIC;
    Select_Logic_reg_29 : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Op2 : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    \Using_FPGA.Native_14\ : in STD_LOGIC;
    \Using_FPGA.Native_15\ : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC;
    \Using_FPGA.Native_25\ : in STD_LOGIC;
    \Using_FPGA.Native_26\ : in STD_LOGIC;
    \Using_FPGA.Native_27\ : in STD_LOGIC;
    \Using_FPGA.Native_28\ : in STD_LOGIC;
    \Using_FPGA.Native_29\ : in STD_LOGIC;
    \Using_FPGA.Native_30\ : in STD_LOGIC;
    \Using_FPGA.Native_31\ : in STD_LOGIC;
    \Using_FPGA.Native_32\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Module is
begin
\Shift_Logic_Bits[0].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_29,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_31\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_32\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      op2_C(0) => op2_C(27)
    );
\Shift_Logic_Bits[10].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_130
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_19,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_21\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_22\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      op2_C(0) => op2_C(17)
    );
\Shift_Logic_Bits[11].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_131
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_18,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_20\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_21\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      op2_C(0) => op2_C(16)
    );
\Shift_Logic_Bits[12].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_132
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_17,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_19\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_20\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      op2_C(0) => op2_C(15)
    );
\Shift_Logic_Bits[13].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_133
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_16,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_19\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      op2_C(0) => op2_C(14)
    );
\Shift_Logic_Bits[14].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_134
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_15,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      op2_C(0) => op2_C(13)
    );
\Shift_Logic_Bits[15].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_135
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_14,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_15\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      op2_C(0) => op2_C(12)
    );
\Shift_Logic_Bits[16].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_136
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_13,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_14\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_15\,
      op2_C(0) => op2_C(11)
    );
\Shift_Logic_Bits[17].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_137
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_12,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_14\,
      op2_C(0) => op2_C(10)
    );
\Shift_Logic_Bits[18].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_138
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_11,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      op2_C(0) => op2_C(9)
    );
\Shift_Logic_Bits[19].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_139
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_10,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_11\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_12\,
      op2_C(0) => op2_C(8)
    );
\Shift_Logic_Bits[1].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_140
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_28,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_30\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_31\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      op2_C(0) => op2_C(26)
    );
\Shift_Logic_Bits[20].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_141
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_9,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_11\,
      op2_C(0) => op2_C(7)
    );
\Shift_Logic_Bits[21].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_142
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_8,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_9\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_10\,
      op2_C(0) => op2_C(6)
    );
\Shift_Logic_Bits[22].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_143
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_7,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_9\,
      op2_C(0) => op2_C(5)
    );
\Shift_Logic_Bits[23].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_144
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_6,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_8\,
      op2_C(0) => op2_C(4)
    );
\Shift_Logic_Bits[24].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_145
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_5,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_7\,
      op2_C(0) => op2_C(3)
    );
\Shift_Logic_Bits[25].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_146
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_4,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_6\,
      op2_C(0) => op2_C(2)
    );
\Shift_Logic_Bits[26].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_147
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_3,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_5\,
      op2_C(0) => op2_C(1)
    );
\Shift_Logic_Bits[27].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_148
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_2,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_4\,
      op2_C(0) => op2_C(0)
    );
\Shift_Logic_Bits[28].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_149
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_1,
      Shift_Oper => Shift_Oper,
      Shifted => Shifted,
      \Using_FPGA.Native\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_3\
    );
\Shift_Logic_Bits[29].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_150
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Op2 => Op2,
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_0,
      Shift_Oper => Shift_Oper,
      Shifted => Shifted,
      \Using_FPGA.Native\ => \Using_FPGA.Native_1\
    );
\Shift_Logic_Bits[2].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_151
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_27,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_29\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_30\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      op2_C(0) => op2_C(25)
    );
\Shift_Logic_Bits[30].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_152
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\
    );
\Shift_Logic_Bits[31].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_153
     port map (
      EX_Op2 => EX_Op2,
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Op1_Logic => Op1_Logic,
      Select_Logic => Select_Logic,
      Shift_Logic_Res => Shift_Logic_Res,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native\
    );
\Shift_Logic_Bits[3].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_154
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_26,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_28\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_29\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      op2_C(0) => op2_C(24)
    );
\Shift_Logic_Bits[4].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_155
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_25,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_27\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_28\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      op2_C(0) => op2_C(23)
    );
\Shift_Logic_Bits[5].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_156
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_24,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_26\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_27\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      op2_C(0) => op2_C(22)
    );
\Shift_Logic_Bits[6].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_157
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_23,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_25\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_26\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      op2_C(0) => op2_C(21)
    );
\Shift_Logic_Bits[7].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_158
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_22,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_24\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_25\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      op2_C(0) => op2_C(20)
    );
\Shift_Logic_Bits[8].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_159
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_21,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_23\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_24\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      op2_C(0) => op2_C(19)
    );
\Shift_Logic_Bits[9].Shift_Logic_Bit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Bit_160
     port map (
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Select_Logic => Select_Logic,
      Select_Logic_reg => Select_Logic_reg_20,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_22\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_23\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      op2_C(0) => op2_C(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ram_rstram_a : STD_LOGIC;
  signal ram_rstram_b : STD_LOGIC;
  signal \ramloop[31].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_9\ : STD_LOGIC;
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_9\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_13\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      douta(0) => douta(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[10].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_10\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_14\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(10),
      dinb(0) => dinb(10),
      douta(0) => douta(10),
      doutb(0) => doutb(10),
      wea(0) => wea(1),
      web(0) => web(1)
    );
\ramloop[11].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_10\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_14\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(11),
      dinb(0) => dinb(11),
      douta(0) => douta(11),
      doutb(0) => doutb(11),
      wea(0) => wea(1),
      web(0) => web(1)
    );
\ramloop[12].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_10\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_14\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(12),
      dinb(0) => dinb(12),
      douta(0) => douta(12),
      doutb(0) => doutb(12),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(1),
      web(0) => web(1)
    );
\ramloop[13].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_10\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_14\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(13),
      dinb(0) => dinb(13),
      douta(0) => douta(13),
      doutb(0) => doutb(13),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(1),
      web(0) => web(1)
    );
\ramloop[14].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_10\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_14\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(14),
      dinb(0) => dinb(14),
      douta(0) => douta(14),
      doutb(0) => doutb(14),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(1),
      web(0) => web(1)
    );
\ramloop[15].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_10\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_14\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(15),
      dinb(0) => dinb(15),
      douta(0) => douta(15),
      doutb(0) => doutb(15),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(1),
      web(0) => web(1)
    );
\ramloop[16].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_10\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_14\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(16),
      dinb(0) => dinb(16),
      douta(0) => douta(16),
      doutb(0) => doutb(16),
      wea(0) => wea(2),
      web(0) => web(2)
    );
\ramloop[17].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_10\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_14\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(17),
      dinb(0) => dinb(17),
      douta(0) => douta(17),
      doutb(0) => doutb(17),
      wea(0) => wea(2),
      web(0) => web(2)
    );
\ramloop[18].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_10\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_14\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(18),
      dinb(0) => dinb(18),
      douta(0) => douta(18),
      doutb(0) => doutb(18),
      wea(0) => wea(2),
      web(0) => web(2)
    );
\ramloop[19].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_10\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_14\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(19),
      dinb(0) => dinb(19),
      douta(0) => douta(19),
      doutb(0) => doutb(19),
      wea(0) => wea(2),
      web(0) => web(2)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_9\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_13\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      dinb(0) => dinb(1),
      douta(0) => douta(1),
      doutb(0) => doutb(1),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[20].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_11\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_15\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(20),
      dinb(0) => dinb(20),
      douta(0) => douta(20),
      doutb(0) => doutb(20),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(2),
      web(0) => web(2)
    );
\ramloop[21].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_11\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_15\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(21),
      dinb(0) => dinb(21),
      douta(0) => douta(21),
      doutb(0) => doutb(21),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(2),
      web(0) => web(2)
    );
\ramloop[22].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_11\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_15\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(22),
      dinb(0) => dinb(22),
      douta(0) => douta(22),
      doutb(0) => doutb(22),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(2),
      web(0) => web(2)
    );
\ramloop[23].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_11\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_15\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(23),
      dinb(0) => dinb(23),
      douta(0) => douta(23),
      doutb(0) => doutb(23),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(2),
      web(0) => web(2)
    );
\ramloop[24].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_11\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_15\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(24),
      dinb(0) => dinb(24),
      douta(0) => douta(24),
      doutb(0) => doutb(24),
      wea(0) => wea(3),
      web(0) => web(3)
    );
\ramloop[25].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_11\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_15\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(25),
      dinb(0) => dinb(25),
      douta(0) => douta(25),
      doutb(0) => doutb(25),
      wea(0) => wea(3),
      web(0) => web(3)
    );
\ramloop[26].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_11\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_15\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(26),
      dinb(0) => dinb(26),
      douta(0) => douta(26),
      doutb(0) => doutb(26),
      wea(0) => wea(3),
      web(0) => web(3)
    );
\ramloop[27].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized26\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_11\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_15\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(27),
      dinb(0) => dinb(27),
      douta(0) => douta(27),
      doutb(0) => doutb(27),
      wea(0) => wea(3),
      web(0) => web(3)
    );
\ramloop[28].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized27\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_11\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_15\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(28),
      dinb(0) => dinb(28),
      douta(0) => douta(28),
      doutb(0) => doutb(28),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(3),
      web(0) => web(3)
    );
\ramloop[29].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized28\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_11\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_15\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(29),
      dinb(0) => dinb(29),
      douta(0) => douta(29),
      doutb(0) => doutb(29),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(3),
      web(0) => web(3)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_9\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_13\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      dinb(0) => dinb(2),
      douta(0) => douta(2),
      doutb(0) => doutb(2),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[30].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized29\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_2\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_3\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(30),
      dinb(0) => dinb(30),
      douta(0) => douta(30),
      doutb(0) => doutb(30),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(3),
      web(0) => web(3)
    );
\ramloop[31].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized30\
     port map (
      \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_0\ => \ramloop[31].ram.r_n_2\,
      \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_1\ => \ramloop[31].ram.r_n_9\,
      \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2\ => \ramloop[31].ram.r_n_10\,
      \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_3\ => \ramloop[31].ram.r_n_11\,
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_0\ => \ramloop[31].ram.r_n_3\,
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_1\ => \ramloop[31].ram.r_n_13\,
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_2\ => \ramloop[31].ram.r_n_14\,
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_3\ => \ramloop[31].ram.r_n_15\,
      \SAFETY_CKT_GEN.POR_A_reg_0\ => \ramloop[31].ram.r_n_8\,
      \SAFETY_CKT_GEN.POR_B_reg_0\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(31),
      dinb(0) => dinb(31),
      douta(0) => douta(31),
      doutb(0) => doutb(31),
      ena => ena,
      enb => enb,
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      rsta => rsta,
      rsta_busy => rsta_busy,
      rstb => rstb,
      rstb_busy => rstb_busy,
      wea(0) => wea(3),
      web(0) => web(3)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_9\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_13\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(3),
      dinb(0) => dinb(3),
      douta(0) => douta(3),
      doutb(0) => doutb(3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_9\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_13\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(4),
      dinb(0) => dinb(4),
      douta(0) => douta(4),
      doutb(0) => doutb(4),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_9\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_13\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(5),
      dinb(0) => dinb(5),
      douta(0) => douta(5),
      doutb(0) => doutb(5),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_9\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_13\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(6),
      dinb(0) => dinb(6),
      douta(0) => douta(6),
      doutb(0) => doutb(6),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_9\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_13\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(7),
      dinb(0) => dinb(7),
      douta(0) => douta(7),
      doutb(0) => doutb(7),
      ram_rstram_a => ram_rstram_a,
      ram_rstram_b => ram_rstram_b,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[8].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_9\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_13\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(8),
      dinb(0) => dinb(8),
      douta(0) => douta(8),
      doutb(0) => doutb(8),
      wea(0) => wea(1),
      web(0) => web(1)
    );
\ramloop[9].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \ramloop[31].ram.r_n_9\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \ramloop[31].ram.r_n_13\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1\ => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_2\ => \ramloop[31].ram.r_n_12\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(9),
      dinb(0) => dinb(9),
      douta(0) => douta(9),
      doutb(0) => doutb(9),
      wea(0) => wea(1),
      web(0) => web(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_instr_mux is
  port (
    Y : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_instr_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_instr_mux is
begin
\Mux_LD.LD_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_bus
     port map (
      Instr(0 to 31) => Instr(0 to 31),
      LOCKSTEP_Master_Out(32 downto 0) => LOCKSTEP_Master_Out(32 downto 0),
      Y(0 to 31) => Y(0 to 31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM is
  port (
    Config_Reset : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC;
    M_AXI_ARESETN : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC;
    Interrupt : out STD_LOGIC;
    Ext_BRK : out STD_LOGIC;
    Ext_NM_BRK : out STD_LOGIC;
    Debug_SYS_Rst : out STD_LOGIC;
    Trig_In_0 : in STD_LOGIC;
    Trig_Ack_In_0 : out STD_LOGIC;
    Trig_Out_0 : out STD_LOGIC;
    Trig_Ack_Out_0 : in STD_LOGIC;
    Trig_In_1 : in STD_LOGIC;
    Trig_Ack_In_1 : out STD_LOGIC;
    Trig_Out_1 : out STD_LOGIC;
    Trig_Ack_Out_1 : in STD_LOGIC;
    Trig_In_2 : in STD_LOGIC;
    Trig_Ack_In_2 : out STD_LOGIC;
    Trig_Out_2 : out STD_LOGIC;
    Trig_Ack_Out_2 : in STD_LOGIC;
    Trig_In_3 : in STD_LOGIC;
    Trig_Ack_In_3 : out STD_LOGIC;
    Trig_Out_3 : out STD_LOGIC;
    Trig_Ack_Out_3 : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    M_AXI_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_AWLOCK : out STD_LOGIC;
    M_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_AWVALID : out STD_LOGIC;
    M_AXI_AWREADY : in STD_LOGIC;
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_WLAST : out STD_LOGIC;
    M_AXI_WVALID : out STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC;
    M_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_BVALID : in STD_LOGIC;
    M_AXI_BREADY : out STD_LOGIC;
    M_AXI_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_ARLOCK : out STD_LOGIC;
    M_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_ARVALID : out STD_LOGIC;
    M_AXI_ARREADY : in STD_LOGIC;
    M_AXI_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_RLAST : in STD_LOGIC;
    M_AXI_RVALID : in STD_LOGIC;
    M_AXI_RREADY : out STD_LOGIC;
    LMB_Data_Addr_0 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_0 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_0 : out STD_LOGIC;
    LMB_Read_Strobe_0 : out STD_LOGIC;
    LMB_Write_Strobe_0 : out STD_LOGIC;
    LMB_Ready_0 : in STD_LOGIC;
    LMB_Wait_0 : in STD_LOGIC;
    LMB_CE_0 : in STD_LOGIC;
    LMB_UE_0 : in STD_LOGIC;
    LMB_Byte_Enable_0 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_1 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_1 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_1 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_1 : out STD_LOGIC;
    LMB_Read_Strobe_1 : out STD_LOGIC;
    LMB_Write_Strobe_1 : out STD_LOGIC;
    LMB_Ready_1 : in STD_LOGIC;
    LMB_Wait_1 : in STD_LOGIC;
    LMB_CE_1 : in STD_LOGIC;
    LMB_UE_1 : in STD_LOGIC;
    LMB_Byte_Enable_1 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_2 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_2 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_2 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_2 : out STD_LOGIC;
    LMB_Read_Strobe_2 : out STD_LOGIC;
    LMB_Write_Strobe_2 : out STD_LOGIC;
    LMB_Ready_2 : in STD_LOGIC;
    LMB_Wait_2 : in STD_LOGIC;
    LMB_CE_2 : in STD_LOGIC;
    LMB_UE_2 : in STD_LOGIC;
    LMB_Byte_Enable_2 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_3 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_3 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_3 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_3 : out STD_LOGIC;
    LMB_Read_Strobe_3 : out STD_LOGIC;
    LMB_Write_Strobe_3 : out STD_LOGIC;
    LMB_Ready_3 : in STD_LOGIC;
    LMB_Wait_3 : in STD_LOGIC;
    LMB_CE_3 : in STD_LOGIC;
    LMB_UE_3 : in STD_LOGIC;
    LMB_Byte_Enable_3 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_4 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_4 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_4 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_4 : out STD_LOGIC;
    LMB_Read_Strobe_4 : out STD_LOGIC;
    LMB_Write_Strobe_4 : out STD_LOGIC;
    LMB_Ready_4 : in STD_LOGIC;
    LMB_Wait_4 : in STD_LOGIC;
    LMB_CE_4 : in STD_LOGIC;
    LMB_UE_4 : in STD_LOGIC;
    LMB_Byte_Enable_4 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_5 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_5 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_5 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_5 : out STD_LOGIC;
    LMB_Read_Strobe_5 : out STD_LOGIC;
    LMB_Write_Strobe_5 : out STD_LOGIC;
    LMB_Ready_5 : in STD_LOGIC;
    LMB_Wait_5 : in STD_LOGIC;
    LMB_CE_5 : in STD_LOGIC;
    LMB_UE_5 : in STD_LOGIC;
    LMB_Byte_Enable_5 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_6 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_6 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_6 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_6 : out STD_LOGIC;
    LMB_Read_Strobe_6 : out STD_LOGIC;
    LMB_Write_Strobe_6 : out STD_LOGIC;
    LMB_Ready_6 : in STD_LOGIC;
    LMB_Wait_6 : in STD_LOGIC;
    LMB_CE_6 : in STD_LOGIC;
    LMB_UE_6 : in STD_LOGIC;
    LMB_Byte_Enable_6 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_7 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_7 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_7 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_7 : out STD_LOGIC;
    LMB_Read_Strobe_7 : out STD_LOGIC;
    LMB_Write_Strobe_7 : out STD_LOGIC;
    LMB_Ready_7 : in STD_LOGIC;
    LMB_Wait_7 : in STD_LOGIC;
    LMB_CE_7 : in STD_LOGIC;
    LMB_UE_7 : in STD_LOGIC;
    LMB_Byte_Enable_7 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_8 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_8 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_8 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_8 : out STD_LOGIC;
    LMB_Read_Strobe_8 : out STD_LOGIC;
    LMB_Write_Strobe_8 : out STD_LOGIC;
    LMB_Ready_8 : in STD_LOGIC;
    LMB_Wait_8 : in STD_LOGIC;
    LMB_CE_8 : in STD_LOGIC;
    LMB_UE_8 : in STD_LOGIC;
    LMB_Byte_Enable_8 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_9 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_9 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_9 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_9 : out STD_LOGIC;
    LMB_Read_Strobe_9 : out STD_LOGIC;
    LMB_Write_Strobe_9 : out STD_LOGIC;
    LMB_Ready_9 : in STD_LOGIC;
    LMB_Wait_9 : in STD_LOGIC;
    LMB_CE_9 : in STD_LOGIC;
    LMB_UE_9 : in STD_LOGIC;
    LMB_Byte_Enable_9 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_10 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_10 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_10 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_10 : out STD_LOGIC;
    LMB_Read_Strobe_10 : out STD_LOGIC;
    LMB_Write_Strobe_10 : out STD_LOGIC;
    LMB_Ready_10 : in STD_LOGIC;
    LMB_Wait_10 : in STD_LOGIC;
    LMB_CE_10 : in STD_LOGIC;
    LMB_UE_10 : in STD_LOGIC;
    LMB_Byte_Enable_10 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_11 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_11 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_11 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_11 : out STD_LOGIC;
    LMB_Read_Strobe_11 : out STD_LOGIC;
    LMB_Write_Strobe_11 : out STD_LOGIC;
    LMB_Ready_11 : in STD_LOGIC;
    LMB_Wait_11 : in STD_LOGIC;
    LMB_CE_11 : in STD_LOGIC;
    LMB_UE_11 : in STD_LOGIC;
    LMB_Byte_Enable_11 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_12 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_12 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_12 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_12 : out STD_LOGIC;
    LMB_Read_Strobe_12 : out STD_LOGIC;
    LMB_Write_Strobe_12 : out STD_LOGIC;
    LMB_Ready_12 : in STD_LOGIC;
    LMB_Wait_12 : in STD_LOGIC;
    LMB_CE_12 : in STD_LOGIC;
    LMB_UE_12 : in STD_LOGIC;
    LMB_Byte_Enable_12 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_13 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_13 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_13 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_13 : out STD_LOGIC;
    LMB_Read_Strobe_13 : out STD_LOGIC;
    LMB_Write_Strobe_13 : out STD_LOGIC;
    LMB_Ready_13 : in STD_LOGIC;
    LMB_Wait_13 : in STD_LOGIC;
    LMB_CE_13 : in STD_LOGIC;
    LMB_UE_13 : in STD_LOGIC;
    LMB_Byte_Enable_13 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_14 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_14 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_14 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_14 : out STD_LOGIC;
    LMB_Read_Strobe_14 : out STD_LOGIC;
    LMB_Write_Strobe_14 : out STD_LOGIC;
    LMB_Ready_14 : in STD_LOGIC;
    LMB_Wait_14 : in STD_LOGIC;
    LMB_CE_14 : in STD_LOGIC;
    LMB_UE_14 : in STD_LOGIC;
    LMB_Byte_Enable_14 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_15 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_15 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_15 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_15 : out STD_LOGIC;
    LMB_Read_Strobe_15 : out STD_LOGIC;
    LMB_Write_Strobe_15 : out STD_LOGIC;
    LMB_Ready_15 : in STD_LOGIC;
    LMB_Wait_15 : in STD_LOGIC;
    LMB_CE_15 : in STD_LOGIC;
    LMB_UE_15 : in STD_LOGIC;
    LMB_Byte_Enable_15 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_16 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_16 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_16 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_16 : out STD_LOGIC;
    LMB_Read_Strobe_16 : out STD_LOGIC;
    LMB_Write_Strobe_16 : out STD_LOGIC;
    LMB_Ready_16 : in STD_LOGIC;
    LMB_Wait_16 : in STD_LOGIC;
    LMB_CE_16 : in STD_LOGIC;
    LMB_UE_16 : in STD_LOGIC;
    LMB_Byte_Enable_16 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_17 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_17 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_17 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_17 : out STD_LOGIC;
    LMB_Read_Strobe_17 : out STD_LOGIC;
    LMB_Write_Strobe_17 : out STD_LOGIC;
    LMB_Ready_17 : in STD_LOGIC;
    LMB_Wait_17 : in STD_LOGIC;
    LMB_CE_17 : in STD_LOGIC;
    LMB_UE_17 : in STD_LOGIC;
    LMB_Byte_Enable_17 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_18 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_18 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_18 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_18 : out STD_LOGIC;
    LMB_Read_Strobe_18 : out STD_LOGIC;
    LMB_Write_Strobe_18 : out STD_LOGIC;
    LMB_Ready_18 : in STD_LOGIC;
    LMB_Wait_18 : in STD_LOGIC;
    LMB_CE_18 : in STD_LOGIC;
    LMB_UE_18 : in STD_LOGIC;
    LMB_Byte_Enable_18 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_19 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_19 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_19 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_19 : out STD_LOGIC;
    LMB_Read_Strobe_19 : out STD_LOGIC;
    LMB_Write_Strobe_19 : out STD_LOGIC;
    LMB_Ready_19 : in STD_LOGIC;
    LMB_Wait_19 : in STD_LOGIC;
    LMB_CE_19 : in STD_LOGIC;
    LMB_UE_19 : in STD_LOGIC;
    LMB_Byte_Enable_19 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_20 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_20 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_20 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_20 : out STD_LOGIC;
    LMB_Read_Strobe_20 : out STD_LOGIC;
    LMB_Write_Strobe_20 : out STD_LOGIC;
    LMB_Ready_20 : in STD_LOGIC;
    LMB_Wait_20 : in STD_LOGIC;
    LMB_CE_20 : in STD_LOGIC;
    LMB_UE_20 : in STD_LOGIC;
    LMB_Byte_Enable_20 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_21 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_21 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_21 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_21 : out STD_LOGIC;
    LMB_Read_Strobe_21 : out STD_LOGIC;
    LMB_Write_Strobe_21 : out STD_LOGIC;
    LMB_Ready_21 : in STD_LOGIC;
    LMB_Wait_21 : in STD_LOGIC;
    LMB_CE_21 : in STD_LOGIC;
    LMB_UE_21 : in STD_LOGIC;
    LMB_Byte_Enable_21 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_22 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_22 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_22 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_22 : out STD_LOGIC;
    LMB_Read_Strobe_22 : out STD_LOGIC;
    LMB_Write_Strobe_22 : out STD_LOGIC;
    LMB_Ready_22 : in STD_LOGIC;
    LMB_Wait_22 : in STD_LOGIC;
    LMB_CE_22 : in STD_LOGIC;
    LMB_UE_22 : in STD_LOGIC;
    LMB_Byte_Enable_22 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_23 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_23 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_23 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_23 : out STD_LOGIC;
    LMB_Read_Strobe_23 : out STD_LOGIC;
    LMB_Write_Strobe_23 : out STD_LOGIC;
    LMB_Ready_23 : in STD_LOGIC;
    LMB_Wait_23 : in STD_LOGIC;
    LMB_CE_23 : in STD_LOGIC;
    LMB_UE_23 : in STD_LOGIC;
    LMB_Byte_Enable_23 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_24 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_24 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_24 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_24 : out STD_LOGIC;
    LMB_Read_Strobe_24 : out STD_LOGIC;
    LMB_Write_Strobe_24 : out STD_LOGIC;
    LMB_Ready_24 : in STD_LOGIC;
    LMB_Wait_24 : in STD_LOGIC;
    LMB_CE_24 : in STD_LOGIC;
    LMB_UE_24 : in STD_LOGIC;
    LMB_Byte_Enable_24 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_25 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_25 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_25 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_25 : out STD_LOGIC;
    LMB_Read_Strobe_25 : out STD_LOGIC;
    LMB_Write_Strobe_25 : out STD_LOGIC;
    LMB_Ready_25 : in STD_LOGIC;
    LMB_Wait_25 : in STD_LOGIC;
    LMB_CE_25 : in STD_LOGIC;
    LMB_UE_25 : in STD_LOGIC;
    LMB_Byte_Enable_25 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_26 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_26 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_26 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_26 : out STD_LOGIC;
    LMB_Read_Strobe_26 : out STD_LOGIC;
    LMB_Write_Strobe_26 : out STD_LOGIC;
    LMB_Ready_26 : in STD_LOGIC;
    LMB_Wait_26 : in STD_LOGIC;
    LMB_CE_26 : in STD_LOGIC;
    LMB_UE_26 : in STD_LOGIC;
    LMB_Byte_Enable_26 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_27 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_27 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_27 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_27 : out STD_LOGIC;
    LMB_Read_Strobe_27 : out STD_LOGIC;
    LMB_Write_Strobe_27 : out STD_LOGIC;
    LMB_Ready_27 : in STD_LOGIC;
    LMB_Wait_27 : in STD_LOGIC;
    LMB_CE_27 : in STD_LOGIC;
    LMB_UE_27 : in STD_LOGIC;
    LMB_Byte_Enable_27 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_28 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_28 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_28 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_28 : out STD_LOGIC;
    LMB_Read_Strobe_28 : out STD_LOGIC;
    LMB_Write_Strobe_28 : out STD_LOGIC;
    LMB_Ready_28 : in STD_LOGIC;
    LMB_Wait_28 : in STD_LOGIC;
    LMB_CE_28 : in STD_LOGIC;
    LMB_UE_28 : in STD_LOGIC;
    LMB_Byte_Enable_28 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_29 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_29 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_29 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_29 : out STD_LOGIC;
    LMB_Read_Strobe_29 : out STD_LOGIC;
    LMB_Write_Strobe_29 : out STD_LOGIC;
    LMB_Ready_29 : in STD_LOGIC;
    LMB_Wait_29 : in STD_LOGIC;
    LMB_CE_29 : in STD_LOGIC;
    LMB_UE_29 : in STD_LOGIC;
    LMB_Byte_Enable_29 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_30 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_30 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_30 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_30 : out STD_LOGIC;
    LMB_Read_Strobe_30 : out STD_LOGIC;
    LMB_Write_Strobe_30 : out STD_LOGIC;
    LMB_Ready_30 : in STD_LOGIC;
    LMB_Wait_30 : in STD_LOGIC;
    LMB_CE_30 : in STD_LOGIC;
    LMB_UE_30 : in STD_LOGIC;
    LMB_Byte_Enable_30 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_31 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_31 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_31 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_31 : out STD_LOGIC;
    LMB_Read_Strobe_31 : out STD_LOGIC;
    LMB_Write_Strobe_31 : out STD_LOGIC;
    LMB_Ready_31 : in STD_LOGIC;
    LMB_Wait_31 : in STD_LOGIC;
    LMB_CE_31 : in STD_LOGIC;
    LMB_UE_31 : in STD_LOGIC;
    LMB_Byte_Enable_31 : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXIS_TID : out STD_LOGIC_VECTOR ( 6 downto 0 );
    M_AXIS_TREADY : in STD_LOGIC;
    M_AXIS_TVALID : out STD_LOGIC;
    TRACE_CLK_OUT : out STD_LOGIC;
    TRACE_CLK : in STD_LOGIC;
    TRACE_CTL : out STD_LOGIC;
    TRACE_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_Disable_0 : out STD_LOGIC;
    Dbg_Clk_0 : out STD_LOGIC;
    Dbg_TDI_0 : out STD_LOGIC;
    Dbg_TDO_0 : in STD_LOGIC;
    Dbg_Reg_En_0 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_0 : out STD_LOGIC;
    Dbg_Shift_0 : out STD_LOGIC;
    Dbg_Update_0 : out STD_LOGIC;
    Dbg_Rst_0 : out STD_LOGIC;
    Dbg_Trig_In_0 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_0 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_0 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_0 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_0 : out STD_LOGIC;
    Dbg_TrData_0 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_0 : out STD_LOGIC;
    Dbg_TrValid_0 : in STD_LOGIC;
    Dbg_AWADDR_0 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_0 : out STD_LOGIC;
    Dbg_AWREADY_0 : in STD_LOGIC;
    Dbg_WDATA_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_0 : out STD_LOGIC;
    Dbg_WREADY_0 : in STD_LOGIC;
    Dbg_BRESP_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_0 : in STD_LOGIC;
    Dbg_BREADY_0 : out STD_LOGIC;
    Dbg_ARADDR_0 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_0 : out STD_LOGIC;
    Dbg_ARREADY_0 : in STD_LOGIC;
    Dbg_RDATA_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_0 : in STD_LOGIC;
    Dbg_RREADY_0 : out STD_LOGIC;
    Dbg_Disable_1 : out STD_LOGIC;
    Dbg_Clk_1 : out STD_LOGIC;
    Dbg_TDI_1 : out STD_LOGIC;
    Dbg_TDO_1 : in STD_LOGIC;
    Dbg_Reg_En_1 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_1 : out STD_LOGIC;
    Dbg_Shift_1 : out STD_LOGIC;
    Dbg_Update_1 : out STD_LOGIC;
    Dbg_Rst_1 : out STD_LOGIC;
    Dbg_Trig_In_1 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_1 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_1 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_1 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_1 : out STD_LOGIC;
    Dbg_TrData_1 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_1 : out STD_LOGIC;
    Dbg_TrValid_1 : in STD_LOGIC;
    Dbg_AWADDR_1 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_1 : out STD_LOGIC;
    Dbg_AWREADY_1 : in STD_LOGIC;
    Dbg_WDATA_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_1 : out STD_LOGIC;
    Dbg_WREADY_1 : in STD_LOGIC;
    Dbg_BRESP_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_1 : in STD_LOGIC;
    Dbg_BREADY_1 : out STD_LOGIC;
    Dbg_ARADDR_1 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_1 : out STD_LOGIC;
    Dbg_ARREADY_1 : in STD_LOGIC;
    Dbg_RDATA_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_1 : in STD_LOGIC;
    Dbg_RREADY_1 : out STD_LOGIC;
    Dbg_Disable_2 : out STD_LOGIC;
    Dbg_Clk_2 : out STD_LOGIC;
    Dbg_TDI_2 : out STD_LOGIC;
    Dbg_TDO_2 : in STD_LOGIC;
    Dbg_Reg_En_2 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_2 : out STD_LOGIC;
    Dbg_Shift_2 : out STD_LOGIC;
    Dbg_Update_2 : out STD_LOGIC;
    Dbg_Rst_2 : out STD_LOGIC;
    Dbg_Trig_In_2 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_2 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_2 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_2 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_2 : out STD_LOGIC;
    Dbg_TrData_2 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_2 : out STD_LOGIC;
    Dbg_TrValid_2 : in STD_LOGIC;
    Dbg_AWADDR_2 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_2 : out STD_LOGIC;
    Dbg_AWREADY_2 : in STD_LOGIC;
    Dbg_WDATA_2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_2 : out STD_LOGIC;
    Dbg_WREADY_2 : in STD_LOGIC;
    Dbg_BRESP_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_2 : in STD_LOGIC;
    Dbg_BREADY_2 : out STD_LOGIC;
    Dbg_ARADDR_2 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_2 : out STD_LOGIC;
    Dbg_ARREADY_2 : in STD_LOGIC;
    Dbg_RDATA_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_2 : in STD_LOGIC;
    Dbg_RREADY_2 : out STD_LOGIC;
    Dbg_Disable_3 : out STD_LOGIC;
    Dbg_Clk_3 : out STD_LOGIC;
    Dbg_TDI_3 : out STD_LOGIC;
    Dbg_TDO_3 : in STD_LOGIC;
    Dbg_Reg_En_3 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_3 : out STD_LOGIC;
    Dbg_Shift_3 : out STD_LOGIC;
    Dbg_Update_3 : out STD_LOGIC;
    Dbg_Rst_3 : out STD_LOGIC;
    Dbg_Trig_In_3 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_3 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_3 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_3 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_3 : out STD_LOGIC;
    Dbg_TrData_3 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_3 : out STD_LOGIC;
    Dbg_TrValid_3 : in STD_LOGIC;
    Dbg_AWADDR_3 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_3 : out STD_LOGIC;
    Dbg_AWREADY_3 : in STD_LOGIC;
    Dbg_WDATA_3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_3 : out STD_LOGIC;
    Dbg_WREADY_3 : in STD_LOGIC;
    Dbg_BRESP_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_3 : in STD_LOGIC;
    Dbg_BREADY_3 : out STD_LOGIC;
    Dbg_ARADDR_3 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_3 : out STD_LOGIC;
    Dbg_ARREADY_3 : in STD_LOGIC;
    Dbg_RDATA_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_3 : in STD_LOGIC;
    Dbg_RREADY_3 : out STD_LOGIC;
    Dbg_Disable_4 : out STD_LOGIC;
    Dbg_Clk_4 : out STD_LOGIC;
    Dbg_TDI_4 : out STD_LOGIC;
    Dbg_TDO_4 : in STD_LOGIC;
    Dbg_Reg_En_4 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_4 : out STD_LOGIC;
    Dbg_Shift_4 : out STD_LOGIC;
    Dbg_Update_4 : out STD_LOGIC;
    Dbg_Rst_4 : out STD_LOGIC;
    Dbg_Trig_In_4 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_4 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_4 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_4 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_4 : out STD_LOGIC;
    Dbg_TrData_4 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_4 : out STD_LOGIC;
    Dbg_TrValid_4 : in STD_LOGIC;
    Dbg_AWADDR_4 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_4 : out STD_LOGIC;
    Dbg_AWREADY_4 : in STD_LOGIC;
    Dbg_WDATA_4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_4 : out STD_LOGIC;
    Dbg_WREADY_4 : in STD_LOGIC;
    Dbg_BRESP_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_4 : in STD_LOGIC;
    Dbg_BREADY_4 : out STD_LOGIC;
    Dbg_ARADDR_4 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_4 : out STD_LOGIC;
    Dbg_ARREADY_4 : in STD_LOGIC;
    Dbg_RDATA_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_4 : in STD_LOGIC;
    Dbg_RREADY_4 : out STD_LOGIC;
    Dbg_Disable_5 : out STD_LOGIC;
    Dbg_Clk_5 : out STD_LOGIC;
    Dbg_TDI_5 : out STD_LOGIC;
    Dbg_TDO_5 : in STD_LOGIC;
    Dbg_Reg_En_5 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_5 : out STD_LOGIC;
    Dbg_Shift_5 : out STD_LOGIC;
    Dbg_Update_5 : out STD_LOGIC;
    Dbg_Rst_5 : out STD_LOGIC;
    Dbg_Trig_In_5 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_5 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_5 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_5 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_5 : out STD_LOGIC;
    Dbg_TrData_5 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_5 : out STD_LOGIC;
    Dbg_TrValid_5 : in STD_LOGIC;
    Dbg_AWADDR_5 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_5 : out STD_LOGIC;
    Dbg_AWREADY_5 : in STD_LOGIC;
    Dbg_WDATA_5 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_5 : out STD_LOGIC;
    Dbg_WREADY_5 : in STD_LOGIC;
    Dbg_BRESP_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_5 : in STD_LOGIC;
    Dbg_BREADY_5 : out STD_LOGIC;
    Dbg_ARADDR_5 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_5 : out STD_LOGIC;
    Dbg_ARREADY_5 : in STD_LOGIC;
    Dbg_RDATA_5 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_5 : in STD_LOGIC;
    Dbg_RREADY_5 : out STD_LOGIC;
    Dbg_Disable_6 : out STD_LOGIC;
    Dbg_Clk_6 : out STD_LOGIC;
    Dbg_TDI_6 : out STD_LOGIC;
    Dbg_TDO_6 : in STD_LOGIC;
    Dbg_Reg_En_6 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_6 : out STD_LOGIC;
    Dbg_Shift_6 : out STD_LOGIC;
    Dbg_Update_6 : out STD_LOGIC;
    Dbg_Rst_6 : out STD_LOGIC;
    Dbg_Trig_In_6 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_6 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_6 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_6 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_6 : out STD_LOGIC;
    Dbg_TrData_6 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_6 : out STD_LOGIC;
    Dbg_TrValid_6 : in STD_LOGIC;
    Dbg_AWADDR_6 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_6 : out STD_LOGIC;
    Dbg_AWREADY_6 : in STD_LOGIC;
    Dbg_WDATA_6 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_6 : out STD_LOGIC;
    Dbg_WREADY_6 : in STD_LOGIC;
    Dbg_BRESP_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_6 : in STD_LOGIC;
    Dbg_BREADY_6 : out STD_LOGIC;
    Dbg_ARADDR_6 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_6 : out STD_LOGIC;
    Dbg_ARREADY_6 : in STD_LOGIC;
    Dbg_RDATA_6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_6 : in STD_LOGIC;
    Dbg_RREADY_6 : out STD_LOGIC;
    Dbg_Disable_7 : out STD_LOGIC;
    Dbg_Clk_7 : out STD_LOGIC;
    Dbg_TDI_7 : out STD_LOGIC;
    Dbg_TDO_7 : in STD_LOGIC;
    Dbg_Reg_En_7 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_7 : out STD_LOGIC;
    Dbg_Shift_7 : out STD_LOGIC;
    Dbg_Update_7 : out STD_LOGIC;
    Dbg_Rst_7 : out STD_LOGIC;
    Dbg_Trig_In_7 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_7 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_7 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_7 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_7 : out STD_LOGIC;
    Dbg_TrData_7 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_7 : out STD_LOGIC;
    Dbg_TrValid_7 : in STD_LOGIC;
    Dbg_AWADDR_7 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_7 : out STD_LOGIC;
    Dbg_AWREADY_7 : in STD_LOGIC;
    Dbg_WDATA_7 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_7 : out STD_LOGIC;
    Dbg_WREADY_7 : in STD_LOGIC;
    Dbg_BRESP_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_7 : in STD_LOGIC;
    Dbg_BREADY_7 : out STD_LOGIC;
    Dbg_ARADDR_7 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_7 : out STD_LOGIC;
    Dbg_ARREADY_7 : in STD_LOGIC;
    Dbg_RDATA_7 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_7 : in STD_LOGIC;
    Dbg_RREADY_7 : out STD_LOGIC;
    Dbg_Disable_8 : out STD_LOGIC;
    Dbg_Clk_8 : out STD_LOGIC;
    Dbg_TDI_8 : out STD_LOGIC;
    Dbg_TDO_8 : in STD_LOGIC;
    Dbg_Reg_En_8 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_8 : out STD_LOGIC;
    Dbg_Shift_8 : out STD_LOGIC;
    Dbg_Update_8 : out STD_LOGIC;
    Dbg_Rst_8 : out STD_LOGIC;
    Dbg_Trig_In_8 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_8 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_8 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_8 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_8 : out STD_LOGIC;
    Dbg_TrData_8 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_8 : out STD_LOGIC;
    Dbg_TrValid_8 : in STD_LOGIC;
    Dbg_AWADDR_8 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_8 : out STD_LOGIC;
    Dbg_AWREADY_8 : in STD_LOGIC;
    Dbg_WDATA_8 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_8 : out STD_LOGIC;
    Dbg_WREADY_8 : in STD_LOGIC;
    Dbg_BRESP_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_8 : in STD_LOGIC;
    Dbg_BREADY_8 : out STD_LOGIC;
    Dbg_ARADDR_8 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_8 : out STD_LOGIC;
    Dbg_ARREADY_8 : in STD_LOGIC;
    Dbg_RDATA_8 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_8 : in STD_LOGIC;
    Dbg_RREADY_8 : out STD_LOGIC;
    Dbg_Disable_9 : out STD_LOGIC;
    Dbg_Clk_9 : out STD_LOGIC;
    Dbg_TDI_9 : out STD_LOGIC;
    Dbg_TDO_9 : in STD_LOGIC;
    Dbg_Reg_En_9 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_9 : out STD_LOGIC;
    Dbg_Shift_9 : out STD_LOGIC;
    Dbg_Update_9 : out STD_LOGIC;
    Dbg_Rst_9 : out STD_LOGIC;
    Dbg_Trig_In_9 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_9 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_9 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_9 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_9 : out STD_LOGIC;
    Dbg_TrData_9 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_9 : out STD_LOGIC;
    Dbg_TrValid_9 : in STD_LOGIC;
    Dbg_AWADDR_9 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_9 : out STD_LOGIC;
    Dbg_AWREADY_9 : in STD_LOGIC;
    Dbg_WDATA_9 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_9 : out STD_LOGIC;
    Dbg_WREADY_9 : in STD_LOGIC;
    Dbg_BRESP_9 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_9 : in STD_LOGIC;
    Dbg_BREADY_9 : out STD_LOGIC;
    Dbg_ARADDR_9 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_9 : out STD_LOGIC;
    Dbg_ARREADY_9 : in STD_LOGIC;
    Dbg_RDATA_9 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_9 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_9 : in STD_LOGIC;
    Dbg_RREADY_9 : out STD_LOGIC;
    Dbg_Disable_10 : out STD_LOGIC;
    Dbg_Clk_10 : out STD_LOGIC;
    Dbg_TDI_10 : out STD_LOGIC;
    Dbg_TDO_10 : in STD_LOGIC;
    Dbg_Reg_En_10 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_10 : out STD_LOGIC;
    Dbg_Shift_10 : out STD_LOGIC;
    Dbg_Update_10 : out STD_LOGIC;
    Dbg_Rst_10 : out STD_LOGIC;
    Dbg_Trig_In_10 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_10 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_10 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_10 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_10 : out STD_LOGIC;
    Dbg_TrData_10 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_10 : out STD_LOGIC;
    Dbg_TrValid_10 : in STD_LOGIC;
    Dbg_AWADDR_10 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_10 : out STD_LOGIC;
    Dbg_AWREADY_10 : in STD_LOGIC;
    Dbg_WDATA_10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_10 : out STD_LOGIC;
    Dbg_WREADY_10 : in STD_LOGIC;
    Dbg_BRESP_10 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_10 : in STD_LOGIC;
    Dbg_BREADY_10 : out STD_LOGIC;
    Dbg_ARADDR_10 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_10 : out STD_LOGIC;
    Dbg_ARREADY_10 : in STD_LOGIC;
    Dbg_RDATA_10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_10 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_10 : in STD_LOGIC;
    Dbg_RREADY_10 : out STD_LOGIC;
    Dbg_Disable_11 : out STD_LOGIC;
    Dbg_Clk_11 : out STD_LOGIC;
    Dbg_TDI_11 : out STD_LOGIC;
    Dbg_TDO_11 : in STD_LOGIC;
    Dbg_Reg_En_11 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_11 : out STD_LOGIC;
    Dbg_Shift_11 : out STD_LOGIC;
    Dbg_Update_11 : out STD_LOGIC;
    Dbg_Rst_11 : out STD_LOGIC;
    Dbg_Trig_In_11 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_11 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_11 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_11 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_11 : out STD_LOGIC;
    Dbg_TrData_11 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_11 : out STD_LOGIC;
    Dbg_TrValid_11 : in STD_LOGIC;
    Dbg_AWADDR_11 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_11 : out STD_LOGIC;
    Dbg_AWREADY_11 : in STD_LOGIC;
    Dbg_WDATA_11 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_11 : out STD_LOGIC;
    Dbg_WREADY_11 : in STD_LOGIC;
    Dbg_BRESP_11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_11 : in STD_LOGIC;
    Dbg_BREADY_11 : out STD_LOGIC;
    Dbg_ARADDR_11 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_11 : out STD_LOGIC;
    Dbg_ARREADY_11 : in STD_LOGIC;
    Dbg_RDATA_11 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_11 : in STD_LOGIC;
    Dbg_RREADY_11 : out STD_LOGIC;
    Dbg_Disable_12 : out STD_LOGIC;
    Dbg_Clk_12 : out STD_LOGIC;
    Dbg_TDI_12 : out STD_LOGIC;
    Dbg_TDO_12 : in STD_LOGIC;
    Dbg_Reg_En_12 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_12 : out STD_LOGIC;
    Dbg_Shift_12 : out STD_LOGIC;
    Dbg_Update_12 : out STD_LOGIC;
    Dbg_Rst_12 : out STD_LOGIC;
    Dbg_Trig_In_12 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_12 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_12 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_12 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_12 : out STD_LOGIC;
    Dbg_TrData_12 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_12 : out STD_LOGIC;
    Dbg_TrValid_12 : in STD_LOGIC;
    Dbg_AWADDR_12 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_12 : out STD_LOGIC;
    Dbg_AWREADY_12 : in STD_LOGIC;
    Dbg_WDATA_12 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_12 : out STD_LOGIC;
    Dbg_WREADY_12 : in STD_LOGIC;
    Dbg_BRESP_12 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_12 : in STD_LOGIC;
    Dbg_BREADY_12 : out STD_LOGIC;
    Dbg_ARADDR_12 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_12 : out STD_LOGIC;
    Dbg_ARREADY_12 : in STD_LOGIC;
    Dbg_RDATA_12 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_12 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_12 : in STD_LOGIC;
    Dbg_RREADY_12 : out STD_LOGIC;
    Dbg_Disable_13 : out STD_LOGIC;
    Dbg_Clk_13 : out STD_LOGIC;
    Dbg_TDI_13 : out STD_LOGIC;
    Dbg_TDO_13 : in STD_LOGIC;
    Dbg_Reg_En_13 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_13 : out STD_LOGIC;
    Dbg_Shift_13 : out STD_LOGIC;
    Dbg_Update_13 : out STD_LOGIC;
    Dbg_Rst_13 : out STD_LOGIC;
    Dbg_Trig_In_13 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_13 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_13 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_13 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_13 : out STD_LOGIC;
    Dbg_TrData_13 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_13 : out STD_LOGIC;
    Dbg_TrValid_13 : in STD_LOGIC;
    Dbg_AWADDR_13 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_13 : out STD_LOGIC;
    Dbg_AWREADY_13 : in STD_LOGIC;
    Dbg_WDATA_13 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_13 : out STD_LOGIC;
    Dbg_WREADY_13 : in STD_LOGIC;
    Dbg_BRESP_13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_13 : in STD_LOGIC;
    Dbg_BREADY_13 : out STD_LOGIC;
    Dbg_ARADDR_13 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_13 : out STD_LOGIC;
    Dbg_ARREADY_13 : in STD_LOGIC;
    Dbg_RDATA_13 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_13 : in STD_LOGIC;
    Dbg_RREADY_13 : out STD_LOGIC;
    Dbg_Disable_14 : out STD_LOGIC;
    Dbg_Clk_14 : out STD_LOGIC;
    Dbg_TDI_14 : out STD_LOGIC;
    Dbg_TDO_14 : in STD_LOGIC;
    Dbg_Reg_En_14 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_14 : out STD_LOGIC;
    Dbg_Shift_14 : out STD_LOGIC;
    Dbg_Update_14 : out STD_LOGIC;
    Dbg_Rst_14 : out STD_LOGIC;
    Dbg_Trig_In_14 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_14 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_14 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_14 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_14 : out STD_LOGIC;
    Dbg_TrData_14 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_14 : out STD_LOGIC;
    Dbg_TrValid_14 : in STD_LOGIC;
    Dbg_AWADDR_14 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_14 : out STD_LOGIC;
    Dbg_AWREADY_14 : in STD_LOGIC;
    Dbg_WDATA_14 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_14 : out STD_LOGIC;
    Dbg_WREADY_14 : in STD_LOGIC;
    Dbg_BRESP_14 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_14 : in STD_LOGIC;
    Dbg_BREADY_14 : out STD_LOGIC;
    Dbg_ARADDR_14 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_14 : out STD_LOGIC;
    Dbg_ARREADY_14 : in STD_LOGIC;
    Dbg_RDATA_14 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_14 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_14 : in STD_LOGIC;
    Dbg_RREADY_14 : out STD_LOGIC;
    Dbg_Disable_15 : out STD_LOGIC;
    Dbg_Clk_15 : out STD_LOGIC;
    Dbg_TDI_15 : out STD_LOGIC;
    Dbg_TDO_15 : in STD_LOGIC;
    Dbg_Reg_En_15 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_15 : out STD_LOGIC;
    Dbg_Shift_15 : out STD_LOGIC;
    Dbg_Update_15 : out STD_LOGIC;
    Dbg_Rst_15 : out STD_LOGIC;
    Dbg_Trig_In_15 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_15 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_15 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_15 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_15 : out STD_LOGIC;
    Dbg_TrData_15 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_15 : out STD_LOGIC;
    Dbg_TrValid_15 : in STD_LOGIC;
    Dbg_AWADDR_15 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_15 : out STD_LOGIC;
    Dbg_AWREADY_15 : in STD_LOGIC;
    Dbg_WDATA_15 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_15 : out STD_LOGIC;
    Dbg_WREADY_15 : in STD_LOGIC;
    Dbg_BRESP_15 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_15 : in STD_LOGIC;
    Dbg_BREADY_15 : out STD_LOGIC;
    Dbg_ARADDR_15 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_15 : out STD_LOGIC;
    Dbg_ARREADY_15 : in STD_LOGIC;
    Dbg_RDATA_15 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_15 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_15 : in STD_LOGIC;
    Dbg_RREADY_15 : out STD_LOGIC;
    Dbg_Disable_16 : out STD_LOGIC;
    Dbg_Clk_16 : out STD_LOGIC;
    Dbg_TDI_16 : out STD_LOGIC;
    Dbg_TDO_16 : in STD_LOGIC;
    Dbg_Reg_En_16 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_16 : out STD_LOGIC;
    Dbg_Shift_16 : out STD_LOGIC;
    Dbg_Update_16 : out STD_LOGIC;
    Dbg_Rst_16 : out STD_LOGIC;
    Dbg_Trig_In_16 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_16 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_16 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_16 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_16 : out STD_LOGIC;
    Dbg_TrData_16 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_16 : out STD_LOGIC;
    Dbg_TrValid_16 : in STD_LOGIC;
    Dbg_AWADDR_16 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_16 : out STD_LOGIC;
    Dbg_AWREADY_16 : in STD_LOGIC;
    Dbg_WDATA_16 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_16 : out STD_LOGIC;
    Dbg_WREADY_16 : in STD_LOGIC;
    Dbg_BRESP_16 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_16 : in STD_LOGIC;
    Dbg_BREADY_16 : out STD_LOGIC;
    Dbg_ARADDR_16 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_16 : out STD_LOGIC;
    Dbg_ARREADY_16 : in STD_LOGIC;
    Dbg_RDATA_16 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_16 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_16 : in STD_LOGIC;
    Dbg_RREADY_16 : out STD_LOGIC;
    Dbg_Disable_17 : out STD_LOGIC;
    Dbg_Clk_17 : out STD_LOGIC;
    Dbg_TDI_17 : out STD_LOGIC;
    Dbg_TDO_17 : in STD_LOGIC;
    Dbg_Reg_En_17 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_17 : out STD_LOGIC;
    Dbg_Shift_17 : out STD_LOGIC;
    Dbg_Update_17 : out STD_LOGIC;
    Dbg_Rst_17 : out STD_LOGIC;
    Dbg_Trig_In_17 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_17 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_17 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_17 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_17 : out STD_LOGIC;
    Dbg_TrData_17 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_17 : out STD_LOGIC;
    Dbg_TrValid_17 : in STD_LOGIC;
    Dbg_AWADDR_17 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_17 : out STD_LOGIC;
    Dbg_AWREADY_17 : in STD_LOGIC;
    Dbg_WDATA_17 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_17 : out STD_LOGIC;
    Dbg_WREADY_17 : in STD_LOGIC;
    Dbg_BRESP_17 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_17 : in STD_LOGIC;
    Dbg_BREADY_17 : out STD_LOGIC;
    Dbg_ARADDR_17 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_17 : out STD_LOGIC;
    Dbg_ARREADY_17 : in STD_LOGIC;
    Dbg_RDATA_17 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_17 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_17 : in STD_LOGIC;
    Dbg_RREADY_17 : out STD_LOGIC;
    Dbg_Disable_18 : out STD_LOGIC;
    Dbg_Clk_18 : out STD_LOGIC;
    Dbg_TDI_18 : out STD_LOGIC;
    Dbg_TDO_18 : in STD_LOGIC;
    Dbg_Reg_En_18 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_18 : out STD_LOGIC;
    Dbg_Shift_18 : out STD_LOGIC;
    Dbg_Update_18 : out STD_LOGIC;
    Dbg_Rst_18 : out STD_LOGIC;
    Dbg_Trig_In_18 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_18 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_18 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_18 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_18 : out STD_LOGIC;
    Dbg_TrData_18 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_18 : out STD_LOGIC;
    Dbg_TrValid_18 : in STD_LOGIC;
    Dbg_AWADDR_18 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_18 : out STD_LOGIC;
    Dbg_AWREADY_18 : in STD_LOGIC;
    Dbg_WDATA_18 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_18 : out STD_LOGIC;
    Dbg_WREADY_18 : in STD_LOGIC;
    Dbg_BRESP_18 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_18 : in STD_LOGIC;
    Dbg_BREADY_18 : out STD_LOGIC;
    Dbg_ARADDR_18 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_18 : out STD_LOGIC;
    Dbg_ARREADY_18 : in STD_LOGIC;
    Dbg_RDATA_18 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_18 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_18 : in STD_LOGIC;
    Dbg_RREADY_18 : out STD_LOGIC;
    Dbg_Disable_19 : out STD_LOGIC;
    Dbg_Clk_19 : out STD_LOGIC;
    Dbg_TDI_19 : out STD_LOGIC;
    Dbg_TDO_19 : in STD_LOGIC;
    Dbg_Reg_En_19 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_19 : out STD_LOGIC;
    Dbg_Shift_19 : out STD_LOGIC;
    Dbg_Update_19 : out STD_LOGIC;
    Dbg_Rst_19 : out STD_LOGIC;
    Dbg_Trig_In_19 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_19 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_19 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_19 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_19 : out STD_LOGIC;
    Dbg_TrData_19 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_19 : out STD_LOGIC;
    Dbg_TrValid_19 : in STD_LOGIC;
    Dbg_AWADDR_19 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_19 : out STD_LOGIC;
    Dbg_AWREADY_19 : in STD_LOGIC;
    Dbg_WDATA_19 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_19 : out STD_LOGIC;
    Dbg_WREADY_19 : in STD_LOGIC;
    Dbg_BRESP_19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_19 : in STD_LOGIC;
    Dbg_BREADY_19 : out STD_LOGIC;
    Dbg_ARADDR_19 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_19 : out STD_LOGIC;
    Dbg_ARREADY_19 : in STD_LOGIC;
    Dbg_RDATA_19 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_19 : in STD_LOGIC;
    Dbg_RREADY_19 : out STD_LOGIC;
    Dbg_Disable_20 : out STD_LOGIC;
    Dbg_Clk_20 : out STD_LOGIC;
    Dbg_TDI_20 : out STD_LOGIC;
    Dbg_TDO_20 : in STD_LOGIC;
    Dbg_Reg_En_20 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_20 : out STD_LOGIC;
    Dbg_Shift_20 : out STD_LOGIC;
    Dbg_Update_20 : out STD_LOGIC;
    Dbg_Rst_20 : out STD_LOGIC;
    Dbg_Trig_In_20 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_20 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_20 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_20 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_20 : out STD_LOGIC;
    Dbg_TrData_20 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_20 : out STD_LOGIC;
    Dbg_TrValid_20 : in STD_LOGIC;
    Dbg_AWADDR_20 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_20 : out STD_LOGIC;
    Dbg_AWREADY_20 : in STD_LOGIC;
    Dbg_WDATA_20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_20 : out STD_LOGIC;
    Dbg_WREADY_20 : in STD_LOGIC;
    Dbg_BRESP_20 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_20 : in STD_LOGIC;
    Dbg_BREADY_20 : out STD_LOGIC;
    Dbg_ARADDR_20 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_20 : out STD_LOGIC;
    Dbg_ARREADY_20 : in STD_LOGIC;
    Dbg_RDATA_20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_20 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_20 : in STD_LOGIC;
    Dbg_RREADY_20 : out STD_LOGIC;
    Dbg_Disable_21 : out STD_LOGIC;
    Dbg_Clk_21 : out STD_LOGIC;
    Dbg_TDI_21 : out STD_LOGIC;
    Dbg_TDO_21 : in STD_LOGIC;
    Dbg_Reg_En_21 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_21 : out STD_LOGIC;
    Dbg_Shift_21 : out STD_LOGIC;
    Dbg_Update_21 : out STD_LOGIC;
    Dbg_Rst_21 : out STD_LOGIC;
    Dbg_Trig_In_21 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_21 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_21 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_21 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_21 : out STD_LOGIC;
    Dbg_TrData_21 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_21 : out STD_LOGIC;
    Dbg_TrValid_21 : in STD_LOGIC;
    Dbg_AWADDR_21 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_21 : out STD_LOGIC;
    Dbg_AWREADY_21 : in STD_LOGIC;
    Dbg_WDATA_21 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_21 : out STD_LOGIC;
    Dbg_WREADY_21 : in STD_LOGIC;
    Dbg_BRESP_21 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_21 : in STD_LOGIC;
    Dbg_BREADY_21 : out STD_LOGIC;
    Dbg_ARADDR_21 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_21 : out STD_LOGIC;
    Dbg_ARREADY_21 : in STD_LOGIC;
    Dbg_RDATA_21 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_21 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_21 : in STD_LOGIC;
    Dbg_RREADY_21 : out STD_LOGIC;
    Dbg_Disable_22 : out STD_LOGIC;
    Dbg_Clk_22 : out STD_LOGIC;
    Dbg_TDI_22 : out STD_LOGIC;
    Dbg_TDO_22 : in STD_LOGIC;
    Dbg_Reg_En_22 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_22 : out STD_LOGIC;
    Dbg_Shift_22 : out STD_LOGIC;
    Dbg_Update_22 : out STD_LOGIC;
    Dbg_Rst_22 : out STD_LOGIC;
    Dbg_Trig_In_22 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_22 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_22 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_22 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_22 : out STD_LOGIC;
    Dbg_TrData_22 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_22 : out STD_LOGIC;
    Dbg_TrValid_22 : in STD_LOGIC;
    Dbg_AWADDR_22 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_22 : out STD_LOGIC;
    Dbg_AWREADY_22 : in STD_LOGIC;
    Dbg_WDATA_22 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_22 : out STD_LOGIC;
    Dbg_WREADY_22 : in STD_LOGIC;
    Dbg_BRESP_22 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_22 : in STD_LOGIC;
    Dbg_BREADY_22 : out STD_LOGIC;
    Dbg_ARADDR_22 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_22 : out STD_LOGIC;
    Dbg_ARREADY_22 : in STD_LOGIC;
    Dbg_RDATA_22 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_22 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_22 : in STD_LOGIC;
    Dbg_RREADY_22 : out STD_LOGIC;
    Dbg_Disable_23 : out STD_LOGIC;
    Dbg_Clk_23 : out STD_LOGIC;
    Dbg_TDI_23 : out STD_LOGIC;
    Dbg_TDO_23 : in STD_LOGIC;
    Dbg_Reg_En_23 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_23 : out STD_LOGIC;
    Dbg_Shift_23 : out STD_LOGIC;
    Dbg_Update_23 : out STD_LOGIC;
    Dbg_Rst_23 : out STD_LOGIC;
    Dbg_Trig_In_23 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_23 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_23 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_23 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_23 : out STD_LOGIC;
    Dbg_TrData_23 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_23 : out STD_LOGIC;
    Dbg_TrValid_23 : in STD_LOGIC;
    Dbg_AWADDR_23 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_23 : out STD_LOGIC;
    Dbg_AWREADY_23 : in STD_LOGIC;
    Dbg_WDATA_23 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_23 : out STD_LOGIC;
    Dbg_WREADY_23 : in STD_LOGIC;
    Dbg_BRESP_23 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_23 : in STD_LOGIC;
    Dbg_BREADY_23 : out STD_LOGIC;
    Dbg_ARADDR_23 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_23 : out STD_LOGIC;
    Dbg_ARREADY_23 : in STD_LOGIC;
    Dbg_RDATA_23 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_23 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_23 : in STD_LOGIC;
    Dbg_RREADY_23 : out STD_LOGIC;
    Dbg_Disable_24 : out STD_LOGIC;
    Dbg_Clk_24 : out STD_LOGIC;
    Dbg_TDI_24 : out STD_LOGIC;
    Dbg_TDO_24 : in STD_LOGIC;
    Dbg_Reg_En_24 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_24 : out STD_LOGIC;
    Dbg_Shift_24 : out STD_LOGIC;
    Dbg_Update_24 : out STD_LOGIC;
    Dbg_Rst_24 : out STD_LOGIC;
    Dbg_Trig_In_24 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_24 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_24 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_24 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_24 : out STD_LOGIC;
    Dbg_TrData_24 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_24 : out STD_LOGIC;
    Dbg_TrValid_24 : in STD_LOGIC;
    Dbg_AWADDR_24 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_24 : out STD_LOGIC;
    Dbg_AWREADY_24 : in STD_LOGIC;
    Dbg_WDATA_24 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_24 : out STD_LOGIC;
    Dbg_WREADY_24 : in STD_LOGIC;
    Dbg_BRESP_24 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_24 : in STD_LOGIC;
    Dbg_BREADY_24 : out STD_LOGIC;
    Dbg_ARADDR_24 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_24 : out STD_LOGIC;
    Dbg_ARREADY_24 : in STD_LOGIC;
    Dbg_RDATA_24 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_24 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_24 : in STD_LOGIC;
    Dbg_RREADY_24 : out STD_LOGIC;
    Dbg_Disable_25 : out STD_LOGIC;
    Dbg_Clk_25 : out STD_LOGIC;
    Dbg_TDI_25 : out STD_LOGIC;
    Dbg_TDO_25 : in STD_LOGIC;
    Dbg_Reg_En_25 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_25 : out STD_LOGIC;
    Dbg_Shift_25 : out STD_LOGIC;
    Dbg_Update_25 : out STD_LOGIC;
    Dbg_Rst_25 : out STD_LOGIC;
    Dbg_Trig_In_25 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_25 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_25 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_25 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_25 : out STD_LOGIC;
    Dbg_TrData_25 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_25 : out STD_LOGIC;
    Dbg_TrValid_25 : in STD_LOGIC;
    Dbg_AWADDR_25 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_25 : out STD_LOGIC;
    Dbg_AWREADY_25 : in STD_LOGIC;
    Dbg_WDATA_25 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_25 : out STD_LOGIC;
    Dbg_WREADY_25 : in STD_LOGIC;
    Dbg_BRESP_25 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_25 : in STD_LOGIC;
    Dbg_BREADY_25 : out STD_LOGIC;
    Dbg_ARADDR_25 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_25 : out STD_LOGIC;
    Dbg_ARREADY_25 : in STD_LOGIC;
    Dbg_RDATA_25 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_25 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_25 : in STD_LOGIC;
    Dbg_RREADY_25 : out STD_LOGIC;
    Dbg_Disable_26 : out STD_LOGIC;
    Dbg_Clk_26 : out STD_LOGIC;
    Dbg_TDI_26 : out STD_LOGIC;
    Dbg_TDO_26 : in STD_LOGIC;
    Dbg_Reg_En_26 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_26 : out STD_LOGIC;
    Dbg_Shift_26 : out STD_LOGIC;
    Dbg_Update_26 : out STD_LOGIC;
    Dbg_Rst_26 : out STD_LOGIC;
    Dbg_Trig_In_26 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_26 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_26 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_26 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_26 : out STD_LOGIC;
    Dbg_TrData_26 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_26 : out STD_LOGIC;
    Dbg_TrValid_26 : in STD_LOGIC;
    Dbg_AWADDR_26 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_26 : out STD_LOGIC;
    Dbg_AWREADY_26 : in STD_LOGIC;
    Dbg_WDATA_26 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_26 : out STD_LOGIC;
    Dbg_WREADY_26 : in STD_LOGIC;
    Dbg_BRESP_26 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_26 : in STD_LOGIC;
    Dbg_BREADY_26 : out STD_LOGIC;
    Dbg_ARADDR_26 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_26 : out STD_LOGIC;
    Dbg_ARREADY_26 : in STD_LOGIC;
    Dbg_RDATA_26 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_26 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_26 : in STD_LOGIC;
    Dbg_RREADY_26 : out STD_LOGIC;
    Dbg_Disable_27 : out STD_LOGIC;
    Dbg_Clk_27 : out STD_LOGIC;
    Dbg_TDI_27 : out STD_LOGIC;
    Dbg_TDO_27 : in STD_LOGIC;
    Dbg_Reg_En_27 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_27 : out STD_LOGIC;
    Dbg_Shift_27 : out STD_LOGIC;
    Dbg_Update_27 : out STD_LOGIC;
    Dbg_Rst_27 : out STD_LOGIC;
    Dbg_Trig_In_27 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_27 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_27 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_27 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_27 : out STD_LOGIC;
    Dbg_TrData_27 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_27 : out STD_LOGIC;
    Dbg_TrValid_27 : in STD_LOGIC;
    Dbg_AWADDR_27 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_27 : out STD_LOGIC;
    Dbg_AWREADY_27 : in STD_LOGIC;
    Dbg_WDATA_27 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_27 : out STD_LOGIC;
    Dbg_WREADY_27 : in STD_LOGIC;
    Dbg_BRESP_27 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_27 : in STD_LOGIC;
    Dbg_BREADY_27 : out STD_LOGIC;
    Dbg_ARADDR_27 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_27 : out STD_LOGIC;
    Dbg_ARREADY_27 : in STD_LOGIC;
    Dbg_RDATA_27 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_27 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_27 : in STD_LOGIC;
    Dbg_RREADY_27 : out STD_LOGIC;
    Dbg_Disable_28 : out STD_LOGIC;
    Dbg_Clk_28 : out STD_LOGIC;
    Dbg_TDI_28 : out STD_LOGIC;
    Dbg_TDO_28 : in STD_LOGIC;
    Dbg_Reg_En_28 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_28 : out STD_LOGIC;
    Dbg_Shift_28 : out STD_LOGIC;
    Dbg_Update_28 : out STD_LOGIC;
    Dbg_Rst_28 : out STD_LOGIC;
    Dbg_Trig_In_28 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_28 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_28 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_28 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_28 : out STD_LOGIC;
    Dbg_TrData_28 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_28 : out STD_LOGIC;
    Dbg_TrValid_28 : in STD_LOGIC;
    Dbg_AWADDR_28 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_28 : out STD_LOGIC;
    Dbg_AWREADY_28 : in STD_LOGIC;
    Dbg_WDATA_28 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_28 : out STD_LOGIC;
    Dbg_WREADY_28 : in STD_LOGIC;
    Dbg_BRESP_28 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_28 : in STD_LOGIC;
    Dbg_BREADY_28 : out STD_LOGIC;
    Dbg_ARADDR_28 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_28 : out STD_LOGIC;
    Dbg_ARREADY_28 : in STD_LOGIC;
    Dbg_RDATA_28 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_28 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_28 : in STD_LOGIC;
    Dbg_RREADY_28 : out STD_LOGIC;
    Dbg_Disable_29 : out STD_LOGIC;
    Dbg_Clk_29 : out STD_LOGIC;
    Dbg_TDI_29 : out STD_LOGIC;
    Dbg_TDO_29 : in STD_LOGIC;
    Dbg_Reg_En_29 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_29 : out STD_LOGIC;
    Dbg_Shift_29 : out STD_LOGIC;
    Dbg_Update_29 : out STD_LOGIC;
    Dbg_Rst_29 : out STD_LOGIC;
    Dbg_Trig_In_29 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_29 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_29 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_29 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_29 : out STD_LOGIC;
    Dbg_TrData_29 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_29 : out STD_LOGIC;
    Dbg_TrValid_29 : in STD_LOGIC;
    Dbg_AWADDR_29 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_29 : out STD_LOGIC;
    Dbg_AWREADY_29 : in STD_LOGIC;
    Dbg_WDATA_29 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_29 : out STD_LOGIC;
    Dbg_WREADY_29 : in STD_LOGIC;
    Dbg_BRESP_29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_29 : in STD_LOGIC;
    Dbg_BREADY_29 : out STD_LOGIC;
    Dbg_ARADDR_29 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_29 : out STD_LOGIC;
    Dbg_ARREADY_29 : in STD_LOGIC;
    Dbg_RDATA_29 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_29 : in STD_LOGIC;
    Dbg_RREADY_29 : out STD_LOGIC;
    Dbg_Disable_30 : out STD_LOGIC;
    Dbg_Clk_30 : out STD_LOGIC;
    Dbg_TDI_30 : out STD_LOGIC;
    Dbg_TDO_30 : in STD_LOGIC;
    Dbg_Reg_En_30 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_30 : out STD_LOGIC;
    Dbg_Shift_30 : out STD_LOGIC;
    Dbg_Update_30 : out STD_LOGIC;
    Dbg_Rst_30 : out STD_LOGIC;
    Dbg_Trig_In_30 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_30 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_30 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_30 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_30 : out STD_LOGIC;
    Dbg_TrData_30 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_30 : out STD_LOGIC;
    Dbg_TrValid_30 : in STD_LOGIC;
    Dbg_AWADDR_30 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_30 : out STD_LOGIC;
    Dbg_AWREADY_30 : in STD_LOGIC;
    Dbg_WDATA_30 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_30 : out STD_LOGIC;
    Dbg_WREADY_30 : in STD_LOGIC;
    Dbg_BRESP_30 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_30 : in STD_LOGIC;
    Dbg_BREADY_30 : out STD_LOGIC;
    Dbg_ARADDR_30 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_30 : out STD_LOGIC;
    Dbg_ARREADY_30 : in STD_LOGIC;
    Dbg_RDATA_30 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_30 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_30 : in STD_LOGIC;
    Dbg_RREADY_30 : out STD_LOGIC;
    Dbg_Disable_31 : out STD_LOGIC;
    Dbg_Clk_31 : out STD_LOGIC;
    Dbg_TDI_31 : out STD_LOGIC;
    Dbg_TDO_31 : in STD_LOGIC;
    Dbg_Reg_En_31 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_31 : out STD_LOGIC;
    Dbg_Shift_31 : out STD_LOGIC;
    Dbg_Update_31 : out STD_LOGIC;
    Dbg_Rst_31 : out STD_LOGIC;
    Dbg_Trig_In_31 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_31 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_31 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_31 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_31 : out STD_LOGIC;
    Dbg_TrData_31 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_31 : out STD_LOGIC;
    Dbg_TrValid_31 : in STD_LOGIC;
    Dbg_AWADDR_31 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_31 : out STD_LOGIC;
    Dbg_AWREADY_31 : in STD_LOGIC;
    Dbg_WDATA_31 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_31 : out STD_LOGIC;
    Dbg_WREADY_31 : in STD_LOGIC;
    Dbg_BRESP_31 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_31 : in STD_LOGIC;
    Dbg_BREADY_31 : out STD_LOGIC;
    Dbg_ARADDR_31 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_31 : out STD_LOGIC;
    Dbg_ARREADY_31 : in STD_LOGIC;
    Dbg_RDATA_31 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_31 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_31 : in STD_LOGIC;
    Dbg_RREADY_31 : out STD_LOGIC;
    bscan_ext_tdi : in STD_LOGIC;
    bscan_ext_reset : in STD_LOGIC;
    bscan_ext_shift : in STD_LOGIC;
    bscan_ext_update : in STD_LOGIC;
    bscan_ext_capture : in STD_LOGIC;
    bscan_ext_sel : in STD_LOGIC;
    bscan_ext_drck : in STD_LOGIC;
    bscan_ext_tdo : out STD_LOGIC;
    bscan_ext_tck : in STD_LOGIC;
    bscan_ext_tms : in STD_LOGIC;
    bscan_ext_bscanid_en : in STD_LOGIC;
    Ext_JTAG_DRCK : out STD_LOGIC;
    Ext_JTAG_RESET : out STD_LOGIC;
    Ext_JTAG_SEL : out STD_LOGIC;
    Ext_JTAG_CAPTURE : out STD_LOGIC;
    Ext_JTAG_SHIFT : out STD_LOGIC;
    Ext_JTAG_UPDATE : out STD_LOGIC;
    Ext_JTAG_TDI : out STD_LOGIC;
    Ext_JTAG_TDO : in STD_LOGIC
  );
  attribute C_ADDR_SIZE : integer;
  attribute C_ADDR_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 32;
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 0;
  attribute C_BSCANID : integer;
  attribute C_BSCANID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 76547328;
  attribute C_DATA_SIZE : integer;
  attribute C_DATA_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 32;
  attribute C_DBG_MEM_ACCESS : integer;
  attribute C_DBG_MEM_ACCESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 0;
  attribute C_DBG_REG_ACCESS : integer;
  attribute C_DBG_REG_ACCESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 0;
  attribute C_DEBUG_INTERFACE : integer;
  attribute C_DEBUG_INTERFACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 0;
  attribute C_EXT_TRIG_RESET_VALUE : string;
  attribute C_EXT_TRIG_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is "20'b11110001001000110100";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is "artix7";
  attribute C_INTERCONNECT : integer;
  attribute C_INTERCONNECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 2;
  attribute C_JTAG_CHAIN : integer;
  attribute C_JTAG_CHAIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 2;
  attribute C_LMB_PROTOCOL : integer;
  attribute C_LMB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 0;
  attribute C_MB_DBG_PORTS : integer;
  attribute C_MB_DBG_PORTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 1;
  attribute C_M_AXIS_DATA_WIDTH : integer;
  attribute C_M_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 32;
  attribute C_M_AXIS_ID_WIDTH : integer;
  attribute C_M_AXIS_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 7;
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 32;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 32;
  attribute C_M_AXI_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 1;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 100000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 32;
  attribute C_TRACE_ASYNC_RESET : integer;
  attribute C_TRACE_ASYNC_RESET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 0;
  attribute C_TRACE_CLK_FREQ_HZ : integer;
  attribute C_TRACE_CLK_FREQ_HZ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 200000000;
  attribute C_TRACE_CLK_OUT_PHASE : integer;
  attribute C_TRACE_CLK_OUT_PHASE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 90;
  attribute C_TRACE_DATA_WIDTH : integer;
  attribute C_TRACE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 32;
  attribute C_TRACE_ID : integer;
  attribute C_TRACE_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 110;
  attribute C_TRACE_OUTPUT : integer;
  attribute C_TRACE_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 0;
  attribute C_TRACE_PROTOCOL : integer;
  attribute C_TRACE_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 1;
  attribute C_USE_BSCAN : integer;
  attribute C_USE_BSCAN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 0;
  attribute C_USE_CONFIG_RESET : integer;
  attribute C_USE_CONFIG_RESET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 0;
  attribute C_USE_CROSS_TRIGGER : integer;
  attribute C_USE_CROSS_TRIGGER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 0;
  attribute C_USE_UART : integer;
  attribute C_USE_UART of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM : entity is 0;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal DRCK : STD_LOGIC;
  signal \^dbg_shift_0\ : STD_LOGIC;
  signal \^ext_jtag_capture\ : STD_LOGIC;
  signal \^ext_jtag_drck\ : STD_LOGIC;
  signal \^ext_jtag_shift\ : STD_LOGIC;
  signal \^ext_jtag_tdi\ : STD_LOGIC;
  signal \^ext_jtag_update\ : STD_LOGIC;
  signal \JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \JTAG_CONTROL_I/completion_status131_out\ : STD_LOGIC;
  signal \JTAG_CONTROL_I/mb_data_overrun1__0\ : STD_LOGIC;
  signal \JTAG_CONTROL_I/sel\ : STD_LOGIC;
  signal MDM_Core_I1_n_0 : STD_LOGIC;
  signal MDM_Core_I1_n_18 : STD_LOGIC;
  signal SEL : STD_LOGIC;
  signal TDI : STD_LOGIC;
  signal \Use_E2.BSCAN_I_n_12\ : STD_LOGIC;
  signal \Use_E2.BSCAN_I_n_13\ : STD_LOGIC;
  signal \Use_E2.BSCAN_I_n_8\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 to 15 );
  signal sel_n_reset : STD_LOGIC;
  signal shift_n_reset : STD_LOGIC;
  signal tdo : STD_LOGIC;
begin
  Dbg_ARADDR_0(14) <= \<const0>\;
  Dbg_ARADDR_0(13) <= \<const0>\;
  Dbg_ARADDR_0(12) <= \<const0>\;
  Dbg_ARADDR_0(11) <= \<const0>\;
  Dbg_ARADDR_0(10) <= \<const0>\;
  Dbg_ARADDR_0(9) <= \<const0>\;
  Dbg_ARADDR_0(8) <= \<const0>\;
  Dbg_ARADDR_0(7) <= \<const0>\;
  Dbg_ARADDR_0(6) <= \<const0>\;
  Dbg_ARADDR_0(5) <= \<const0>\;
  Dbg_ARADDR_0(4) <= \<const0>\;
  Dbg_ARADDR_0(3) <= \<const0>\;
  Dbg_ARADDR_0(2) <= \<const0>\;
  Dbg_ARADDR_1(14) <= \<const0>\;
  Dbg_ARADDR_1(13) <= \<const0>\;
  Dbg_ARADDR_1(12) <= \<const0>\;
  Dbg_ARADDR_1(11) <= \<const0>\;
  Dbg_ARADDR_1(10) <= \<const0>\;
  Dbg_ARADDR_1(9) <= \<const0>\;
  Dbg_ARADDR_1(8) <= \<const0>\;
  Dbg_ARADDR_1(7) <= \<const0>\;
  Dbg_ARADDR_1(6) <= \<const0>\;
  Dbg_ARADDR_1(5) <= \<const0>\;
  Dbg_ARADDR_1(4) <= \<const0>\;
  Dbg_ARADDR_1(3) <= \<const0>\;
  Dbg_ARADDR_1(2) <= \<const0>\;
  Dbg_ARADDR_10(14) <= \<const0>\;
  Dbg_ARADDR_10(13) <= \<const0>\;
  Dbg_ARADDR_10(12) <= \<const0>\;
  Dbg_ARADDR_10(11) <= \<const0>\;
  Dbg_ARADDR_10(10) <= \<const0>\;
  Dbg_ARADDR_10(9) <= \<const0>\;
  Dbg_ARADDR_10(8) <= \<const0>\;
  Dbg_ARADDR_10(7) <= \<const0>\;
  Dbg_ARADDR_10(6) <= \<const0>\;
  Dbg_ARADDR_10(5) <= \<const0>\;
  Dbg_ARADDR_10(4) <= \<const0>\;
  Dbg_ARADDR_10(3) <= \<const0>\;
  Dbg_ARADDR_10(2) <= \<const0>\;
  Dbg_ARADDR_11(14) <= \<const0>\;
  Dbg_ARADDR_11(13) <= \<const0>\;
  Dbg_ARADDR_11(12) <= \<const0>\;
  Dbg_ARADDR_11(11) <= \<const0>\;
  Dbg_ARADDR_11(10) <= \<const0>\;
  Dbg_ARADDR_11(9) <= \<const0>\;
  Dbg_ARADDR_11(8) <= \<const0>\;
  Dbg_ARADDR_11(7) <= \<const0>\;
  Dbg_ARADDR_11(6) <= \<const0>\;
  Dbg_ARADDR_11(5) <= \<const0>\;
  Dbg_ARADDR_11(4) <= \<const0>\;
  Dbg_ARADDR_11(3) <= \<const0>\;
  Dbg_ARADDR_11(2) <= \<const0>\;
  Dbg_ARADDR_12(14) <= \<const0>\;
  Dbg_ARADDR_12(13) <= \<const0>\;
  Dbg_ARADDR_12(12) <= \<const0>\;
  Dbg_ARADDR_12(11) <= \<const0>\;
  Dbg_ARADDR_12(10) <= \<const0>\;
  Dbg_ARADDR_12(9) <= \<const0>\;
  Dbg_ARADDR_12(8) <= \<const0>\;
  Dbg_ARADDR_12(7) <= \<const0>\;
  Dbg_ARADDR_12(6) <= \<const0>\;
  Dbg_ARADDR_12(5) <= \<const0>\;
  Dbg_ARADDR_12(4) <= \<const0>\;
  Dbg_ARADDR_12(3) <= \<const0>\;
  Dbg_ARADDR_12(2) <= \<const0>\;
  Dbg_ARADDR_13(14) <= \<const0>\;
  Dbg_ARADDR_13(13) <= \<const0>\;
  Dbg_ARADDR_13(12) <= \<const0>\;
  Dbg_ARADDR_13(11) <= \<const0>\;
  Dbg_ARADDR_13(10) <= \<const0>\;
  Dbg_ARADDR_13(9) <= \<const0>\;
  Dbg_ARADDR_13(8) <= \<const0>\;
  Dbg_ARADDR_13(7) <= \<const0>\;
  Dbg_ARADDR_13(6) <= \<const0>\;
  Dbg_ARADDR_13(5) <= \<const0>\;
  Dbg_ARADDR_13(4) <= \<const0>\;
  Dbg_ARADDR_13(3) <= \<const0>\;
  Dbg_ARADDR_13(2) <= \<const0>\;
  Dbg_ARADDR_14(14) <= \<const0>\;
  Dbg_ARADDR_14(13) <= \<const0>\;
  Dbg_ARADDR_14(12) <= \<const0>\;
  Dbg_ARADDR_14(11) <= \<const0>\;
  Dbg_ARADDR_14(10) <= \<const0>\;
  Dbg_ARADDR_14(9) <= \<const0>\;
  Dbg_ARADDR_14(8) <= \<const0>\;
  Dbg_ARADDR_14(7) <= \<const0>\;
  Dbg_ARADDR_14(6) <= \<const0>\;
  Dbg_ARADDR_14(5) <= \<const0>\;
  Dbg_ARADDR_14(4) <= \<const0>\;
  Dbg_ARADDR_14(3) <= \<const0>\;
  Dbg_ARADDR_14(2) <= \<const0>\;
  Dbg_ARADDR_15(14) <= \<const0>\;
  Dbg_ARADDR_15(13) <= \<const0>\;
  Dbg_ARADDR_15(12) <= \<const0>\;
  Dbg_ARADDR_15(11) <= \<const0>\;
  Dbg_ARADDR_15(10) <= \<const0>\;
  Dbg_ARADDR_15(9) <= \<const0>\;
  Dbg_ARADDR_15(8) <= \<const0>\;
  Dbg_ARADDR_15(7) <= \<const0>\;
  Dbg_ARADDR_15(6) <= \<const0>\;
  Dbg_ARADDR_15(5) <= \<const0>\;
  Dbg_ARADDR_15(4) <= \<const0>\;
  Dbg_ARADDR_15(3) <= \<const0>\;
  Dbg_ARADDR_15(2) <= \<const0>\;
  Dbg_ARADDR_16(14) <= \<const0>\;
  Dbg_ARADDR_16(13) <= \<const0>\;
  Dbg_ARADDR_16(12) <= \<const0>\;
  Dbg_ARADDR_16(11) <= \<const0>\;
  Dbg_ARADDR_16(10) <= \<const0>\;
  Dbg_ARADDR_16(9) <= \<const0>\;
  Dbg_ARADDR_16(8) <= \<const0>\;
  Dbg_ARADDR_16(7) <= \<const0>\;
  Dbg_ARADDR_16(6) <= \<const0>\;
  Dbg_ARADDR_16(5) <= \<const0>\;
  Dbg_ARADDR_16(4) <= \<const0>\;
  Dbg_ARADDR_16(3) <= \<const0>\;
  Dbg_ARADDR_16(2) <= \<const0>\;
  Dbg_ARADDR_17(14) <= \<const0>\;
  Dbg_ARADDR_17(13) <= \<const0>\;
  Dbg_ARADDR_17(12) <= \<const0>\;
  Dbg_ARADDR_17(11) <= \<const0>\;
  Dbg_ARADDR_17(10) <= \<const0>\;
  Dbg_ARADDR_17(9) <= \<const0>\;
  Dbg_ARADDR_17(8) <= \<const0>\;
  Dbg_ARADDR_17(7) <= \<const0>\;
  Dbg_ARADDR_17(6) <= \<const0>\;
  Dbg_ARADDR_17(5) <= \<const0>\;
  Dbg_ARADDR_17(4) <= \<const0>\;
  Dbg_ARADDR_17(3) <= \<const0>\;
  Dbg_ARADDR_17(2) <= \<const0>\;
  Dbg_ARADDR_18(14) <= \<const0>\;
  Dbg_ARADDR_18(13) <= \<const0>\;
  Dbg_ARADDR_18(12) <= \<const0>\;
  Dbg_ARADDR_18(11) <= \<const0>\;
  Dbg_ARADDR_18(10) <= \<const0>\;
  Dbg_ARADDR_18(9) <= \<const0>\;
  Dbg_ARADDR_18(8) <= \<const0>\;
  Dbg_ARADDR_18(7) <= \<const0>\;
  Dbg_ARADDR_18(6) <= \<const0>\;
  Dbg_ARADDR_18(5) <= \<const0>\;
  Dbg_ARADDR_18(4) <= \<const0>\;
  Dbg_ARADDR_18(3) <= \<const0>\;
  Dbg_ARADDR_18(2) <= \<const0>\;
  Dbg_ARADDR_19(14) <= \<const0>\;
  Dbg_ARADDR_19(13) <= \<const0>\;
  Dbg_ARADDR_19(12) <= \<const0>\;
  Dbg_ARADDR_19(11) <= \<const0>\;
  Dbg_ARADDR_19(10) <= \<const0>\;
  Dbg_ARADDR_19(9) <= \<const0>\;
  Dbg_ARADDR_19(8) <= \<const0>\;
  Dbg_ARADDR_19(7) <= \<const0>\;
  Dbg_ARADDR_19(6) <= \<const0>\;
  Dbg_ARADDR_19(5) <= \<const0>\;
  Dbg_ARADDR_19(4) <= \<const0>\;
  Dbg_ARADDR_19(3) <= \<const0>\;
  Dbg_ARADDR_19(2) <= \<const0>\;
  Dbg_ARADDR_2(14) <= \<const0>\;
  Dbg_ARADDR_2(13) <= \<const0>\;
  Dbg_ARADDR_2(12) <= \<const0>\;
  Dbg_ARADDR_2(11) <= \<const0>\;
  Dbg_ARADDR_2(10) <= \<const0>\;
  Dbg_ARADDR_2(9) <= \<const0>\;
  Dbg_ARADDR_2(8) <= \<const0>\;
  Dbg_ARADDR_2(7) <= \<const0>\;
  Dbg_ARADDR_2(6) <= \<const0>\;
  Dbg_ARADDR_2(5) <= \<const0>\;
  Dbg_ARADDR_2(4) <= \<const0>\;
  Dbg_ARADDR_2(3) <= \<const0>\;
  Dbg_ARADDR_2(2) <= \<const0>\;
  Dbg_ARADDR_20(14) <= \<const0>\;
  Dbg_ARADDR_20(13) <= \<const0>\;
  Dbg_ARADDR_20(12) <= \<const0>\;
  Dbg_ARADDR_20(11) <= \<const0>\;
  Dbg_ARADDR_20(10) <= \<const0>\;
  Dbg_ARADDR_20(9) <= \<const0>\;
  Dbg_ARADDR_20(8) <= \<const0>\;
  Dbg_ARADDR_20(7) <= \<const0>\;
  Dbg_ARADDR_20(6) <= \<const0>\;
  Dbg_ARADDR_20(5) <= \<const0>\;
  Dbg_ARADDR_20(4) <= \<const0>\;
  Dbg_ARADDR_20(3) <= \<const0>\;
  Dbg_ARADDR_20(2) <= \<const0>\;
  Dbg_ARADDR_21(14) <= \<const0>\;
  Dbg_ARADDR_21(13) <= \<const0>\;
  Dbg_ARADDR_21(12) <= \<const0>\;
  Dbg_ARADDR_21(11) <= \<const0>\;
  Dbg_ARADDR_21(10) <= \<const0>\;
  Dbg_ARADDR_21(9) <= \<const0>\;
  Dbg_ARADDR_21(8) <= \<const0>\;
  Dbg_ARADDR_21(7) <= \<const0>\;
  Dbg_ARADDR_21(6) <= \<const0>\;
  Dbg_ARADDR_21(5) <= \<const0>\;
  Dbg_ARADDR_21(4) <= \<const0>\;
  Dbg_ARADDR_21(3) <= \<const0>\;
  Dbg_ARADDR_21(2) <= \<const0>\;
  Dbg_ARADDR_22(14) <= \<const0>\;
  Dbg_ARADDR_22(13) <= \<const0>\;
  Dbg_ARADDR_22(12) <= \<const0>\;
  Dbg_ARADDR_22(11) <= \<const0>\;
  Dbg_ARADDR_22(10) <= \<const0>\;
  Dbg_ARADDR_22(9) <= \<const0>\;
  Dbg_ARADDR_22(8) <= \<const0>\;
  Dbg_ARADDR_22(7) <= \<const0>\;
  Dbg_ARADDR_22(6) <= \<const0>\;
  Dbg_ARADDR_22(5) <= \<const0>\;
  Dbg_ARADDR_22(4) <= \<const0>\;
  Dbg_ARADDR_22(3) <= \<const0>\;
  Dbg_ARADDR_22(2) <= \<const0>\;
  Dbg_ARADDR_23(14) <= \<const0>\;
  Dbg_ARADDR_23(13) <= \<const0>\;
  Dbg_ARADDR_23(12) <= \<const0>\;
  Dbg_ARADDR_23(11) <= \<const0>\;
  Dbg_ARADDR_23(10) <= \<const0>\;
  Dbg_ARADDR_23(9) <= \<const0>\;
  Dbg_ARADDR_23(8) <= \<const0>\;
  Dbg_ARADDR_23(7) <= \<const0>\;
  Dbg_ARADDR_23(6) <= \<const0>\;
  Dbg_ARADDR_23(5) <= \<const0>\;
  Dbg_ARADDR_23(4) <= \<const0>\;
  Dbg_ARADDR_23(3) <= \<const0>\;
  Dbg_ARADDR_23(2) <= \<const0>\;
  Dbg_ARADDR_24(14) <= \<const0>\;
  Dbg_ARADDR_24(13) <= \<const0>\;
  Dbg_ARADDR_24(12) <= \<const0>\;
  Dbg_ARADDR_24(11) <= \<const0>\;
  Dbg_ARADDR_24(10) <= \<const0>\;
  Dbg_ARADDR_24(9) <= \<const0>\;
  Dbg_ARADDR_24(8) <= \<const0>\;
  Dbg_ARADDR_24(7) <= \<const0>\;
  Dbg_ARADDR_24(6) <= \<const0>\;
  Dbg_ARADDR_24(5) <= \<const0>\;
  Dbg_ARADDR_24(4) <= \<const0>\;
  Dbg_ARADDR_24(3) <= \<const0>\;
  Dbg_ARADDR_24(2) <= \<const0>\;
  Dbg_ARADDR_25(14) <= \<const0>\;
  Dbg_ARADDR_25(13) <= \<const0>\;
  Dbg_ARADDR_25(12) <= \<const0>\;
  Dbg_ARADDR_25(11) <= \<const0>\;
  Dbg_ARADDR_25(10) <= \<const0>\;
  Dbg_ARADDR_25(9) <= \<const0>\;
  Dbg_ARADDR_25(8) <= \<const0>\;
  Dbg_ARADDR_25(7) <= \<const0>\;
  Dbg_ARADDR_25(6) <= \<const0>\;
  Dbg_ARADDR_25(5) <= \<const0>\;
  Dbg_ARADDR_25(4) <= \<const0>\;
  Dbg_ARADDR_25(3) <= \<const0>\;
  Dbg_ARADDR_25(2) <= \<const0>\;
  Dbg_ARADDR_26(14) <= \<const0>\;
  Dbg_ARADDR_26(13) <= \<const0>\;
  Dbg_ARADDR_26(12) <= \<const0>\;
  Dbg_ARADDR_26(11) <= \<const0>\;
  Dbg_ARADDR_26(10) <= \<const0>\;
  Dbg_ARADDR_26(9) <= \<const0>\;
  Dbg_ARADDR_26(8) <= \<const0>\;
  Dbg_ARADDR_26(7) <= \<const0>\;
  Dbg_ARADDR_26(6) <= \<const0>\;
  Dbg_ARADDR_26(5) <= \<const0>\;
  Dbg_ARADDR_26(4) <= \<const0>\;
  Dbg_ARADDR_26(3) <= \<const0>\;
  Dbg_ARADDR_26(2) <= \<const0>\;
  Dbg_ARADDR_27(14) <= \<const0>\;
  Dbg_ARADDR_27(13) <= \<const0>\;
  Dbg_ARADDR_27(12) <= \<const0>\;
  Dbg_ARADDR_27(11) <= \<const0>\;
  Dbg_ARADDR_27(10) <= \<const0>\;
  Dbg_ARADDR_27(9) <= \<const0>\;
  Dbg_ARADDR_27(8) <= \<const0>\;
  Dbg_ARADDR_27(7) <= \<const0>\;
  Dbg_ARADDR_27(6) <= \<const0>\;
  Dbg_ARADDR_27(5) <= \<const0>\;
  Dbg_ARADDR_27(4) <= \<const0>\;
  Dbg_ARADDR_27(3) <= \<const0>\;
  Dbg_ARADDR_27(2) <= \<const0>\;
  Dbg_ARADDR_28(14) <= \<const0>\;
  Dbg_ARADDR_28(13) <= \<const0>\;
  Dbg_ARADDR_28(12) <= \<const0>\;
  Dbg_ARADDR_28(11) <= \<const0>\;
  Dbg_ARADDR_28(10) <= \<const0>\;
  Dbg_ARADDR_28(9) <= \<const0>\;
  Dbg_ARADDR_28(8) <= \<const0>\;
  Dbg_ARADDR_28(7) <= \<const0>\;
  Dbg_ARADDR_28(6) <= \<const0>\;
  Dbg_ARADDR_28(5) <= \<const0>\;
  Dbg_ARADDR_28(4) <= \<const0>\;
  Dbg_ARADDR_28(3) <= \<const0>\;
  Dbg_ARADDR_28(2) <= \<const0>\;
  Dbg_ARADDR_29(14) <= \<const0>\;
  Dbg_ARADDR_29(13) <= \<const0>\;
  Dbg_ARADDR_29(12) <= \<const0>\;
  Dbg_ARADDR_29(11) <= \<const0>\;
  Dbg_ARADDR_29(10) <= \<const0>\;
  Dbg_ARADDR_29(9) <= \<const0>\;
  Dbg_ARADDR_29(8) <= \<const0>\;
  Dbg_ARADDR_29(7) <= \<const0>\;
  Dbg_ARADDR_29(6) <= \<const0>\;
  Dbg_ARADDR_29(5) <= \<const0>\;
  Dbg_ARADDR_29(4) <= \<const0>\;
  Dbg_ARADDR_29(3) <= \<const0>\;
  Dbg_ARADDR_29(2) <= \<const0>\;
  Dbg_ARADDR_3(14) <= \<const0>\;
  Dbg_ARADDR_3(13) <= \<const0>\;
  Dbg_ARADDR_3(12) <= \<const0>\;
  Dbg_ARADDR_3(11) <= \<const0>\;
  Dbg_ARADDR_3(10) <= \<const0>\;
  Dbg_ARADDR_3(9) <= \<const0>\;
  Dbg_ARADDR_3(8) <= \<const0>\;
  Dbg_ARADDR_3(7) <= \<const0>\;
  Dbg_ARADDR_3(6) <= \<const0>\;
  Dbg_ARADDR_3(5) <= \<const0>\;
  Dbg_ARADDR_3(4) <= \<const0>\;
  Dbg_ARADDR_3(3) <= \<const0>\;
  Dbg_ARADDR_3(2) <= \<const0>\;
  Dbg_ARADDR_30(14) <= \<const0>\;
  Dbg_ARADDR_30(13) <= \<const0>\;
  Dbg_ARADDR_30(12) <= \<const0>\;
  Dbg_ARADDR_30(11) <= \<const0>\;
  Dbg_ARADDR_30(10) <= \<const0>\;
  Dbg_ARADDR_30(9) <= \<const0>\;
  Dbg_ARADDR_30(8) <= \<const0>\;
  Dbg_ARADDR_30(7) <= \<const0>\;
  Dbg_ARADDR_30(6) <= \<const0>\;
  Dbg_ARADDR_30(5) <= \<const0>\;
  Dbg_ARADDR_30(4) <= \<const0>\;
  Dbg_ARADDR_30(3) <= \<const0>\;
  Dbg_ARADDR_30(2) <= \<const0>\;
  Dbg_ARADDR_31(14) <= \<const0>\;
  Dbg_ARADDR_31(13) <= \<const0>\;
  Dbg_ARADDR_31(12) <= \<const0>\;
  Dbg_ARADDR_31(11) <= \<const0>\;
  Dbg_ARADDR_31(10) <= \<const0>\;
  Dbg_ARADDR_31(9) <= \<const0>\;
  Dbg_ARADDR_31(8) <= \<const0>\;
  Dbg_ARADDR_31(7) <= \<const0>\;
  Dbg_ARADDR_31(6) <= \<const0>\;
  Dbg_ARADDR_31(5) <= \<const0>\;
  Dbg_ARADDR_31(4) <= \<const0>\;
  Dbg_ARADDR_31(3) <= \<const0>\;
  Dbg_ARADDR_31(2) <= \<const0>\;
  Dbg_ARADDR_4(14) <= \<const0>\;
  Dbg_ARADDR_4(13) <= \<const0>\;
  Dbg_ARADDR_4(12) <= \<const0>\;
  Dbg_ARADDR_4(11) <= \<const0>\;
  Dbg_ARADDR_4(10) <= \<const0>\;
  Dbg_ARADDR_4(9) <= \<const0>\;
  Dbg_ARADDR_4(8) <= \<const0>\;
  Dbg_ARADDR_4(7) <= \<const0>\;
  Dbg_ARADDR_4(6) <= \<const0>\;
  Dbg_ARADDR_4(5) <= \<const0>\;
  Dbg_ARADDR_4(4) <= \<const0>\;
  Dbg_ARADDR_4(3) <= \<const0>\;
  Dbg_ARADDR_4(2) <= \<const0>\;
  Dbg_ARADDR_5(14) <= \<const0>\;
  Dbg_ARADDR_5(13) <= \<const0>\;
  Dbg_ARADDR_5(12) <= \<const0>\;
  Dbg_ARADDR_5(11) <= \<const0>\;
  Dbg_ARADDR_5(10) <= \<const0>\;
  Dbg_ARADDR_5(9) <= \<const0>\;
  Dbg_ARADDR_5(8) <= \<const0>\;
  Dbg_ARADDR_5(7) <= \<const0>\;
  Dbg_ARADDR_5(6) <= \<const0>\;
  Dbg_ARADDR_5(5) <= \<const0>\;
  Dbg_ARADDR_5(4) <= \<const0>\;
  Dbg_ARADDR_5(3) <= \<const0>\;
  Dbg_ARADDR_5(2) <= \<const0>\;
  Dbg_ARADDR_6(14) <= \<const0>\;
  Dbg_ARADDR_6(13) <= \<const0>\;
  Dbg_ARADDR_6(12) <= \<const0>\;
  Dbg_ARADDR_6(11) <= \<const0>\;
  Dbg_ARADDR_6(10) <= \<const0>\;
  Dbg_ARADDR_6(9) <= \<const0>\;
  Dbg_ARADDR_6(8) <= \<const0>\;
  Dbg_ARADDR_6(7) <= \<const0>\;
  Dbg_ARADDR_6(6) <= \<const0>\;
  Dbg_ARADDR_6(5) <= \<const0>\;
  Dbg_ARADDR_6(4) <= \<const0>\;
  Dbg_ARADDR_6(3) <= \<const0>\;
  Dbg_ARADDR_6(2) <= \<const0>\;
  Dbg_ARADDR_7(14) <= \<const0>\;
  Dbg_ARADDR_7(13) <= \<const0>\;
  Dbg_ARADDR_7(12) <= \<const0>\;
  Dbg_ARADDR_7(11) <= \<const0>\;
  Dbg_ARADDR_7(10) <= \<const0>\;
  Dbg_ARADDR_7(9) <= \<const0>\;
  Dbg_ARADDR_7(8) <= \<const0>\;
  Dbg_ARADDR_7(7) <= \<const0>\;
  Dbg_ARADDR_7(6) <= \<const0>\;
  Dbg_ARADDR_7(5) <= \<const0>\;
  Dbg_ARADDR_7(4) <= \<const0>\;
  Dbg_ARADDR_7(3) <= \<const0>\;
  Dbg_ARADDR_7(2) <= \<const0>\;
  Dbg_ARADDR_8(14) <= \<const0>\;
  Dbg_ARADDR_8(13) <= \<const0>\;
  Dbg_ARADDR_8(12) <= \<const0>\;
  Dbg_ARADDR_8(11) <= \<const0>\;
  Dbg_ARADDR_8(10) <= \<const0>\;
  Dbg_ARADDR_8(9) <= \<const0>\;
  Dbg_ARADDR_8(8) <= \<const0>\;
  Dbg_ARADDR_8(7) <= \<const0>\;
  Dbg_ARADDR_8(6) <= \<const0>\;
  Dbg_ARADDR_8(5) <= \<const0>\;
  Dbg_ARADDR_8(4) <= \<const0>\;
  Dbg_ARADDR_8(3) <= \<const0>\;
  Dbg_ARADDR_8(2) <= \<const0>\;
  Dbg_ARADDR_9(14) <= \<const0>\;
  Dbg_ARADDR_9(13) <= \<const0>\;
  Dbg_ARADDR_9(12) <= \<const0>\;
  Dbg_ARADDR_9(11) <= \<const0>\;
  Dbg_ARADDR_9(10) <= \<const0>\;
  Dbg_ARADDR_9(9) <= \<const0>\;
  Dbg_ARADDR_9(8) <= \<const0>\;
  Dbg_ARADDR_9(7) <= \<const0>\;
  Dbg_ARADDR_9(6) <= \<const0>\;
  Dbg_ARADDR_9(5) <= \<const0>\;
  Dbg_ARADDR_9(4) <= \<const0>\;
  Dbg_ARADDR_9(3) <= \<const0>\;
  Dbg_ARADDR_9(2) <= \<const0>\;
  Dbg_ARVALID_0 <= \<const0>\;
  Dbg_ARVALID_1 <= \<const0>\;
  Dbg_ARVALID_10 <= \<const0>\;
  Dbg_ARVALID_11 <= \<const0>\;
  Dbg_ARVALID_12 <= \<const0>\;
  Dbg_ARVALID_13 <= \<const0>\;
  Dbg_ARVALID_14 <= \<const0>\;
  Dbg_ARVALID_15 <= \<const0>\;
  Dbg_ARVALID_16 <= \<const0>\;
  Dbg_ARVALID_17 <= \<const0>\;
  Dbg_ARVALID_18 <= \<const0>\;
  Dbg_ARVALID_19 <= \<const0>\;
  Dbg_ARVALID_2 <= \<const0>\;
  Dbg_ARVALID_20 <= \<const0>\;
  Dbg_ARVALID_21 <= \<const0>\;
  Dbg_ARVALID_22 <= \<const0>\;
  Dbg_ARVALID_23 <= \<const0>\;
  Dbg_ARVALID_24 <= \<const0>\;
  Dbg_ARVALID_25 <= \<const0>\;
  Dbg_ARVALID_26 <= \<const0>\;
  Dbg_ARVALID_27 <= \<const0>\;
  Dbg_ARVALID_28 <= \<const0>\;
  Dbg_ARVALID_29 <= \<const0>\;
  Dbg_ARVALID_3 <= \<const0>\;
  Dbg_ARVALID_30 <= \<const0>\;
  Dbg_ARVALID_31 <= \<const0>\;
  Dbg_ARVALID_4 <= \<const0>\;
  Dbg_ARVALID_5 <= \<const0>\;
  Dbg_ARVALID_6 <= \<const0>\;
  Dbg_ARVALID_7 <= \<const0>\;
  Dbg_ARVALID_8 <= \<const0>\;
  Dbg_ARVALID_9 <= \<const0>\;
  Dbg_AWADDR_0(14) <= \<const0>\;
  Dbg_AWADDR_0(13) <= \<const0>\;
  Dbg_AWADDR_0(12) <= \<const0>\;
  Dbg_AWADDR_0(11) <= \<const0>\;
  Dbg_AWADDR_0(10) <= \<const0>\;
  Dbg_AWADDR_0(9) <= \<const0>\;
  Dbg_AWADDR_0(8) <= \<const0>\;
  Dbg_AWADDR_0(7) <= \<const0>\;
  Dbg_AWADDR_0(6) <= \<const0>\;
  Dbg_AWADDR_0(5) <= \<const0>\;
  Dbg_AWADDR_0(4) <= \<const0>\;
  Dbg_AWADDR_0(3) <= \<const0>\;
  Dbg_AWADDR_0(2) <= \<const0>\;
  Dbg_AWADDR_1(14) <= \<const0>\;
  Dbg_AWADDR_1(13) <= \<const0>\;
  Dbg_AWADDR_1(12) <= \<const0>\;
  Dbg_AWADDR_1(11) <= \<const0>\;
  Dbg_AWADDR_1(10) <= \<const0>\;
  Dbg_AWADDR_1(9) <= \<const0>\;
  Dbg_AWADDR_1(8) <= \<const0>\;
  Dbg_AWADDR_1(7) <= \<const0>\;
  Dbg_AWADDR_1(6) <= \<const0>\;
  Dbg_AWADDR_1(5) <= \<const0>\;
  Dbg_AWADDR_1(4) <= \<const0>\;
  Dbg_AWADDR_1(3) <= \<const0>\;
  Dbg_AWADDR_1(2) <= \<const0>\;
  Dbg_AWADDR_10(14) <= \<const0>\;
  Dbg_AWADDR_10(13) <= \<const0>\;
  Dbg_AWADDR_10(12) <= \<const0>\;
  Dbg_AWADDR_10(11) <= \<const0>\;
  Dbg_AWADDR_10(10) <= \<const0>\;
  Dbg_AWADDR_10(9) <= \<const0>\;
  Dbg_AWADDR_10(8) <= \<const0>\;
  Dbg_AWADDR_10(7) <= \<const0>\;
  Dbg_AWADDR_10(6) <= \<const0>\;
  Dbg_AWADDR_10(5) <= \<const0>\;
  Dbg_AWADDR_10(4) <= \<const0>\;
  Dbg_AWADDR_10(3) <= \<const0>\;
  Dbg_AWADDR_10(2) <= \<const0>\;
  Dbg_AWADDR_11(14) <= \<const0>\;
  Dbg_AWADDR_11(13) <= \<const0>\;
  Dbg_AWADDR_11(12) <= \<const0>\;
  Dbg_AWADDR_11(11) <= \<const0>\;
  Dbg_AWADDR_11(10) <= \<const0>\;
  Dbg_AWADDR_11(9) <= \<const0>\;
  Dbg_AWADDR_11(8) <= \<const0>\;
  Dbg_AWADDR_11(7) <= \<const0>\;
  Dbg_AWADDR_11(6) <= \<const0>\;
  Dbg_AWADDR_11(5) <= \<const0>\;
  Dbg_AWADDR_11(4) <= \<const0>\;
  Dbg_AWADDR_11(3) <= \<const0>\;
  Dbg_AWADDR_11(2) <= \<const0>\;
  Dbg_AWADDR_12(14) <= \<const0>\;
  Dbg_AWADDR_12(13) <= \<const0>\;
  Dbg_AWADDR_12(12) <= \<const0>\;
  Dbg_AWADDR_12(11) <= \<const0>\;
  Dbg_AWADDR_12(10) <= \<const0>\;
  Dbg_AWADDR_12(9) <= \<const0>\;
  Dbg_AWADDR_12(8) <= \<const0>\;
  Dbg_AWADDR_12(7) <= \<const0>\;
  Dbg_AWADDR_12(6) <= \<const0>\;
  Dbg_AWADDR_12(5) <= \<const0>\;
  Dbg_AWADDR_12(4) <= \<const0>\;
  Dbg_AWADDR_12(3) <= \<const0>\;
  Dbg_AWADDR_12(2) <= \<const0>\;
  Dbg_AWADDR_13(14) <= \<const0>\;
  Dbg_AWADDR_13(13) <= \<const0>\;
  Dbg_AWADDR_13(12) <= \<const0>\;
  Dbg_AWADDR_13(11) <= \<const0>\;
  Dbg_AWADDR_13(10) <= \<const0>\;
  Dbg_AWADDR_13(9) <= \<const0>\;
  Dbg_AWADDR_13(8) <= \<const0>\;
  Dbg_AWADDR_13(7) <= \<const0>\;
  Dbg_AWADDR_13(6) <= \<const0>\;
  Dbg_AWADDR_13(5) <= \<const0>\;
  Dbg_AWADDR_13(4) <= \<const0>\;
  Dbg_AWADDR_13(3) <= \<const0>\;
  Dbg_AWADDR_13(2) <= \<const0>\;
  Dbg_AWADDR_14(14) <= \<const0>\;
  Dbg_AWADDR_14(13) <= \<const0>\;
  Dbg_AWADDR_14(12) <= \<const0>\;
  Dbg_AWADDR_14(11) <= \<const0>\;
  Dbg_AWADDR_14(10) <= \<const0>\;
  Dbg_AWADDR_14(9) <= \<const0>\;
  Dbg_AWADDR_14(8) <= \<const0>\;
  Dbg_AWADDR_14(7) <= \<const0>\;
  Dbg_AWADDR_14(6) <= \<const0>\;
  Dbg_AWADDR_14(5) <= \<const0>\;
  Dbg_AWADDR_14(4) <= \<const0>\;
  Dbg_AWADDR_14(3) <= \<const0>\;
  Dbg_AWADDR_14(2) <= \<const0>\;
  Dbg_AWADDR_15(14) <= \<const0>\;
  Dbg_AWADDR_15(13) <= \<const0>\;
  Dbg_AWADDR_15(12) <= \<const0>\;
  Dbg_AWADDR_15(11) <= \<const0>\;
  Dbg_AWADDR_15(10) <= \<const0>\;
  Dbg_AWADDR_15(9) <= \<const0>\;
  Dbg_AWADDR_15(8) <= \<const0>\;
  Dbg_AWADDR_15(7) <= \<const0>\;
  Dbg_AWADDR_15(6) <= \<const0>\;
  Dbg_AWADDR_15(5) <= \<const0>\;
  Dbg_AWADDR_15(4) <= \<const0>\;
  Dbg_AWADDR_15(3) <= \<const0>\;
  Dbg_AWADDR_15(2) <= \<const0>\;
  Dbg_AWADDR_16(14) <= \<const0>\;
  Dbg_AWADDR_16(13) <= \<const0>\;
  Dbg_AWADDR_16(12) <= \<const0>\;
  Dbg_AWADDR_16(11) <= \<const0>\;
  Dbg_AWADDR_16(10) <= \<const0>\;
  Dbg_AWADDR_16(9) <= \<const0>\;
  Dbg_AWADDR_16(8) <= \<const0>\;
  Dbg_AWADDR_16(7) <= \<const0>\;
  Dbg_AWADDR_16(6) <= \<const0>\;
  Dbg_AWADDR_16(5) <= \<const0>\;
  Dbg_AWADDR_16(4) <= \<const0>\;
  Dbg_AWADDR_16(3) <= \<const0>\;
  Dbg_AWADDR_16(2) <= \<const0>\;
  Dbg_AWADDR_17(14) <= \<const0>\;
  Dbg_AWADDR_17(13) <= \<const0>\;
  Dbg_AWADDR_17(12) <= \<const0>\;
  Dbg_AWADDR_17(11) <= \<const0>\;
  Dbg_AWADDR_17(10) <= \<const0>\;
  Dbg_AWADDR_17(9) <= \<const0>\;
  Dbg_AWADDR_17(8) <= \<const0>\;
  Dbg_AWADDR_17(7) <= \<const0>\;
  Dbg_AWADDR_17(6) <= \<const0>\;
  Dbg_AWADDR_17(5) <= \<const0>\;
  Dbg_AWADDR_17(4) <= \<const0>\;
  Dbg_AWADDR_17(3) <= \<const0>\;
  Dbg_AWADDR_17(2) <= \<const0>\;
  Dbg_AWADDR_18(14) <= \<const0>\;
  Dbg_AWADDR_18(13) <= \<const0>\;
  Dbg_AWADDR_18(12) <= \<const0>\;
  Dbg_AWADDR_18(11) <= \<const0>\;
  Dbg_AWADDR_18(10) <= \<const0>\;
  Dbg_AWADDR_18(9) <= \<const0>\;
  Dbg_AWADDR_18(8) <= \<const0>\;
  Dbg_AWADDR_18(7) <= \<const0>\;
  Dbg_AWADDR_18(6) <= \<const0>\;
  Dbg_AWADDR_18(5) <= \<const0>\;
  Dbg_AWADDR_18(4) <= \<const0>\;
  Dbg_AWADDR_18(3) <= \<const0>\;
  Dbg_AWADDR_18(2) <= \<const0>\;
  Dbg_AWADDR_19(14) <= \<const0>\;
  Dbg_AWADDR_19(13) <= \<const0>\;
  Dbg_AWADDR_19(12) <= \<const0>\;
  Dbg_AWADDR_19(11) <= \<const0>\;
  Dbg_AWADDR_19(10) <= \<const0>\;
  Dbg_AWADDR_19(9) <= \<const0>\;
  Dbg_AWADDR_19(8) <= \<const0>\;
  Dbg_AWADDR_19(7) <= \<const0>\;
  Dbg_AWADDR_19(6) <= \<const0>\;
  Dbg_AWADDR_19(5) <= \<const0>\;
  Dbg_AWADDR_19(4) <= \<const0>\;
  Dbg_AWADDR_19(3) <= \<const0>\;
  Dbg_AWADDR_19(2) <= \<const0>\;
  Dbg_AWADDR_2(14) <= \<const0>\;
  Dbg_AWADDR_2(13) <= \<const0>\;
  Dbg_AWADDR_2(12) <= \<const0>\;
  Dbg_AWADDR_2(11) <= \<const0>\;
  Dbg_AWADDR_2(10) <= \<const0>\;
  Dbg_AWADDR_2(9) <= \<const0>\;
  Dbg_AWADDR_2(8) <= \<const0>\;
  Dbg_AWADDR_2(7) <= \<const0>\;
  Dbg_AWADDR_2(6) <= \<const0>\;
  Dbg_AWADDR_2(5) <= \<const0>\;
  Dbg_AWADDR_2(4) <= \<const0>\;
  Dbg_AWADDR_2(3) <= \<const0>\;
  Dbg_AWADDR_2(2) <= \<const0>\;
  Dbg_AWADDR_20(14) <= \<const0>\;
  Dbg_AWADDR_20(13) <= \<const0>\;
  Dbg_AWADDR_20(12) <= \<const0>\;
  Dbg_AWADDR_20(11) <= \<const0>\;
  Dbg_AWADDR_20(10) <= \<const0>\;
  Dbg_AWADDR_20(9) <= \<const0>\;
  Dbg_AWADDR_20(8) <= \<const0>\;
  Dbg_AWADDR_20(7) <= \<const0>\;
  Dbg_AWADDR_20(6) <= \<const0>\;
  Dbg_AWADDR_20(5) <= \<const0>\;
  Dbg_AWADDR_20(4) <= \<const0>\;
  Dbg_AWADDR_20(3) <= \<const0>\;
  Dbg_AWADDR_20(2) <= \<const0>\;
  Dbg_AWADDR_21(14) <= \<const0>\;
  Dbg_AWADDR_21(13) <= \<const0>\;
  Dbg_AWADDR_21(12) <= \<const0>\;
  Dbg_AWADDR_21(11) <= \<const0>\;
  Dbg_AWADDR_21(10) <= \<const0>\;
  Dbg_AWADDR_21(9) <= \<const0>\;
  Dbg_AWADDR_21(8) <= \<const0>\;
  Dbg_AWADDR_21(7) <= \<const0>\;
  Dbg_AWADDR_21(6) <= \<const0>\;
  Dbg_AWADDR_21(5) <= \<const0>\;
  Dbg_AWADDR_21(4) <= \<const0>\;
  Dbg_AWADDR_21(3) <= \<const0>\;
  Dbg_AWADDR_21(2) <= \<const0>\;
  Dbg_AWADDR_22(14) <= \<const0>\;
  Dbg_AWADDR_22(13) <= \<const0>\;
  Dbg_AWADDR_22(12) <= \<const0>\;
  Dbg_AWADDR_22(11) <= \<const0>\;
  Dbg_AWADDR_22(10) <= \<const0>\;
  Dbg_AWADDR_22(9) <= \<const0>\;
  Dbg_AWADDR_22(8) <= \<const0>\;
  Dbg_AWADDR_22(7) <= \<const0>\;
  Dbg_AWADDR_22(6) <= \<const0>\;
  Dbg_AWADDR_22(5) <= \<const0>\;
  Dbg_AWADDR_22(4) <= \<const0>\;
  Dbg_AWADDR_22(3) <= \<const0>\;
  Dbg_AWADDR_22(2) <= \<const0>\;
  Dbg_AWADDR_23(14) <= \<const0>\;
  Dbg_AWADDR_23(13) <= \<const0>\;
  Dbg_AWADDR_23(12) <= \<const0>\;
  Dbg_AWADDR_23(11) <= \<const0>\;
  Dbg_AWADDR_23(10) <= \<const0>\;
  Dbg_AWADDR_23(9) <= \<const0>\;
  Dbg_AWADDR_23(8) <= \<const0>\;
  Dbg_AWADDR_23(7) <= \<const0>\;
  Dbg_AWADDR_23(6) <= \<const0>\;
  Dbg_AWADDR_23(5) <= \<const0>\;
  Dbg_AWADDR_23(4) <= \<const0>\;
  Dbg_AWADDR_23(3) <= \<const0>\;
  Dbg_AWADDR_23(2) <= \<const0>\;
  Dbg_AWADDR_24(14) <= \<const0>\;
  Dbg_AWADDR_24(13) <= \<const0>\;
  Dbg_AWADDR_24(12) <= \<const0>\;
  Dbg_AWADDR_24(11) <= \<const0>\;
  Dbg_AWADDR_24(10) <= \<const0>\;
  Dbg_AWADDR_24(9) <= \<const0>\;
  Dbg_AWADDR_24(8) <= \<const0>\;
  Dbg_AWADDR_24(7) <= \<const0>\;
  Dbg_AWADDR_24(6) <= \<const0>\;
  Dbg_AWADDR_24(5) <= \<const0>\;
  Dbg_AWADDR_24(4) <= \<const0>\;
  Dbg_AWADDR_24(3) <= \<const0>\;
  Dbg_AWADDR_24(2) <= \<const0>\;
  Dbg_AWADDR_25(14) <= \<const0>\;
  Dbg_AWADDR_25(13) <= \<const0>\;
  Dbg_AWADDR_25(12) <= \<const0>\;
  Dbg_AWADDR_25(11) <= \<const0>\;
  Dbg_AWADDR_25(10) <= \<const0>\;
  Dbg_AWADDR_25(9) <= \<const0>\;
  Dbg_AWADDR_25(8) <= \<const0>\;
  Dbg_AWADDR_25(7) <= \<const0>\;
  Dbg_AWADDR_25(6) <= \<const0>\;
  Dbg_AWADDR_25(5) <= \<const0>\;
  Dbg_AWADDR_25(4) <= \<const0>\;
  Dbg_AWADDR_25(3) <= \<const0>\;
  Dbg_AWADDR_25(2) <= \<const0>\;
  Dbg_AWADDR_26(14) <= \<const0>\;
  Dbg_AWADDR_26(13) <= \<const0>\;
  Dbg_AWADDR_26(12) <= \<const0>\;
  Dbg_AWADDR_26(11) <= \<const0>\;
  Dbg_AWADDR_26(10) <= \<const0>\;
  Dbg_AWADDR_26(9) <= \<const0>\;
  Dbg_AWADDR_26(8) <= \<const0>\;
  Dbg_AWADDR_26(7) <= \<const0>\;
  Dbg_AWADDR_26(6) <= \<const0>\;
  Dbg_AWADDR_26(5) <= \<const0>\;
  Dbg_AWADDR_26(4) <= \<const0>\;
  Dbg_AWADDR_26(3) <= \<const0>\;
  Dbg_AWADDR_26(2) <= \<const0>\;
  Dbg_AWADDR_27(14) <= \<const0>\;
  Dbg_AWADDR_27(13) <= \<const0>\;
  Dbg_AWADDR_27(12) <= \<const0>\;
  Dbg_AWADDR_27(11) <= \<const0>\;
  Dbg_AWADDR_27(10) <= \<const0>\;
  Dbg_AWADDR_27(9) <= \<const0>\;
  Dbg_AWADDR_27(8) <= \<const0>\;
  Dbg_AWADDR_27(7) <= \<const0>\;
  Dbg_AWADDR_27(6) <= \<const0>\;
  Dbg_AWADDR_27(5) <= \<const0>\;
  Dbg_AWADDR_27(4) <= \<const0>\;
  Dbg_AWADDR_27(3) <= \<const0>\;
  Dbg_AWADDR_27(2) <= \<const0>\;
  Dbg_AWADDR_28(14) <= \<const0>\;
  Dbg_AWADDR_28(13) <= \<const0>\;
  Dbg_AWADDR_28(12) <= \<const0>\;
  Dbg_AWADDR_28(11) <= \<const0>\;
  Dbg_AWADDR_28(10) <= \<const0>\;
  Dbg_AWADDR_28(9) <= \<const0>\;
  Dbg_AWADDR_28(8) <= \<const0>\;
  Dbg_AWADDR_28(7) <= \<const0>\;
  Dbg_AWADDR_28(6) <= \<const0>\;
  Dbg_AWADDR_28(5) <= \<const0>\;
  Dbg_AWADDR_28(4) <= \<const0>\;
  Dbg_AWADDR_28(3) <= \<const0>\;
  Dbg_AWADDR_28(2) <= \<const0>\;
  Dbg_AWADDR_29(14) <= \<const0>\;
  Dbg_AWADDR_29(13) <= \<const0>\;
  Dbg_AWADDR_29(12) <= \<const0>\;
  Dbg_AWADDR_29(11) <= \<const0>\;
  Dbg_AWADDR_29(10) <= \<const0>\;
  Dbg_AWADDR_29(9) <= \<const0>\;
  Dbg_AWADDR_29(8) <= \<const0>\;
  Dbg_AWADDR_29(7) <= \<const0>\;
  Dbg_AWADDR_29(6) <= \<const0>\;
  Dbg_AWADDR_29(5) <= \<const0>\;
  Dbg_AWADDR_29(4) <= \<const0>\;
  Dbg_AWADDR_29(3) <= \<const0>\;
  Dbg_AWADDR_29(2) <= \<const0>\;
  Dbg_AWADDR_3(14) <= \<const0>\;
  Dbg_AWADDR_3(13) <= \<const0>\;
  Dbg_AWADDR_3(12) <= \<const0>\;
  Dbg_AWADDR_3(11) <= \<const0>\;
  Dbg_AWADDR_3(10) <= \<const0>\;
  Dbg_AWADDR_3(9) <= \<const0>\;
  Dbg_AWADDR_3(8) <= \<const0>\;
  Dbg_AWADDR_3(7) <= \<const0>\;
  Dbg_AWADDR_3(6) <= \<const0>\;
  Dbg_AWADDR_3(5) <= \<const0>\;
  Dbg_AWADDR_3(4) <= \<const0>\;
  Dbg_AWADDR_3(3) <= \<const0>\;
  Dbg_AWADDR_3(2) <= \<const0>\;
  Dbg_AWADDR_30(14) <= \<const0>\;
  Dbg_AWADDR_30(13) <= \<const0>\;
  Dbg_AWADDR_30(12) <= \<const0>\;
  Dbg_AWADDR_30(11) <= \<const0>\;
  Dbg_AWADDR_30(10) <= \<const0>\;
  Dbg_AWADDR_30(9) <= \<const0>\;
  Dbg_AWADDR_30(8) <= \<const0>\;
  Dbg_AWADDR_30(7) <= \<const0>\;
  Dbg_AWADDR_30(6) <= \<const0>\;
  Dbg_AWADDR_30(5) <= \<const0>\;
  Dbg_AWADDR_30(4) <= \<const0>\;
  Dbg_AWADDR_30(3) <= \<const0>\;
  Dbg_AWADDR_30(2) <= \<const0>\;
  Dbg_AWADDR_31(14) <= \<const0>\;
  Dbg_AWADDR_31(13) <= \<const0>\;
  Dbg_AWADDR_31(12) <= \<const0>\;
  Dbg_AWADDR_31(11) <= \<const0>\;
  Dbg_AWADDR_31(10) <= \<const0>\;
  Dbg_AWADDR_31(9) <= \<const0>\;
  Dbg_AWADDR_31(8) <= \<const0>\;
  Dbg_AWADDR_31(7) <= \<const0>\;
  Dbg_AWADDR_31(6) <= \<const0>\;
  Dbg_AWADDR_31(5) <= \<const0>\;
  Dbg_AWADDR_31(4) <= \<const0>\;
  Dbg_AWADDR_31(3) <= \<const0>\;
  Dbg_AWADDR_31(2) <= \<const0>\;
  Dbg_AWADDR_4(14) <= \<const0>\;
  Dbg_AWADDR_4(13) <= \<const0>\;
  Dbg_AWADDR_4(12) <= \<const0>\;
  Dbg_AWADDR_4(11) <= \<const0>\;
  Dbg_AWADDR_4(10) <= \<const0>\;
  Dbg_AWADDR_4(9) <= \<const0>\;
  Dbg_AWADDR_4(8) <= \<const0>\;
  Dbg_AWADDR_4(7) <= \<const0>\;
  Dbg_AWADDR_4(6) <= \<const0>\;
  Dbg_AWADDR_4(5) <= \<const0>\;
  Dbg_AWADDR_4(4) <= \<const0>\;
  Dbg_AWADDR_4(3) <= \<const0>\;
  Dbg_AWADDR_4(2) <= \<const0>\;
  Dbg_AWADDR_5(14) <= \<const0>\;
  Dbg_AWADDR_5(13) <= \<const0>\;
  Dbg_AWADDR_5(12) <= \<const0>\;
  Dbg_AWADDR_5(11) <= \<const0>\;
  Dbg_AWADDR_5(10) <= \<const0>\;
  Dbg_AWADDR_5(9) <= \<const0>\;
  Dbg_AWADDR_5(8) <= \<const0>\;
  Dbg_AWADDR_5(7) <= \<const0>\;
  Dbg_AWADDR_5(6) <= \<const0>\;
  Dbg_AWADDR_5(5) <= \<const0>\;
  Dbg_AWADDR_5(4) <= \<const0>\;
  Dbg_AWADDR_5(3) <= \<const0>\;
  Dbg_AWADDR_5(2) <= \<const0>\;
  Dbg_AWADDR_6(14) <= \<const0>\;
  Dbg_AWADDR_6(13) <= \<const0>\;
  Dbg_AWADDR_6(12) <= \<const0>\;
  Dbg_AWADDR_6(11) <= \<const0>\;
  Dbg_AWADDR_6(10) <= \<const0>\;
  Dbg_AWADDR_6(9) <= \<const0>\;
  Dbg_AWADDR_6(8) <= \<const0>\;
  Dbg_AWADDR_6(7) <= \<const0>\;
  Dbg_AWADDR_6(6) <= \<const0>\;
  Dbg_AWADDR_6(5) <= \<const0>\;
  Dbg_AWADDR_6(4) <= \<const0>\;
  Dbg_AWADDR_6(3) <= \<const0>\;
  Dbg_AWADDR_6(2) <= \<const0>\;
  Dbg_AWADDR_7(14) <= \<const0>\;
  Dbg_AWADDR_7(13) <= \<const0>\;
  Dbg_AWADDR_7(12) <= \<const0>\;
  Dbg_AWADDR_7(11) <= \<const0>\;
  Dbg_AWADDR_7(10) <= \<const0>\;
  Dbg_AWADDR_7(9) <= \<const0>\;
  Dbg_AWADDR_7(8) <= \<const0>\;
  Dbg_AWADDR_7(7) <= \<const0>\;
  Dbg_AWADDR_7(6) <= \<const0>\;
  Dbg_AWADDR_7(5) <= \<const0>\;
  Dbg_AWADDR_7(4) <= \<const0>\;
  Dbg_AWADDR_7(3) <= \<const0>\;
  Dbg_AWADDR_7(2) <= \<const0>\;
  Dbg_AWADDR_8(14) <= \<const0>\;
  Dbg_AWADDR_8(13) <= \<const0>\;
  Dbg_AWADDR_8(12) <= \<const0>\;
  Dbg_AWADDR_8(11) <= \<const0>\;
  Dbg_AWADDR_8(10) <= \<const0>\;
  Dbg_AWADDR_8(9) <= \<const0>\;
  Dbg_AWADDR_8(8) <= \<const0>\;
  Dbg_AWADDR_8(7) <= \<const0>\;
  Dbg_AWADDR_8(6) <= \<const0>\;
  Dbg_AWADDR_8(5) <= \<const0>\;
  Dbg_AWADDR_8(4) <= \<const0>\;
  Dbg_AWADDR_8(3) <= \<const0>\;
  Dbg_AWADDR_8(2) <= \<const0>\;
  Dbg_AWADDR_9(14) <= \<const0>\;
  Dbg_AWADDR_9(13) <= \<const0>\;
  Dbg_AWADDR_9(12) <= \<const0>\;
  Dbg_AWADDR_9(11) <= \<const0>\;
  Dbg_AWADDR_9(10) <= \<const0>\;
  Dbg_AWADDR_9(9) <= \<const0>\;
  Dbg_AWADDR_9(8) <= \<const0>\;
  Dbg_AWADDR_9(7) <= \<const0>\;
  Dbg_AWADDR_9(6) <= \<const0>\;
  Dbg_AWADDR_9(5) <= \<const0>\;
  Dbg_AWADDR_9(4) <= \<const0>\;
  Dbg_AWADDR_9(3) <= \<const0>\;
  Dbg_AWADDR_9(2) <= \<const0>\;
  Dbg_AWVALID_0 <= \<const0>\;
  Dbg_AWVALID_1 <= \<const0>\;
  Dbg_AWVALID_10 <= \<const0>\;
  Dbg_AWVALID_11 <= \<const0>\;
  Dbg_AWVALID_12 <= \<const0>\;
  Dbg_AWVALID_13 <= \<const0>\;
  Dbg_AWVALID_14 <= \<const0>\;
  Dbg_AWVALID_15 <= \<const0>\;
  Dbg_AWVALID_16 <= \<const0>\;
  Dbg_AWVALID_17 <= \<const0>\;
  Dbg_AWVALID_18 <= \<const0>\;
  Dbg_AWVALID_19 <= \<const0>\;
  Dbg_AWVALID_2 <= \<const0>\;
  Dbg_AWVALID_20 <= \<const0>\;
  Dbg_AWVALID_21 <= \<const0>\;
  Dbg_AWVALID_22 <= \<const0>\;
  Dbg_AWVALID_23 <= \<const0>\;
  Dbg_AWVALID_24 <= \<const0>\;
  Dbg_AWVALID_25 <= \<const0>\;
  Dbg_AWVALID_26 <= \<const0>\;
  Dbg_AWVALID_27 <= \<const0>\;
  Dbg_AWVALID_28 <= \<const0>\;
  Dbg_AWVALID_29 <= \<const0>\;
  Dbg_AWVALID_3 <= \<const0>\;
  Dbg_AWVALID_30 <= \<const0>\;
  Dbg_AWVALID_31 <= \<const0>\;
  Dbg_AWVALID_4 <= \<const0>\;
  Dbg_AWVALID_5 <= \<const0>\;
  Dbg_AWVALID_6 <= \<const0>\;
  Dbg_AWVALID_7 <= \<const0>\;
  Dbg_AWVALID_8 <= \<const0>\;
  Dbg_AWVALID_9 <= \<const0>\;
  Dbg_BREADY_0 <= \<const0>\;
  Dbg_BREADY_1 <= \<const0>\;
  Dbg_BREADY_10 <= \<const0>\;
  Dbg_BREADY_11 <= \<const0>\;
  Dbg_BREADY_12 <= \<const0>\;
  Dbg_BREADY_13 <= \<const0>\;
  Dbg_BREADY_14 <= \<const0>\;
  Dbg_BREADY_15 <= \<const0>\;
  Dbg_BREADY_16 <= \<const0>\;
  Dbg_BREADY_17 <= \<const0>\;
  Dbg_BREADY_18 <= \<const0>\;
  Dbg_BREADY_19 <= \<const0>\;
  Dbg_BREADY_2 <= \<const0>\;
  Dbg_BREADY_20 <= \<const0>\;
  Dbg_BREADY_21 <= \<const0>\;
  Dbg_BREADY_22 <= \<const0>\;
  Dbg_BREADY_23 <= \<const0>\;
  Dbg_BREADY_24 <= \<const0>\;
  Dbg_BREADY_25 <= \<const0>\;
  Dbg_BREADY_26 <= \<const0>\;
  Dbg_BREADY_27 <= \<const0>\;
  Dbg_BREADY_28 <= \<const0>\;
  Dbg_BREADY_29 <= \<const0>\;
  Dbg_BREADY_3 <= \<const0>\;
  Dbg_BREADY_30 <= \<const0>\;
  Dbg_BREADY_31 <= \<const0>\;
  Dbg_BREADY_4 <= \<const0>\;
  Dbg_BREADY_5 <= \<const0>\;
  Dbg_BREADY_6 <= \<const0>\;
  Dbg_BREADY_7 <= \<const0>\;
  Dbg_BREADY_8 <= \<const0>\;
  Dbg_BREADY_9 <= \<const0>\;
  Dbg_Capture_0 <= \^ext_jtag_capture\;
  Dbg_Capture_1 <= \^ext_jtag_capture\;
  Dbg_Capture_10 <= \^ext_jtag_capture\;
  Dbg_Capture_11 <= \^ext_jtag_capture\;
  Dbg_Capture_12 <= \^ext_jtag_capture\;
  Dbg_Capture_13 <= \^ext_jtag_capture\;
  Dbg_Capture_14 <= \^ext_jtag_capture\;
  Dbg_Capture_15 <= \^ext_jtag_capture\;
  Dbg_Capture_16 <= \^ext_jtag_capture\;
  Dbg_Capture_17 <= \^ext_jtag_capture\;
  Dbg_Capture_18 <= \^ext_jtag_capture\;
  Dbg_Capture_19 <= \^ext_jtag_capture\;
  Dbg_Capture_2 <= \^ext_jtag_capture\;
  Dbg_Capture_20 <= \^ext_jtag_capture\;
  Dbg_Capture_21 <= \^ext_jtag_capture\;
  Dbg_Capture_22 <= \^ext_jtag_capture\;
  Dbg_Capture_23 <= \^ext_jtag_capture\;
  Dbg_Capture_24 <= \^ext_jtag_capture\;
  Dbg_Capture_25 <= \^ext_jtag_capture\;
  Dbg_Capture_26 <= \^ext_jtag_capture\;
  Dbg_Capture_27 <= \^ext_jtag_capture\;
  Dbg_Capture_28 <= \^ext_jtag_capture\;
  Dbg_Capture_29 <= \^ext_jtag_capture\;
  Dbg_Capture_3 <= \^ext_jtag_capture\;
  Dbg_Capture_30 <= \^ext_jtag_capture\;
  Dbg_Capture_31 <= \^ext_jtag_capture\;
  Dbg_Capture_4 <= \^ext_jtag_capture\;
  Dbg_Capture_5 <= \^ext_jtag_capture\;
  Dbg_Capture_6 <= \^ext_jtag_capture\;
  Dbg_Capture_7 <= \^ext_jtag_capture\;
  Dbg_Capture_8 <= \^ext_jtag_capture\;
  Dbg_Capture_9 <= \^ext_jtag_capture\;
  Dbg_Clk_0 <= \^ext_jtag_drck\;
  Dbg_Clk_1 <= \^ext_jtag_drck\;
  Dbg_Clk_10 <= \^ext_jtag_drck\;
  Dbg_Clk_11 <= \^ext_jtag_drck\;
  Dbg_Clk_12 <= \^ext_jtag_drck\;
  Dbg_Clk_13 <= \^ext_jtag_drck\;
  Dbg_Clk_14 <= \^ext_jtag_drck\;
  Dbg_Clk_15 <= \^ext_jtag_drck\;
  Dbg_Clk_16 <= \^ext_jtag_drck\;
  Dbg_Clk_17 <= \^ext_jtag_drck\;
  Dbg_Clk_18 <= \^ext_jtag_drck\;
  Dbg_Clk_19 <= \^ext_jtag_drck\;
  Dbg_Clk_2 <= \^ext_jtag_drck\;
  Dbg_Clk_20 <= \^ext_jtag_drck\;
  Dbg_Clk_21 <= \^ext_jtag_drck\;
  Dbg_Clk_22 <= \^ext_jtag_drck\;
  Dbg_Clk_23 <= \^ext_jtag_drck\;
  Dbg_Clk_24 <= \^ext_jtag_drck\;
  Dbg_Clk_25 <= \^ext_jtag_drck\;
  Dbg_Clk_26 <= \^ext_jtag_drck\;
  Dbg_Clk_27 <= \^ext_jtag_drck\;
  Dbg_Clk_28 <= \^ext_jtag_drck\;
  Dbg_Clk_29 <= \^ext_jtag_drck\;
  Dbg_Clk_3 <= \^ext_jtag_drck\;
  Dbg_Clk_30 <= \^ext_jtag_drck\;
  Dbg_Clk_31 <= \^ext_jtag_drck\;
  Dbg_Clk_4 <= \^ext_jtag_drck\;
  Dbg_Clk_5 <= \^ext_jtag_drck\;
  Dbg_Clk_6 <= \^ext_jtag_drck\;
  Dbg_Clk_7 <= \^ext_jtag_drck\;
  Dbg_Clk_8 <= \^ext_jtag_drck\;
  Dbg_Clk_9 <= \^ext_jtag_drck\;
  Dbg_Disable_1 <= \<const1>\;
  Dbg_Disable_10 <= \<const1>\;
  Dbg_Disable_11 <= \<const1>\;
  Dbg_Disable_12 <= \<const1>\;
  Dbg_Disable_13 <= \<const1>\;
  Dbg_Disable_14 <= \<const1>\;
  Dbg_Disable_15 <= \<const1>\;
  Dbg_Disable_16 <= \<const1>\;
  Dbg_Disable_17 <= \<const1>\;
  Dbg_Disable_18 <= \<const1>\;
  Dbg_Disable_19 <= \<const1>\;
  Dbg_Disable_2 <= \<const1>\;
  Dbg_Disable_20 <= \<const1>\;
  Dbg_Disable_21 <= \<const1>\;
  Dbg_Disable_22 <= \<const1>\;
  Dbg_Disable_23 <= \<const1>\;
  Dbg_Disable_24 <= \<const1>\;
  Dbg_Disable_25 <= \<const1>\;
  Dbg_Disable_26 <= \<const1>\;
  Dbg_Disable_27 <= \<const1>\;
  Dbg_Disable_28 <= \<const1>\;
  Dbg_Disable_29 <= \<const1>\;
  Dbg_Disable_3 <= \<const1>\;
  Dbg_Disable_30 <= \<const1>\;
  Dbg_Disable_31 <= \<const1>\;
  Dbg_Disable_4 <= \<const1>\;
  Dbg_Disable_5 <= \<const1>\;
  Dbg_Disable_6 <= \<const1>\;
  Dbg_Disable_7 <= \<const1>\;
  Dbg_Disable_8 <= \<const1>\;
  Dbg_Disable_9 <= \<const1>\;
  Dbg_RREADY_0 <= \<const0>\;
  Dbg_RREADY_1 <= \<const0>\;
  Dbg_RREADY_10 <= \<const0>\;
  Dbg_RREADY_11 <= \<const0>\;
  Dbg_RREADY_12 <= \<const0>\;
  Dbg_RREADY_13 <= \<const0>\;
  Dbg_RREADY_14 <= \<const0>\;
  Dbg_RREADY_15 <= \<const0>\;
  Dbg_RREADY_16 <= \<const0>\;
  Dbg_RREADY_17 <= \<const0>\;
  Dbg_RREADY_18 <= \<const0>\;
  Dbg_RREADY_19 <= \<const0>\;
  Dbg_RREADY_2 <= \<const0>\;
  Dbg_RREADY_20 <= \<const0>\;
  Dbg_RREADY_21 <= \<const0>\;
  Dbg_RREADY_22 <= \<const0>\;
  Dbg_RREADY_23 <= \<const0>\;
  Dbg_RREADY_24 <= \<const0>\;
  Dbg_RREADY_25 <= \<const0>\;
  Dbg_RREADY_26 <= \<const0>\;
  Dbg_RREADY_27 <= \<const0>\;
  Dbg_RREADY_28 <= \<const0>\;
  Dbg_RREADY_29 <= \<const0>\;
  Dbg_RREADY_3 <= \<const0>\;
  Dbg_RREADY_30 <= \<const0>\;
  Dbg_RREADY_31 <= \<const0>\;
  Dbg_RREADY_4 <= \<const0>\;
  Dbg_RREADY_5 <= \<const0>\;
  Dbg_RREADY_6 <= \<const0>\;
  Dbg_RREADY_7 <= \<const0>\;
  Dbg_RREADY_8 <= \<const0>\;
  Dbg_RREADY_9 <= \<const0>\;
  Dbg_Reg_En_1(0) <= \<const0>\;
  Dbg_Reg_En_1(1) <= \<const0>\;
  Dbg_Reg_En_1(2) <= \<const0>\;
  Dbg_Reg_En_1(3) <= \<const0>\;
  Dbg_Reg_En_1(4) <= \<const0>\;
  Dbg_Reg_En_1(5) <= \<const0>\;
  Dbg_Reg_En_1(6) <= \<const0>\;
  Dbg_Reg_En_1(7) <= \<const0>\;
  Dbg_Reg_En_10(0) <= \<const0>\;
  Dbg_Reg_En_10(1) <= \<const0>\;
  Dbg_Reg_En_10(2) <= \<const0>\;
  Dbg_Reg_En_10(3) <= \<const0>\;
  Dbg_Reg_En_10(4) <= \<const0>\;
  Dbg_Reg_En_10(5) <= \<const0>\;
  Dbg_Reg_En_10(6) <= \<const0>\;
  Dbg_Reg_En_10(7) <= \<const0>\;
  Dbg_Reg_En_11(0) <= \<const0>\;
  Dbg_Reg_En_11(1) <= \<const0>\;
  Dbg_Reg_En_11(2) <= \<const0>\;
  Dbg_Reg_En_11(3) <= \<const0>\;
  Dbg_Reg_En_11(4) <= \<const0>\;
  Dbg_Reg_En_11(5) <= \<const0>\;
  Dbg_Reg_En_11(6) <= \<const0>\;
  Dbg_Reg_En_11(7) <= \<const0>\;
  Dbg_Reg_En_12(0) <= \<const0>\;
  Dbg_Reg_En_12(1) <= \<const0>\;
  Dbg_Reg_En_12(2) <= \<const0>\;
  Dbg_Reg_En_12(3) <= \<const0>\;
  Dbg_Reg_En_12(4) <= \<const0>\;
  Dbg_Reg_En_12(5) <= \<const0>\;
  Dbg_Reg_En_12(6) <= \<const0>\;
  Dbg_Reg_En_12(7) <= \<const0>\;
  Dbg_Reg_En_13(0) <= \<const0>\;
  Dbg_Reg_En_13(1) <= \<const0>\;
  Dbg_Reg_En_13(2) <= \<const0>\;
  Dbg_Reg_En_13(3) <= \<const0>\;
  Dbg_Reg_En_13(4) <= \<const0>\;
  Dbg_Reg_En_13(5) <= \<const0>\;
  Dbg_Reg_En_13(6) <= \<const0>\;
  Dbg_Reg_En_13(7) <= \<const0>\;
  Dbg_Reg_En_14(0) <= \<const0>\;
  Dbg_Reg_En_14(1) <= \<const0>\;
  Dbg_Reg_En_14(2) <= \<const0>\;
  Dbg_Reg_En_14(3) <= \<const0>\;
  Dbg_Reg_En_14(4) <= \<const0>\;
  Dbg_Reg_En_14(5) <= \<const0>\;
  Dbg_Reg_En_14(6) <= \<const0>\;
  Dbg_Reg_En_14(7) <= \<const0>\;
  Dbg_Reg_En_15(0) <= \<const0>\;
  Dbg_Reg_En_15(1) <= \<const0>\;
  Dbg_Reg_En_15(2) <= \<const0>\;
  Dbg_Reg_En_15(3) <= \<const0>\;
  Dbg_Reg_En_15(4) <= \<const0>\;
  Dbg_Reg_En_15(5) <= \<const0>\;
  Dbg_Reg_En_15(6) <= \<const0>\;
  Dbg_Reg_En_15(7) <= \<const0>\;
  Dbg_Reg_En_16(0) <= \<const0>\;
  Dbg_Reg_En_16(1) <= \<const0>\;
  Dbg_Reg_En_16(2) <= \<const0>\;
  Dbg_Reg_En_16(3) <= \<const0>\;
  Dbg_Reg_En_16(4) <= \<const0>\;
  Dbg_Reg_En_16(5) <= \<const0>\;
  Dbg_Reg_En_16(6) <= \<const0>\;
  Dbg_Reg_En_16(7) <= \<const0>\;
  Dbg_Reg_En_17(0) <= \<const0>\;
  Dbg_Reg_En_17(1) <= \<const0>\;
  Dbg_Reg_En_17(2) <= \<const0>\;
  Dbg_Reg_En_17(3) <= \<const0>\;
  Dbg_Reg_En_17(4) <= \<const0>\;
  Dbg_Reg_En_17(5) <= \<const0>\;
  Dbg_Reg_En_17(6) <= \<const0>\;
  Dbg_Reg_En_17(7) <= \<const0>\;
  Dbg_Reg_En_18(0) <= \<const0>\;
  Dbg_Reg_En_18(1) <= \<const0>\;
  Dbg_Reg_En_18(2) <= \<const0>\;
  Dbg_Reg_En_18(3) <= \<const0>\;
  Dbg_Reg_En_18(4) <= \<const0>\;
  Dbg_Reg_En_18(5) <= \<const0>\;
  Dbg_Reg_En_18(6) <= \<const0>\;
  Dbg_Reg_En_18(7) <= \<const0>\;
  Dbg_Reg_En_19(0) <= \<const0>\;
  Dbg_Reg_En_19(1) <= \<const0>\;
  Dbg_Reg_En_19(2) <= \<const0>\;
  Dbg_Reg_En_19(3) <= \<const0>\;
  Dbg_Reg_En_19(4) <= \<const0>\;
  Dbg_Reg_En_19(5) <= \<const0>\;
  Dbg_Reg_En_19(6) <= \<const0>\;
  Dbg_Reg_En_19(7) <= \<const0>\;
  Dbg_Reg_En_2(0) <= \<const0>\;
  Dbg_Reg_En_2(1) <= \<const0>\;
  Dbg_Reg_En_2(2) <= \<const0>\;
  Dbg_Reg_En_2(3) <= \<const0>\;
  Dbg_Reg_En_2(4) <= \<const0>\;
  Dbg_Reg_En_2(5) <= \<const0>\;
  Dbg_Reg_En_2(6) <= \<const0>\;
  Dbg_Reg_En_2(7) <= \<const0>\;
  Dbg_Reg_En_20(0) <= \<const0>\;
  Dbg_Reg_En_20(1) <= \<const0>\;
  Dbg_Reg_En_20(2) <= \<const0>\;
  Dbg_Reg_En_20(3) <= \<const0>\;
  Dbg_Reg_En_20(4) <= \<const0>\;
  Dbg_Reg_En_20(5) <= \<const0>\;
  Dbg_Reg_En_20(6) <= \<const0>\;
  Dbg_Reg_En_20(7) <= \<const0>\;
  Dbg_Reg_En_21(0) <= \<const0>\;
  Dbg_Reg_En_21(1) <= \<const0>\;
  Dbg_Reg_En_21(2) <= \<const0>\;
  Dbg_Reg_En_21(3) <= \<const0>\;
  Dbg_Reg_En_21(4) <= \<const0>\;
  Dbg_Reg_En_21(5) <= \<const0>\;
  Dbg_Reg_En_21(6) <= \<const0>\;
  Dbg_Reg_En_21(7) <= \<const0>\;
  Dbg_Reg_En_22(0) <= \<const0>\;
  Dbg_Reg_En_22(1) <= \<const0>\;
  Dbg_Reg_En_22(2) <= \<const0>\;
  Dbg_Reg_En_22(3) <= \<const0>\;
  Dbg_Reg_En_22(4) <= \<const0>\;
  Dbg_Reg_En_22(5) <= \<const0>\;
  Dbg_Reg_En_22(6) <= \<const0>\;
  Dbg_Reg_En_22(7) <= \<const0>\;
  Dbg_Reg_En_23(0) <= \<const0>\;
  Dbg_Reg_En_23(1) <= \<const0>\;
  Dbg_Reg_En_23(2) <= \<const0>\;
  Dbg_Reg_En_23(3) <= \<const0>\;
  Dbg_Reg_En_23(4) <= \<const0>\;
  Dbg_Reg_En_23(5) <= \<const0>\;
  Dbg_Reg_En_23(6) <= \<const0>\;
  Dbg_Reg_En_23(7) <= \<const0>\;
  Dbg_Reg_En_24(0) <= \<const0>\;
  Dbg_Reg_En_24(1) <= \<const0>\;
  Dbg_Reg_En_24(2) <= \<const0>\;
  Dbg_Reg_En_24(3) <= \<const0>\;
  Dbg_Reg_En_24(4) <= \<const0>\;
  Dbg_Reg_En_24(5) <= \<const0>\;
  Dbg_Reg_En_24(6) <= \<const0>\;
  Dbg_Reg_En_24(7) <= \<const0>\;
  Dbg_Reg_En_25(0) <= \<const0>\;
  Dbg_Reg_En_25(1) <= \<const0>\;
  Dbg_Reg_En_25(2) <= \<const0>\;
  Dbg_Reg_En_25(3) <= \<const0>\;
  Dbg_Reg_En_25(4) <= \<const0>\;
  Dbg_Reg_En_25(5) <= \<const0>\;
  Dbg_Reg_En_25(6) <= \<const0>\;
  Dbg_Reg_En_25(7) <= \<const0>\;
  Dbg_Reg_En_26(0) <= \<const0>\;
  Dbg_Reg_En_26(1) <= \<const0>\;
  Dbg_Reg_En_26(2) <= \<const0>\;
  Dbg_Reg_En_26(3) <= \<const0>\;
  Dbg_Reg_En_26(4) <= \<const0>\;
  Dbg_Reg_En_26(5) <= \<const0>\;
  Dbg_Reg_En_26(6) <= \<const0>\;
  Dbg_Reg_En_26(7) <= \<const0>\;
  Dbg_Reg_En_27(0) <= \<const0>\;
  Dbg_Reg_En_27(1) <= \<const0>\;
  Dbg_Reg_En_27(2) <= \<const0>\;
  Dbg_Reg_En_27(3) <= \<const0>\;
  Dbg_Reg_En_27(4) <= \<const0>\;
  Dbg_Reg_En_27(5) <= \<const0>\;
  Dbg_Reg_En_27(6) <= \<const0>\;
  Dbg_Reg_En_27(7) <= \<const0>\;
  Dbg_Reg_En_28(0) <= \<const0>\;
  Dbg_Reg_En_28(1) <= \<const0>\;
  Dbg_Reg_En_28(2) <= \<const0>\;
  Dbg_Reg_En_28(3) <= \<const0>\;
  Dbg_Reg_En_28(4) <= \<const0>\;
  Dbg_Reg_En_28(5) <= \<const0>\;
  Dbg_Reg_En_28(6) <= \<const0>\;
  Dbg_Reg_En_28(7) <= \<const0>\;
  Dbg_Reg_En_29(0) <= \<const0>\;
  Dbg_Reg_En_29(1) <= \<const0>\;
  Dbg_Reg_En_29(2) <= \<const0>\;
  Dbg_Reg_En_29(3) <= \<const0>\;
  Dbg_Reg_En_29(4) <= \<const0>\;
  Dbg_Reg_En_29(5) <= \<const0>\;
  Dbg_Reg_En_29(6) <= \<const0>\;
  Dbg_Reg_En_29(7) <= \<const0>\;
  Dbg_Reg_En_3(0) <= \<const0>\;
  Dbg_Reg_En_3(1) <= \<const0>\;
  Dbg_Reg_En_3(2) <= \<const0>\;
  Dbg_Reg_En_3(3) <= \<const0>\;
  Dbg_Reg_En_3(4) <= \<const0>\;
  Dbg_Reg_En_3(5) <= \<const0>\;
  Dbg_Reg_En_3(6) <= \<const0>\;
  Dbg_Reg_En_3(7) <= \<const0>\;
  Dbg_Reg_En_30(0) <= \<const0>\;
  Dbg_Reg_En_30(1) <= \<const0>\;
  Dbg_Reg_En_30(2) <= \<const0>\;
  Dbg_Reg_En_30(3) <= \<const0>\;
  Dbg_Reg_En_30(4) <= \<const0>\;
  Dbg_Reg_En_30(5) <= \<const0>\;
  Dbg_Reg_En_30(6) <= \<const0>\;
  Dbg_Reg_En_30(7) <= \<const0>\;
  Dbg_Reg_En_31(0) <= \<const0>\;
  Dbg_Reg_En_31(1) <= \<const0>\;
  Dbg_Reg_En_31(2) <= \<const0>\;
  Dbg_Reg_En_31(3) <= \<const0>\;
  Dbg_Reg_En_31(4) <= \<const0>\;
  Dbg_Reg_En_31(5) <= \<const0>\;
  Dbg_Reg_En_31(6) <= \<const0>\;
  Dbg_Reg_En_31(7) <= \<const0>\;
  Dbg_Reg_En_4(0) <= \<const0>\;
  Dbg_Reg_En_4(1) <= \<const0>\;
  Dbg_Reg_En_4(2) <= \<const0>\;
  Dbg_Reg_En_4(3) <= \<const0>\;
  Dbg_Reg_En_4(4) <= \<const0>\;
  Dbg_Reg_En_4(5) <= \<const0>\;
  Dbg_Reg_En_4(6) <= \<const0>\;
  Dbg_Reg_En_4(7) <= \<const0>\;
  Dbg_Reg_En_5(0) <= \<const0>\;
  Dbg_Reg_En_5(1) <= \<const0>\;
  Dbg_Reg_En_5(2) <= \<const0>\;
  Dbg_Reg_En_5(3) <= \<const0>\;
  Dbg_Reg_En_5(4) <= \<const0>\;
  Dbg_Reg_En_5(5) <= \<const0>\;
  Dbg_Reg_En_5(6) <= \<const0>\;
  Dbg_Reg_En_5(7) <= \<const0>\;
  Dbg_Reg_En_6(0) <= \<const0>\;
  Dbg_Reg_En_6(1) <= \<const0>\;
  Dbg_Reg_En_6(2) <= \<const0>\;
  Dbg_Reg_En_6(3) <= \<const0>\;
  Dbg_Reg_En_6(4) <= \<const0>\;
  Dbg_Reg_En_6(5) <= \<const0>\;
  Dbg_Reg_En_6(6) <= \<const0>\;
  Dbg_Reg_En_6(7) <= \<const0>\;
  Dbg_Reg_En_7(0) <= \<const0>\;
  Dbg_Reg_En_7(1) <= \<const0>\;
  Dbg_Reg_En_7(2) <= \<const0>\;
  Dbg_Reg_En_7(3) <= \<const0>\;
  Dbg_Reg_En_7(4) <= \<const0>\;
  Dbg_Reg_En_7(5) <= \<const0>\;
  Dbg_Reg_En_7(6) <= \<const0>\;
  Dbg_Reg_En_7(7) <= \<const0>\;
  Dbg_Reg_En_8(0) <= \<const0>\;
  Dbg_Reg_En_8(1) <= \<const0>\;
  Dbg_Reg_En_8(2) <= \<const0>\;
  Dbg_Reg_En_8(3) <= \<const0>\;
  Dbg_Reg_En_8(4) <= \<const0>\;
  Dbg_Reg_En_8(5) <= \<const0>\;
  Dbg_Reg_En_8(6) <= \<const0>\;
  Dbg_Reg_En_8(7) <= \<const0>\;
  Dbg_Reg_En_9(0) <= \<const0>\;
  Dbg_Reg_En_9(1) <= \<const0>\;
  Dbg_Reg_En_9(2) <= \<const0>\;
  Dbg_Reg_En_9(3) <= \<const0>\;
  Dbg_Reg_En_9(4) <= \<const0>\;
  Dbg_Reg_En_9(5) <= \<const0>\;
  Dbg_Reg_En_9(6) <= \<const0>\;
  Dbg_Reg_En_9(7) <= \<const0>\;
  Dbg_Rst_1 <= \<const0>\;
  Dbg_Rst_10 <= \<const0>\;
  Dbg_Rst_11 <= \<const0>\;
  Dbg_Rst_12 <= \<const0>\;
  Dbg_Rst_13 <= \<const0>\;
  Dbg_Rst_14 <= \<const0>\;
  Dbg_Rst_15 <= \<const0>\;
  Dbg_Rst_16 <= \<const0>\;
  Dbg_Rst_17 <= \<const0>\;
  Dbg_Rst_18 <= \<const0>\;
  Dbg_Rst_19 <= \<const0>\;
  Dbg_Rst_2 <= \<const0>\;
  Dbg_Rst_20 <= \<const0>\;
  Dbg_Rst_21 <= \<const0>\;
  Dbg_Rst_22 <= \<const0>\;
  Dbg_Rst_23 <= \<const0>\;
  Dbg_Rst_24 <= \<const0>\;
  Dbg_Rst_25 <= \<const0>\;
  Dbg_Rst_26 <= \<const0>\;
  Dbg_Rst_27 <= \<const0>\;
  Dbg_Rst_28 <= \<const0>\;
  Dbg_Rst_29 <= \<const0>\;
  Dbg_Rst_3 <= \<const0>\;
  Dbg_Rst_30 <= \<const0>\;
  Dbg_Rst_31 <= \<const0>\;
  Dbg_Rst_4 <= \<const0>\;
  Dbg_Rst_5 <= \<const0>\;
  Dbg_Rst_6 <= \<const0>\;
  Dbg_Rst_7 <= \<const0>\;
  Dbg_Rst_8 <= \<const0>\;
  Dbg_Rst_9 <= \<const0>\;
  Dbg_Shift_0 <= \^dbg_shift_0\;
  Dbg_Shift_1 <= \^dbg_shift_0\;
  Dbg_Shift_10 <= \^dbg_shift_0\;
  Dbg_Shift_11 <= \^dbg_shift_0\;
  Dbg_Shift_12 <= \^dbg_shift_0\;
  Dbg_Shift_13 <= \^dbg_shift_0\;
  Dbg_Shift_14 <= \^dbg_shift_0\;
  Dbg_Shift_15 <= \^dbg_shift_0\;
  Dbg_Shift_16 <= \^dbg_shift_0\;
  Dbg_Shift_17 <= \^dbg_shift_0\;
  Dbg_Shift_18 <= \^dbg_shift_0\;
  Dbg_Shift_19 <= \^dbg_shift_0\;
  Dbg_Shift_2 <= \^dbg_shift_0\;
  Dbg_Shift_20 <= \^dbg_shift_0\;
  Dbg_Shift_21 <= \^dbg_shift_0\;
  Dbg_Shift_22 <= \^dbg_shift_0\;
  Dbg_Shift_23 <= \^dbg_shift_0\;
  Dbg_Shift_24 <= \^dbg_shift_0\;
  Dbg_Shift_25 <= \^dbg_shift_0\;
  Dbg_Shift_26 <= \^dbg_shift_0\;
  Dbg_Shift_27 <= \^dbg_shift_0\;
  Dbg_Shift_28 <= \^dbg_shift_0\;
  Dbg_Shift_29 <= \^dbg_shift_0\;
  Dbg_Shift_3 <= \^dbg_shift_0\;
  Dbg_Shift_30 <= \^dbg_shift_0\;
  Dbg_Shift_31 <= \^dbg_shift_0\;
  Dbg_Shift_4 <= \^dbg_shift_0\;
  Dbg_Shift_5 <= \^dbg_shift_0\;
  Dbg_Shift_6 <= \^dbg_shift_0\;
  Dbg_Shift_7 <= \^dbg_shift_0\;
  Dbg_Shift_8 <= \^dbg_shift_0\;
  Dbg_Shift_9 <= \^dbg_shift_0\;
  Dbg_TDI_0 <= \^ext_jtag_tdi\;
  Dbg_TDI_1 <= \^ext_jtag_tdi\;
  Dbg_TDI_10 <= \^ext_jtag_tdi\;
  Dbg_TDI_11 <= \^ext_jtag_tdi\;
  Dbg_TDI_12 <= \^ext_jtag_tdi\;
  Dbg_TDI_13 <= \^ext_jtag_tdi\;
  Dbg_TDI_14 <= \^ext_jtag_tdi\;
  Dbg_TDI_15 <= \^ext_jtag_tdi\;
  Dbg_TDI_16 <= \^ext_jtag_tdi\;
  Dbg_TDI_17 <= \^ext_jtag_tdi\;
  Dbg_TDI_18 <= \^ext_jtag_tdi\;
  Dbg_TDI_19 <= \^ext_jtag_tdi\;
  Dbg_TDI_2 <= \^ext_jtag_tdi\;
  Dbg_TDI_20 <= \^ext_jtag_tdi\;
  Dbg_TDI_21 <= \^ext_jtag_tdi\;
  Dbg_TDI_22 <= \^ext_jtag_tdi\;
  Dbg_TDI_23 <= \^ext_jtag_tdi\;
  Dbg_TDI_24 <= \^ext_jtag_tdi\;
  Dbg_TDI_25 <= \^ext_jtag_tdi\;
  Dbg_TDI_26 <= \^ext_jtag_tdi\;
  Dbg_TDI_27 <= \^ext_jtag_tdi\;
  Dbg_TDI_28 <= \^ext_jtag_tdi\;
  Dbg_TDI_29 <= \^ext_jtag_tdi\;
  Dbg_TDI_3 <= \^ext_jtag_tdi\;
  Dbg_TDI_30 <= \^ext_jtag_tdi\;
  Dbg_TDI_31 <= \^ext_jtag_tdi\;
  Dbg_TDI_4 <= \^ext_jtag_tdi\;
  Dbg_TDI_5 <= \^ext_jtag_tdi\;
  Dbg_TDI_6 <= \^ext_jtag_tdi\;
  Dbg_TDI_7 <= \^ext_jtag_tdi\;
  Dbg_TDI_8 <= \^ext_jtag_tdi\;
  Dbg_TDI_9 <= \^ext_jtag_tdi\;
  Dbg_TrClk_0 <= \<const0>\;
  Dbg_TrClk_1 <= \<const0>\;
  Dbg_TrClk_10 <= \<const0>\;
  Dbg_TrClk_11 <= \<const0>\;
  Dbg_TrClk_12 <= \<const0>\;
  Dbg_TrClk_13 <= \<const0>\;
  Dbg_TrClk_14 <= \<const0>\;
  Dbg_TrClk_15 <= \<const0>\;
  Dbg_TrClk_16 <= \<const0>\;
  Dbg_TrClk_17 <= \<const0>\;
  Dbg_TrClk_18 <= \<const0>\;
  Dbg_TrClk_19 <= \<const0>\;
  Dbg_TrClk_2 <= \<const0>\;
  Dbg_TrClk_20 <= \<const0>\;
  Dbg_TrClk_21 <= \<const0>\;
  Dbg_TrClk_22 <= \<const0>\;
  Dbg_TrClk_23 <= \<const0>\;
  Dbg_TrClk_24 <= \<const0>\;
  Dbg_TrClk_25 <= \<const0>\;
  Dbg_TrClk_26 <= \<const0>\;
  Dbg_TrClk_27 <= \<const0>\;
  Dbg_TrClk_28 <= \<const0>\;
  Dbg_TrClk_29 <= \<const0>\;
  Dbg_TrClk_3 <= \<const0>\;
  Dbg_TrClk_30 <= \<const0>\;
  Dbg_TrClk_31 <= \<const0>\;
  Dbg_TrClk_4 <= \<const0>\;
  Dbg_TrClk_5 <= \<const0>\;
  Dbg_TrClk_6 <= \<const0>\;
  Dbg_TrClk_7 <= \<const0>\;
  Dbg_TrClk_8 <= \<const0>\;
  Dbg_TrClk_9 <= \<const0>\;
  Dbg_TrReady_0 <= \<const0>\;
  Dbg_TrReady_1 <= \<const0>\;
  Dbg_TrReady_10 <= \<const0>\;
  Dbg_TrReady_11 <= \<const0>\;
  Dbg_TrReady_12 <= \<const0>\;
  Dbg_TrReady_13 <= \<const0>\;
  Dbg_TrReady_14 <= \<const0>\;
  Dbg_TrReady_15 <= \<const0>\;
  Dbg_TrReady_16 <= \<const0>\;
  Dbg_TrReady_17 <= \<const0>\;
  Dbg_TrReady_18 <= \<const0>\;
  Dbg_TrReady_19 <= \<const0>\;
  Dbg_TrReady_2 <= \<const0>\;
  Dbg_TrReady_20 <= \<const0>\;
  Dbg_TrReady_21 <= \<const0>\;
  Dbg_TrReady_22 <= \<const0>\;
  Dbg_TrReady_23 <= \<const0>\;
  Dbg_TrReady_24 <= \<const0>\;
  Dbg_TrReady_25 <= \<const0>\;
  Dbg_TrReady_26 <= \<const0>\;
  Dbg_TrReady_27 <= \<const0>\;
  Dbg_TrReady_28 <= \<const0>\;
  Dbg_TrReady_29 <= \<const0>\;
  Dbg_TrReady_3 <= \<const0>\;
  Dbg_TrReady_30 <= \<const0>\;
  Dbg_TrReady_31 <= \<const0>\;
  Dbg_TrReady_4 <= \<const0>\;
  Dbg_TrReady_5 <= \<const0>\;
  Dbg_TrReady_6 <= \<const0>\;
  Dbg_TrReady_7 <= \<const0>\;
  Dbg_TrReady_8 <= \<const0>\;
  Dbg_TrReady_9 <= \<const0>\;
  Dbg_Trig_Ack_In_0(0) <= \<const0>\;
  Dbg_Trig_Ack_In_0(1) <= \<const0>\;
  Dbg_Trig_Ack_In_0(2) <= \<const0>\;
  Dbg_Trig_Ack_In_0(3) <= \<const0>\;
  Dbg_Trig_Ack_In_0(4) <= \<const0>\;
  Dbg_Trig_Ack_In_0(5) <= \<const0>\;
  Dbg_Trig_Ack_In_0(6) <= \<const0>\;
  Dbg_Trig_Ack_In_0(7) <= \<const0>\;
  Dbg_Trig_Ack_In_1(0) <= \<const0>\;
  Dbg_Trig_Ack_In_1(1) <= \<const0>\;
  Dbg_Trig_Ack_In_1(2) <= \<const0>\;
  Dbg_Trig_Ack_In_1(3) <= \<const0>\;
  Dbg_Trig_Ack_In_1(4) <= \<const0>\;
  Dbg_Trig_Ack_In_1(5) <= \<const0>\;
  Dbg_Trig_Ack_In_1(6) <= \<const0>\;
  Dbg_Trig_Ack_In_1(7) <= \<const0>\;
  Dbg_Trig_Ack_In_10(0) <= \<const0>\;
  Dbg_Trig_Ack_In_10(1) <= \<const0>\;
  Dbg_Trig_Ack_In_10(2) <= \<const0>\;
  Dbg_Trig_Ack_In_10(3) <= \<const0>\;
  Dbg_Trig_Ack_In_10(4) <= \<const0>\;
  Dbg_Trig_Ack_In_10(5) <= \<const0>\;
  Dbg_Trig_Ack_In_10(6) <= \<const0>\;
  Dbg_Trig_Ack_In_10(7) <= \<const0>\;
  Dbg_Trig_Ack_In_11(0) <= \<const0>\;
  Dbg_Trig_Ack_In_11(1) <= \<const0>\;
  Dbg_Trig_Ack_In_11(2) <= \<const0>\;
  Dbg_Trig_Ack_In_11(3) <= \<const0>\;
  Dbg_Trig_Ack_In_11(4) <= \<const0>\;
  Dbg_Trig_Ack_In_11(5) <= \<const0>\;
  Dbg_Trig_Ack_In_11(6) <= \<const0>\;
  Dbg_Trig_Ack_In_11(7) <= \<const0>\;
  Dbg_Trig_Ack_In_12(0) <= \<const0>\;
  Dbg_Trig_Ack_In_12(1) <= \<const0>\;
  Dbg_Trig_Ack_In_12(2) <= \<const0>\;
  Dbg_Trig_Ack_In_12(3) <= \<const0>\;
  Dbg_Trig_Ack_In_12(4) <= \<const0>\;
  Dbg_Trig_Ack_In_12(5) <= \<const0>\;
  Dbg_Trig_Ack_In_12(6) <= \<const0>\;
  Dbg_Trig_Ack_In_12(7) <= \<const0>\;
  Dbg_Trig_Ack_In_13(0) <= \<const0>\;
  Dbg_Trig_Ack_In_13(1) <= \<const0>\;
  Dbg_Trig_Ack_In_13(2) <= \<const0>\;
  Dbg_Trig_Ack_In_13(3) <= \<const0>\;
  Dbg_Trig_Ack_In_13(4) <= \<const0>\;
  Dbg_Trig_Ack_In_13(5) <= \<const0>\;
  Dbg_Trig_Ack_In_13(6) <= \<const0>\;
  Dbg_Trig_Ack_In_13(7) <= \<const0>\;
  Dbg_Trig_Ack_In_14(0) <= \<const0>\;
  Dbg_Trig_Ack_In_14(1) <= \<const0>\;
  Dbg_Trig_Ack_In_14(2) <= \<const0>\;
  Dbg_Trig_Ack_In_14(3) <= \<const0>\;
  Dbg_Trig_Ack_In_14(4) <= \<const0>\;
  Dbg_Trig_Ack_In_14(5) <= \<const0>\;
  Dbg_Trig_Ack_In_14(6) <= \<const0>\;
  Dbg_Trig_Ack_In_14(7) <= \<const0>\;
  Dbg_Trig_Ack_In_15(0) <= \<const0>\;
  Dbg_Trig_Ack_In_15(1) <= \<const0>\;
  Dbg_Trig_Ack_In_15(2) <= \<const0>\;
  Dbg_Trig_Ack_In_15(3) <= \<const0>\;
  Dbg_Trig_Ack_In_15(4) <= \<const0>\;
  Dbg_Trig_Ack_In_15(5) <= \<const0>\;
  Dbg_Trig_Ack_In_15(6) <= \<const0>\;
  Dbg_Trig_Ack_In_15(7) <= \<const0>\;
  Dbg_Trig_Ack_In_16(0) <= \<const0>\;
  Dbg_Trig_Ack_In_16(1) <= \<const0>\;
  Dbg_Trig_Ack_In_16(2) <= \<const0>\;
  Dbg_Trig_Ack_In_16(3) <= \<const0>\;
  Dbg_Trig_Ack_In_16(4) <= \<const0>\;
  Dbg_Trig_Ack_In_16(5) <= \<const0>\;
  Dbg_Trig_Ack_In_16(6) <= \<const0>\;
  Dbg_Trig_Ack_In_16(7) <= \<const0>\;
  Dbg_Trig_Ack_In_17(0) <= \<const0>\;
  Dbg_Trig_Ack_In_17(1) <= \<const0>\;
  Dbg_Trig_Ack_In_17(2) <= \<const0>\;
  Dbg_Trig_Ack_In_17(3) <= \<const0>\;
  Dbg_Trig_Ack_In_17(4) <= \<const0>\;
  Dbg_Trig_Ack_In_17(5) <= \<const0>\;
  Dbg_Trig_Ack_In_17(6) <= \<const0>\;
  Dbg_Trig_Ack_In_17(7) <= \<const0>\;
  Dbg_Trig_Ack_In_18(0) <= \<const0>\;
  Dbg_Trig_Ack_In_18(1) <= \<const0>\;
  Dbg_Trig_Ack_In_18(2) <= \<const0>\;
  Dbg_Trig_Ack_In_18(3) <= \<const0>\;
  Dbg_Trig_Ack_In_18(4) <= \<const0>\;
  Dbg_Trig_Ack_In_18(5) <= \<const0>\;
  Dbg_Trig_Ack_In_18(6) <= \<const0>\;
  Dbg_Trig_Ack_In_18(7) <= \<const0>\;
  Dbg_Trig_Ack_In_19(0) <= \<const0>\;
  Dbg_Trig_Ack_In_19(1) <= \<const0>\;
  Dbg_Trig_Ack_In_19(2) <= \<const0>\;
  Dbg_Trig_Ack_In_19(3) <= \<const0>\;
  Dbg_Trig_Ack_In_19(4) <= \<const0>\;
  Dbg_Trig_Ack_In_19(5) <= \<const0>\;
  Dbg_Trig_Ack_In_19(6) <= \<const0>\;
  Dbg_Trig_Ack_In_19(7) <= \<const0>\;
  Dbg_Trig_Ack_In_2(0) <= \<const0>\;
  Dbg_Trig_Ack_In_2(1) <= \<const0>\;
  Dbg_Trig_Ack_In_2(2) <= \<const0>\;
  Dbg_Trig_Ack_In_2(3) <= \<const0>\;
  Dbg_Trig_Ack_In_2(4) <= \<const0>\;
  Dbg_Trig_Ack_In_2(5) <= \<const0>\;
  Dbg_Trig_Ack_In_2(6) <= \<const0>\;
  Dbg_Trig_Ack_In_2(7) <= \<const0>\;
  Dbg_Trig_Ack_In_20(0) <= \<const0>\;
  Dbg_Trig_Ack_In_20(1) <= \<const0>\;
  Dbg_Trig_Ack_In_20(2) <= \<const0>\;
  Dbg_Trig_Ack_In_20(3) <= \<const0>\;
  Dbg_Trig_Ack_In_20(4) <= \<const0>\;
  Dbg_Trig_Ack_In_20(5) <= \<const0>\;
  Dbg_Trig_Ack_In_20(6) <= \<const0>\;
  Dbg_Trig_Ack_In_20(7) <= \<const0>\;
  Dbg_Trig_Ack_In_21(0) <= \<const0>\;
  Dbg_Trig_Ack_In_21(1) <= \<const0>\;
  Dbg_Trig_Ack_In_21(2) <= \<const0>\;
  Dbg_Trig_Ack_In_21(3) <= \<const0>\;
  Dbg_Trig_Ack_In_21(4) <= \<const0>\;
  Dbg_Trig_Ack_In_21(5) <= \<const0>\;
  Dbg_Trig_Ack_In_21(6) <= \<const0>\;
  Dbg_Trig_Ack_In_21(7) <= \<const0>\;
  Dbg_Trig_Ack_In_22(0) <= \<const0>\;
  Dbg_Trig_Ack_In_22(1) <= \<const0>\;
  Dbg_Trig_Ack_In_22(2) <= \<const0>\;
  Dbg_Trig_Ack_In_22(3) <= \<const0>\;
  Dbg_Trig_Ack_In_22(4) <= \<const0>\;
  Dbg_Trig_Ack_In_22(5) <= \<const0>\;
  Dbg_Trig_Ack_In_22(6) <= \<const0>\;
  Dbg_Trig_Ack_In_22(7) <= \<const0>\;
  Dbg_Trig_Ack_In_23(0) <= \<const0>\;
  Dbg_Trig_Ack_In_23(1) <= \<const0>\;
  Dbg_Trig_Ack_In_23(2) <= \<const0>\;
  Dbg_Trig_Ack_In_23(3) <= \<const0>\;
  Dbg_Trig_Ack_In_23(4) <= \<const0>\;
  Dbg_Trig_Ack_In_23(5) <= \<const0>\;
  Dbg_Trig_Ack_In_23(6) <= \<const0>\;
  Dbg_Trig_Ack_In_23(7) <= \<const0>\;
  Dbg_Trig_Ack_In_24(0) <= \<const0>\;
  Dbg_Trig_Ack_In_24(1) <= \<const0>\;
  Dbg_Trig_Ack_In_24(2) <= \<const0>\;
  Dbg_Trig_Ack_In_24(3) <= \<const0>\;
  Dbg_Trig_Ack_In_24(4) <= \<const0>\;
  Dbg_Trig_Ack_In_24(5) <= \<const0>\;
  Dbg_Trig_Ack_In_24(6) <= \<const0>\;
  Dbg_Trig_Ack_In_24(7) <= \<const0>\;
  Dbg_Trig_Ack_In_25(0) <= \<const0>\;
  Dbg_Trig_Ack_In_25(1) <= \<const0>\;
  Dbg_Trig_Ack_In_25(2) <= \<const0>\;
  Dbg_Trig_Ack_In_25(3) <= \<const0>\;
  Dbg_Trig_Ack_In_25(4) <= \<const0>\;
  Dbg_Trig_Ack_In_25(5) <= \<const0>\;
  Dbg_Trig_Ack_In_25(6) <= \<const0>\;
  Dbg_Trig_Ack_In_25(7) <= \<const0>\;
  Dbg_Trig_Ack_In_26(0) <= \<const0>\;
  Dbg_Trig_Ack_In_26(1) <= \<const0>\;
  Dbg_Trig_Ack_In_26(2) <= \<const0>\;
  Dbg_Trig_Ack_In_26(3) <= \<const0>\;
  Dbg_Trig_Ack_In_26(4) <= \<const0>\;
  Dbg_Trig_Ack_In_26(5) <= \<const0>\;
  Dbg_Trig_Ack_In_26(6) <= \<const0>\;
  Dbg_Trig_Ack_In_26(7) <= \<const0>\;
  Dbg_Trig_Ack_In_27(0) <= \<const0>\;
  Dbg_Trig_Ack_In_27(1) <= \<const0>\;
  Dbg_Trig_Ack_In_27(2) <= \<const0>\;
  Dbg_Trig_Ack_In_27(3) <= \<const0>\;
  Dbg_Trig_Ack_In_27(4) <= \<const0>\;
  Dbg_Trig_Ack_In_27(5) <= \<const0>\;
  Dbg_Trig_Ack_In_27(6) <= \<const0>\;
  Dbg_Trig_Ack_In_27(7) <= \<const0>\;
  Dbg_Trig_Ack_In_28(0) <= \<const0>\;
  Dbg_Trig_Ack_In_28(1) <= \<const0>\;
  Dbg_Trig_Ack_In_28(2) <= \<const0>\;
  Dbg_Trig_Ack_In_28(3) <= \<const0>\;
  Dbg_Trig_Ack_In_28(4) <= \<const0>\;
  Dbg_Trig_Ack_In_28(5) <= \<const0>\;
  Dbg_Trig_Ack_In_28(6) <= \<const0>\;
  Dbg_Trig_Ack_In_28(7) <= \<const0>\;
  Dbg_Trig_Ack_In_29(0) <= \<const0>\;
  Dbg_Trig_Ack_In_29(1) <= \<const0>\;
  Dbg_Trig_Ack_In_29(2) <= \<const0>\;
  Dbg_Trig_Ack_In_29(3) <= \<const0>\;
  Dbg_Trig_Ack_In_29(4) <= \<const0>\;
  Dbg_Trig_Ack_In_29(5) <= \<const0>\;
  Dbg_Trig_Ack_In_29(6) <= \<const0>\;
  Dbg_Trig_Ack_In_29(7) <= \<const0>\;
  Dbg_Trig_Ack_In_3(0) <= \<const0>\;
  Dbg_Trig_Ack_In_3(1) <= \<const0>\;
  Dbg_Trig_Ack_In_3(2) <= \<const0>\;
  Dbg_Trig_Ack_In_3(3) <= \<const0>\;
  Dbg_Trig_Ack_In_3(4) <= \<const0>\;
  Dbg_Trig_Ack_In_3(5) <= \<const0>\;
  Dbg_Trig_Ack_In_3(6) <= \<const0>\;
  Dbg_Trig_Ack_In_3(7) <= \<const0>\;
  Dbg_Trig_Ack_In_30(0) <= \<const0>\;
  Dbg_Trig_Ack_In_30(1) <= \<const0>\;
  Dbg_Trig_Ack_In_30(2) <= \<const0>\;
  Dbg_Trig_Ack_In_30(3) <= \<const0>\;
  Dbg_Trig_Ack_In_30(4) <= \<const0>\;
  Dbg_Trig_Ack_In_30(5) <= \<const0>\;
  Dbg_Trig_Ack_In_30(6) <= \<const0>\;
  Dbg_Trig_Ack_In_30(7) <= \<const0>\;
  Dbg_Trig_Ack_In_31(0) <= \<const0>\;
  Dbg_Trig_Ack_In_31(1) <= \<const0>\;
  Dbg_Trig_Ack_In_31(2) <= \<const0>\;
  Dbg_Trig_Ack_In_31(3) <= \<const0>\;
  Dbg_Trig_Ack_In_31(4) <= \<const0>\;
  Dbg_Trig_Ack_In_31(5) <= \<const0>\;
  Dbg_Trig_Ack_In_31(6) <= \<const0>\;
  Dbg_Trig_Ack_In_31(7) <= \<const0>\;
  Dbg_Trig_Ack_In_4(0) <= \<const0>\;
  Dbg_Trig_Ack_In_4(1) <= \<const0>\;
  Dbg_Trig_Ack_In_4(2) <= \<const0>\;
  Dbg_Trig_Ack_In_4(3) <= \<const0>\;
  Dbg_Trig_Ack_In_4(4) <= \<const0>\;
  Dbg_Trig_Ack_In_4(5) <= \<const0>\;
  Dbg_Trig_Ack_In_4(6) <= \<const0>\;
  Dbg_Trig_Ack_In_4(7) <= \<const0>\;
  Dbg_Trig_Ack_In_5(0) <= \<const0>\;
  Dbg_Trig_Ack_In_5(1) <= \<const0>\;
  Dbg_Trig_Ack_In_5(2) <= \<const0>\;
  Dbg_Trig_Ack_In_5(3) <= \<const0>\;
  Dbg_Trig_Ack_In_5(4) <= \<const0>\;
  Dbg_Trig_Ack_In_5(5) <= \<const0>\;
  Dbg_Trig_Ack_In_5(6) <= \<const0>\;
  Dbg_Trig_Ack_In_5(7) <= \<const0>\;
  Dbg_Trig_Ack_In_6(0) <= \<const0>\;
  Dbg_Trig_Ack_In_6(1) <= \<const0>\;
  Dbg_Trig_Ack_In_6(2) <= \<const0>\;
  Dbg_Trig_Ack_In_6(3) <= \<const0>\;
  Dbg_Trig_Ack_In_6(4) <= \<const0>\;
  Dbg_Trig_Ack_In_6(5) <= \<const0>\;
  Dbg_Trig_Ack_In_6(6) <= \<const0>\;
  Dbg_Trig_Ack_In_6(7) <= \<const0>\;
  Dbg_Trig_Ack_In_7(0) <= \<const0>\;
  Dbg_Trig_Ack_In_7(1) <= \<const0>\;
  Dbg_Trig_Ack_In_7(2) <= \<const0>\;
  Dbg_Trig_Ack_In_7(3) <= \<const0>\;
  Dbg_Trig_Ack_In_7(4) <= \<const0>\;
  Dbg_Trig_Ack_In_7(5) <= \<const0>\;
  Dbg_Trig_Ack_In_7(6) <= \<const0>\;
  Dbg_Trig_Ack_In_7(7) <= \<const0>\;
  Dbg_Trig_Ack_In_8(0) <= \<const0>\;
  Dbg_Trig_Ack_In_8(1) <= \<const0>\;
  Dbg_Trig_Ack_In_8(2) <= \<const0>\;
  Dbg_Trig_Ack_In_8(3) <= \<const0>\;
  Dbg_Trig_Ack_In_8(4) <= \<const0>\;
  Dbg_Trig_Ack_In_8(5) <= \<const0>\;
  Dbg_Trig_Ack_In_8(6) <= \<const0>\;
  Dbg_Trig_Ack_In_8(7) <= \<const0>\;
  Dbg_Trig_Ack_In_9(0) <= \<const0>\;
  Dbg_Trig_Ack_In_9(1) <= \<const0>\;
  Dbg_Trig_Ack_In_9(2) <= \<const0>\;
  Dbg_Trig_Ack_In_9(3) <= \<const0>\;
  Dbg_Trig_Ack_In_9(4) <= \<const0>\;
  Dbg_Trig_Ack_In_9(5) <= \<const0>\;
  Dbg_Trig_Ack_In_9(6) <= \<const0>\;
  Dbg_Trig_Ack_In_9(7) <= \<const0>\;
  Dbg_Trig_Out_0(0) <= \<const0>\;
  Dbg_Trig_Out_0(1) <= \<const0>\;
  Dbg_Trig_Out_0(2) <= \<const0>\;
  Dbg_Trig_Out_0(3) <= \<const0>\;
  Dbg_Trig_Out_0(4) <= \<const0>\;
  Dbg_Trig_Out_0(5) <= \<const0>\;
  Dbg_Trig_Out_0(6) <= \<const0>\;
  Dbg_Trig_Out_0(7) <= \<const0>\;
  Dbg_Trig_Out_1(0) <= \<const0>\;
  Dbg_Trig_Out_1(1) <= \<const0>\;
  Dbg_Trig_Out_1(2) <= \<const0>\;
  Dbg_Trig_Out_1(3) <= \<const0>\;
  Dbg_Trig_Out_1(4) <= \<const0>\;
  Dbg_Trig_Out_1(5) <= \<const0>\;
  Dbg_Trig_Out_1(6) <= \<const0>\;
  Dbg_Trig_Out_1(7) <= \<const0>\;
  Dbg_Trig_Out_10(0) <= \<const0>\;
  Dbg_Trig_Out_10(1) <= \<const0>\;
  Dbg_Trig_Out_10(2) <= \<const0>\;
  Dbg_Trig_Out_10(3) <= \<const0>\;
  Dbg_Trig_Out_10(4) <= \<const0>\;
  Dbg_Trig_Out_10(5) <= \<const0>\;
  Dbg_Trig_Out_10(6) <= \<const0>\;
  Dbg_Trig_Out_10(7) <= \<const0>\;
  Dbg_Trig_Out_11(0) <= \<const0>\;
  Dbg_Trig_Out_11(1) <= \<const0>\;
  Dbg_Trig_Out_11(2) <= \<const0>\;
  Dbg_Trig_Out_11(3) <= \<const0>\;
  Dbg_Trig_Out_11(4) <= \<const0>\;
  Dbg_Trig_Out_11(5) <= \<const0>\;
  Dbg_Trig_Out_11(6) <= \<const0>\;
  Dbg_Trig_Out_11(7) <= \<const0>\;
  Dbg_Trig_Out_12(0) <= \<const0>\;
  Dbg_Trig_Out_12(1) <= \<const0>\;
  Dbg_Trig_Out_12(2) <= \<const0>\;
  Dbg_Trig_Out_12(3) <= \<const0>\;
  Dbg_Trig_Out_12(4) <= \<const0>\;
  Dbg_Trig_Out_12(5) <= \<const0>\;
  Dbg_Trig_Out_12(6) <= \<const0>\;
  Dbg_Trig_Out_12(7) <= \<const0>\;
  Dbg_Trig_Out_13(0) <= \<const0>\;
  Dbg_Trig_Out_13(1) <= \<const0>\;
  Dbg_Trig_Out_13(2) <= \<const0>\;
  Dbg_Trig_Out_13(3) <= \<const0>\;
  Dbg_Trig_Out_13(4) <= \<const0>\;
  Dbg_Trig_Out_13(5) <= \<const0>\;
  Dbg_Trig_Out_13(6) <= \<const0>\;
  Dbg_Trig_Out_13(7) <= \<const0>\;
  Dbg_Trig_Out_14(0) <= \<const0>\;
  Dbg_Trig_Out_14(1) <= \<const0>\;
  Dbg_Trig_Out_14(2) <= \<const0>\;
  Dbg_Trig_Out_14(3) <= \<const0>\;
  Dbg_Trig_Out_14(4) <= \<const0>\;
  Dbg_Trig_Out_14(5) <= \<const0>\;
  Dbg_Trig_Out_14(6) <= \<const0>\;
  Dbg_Trig_Out_14(7) <= \<const0>\;
  Dbg_Trig_Out_15(0) <= \<const0>\;
  Dbg_Trig_Out_15(1) <= \<const0>\;
  Dbg_Trig_Out_15(2) <= \<const0>\;
  Dbg_Trig_Out_15(3) <= \<const0>\;
  Dbg_Trig_Out_15(4) <= \<const0>\;
  Dbg_Trig_Out_15(5) <= \<const0>\;
  Dbg_Trig_Out_15(6) <= \<const0>\;
  Dbg_Trig_Out_15(7) <= \<const0>\;
  Dbg_Trig_Out_16(0) <= \<const0>\;
  Dbg_Trig_Out_16(1) <= \<const0>\;
  Dbg_Trig_Out_16(2) <= \<const0>\;
  Dbg_Trig_Out_16(3) <= \<const0>\;
  Dbg_Trig_Out_16(4) <= \<const0>\;
  Dbg_Trig_Out_16(5) <= \<const0>\;
  Dbg_Trig_Out_16(6) <= \<const0>\;
  Dbg_Trig_Out_16(7) <= \<const0>\;
  Dbg_Trig_Out_17(0) <= \<const0>\;
  Dbg_Trig_Out_17(1) <= \<const0>\;
  Dbg_Trig_Out_17(2) <= \<const0>\;
  Dbg_Trig_Out_17(3) <= \<const0>\;
  Dbg_Trig_Out_17(4) <= \<const0>\;
  Dbg_Trig_Out_17(5) <= \<const0>\;
  Dbg_Trig_Out_17(6) <= \<const0>\;
  Dbg_Trig_Out_17(7) <= \<const0>\;
  Dbg_Trig_Out_18(0) <= \<const0>\;
  Dbg_Trig_Out_18(1) <= \<const0>\;
  Dbg_Trig_Out_18(2) <= \<const0>\;
  Dbg_Trig_Out_18(3) <= \<const0>\;
  Dbg_Trig_Out_18(4) <= \<const0>\;
  Dbg_Trig_Out_18(5) <= \<const0>\;
  Dbg_Trig_Out_18(6) <= \<const0>\;
  Dbg_Trig_Out_18(7) <= \<const0>\;
  Dbg_Trig_Out_19(0) <= \<const0>\;
  Dbg_Trig_Out_19(1) <= \<const0>\;
  Dbg_Trig_Out_19(2) <= \<const0>\;
  Dbg_Trig_Out_19(3) <= \<const0>\;
  Dbg_Trig_Out_19(4) <= \<const0>\;
  Dbg_Trig_Out_19(5) <= \<const0>\;
  Dbg_Trig_Out_19(6) <= \<const0>\;
  Dbg_Trig_Out_19(7) <= \<const0>\;
  Dbg_Trig_Out_2(0) <= \<const0>\;
  Dbg_Trig_Out_2(1) <= \<const0>\;
  Dbg_Trig_Out_2(2) <= \<const0>\;
  Dbg_Trig_Out_2(3) <= \<const0>\;
  Dbg_Trig_Out_2(4) <= \<const0>\;
  Dbg_Trig_Out_2(5) <= \<const0>\;
  Dbg_Trig_Out_2(6) <= \<const0>\;
  Dbg_Trig_Out_2(7) <= \<const0>\;
  Dbg_Trig_Out_20(0) <= \<const0>\;
  Dbg_Trig_Out_20(1) <= \<const0>\;
  Dbg_Trig_Out_20(2) <= \<const0>\;
  Dbg_Trig_Out_20(3) <= \<const0>\;
  Dbg_Trig_Out_20(4) <= \<const0>\;
  Dbg_Trig_Out_20(5) <= \<const0>\;
  Dbg_Trig_Out_20(6) <= \<const0>\;
  Dbg_Trig_Out_20(7) <= \<const0>\;
  Dbg_Trig_Out_21(0) <= \<const0>\;
  Dbg_Trig_Out_21(1) <= \<const0>\;
  Dbg_Trig_Out_21(2) <= \<const0>\;
  Dbg_Trig_Out_21(3) <= \<const0>\;
  Dbg_Trig_Out_21(4) <= \<const0>\;
  Dbg_Trig_Out_21(5) <= \<const0>\;
  Dbg_Trig_Out_21(6) <= \<const0>\;
  Dbg_Trig_Out_21(7) <= \<const0>\;
  Dbg_Trig_Out_22(0) <= \<const0>\;
  Dbg_Trig_Out_22(1) <= \<const0>\;
  Dbg_Trig_Out_22(2) <= \<const0>\;
  Dbg_Trig_Out_22(3) <= \<const0>\;
  Dbg_Trig_Out_22(4) <= \<const0>\;
  Dbg_Trig_Out_22(5) <= \<const0>\;
  Dbg_Trig_Out_22(6) <= \<const0>\;
  Dbg_Trig_Out_22(7) <= \<const0>\;
  Dbg_Trig_Out_23(0) <= \<const0>\;
  Dbg_Trig_Out_23(1) <= \<const0>\;
  Dbg_Trig_Out_23(2) <= \<const0>\;
  Dbg_Trig_Out_23(3) <= \<const0>\;
  Dbg_Trig_Out_23(4) <= \<const0>\;
  Dbg_Trig_Out_23(5) <= \<const0>\;
  Dbg_Trig_Out_23(6) <= \<const0>\;
  Dbg_Trig_Out_23(7) <= \<const0>\;
  Dbg_Trig_Out_24(0) <= \<const0>\;
  Dbg_Trig_Out_24(1) <= \<const0>\;
  Dbg_Trig_Out_24(2) <= \<const0>\;
  Dbg_Trig_Out_24(3) <= \<const0>\;
  Dbg_Trig_Out_24(4) <= \<const0>\;
  Dbg_Trig_Out_24(5) <= \<const0>\;
  Dbg_Trig_Out_24(6) <= \<const0>\;
  Dbg_Trig_Out_24(7) <= \<const0>\;
  Dbg_Trig_Out_25(0) <= \<const0>\;
  Dbg_Trig_Out_25(1) <= \<const0>\;
  Dbg_Trig_Out_25(2) <= \<const0>\;
  Dbg_Trig_Out_25(3) <= \<const0>\;
  Dbg_Trig_Out_25(4) <= \<const0>\;
  Dbg_Trig_Out_25(5) <= \<const0>\;
  Dbg_Trig_Out_25(6) <= \<const0>\;
  Dbg_Trig_Out_25(7) <= \<const0>\;
  Dbg_Trig_Out_26(0) <= \<const0>\;
  Dbg_Trig_Out_26(1) <= \<const0>\;
  Dbg_Trig_Out_26(2) <= \<const0>\;
  Dbg_Trig_Out_26(3) <= \<const0>\;
  Dbg_Trig_Out_26(4) <= \<const0>\;
  Dbg_Trig_Out_26(5) <= \<const0>\;
  Dbg_Trig_Out_26(6) <= \<const0>\;
  Dbg_Trig_Out_26(7) <= \<const0>\;
  Dbg_Trig_Out_27(0) <= \<const0>\;
  Dbg_Trig_Out_27(1) <= \<const0>\;
  Dbg_Trig_Out_27(2) <= \<const0>\;
  Dbg_Trig_Out_27(3) <= \<const0>\;
  Dbg_Trig_Out_27(4) <= \<const0>\;
  Dbg_Trig_Out_27(5) <= \<const0>\;
  Dbg_Trig_Out_27(6) <= \<const0>\;
  Dbg_Trig_Out_27(7) <= \<const0>\;
  Dbg_Trig_Out_28(0) <= \<const0>\;
  Dbg_Trig_Out_28(1) <= \<const0>\;
  Dbg_Trig_Out_28(2) <= \<const0>\;
  Dbg_Trig_Out_28(3) <= \<const0>\;
  Dbg_Trig_Out_28(4) <= \<const0>\;
  Dbg_Trig_Out_28(5) <= \<const0>\;
  Dbg_Trig_Out_28(6) <= \<const0>\;
  Dbg_Trig_Out_28(7) <= \<const0>\;
  Dbg_Trig_Out_29(0) <= \<const0>\;
  Dbg_Trig_Out_29(1) <= \<const0>\;
  Dbg_Trig_Out_29(2) <= \<const0>\;
  Dbg_Trig_Out_29(3) <= \<const0>\;
  Dbg_Trig_Out_29(4) <= \<const0>\;
  Dbg_Trig_Out_29(5) <= \<const0>\;
  Dbg_Trig_Out_29(6) <= \<const0>\;
  Dbg_Trig_Out_29(7) <= \<const0>\;
  Dbg_Trig_Out_3(0) <= \<const0>\;
  Dbg_Trig_Out_3(1) <= \<const0>\;
  Dbg_Trig_Out_3(2) <= \<const0>\;
  Dbg_Trig_Out_3(3) <= \<const0>\;
  Dbg_Trig_Out_3(4) <= \<const0>\;
  Dbg_Trig_Out_3(5) <= \<const0>\;
  Dbg_Trig_Out_3(6) <= \<const0>\;
  Dbg_Trig_Out_3(7) <= \<const0>\;
  Dbg_Trig_Out_30(0) <= \<const0>\;
  Dbg_Trig_Out_30(1) <= \<const0>\;
  Dbg_Trig_Out_30(2) <= \<const0>\;
  Dbg_Trig_Out_30(3) <= \<const0>\;
  Dbg_Trig_Out_30(4) <= \<const0>\;
  Dbg_Trig_Out_30(5) <= \<const0>\;
  Dbg_Trig_Out_30(6) <= \<const0>\;
  Dbg_Trig_Out_30(7) <= \<const0>\;
  Dbg_Trig_Out_31(0) <= \<const0>\;
  Dbg_Trig_Out_31(1) <= \<const0>\;
  Dbg_Trig_Out_31(2) <= \<const0>\;
  Dbg_Trig_Out_31(3) <= \<const0>\;
  Dbg_Trig_Out_31(4) <= \<const0>\;
  Dbg_Trig_Out_31(5) <= \<const0>\;
  Dbg_Trig_Out_31(6) <= \<const0>\;
  Dbg_Trig_Out_31(7) <= \<const0>\;
  Dbg_Trig_Out_4(0) <= \<const0>\;
  Dbg_Trig_Out_4(1) <= \<const0>\;
  Dbg_Trig_Out_4(2) <= \<const0>\;
  Dbg_Trig_Out_4(3) <= \<const0>\;
  Dbg_Trig_Out_4(4) <= \<const0>\;
  Dbg_Trig_Out_4(5) <= \<const0>\;
  Dbg_Trig_Out_4(6) <= \<const0>\;
  Dbg_Trig_Out_4(7) <= \<const0>\;
  Dbg_Trig_Out_5(0) <= \<const0>\;
  Dbg_Trig_Out_5(1) <= \<const0>\;
  Dbg_Trig_Out_5(2) <= \<const0>\;
  Dbg_Trig_Out_5(3) <= \<const0>\;
  Dbg_Trig_Out_5(4) <= \<const0>\;
  Dbg_Trig_Out_5(5) <= \<const0>\;
  Dbg_Trig_Out_5(6) <= \<const0>\;
  Dbg_Trig_Out_5(7) <= \<const0>\;
  Dbg_Trig_Out_6(0) <= \<const0>\;
  Dbg_Trig_Out_6(1) <= \<const0>\;
  Dbg_Trig_Out_6(2) <= \<const0>\;
  Dbg_Trig_Out_6(3) <= \<const0>\;
  Dbg_Trig_Out_6(4) <= \<const0>\;
  Dbg_Trig_Out_6(5) <= \<const0>\;
  Dbg_Trig_Out_6(6) <= \<const0>\;
  Dbg_Trig_Out_6(7) <= \<const0>\;
  Dbg_Trig_Out_7(0) <= \<const0>\;
  Dbg_Trig_Out_7(1) <= \<const0>\;
  Dbg_Trig_Out_7(2) <= \<const0>\;
  Dbg_Trig_Out_7(3) <= \<const0>\;
  Dbg_Trig_Out_7(4) <= \<const0>\;
  Dbg_Trig_Out_7(5) <= \<const0>\;
  Dbg_Trig_Out_7(6) <= \<const0>\;
  Dbg_Trig_Out_7(7) <= \<const0>\;
  Dbg_Trig_Out_8(0) <= \<const0>\;
  Dbg_Trig_Out_8(1) <= \<const0>\;
  Dbg_Trig_Out_8(2) <= \<const0>\;
  Dbg_Trig_Out_8(3) <= \<const0>\;
  Dbg_Trig_Out_8(4) <= \<const0>\;
  Dbg_Trig_Out_8(5) <= \<const0>\;
  Dbg_Trig_Out_8(6) <= \<const0>\;
  Dbg_Trig_Out_8(7) <= \<const0>\;
  Dbg_Trig_Out_9(0) <= \<const0>\;
  Dbg_Trig_Out_9(1) <= \<const0>\;
  Dbg_Trig_Out_9(2) <= \<const0>\;
  Dbg_Trig_Out_9(3) <= \<const0>\;
  Dbg_Trig_Out_9(4) <= \<const0>\;
  Dbg_Trig_Out_9(5) <= \<const0>\;
  Dbg_Trig_Out_9(6) <= \<const0>\;
  Dbg_Trig_Out_9(7) <= \<const0>\;
  Dbg_Update_0 <= \^ext_jtag_update\;
  Dbg_Update_1 <= \^ext_jtag_update\;
  Dbg_Update_10 <= \^ext_jtag_update\;
  Dbg_Update_11 <= \^ext_jtag_update\;
  Dbg_Update_12 <= \^ext_jtag_update\;
  Dbg_Update_13 <= \^ext_jtag_update\;
  Dbg_Update_14 <= \^ext_jtag_update\;
  Dbg_Update_15 <= \^ext_jtag_update\;
  Dbg_Update_16 <= \^ext_jtag_update\;
  Dbg_Update_17 <= \^ext_jtag_update\;
  Dbg_Update_18 <= \^ext_jtag_update\;
  Dbg_Update_19 <= \^ext_jtag_update\;
  Dbg_Update_2 <= \^ext_jtag_update\;
  Dbg_Update_20 <= \^ext_jtag_update\;
  Dbg_Update_21 <= \^ext_jtag_update\;
  Dbg_Update_22 <= \^ext_jtag_update\;
  Dbg_Update_23 <= \^ext_jtag_update\;
  Dbg_Update_24 <= \^ext_jtag_update\;
  Dbg_Update_25 <= \^ext_jtag_update\;
  Dbg_Update_26 <= \^ext_jtag_update\;
  Dbg_Update_27 <= \^ext_jtag_update\;
  Dbg_Update_28 <= \^ext_jtag_update\;
  Dbg_Update_29 <= \^ext_jtag_update\;
  Dbg_Update_3 <= \^ext_jtag_update\;
  Dbg_Update_30 <= \^ext_jtag_update\;
  Dbg_Update_31 <= \^ext_jtag_update\;
  Dbg_Update_4 <= \^ext_jtag_update\;
  Dbg_Update_5 <= \^ext_jtag_update\;
  Dbg_Update_6 <= \^ext_jtag_update\;
  Dbg_Update_7 <= \^ext_jtag_update\;
  Dbg_Update_8 <= \^ext_jtag_update\;
  Dbg_Update_9 <= \^ext_jtag_update\;
  Dbg_WDATA_0(31) <= \<const0>\;
  Dbg_WDATA_0(30) <= \<const0>\;
  Dbg_WDATA_0(29) <= \<const0>\;
  Dbg_WDATA_0(28) <= \<const0>\;
  Dbg_WDATA_0(27) <= \<const0>\;
  Dbg_WDATA_0(26) <= \<const0>\;
  Dbg_WDATA_0(25) <= \<const0>\;
  Dbg_WDATA_0(24) <= \<const0>\;
  Dbg_WDATA_0(23) <= \<const0>\;
  Dbg_WDATA_0(22) <= \<const0>\;
  Dbg_WDATA_0(21) <= \<const0>\;
  Dbg_WDATA_0(20) <= \<const0>\;
  Dbg_WDATA_0(19) <= \<const0>\;
  Dbg_WDATA_0(18) <= \<const0>\;
  Dbg_WDATA_0(17) <= \<const0>\;
  Dbg_WDATA_0(16) <= \<const0>\;
  Dbg_WDATA_0(15) <= \<const0>\;
  Dbg_WDATA_0(14) <= \<const0>\;
  Dbg_WDATA_0(13) <= \<const0>\;
  Dbg_WDATA_0(12) <= \<const0>\;
  Dbg_WDATA_0(11) <= \<const0>\;
  Dbg_WDATA_0(10) <= \<const0>\;
  Dbg_WDATA_0(9) <= \<const0>\;
  Dbg_WDATA_0(8) <= \<const0>\;
  Dbg_WDATA_0(7) <= \<const0>\;
  Dbg_WDATA_0(6) <= \<const0>\;
  Dbg_WDATA_0(5) <= \<const0>\;
  Dbg_WDATA_0(4) <= \<const0>\;
  Dbg_WDATA_0(3) <= \<const0>\;
  Dbg_WDATA_0(2) <= \<const0>\;
  Dbg_WDATA_0(1) <= \<const0>\;
  Dbg_WDATA_0(0) <= \<const0>\;
  Dbg_WDATA_1(31) <= \<const0>\;
  Dbg_WDATA_1(30) <= \<const0>\;
  Dbg_WDATA_1(29) <= \<const0>\;
  Dbg_WDATA_1(28) <= \<const0>\;
  Dbg_WDATA_1(27) <= \<const0>\;
  Dbg_WDATA_1(26) <= \<const0>\;
  Dbg_WDATA_1(25) <= \<const0>\;
  Dbg_WDATA_1(24) <= \<const0>\;
  Dbg_WDATA_1(23) <= \<const0>\;
  Dbg_WDATA_1(22) <= \<const0>\;
  Dbg_WDATA_1(21) <= \<const0>\;
  Dbg_WDATA_1(20) <= \<const0>\;
  Dbg_WDATA_1(19) <= \<const0>\;
  Dbg_WDATA_1(18) <= \<const0>\;
  Dbg_WDATA_1(17) <= \<const0>\;
  Dbg_WDATA_1(16) <= \<const0>\;
  Dbg_WDATA_1(15) <= \<const0>\;
  Dbg_WDATA_1(14) <= \<const0>\;
  Dbg_WDATA_1(13) <= \<const0>\;
  Dbg_WDATA_1(12) <= \<const0>\;
  Dbg_WDATA_1(11) <= \<const0>\;
  Dbg_WDATA_1(10) <= \<const0>\;
  Dbg_WDATA_1(9) <= \<const0>\;
  Dbg_WDATA_1(8) <= \<const0>\;
  Dbg_WDATA_1(7) <= \<const0>\;
  Dbg_WDATA_1(6) <= \<const0>\;
  Dbg_WDATA_1(5) <= \<const0>\;
  Dbg_WDATA_1(4) <= \<const0>\;
  Dbg_WDATA_1(3) <= \<const0>\;
  Dbg_WDATA_1(2) <= \<const0>\;
  Dbg_WDATA_1(1) <= \<const0>\;
  Dbg_WDATA_1(0) <= \<const0>\;
  Dbg_WDATA_10(31) <= \<const0>\;
  Dbg_WDATA_10(30) <= \<const0>\;
  Dbg_WDATA_10(29) <= \<const0>\;
  Dbg_WDATA_10(28) <= \<const0>\;
  Dbg_WDATA_10(27) <= \<const0>\;
  Dbg_WDATA_10(26) <= \<const0>\;
  Dbg_WDATA_10(25) <= \<const0>\;
  Dbg_WDATA_10(24) <= \<const0>\;
  Dbg_WDATA_10(23) <= \<const0>\;
  Dbg_WDATA_10(22) <= \<const0>\;
  Dbg_WDATA_10(21) <= \<const0>\;
  Dbg_WDATA_10(20) <= \<const0>\;
  Dbg_WDATA_10(19) <= \<const0>\;
  Dbg_WDATA_10(18) <= \<const0>\;
  Dbg_WDATA_10(17) <= \<const0>\;
  Dbg_WDATA_10(16) <= \<const0>\;
  Dbg_WDATA_10(15) <= \<const0>\;
  Dbg_WDATA_10(14) <= \<const0>\;
  Dbg_WDATA_10(13) <= \<const0>\;
  Dbg_WDATA_10(12) <= \<const0>\;
  Dbg_WDATA_10(11) <= \<const0>\;
  Dbg_WDATA_10(10) <= \<const0>\;
  Dbg_WDATA_10(9) <= \<const0>\;
  Dbg_WDATA_10(8) <= \<const0>\;
  Dbg_WDATA_10(7) <= \<const0>\;
  Dbg_WDATA_10(6) <= \<const0>\;
  Dbg_WDATA_10(5) <= \<const0>\;
  Dbg_WDATA_10(4) <= \<const0>\;
  Dbg_WDATA_10(3) <= \<const0>\;
  Dbg_WDATA_10(2) <= \<const0>\;
  Dbg_WDATA_10(1) <= \<const0>\;
  Dbg_WDATA_10(0) <= \<const0>\;
  Dbg_WDATA_11(31) <= \<const0>\;
  Dbg_WDATA_11(30) <= \<const0>\;
  Dbg_WDATA_11(29) <= \<const0>\;
  Dbg_WDATA_11(28) <= \<const0>\;
  Dbg_WDATA_11(27) <= \<const0>\;
  Dbg_WDATA_11(26) <= \<const0>\;
  Dbg_WDATA_11(25) <= \<const0>\;
  Dbg_WDATA_11(24) <= \<const0>\;
  Dbg_WDATA_11(23) <= \<const0>\;
  Dbg_WDATA_11(22) <= \<const0>\;
  Dbg_WDATA_11(21) <= \<const0>\;
  Dbg_WDATA_11(20) <= \<const0>\;
  Dbg_WDATA_11(19) <= \<const0>\;
  Dbg_WDATA_11(18) <= \<const0>\;
  Dbg_WDATA_11(17) <= \<const0>\;
  Dbg_WDATA_11(16) <= \<const0>\;
  Dbg_WDATA_11(15) <= \<const0>\;
  Dbg_WDATA_11(14) <= \<const0>\;
  Dbg_WDATA_11(13) <= \<const0>\;
  Dbg_WDATA_11(12) <= \<const0>\;
  Dbg_WDATA_11(11) <= \<const0>\;
  Dbg_WDATA_11(10) <= \<const0>\;
  Dbg_WDATA_11(9) <= \<const0>\;
  Dbg_WDATA_11(8) <= \<const0>\;
  Dbg_WDATA_11(7) <= \<const0>\;
  Dbg_WDATA_11(6) <= \<const0>\;
  Dbg_WDATA_11(5) <= \<const0>\;
  Dbg_WDATA_11(4) <= \<const0>\;
  Dbg_WDATA_11(3) <= \<const0>\;
  Dbg_WDATA_11(2) <= \<const0>\;
  Dbg_WDATA_11(1) <= \<const0>\;
  Dbg_WDATA_11(0) <= \<const0>\;
  Dbg_WDATA_12(31) <= \<const0>\;
  Dbg_WDATA_12(30) <= \<const0>\;
  Dbg_WDATA_12(29) <= \<const0>\;
  Dbg_WDATA_12(28) <= \<const0>\;
  Dbg_WDATA_12(27) <= \<const0>\;
  Dbg_WDATA_12(26) <= \<const0>\;
  Dbg_WDATA_12(25) <= \<const0>\;
  Dbg_WDATA_12(24) <= \<const0>\;
  Dbg_WDATA_12(23) <= \<const0>\;
  Dbg_WDATA_12(22) <= \<const0>\;
  Dbg_WDATA_12(21) <= \<const0>\;
  Dbg_WDATA_12(20) <= \<const0>\;
  Dbg_WDATA_12(19) <= \<const0>\;
  Dbg_WDATA_12(18) <= \<const0>\;
  Dbg_WDATA_12(17) <= \<const0>\;
  Dbg_WDATA_12(16) <= \<const0>\;
  Dbg_WDATA_12(15) <= \<const0>\;
  Dbg_WDATA_12(14) <= \<const0>\;
  Dbg_WDATA_12(13) <= \<const0>\;
  Dbg_WDATA_12(12) <= \<const0>\;
  Dbg_WDATA_12(11) <= \<const0>\;
  Dbg_WDATA_12(10) <= \<const0>\;
  Dbg_WDATA_12(9) <= \<const0>\;
  Dbg_WDATA_12(8) <= \<const0>\;
  Dbg_WDATA_12(7) <= \<const0>\;
  Dbg_WDATA_12(6) <= \<const0>\;
  Dbg_WDATA_12(5) <= \<const0>\;
  Dbg_WDATA_12(4) <= \<const0>\;
  Dbg_WDATA_12(3) <= \<const0>\;
  Dbg_WDATA_12(2) <= \<const0>\;
  Dbg_WDATA_12(1) <= \<const0>\;
  Dbg_WDATA_12(0) <= \<const0>\;
  Dbg_WDATA_13(31) <= \<const0>\;
  Dbg_WDATA_13(30) <= \<const0>\;
  Dbg_WDATA_13(29) <= \<const0>\;
  Dbg_WDATA_13(28) <= \<const0>\;
  Dbg_WDATA_13(27) <= \<const0>\;
  Dbg_WDATA_13(26) <= \<const0>\;
  Dbg_WDATA_13(25) <= \<const0>\;
  Dbg_WDATA_13(24) <= \<const0>\;
  Dbg_WDATA_13(23) <= \<const0>\;
  Dbg_WDATA_13(22) <= \<const0>\;
  Dbg_WDATA_13(21) <= \<const0>\;
  Dbg_WDATA_13(20) <= \<const0>\;
  Dbg_WDATA_13(19) <= \<const0>\;
  Dbg_WDATA_13(18) <= \<const0>\;
  Dbg_WDATA_13(17) <= \<const0>\;
  Dbg_WDATA_13(16) <= \<const0>\;
  Dbg_WDATA_13(15) <= \<const0>\;
  Dbg_WDATA_13(14) <= \<const0>\;
  Dbg_WDATA_13(13) <= \<const0>\;
  Dbg_WDATA_13(12) <= \<const0>\;
  Dbg_WDATA_13(11) <= \<const0>\;
  Dbg_WDATA_13(10) <= \<const0>\;
  Dbg_WDATA_13(9) <= \<const0>\;
  Dbg_WDATA_13(8) <= \<const0>\;
  Dbg_WDATA_13(7) <= \<const0>\;
  Dbg_WDATA_13(6) <= \<const0>\;
  Dbg_WDATA_13(5) <= \<const0>\;
  Dbg_WDATA_13(4) <= \<const0>\;
  Dbg_WDATA_13(3) <= \<const0>\;
  Dbg_WDATA_13(2) <= \<const0>\;
  Dbg_WDATA_13(1) <= \<const0>\;
  Dbg_WDATA_13(0) <= \<const0>\;
  Dbg_WDATA_14(31) <= \<const0>\;
  Dbg_WDATA_14(30) <= \<const0>\;
  Dbg_WDATA_14(29) <= \<const0>\;
  Dbg_WDATA_14(28) <= \<const0>\;
  Dbg_WDATA_14(27) <= \<const0>\;
  Dbg_WDATA_14(26) <= \<const0>\;
  Dbg_WDATA_14(25) <= \<const0>\;
  Dbg_WDATA_14(24) <= \<const0>\;
  Dbg_WDATA_14(23) <= \<const0>\;
  Dbg_WDATA_14(22) <= \<const0>\;
  Dbg_WDATA_14(21) <= \<const0>\;
  Dbg_WDATA_14(20) <= \<const0>\;
  Dbg_WDATA_14(19) <= \<const0>\;
  Dbg_WDATA_14(18) <= \<const0>\;
  Dbg_WDATA_14(17) <= \<const0>\;
  Dbg_WDATA_14(16) <= \<const0>\;
  Dbg_WDATA_14(15) <= \<const0>\;
  Dbg_WDATA_14(14) <= \<const0>\;
  Dbg_WDATA_14(13) <= \<const0>\;
  Dbg_WDATA_14(12) <= \<const0>\;
  Dbg_WDATA_14(11) <= \<const0>\;
  Dbg_WDATA_14(10) <= \<const0>\;
  Dbg_WDATA_14(9) <= \<const0>\;
  Dbg_WDATA_14(8) <= \<const0>\;
  Dbg_WDATA_14(7) <= \<const0>\;
  Dbg_WDATA_14(6) <= \<const0>\;
  Dbg_WDATA_14(5) <= \<const0>\;
  Dbg_WDATA_14(4) <= \<const0>\;
  Dbg_WDATA_14(3) <= \<const0>\;
  Dbg_WDATA_14(2) <= \<const0>\;
  Dbg_WDATA_14(1) <= \<const0>\;
  Dbg_WDATA_14(0) <= \<const0>\;
  Dbg_WDATA_15(31) <= \<const0>\;
  Dbg_WDATA_15(30) <= \<const0>\;
  Dbg_WDATA_15(29) <= \<const0>\;
  Dbg_WDATA_15(28) <= \<const0>\;
  Dbg_WDATA_15(27) <= \<const0>\;
  Dbg_WDATA_15(26) <= \<const0>\;
  Dbg_WDATA_15(25) <= \<const0>\;
  Dbg_WDATA_15(24) <= \<const0>\;
  Dbg_WDATA_15(23) <= \<const0>\;
  Dbg_WDATA_15(22) <= \<const0>\;
  Dbg_WDATA_15(21) <= \<const0>\;
  Dbg_WDATA_15(20) <= \<const0>\;
  Dbg_WDATA_15(19) <= \<const0>\;
  Dbg_WDATA_15(18) <= \<const0>\;
  Dbg_WDATA_15(17) <= \<const0>\;
  Dbg_WDATA_15(16) <= \<const0>\;
  Dbg_WDATA_15(15) <= \<const0>\;
  Dbg_WDATA_15(14) <= \<const0>\;
  Dbg_WDATA_15(13) <= \<const0>\;
  Dbg_WDATA_15(12) <= \<const0>\;
  Dbg_WDATA_15(11) <= \<const0>\;
  Dbg_WDATA_15(10) <= \<const0>\;
  Dbg_WDATA_15(9) <= \<const0>\;
  Dbg_WDATA_15(8) <= \<const0>\;
  Dbg_WDATA_15(7) <= \<const0>\;
  Dbg_WDATA_15(6) <= \<const0>\;
  Dbg_WDATA_15(5) <= \<const0>\;
  Dbg_WDATA_15(4) <= \<const0>\;
  Dbg_WDATA_15(3) <= \<const0>\;
  Dbg_WDATA_15(2) <= \<const0>\;
  Dbg_WDATA_15(1) <= \<const0>\;
  Dbg_WDATA_15(0) <= \<const0>\;
  Dbg_WDATA_16(31) <= \<const0>\;
  Dbg_WDATA_16(30) <= \<const0>\;
  Dbg_WDATA_16(29) <= \<const0>\;
  Dbg_WDATA_16(28) <= \<const0>\;
  Dbg_WDATA_16(27) <= \<const0>\;
  Dbg_WDATA_16(26) <= \<const0>\;
  Dbg_WDATA_16(25) <= \<const0>\;
  Dbg_WDATA_16(24) <= \<const0>\;
  Dbg_WDATA_16(23) <= \<const0>\;
  Dbg_WDATA_16(22) <= \<const0>\;
  Dbg_WDATA_16(21) <= \<const0>\;
  Dbg_WDATA_16(20) <= \<const0>\;
  Dbg_WDATA_16(19) <= \<const0>\;
  Dbg_WDATA_16(18) <= \<const0>\;
  Dbg_WDATA_16(17) <= \<const0>\;
  Dbg_WDATA_16(16) <= \<const0>\;
  Dbg_WDATA_16(15) <= \<const0>\;
  Dbg_WDATA_16(14) <= \<const0>\;
  Dbg_WDATA_16(13) <= \<const0>\;
  Dbg_WDATA_16(12) <= \<const0>\;
  Dbg_WDATA_16(11) <= \<const0>\;
  Dbg_WDATA_16(10) <= \<const0>\;
  Dbg_WDATA_16(9) <= \<const0>\;
  Dbg_WDATA_16(8) <= \<const0>\;
  Dbg_WDATA_16(7) <= \<const0>\;
  Dbg_WDATA_16(6) <= \<const0>\;
  Dbg_WDATA_16(5) <= \<const0>\;
  Dbg_WDATA_16(4) <= \<const0>\;
  Dbg_WDATA_16(3) <= \<const0>\;
  Dbg_WDATA_16(2) <= \<const0>\;
  Dbg_WDATA_16(1) <= \<const0>\;
  Dbg_WDATA_16(0) <= \<const0>\;
  Dbg_WDATA_17(31) <= \<const0>\;
  Dbg_WDATA_17(30) <= \<const0>\;
  Dbg_WDATA_17(29) <= \<const0>\;
  Dbg_WDATA_17(28) <= \<const0>\;
  Dbg_WDATA_17(27) <= \<const0>\;
  Dbg_WDATA_17(26) <= \<const0>\;
  Dbg_WDATA_17(25) <= \<const0>\;
  Dbg_WDATA_17(24) <= \<const0>\;
  Dbg_WDATA_17(23) <= \<const0>\;
  Dbg_WDATA_17(22) <= \<const0>\;
  Dbg_WDATA_17(21) <= \<const0>\;
  Dbg_WDATA_17(20) <= \<const0>\;
  Dbg_WDATA_17(19) <= \<const0>\;
  Dbg_WDATA_17(18) <= \<const0>\;
  Dbg_WDATA_17(17) <= \<const0>\;
  Dbg_WDATA_17(16) <= \<const0>\;
  Dbg_WDATA_17(15) <= \<const0>\;
  Dbg_WDATA_17(14) <= \<const0>\;
  Dbg_WDATA_17(13) <= \<const0>\;
  Dbg_WDATA_17(12) <= \<const0>\;
  Dbg_WDATA_17(11) <= \<const0>\;
  Dbg_WDATA_17(10) <= \<const0>\;
  Dbg_WDATA_17(9) <= \<const0>\;
  Dbg_WDATA_17(8) <= \<const0>\;
  Dbg_WDATA_17(7) <= \<const0>\;
  Dbg_WDATA_17(6) <= \<const0>\;
  Dbg_WDATA_17(5) <= \<const0>\;
  Dbg_WDATA_17(4) <= \<const0>\;
  Dbg_WDATA_17(3) <= \<const0>\;
  Dbg_WDATA_17(2) <= \<const0>\;
  Dbg_WDATA_17(1) <= \<const0>\;
  Dbg_WDATA_17(0) <= \<const0>\;
  Dbg_WDATA_18(31) <= \<const0>\;
  Dbg_WDATA_18(30) <= \<const0>\;
  Dbg_WDATA_18(29) <= \<const0>\;
  Dbg_WDATA_18(28) <= \<const0>\;
  Dbg_WDATA_18(27) <= \<const0>\;
  Dbg_WDATA_18(26) <= \<const0>\;
  Dbg_WDATA_18(25) <= \<const0>\;
  Dbg_WDATA_18(24) <= \<const0>\;
  Dbg_WDATA_18(23) <= \<const0>\;
  Dbg_WDATA_18(22) <= \<const0>\;
  Dbg_WDATA_18(21) <= \<const0>\;
  Dbg_WDATA_18(20) <= \<const0>\;
  Dbg_WDATA_18(19) <= \<const0>\;
  Dbg_WDATA_18(18) <= \<const0>\;
  Dbg_WDATA_18(17) <= \<const0>\;
  Dbg_WDATA_18(16) <= \<const0>\;
  Dbg_WDATA_18(15) <= \<const0>\;
  Dbg_WDATA_18(14) <= \<const0>\;
  Dbg_WDATA_18(13) <= \<const0>\;
  Dbg_WDATA_18(12) <= \<const0>\;
  Dbg_WDATA_18(11) <= \<const0>\;
  Dbg_WDATA_18(10) <= \<const0>\;
  Dbg_WDATA_18(9) <= \<const0>\;
  Dbg_WDATA_18(8) <= \<const0>\;
  Dbg_WDATA_18(7) <= \<const0>\;
  Dbg_WDATA_18(6) <= \<const0>\;
  Dbg_WDATA_18(5) <= \<const0>\;
  Dbg_WDATA_18(4) <= \<const0>\;
  Dbg_WDATA_18(3) <= \<const0>\;
  Dbg_WDATA_18(2) <= \<const0>\;
  Dbg_WDATA_18(1) <= \<const0>\;
  Dbg_WDATA_18(0) <= \<const0>\;
  Dbg_WDATA_19(31) <= \<const0>\;
  Dbg_WDATA_19(30) <= \<const0>\;
  Dbg_WDATA_19(29) <= \<const0>\;
  Dbg_WDATA_19(28) <= \<const0>\;
  Dbg_WDATA_19(27) <= \<const0>\;
  Dbg_WDATA_19(26) <= \<const0>\;
  Dbg_WDATA_19(25) <= \<const0>\;
  Dbg_WDATA_19(24) <= \<const0>\;
  Dbg_WDATA_19(23) <= \<const0>\;
  Dbg_WDATA_19(22) <= \<const0>\;
  Dbg_WDATA_19(21) <= \<const0>\;
  Dbg_WDATA_19(20) <= \<const0>\;
  Dbg_WDATA_19(19) <= \<const0>\;
  Dbg_WDATA_19(18) <= \<const0>\;
  Dbg_WDATA_19(17) <= \<const0>\;
  Dbg_WDATA_19(16) <= \<const0>\;
  Dbg_WDATA_19(15) <= \<const0>\;
  Dbg_WDATA_19(14) <= \<const0>\;
  Dbg_WDATA_19(13) <= \<const0>\;
  Dbg_WDATA_19(12) <= \<const0>\;
  Dbg_WDATA_19(11) <= \<const0>\;
  Dbg_WDATA_19(10) <= \<const0>\;
  Dbg_WDATA_19(9) <= \<const0>\;
  Dbg_WDATA_19(8) <= \<const0>\;
  Dbg_WDATA_19(7) <= \<const0>\;
  Dbg_WDATA_19(6) <= \<const0>\;
  Dbg_WDATA_19(5) <= \<const0>\;
  Dbg_WDATA_19(4) <= \<const0>\;
  Dbg_WDATA_19(3) <= \<const0>\;
  Dbg_WDATA_19(2) <= \<const0>\;
  Dbg_WDATA_19(1) <= \<const0>\;
  Dbg_WDATA_19(0) <= \<const0>\;
  Dbg_WDATA_2(31) <= \<const0>\;
  Dbg_WDATA_2(30) <= \<const0>\;
  Dbg_WDATA_2(29) <= \<const0>\;
  Dbg_WDATA_2(28) <= \<const0>\;
  Dbg_WDATA_2(27) <= \<const0>\;
  Dbg_WDATA_2(26) <= \<const0>\;
  Dbg_WDATA_2(25) <= \<const0>\;
  Dbg_WDATA_2(24) <= \<const0>\;
  Dbg_WDATA_2(23) <= \<const0>\;
  Dbg_WDATA_2(22) <= \<const0>\;
  Dbg_WDATA_2(21) <= \<const0>\;
  Dbg_WDATA_2(20) <= \<const0>\;
  Dbg_WDATA_2(19) <= \<const0>\;
  Dbg_WDATA_2(18) <= \<const0>\;
  Dbg_WDATA_2(17) <= \<const0>\;
  Dbg_WDATA_2(16) <= \<const0>\;
  Dbg_WDATA_2(15) <= \<const0>\;
  Dbg_WDATA_2(14) <= \<const0>\;
  Dbg_WDATA_2(13) <= \<const0>\;
  Dbg_WDATA_2(12) <= \<const0>\;
  Dbg_WDATA_2(11) <= \<const0>\;
  Dbg_WDATA_2(10) <= \<const0>\;
  Dbg_WDATA_2(9) <= \<const0>\;
  Dbg_WDATA_2(8) <= \<const0>\;
  Dbg_WDATA_2(7) <= \<const0>\;
  Dbg_WDATA_2(6) <= \<const0>\;
  Dbg_WDATA_2(5) <= \<const0>\;
  Dbg_WDATA_2(4) <= \<const0>\;
  Dbg_WDATA_2(3) <= \<const0>\;
  Dbg_WDATA_2(2) <= \<const0>\;
  Dbg_WDATA_2(1) <= \<const0>\;
  Dbg_WDATA_2(0) <= \<const0>\;
  Dbg_WDATA_20(31) <= \<const0>\;
  Dbg_WDATA_20(30) <= \<const0>\;
  Dbg_WDATA_20(29) <= \<const0>\;
  Dbg_WDATA_20(28) <= \<const0>\;
  Dbg_WDATA_20(27) <= \<const0>\;
  Dbg_WDATA_20(26) <= \<const0>\;
  Dbg_WDATA_20(25) <= \<const0>\;
  Dbg_WDATA_20(24) <= \<const0>\;
  Dbg_WDATA_20(23) <= \<const0>\;
  Dbg_WDATA_20(22) <= \<const0>\;
  Dbg_WDATA_20(21) <= \<const0>\;
  Dbg_WDATA_20(20) <= \<const0>\;
  Dbg_WDATA_20(19) <= \<const0>\;
  Dbg_WDATA_20(18) <= \<const0>\;
  Dbg_WDATA_20(17) <= \<const0>\;
  Dbg_WDATA_20(16) <= \<const0>\;
  Dbg_WDATA_20(15) <= \<const0>\;
  Dbg_WDATA_20(14) <= \<const0>\;
  Dbg_WDATA_20(13) <= \<const0>\;
  Dbg_WDATA_20(12) <= \<const0>\;
  Dbg_WDATA_20(11) <= \<const0>\;
  Dbg_WDATA_20(10) <= \<const0>\;
  Dbg_WDATA_20(9) <= \<const0>\;
  Dbg_WDATA_20(8) <= \<const0>\;
  Dbg_WDATA_20(7) <= \<const0>\;
  Dbg_WDATA_20(6) <= \<const0>\;
  Dbg_WDATA_20(5) <= \<const0>\;
  Dbg_WDATA_20(4) <= \<const0>\;
  Dbg_WDATA_20(3) <= \<const0>\;
  Dbg_WDATA_20(2) <= \<const0>\;
  Dbg_WDATA_20(1) <= \<const0>\;
  Dbg_WDATA_20(0) <= \<const0>\;
  Dbg_WDATA_21(31) <= \<const0>\;
  Dbg_WDATA_21(30) <= \<const0>\;
  Dbg_WDATA_21(29) <= \<const0>\;
  Dbg_WDATA_21(28) <= \<const0>\;
  Dbg_WDATA_21(27) <= \<const0>\;
  Dbg_WDATA_21(26) <= \<const0>\;
  Dbg_WDATA_21(25) <= \<const0>\;
  Dbg_WDATA_21(24) <= \<const0>\;
  Dbg_WDATA_21(23) <= \<const0>\;
  Dbg_WDATA_21(22) <= \<const0>\;
  Dbg_WDATA_21(21) <= \<const0>\;
  Dbg_WDATA_21(20) <= \<const0>\;
  Dbg_WDATA_21(19) <= \<const0>\;
  Dbg_WDATA_21(18) <= \<const0>\;
  Dbg_WDATA_21(17) <= \<const0>\;
  Dbg_WDATA_21(16) <= \<const0>\;
  Dbg_WDATA_21(15) <= \<const0>\;
  Dbg_WDATA_21(14) <= \<const0>\;
  Dbg_WDATA_21(13) <= \<const0>\;
  Dbg_WDATA_21(12) <= \<const0>\;
  Dbg_WDATA_21(11) <= \<const0>\;
  Dbg_WDATA_21(10) <= \<const0>\;
  Dbg_WDATA_21(9) <= \<const0>\;
  Dbg_WDATA_21(8) <= \<const0>\;
  Dbg_WDATA_21(7) <= \<const0>\;
  Dbg_WDATA_21(6) <= \<const0>\;
  Dbg_WDATA_21(5) <= \<const0>\;
  Dbg_WDATA_21(4) <= \<const0>\;
  Dbg_WDATA_21(3) <= \<const0>\;
  Dbg_WDATA_21(2) <= \<const0>\;
  Dbg_WDATA_21(1) <= \<const0>\;
  Dbg_WDATA_21(0) <= \<const0>\;
  Dbg_WDATA_22(31) <= \<const0>\;
  Dbg_WDATA_22(30) <= \<const0>\;
  Dbg_WDATA_22(29) <= \<const0>\;
  Dbg_WDATA_22(28) <= \<const0>\;
  Dbg_WDATA_22(27) <= \<const0>\;
  Dbg_WDATA_22(26) <= \<const0>\;
  Dbg_WDATA_22(25) <= \<const0>\;
  Dbg_WDATA_22(24) <= \<const0>\;
  Dbg_WDATA_22(23) <= \<const0>\;
  Dbg_WDATA_22(22) <= \<const0>\;
  Dbg_WDATA_22(21) <= \<const0>\;
  Dbg_WDATA_22(20) <= \<const0>\;
  Dbg_WDATA_22(19) <= \<const0>\;
  Dbg_WDATA_22(18) <= \<const0>\;
  Dbg_WDATA_22(17) <= \<const0>\;
  Dbg_WDATA_22(16) <= \<const0>\;
  Dbg_WDATA_22(15) <= \<const0>\;
  Dbg_WDATA_22(14) <= \<const0>\;
  Dbg_WDATA_22(13) <= \<const0>\;
  Dbg_WDATA_22(12) <= \<const0>\;
  Dbg_WDATA_22(11) <= \<const0>\;
  Dbg_WDATA_22(10) <= \<const0>\;
  Dbg_WDATA_22(9) <= \<const0>\;
  Dbg_WDATA_22(8) <= \<const0>\;
  Dbg_WDATA_22(7) <= \<const0>\;
  Dbg_WDATA_22(6) <= \<const0>\;
  Dbg_WDATA_22(5) <= \<const0>\;
  Dbg_WDATA_22(4) <= \<const0>\;
  Dbg_WDATA_22(3) <= \<const0>\;
  Dbg_WDATA_22(2) <= \<const0>\;
  Dbg_WDATA_22(1) <= \<const0>\;
  Dbg_WDATA_22(0) <= \<const0>\;
  Dbg_WDATA_23(31) <= \<const0>\;
  Dbg_WDATA_23(30) <= \<const0>\;
  Dbg_WDATA_23(29) <= \<const0>\;
  Dbg_WDATA_23(28) <= \<const0>\;
  Dbg_WDATA_23(27) <= \<const0>\;
  Dbg_WDATA_23(26) <= \<const0>\;
  Dbg_WDATA_23(25) <= \<const0>\;
  Dbg_WDATA_23(24) <= \<const0>\;
  Dbg_WDATA_23(23) <= \<const0>\;
  Dbg_WDATA_23(22) <= \<const0>\;
  Dbg_WDATA_23(21) <= \<const0>\;
  Dbg_WDATA_23(20) <= \<const0>\;
  Dbg_WDATA_23(19) <= \<const0>\;
  Dbg_WDATA_23(18) <= \<const0>\;
  Dbg_WDATA_23(17) <= \<const0>\;
  Dbg_WDATA_23(16) <= \<const0>\;
  Dbg_WDATA_23(15) <= \<const0>\;
  Dbg_WDATA_23(14) <= \<const0>\;
  Dbg_WDATA_23(13) <= \<const0>\;
  Dbg_WDATA_23(12) <= \<const0>\;
  Dbg_WDATA_23(11) <= \<const0>\;
  Dbg_WDATA_23(10) <= \<const0>\;
  Dbg_WDATA_23(9) <= \<const0>\;
  Dbg_WDATA_23(8) <= \<const0>\;
  Dbg_WDATA_23(7) <= \<const0>\;
  Dbg_WDATA_23(6) <= \<const0>\;
  Dbg_WDATA_23(5) <= \<const0>\;
  Dbg_WDATA_23(4) <= \<const0>\;
  Dbg_WDATA_23(3) <= \<const0>\;
  Dbg_WDATA_23(2) <= \<const0>\;
  Dbg_WDATA_23(1) <= \<const0>\;
  Dbg_WDATA_23(0) <= \<const0>\;
  Dbg_WDATA_24(31) <= \<const0>\;
  Dbg_WDATA_24(30) <= \<const0>\;
  Dbg_WDATA_24(29) <= \<const0>\;
  Dbg_WDATA_24(28) <= \<const0>\;
  Dbg_WDATA_24(27) <= \<const0>\;
  Dbg_WDATA_24(26) <= \<const0>\;
  Dbg_WDATA_24(25) <= \<const0>\;
  Dbg_WDATA_24(24) <= \<const0>\;
  Dbg_WDATA_24(23) <= \<const0>\;
  Dbg_WDATA_24(22) <= \<const0>\;
  Dbg_WDATA_24(21) <= \<const0>\;
  Dbg_WDATA_24(20) <= \<const0>\;
  Dbg_WDATA_24(19) <= \<const0>\;
  Dbg_WDATA_24(18) <= \<const0>\;
  Dbg_WDATA_24(17) <= \<const0>\;
  Dbg_WDATA_24(16) <= \<const0>\;
  Dbg_WDATA_24(15) <= \<const0>\;
  Dbg_WDATA_24(14) <= \<const0>\;
  Dbg_WDATA_24(13) <= \<const0>\;
  Dbg_WDATA_24(12) <= \<const0>\;
  Dbg_WDATA_24(11) <= \<const0>\;
  Dbg_WDATA_24(10) <= \<const0>\;
  Dbg_WDATA_24(9) <= \<const0>\;
  Dbg_WDATA_24(8) <= \<const0>\;
  Dbg_WDATA_24(7) <= \<const0>\;
  Dbg_WDATA_24(6) <= \<const0>\;
  Dbg_WDATA_24(5) <= \<const0>\;
  Dbg_WDATA_24(4) <= \<const0>\;
  Dbg_WDATA_24(3) <= \<const0>\;
  Dbg_WDATA_24(2) <= \<const0>\;
  Dbg_WDATA_24(1) <= \<const0>\;
  Dbg_WDATA_24(0) <= \<const0>\;
  Dbg_WDATA_25(31) <= \<const0>\;
  Dbg_WDATA_25(30) <= \<const0>\;
  Dbg_WDATA_25(29) <= \<const0>\;
  Dbg_WDATA_25(28) <= \<const0>\;
  Dbg_WDATA_25(27) <= \<const0>\;
  Dbg_WDATA_25(26) <= \<const0>\;
  Dbg_WDATA_25(25) <= \<const0>\;
  Dbg_WDATA_25(24) <= \<const0>\;
  Dbg_WDATA_25(23) <= \<const0>\;
  Dbg_WDATA_25(22) <= \<const0>\;
  Dbg_WDATA_25(21) <= \<const0>\;
  Dbg_WDATA_25(20) <= \<const0>\;
  Dbg_WDATA_25(19) <= \<const0>\;
  Dbg_WDATA_25(18) <= \<const0>\;
  Dbg_WDATA_25(17) <= \<const0>\;
  Dbg_WDATA_25(16) <= \<const0>\;
  Dbg_WDATA_25(15) <= \<const0>\;
  Dbg_WDATA_25(14) <= \<const0>\;
  Dbg_WDATA_25(13) <= \<const0>\;
  Dbg_WDATA_25(12) <= \<const0>\;
  Dbg_WDATA_25(11) <= \<const0>\;
  Dbg_WDATA_25(10) <= \<const0>\;
  Dbg_WDATA_25(9) <= \<const0>\;
  Dbg_WDATA_25(8) <= \<const0>\;
  Dbg_WDATA_25(7) <= \<const0>\;
  Dbg_WDATA_25(6) <= \<const0>\;
  Dbg_WDATA_25(5) <= \<const0>\;
  Dbg_WDATA_25(4) <= \<const0>\;
  Dbg_WDATA_25(3) <= \<const0>\;
  Dbg_WDATA_25(2) <= \<const0>\;
  Dbg_WDATA_25(1) <= \<const0>\;
  Dbg_WDATA_25(0) <= \<const0>\;
  Dbg_WDATA_26(31) <= \<const0>\;
  Dbg_WDATA_26(30) <= \<const0>\;
  Dbg_WDATA_26(29) <= \<const0>\;
  Dbg_WDATA_26(28) <= \<const0>\;
  Dbg_WDATA_26(27) <= \<const0>\;
  Dbg_WDATA_26(26) <= \<const0>\;
  Dbg_WDATA_26(25) <= \<const0>\;
  Dbg_WDATA_26(24) <= \<const0>\;
  Dbg_WDATA_26(23) <= \<const0>\;
  Dbg_WDATA_26(22) <= \<const0>\;
  Dbg_WDATA_26(21) <= \<const0>\;
  Dbg_WDATA_26(20) <= \<const0>\;
  Dbg_WDATA_26(19) <= \<const0>\;
  Dbg_WDATA_26(18) <= \<const0>\;
  Dbg_WDATA_26(17) <= \<const0>\;
  Dbg_WDATA_26(16) <= \<const0>\;
  Dbg_WDATA_26(15) <= \<const0>\;
  Dbg_WDATA_26(14) <= \<const0>\;
  Dbg_WDATA_26(13) <= \<const0>\;
  Dbg_WDATA_26(12) <= \<const0>\;
  Dbg_WDATA_26(11) <= \<const0>\;
  Dbg_WDATA_26(10) <= \<const0>\;
  Dbg_WDATA_26(9) <= \<const0>\;
  Dbg_WDATA_26(8) <= \<const0>\;
  Dbg_WDATA_26(7) <= \<const0>\;
  Dbg_WDATA_26(6) <= \<const0>\;
  Dbg_WDATA_26(5) <= \<const0>\;
  Dbg_WDATA_26(4) <= \<const0>\;
  Dbg_WDATA_26(3) <= \<const0>\;
  Dbg_WDATA_26(2) <= \<const0>\;
  Dbg_WDATA_26(1) <= \<const0>\;
  Dbg_WDATA_26(0) <= \<const0>\;
  Dbg_WDATA_27(31) <= \<const0>\;
  Dbg_WDATA_27(30) <= \<const0>\;
  Dbg_WDATA_27(29) <= \<const0>\;
  Dbg_WDATA_27(28) <= \<const0>\;
  Dbg_WDATA_27(27) <= \<const0>\;
  Dbg_WDATA_27(26) <= \<const0>\;
  Dbg_WDATA_27(25) <= \<const0>\;
  Dbg_WDATA_27(24) <= \<const0>\;
  Dbg_WDATA_27(23) <= \<const0>\;
  Dbg_WDATA_27(22) <= \<const0>\;
  Dbg_WDATA_27(21) <= \<const0>\;
  Dbg_WDATA_27(20) <= \<const0>\;
  Dbg_WDATA_27(19) <= \<const0>\;
  Dbg_WDATA_27(18) <= \<const0>\;
  Dbg_WDATA_27(17) <= \<const0>\;
  Dbg_WDATA_27(16) <= \<const0>\;
  Dbg_WDATA_27(15) <= \<const0>\;
  Dbg_WDATA_27(14) <= \<const0>\;
  Dbg_WDATA_27(13) <= \<const0>\;
  Dbg_WDATA_27(12) <= \<const0>\;
  Dbg_WDATA_27(11) <= \<const0>\;
  Dbg_WDATA_27(10) <= \<const0>\;
  Dbg_WDATA_27(9) <= \<const0>\;
  Dbg_WDATA_27(8) <= \<const0>\;
  Dbg_WDATA_27(7) <= \<const0>\;
  Dbg_WDATA_27(6) <= \<const0>\;
  Dbg_WDATA_27(5) <= \<const0>\;
  Dbg_WDATA_27(4) <= \<const0>\;
  Dbg_WDATA_27(3) <= \<const0>\;
  Dbg_WDATA_27(2) <= \<const0>\;
  Dbg_WDATA_27(1) <= \<const0>\;
  Dbg_WDATA_27(0) <= \<const0>\;
  Dbg_WDATA_28(31) <= \<const0>\;
  Dbg_WDATA_28(30) <= \<const0>\;
  Dbg_WDATA_28(29) <= \<const0>\;
  Dbg_WDATA_28(28) <= \<const0>\;
  Dbg_WDATA_28(27) <= \<const0>\;
  Dbg_WDATA_28(26) <= \<const0>\;
  Dbg_WDATA_28(25) <= \<const0>\;
  Dbg_WDATA_28(24) <= \<const0>\;
  Dbg_WDATA_28(23) <= \<const0>\;
  Dbg_WDATA_28(22) <= \<const0>\;
  Dbg_WDATA_28(21) <= \<const0>\;
  Dbg_WDATA_28(20) <= \<const0>\;
  Dbg_WDATA_28(19) <= \<const0>\;
  Dbg_WDATA_28(18) <= \<const0>\;
  Dbg_WDATA_28(17) <= \<const0>\;
  Dbg_WDATA_28(16) <= \<const0>\;
  Dbg_WDATA_28(15) <= \<const0>\;
  Dbg_WDATA_28(14) <= \<const0>\;
  Dbg_WDATA_28(13) <= \<const0>\;
  Dbg_WDATA_28(12) <= \<const0>\;
  Dbg_WDATA_28(11) <= \<const0>\;
  Dbg_WDATA_28(10) <= \<const0>\;
  Dbg_WDATA_28(9) <= \<const0>\;
  Dbg_WDATA_28(8) <= \<const0>\;
  Dbg_WDATA_28(7) <= \<const0>\;
  Dbg_WDATA_28(6) <= \<const0>\;
  Dbg_WDATA_28(5) <= \<const0>\;
  Dbg_WDATA_28(4) <= \<const0>\;
  Dbg_WDATA_28(3) <= \<const0>\;
  Dbg_WDATA_28(2) <= \<const0>\;
  Dbg_WDATA_28(1) <= \<const0>\;
  Dbg_WDATA_28(0) <= \<const0>\;
  Dbg_WDATA_29(31) <= \<const0>\;
  Dbg_WDATA_29(30) <= \<const0>\;
  Dbg_WDATA_29(29) <= \<const0>\;
  Dbg_WDATA_29(28) <= \<const0>\;
  Dbg_WDATA_29(27) <= \<const0>\;
  Dbg_WDATA_29(26) <= \<const0>\;
  Dbg_WDATA_29(25) <= \<const0>\;
  Dbg_WDATA_29(24) <= \<const0>\;
  Dbg_WDATA_29(23) <= \<const0>\;
  Dbg_WDATA_29(22) <= \<const0>\;
  Dbg_WDATA_29(21) <= \<const0>\;
  Dbg_WDATA_29(20) <= \<const0>\;
  Dbg_WDATA_29(19) <= \<const0>\;
  Dbg_WDATA_29(18) <= \<const0>\;
  Dbg_WDATA_29(17) <= \<const0>\;
  Dbg_WDATA_29(16) <= \<const0>\;
  Dbg_WDATA_29(15) <= \<const0>\;
  Dbg_WDATA_29(14) <= \<const0>\;
  Dbg_WDATA_29(13) <= \<const0>\;
  Dbg_WDATA_29(12) <= \<const0>\;
  Dbg_WDATA_29(11) <= \<const0>\;
  Dbg_WDATA_29(10) <= \<const0>\;
  Dbg_WDATA_29(9) <= \<const0>\;
  Dbg_WDATA_29(8) <= \<const0>\;
  Dbg_WDATA_29(7) <= \<const0>\;
  Dbg_WDATA_29(6) <= \<const0>\;
  Dbg_WDATA_29(5) <= \<const0>\;
  Dbg_WDATA_29(4) <= \<const0>\;
  Dbg_WDATA_29(3) <= \<const0>\;
  Dbg_WDATA_29(2) <= \<const0>\;
  Dbg_WDATA_29(1) <= \<const0>\;
  Dbg_WDATA_29(0) <= \<const0>\;
  Dbg_WDATA_3(31) <= \<const0>\;
  Dbg_WDATA_3(30) <= \<const0>\;
  Dbg_WDATA_3(29) <= \<const0>\;
  Dbg_WDATA_3(28) <= \<const0>\;
  Dbg_WDATA_3(27) <= \<const0>\;
  Dbg_WDATA_3(26) <= \<const0>\;
  Dbg_WDATA_3(25) <= \<const0>\;
  Dbg_WDATA_3(24) <= \<const0>\;
  Dbg_WDATA_3(23) <= \<const0>\;
  Dbg_WDATA_3(22) <= \<const0>\;
  Dbg_WDATA_3(21) <= \<const0>\;
  Dbg_WDATA_3(20) <= \<const0>\;
  Dbg_WDATA_3(19) <= \<const0>\;
  Dbg_WDATA_3(18) <= \<const0>\;
  Dbg_WDATA_3(17) <= \<const0>\;
  Dbg_WDATA_3(16) <= \<const0>\;
  Dbg_WDATA_3(15) <= \<const0>\;
  Dbg_WDATA_3(14) <= \<const0>\;
  Dbg_WDATA_3(13) <= \<const0>\;
  Dbg_WDATA_3(12) <= \<const0>\;
  Dbg_WDATA_3(11) <= \<const0>\;
  Dbg_WDATA_3(10) <= \<const0>\;
  Dbg_WDATA_3(9) <= \<const0>\;
  Dbg_WDATA_3(8) <= \<const0>\;
  Dbg_WDATA_3(7) <= \<const0>\;
  Dbg_WDATA_3(6) <= \<const0>\;
  Dbg_WDATA_3(5) <= \<const0>\;
  Dbg_WDATA_3(4) <= \<const0>\;
  Dbg_WDATA_3(3) <= \<const0>\;
  Dbg_WDATA_3(2) <= \<const0>\;
  Dbg_WDATA_3(1) <= \<const0>\;
  Dbg_WDATA_3(0) <= \<const0>\;
  Dbg_WDATA_30(31) <= \<const0>\;
  Dbg_WDATA_30(30) <= \<const0>\;
  Dbg_WDATA_30(29) <= \<const0>\;
  Dbg_WDATA_30(28) <= \<const0>\;
  Dbg_WDATA_30(27) <= \<const0>\;
  Dbg_WDATA_30(26) <= \<const0>\;
  Dbg_WDATA_30(25) <= \<const0>\;
  Dbg_WDATA_30(24) <= \<const0>\;
  Dbg_WDATA_30(23) <= \<const0>\;
  Dbg_WDATA_30(22) <= \<const0>\;
  Dbg_WDATA_30(21) <= \<const0>\;
  Dbg_WDATA_30(20) <= \<const0>\;
  Dbg_WDATA_30(19) <= \<const0>\;
  Dbg_WDATA_30(18) <= \<const0>\;
  Dbg_WDATA_30(17) <= \<const0>\;
  Dbg_WDATA_30(16) <= \<const0>\;
  Dbg_WDATA_30(15) <= \<const0>\;
  Dbg_WDATA_30(14) <= \<const0>\;
  Dbg_WDATA_30(13) <= \<const0>\;
  Dbg_WDATA_30(12) <= \<const0>\;
  Dbg_WDATA_30(11) <= \<const0>\;
  Dbg_WDATA_30(10) <= \<const0>\;
  Dbg_WDATA_30(9) <= \<const0>\;
  Dbg_WDATA_30(8) <= \<const0>\;
  Dbg_WDATA_30(7) <= \<const0>\;
  Dbg_WDATA_30(6) <= \<const0>\;
  Dbg_WDATA_30(5) <= \<const0>\;
  Dbg_WDATA_30(4) <= \<const0>\;
  Dbg_WDATA_30(3) <= \<const0>\;
  Dbg_WDATA_30(2) <= \<const0>\;
  Dbg_WDATA_30(1) <= \<const0>\;
  Dbg_WDATA_30(0) <= \<const0>\;
  Dbg_WDATA_31(31) <= \<const0>\;
  Dbg_WDATA_31(30) <= \<const0>\;
  Dbg_WDATA_31(29) <= \<const0>\;
  Dbg_WDATA_31(28) <= \<const0>\;
  Dbg_WDATA_31(27) <= \<const0>\;
  Dbg_WDATA_31(26) <= \<const0>\;
  Dbg_WDATA_31(25) <= \<const0>\;
  Dbg_WDATA_31(24) <= \<const0>\;
  Dbg_WDATA_31(23) <= \<const0>\;
  Dbg_WDATA_31(22) <= \<const0>\;
  Dbg_WDATA_31(21) <= \<const0>\;
  Dbg_WDATA_31(20) <= \<const0>\;
  Dbg_WDATA_31(19) <= \<const0>\;
  Dbg_WDATA_31(18) <= \<const0>\;
  Dbg_WDATA_31(17) <= \<const0>\;
  Dbg_WDATA_31(16) <= \<const0>\;
  Dbg_WDATA_31(15) <= \<const0>\;
  Dbg_WDATA_31(14) <= \<const0>\;
  Dbg_WDATA_31(13) <= \<const0>\;
  Dbg_WDATA_31(12) <= \<const0>\;
  Dbg_WDATA_31(11) <= \<const0>\;
  Dbg_WDATA_31(10) <= \<const0>\;
  Dbg_WDATA_31(9) <= \<const0>\;
  Dbg_WDATA_31(8) <= \<const0>\;
  Dbg_WDATA_31(7) <= \<const0>\;
  Dbg_WDATA_31(6) <= \<const0>\;
  Dbg_WDATA_31(5) <= \<const0>\;
  Dbg_WDATA_31(4) <= \<const0>\;
  Dbg_WDATA_31(3) <= \<const0>\;
  Dbg_WDATA_31(2) <= \<const0>\;
  Dbg_WDATA_31(1) <= \<const0>\;
  Dbg_WDATA_31(0) <= \<const0>\;
  Dbg_WDATA_4(31) <= \<const0>\;
  Dbg_WDATA_4(30) <= \<const0>\;
  Dbg_WDATA_4(29) <= \<const0>\;
  Dbg_WDATA_4(28) <= \<const0>\;
  Dbg_WDATA_4(27) <= \<const0>\;
  Dbg_WDATA_4(26) <= \<const0>\;
  Dbg_WDATA_4(25) <= \<const0>\;
  Dbg_WDATA_4(24) <= \<const0>\;
  Dbg_WDATA_4(23) <= \<const0>\;
  Dbg_WDATA_4(22) <= \<const0>\;
  Dbg_WDATA_4(21) <= \<const0>\;
  Dbg_WDATA_4(20) <= \<const0>\;
  Dbg_WDATA_4(19) <= \<const0>\;
  Dbg_WDATA_4(18) <= \<const0>\;
  Dbg_WDATA_4(17) <= \<const0>\;
  Dbg_WDATA_4(16) <= \<const0>\;
  Dbg_WDATA_4(15) <= \<const0>\;
  Dbg_WDATA_4(14) <= \<const0>\;
  Dbg_WDATA_4(13) <= \<const0>\;
  Dbg_WDATA_4(12) <= \<const0>\;
  Dbg_WDATA_4(11) <= \<const0>\;
  Dbg_WDATA_4(10) <= \<const0>\;
  Dbg_WDATA_4(9) <= \<const0>\;
  Dbg_WDATA_4(8) <= \<const0>\;
  Dbg_WDATA_4(7) <= \<const0>\;
  Dbg_WDATA_4(6) <= \<const0>\;
  Dbg_WDATA_4(5) <= \<const0>\;
  Dbg_WDATA_4(4) <= \<const0>\;
  Dbg_WDATA_4(3) <= \<const0>\;
  Dbg_WDATA_4(2) <= \<const0>\;
  Dbg_WDATA_4(1) <= \<const0>\;
  Dbg_WDATA_4(0) <= \<const0>\;
  Dbg_WDATA_5(31) <= \<const0>\;
  Dbg_WDATA_5(30) <= \<const0>\;
  Dbg_WDATA_5(29) <= \<const0>\;
  Dbg_WDATA_5(28) <= \<const0>\;
  Dbg_WDATA_5(27) <= \<const0>\;
  Dbg_WDATA_5(26) <= \<const0>\;
  Dbg_WDATA_5(25) <= \<const0>\;
  Dbg_WDATA_5(24) <= \<const0>\;
  Dbg_WDATA_5(23) <= \<const0>\;
  Dbg_WDATA_5(22) <= \<const0>\;
  Dbg_WDATA_5(21) <= \<const0>\;
  Dbg_WDATA_5(20) <= \<const0>\;
  Dbg_WDATA_5(19) <= \<const0>\;
  Dbg_WDATA_5(18) <= \<const0>\;
  Dbg_WDATA_5(17) <= \<const0>\;
  Dbg_WDATA_5(16) <= \<const0>\;
  Dbg_WDATA_5(15) <= \<const0>\;
  Dbg_WDATA_5(14) <= \<const0>\;
  Dbg_WDATA_5(13) <= \<const0>\;
  Dbg_WDATA_5(12) <= \<const0>\;
  Dbg_WDATA_5(11) <= \<const0>\;
  Dbg_WDATA_5(10) <= \<const0>\;
  Dbg_WDATA_5(9) <= \<const0>\;
  Dbg_WDATA_5(8) <= \<const0>\;
  Dbg_WDATA_5(7) <= \<const0>\;
  Dbg_WDATA_5(6) <= \<const0>\;
  Dbg_WDATA_5(5) <= \<const0>\;
  Dbg_WDATA_5(4) <= \<const0>\;
  Dbg_WDATA_5(3) <= \<const0>\;
  Dbg_WDATA_5(2) <= \<const0>\;
  Dbg_WDATA_5(1) <= \<const0>\;
  Dbg_WDATA_5(0) <= \<const0>\;
  Dbg_WDATA_6(31) <= \<const0>\;
  Dbg_WDATA_6(30) <= \<const0>\;
  Dbg_WDATA_6(29) <= \<const0>\;
  Dbg_WDATA_6(28) <= \<const0>\;
  Dbg_WDATA_6(27) <= \<const0>\;
  Dbg_WDATA_6(26) <= \<const0>\;
  Dbg_WDATA_6(25) <= \<const0>\;
  Dbg_WDATA_6(24) <= \<const0>\;
  Dbg_WDATA_6(23) <= \<const0>\;
  Dbg_WDATA_6(22) <= \<const0>\;
  Dbg_WDATA_6(21) <= \<const0>\;
  Dbg_WDATA_6(20) <= \<const0>\;
  Dbg_WDATA_6(19) <= \<const0>\;
  Dbg_WDATA_6(18) <= \<const0>\;
  Dbg_WDATA_6(17) <= \<const0>\;
  Dbg_WDATA_6(16) <= \<const0>\;
  Dbg_WDATA_6(15) <= \<const0>\;
  Dbg_WDATA_6(14) <= \<const0>\;
  Dbg_WDATA_6(13) <= \<const0>\;
  Dbg_WDATA_6(12) <= \<const0>\;
  Dbg_WDATA_6(11) <= \<const0>\;
  Dbg_WDATA_6(10) <= \<const0>\;
  Dbg_WDATA_6(9) <= \<const0>\;
  Dbg_WDATA_6(8) <= \<const0>\;
  Dbg_WDATA_6(7) <= \<const0>\;
  Dbg_WDATA_6(6) <= \<const0>\;
  Dbg_WDATA_6(5) <= \<const0>\;
  Dbg_WDATA_6(4) <= \<const0>\;
  Dbg_WDATA_6(3) <= \<const0>\;
  Dbg_WDATA_6(2) <= \<const0>\;
  Dbg_WDATA_6(1) <= \<const0>\;
  Dbg_WDATA_6(0) <= \<const0>\;
  Dbg_WDATA_7(31) <= \<const0>\;
  Dbg_WDATA_7(30) <= \<const0>\;
  Dbg_WDATA_7(29) <= \<const0>\;
  Dbg_WDATA_7(28) <= \<const0>\;
  Dbg_WDATA_7(27) <= \<const0>\;
  Dbg_WDATA_7(26) <= \<const0>\;
  Dbg_WDATA_7(25) <= \<const0>\;
  Dbg_WDATA_7(24) <= \<const0>\;
  Dbg_WDATA_7(23) <= \<const0>\;
  Dbg_WDATA_7(22) <= \<const0>\;
  Dbg_WDATA_7(21) <= \<const0>\;
  Dbg_WDATA_7(20) <= \<const0>\;
  Dbg_WDATA_7(19) <= \<const0>\;
  Dbg_WDATA_7(18) <= \<const0>\;
  Dbg_WDATA_7(17) <= \<const0>\;
  Dbg_WDATA_7(16) <= \<const0>\;
  Dbg_WDATA_7(15) <= \<const0>\;
  Dbg_WDATA_7(14) <= \<const0>\;
  Dbg_WDATA_7(13) <= \<const0>\;
  Dbg_WDATA_7(12) <= \<const0>\;
  Dbg_WDATA_7(11) <= \<const0>\;
  Dbg_WDATA_7(10) <= \<const0>\;
  Dbg_WDATA_7(9) <= \<const0>\;
  Dbg_WDATA_7(8) <= \<const0>\;
  Dbg_WDATA_7(7) <= \<const0>\;
  Dbg_WDATA_7(6) <= \<const0>\;
  Dbg_WDATA_7(5) <= \<const0>\;
  Dbg_WDATA_7(4) <= \<const0>\;
  Dbg_WDATA_7(3) <= \<const0>\;
  Dbg_WDATA_7(2) <= \<const0>\;
  Dbg_WDATA_7(1) <= \<const0>\;
  Dbg_WDATA_7(0) <= \<const0>\;
  Dbg_WDATA_8(31) <= \<const0>\;
  Dbg_WDATA_8(30) <= \<const0>\;
  Dbg_WDATA_8(29) <= \<const0>\;
  Dbg_WDATA_8(28) <= \<const0>\;
  Dbg_WDATA_8(27) <= \<const0>\;
  Dbg_WDATA_8(26) <= \<const0>\;
  Dbg_WDATA_8(25) <= \<const0>\;
  Dbg_WDATA_8(24) <= \<const0>\;
  Dbg_WDATA_8(23) <= \<const0>\;
  Dbg_WDATA_8(22) <= \<const0>\;
  Dbg_WDATA_8(21) <= \<const0>\;
  Dbg_WDATA_8(20) <= \<const0>\;
  Dbg_WDATA_8(19) <= \<const0>\;
  Dbg_WDATA_8(18) <= \<const0>\;
  Dbg_WDATA_8(17) <= \<const0>\;
  Dbg_WDATA_8(16) <= \<const0>\;
  Dbg_WDATA_8(15) <= \<const0>\;
  Dbg_WDATA_8(14) <= \<const0>\;
  Dbg_WDATA_8(13) <= \<const0>\;
  Dbg_WDATA_8(12) <= \<const0>\;
  Dbg_WDATA_8(11) <= \<const0>\;
  Dbg_WDATA_8(10) <= \<const0>\;
  Dbg_WDATA_8(9) <= \<const0>\;
  Dbg_WDATA_8(8) <= \<const0>\;
  Dbg_WDATA_8(7) <= \<const0>\;
  Dbg_WDATA_8(6) <= \<const0>\;
  Dbg_WDATA_8(5) <= \<const0>\;
  Dbg_WDATA_8(4) <= \<const0>\;
  Dbg_WDATA_8(3) <= \<const0>\;
  Dbg_WDATA_8(2) <= \<const0>\;
  Dbg_WDATA_8(1) <= \<const0>\;
  Dbg_WDATA_8(0) <= \<const0>\;
  Dbg_WDATA_9(31) <= \<const0>\;
  Dbg_WDATA_9(30) <= \<const0>\;
  Dbg_WDATA_9(29) <= \<const0>\;
  Dbg_WDATA_9(28) <= \<const0>\;
  Dbg_WDATA_9(27) <= \<const0>\;
  Dbg_WDATA_9(26) <= \<const0>\;
  Dbg_WDATA_9(25) <= \<const0>\;
  Dbg_WDATA_9(24) <= \<const0>\;
  Dbg_WDATA_9(23) <= \<const0>\;
  Dbg_WDATA_9(22) <= \<const0>\;
  Dbg_WDATA_9(21) <= \<const0>\;
  Dbg_WDATA_9(20) <= \<const0>\;
  Dbg_WDATA_9(19) <= \<const0>\;
  Dbg_WDATA_9(18) <= \<const0>\;
  Dbg_WDATA_9(17) <= \<const0>\;
  Dbg_WDATA_9(16) <= \<const0>\;
  Dbg_WDATA_9(15) <= \<const0>\;
  Dbg_WDATA_9(14) <= \<const0>\;
  Dbg_WDATA_9(13) <= \<const0>\;
  Dbg_WDATA_9(12) <= \<const0>\;
  Dbg_WDATA_9(11) <= \<const0>\;
  Dbg_WDATA_9(10) <= \<const0>\;
  Dbg_WDATA_9(9) <= \<const0>\;
  Dbg_WDATA_9(8) <= \<const0>\;
  Dbg_WDATA_9(7) <= \<const0>\;
  Dbg_WDATA_9(6) <= \<const0>\;
  Dbg_WDATA_9(5) <= \<const0>\;
  Dbg_WDATA_9(4) <= \<const0>\;
  Dbg_WDATA_9(3) <= \<const0>\;
  Dbg_WDATA_9(2) <= \<const0>\;
  Dbg_WDATA_9(1) <= \<const0>\;
  Dbg_WDATA_9(0) <= \<const0>\;
  Dbg_WVALID_0 <= \<const0>\;
  Dbg_WVALID_1 <= \<const0>\;
  Dbg_WVALID_10 <= \<const0>\;
  Dbg_WVALID_11 <= \<const0>\;
  Dbg_WVALID_12 <= \<const0>\;
  Dbg_WVALID_13 <= \<const0>\;
  Dbg_WVALID_14 <= \<const0>\;
  Dbg_WVALID_15 <= \<const0>\;
  Dbg_WVALID_16 <= \<const0>\;
  Dbg_WVALID_17 <= \<const0>\;
  Dbg_WVALID_18 <= \<const0>\;
  Dbg_WVALID_19 <= \<const0>\;
  Dbg_WVALID_2 <= \<const0>\;
  Dbg_WVALID_20 <= \<const0>\;
  Dbg_WVALID_21 <= \<const0>\;
  Dbg_WVALID_22 <= \<const0>\;
  Dbg_WVALID_23 <= \<const0>\;
  Dbg_WVALID_24 <= \<const0>\;
  Dbg_WVALID_25 <= \<const0>\;
  Dbg_WVALID_26 <= \<const0>\;
  Dbg_WVALID_27 <= \<const0>\;
  Dbg_WVALID_28 <= \<const0>\;
  Dbg_WVALID_29 <= \<const0>\;
  Dbg_WVALID_3 <= \<const0>\;
  Dbg_WVALID_30 <= \<const0>\;
  Dbg_WVALID_31 <= \<const0>\;
  Dbg_WVALID_4 <= \<const0>\;
  Dbg_WVALID_5 <= \<const0>\;
  Dbg_WVALID_6 <= \<const0>\;
  Dbg_WVALID_7 <= \<const0>\;
  Dbg_WVALID_8 <= \<const0>\;
  Dbg_WVALID_9 <= \<const0>\;
  Ext_BRK <= \<const0>\;
  Ext_JTAG_CAPTURE <= \^ext_jtag_capture\;
  Ext_JTAG_DRCK <= \^ext_jtag_drck\;
  Ext_JTAG_SHIFT <= \^ext_jtag_shift\;
  Ext_JTAG_TDI <= \^ext_jtag_tdi\;
  Ext_JTAG_UPDATE <= \^ext_jtag_update\;
  Interrupt <= \<const0>\;
  LMB_Addr_Strobe_0 <= \<const0>\;
  LMB_Addr_Strobe_1 <= \<const0>\;
  LMB_Addr_Strobe_10 <= \<const0>\;
  LMB_Addr_Strobe_11 <= \<const0>\;
  LMB_Addr_Strobe_12 <= \<const0>\;
  LMB_Addr_Strobe_13 <= \<const0>\;
  LMB_Addr_Strobe_14 <= \<const0>\;
  LMB_Addr_Strobe_15 <= \<const0>\;
  LMB_Addr_Strobe_16 <= \<const0>\;
  LMB_Addr_Strobe_17 <= \<const0>\;
  LMB_Addr_Strobe_18 <= \<const0>\;
  LMB_Addr_Strobe_19 <= \<const0>\;
  LMB_Addr_Strobe_2 <= \<const0>\;
  LMB_Addr_Strobe_20 <= \<const0>\;
  LMB_Addr_Strobe_21 <= \<const0>\;
  LMB_Addr_Strobe_22 <= \<const0>\;
  LMB_Addr_Strobe_23 <= \<const0>\;
  LMB_Addr_Strobe_24 <= \<const0>\;
  LMB_Addr_Strobe_25 <= \<const0>\;
  LMB_Addr_Strobe_26 <= \<const0>\;
  LMB_Addr_Strobe_27 <= \<const0>\;
  LMB_Addr_Strobe_28 <= \<const0>\;
  LMB_Addr_Strobe_29 <= \<const0>\;
  LMB_Addr_Strobe_3 <= \<const0>\;
  LMB_Addr_Strobe_30 <= \<const0>\;
  LMB_Addr_Strobe_31 <= \<const0>\;
  LMB_Addr_Strobe_4 <= \<const0>\;
  LMB_Addr_Strobe_5 <= \<const0>\;
  LMB_Addr_Strobe_6 <= \<const0>\;
  LMB_Addr_Strobe_7 <= \<const0>\;
  LMB_Addr_Strobe_8 <= \<const0>\;
  LMB_Addr_Strobe_9 <= \<const0>\;
  LMB_Byte_Enable_0(0) <= \<const0>\;
  LMB_Byte_Enable_0(1) <= \<const0>\;
  LMB_Byte_Enable_0(2) <= \<const0>\;
  LMB_Byte_Enable_0(3) <= \<const0>\;
  LMB_Byte_Enable_1(0) <= \<const0>\;
  LMB_Byte_Enable_1(1) <= \<const0>\;
  LMB_Byte_Enable_1(2) <= \<const0>\;
  LMB_Byte_Enable_1(3) <= \<const0>\;
  LMB_Byte_Enable_10(0) <= \<const0>\;
  LMB_Byte_Enable_10(1) <= \<const0>\;
  LMB_Byte_Enable_10(2) <= \<const0>\;
  LMB_Byte_Enable_10(3) <= \<const0>\;
  LMB_Byte_Enable_11(0) <= \<const0>\;
  LMB_Byte_Enable_11(1) <= \<const0>\;
  LMB_Byte_Enable_11(2) <= \<const0>\;
  LMB_Byte_Enable_11(3) <= \<const0>\;
  LMB_Byte_Enable_12(0) <= \<const0>\;
  LMB_Byte_Enable_12(1) <= \<const0>\;
  LMB_Byte_Enable_12(2) <= \<const0>\;
  LMB_Byte_Enable_12(3) <= \<const0>\;
  LMB_Byte_Enable_13(0) <= \<const0>\;
  LMB_Byte_Enable_13(1) <= \<const0>\;
  LMB_Byte_Enable_13(2) <= \<const0>\;
  LMB_Byte_Enable_13(3) <= \<const0>\;
  LMB_Byte_Enable_14(0) <= \<const0>\;
  LMB_Byte_Enable_14(1) <= \<const0>\;
  LMB_Byte_Enable_14(2) <= \<const0>\;
  LMB_Byte_Enable_14(3) <= \<const0>\;
  LMB_Byte_Enable_15(0) <= \<const0>\;
  LMB_Byte_Enable_15(1) <= \<const0>\;
  LMB_Byte_Enable_15(2) <= \<const0>\;
  LMB_Byte_Enable_15(3) <= \<const0>\;
  LMB_Byte_Enable_16(0) <= \<const0>\;
  LMB_Byte_Enable_16(1) <= \<const0>\;
  LMB_Byte_Enable_16(2) <= \<const0>\;
  LMB_Byte_Enable_16(3) <= \<const0>\;
  LMB_Byte_Enable_17(0) <= \<const0>\;
  LMB_Byte_Enable_17(1) <= \<const0>\;
  LMB_Byte_Enable_17(2) <= \<const0>\;
  LMB_Byte_Enable_17(3) <= \<const0>\;
  LMB_Byte_Enable_18(0) <= \<const0>\;
  LMB_Byte_Enable_18(1) <= \<const0>\;
  LMB_Byte_Enable_18(2) <= \<const0>\;
  LMB_Byte_Enable_18(3) <= \<const0>\;
  LMB_Byte_Enable_19(0) <= \<const0>\;
  LMB_Byte_Enable_19(1) <= \<const0>\;
  LMB_Byte_Enable_19(2) <= \<const0>\;
  LMB_Byte_Enable_19(3) <= \<const0>\;
  LMB_Byte_Enable_2(0) <= \<const0>\;
  LMB_Byte_Enable_2(1) <= \<const0>\;
  LMB_Byte_Enable_2(2) <= \<const0>\;
  LMB_Byte_Enable_2(3) <= \<const0>\;
  LMB_Byte_Enable_20(0) <= \<const0>\;
  LMB_Byte_Enable_20(1) <= \<const0>\;
  LMB_Byte_Enable_20(2) <= \<const0>\;
  LMB_Byte_Enable_20(3) <= \<const0>\;
  LMB_Byte_Enable_21(0) <= \<const0>\;
  LMB_Byte_Enable_21(1) <= \<const0>\;
  LMB_Byte_Enable_21(2) <= \<const0>\;
  LMB_Byte_Enable_21(3) <= \<const0>\;
  LMB_Byte_Enable_22(0) <= \<const0>\;
  LMB_Byte_Enable_22(1) <= \<const0>\;
  LMB_Byte_Enable_22(2) <= \<const0>\;
  LMB_Byte_Enable_22(3) <= \<const0>\;
  LMB_Byte_Enable_23(0) <= \<const0>\;
  LMB_Byte_Enable_23(1) <= \<const0>\;
  LMB_Byte_Enable_23(2) <= \<const0>\;
  LMB_Byte_Enable_23(3) <= \<const0>\;
  LMB_Byte_Enable_24(0) <= \<const0>\;
  LMB_Byte_Enable_24(1) <= \<const0>\;
  LMB_Byte_Enable_24(2) <= \<const0>\;
  LMB_Byte_Enable_24(3) <= \<const0>\;
  LMB_Byte_Enable_25(0) <= \<const0>\;
  LMB_Byte_Enable_25(1) <= \<const0>\;
  LMB_Byte_Enable_25(2) <= \<const0>\;
  LMB_Byte_Enable_25(3) <= \<const0>\;
  LMB_Byte_Enable_26(0) <= \<const0>\;
  LMB_Byte_Enable_26(1) <= \<const0>\;
  LMB_Byte_Enable_26(2) <= \<const0>\;
  LMB_Byte_Enable_26(3) <= \<const0>\;
  LMB_Byte_Enable_27(0) <= \<const0>\;
  LMB_Byte_Enable_27(1) <= \<const0>\;
  LMB_Byte_Enable_27(2) <= \<const0>\;
  LMB_Byte_Enable_27(3) <= \<const0>\;
  LMB_Byte_Enable_28(0) <= \<const0>\;
  LMB_Byte_Enable_28(1) <= \<const0>\;
  LMB_Byte_Enable_28(2) <= \<const0>\;
  LMB_Byte_Enable_28(3) <= \<const0>\;
  LMB_Byte_Enable_29(0) <= \<const0>\;
  LMB_Byte_Enable_29(1) <= \<const0>\;
  LMB_Byte_Enable_29(2) <= \<const0>\;
  LMB_Byte_Enable_29(3) <= \<const0>\;
  LMB_Byte_Enable_3(0) <= \<const0>\;
  LMB_Byte_Enable_3(1) <= \<const0>\;
  LMB_Byte_Enable_3(2) <= \<const0>\;
  LMB_Byte_Enable_3(3) <= \<const0>\;
  LMB_Byte_Enable_30(0) <= \<const0>\;
  LMB_Byte_Enable_30(1) <= \<const0>\;
  LMB_Byte_Enable_30(2) <= \<const0>\;
  LMB_Byte_Enable_30(3) <= \<const0>\;
  LMB_Byte_Enable_31(0) <= \<const0>\;
  LMB_Byte_Enable_31(1) <= \<const0>\;
  LMB_Byte_Enable_31(2) <= \<const0>\;
  LMB_Byte_Enable_31(3) <= \<const0>\;
  LMB_Byte_Enable_4(0) <= \<const0>\;
  LMB_Byte_Enable_4(1) <= \<const0>\;
  LMB_Byte_Enable_4(2) <= \<const0>\;
  LMB_Byte_Enable_4(3) <= \<const0>\;
  LMB_Byte_Enable_5(0) <= \<const0>\;
  LMB_Byte_Enable_5(1) <= \<const0>\;
  LMB_Byte_Enable_5(2) <= \<const0>\;
  LMB_Byte_Enable_5(3) <= \<const0>\;
  LMB_Byte_Enable_6(0) <= \<const0>\;
  LMB_Byte_Enable_6(1) <= \<const0>\;
  LMB_Byte_Enable_6(2) <= \<const0>\;
  LMB_Byte_Enable_6(3) <= \<const0>\;
  LMB_Byte_Enable_7(0) <= \<const0>\;
  LMB_Byte_Enable_7(1) <= \<const0>\;
  LMB_Byte_Enable_7(2) <= \<const0>\;
  LMB_Byte_Enable_7(3) <= \<const0>\;
  LMB_Byte_Enable_8(0) <= \<const0>\;
  LMB_Byte_Enable_8(1) <= \<const0>\;
  LMB_Byte_Enable_8(2) <= \<const0>\;
  LMB_Byte_Enable_8(3) <= \<const0>\;
  LMB_Byte_Enable_9(0) <= \<const0>\;
  LMB_Byte_Enable_9(1) <= \<const0>\;
  LMB_Byte_Enable_9(2) <= \<const0>\;
  LMB_Byte_Enable_9(3) <= \<const0>\;
  LMB_Data_Addr_0(0) <= \<const0>\;
  LMB_Data_Addr_0(1) <= \<const0>\;
  LMB_Data_Addr_0(2) <= \<const0>\;
  LMB_Data_Addr_0(3) <= \<const0>\;
  LMB_Data_Addr_0(4) <= \<const0>\;
  LMB_Data_Addr_0(5) <= \<const0>\;
  LMB_Data_Addr_0(6) <= \<const0>\;
  LMB_Data_Addr_0(7) <= \<const0>\;
  LMB_Data_Addr_0(8) <= \<const0>\;
  LMB_Data_Addr_0(9) <= \<const0>\;
  LMB_Data_Addr_0(10) <= \<const0>\;
  LMB_Data_Addr_0(11) <= \<const0>\;
  LMB_Data_Addr_0(12) <= \<const0>\;
  LMB_Data_Addr_0(13) <= \<const0>\;
  LMB_Data_Addr_0(14) <= \<const0>\;
  LMB_Data_Addr_0(15) <= \<const0>\;
  LMB_Data_Addr_0(16) <= \<const0>\;
  LMB_Data_Addr_0(17) <= \<const0>\;
  LMB_Data_Addr_0(18) <= \<const0>\;
  LMB_Data_Addr_0(19) <= \<const0>\;
  LMB_Data_Addr_0(20) <= \<const0>\;
  LMB_Data_Addr_0(21) <= \<const0>\;
  LMB_Data_Addr_0(22) <= \<const0>\;
  LMB_Data_Addr_0(23) <= \<const0>\;
  LMB_Data_Addr_0(24) <= \<const0>\;
  LMB_Data_Addr_0(25) <= \<const0>\;
  LMB_Data_Addr_0(26) <= \<const0>\;
  LMB_Data_Addr_0(27) <= \<const0>\;
  LMB_Data_Addr_0(28) <= \<const0>\;
  LMB_Data_Addr_0(29) <= \<const0>\;
  LMB_Data_Addr_0(30) <= \<const0>\;
  LMB_Data_Addr_0(31) <= \<const0>\;
  LMB_Data_Addr_1(0) <= \<const0>\;
  LMB_Data_Addr_1(1) <= \<const0>\;
  LMB_Data_Addr_1(2) <= \<const0>\;
  LMB_Data_Addr_1(3) <= \<const0>\;
  LMB_Data_Addr_1(4) <= \<const0>\;
  LMB_Data_Addr_1(5) <= \<const0>\;
  LMB_Data_Addr_1(6) <= \<const0>\;
  LMB_Data_Addr_1(7) <= \<const0>\;
  LMB_Data_Addr_1(8) <= \<const0>\;
  LMB_Data_Addr_1(9) <= \<const0>\;
  LMB_Data_Addr_1(10) <= \<const0>\;
  LMB_Data_Addr_1(11) <= \<const0>\;
  LMB_Data_Addr_1(12) <= \<const0>\;
  LMB_Data_Addr_1(13) <= \<const0>\;
  LMB_Data_Addr_1(14) <= \<const0>\;
  LMB_Data_Addr_1(15) <= \<const0>\;
  LMB_Data_Addr_1(16) <= \<const0>\;
  LMB_Data_Addr_1(17) <= \<const0>\;
  LMB_Data_Addr_1(18) <= \<const0>\;
  LMB_Data_Addr_1(19) <= \<const0>\;
  LMB_Data_Addr_1(20) <= \<const0>\;
  LMB_Data_Addr_1(21) <= \<const0>\;
  LMB_Data_Addr_1(22) <= \<const0>\;
  LMB_Data_Addr_1(23) <= \<const0>\;
  LMB_Data_Addr_1(24) <= \<const0>\;
  LMB_Data_Addr_1(25) <= \<const0>\;
  LMB_Data_Addr_1(26) <= \<const0>\;
  LMB_Data_Addr_1(27) <= \<const0>\;
  LMB_Data_Addr_1(28) <= \<const0>\;
  LMB_Data_Addr_1(29) <= \<const0>\;
  LMB_Data_Addr_1(30) <= \<const0>\;
  LMB_Data_Addr_1(31) <= \<const0>\;
  LMB_Data_Addr_10(0) <= \<const0>\;
  LMB_Data_Addr_10(1) <= \<const0>\;
  LMB_Data_Addr_10(2) <= \<const0>\;
  LMB_Data_Addr_10(3) <= \<const0>\;
  LMB_Data_Addr_10(4) <= \<const0>\;
  LMB_Data_Addr_10(5) <= \<const0>\;
  LMB_Data_Addr_10(6) <= \<const0>\;
  LMB_Data_Addr_10(7) <= \<const0>\;
  LMB_Data_Addr_10(8) <= \<const0>\;
  LMB_Data_Addr_10(9) <= \<const0>\;
  LMB_Data_Addr_10(10) <= \<const0>\;
  LMB_Data_Addr_10(11) <= \<const0>\;
  LMB_Data_Addr_10(12) <= \<const0>\;
  LMB_Data_Addr_10(13) <= \<const0>\;
  LMB_Data_Addr_10(14) <= \<const0>\;
  LMB_Data_Addr_10(15) <= \<const0>\;
  LMB_Data_Addr_10(16) <= \<const0>\;
  LMB_Data_Addr_10(17) <= \<const0>\;
  LMB_Data_Addr_10(18) <= \<const0>\;
  LMB_Data_Addr_10(19) <= \<const0>\;
  LMB_Data_Addr_10(20) <= \<const0>\;
  LMB_Data_Addr_10(21) <= \<const0>\;
  LMB_Data_Addr_10(22) <= \<const0>\;
  LMB_Data_Addr_10(23) <= \<const0>\;
  LMB_Data_Addr_10(24) <= \<const0>\;
  LMB_Data_Addr_10(25) <= \<const0>\;
  LMB_Data_Addr_10(26) <= \<const0>\;
  LMB_Data_Addr_10(27) <= \<const0>\;
  LMB_Data_Addr_10(28) <= \<const0>\;
  LMB_Data_Addr_10(29) <= \<const0>\;
  LMB_Data_Addr_10(30) <= \<const0>\;
  LMB_Data_Addr_10(31) <= \<const0>\;
  LMB_Data_Addr_11(0) <= \<const0>\;
  LMB_Data_Addr_11(1) <= \<const0>\;
  LMB_Data_Addr_11(2) <= \<const0>\;
  LMB_Data_Addr_11(3) <= \<const0>\;
  LMB_Data_Addr_11(4) <= \<const0>\;
  LMB_Data_Addr_11(5) <= \<const0>\;
  LMB_Data_Addr_11(6) <= \<const0>\;
  LMB_Data_Addr_11(7) <= \<const0>\;
  LMB_Data_Addr_11(8) <= \<const0>\;
  LMB_Data_Addr_11(9) <= \<const0>\;
  LMB_Data_Addr_11(10) <= \<const0>\;
  LMB_Data_Addr_11(11) <= \<const0>\;
  LMB_Data_Addr_11(12) <= \<const0>\;
  LMB_Data_Addr_11(13) <= \<const0>\;
  LMB_Data_Addr_11(14) <= \<const0>\;
  LMB_Data_Addr_11(15) <= \<const0>\;
  LMB_Data_Addr_11(16) <= \<const0>\;
  LMB_Data_Addr_11(17) <= \<const0>\;
  LMB_Data_Addr_11(18) <= \<const0>\;
  LMB_Data_Addr_11(19) <= \<const0>\;
  LMB_Data_Addr_11(20) <= \<const0>\;
  LMB_Data_Addr_11(21) <= \<const0>\;
  LMB_Data_Addr_11(22) <= \<const0>\;
  LMB_Data_Addr_11(23) <= \<const0>\;
  LMB_Data_Addr_11(24) <= \<const0>\;
  LMB_Data_Addr_11(25) <= \<const0>\;
  LMB_Data_Addr_11(26) <= \<const0>\;
  LMB_Data_Addr_11(27) <= \<const0>\;
  LMB_Data_Addr_11(28) <= \<const0>\;
  LMB_Data_Addr_11(29) <= \<const0>\;
  LMB_Data_Addr_11(30) <= \<const0>\;
  LMB_Data_Addr_11(31) <= \<const0>\;
  LMB_Data_Addr_12(0) <= \<const0>\;
  LMB_Data_Addr_12(1) <= \<const0>\;
  LMB_Data_Addr_12(2) <= \<const0>\;
  LMB_Data_Addr_12(3) <= \<const0>\;
  LMB_Data_Addr_12(4) <= \<const0>\;
  LMB_Data_Addr_12(5) <= \<const0>\;
  LMB_Data_Addr_12(6) <= \<const0>\;
  LMB_Data_Addr_12(7) <= \<const0>\;
  LMB_Data_Addr_12(8) <= \<const0>\;
  LMB_Data_Addr_12(9) <= \<const0>\;
  LMB_Data_Addr_12(10) <= \<const0>\;
  LMB_Data_Addr_12(11) <= \<const0>\;
  LMB_Data_Addr_12(12) <= \<const0>\;
  LMB_Data_Addr_12(13) <= \<const0>\;
  LMB_Data_Addr_12(14) <= \<const0>\;
  LMB_Data_Addr_12(15) <= \<const0>\;
  LMB_Data_Addr_12(16) <= \<const0>\;
  LMB_Data_Addr_12(17) <= \<const0>\;
  LMB_Data_Addr_12(18) <= \<const0>\;
  LMB_Data_Addr_12(19) <= \<const0>\;
  LMB_Data_Addr_12(20) <= \<const0>\;
  LMB_Data_Addr_12(21) <= \<const0>\;
  LMB_Data_Addr_12(22) <= \<const0>\;
  LMB_Data_Addr_12(23) <= \<const0>\;
  LMB_Data_Addr_12(24) <= \<const0>\;
  LMB_Data_Addr_12(25) <= \<const0>\;
  LMB_Data_Addr_12(26) <= \<const0>\;
  LMB_Data_Addr_12(27) <= \<const0>\;
  LMB_Data_Addr_12(28) <= \<const0>\;
  LMB_Data_Addr_12(29) <= \<const0>\;
  LMB_Data_Addr_12(30) <= \<const0>\;
  LMB_Data_Addr_12(31) <= \<const0>\;
  LMB_Data_Addr_13(0) <= \<const0>\;
  LMB_Data_Addr_13(1) <= \<const0>\;
  LMB_Data_Addr_13(2) <= \<const0>\;
  LMB_Data_Addr_13(3) <= \<const0>\;
  LMB_Data_Addr_13(4) <= \<const0>\;
  LMB_Data_Addr_13(5) <= \<const0>\;
  LMB_Data_Addr_13(6) <= \<const0>\;
  LMB_Data_Addr_13(7) <= \<const0>\;
  LMB_Data_Addr_13(8) <= \<const0>\;
  LMB_Data_Addr_13(9) <= \<const0>\;
  LMB_Data_Addr_13(10) <= \<const0>\;
  LMB_Data_Addr_13(11) <= \<const0>\;
  LMB_Data_Addr_13(12) <= \<const0>\;
  LMB_Data_Addr_13(13) <= \<const0>\;
  LMB_Data_Addr_13(14) <= \<const0>\;
  LMB_Data_Addr_13(15) <= \<const0>\;
  LMB_Data_Addr_13(16) <= \<const0>\;
  LMB_Data_Addr_13(17) <= \<const0>\;
  LMB_Data_Addr_13(18) <= \<const0>\;
  LMB_Data_Addr_13(19) <= \<const0>\;
  LMB_Data_Addr_13(20) <= \<const0>\;
  LMB_Data_Addr_13(21) <= \<const0>\;
  LMB_Data_Addr_13(22) <= \<const0>\;
  LMB_Data_Addr_13(23) <= \<const0>\;
  LMB_Data_Addr_13(24) <= \<const0>\;
  LMB_Data_Addr_13(25) <= \<const0>\;
  LMB_Data_Addr_13(26) <= \<const0>\;
  LMB_Data_Addr_13(27) <= \<const0>\;
  LMB_Data_Addr_13(28) <= \<const0>\;
  LMB_Data_Addr_13(29) <= \<const0>\;
  LMB_Data_Addr_13(30) <= \<const0>\;
  LMB_Data_Addr_13(31) <= \<const0>\;
  LMB_Data_Addr_14(0) <= \<const0>\;
  LMB_Data_Addr_14(1) <= \<const0>\;
  LMB_Data_Addr_14(2) <= \<const0>\;
  LMB_Data_Addr_14(3) <= \<const0>\;
  LMB_Data_Addr_14(4) <= \<const0>\;
  LMB_Data_Addr_14(5) <= \<const0>\;
  LMB_Data_Addr_14(6) <= \<const0>\;
  LMB_Data_Addr_14(7) <= \<const0>\;
  LMB_Data_Addr_14(8) <= \<const0>\;
  LMB_Data_Addr_14(9) <= \<const0>\;
  LMB_Data_Addr_14(10) <= \<const0>\;
  LMB_Data_Addr_14(11) <= \<const0>\;
  LMB_Data_Addr_14(12) <= \<const0>\;
  LMB_Data_Addr_14(13) <= \<const0>\;
  LMB_Data_Addr_14(14) <= \<const0>\;
  LMB_Data_Addr_14(15) <= \<const0>\;
  LMB_Data_Addr_14(16) <= \<const0>\;
  LMB_Data_Addr_14(17) <= \<const0>\;
  LMB_Data_Addr_14(18) <= \<const0>\;
  LMB_Data_Addr_14(19) <= \<const0>\;
  LMB_Data_Addr_14(20) <= \<const0>\;
  LMB_Data_Addr_14(21) <= \<const0>\;
  LMB_Data_Addr_14(22) <= \<const0>\;
  LMB_Data_Addr_14(23) <= \<const0>\;
  LMB_Data_Addr_14(24) <= \<const0>\;
  LMB_Data_Addr_14(25) <= \<const0>\;
  LMB_Data_Addr_14(26) <= \<const0>\;
  LMB_Data_Addr_14(27) <= \<const0>\;
  LMB_Data_Addr_14(28) <= \<const0>\;
  LMB_Data_Addr_14(29) <= \<const0>\;
  LMB_Data_Addr_14(30) <= \<const0>\;
  LMB_Data_Addr_14(31) <= \<const0>\;
  LMB_Data_Addr_15(0) <= \<const0>\;
  LMB_Data_Addr_15(1) <= \<const0>\;
  LMB_Data_Addr_15(2) <= \<const0>\;
  LMB_Data_Addr_15(3) <= \<const0>\;
  LMB_Data_Addr_15(4) <= \<const0>\;
  LMB_Data_Addr_15(5) <= \<const0>\;
  LMB_Data_Addr_15(6) <= \<const0>\;
  LMB_Data_Addr_15(7) <= \<const0>\;
  LMB_Data_Addr_15(8) <= \<const0>\;
  LMB_Data_Addr_15(9) <= \<const0>\;
  LMB_Data_Addr_15(10) <= \<const0>\;
  LMB_Data_Addr_15(11) <= \<const0>\;
  LMB_Data_Addr_15(12) <= \<const0>\;
  LMB_Data_Addr_15(13) <= \<const0>\;
  LMB_Data_Addr_15(14) <= \<const0>\;
  LMB_Data_Addr_15(15) <= \<const0>\;
  LMB_Data_Addr_15(16) <= \<const0>\;
  LMB_Data_Addr_15(17) <= \<const0>\;
  LMB_Data_Addr_15(18) <= \<const0>\;
  LMB_Data_Addr_15(19) <= \<const0>\;
  LMB_Data_Addr_15(20) <= \<const0>\;
  LMB_Data_Addr_15(21) <= \<const0>\;
  LMB_Data_Addr_15(22) <= \<const0>\;
  LMB_Data_Addr_15(23) <= \<const0>\;
  LMB_Data_Addr_15(24) <= \<const0>\;
  LMB_Data_Addr_15(25) <= \<const0>\;
  LMB_Data_Addr_15(26) <= \<const0>\;
  LMB_Data_Addr_15(27) <= \<const0>\;
  LMB_Data_Addr_15(28) <= \<const0>\;
  LMB_Data_Addr_15(29) <= \<const0>\;
  LMB_Data_Addr_15(30) <= \<const0>\;
  LMB_Data_Addr_15(31) <= \<const0>\;
  LMB_Data_Addr_16(0) <= \<const0>\;
  LMB_Data_Addr_16(1) <= \<const0>\;
  LMB_Data_Addr_16(2) <= \<const0>\;
  LMB_Data_Addr_16(3) <= \<const0>\;
  LMB_Data_Addr_16(4) <= \<const0>\;
  LMB_Data_Addr_16(5) <= \<const0>\;
  LMB_Data_Addr_16(6) <= \<const0>\;
  LMB_Data_Addr_16(7) <= \<const0>\;
  LMB_Data_Addr_16(8) <= \<const0>\;
  LMB_Data_Addr_16(9) <= \<const0>\;
  LMB_Data_Addr_16(10) <= \<const0>\;
  LMB_Data_Addr_16(11) <= \<const0>\;
  LMB_Data_Addr_16(12) <= \<const0>\;
  LMB_Data_Addr_16(13) <= \<const0>\;
  LMB_Data_Addr_16(14) <= \<const0>\;
  LMB_Data_Addr_16(15) <= \<const0>\;
  LMB_Data_Addr_16(16) <= \<const0>\;
  LMB_Data_Addr_16(17) <= \<const0>\;
  LMB_Data_Addr_16(18) <= \<const0>\;
  LMB_Data_Addr_16(19) <= \<const0>\;
  LMB_Data_Addr_16(20) <= \<const0>\;
  LMB_Data_Addr_16(21) <= \<const0>\;
  LMB_Data_Addr_16(22) <= \<const0>\;
  LMB_Data_Addr_16(23) <= \<const0>\;
  LMB_Data_Addr_16(24) <= \<const0>\;
  LMB_Data_Addr_16(25) <= \<const0>\;
  LMB_Data_Addr_16(26) <= \<const0>\;
  LMB_Data_Addr_16(27) <= \<const0>\;
  LMB_Data_Addr_16(28) <= \<const0>\;
  LMB_Data_Addr_16(29) <= \<const0>\;
  LMB_Data_Addr_16(30) <= \<const0>\;
  LMB_Data_Addr_16(31) <= \<const0>\;
  LMB_Data_Addr_17(0) <= \<const0>\;
  LMB_Data_Addr_17(1) <= \<const0>\;
  LMB_Data_Addr_17(2) <= \<const0>\;
  LMB_Data_Addr_17(3) <= \<const0>\;
  LMB_Data_Addr_17(4) <= \<const0>\;
  LMB_Data_Addr_17(5) <= \<const0>\;
  LMB_Data_Addr_17(6) <= \<const0>\;
  LMB_Data_Addr_17(7) <= \<const0>\;
  LMB_Data_Addr_17(8) <= \<const0>\;
  LMB_Data_Addr_17(9) <= \<const0>\;
  LMB_Data_Addr_17(10) <= \<const0>\;
  LMB_Data_Addr_17(11) <= \<const0>\;
  LMB_Data_Addr_17(12) <= \<const0>\;
  LMB_Data_Addr_17(13) <= \<const0>\;
  LMB_Data_Addr_17(14) <= \<const0>\;
  LMB_Data_Addr_17(15) <= \<const0>\;
  LMB_Data_Addr_17(16) <= \<const0>\;
  LMB_Data_Addr_17(17) <= \<const0>\;
  LMB_Data_Addr_17(18) <= \<const0>\;
  LMB_Data_Addr_17(19) <= \<const0>\;
  LMB_Data_Addr_17(20) <= \<const0>\;
  LMB_Data_Addr_17(21) <= \<const0>\;
  LMB_Data_Addr_17(22) <= \<const0>\;
  LMB_Data_Addr_17(23) <= \<const0>\;
  LMB_Data_Addr_17(24) <= \<const0>\;
  LMB_Data_Addr_17(25) <= \<const0>\;
  LMB_Data_Addr_17(26) <= \<const0>\;
  LMB_Data_Addr_17(27) <= \<const0>\;
  LMB_Data_Addr_17(28) <= \<const0>\;
  LMB_Data_Addr_17(29) <= \<const0>\;
  LMB_Data_Addr_17(30) <= \<const0>\;
  LMB_Data_Addr_17(31) <= \<const0>\;
  LMB_Data_Addr_18(0) <= \<const0>\;
  LMB_Data_Addr_18(1) <= \<const0>\;
  LMB_Data_Addr_18(2) <= \<const0>\;
  LMB_Data_Addr_18(3) <= \<const0>\;
  LMB_Data_Addr_18(4) <= \<const0>\;
  LMB_Data_Addr_18(5) <= \<const0>\;
  LMB_Data_Addr_18(6) <= \<const0>\;
  LMB_Data_Addr_18(7) <= \<const0>\;
  LMB_Data_Addr_18(8) <= \<const0>\;
  LMB_Data_Addr_18(9) <= \<const0>\;
  LMB_Data_Addr_18(10) <= \<const0>\;
  LMB_Data_Addr_18(11) <= \<const0>\;
  LMB_Data_Addr_18(12) <= \<const0>\;
  LMB_Data_Addr_18(13) <= \<const0>\;
  LMB_Data_Addr_18(14) <= \<const0>\;
  LMB_Data_Addr_18(15) <= \<const0>\;
  LMB_Data_Addr_18(16) <= \<const0>\;
  LMB_Data_Addr_18(17) <= \<const0>\;
  LMB_Data_Addr_18(18) <= \<const0>\;
  LMB_Data_Addr_18(19) <= \<const0>\;
  LMB_Data_Addr_18(20) <= \<const0>\;
  LMB_Data_Addr_18(21) <= \<const0>\;
  LMB_Data_Addr_18(22) <= \<const0>\;
  LMB_Data_Addr_18(23) <= \<const0>\;
  LMB_Data_Addr_18(24) <= \<const0>\;
  LMB_Data_Addr_18(25) <= \<const0>\;
  LMB_Data_Addr_18(26) <= \<const0>\;
  LMB_Data_Addr_18(27) <= \<const0>\;
  LMB_Data_Addr_18(28) <= \<const0>\;
  LMB_Data_Addr_18(29) <= \<const0>\;
  LMB_Data_Addr_18(30) <= \<const0>\;
  LMB_Data_Addr_18(31) <= \<const0>\;
  LMB_Data_Addr_19(0) <= \<const0>\;
  LMB_Data_Addr_19(1) <= \<const0>\;
  LMB_Data_Addr_19(2) <= \<const0>\;
  LMB_Data_Addr_19(3) <= \<const0>\;
  LMB_Data_Addr_19(4) <= \<const0>\;
  LMB_Data_Addr_19(5) <= \<const0>\;
  LMB_Data_Addr_19(6) <= \<const0>\;
  LMB_Data_Addr_19(7) <= \<const0>\;
  LMB_Data_Addr_19(8) <= \<const0>\;
  LMB_Data_Addr_19(9) <= \<const0>\;
  LMB_Data_Addr_19(10) <= \<const0>\;
  LMB_Data_Addr_19(11) <= \<const0>\;
  LMB_Data_Addr_19(12) <= \<const0>\;
  LMB_Data_Addr_19(13) <= \<const0>\;
  LMB_Data_Addr_19(14) <= \<const0>\;
  LMB_Data_Addr_19(15) <= \<const0>\;
  LMB_Data_Addr_19(16) <= \<const0>\;
  LMB_Data_Addr_19(17) <= \<const0>\;
  LMB_Data_Addr_19(18) <= \<const0>\;
  LMB_Data_Addr_19(19) <= \<const0>\;
  LMB_Data_Addr_19(20) <= \<const0>\;
  LMB_Data_Addr_19(21) <= \<const0>\;
  LMB_Data_Addr_19(22) <= \<const0>\;
  LMB_Data_Addr_19(23) <= \<const0>\;
  LMB_Data_Addr_19(24) <= \<const0>\;
  LMB_Data_Addr_19(25) <= \<const0>\;
  LMB_Data_Addr_19(26) <= \<const0>\;
  LMB_Data_Addr_19(27) <= \<const0>\;
  LMB_Data_Addr_19(28) <= \<const0>\;
  LMB_Data_Addr_19(29) <= \<const0>\;
  LMB_Data_Addr_19(30) <= \<const0>\;
  LMB_Data_Addr_19(31) <= \<const0>\;
  LMB_Data_Addr_2(0) <= \<const0>\;
  LMB_Data_Addr_2(1) <= \<const0>\;
  LMB_Data_Addr_2(2) <= \<const0>\;
  LMB_Data_Addr_2(3) <= \<const0>\;
  LMB_Data_Addr_2(4) <= \<const0>\;
  LMB_Data_Addr_2(5) <= \<const0>\;
  LMB_Data_Addr_2(6) <= \<const0>\;
  LMB_Data_Addr_2(7) <= \<const0>\;
  LMB_Data_Addr_2(8) <= \<const0>\;
  LMB_Data_Addr_2(9) <= \<const0>\;
  LMB_Data_Addr_2(10) <= \<const0>\;
  LMB_Data_Addr_2(11) <= \<const0>\;
  LMB_Data_Addr_2(12) <= \<const0>\;
  LMB_Data_Addr_2(13) <= \<const0>\;
  LMB_Data_Addr_2(14) <= \<const0>\;
  LMB_Data_Addr_2(15) <= \<const0>\;
  LMB_Data_Addr_2(16) <= \<const0>\;
  LMB_Data_Addr_2(17) <= \<const0>\;
  LMB_Data_Addr_2(18) <= \<const0>\;
  LMB_Data_Addr_2(19) <= \<const0>\;
  LMB_Data_Addr_2(20) <= \<const0>\;
  LMB_Data_Addr_2(21) <= \<const0>\;
  LMB_Data_Addr_2(22) <= \<const0>\;
  LMB_Data_Addr_2(23) <= \<const0>\;
  LMB_Data_Addr_2(24) <= \<const0>\;
  LMB_Data_Addr_2(25) <= \<const0>\;
  LMB_Data_Addr_2(26) <= \<const0>\;
  LMB_Data_Addr_2(27) <= \<const0>\;
  LMB_Data_Addr_2(28) <= \<const0>\;
  LMB_Data_Addr_2(29) <= \<const0>\;
  LMB_Data_Addr_2(30) <= \<const0>\;
  LMB_Data_Addr_2(31) <= \<const0>\;
  LMB_Data_Addr_20(0) <= \<const0>\;
  LMB_Data_Addr_20(1) <= \<const0>\;
  LMB_Data_Addr_20(2) <= \<const0>\;
  LMB_Data_Addr_20(3) <= \<const0>\;
  LMB_Data_Addr_20(4) <= \<const0>\;
  LMB_Data_Addr_20(5) <= \<const0>\;
  LMB_Data_Addr_20(6) <= \<const0>\;
  LMB_Data_Addr_20(7) <= \<const0>\;
  LMB_Data_Addr_20(8) <= \<const0>\;
  LMB_Data_Addr_20(9) <= \<const0>\;
  LMB_Data_Addr_20(10) <= \<const0>\;
  LMB_Data_Addr_20(11) <= \<const0>\;
  LMB_Data_Addr_20(12) <= \<const0>\;
  LMB_Data_Addr_20(13) <= \<const0>\;
  LMB_Data_Addr_20(14) <= \<const0>\;
  LMB_Data_Addr_20(15) <= \<const0>\;
  LMB_Data_Addr_20(16) <= \<const0>\;
  LMB_Data_Addr_20(17) <= \<const0>\;
  LMB_Data_Addr_20(18) <= \<const0>\;
  LMB_Data_Addr_20(19) <= \<const0>\;
  LMB_Data_Addr_20(20) <= \<const0>\;
  LMB_Data_Addr_20(21) <= \<const0>\;
  LMB_Data_Addr_20(22) <= \<const0>\;
  LMB_Data_Addr_20(23) <= \<const0>\;
  LMB_Data_Addr_20(24) <= \<const0>\;
  LMB_Data_Addr_20(25) <= \<const0>\;
  LMB_Data_Addr_20(26) <= \<const0>\;
  LMB_Data_Addr_20(27) <= \<const0>\;
  LMB_Data_Addr_20(28) <= \<const0>\;
  LMB_Data_Addr_20(29) <= \<const0>\;
  LMB_Data_Addr_20(30) <= \<const0>\;
  LMB_Data_Addr_20(31) <= \<const0>\;
  LMB_Data_Addr_21(0) <= \<const0>\;
  LMB_Data_Addr_21(1) <= \<const0>\;
  LMB_Data_Addr_21(2) <= \<const0>\;
  LMB_Data_Addr_21(3) <= \<const0>\;
  LMB_Data_Addr_21(4) <= \<const0>\;
  LMB_Data_Addr_21(5) <= \<const0>\;
  LMB_Data_Addr_21(6) <= \<const0>\;
  LMB_Data_Addr_21(7) <= \<const0>\;
  LMB_Data_Addr_21(8) <= \<const0>\;
  LMB_Data_Addr_21(9) <= \<const0>\;
  LMB_Data_Addr_21(10) <= \<const0>\;
  LMB_Data_Addr_21(11) <= \<const0>\;
  LMB_Data_Addr_21(12) <= \<const0>\;
  LMB_Data_Addr_21(13) <= \<const0>\;
  LMB_Data_Addr_21(14) <= \<const0>\;
  LMB_Data_Addr_21(15) <= \<const0>\;
  LMB_Data_Addr_21(16) <= \<const0>\;
  LMB_Data_Addr_21(17) <= \<const0>\;
  LMB_Data_Addr_21(18) <= \<const0>\;
  LMB_Data_Addr_21(19) <= \<const0>\;
  LMB_Data_Addr_21(20) <= \<const0>\;
  LMB_Data_Addr_21(21) <= \<const0>\;
  LMB_Data_Addr_21(22) <= \<const0>\;
  LMB_Data_Addr_21(23) <= \<const0>\;
  LMB_Data_Addr_21(24) <= \<const0>\;
  LMB_Data_Addr_21(25) <= \<const0>\;
  LMB_Data_Addr_21(26) <= \<const0>\;
  LMB_Data_Addr_21(27) <= \<const0>\;
  LMB_Data_Addr_21(28) <= \<const0>\;
  LMB_Data_Addr_21(29) <= \<const0>\;
  LMB_Data_Addr_21(30) <= \<const0>\;
  LMB_Data_Addr_21(31) <= \<const0>\;
  LMB_Data_Addr_22(0) <= \<const0>\;
  LMB_Data_Addr_22(1) <= \<const0>\;
  LMB_Data_Addr_22(2) <= \<const0>\;
  LMB_Data_Addr_22(3) <= \<const0>\;
  LMB_Data_Addr_22(4) <= \<const0>\;
  LMB_Data_Addr_22(5) <= \<const0>\;
  LMB_Data_Addr_22(6) <= \<const0>\;
  LMB_Data_Addr_22(7) <= \<const0>\;
  LMB_Data_Addr_22(8) <= \<const0>\;
  LMB_Data_Addr_22(9) <= \<const0>\;
  LMB_Data_Addr_22(10) <= \<const0>\;
  LMB_Data_Addr_22(11) <= \<const0>\;
  LMB_Data_Addr_22(12) <= \<const0>\;
  LMB_Data_Addr_22(13) <= \<const0>\;
  LMB_Data_Addr_22(14) <= \<const0>\;
  LMB_Data_Addr_22(15) <= \<const0>\;
  LMB_Data_Addr_22(16) <= \<const0>\;
  LMB_Data_Addr_22(17) <= \<const0>\;
  LMB_Data_Addr_22(18) <= \<const0>\;
  LMB_Data_Addr_22(19) <= \<const0>\;
  LMB_Data_Addr_22(20) <= \<const0>\;
  LMB_Data_Addr_22(21) <= \<const0>\;
  LMB_Data_Addr_22(22) <= \<const0>\;
  LMB_Data_Addr_22(23) <= \<const0>\;
  LMB_Data_Addr_22(24) <= \<const0>\;
  LMB_Data_Addr_22(25) <= \<const0>\;
  LMB_Data_Addr_22(26) <= \<const0>\;
  LMB_Data_Addr_22(27) <= \<const0>\;
  LMB_Data_Addr_22(28) <= \<const0>\;
  LMB_Data_Addr_22(29) <= \<const0>\;
  LMB_Data_Addr_22(30) <= \<const0>\;
  LMB_Data_Addr_22(31) <= \<const0>\;
  LMB_Data_Addr_23(0) <= \<const0>\;
  LMB_Data_Addr_23(1) <= \<const0>\;
  LMB_Data_Addr_23(2) <= \<const0>\;
  LMB_Data_Addr_23(3) <= \<const0>\;
  LMB_Data_Addr_23(4) <= \<const0>\;
  LMB_Data_Addr_23(5) <= \<const0>\;
  LMB_Data_Addr_23(6) <= \<const0>\;
  LMB_Data_Addr_23(7) <= \<const0>\;
  LMB_Data_Addr_23(8) <= \<const0>\;
  LMB_Data_Addr_23(9) <= \<const0>\;
  LMB_Data_Addr_23(10) <= \<const0>\;
  LMB_Data_Addr_23(11) <= \<const0>\;
  LMB_Data_Addr_23(12) <= \<const0>\;
  LMB_Data_Addr_23(13) <= \<const0>\;
  LMB_Data_Addr_23(14) <= \<const0>\;
  LMB_Data_Addr_23(15) <= \<const0>\;
  LMB_Data_Addr_23(16) <= \<const0>\;
  LMB_Data_Addr_23(17) <= \<const0>\;
  LMB_Data_Addr_23(18) <= \<const0>\;
  LMB_Data_Addr_23(19) <= \<const0>\;
  LMB_Data_Addr_23(20) <= \<const0>\;
  LMB_Data_Addr_23(21) <= \<const0>\;
  LMB_Data_Addr_23(22) <= \<const0>\;
  LMB_Data_Addr_23(23) <= \<const0>\;
  LMB_Data_Addr_23(24) <= \<const0>\;
  LMB_Data_Addr_23(25) <= \<const0>\;
  LMB_Data_Addr_23(26) <= \<const0>\;
  LMB_Data_Addr_23(27) <= \<const0>\;
  LMB_Data_Addr_23(28) <= \<const0>\;
  LMB_Data_Addr_23(29) <= \<const0>\;
  LMB_Data_Addr_23(30) <= \<const0>\;
  LMB_Data_Addr_23(31) <= \<const0>\;
  LMB_Data_Addr_24(0) <= \<const0>\;
  LMB_Data_Addr_24(1) <= \<const0>\;
  LMB_Data_Addr_24(2) <= \<const0>\;
  LMB_Data_Addr_24(3) <= \<const0>\;
  LMB_Data_Addr_24(4) <= \<const0>\;
  LMB_Data_Addr_24(5) <= \<const0>\;
  LMB_Data_Addr_24(6) <= \<const0>\;
  LMB_Data_Addr_24(7) <= \<const0>\;
  LMB_Data_Addr_24(8) <= \<const0>\;
  LMB_Data_Addr_24(9) <= \<const0>\;
  LMB_Data_Addr_24(10) <= \<const0>\;
  LMB_Data_Addr_24(11) <= \<const0>\;
  LMB_Data_Addr_24(12) <= \<const0>\;
  LMB_Data_Addr_24(13) <= \<const0>\;
  LMB_Data_Addr_24(14) <= \<const0>\;
  LMB_Data_Addr_24(15) <= \<const0>\;
  LMB_Data_Addr_24(16) <= \<const0>\;
  LMB_Data_Addr_24(17) <= \<const0>\;
  LMB_Data_Addr_24(18) <= \<const0>\;
  LMB_Data_Addr_24(19) <= \<const0>\;
  LMB_Data_Addr_24(20) <= \<const0>\;
  LMB_Data_Addr_24(21) <= \<const0>\;
  LMB_Data_Addr_24(22) <= \<const0>\;
  LMB_Data_Addr_24(23) <= \<const0>\;
  LMB_Data_Addr_24(24) <= \<const0>\;
  LMB_Data_Addr_24(25) <= \<const0>\;
  LMB_Data_Addr_24(26) <= \<const0>\;
  LMB_Data_Addr_24(27) <= \<const0>\;
  LMB_Data_Addr_24(28) <= \<const0>\;
  LMB_Data_Addr_24(29) <= \<const0>\;
  LMB_Data_Addr_24(30) <= \<const0>\;
  LMB_Data_Addr_24(31) <= \<const0>\;
  LMB_Data_Addr_25(0) <= \<const0>\;
  LMB_Data_Addr_25(1) <= \<const0>\;
  LMB_Data_Addr_25(2) <= \<const0>\;
  LMB_Data_Addr_25(3) <= \<const0>\;
  LMB_Data_Addr_25(4) <= \<const0>\;
  LMB_Data_Addr_25(5) <= \<const0>\;
  LMB_Data_Addr_25(6) <= \<const0>\;
  LMB_Data_Addr_25(7) <= \<const0>\;
  LMB_Data_Addr_25(8) <= \<const0>\;
  LMB_Data_Addr_25(9) <= \<const0>\;
  LMB_Data_Addr_25(10) <= \<const0>\;
  LMB_Data_Addr_25(11) <= \<const0>\;
  LMB_Data_Addr_25(12) <= \<const0>\;
  LMB_Data_Addr_25(13) <= \<const0>\;
  LMB_Data_Addr_25(14) <= \<const0>\;
  LMB_Data_Addr_25(15) <= \<const0>\;
  LMB_Data_Addr_25(16) <= \<const0>\;
  LMB_Data_Addr_25(17) <= \<const0>\;
  LMB_Data_Addr_25(18) <= \<const0>\;
  LMB_Data_Addr_25(19) <= \<const0>\;
  LMB_Data_Addr_25(20) <= \<const0>\;
  LMB_Data_Addr_25(21) <= \<const0>\;
  LMB_Data_Addr_25(22) <= \<const0>\;
  LMB_Data_Addr_25(23) <= \<const0>\;
  LMB_Data_Addr_25(24) <= \<const0>\;
  LMB_Data_Addr_25(25) <= \<const0>\;
  LMB_Data_Addr_25(26) <= \<const0>\;
  LMB_Data_Addr_25(27) <= \<const0>\;
  LMB_Data_Addr_25(28) <= \<const0>\;
  LMB_Data_Addr_25(29) <= \<const0>\;
  LMB_Data_Addr_25(30) <= \<const0>\;
  LMB_Data_Addr_25(31) <= \<const0>\;
  LMB_Data_Addr_26(0) <= \<const0>\;
  LMB_Data_Addr_26(1) <= \<const0>\;
  LMB_Data_Addr_26(2) <= \<const0>\;
  LMB_Data_Addr_26(3) <= \<const0>\;
  LMB_Data_Addr_26(4) <= \<const0>\;
  LMB_Data_Addr_26(5) <= \<const0>\;
  LMB_Data_Addr_26(6) <= \<const0>\;
  LMB_Data_Addr_26(7) <= \<const0>\;
  LMB_Data_Addr_26(8) <= \<const0>\;
  LMB_Data_Addr_26(9) <= \<const0>\;
  LMB_Data_Addr_26(10) <= \<const0>\;
  LMB_Data_Addr_26(11) <= \<const0>\;
  LMB_Data_Addr_26(12) <= \<const0>\;
  LMB_Data_Addr_26(13) <= \<const0>\;
  LMB_Data_Addr_26(14) <= \<const0>\;
  LMB_Data_Addr_26(15) <= \<const0>\;
  LMB_Data_Addr_26(16) <= \<const0>\;
  LMB_Data_Addr_26(17) <= \<const0>\;
  LMB_Data_Addr_26(18) <= \<const0>\;
  LMB_Data_Addr_26(19) <= \<const0>\;
  LMB_Data_Addr_26(20) <= \<const0>\;
  LMB_Data_Addr_26(21) <= \<const0>\;
  LMB_Data_Addr_26(22) <= \<const0>\;
  LMB_Data_Addr_26(23) <= \<const0>\;
  LMB_Data_Addr_26(24) <= \<const0>\;
  LMB_Data_Addr_26(25) <= \<const0>\;
  LMB_Data_Addr_26(26) <= \<const0>\;
  LMB_Data_Addr_26(27) <= \<const0>\;
  LMB_Data_Addr_26(28) <= \<const0>\;
  LMB_Data_Addr_26(29) <= \<const0>\;
  LMB_Data_Addr_26(30) <= \<const0>\;
  LMB_Data_Addr_26(31) <= \<const0>\;
  LMB_Data_Addr_27(0) <= \<const0>\;
  LMB_Data_Addr_27(1) <= \<const0>\;
  LMB_Data_Addr_27(2) <= \<const0>\;
  LMB_Data_Addr_27(3) <= \<const0>\;
  LMB_Data_Addr_27(4) <= \<const0>\;
  LMB_Data_Addr_27(5) <= \<const0>\;
  LMB_Data_Addr_27(6) <= \<const0>\;
  LMB_Data_Addr_27(7) <= \<const0>\;
  LMB_Data_Addr_27(8) <= \<const0>\;
  LMB_Data_Addr_27(9) <= \<const0>\;
  LMB_Data_Addr_27(10) <= \<const0>\;
  LMB_Data_Addr_27(11) <= \<const0>\;
  LMB_Data_Addr_27(12) <= \<const0>\;
  LMB_Data_Addr_27(13) <= \<const0>\;
  LMB_Data_Addr_27(14) <= \<const0>\;
  LMB_Data_Addr_27(15) <= \<const0>\;
  LMB_Data_Addr_27(16) <= \<const0>\;
  LMB_Data_Addr_27(17) <= \<const0>\;
  LMB_Data_Addr_27(18) <= \<const0>\;
  LMB_Data_Addr_27(19) <= \<const0>\;
  LMB_Data_Addr_27(20) <= \<const0>\;
  LMB_Data_Addr_27(21) <= \<const0>\;
  LMB_Data_Addr_27(22) <= \<const0>\;
  LMB_Data_Addr_27(23) <= \<const0>\;
  LMB_Data_Addr_27(24) <= \<const0>\;
  LMB_Data_Addr_27(25) <= \<const0>\;
  LMB_Data_Addr_27(26) <= \<const0>\;
  LMB_Data_Addr_27(27) <= \<const0>\;
  LMB_Data_Addr_27(28) <= \<const0>\;
  LMB_Data_Addr_27(29) <= \<const0>\;
  LMB_Data_Addr_27(30) <= \<const0>\;
  LMB_Data_Addr_27(31) <= \<const0>\;
  LMB_Data_Addr_28(0) <= \<const0>\;
  LMB_Data_Addr_28(1) <= \<const0>\;
  LMB_Data_Addr_28(2) <= \<const0>\;
  LMB_Data_Addr_28(3) <= \<const0>\;
  LMB_Data_Addr_28(4) <= \<const0>\;
  LMB_Data_Addr_28(5) <= \<const0>\;
  LMB_Data_Addr_28(6) <= \<const0>\;
  LMB_Data_Addr_28(7) <= \<const0>\;
  LMB_Data_Addr_28(8) <= \<const0>\;
  LMB_Data_Addr_28(9) <= \<const0>\;
  LMB_Data_Addr_28(10) <= \<const0>\;
  LMB_Data_Addr_28(11) <= \<const0>\;
  LMB_Data_Addr_28(12) <= \<const0>\;
  LMB_Data_Addr_28(13) <= \<const0>\;
  LMB_Data_Addr_28(14) <= \<const0>\;
  LMB_Data_Addr_28(15) <= \<const0>\;
  LMB_Data_Addr_28(16) <= \<const0>\;
  LMB_Data_Addr_28(17) <= \<const0>\;
  LMB_Data_Addr_28(18) <= \<const0>\;
  LMB_Data_Addr_28(19) <= \<const0>\;
  LMB_Data_Addr_28(20) <= \<const0>\;
  LMB_Data_Addr_28(21) <= \<const0>\;
  LMB_Data_Addr_28(22) <= \<const0>\;
  LMB_Data_Addr_28(23) <= \<const0>\;
  LMB_Data_Addr_28(24) <= \<const0>\;
  LMB_Data_Addr_28(25) <= \<const0>\;
  LMB_Data_Addr_28(26) <= \<const0>\;
  LMB_Data_Addr_28(27) <= \<const0>\;
  LMB_Data_Addr_28(28) <= \<const0>\;
  LMB_Data_Addr_28(29) <= \<const0>\;
  LMB_Data_Addr_28(30) <= \<const0>\;
  LMB_Data_Addr_28(31) <= \<const0>\;
  LMB_Data_Addr_29(0) <= \<const0>\;
  LMB_Data_Addr_29(1) <= \<const0>\;
  LMB_Data_Addr_29(2) <= \<const0>\;
  LMB_Data_Addr_29(3) <= \<const0>\;
  LMB_Data_Addr_29(4) <= \<const0>\;
  LMB_Data_Addr_29(5) <= \<const0>\;
  LMB_Data_Addr_29(6) <= \<const0>\;
  LMB_Data_Addr_29(7) <= \<const0>\;
  LMB_Data_Addr_29(8) <= \<const0>\;
  LMB_Data_Addr_29(9) <= \<const0>\;
  LMB_Data_Addr_29(10) <= \<const0>\;
  LMB_Data_Addr_29(11) <= \<const0>\;
  LMB_Data_Addr_29(12) <= \<const0>\;
  LMB_Data_Addr_29(13) <= \<const0>\;
  LMB_Data_Addr_29(14) <= \<const0>\;
  LMB_Data_Addr_29(15) <= \<const0>\;
  LMB_Data_Addr_29(16) <= \<const0>\;
  LMB_Data_Addr_29(17) <= \<const0>\;
  LMB_Data_Addr_29(18) <= \<const0>\;
  LMB_Data_Addr_29(19) <= \<const0>\;
  LMB_Data_Addr_29(20) <= \<const0>\;
  LMB_Data_Addr_29(21) <= \<const0>\;
  LMB_Data_Addr_29(22) <= \<const0>\;
  LMB_Data_Addr_29(23) <= \<const0>\;
  LMB_Data_Addr_29(24) <= \<const0>\;
  LMB_Data_Addr_29(25) <= \<const0>\;
  LMB_Data_Addr_29(26) <= \<const0>\;
  LMB_Data_Addr_29(27) <= \<const0>\;
  LMB_Data_Addr_29(28) <= \<const0>\;
  LMB_Data_Addr_29(29) <= \<const0>\;
  LMB_Data_Addr_29(30) <= \<const0>\;
  LMB_Data_Addr_29(31) <= \<const0>\;
  LMB_Data_Addr_3(0) <= \<const0>\;
  LMB_Data_Addr_3(1) <= \<const0>\;
  LMB_Data_Addr_3(2) <= \<const0>\;
  LMB_Data_Addr_3(3) <= \<const0>\;
  LMB_Data_Addr_3(4) <= \<const0>\;
  LMB_Data_Addr_3(5) <= \<const0>\;
  LMB_Data_Addr_3(6) <= \<const0>\;
  LMB_Data_Addr_3(7) <= \<const0>\;
  LMB_Data_Addr_3(8) <= \<const0>\;
  LMB_Data_Addr_3(9) <= \<const0>\;
  LMB_Data_Addr_3(10) <= \<const0>\;
  LMB_Data_Addr_3(11) <= \<const0>\;
  LMB_Data_Addr_3(12) <= \<const0>\;
  LMB_Data_Addr_3(13) <= \<const0>\;
  LMB_Data_Addr_3(14) <= \<const0>\;
  LMB_Data_Addr_3(15) <= \<const0>\;
  LMB_Data_Addr_3(16) <= \<const0>\;
  LMB_Data_Addr_3(17) <= \<const0>\;
  LMB_Data_Addr_3(18) <= \<const0>\;
  LMB_Data_Addr_3(19) <= \<const0>\;
  LMB_Data_Addr_3(20) <= \<const0>\;
  LMB_Data_Addr_3(21) <= \<const0>\;
  LMB_Data_Addr_3(22) <= \<const0>\;
  LMB_Data_Addr_3(23) <= \<const0>\;
  LMB_Data_Addr_3(24) <= \<const0>\;
  LMB_Data_Addr_3(25) <= \<const0>\;
  LMB_Data_Addr_3(26) <= \<const0>\;
  LMB_Data_Addr_3(27) <= \<const0>\;
  LMB_Data_Addr_3(28) <= \<const0>\;
  LMB_Data_Addr_3(29) <= \<const0>\;
  LMB_Data_Addr_3(30) <= \<const0>\;
  LMB_Data_Addr_3(31) <= \<const0>\;
  LMB_Data_Addr_30(0) <= \<const0>\;
  LMB_Data_Addr_30(1) <= \<const0>\;
  LMB_Data_Addr_30(2) <= \<const0>\;
  LMB_Data_Addr_30(3) <= \<const0>\;
  LMB_Data_Addr_30(4) <= \<const0>\;
  LMB_Data_Addr_30(5) <= \<const0>\;
  LMB_Data_Addr_30(6) <= \<const0>\;
  LMB_Data_Addr_30(7) <= \<const0>\;
  LMB_Data_Addr_30(8) <= \<const0>\;
  LMB_Data_Addr_30(9) <= \<const0>\;
  LMB_Data_Addr_30(10) <= \<const0>\;
  LMB_Data_Addr_30(11) <= \<const0>\;
  LMB_Data_Addr_30(12) <= \<const0>\;
  LMB_Data_Addr_30(13) <= \<const0>\;
  LMB_Data_Addr_30(14) <= \<const0>\;
  LMB_Data_Addr_30(15) <= \<const0>\;
  LMB_Data_Addr_30(16) <= \<const0>\;
  LMB_Data_Addr_30(17) <= \<const0>\;
  LMB_Data_Addr_30(18) <= \<const0>\;
  LMB_Data_Addr_30(19) <= \<const0>\;
  LMB_Data_Addr_30(20) <= \<const0>\;
  LMB_Data_Addr_30(21) <= \<const0>\;
  LMB_Data_Addr_30(22) <= \<const0>\;
  LMB_Data_Addr_30(23) <= \<const0>\;
  LMB_Data_Addr_30(24) <= \<const0>\;
  LMB_Data_Addr_30(25) <= \<const0>\;
  LMB_Data_Addr_30(26) <= \<const0>\;
  LMB_Data_Addr_30(27) <= \<const0>\;
  LMB_Data_Addr_30(28) <= \<const0>\;
  LMB_Data_Addr_30(29) <= \<const0>\;
  LMB_Data_Addr_30(30) <= \<const0>\;
  LMB_Data_Addr_30(31) <= \<const0>\;
  LMB_Data_Addr_31(0) <= \<const0>\;
  LMB_Data_Addr_31(1) <= \<const0>\;
  LMB_Data_Addr_31(2) <= \<const0>\;
  LMB_Data_Addr_31(3) <= \<const0>\;
  LMB_Data_Addr_31(4) <= \<const0>\;
  LMB_Data_Addr_31(5) <= \<const0>\;
  LMB_Data_Addr_31(6) <= \<const0>\;
  LMB_Data_Addr_31(7) <= \<const0>\;
  LMB_Data_Addr_31(8) <= \<const0>\;
  LMB_Data_Addr_31(9) <= \<const0>\;
  LMB_Data_Addr_31(10) <= \<const0>\;
  LMB_Data_Addr_31(11) <= \<const0>\;
  LMB_Data_Addr_31(12) <= \<const0>\;
  LMB_Data_Addr_31(13) <= \<const0>\;
  LMB_Data_Addr_31(14) <= \<const0>\;
  LMB_Data_Addr_31(15) <= \<const0>\;
  LMB_Data_Addr_31(16) <= \<const0>\;
  LMB_Data_Addr_31(17) <= \<const0>\;
  LMB_Data_Addr_31(18) <= \<const0>\;
  LMB_Data_Addr_31(19) <= \<const0>\;
  LMB_Data_Addr_31(20) <= \<const0>\;
  LMB_Data_Addr_31(21) <= \<const0>\;
  LMB_Data_Addr_31(22) <= \<const0>\;
  LMB_Data_Addr_31(23) <= \<const0>\;
  LMB_Data_Addr_31(24) <= \<const0>\;
  LMB_Data_Addr_31(25) <= \<const0>\;
  LMB_Data_Addr_31(26) <= \<const0>\;
  LMB_Data_Addr_31(27) <= \<const0>\;
  LMB_Data_Addr_31(28) <= \<const0>\;
  LMB_Data_Addr_31(29) <= \<const0>\;
  LMB_Data_Addr_31(30) <= \<const0>\;
  LMB_Data_Addr_31(31) <= \<const0>\;
  LMB_Data_Addr_4(0) <= \<const0>\;
  LMB_Data_Addr_4(1) <= \<const0>\;
  LMB_Data_Addr_4(2) <= \<const0>\;
  LMB_Data_Addr_4(3) <= \<const0>\;
  LMB_Data_Addr_4(4) <= \<const0>\;
  LMB_Data_Addr_4(5) <= \<const0>\;
  LMB_Data_Addr_4(6) <= \<const0>\;
  LMB_Data_Addr_4(7) <= \<const0>\;
  LMB_Data_Addr_4(8) <= \<const0>\;
  LMB_Data_Addr_4(9) <= \<const0>\;
  LMB_Data_Addr_4(10) <= \<const0>\;
  LMB_Data_Addr_4(11) <= \<const0>\;
  LMB_Data_Addr_4(12) <= \<const0>\;
  LMB_Data_Addr_4(13) <= \<const0>\;
  LMB_Data_Addr_4(14) <= \<const0>\;
  LMB_Data_Addr_4(15) <= \<const0>\;
  LMB_Data_Addr_4(16) <= \<const0>\;
  LMB_Data_Addr_4(17) <= \<const0>\;
  LMB_Data_Addr_4(18) <= \<const0>\;
  LMB_Data_Addr_4(19) <= \<const0>\;
  LMB_Data_Addr_4(20) <= \<const0>\;
  LMB_Data_Addr_4(21) <= \<const0>\;
  LMB_Data_Addr_4(22) <= \<const0>\;
  LMB_Data_Addr_4(23) <= \<const0>\;
  LMB_Data_Addr_4(24) <= \<const0>\;
  LMB_Data_Addr_4(25) <= \<const0>\;
  LMB_Data_Addr_4(26) <= \<const0>\;
  LMB_Data_Addr_4(27) <= \<const0>\;
  LMB_Data_Addr_4(28) <= \<const0>\;
  LMB_Data_Addr_4(29) <= \<const0>\;
  LMB_Data_Addr_4(30) <= \<const0>\;
  LMB_Data_Addr_4(31) <= \<const0>\;
  LMB_Data_Addr_5(0) <= \<const0>\;
  LMB_Data_Addr_5(1) <= \<const0>\;
  LMB_Data_Addr_5(2) <= \<const0>\;
  LMB_Data_Addr_5(3) <= \<const0>\;
  LMB_Data_Addr_5(4) <= \<const0>\;
  LMB_Data_Addr_5(5) <= \<const0>\;
  LMB_Data_Addr_5(6) <= \<const0>\;
  LMB_Data_Addr_5(7) <= \<const0>\;
  LMB_Data_Addr_5(8) <= \<const0>\;
  LMB_Data_Addr_5(9) <= \<const0>\;
  LMB_Data_Addr_5(10) <= \<const0>\;
  LMB_Data_Addr_5(11) <= \<const0>\;
  LMB_Data_Addr_5(12) <= \<const0>\;
  LMB_Data_Addr_5(13) <= \<const0>\;
  LMB_Data_Addr_5(14) <= \<const0>\;
  LMB_Data_Addr_5(15) <= \<const0>\;
  LMB_Data_Addr_5(16) <= \<const0>\;
  LMB_Data_Addr_5(17) <= \<const0>\;
  LMB_Data_Addr_5(18) <= \<const0>\;
  LMB_Data_Addr_5(19) <= \<const0>\;
  LMB_Data_Addr_5(20) <= \<const0>\;
  LMB_Data_Addr_5(21) <= \<const0>\;
  LMB_Data_Addr_5(22) <= \<const0>\;
  LMB_Data_Addr_5(23) <= \<const0>\;
  LMB_Data_Addr_5(24) <= \<const0>\;
  LMB_Data_Addr_5(25) <= \<const0>\;
  LMB_Data_Addr_5(26) <= \<const0>\;
  LMB_Data_Addr_5(27) <= \<const0>\;
  LMB_Data_Addr_5(28) <= \<const0>\;
  LMB_Data_Addr_5(29) <= \<const0>\;
  LMB_Data_Addr_5(30) <= \<const0>\;
  LMB_Data_Addr_5(31) <= \<const0>\;
  LMB_Data_Addr_6(0) <= \<const0>\;
  LMB_Data_Addr_6(1) <= \<const0>\;
  LMB_Data_Addr_6(2) <= \<const0>\;
  LMB_Data_Addr_6(3) <= \<const0>\;
  LMB_Data_Addr_6(4) <= \<const0>\;
  LMB_Data_Addr_6(5) <= \<const0>\;
  LMB_Data_Addr_6(6) <= \<const0>\;
  LMB_Data_Addr_6(7) <= \<const0>\;
  LMB_Data_Addr_6(8) <= \<const0>\;
  LMB_Data_Addr_6(9) <= \<const0>\;
  LMB_Data_Addr_6(10) <= \<const0>\;
  LMB_Data_Addr_6(11) <= \<const0>\;
  LMB_Data_Addr_6(12) <= \<const0>\;
  LMB_Data_Addr_6(13) <= \<const0>\;
  LMB_Data_Addr_6(14) <= \<const0>\;
  LMB_Data_Addr_6(15) <= \<const0>\;
  LMB_Data_Addr_6(16) <= \<const0>\;
  LMB_Data_Addr_6(17) <= \<const0>\;
  LMB_Data_Addr_6(18) <= \<const0>\;
  LMB_Data_Addr_6(19) <= \<const0>\;
  LMB_Data_Addr_6(20) <= \<const0>\;
  LMB_Data_Addr_6(21) <= \<const0>\;
  LMB_Data_Addr_6(22) <= \<const0>\;
  LMB_Data_Addr_6(23) <= \<const0>\;
  LMB_Data_Addr_6(24) <= \<const0>\;
  LMB_Data_Addr_6(25) <= \<const0>\;
  LMB_Data_Addr_6(26) <= \<const0>\;
  LMB_Data_Addr_6(27) <= \<const0>\;
  LMB_Data_Addr_6(28) <= \<const0>\;
  LMB_Data_Addr_6(29) <= \<const0>\;
  LMB_Data_Addr_6(30) <= \<const0>\;
  LMB_Data_Addr_6(31) <= \<const0>\;
  LMB_Data_Addr_7(0) <= \<const0>\;
  LMB_Data_Addr_7(1) <= \<const0>\;
  LMB_Data_Addr_7(2) <= \<const0>\;
  LMB_Data_Addr_7(3) <= \<const0>\;
  LMB_Data_Addr_7(4) <= \<const0>\;
  LMB_Data_Addr_7(5) <= \<const0>\;
  LMB_Data_Addr_7(6) <= \<const0>\;
  LMB_Data_Addr_7(7) <= \<const0>\;
  LMB_Data_Addr_7(8) <= \<const0>\;
  LMB_Data_Addr_7(9) <= \<const0>\;
  LMB_Data_Addr_7(10) <= \<const0>\;
  LMB_Data_Addr_7(11) <= \<const0>\;
  LMB_Data_Addr_7(12) <= \<const0>\;
  LMB_Data_Addr_7(13) <= \<const0>\;
  LMB_Data_Addr_7(14) <= \<const0>\;
  LMB_Data_Addr_7(15) <= \<const0>\;
  LMB_Data_Addr_7(16) <= \<const0>\;
  LMB_Data_Addr_7(17) <= \<const0>\;
  LMB_Data_Addr_7(18) <= \<const0>\;
  LMB_Data_Addr_7(19) <= \<const0>\;
  LMB_Data_Addr_7(20) <= \<const0>\;
  LMB_Data_Addr_7(21) <= \<const0>\;
  LMB_Data_Addr_7(22) <= \<const0>\;
  LMB_Data_Addr_7(23) <= \<const0>\;
  LMB_Data_Addr_7(24) <= \<const0>\;
  LMB_Data_Addr_7(25) <= \<const0>\;
  LMB_Data_Addr_7(26) <= \<const0>\;
  LMB_Data_Addr_7(27) <= \<const0>\;
  LMB_Data_Addr_7(28) <= \<const0>\;
  LMB_Data_Addr_7(29) <= \<const0>\;
  LMB_Data_Addr_7(30) <= \<const0>\;
  LMB_Data_Addr_7(31) <= \<const0>\;
  LMB_Data_Addr_8(0) <= \<const0>\;
  LMB_Data_Addr_8(1) <= \<const0>\;
  LMB_Data_Addr_8(2) <= \<const0>\;
  LMB_Data_Addr_8(3) <= \<const0>\;
  LMB_Data_Addr_8(4) <= \<const0>\;
  LMB_Data_Addr_8(5) <= \<const0>\;
  LMB_Data_Addr_8(6) <= \<const0>\;
  LMB_Data_Addr_8(7) <= \<const0>\;
  LMB_Data_Addr_8(8) <= \<const0>\;
  LMB_Data_Addr_8(9) <= \<const0>\;
  LMB_Data_Addr_8(10) <= \<const0>\;
  LMB_Data_Addr_8(11) <= \<const0>\;
  LMB_Data_Addr_8(12) <= \<const0>\;
  LMB_Data_Addr_8(13) <= \<const0>\;
  LMB_Data_Addr_8(14) <= \<const0>\;
  LMB_Data_Addr_8(15) <= \<const0>\;
  LMB_Data_Addr_8(16) <= \<const0>\;
  LMB_Data_Addr_8(17) <= \<const0>\;
  LMB_Data_Addr_8(18) <= \<const0>\;
  LMB_Data_Addr_8(19) <= \<const0>\;
  LMB_Data_Addr_8(20) <= \<const0>\;
  LMB_Data_Addr_8(21) <= \<const0>\;
  LMB_Data_Addr_8(22) <= \<const0>\;
  LMB_Data_Addr_8(23) <= \<const0>\;
  LMB_Data_Addr_8(24) <= \<const0>\;
  LMB_Data_Addr_8(25) <= \<const0>\;
  LMB_Data_Addr_8(26) <= \<const0>\;
  LMB_Data_Addr_8(27) <= \<const0>\;
  LMB_Data_Addr_8(28) <= \<const0>\;
  LMB_Data_Addr_8(29) <= \<const0>\;
  LMB_Data_Addr_8(30) <= \<const0>\;
  LMB_Data_Addr_8(31) <= \<const0>\;
  LMB_Data_Addr_9(0) <= \<const0>\;
  LMB_Data_Addr_9(1) <= \<const0>\;
  LMB_Data_Addr_9(2) <= \<const0>\;
  LMB_Data_Addr_9(3) <= \<const0>\;
  LMB_Data_Addr_9(4) <= \<const0>\;
  LMB_Data_Addr_9(5) <= \<const0>\;
  LMB_Data_Addr_9(6) <= \<const0>\;
  LMB_Data_Addr_9(7) <= \<const0>\;
  LMB_Data_Addr_9(8) <= \<const0>\;
  LMB_Data_Addr_9(9) <= \<const0>\;
  LMB_Data_Addr_9(10) <= \<const0>\;
  LMB_Data_Addr_9(11) <= \<const0>\;
  LMB_Data_Addr_9(12) <= \<const0>\;
  LMB_Data_Addr_9(13) <= \<const0>\;
  LMB_Data_Addr_9(14) <= \<const0>\;
  LMB_Data_Addr_9(15) <= \<const0>\;
  LMB_Data_Addr_9(16) <= \<const0>\;
  LMB_Data_Addr_9(17) <= \<const0>\;
  LMB_Data_Addr_9(18) <= \<const0>\;
  LMB_Data_Addr_9(19) <= \<const0>\;
  LMB_Data_Addr_9(20) <= \<const0>\;
  LMB_Data_Addr_9(21) <= \<const0>\;
  LMB_Data_Addr_9(22) <= \<const0>\;
  LMB_Data_Addr_9(23) <= \<const0>\;
  LMB_Data_Addr_9(24) <= \<const0>\;
  LMB_Data_Addr_9(25) <= \<const0>\;
  LMB_Data_Addr_9(26) <= \<const0>\;
  LMB_Data_Addr_9(27) <= \<const0>\;
  LMB_Data_Addr_9(28) <= \<const0>\;
  LMB_Data_Addr_9(29) <= \<const0>\;
  LMB_Data_Addr_9(30) <= \<const0>\;
  LMB_Data_Addr_9(31) <= \<const0>\;
  LMB_Data_Write_0(0) <= \<const0>\;
  LMB_Data_Write_0(1) <= \<const0>\;
  LMB_Data_Write_0(2) <= \<const0>\;
  LMB_Data_Write_0(3) <= \<const0>\;
  LMB_Data_Write_0(4) <= \<const0>\;
  LMB_Data_Write_0(5) <= \<const0>\;
  LMB_Data_Write_0(6) <= \<const0>\;
  LMB_Data_Write_0(7) <= \<const0>\;
  LMB_Data_Write_0(8) <= \<const0>\;
  LMB_Data_Write_0(9) <= \<const0>\;
  LMB_Data_Write_0(10) <= \<const0>\;
  LMB_Data_Write_0(11) <= \<const0>\;
  LMB_Data_Write_0(12) <= \<const0>\;
  LMB_Data_Write_0(13) <= \<const0>\;
  LMB_Data_Write_0(14) <= \<const0>\;
  LMB_Data_Write_0(15) <= \<const0>\;
  LMB_Data_Write_0(16) <= \<const0>\;
  LMB_Data_Write_0(17) <= \<const0>\;
  LMB_Data_Write_0(18) <= \<const0>\;
  LMB_Data_Write_0(19) <= \<const0>\;
  LMB_Data_Write_0(20) <= \<const0>\;
  LMB_Data_Write_0(21) <= \<const0>\;
  LMB_Data_Write_0(22) <= \<const0>\;
  LMB_Data_Write_0(23) <= \<const0>\;
  LMB_Data_Write_0(24) <= \<const0>\;
  LMB_Data_Write_0(25) <= \<const0>\;
  LMB_Data_Write_0(26) <= \<const0>\;
  LMB_Data_Write_0(27) <= \<const0>\;
  LMB_Data_Write_0(28) <= \<const0>\;
  LMB_Data_Write_0(29) <= \<const0>\;
  LMB_Data_Write_0(30) <= \<const0>\;
  LMB_Data_Write_0(31) <= \<const0>\;
  LMB_Data_Write_1(0) <= \<const0>\;
  LMB_Data_Write_1(1) <= \<const0>\;
  LMB_Data_Write_1(2) <= \<const0>\;
  LMB_Data_Write_1(3) <= \<const0>\;
  LMB_Data_Write_1(4) <= \<const0>\;
  LMB_Data_Write_1(5) <= \<const0>\;
  LMB_Data_Write_1(6) <= \<const0>\;
  LMB_Data_Write_1(7) <= \<const0>\;
  LMB_Data_Write_1(8) <= \<const0>\;
  LMB_Data_Write_1(9) <= \<const0>\;
  LMB_Data_Write_1(10) <= \<const0>\;
  LMB_Data_Write_1(11) <= \<const0>\;
  LMB_Data_Write_1(12) <= \<const0>\;
  LMB_Data_Write_1(13) <= \<const0>\;
  LMB_Data_Write_1(14) <= \<const0>\;
  LMB_Data_Write_1(15) <= \<const0>\;
  LMB_Data_Write_1(16) <= \<const0>\;
  LMB_Data_Write_1(17) <= \<const0>\;
  LMB_Data_Write_1(18) <= \<const0>\;
  LMB_Data_Write_1(19) <= \<const0>\;
  LMB_Data_Write_1(20) <= \<const0>\;
  LMB_Data_Write_1(21) <= \<const0>\;
  LMB_Data_Write_1(22) <= \<const0>\;
  LMB_Data_Write_1(23) <= \<const0>\;
  LMB_Data_Write_1(24) <= \<const0>\;
  LMB_Data_Write_1(25) <= \<const0>\;
  LMB_Data_Write_1(26) <= \<const0>\;
  LMB_Data_Write_1(27) <= \<const0>\;
  LMB_Data_Write_1(28) <= \<const0>\;
  LMB_Data_Write_1(29) <= \<const0>\;
  LMB_Data_Write_1(30) <= \<const0>\;
  LMB_Data_Write_1(31) <= \<const0>\;
  LMB_Data_Write_10(0) <= \<const0>\;
  LMB_Data_Write_10(1) <= \<const0>\;
  LMB_Data_Write_10(2) <= \<const0>\;
  LMB_Data_Write_10(3) <= \<const0>\;
  LMB_Data_Write_10(4) <= \<const0>\;
  LMB_Data_Write_10(5) <= \<const0>\;
  LMB_Data_Write_10(6) <= \<const0>\;
  LMB_Data_Write_10(7) <= \<const0>\;
  LMB_Data_Write_10(8) <= \<const0>\;
  LMB_Data_Write_10(9) <= \<const0>\;
  LMB_Data_Write_10(10) <= \<const0>\;
  LMB_Data_Write_10(11) <= \<const0>\;
  LMB_Data_Write_10(12) <= \<const0>\;
  LMB_Data_Write_10(13) <= \<const0>\;
  LMB_Data_Write_10(14) <= \<const0>\;
  LMB_Data_Write_10(15) <= \<const0>\;
  LMB_Data_Write_10(16) <= \<const0>\;
  LMB_Data_Write_10(17) <= \<const0>\;
  LMB_Data_Write_10(18) <= \<const0>\;
  LMB_Data_Write_10(19) <= \<const0>\;
  LMB_Data_Write_10(20) <= \<const0>\;
  LMB_Data_Write_10(21) <= \<const0>\;
  LMB_Data_Write_10(22) <= \<const0>\;
  LMB_Data_Write_10(23) <= \<const0>\;
  LMB_Data_Write_10(24) <= \<const0>\;
  LMB_Data_Write_10(25) <= \<const0>\;
  LMB_Data_Write_10(26) <= \<const0>\;
  LMB_Data_Write_10(27) <= \<const0>\;
  LMB_Data_Write_10(28) <= \<const0>\;
  LMB_Data_Write_10(29) <= \<const0>\;
  LMB_Data_Write_10(30) <= \<const0>\;
  LMB_Data_Write_10(31) <= \<const0>\;
  LMB_Data_Write_11(0) <= \<const0>\;
  LMB_Data_Write_11(1) <= \<const0>\;
  LMB_Data_Write_11(2) <= \<const0>\;
  LMB_Data_Write_11(3) <= \<const0>\;
  LMB_Data_Write_11(4) <= \<const0>\;
  LMB_Data_Write_11(5) <= \<const0>\;
  LMB_Data_Write_11(6) <= \<const0>\;
  LMB_Data_Write_11(7) <= \<const0>\;
  LMB_Data_Write_11(8) <= \<const0>\;
  LMB_Data_Write_11(9) <= \<const0>\;
  LMB_Data_Write_11(10) <= \<const0>\;
  LMB_Data_Write_11(11) <= \<const0>\;
  LMB_Data_Write_11(12) <= \<const0>\;
  LMB_Data_Write_11(13) <= \<const0>\;
  LMB_Data_Write_11(14) <= \<const0>\;
  LMB_Data_Write_11(15) <= \<const0>\;
  LMB_Data_Write_11(16) <= \<const0>\;
  LMB_Data_Write_11(17) <= \<const0>\;
  LMB_Data_Write_11(18) <= \<const0>\;
  LMB_Data_Write_11(19) <= \<const0>\;
  LMB_Data_Write_11(20) <= \<const0>\;
  LMB_Data_Write_11(21) <= \<const0>\;
  LMB_Data_Write_11(22) <= \<const0>\;
  LMB_Data_Write_11(23) <= \<const0>\;
  LMB_Data_Write_11(24) <= \<const0>\;
  LMB_Data_Write_11(25) <= \<const0>\;
  LMB_Data_Write_11(26) <= \<const0>\;
  LMB_Data_Write_11(27) <= \<const0>\;
  LMB_Data_Write_11(28) <= \<const0>\;
  LMB_Data_Write_11(29) <= \<const0>\;
  LMB_Data_Write_11(30) <= \<const0>\;
  LMB_Data_Write_11(31) <= \<const0>\;
  LMB_Data_Write_12(0) <= \<const0>\;
  LMB_Data_Write_12(1) <= \<const0>\;
  LMB_Data_Write_12(2) <= \<const0>\;
  LMB_Data_Write_12(3) <= \<const0>\;
  LMB_Data_Write_12(4) <= \<const0>\;
  LMB_Data_Write_12(5) <= \<const0>\;
  LMB_Data_Write_12(6) <= \<const0>\;
  LMB_Data_Write_12(7) <= \<const0>\;
  LMB_Data_Write_12(8) <= \<const0>\;
  LMB_Data_Write_12(9) <= \<const0>\;
  LMB_Data_Write_12(10) <= \<const0>\;
  LMB_Data_Write_12(11) <= \<const0>\;
  LMB_Data_Write_12(12) <= \<const0>\;
  LMB_Data_Write_12(13) <= \<const0>\;
  LMB_Data_Write_12(14) <= \<const0>\;
  LMB_Data_Write_12(15) <= \<const0>\;
  LMB_Data_Write_12(16) <= \<const0>\;
  LMB_Data_Write_12(17) <= \<const0>\;
  LMB_Data_Write_12(18) <= \<const0>\;
  LMB_Data_Write_12(19) <= \<const0>\;
  LMB_Data_Write_12(20) <= \<const0>\;
  LMB_Data_Write_12(21) <= \<const0>\;
  LMB_Data_Write_12(22) <= \<const0>\;
  LMB_Data_Write_12(23) <= \<const0>\;
  LMB_Data_Write_12(24) <= \<const0>\;
  LMB_Data_Write_12(25) <= \<const0>\;
  LMB_Data_Write_12(26) <= \<const0>\;
  LMB_Data_Write_12(27) <= \<const0>\;
  LMB_Data_Write_12(28) <= \<const0>\;
  LMB_Data_Write_12(29) <= \<const0>\;
  LMB_Data_Write_12(30) <= \<const0>\;
  LMB_Data_Write_12(31) <= \<const0>\;
  LMB_Data_Write_13(0) <= \<const0>\;
  LMB_Data_Write_13(1) <= \<const0>\;
  LMB_Data_Write_13(2) <= \<const0>\;
  LMB_Data_Write_13(3) <= \<const0>\;
  LMB_Data_Write_13(4) <= \<const0>\;
  LMB_Data_Write_13(5) <= \<const0>\;
  LMB_Data_Write_13(6) <= \<const0>\;
  LMB_Data_Write_13(7) <= \<const0>\;
  LMB_Data_Write_13(8) <= \<const0>\;
  LMB_Data_Write_13(9) <= \<const0>\;
  LMB_Data_Write_13(10) <= \<const0>\;
  LMB_Data_Write_13(11) <= \<const0>\;
  LMB_Data_Write_13(12) <= \<const0>\;
  LMB_Data_Write_13(13) <= \<const0>\;
  LMB_Data_Write_13(14) <= \<const0>\;
  LMB_Data_Write_13(15) <= \<const0>\;
  LMB_Data_Write_13(16) <= \<const0>\;
  LMB_Data_Write_13(17) <= \<const0>\;
  LMB_Data_Write_13(18) <= \<const0>\;
  LMB_Data_Write_13(19) <= \<const0>\;
  LMB_Data_Write_13(20) <= \<const0>\;
  LMB_Data_Write_13(21) <= \<const0>\;
  LMB_Data_Write_13(22) <= \<const0>\;
  LMB_Data_Write_13(23) <= \<const0>\;
  LMB_Data_Write_13(24) <= \<const0>\;
  LMB_Data_Write_13(25) <= \<const0>\;
  LMB_Data_Write_13(26) <= \<const0>\;
  LMB_Data_Write_13(27) <= \<const0>\;
  LMB_Data_Write_13(28) <= \<const0>\;
  LMB_Data_Write_13(29) <= \<const0>\;
  LMB_Data_Write_13(30) <= \<const0>\;
  LMB_Data_Write_13(31) <= \<const0>\;
  LMB_Data_Write_14(0) <= \<const0>\;
  LMB_Data_Write_14(1) <= \<const0>\;
  LMB_Data_Write_14(2) <= \<const0>\;
  LMB_Data_Write_14(3) <= \<const0>\;
  LMB_Data_Write_14(4) <= \<const0>\;
  LMB_Data_Write_14(5) <= \<const0>\;
  LMB_Data_Write_14(6) <= \<const0>\;
  LMB_Data_Write_14(7) <= \<const0>\;
  LMB_Data_Write_14(8) <= \<const0>\;
  LMB_Data_Write_14(9) <= \<const0>\;
  LMB_Data_Write_14(10) <= \<const0>\;
  LMB_Data_Write_14(11) <= \<const0>\;
  LMB_Data_Write_14(12) <= \<const0>\;
  LMB_Data_Write_14(13) <= \<const0>\;
  LMB_Data_Write_14(14) <= \<const0>\;
  LMB_Data_Write_14(15) <= \<const0>\;
  LMB_Data_Write_14(16) <= \<const0>\;
  LMB_Data_Write_14(17) <= \<const0>\;
  LMB_Data_Write_14(18) <= \<const0>\;
  LMB_Data_Write_14(19) <= \<const0>\;
  LMB_Data_Write_14(20) <= \<const0>\;
  LMB_Data_Write_14(21) <= \<const0>\;
  LMB_Data_Write_14(22) <= \<const0>\;
  LMB_Data_Write_14(23) <= \<const0>\;
  LMB_Data_Write_14(24) <= \<const0>\;
  LMB_Data_Write_14(25) <= \<const0>\;
  LMB_Data_Write_14(26) <= \<const0>\;
  LMB_Data_Write_14(27) <= \<const0>\;
  LMB_Data_Write_14(28) <= \<const0>\;
  LMB_Data_Write_14(29) <= \<const0>\;
  LMB_Data_Write_14(30) <= \<const0>\;
  LMB_Data_Write_14(31) <= \<const0>\;
  LMB_Data_Write_15(0) <= \<const0>\;
  LMB_Data_Write_15(1) <= \<const0>\;
  LMB_Data_Write_15(2) <= \<const0>\;
  LMB_Data_Write_15(3) <= \<const0>\;
  LMB_Data_Write_15(4) <= \<const0>\;
  LMB_Data_Write_15(5) <= \<const0>\;
  LMB_Data_Write_15(6) <= \<const0>\;
  LMB_Data_Write_15(7) <= \<const0>\;
  LMB_Data_Write_15(8) <= \<const0>\;
  LMB_Data_Write_15(9) <= \<const0>\;
  LMB_Data_Write_15(10) <= \<const0>\;
  LMB_Data_Write_15(11) <= \<const0>\;
  LMB_Data_Write_15(12) <= \<const0>\;
  LMB_Data_Write_15(13) <= \<const0>\;
  LMB_Data_Write_15(14) <= \<const0>\;
  LMB_Data_Write_15(15) <= \<const0>\;
  LMB_Data_Write_15(16) <= \<const0>\;
  LMB_Data_Write_15(17) <= \<const0>\;
  LMB_Data_Write_15(18) <= \<const0>\;
  LMB_Data_Write_15(19) <= \<const0>\;
  LMB_Data_Write_15(20) <= \<const0>\;
  LMB_Data_Write_15(21) <= \<const0>\;
  LMB_Data_Write_15(22) <= \<const0>\;
  LMB_Data_Write_15(23) <= \<const0>\;
  LMB_Data_Write_15(24) <= \<const0>\;
  LMB_Data_Write_15(25) <= \<const0>\;
  LMB_Data_Write_15(26) <= \<const0>\;
  LMB_Data_Write_15(27) <= \<const0>\;
  LMB_Data_Write_15(28) <= \<const0>\;
  LMB_Data_Write_15(29) <= \<const0>\;
  LMB_Data_Write_15(30) <= \<const0>\;
  LMB_Data_Write_15(31) <= \<const0>\;
  LMB_Data_Write_16(0) <= \<const0>\;
  LMB_Data_Write_16(1) <= \<const0>\;
  LMB_Data_Write_16(2) <= \<const0>\;
  LMB_Data_Write_16(3) <= \<const0>\;
  LMB_Data_Write_16(4) <= \<const0>\;
  LMB_Data_Write_16(5) <= \<const0>\;
  LMB_Data_Write_16(6) <= \<const0>\;
  LMB_Data_Write_16(7) <= \<const0>\;
  LMB_Data_Write_16(8) <= \<const0>\;
  LMB_Data_Write_16(9) <= \<const0>\;
  LMB_Data_Write_16(10) <= \<const0>\;
  LMB_Data_Write_16(11) <= \<const0>\;
  LMB_Data_Write_16(12) <= \<const0>\;
  LMB_Data_Write_16(13) <= \<const0>\;
  LMB_Data_Write_16(14) <= \<const0>\;
  LMB_Data_Write_16(15) <= \<const0>\;
  LMB_Data_Write_16(16) <= \<const0>\;
  LMB_Data_Write_16(17) <= \<const0>\;
  LMB_Data_Write_16(18) <= \<const0>\;
  LMB_Data_Write_16(19) <= \<const0>\;
  LMB_Data_Write_16(20) <= \<const0>\;
  LMB_Data_Write_16(21) <= \<const0>\;
  LMB_Data_Write_16(22) <= \<const0>\;
  LMB_Data_Write_16(23) <= \<const0>\;
  LMB_Data_Write_16(24) <= \<const0>\;
  LMB_Data_Write_16(25) <= \<const0>\;
  LMB_Data_Write_16(26) <= \<const0>\;
  LMB_Data_Write_16(27) <= \<const0>\;
  LMB_Data_Write_16(28) <= \<const0>\;
  LMB_Data_Write_16(29) <= \<const0>\;
  LMB_Data_Write_16(30) <= \<const0>\;
  LMB_Data_Write_16(31) <= \<const0>\;
  LMB_Data_Write_17(0) <= \<const0>\;
  LMB_Data_Write_17(1) <= \<const0>\;
  LMB_Data_Write_17(2) <= \<const0>\;
  LMB_Data_Write_17(3) <= \<const0>\;
  LMB_Data_Write_17(4) <= \<const0>\;
  LMB_Data_Write_17(5) <= \<const0>\;
  LMB_Data_Write_17(6) <= \<const0>\;
  LMB_Data_Write_17(7) <= \<const0>\;
  LMB_Data_Write_17(8) <= \<const0>\;
  LMB_Data_Write_17(9) <= \<const0>\;
  LMB_Data_Write_17(10) <= \<const0>\;
  LMB_Data_Write_17(11) <= \<const0>\;
  LMB_Data_Write_17(12) <= \<const0>\;
  LMB_Data_Write_17(13) <= \<const0>\;
  LMB_Data_Write_17(14) <= \<const0>\;
  LMB_Data_Write_17(15) <= \<const0>\;
  LMB_Data_Write_17(16) <= \<const0>\;
  LMB_Data_Write_17(17) <= \<const0>\;
  LMB_Data_Write_17(18) <= \<const0>\;
  LMB_Data_Write_17(19) <= \<const0>\;
  LMB_Data_Write_17(20) <= \<const0>\;
  LMB_Data_Write_17(21) <= \<const0>\;
  LMB_Data_Write_17(22) <= \<const0>\;
  LMB_Data_Write_17(23) <= \<const0>\;
  LMB_Data_Write_17(24) <= \<const0>\;
  LMB_Data_Write_17(25) <= \<const0>\;
  LMB_Data_Write_17(26) <= \<const0>\;
  LMB_Data_Write_17(27) <= \<const0>\;
  LMB_Data_Write_17(28) <= \<const0>\;
  LMB_Data_Write_17(29) <= \<const0>\;
  LMB_Data_Write_17(30) <= \<const0>\;
  LMB_Data_Write_17(31) <= \<const0>\;
  LMB_Data_Write_18(0) <= \<const0>\;
  LMB_Data_Write_18(1) <= \<const0>\;
  LMB_Data_Write_18(2) <= \<const0>\;
  LMB_Data_Write_18(3) <= \<const0>\;
  LMB_Data_Write_18(4) <= \<const0>\;
  LMB_Data_Write_18(5) <= \<const0>\;
  LMB_Data_Write_18(6) <= \<const0>\;
  LMB_Data_Write_18(7) <= \<const0>\;
  LMB_Data_Write_18(8) <= \<const0>\;
  LMB_Data_Write_18(9) <= \<const0>\;
  LMB_Data_Write_18(10) <= \<const0>\;
  LMB_Data_Write_18(11) <= \<const0>\;
  LMB_Data_Write_18(12) <= \<const0>\;
  LMB_Data_Write_18(13) <= \<const0>\;
  LMB_Data_Write_18(14) <= \<const0>\;
  LMB_Data_Write_18(15) <= \<const0>\;
  LMB_Data_Write_18(16) <= \<const0>\;
  LMB_Data_Write_18(17) <= \<const0>\;
  LMB_Data_Write_18(18) <= \<const0>\;
  LMB_Data_Write_18(19) <= \<const0>\;
  LMB_Data_Write_18(20) <= \<const0>\;
  LMB_Data_Write_18(21) <= \<const0>\;
  LMB_Data_Write_18(22) <= \<const0>\;
  LMB_Data_Write_18(23) <= \<const0>\;
  LMB_Data_Write_18(24) <= \<const0>\;
  LMB_Data_Write_18(25) <= \<const0>\;
  LMB_Data_Write_18(26) <= \<const0>\;
  LMB_Data_Write_18(27) <= \<const0>\;
  LMB_Data_Write_18(28) <= \<const0>\;
  LMB_Data_Write_18(29) <= \<const0>\;
  LMB_Data_Write_18(30) <= \<const0>\;
  LMB_Data_Write_18(31) <= \<const0>\;
  LMB_Data_Write_19(0) <= \<const0>\;
  LMB_Data_Write_19(1) <= \<const0>\;
  LMB_Data_Write_19(2) <= \<const0>\;
  LMB_Data_Write_19(3) <= \<const0>\;
  LMB_Data_Write_19(4) <= \<const0>\;
  LMB_Data_Write_19(5) <= \<const0>\;
  LMB_Data_Write_19(6) <= \<const0>\;
  LMB_Data_Write_19(7) <= \<const0>\;
  LMB_Data_Write_19(8) <= \<const0>\;
  LMB_Data_Write_19(9) <= \<const0>\;
  LMB_Data_Write_19(10) <= \<const0>\;
  LMB_Data_Write_19(11) <= \<const0>\;
  LMB_Data_Write_19(12) <= \<const0>\;
  LMB_Data_Write_19(13) <= \<const0>\;
  LMB_Data_Write_19(14) <= \<const0>\;
  LMB_Data_Write_19(15) <= \<const0>\;
  LMB_Data_Write_19(16) <= \<const0>\;
  LMB_Data_Write_19(17) <= \<const0>\;
  LMB_Data_Write_19(18) <= \<const0>\;
  LMB_Data_Write_19(19) <= \<const0>\;
  LMB_Data_Write_19(20) <= \<const0>\;
  LMB_Data_Write_19(21) <= \<const0>\;
  LMB_Data_Write_19(22) <= \<const0>\;
  LMB_Data_Write_19(23) <= \<const0>\;
  LMB_Data_Write_19(24) <= \<const0>\;
  LMB_Data_Write_19(25) <= \<const0>\;
  LMB_Data_Write_19(26) <= \<const0>\;
  LMB_Data_Write_19(27) <= \<const0>\;
  LMB_Data_Write_19(28) <= \<const0>\;
  LMB_Data_Write_19(29) <= \<const0>\;
  LMB_Data_Write_19(30) <= \<const0>\;
  LMB_Data_Write_19(31) <= \<const0>\;
  LMB_Data_Write_2(0) <= \<const0>\;
  LMB_Data_Write_2(1) <= \<const0>\;
  LMB_Data_Write_2(2) <= \<const0>\;
  LMB_Data_Write_2(3) <= \<const0>\;
  LMB_Data_Write_2(4) <= \<const0>\;
  LMB_Data_Write_2(5) <= \<const0>\;
  LMB_Data_Write_2(6) <= \<const0>\;
  LMB_Data_Write_2(7) <= \<const0>\;
  LMB_Data_Write_2(8) <= \<const0>\;
  LMB_Data_Write_2(9) <= \<const0>\;
  LMB_Data_Write_2(10) <= \<const0>\;
  LMB_Data_Write_2(11) <= \<const0>\;
  LMB_Data_Write_2(12) <= \<const0>\;
  LMB_Data_Write_2(13) <= \<const0>\;
  LMB_Data_Write_2(14) <= \<const0>\;
  LMB_Data_Write_2(15) <= \<const0>\;
  LMB_Data_Write_2(16) <= \<const0>\;
  LMB_Data_Write_2(17) <= \<const0>\;
  LMB_Data_Write_2(18) <= \<const0>\;
  LMB_Data_Write_2(19) <= \<const0>\;
  LMB_Data_Write_2(20) <= \<const0>\;
  LMB_Data_Write_2(21) <= \<const0>\;
  LMB_Data_Write_2(22) <= \<const0>\;
  LMB_Data_Write_2(23) <= \<const0>\;
  LMB_Data_Write_2(24) <= \<const0>\;
  LMB_Data_Write_2(25) <= \<const0>\;
  LMB_Data_Write_2(26) <= \<const0>\;
  LMB_Data_Write_2(27) <= \<const0>\;
  LMB_Data_Write_2(28) <= \<const0>\;
  LMB_Data_Write_2(29) <= \<const0>\;
  LMB_Data_Write_2(30) <= \<const0>\;
  LMB_Data_Write_2(31) <= \<const0>\;
  LMB_Data_Write_20(0) <= \<const0>\;
  LMB_Data_Write_20(1) <= \<const0>\;
  LMB_Data_Write_20(2) <= \<const0>\;
  LMB_Data_Write_20(3) <= \<const0>\;
  LMB_Data_Write_20(4) <= \<const0>\;
  LMB_Data_Write_20(5) <= \<const0>\;
  LMB_Data_Write_20(6) <= \<const0>\;
  LMB_Data_Write_20(7) <= \<const0>\;
  LMB_Data_Write_20(8) <= \<const0>\;
  LMB_Data_Write_20(9) <= \<const0>\;
  LMB_Data_Write_20(10) <= \<const0>\;
  LMB_Data_Write_20(11) <= \<const0>\;
  LMB_Data_Write_20(12) <= \<const0>\;
  LMB_Data_Write_20(13) <= \<const0>\;
  LMB_Data_Write_20(14) <= \<const0>\;
  LMB_Data_Write_20(15) <= \<const0>\;
  LMB_Data_Write_20(16) <= \<const0>\;
  LMB_Data_Write_20(17) <= \<const0>\;
  LMB_Data_Write_20(18) <= \<const0>\;
  LMB_Data_Write_20(19) <= \<const0>\;
  LMB_Data_Write_20(20) <= \<const0>\;
  LMB_Data_Write_20(21) <= \<const0>\;
  LMB_Data_Write_20(22) <= \<const0>\;
  LMB_Data_Write_20(23) <= \<const0>\;
  LMB_Data_Write_20(24) <= \<const0>\;
  LMB_Data_Write_20(25) <= \<const0>\;
  LMB_Data_Write_20(26) <= \<const0>\;
  LMB_Data_Write_20(27) <= \<const0>\;
  LMB_Data_Write_20(28) <= \<const0>\;
  LMB_Data_Write_20(29) <= \<const0>\;
  LMB_Data_Write_20(30) <= \<const0>\;
  LMB_Data_Write_20(31) <= \<const0>\;
  LMB_Data_Write_21(0) <= \<const0>\;
  LMB_Data_Write_21(1) <= \<const0>\;
  LMB_Data_Write_21(2) <= \<const0>\;
  LMB_Data_Write_21(3) <= \<const0>\;
  LMB_Data_Write_21(4) <= \<const0>\;
  LMB_Data_Write_21(5) <= \<const0>\;
  LMB_Data_Write_21(6) <= \<const0>\;
  LMB_Data_Write_21(7) <= \<const0>\;
  LMB_Data_Write_21(8) <= \<const0>\;
  LMB_Data_Write_21(9) <= \<const0>\;
  LMB_Data_Write_21(10) <= \<const0>\;
  LMB_Data_Write_21(11) <= \<const0>\;
  LMB_Data_Write_21(12) <= \<const0>\;
  LMB_Data_Write_21(13) <= \<const0>\;
  LMB_Data_Write_21(14) <= \<const0>\;
  LMB_Data_Write_21(15) <= \<const0>\;
  LMB_Data_Write_21(16) <= \<const0>\;
  LMB_Data_Write_21(17) <= \<const0>\;
  LMB_Data_Write_21(18) <= \<const0>\;
  LMB_Data_Write_21(19) <= \<const0>\;
  LMB_Data_Write_21(20) <= \<const0>\;
  LMB_Data_Write_21(21) <= \<const0>\;
  LMB_Data_Write_21(22) <= \<const0>\;
  LMB_Data_Write_21(23) <= \<const0>\;
  LMB_Data_Write_21(24) <= \<const0>\;
  LMB_Data_Write_21(25) <= \<const0>\;
  LMB_Data_Write_21(26) <= \<const0>\;
  LMB_Data_Write_21(27) <= \<const0>\;
  LMB_Data_Write_21(28) <= \<const0>\;
  LMB_Data_Write_21(29) <= \<const0>\;
  LMB_Data_Write_21(30) <= \<const0>\;
  LMB_Data_Write_21(31) <= \<const0>\;
  LMB_Data_Write_22(0) <= \<const0>\;
  LMB_Data_Write_22(1) <= \<const0>\;
  LMB_Data_Write_22(2) <= \<const0>\;
  LMB_Data_Write_22(3) <= \<const0>\;
  LMB_Data_Write_22(4) <= \<const0>\;
  LMB_Data_Write_22(5) <= \<const0>\;
  LMB_Data_Write_22(6) <= \<const0>\;
  LMB_Data_Write_22(7) <= \<const0>\;
  LMB_Data_Write_22(8) <= \<const0>\;
  LMB_Data_Write_22(9) <= \<const0>\;
  LMB_Data_Write_22(10) <= \<const0>\;
  LMB_Data_Write_22(11) <= \<const0>\;
  LMB_Data_Write_22(12) <= \<const0>\;
  LMB_Data_Write_22(13) <= \<const0>\;
  LMB_Data_Write_22(14) <= \<const0>\;
  LMB_Data_Write_22(15) <= \<const0>\;
  LMB_Data_Write_22(16) <= \<const0>\;
  LMB_Data_Write_22(17) <= \<const0>\;
  LMB_Data_Write_22(18) <= \<const0>\;
  LMB_Data_Write_22(19) <= \<const0>\;
  LMB_Data_Write_22(20) <= \<const0>\;
  LMB_Data_Write_22(21) <= \<const0>\;
  LMB_Data_Write_22(22) <= \<const0>\;
  LMB_Data_Write_22(23) <= \<const0>\;
  LMB_Data_Write_22(24) <= \<const0>\;
  LMB_Data_Write_22(25) <= \<const0>\;
  LMB_Data_Write_22(26) <= \<const0>\;
  LMB_Data_Write_22(27) <= \<const0>\;
  LMB_Data_Write_22(28) <= \<const0>\;
  LMB_Data_Write_22(29) <= \<const0>\;
  LMB_Data_Write_22(30) <= \<const0>\;
  LMB_Data_Write_22(31) <= \<const0>\;
  LMB_Data_Write_23(0) <= \<const0>\;
  LMB_Data_Write_23(1) <= \<const0>\;
  LMB_Data_Write_23(2) <= \<const0>\;
  LMB_Data_Write_23(3) <= \<const0>\;
  LMB_Data_Write_23(4) <= \<const0>\;
  LMB_Data_Write_23(5) <= \<const0>\;
  LMB_Data_Write_23(6) <= \<const0>\;
  LMB_Data_Write_23(7) <= \<const0>\;
  LMB_Data_Write_23(8) <= \<const0>\;
  LMB_Data_Write_23(9) <= \<const0>\;
  LMB_Data_Write_23(10) <= \<const0>\;
  LMB_Data_Write_23(11) <= \<const0>\;
  LMB_Data_Write_23(12) <= \<const0>\;
  LMB_Data_Write_23(13) <= \<const0>\;
  LMB_Data_Write_23(14) <= \<const0>\;
  LMB_Data_Write_23(15) <= \<const0>\;
  LMB_Data_Write_23(16) <= \<const0>\;
  LMB_Data_Write_23(17) <= \<const0>\;
  LMB_Data_Write_23(18) <= \<const0>\;
  LMB_Data_Write_23(19) <= \<const0>\;
  LMB_Data_Write_23(20) <= \<const0>\;
  LMB_Data_Write_23(21) <= \<const0>\;
  LMB_Data_Write_23(22) <= \<const0>\;
  LMB_Data_Write_23(23) <= \<const0>\;
  LMB_Data_Write_23(24) <= \<const0>\;
  LMB_Data_Write_23(25) <= \<const0>\;
  LMB_Data_Write_23(26) <= \<const0>\;
  LMB_Data_Write_23(27) <= \<const0>\;
  LMB_Data_Write_23(28) <= \<const0>\;
  LMB_Data_Write_23(29) <= \<const0>\;
  LMB_Data_Write_23(30) <= \<const0>\;
  LMB_Data_Write_23(31) <= \<const0>\;
  LMB_Data_Write_24(0) <= \<const0>\;
  LMB_Data_Write_24(1) <= \<const0>\;
  LMB_Data_Write_24(2) <= \<const0>\;
  LMB_Data_Write_24(3) <= \<const0>\;
  LMB_Data_Write_24(4) <= \<const0>\;
  LMB_Data_Write_24(5) <= \<const0>\;
  LMB_Data_Write_24(6) <= \<const0>\;
  LMB_Data_Write_24(7) <= \<const0>\;
  LMB_Data_Write_24(8) <= \<const0>\;
  LMB_Data_Write_24(9) <= \<const0>\;
  LMB_Data_Write_24(10) <= \<const0>\;
  LMB_Data_Write_24(11) <= \<const0>\;
  LMB_Data_Write_24(12) <= \<const0>\;
  LMB_Data_Write_24(13) <= \<const0>\;
  LMB_Data_Write_24(14) <= \<const0>\;
  LMB_Data_Write_24(15) <= \<const0>\;
  LMB_Data_Write_24(16) <= \<const0>\;
  LMB_Data_Write_24(17) <= \<const0>\;
  LMB_Data_Write_24(18) <= \<const0>\;
  LMB_Data_Write_24(19) <= \<const0>\;
  LMB_Data_Write_24(20) <= \<const0>\;
  LMB_Data_Write_24(21) <= \<const0>\;
  LMB_Data_Write_24(22) <= \<const0>\;
  LMB_Data_Write_24(23) <= \<const0>\;
  LMB_Data_Write_24(24) <= \<const0>\;
  LMB_Data_Write_24(25) <= \<const0>\;
  LMB_Data_Write_24(26) <= \<const0>\;
  LMB_Data_Write_24(27) <= \<const0>\;
  LMB_Data_Write_24(28) <= \<const0>\;
  LMB_Data_Write_24(29) <= \<const0>\;
  LMB_Data_Write_24(30) <= \<const0>\;
  LMB_Data_Write_24(31) <= \<const0>\;
  LMB_Data_Write_25(0) <= \<const0>\;
  LMB_Data_Write_25(1) <= \<const0>\;
  LMB_Data_Write_25(2) <= \<const0>\;
  LMB_Data_Write_25(3) <= \<const0>\;
  LMB_Data_Write_25(4) <= \<const0>\;
  LMB_Data_Write_25(5) <= \<const0>\;
  LMB_Data_Write_25(6) <= \<const0>\;
  LMB_Data_Write_25(7) <= \<const0>\;
  LMB_Data_Write_25(8) <= \<const0>\;
  LMB_Data_Write_25(9) <= \<const0>\;
  LMB_Data_Write_25(10) <= \<const0>\;
  LMB_Data_Write_25(11) <= \<const0>\;
  LMB_Data_Write_25(12) <= \<const0>\;
  LMB_Data_Write_25(13) <= \<const0>\;
  LMB_Data_Write_25(14) <= \<const0>\;
  LMB_Data_Write_25(15) <= \<const0>\;
  LMB_Data_Write_25(16) <= \<const0>\;
  LMB_Data_Write_25(17) <= \<const0>\;
  LMB_Data_Write_25(18) <= \<const0>\;
  LMB_Data_Write_25(19) <= \<const0>\;
  LMB_Data_Write_25(20) <= \<const0>\;
  LMB_Data_Write_25(21) <= \<const0>\;
  LMB_Data_Write_25(22) <= \<const0>\;
  LMB_Data_Write_25(23) <= \<const0>\;
  LMB_Data_Write_25(24) <= \<const0>\;
  LMB_Data_Write_25(25) <= \<const0>\;
  LMB_Data_Write_25(26) <= \<const0>\;
  LMB_Data_Write_25(27) <= \<const0>\;
  LMB_Data_Write_25(28) <= \<const0>\;
  LMB_Data_Write_25(29) <= \<const0>\;
  LMB_Data_Write_25(30) <= \<const0>\;
  LMB_Data_Write_25(31) <= \<const0>\;
  LMB_Data_Write_26(0) <= \<const0>\;
  LMB_Data_Write_26(1) <= \<const0>\;
  LMB_Data_Write_26(2) <= \<const0>\;
  LMB_Data_Write_26(3) <= \<const0>\;
  LMB_Data_Write_26(4) <= \<const0>\;
  LMB_Data_Write_26(5) <= \<const0>\;
  LMB_Data_Write_26(6) <= \<const0>\;
  LMB_Data_Write_26(7) <= \<const0>\;
  LMB_Data_Write_26(8) <= \<const0>\;
  LMB_Data_Write_26(9) <= \<const0>\;
  LMB_Data_Write_26(10) <= \<const0>\;
  LMB_Data_Write_26(11) <= \<const0>\;
  LMB_Data_Write_26(12) <= \<const0>\;
  LMB_Data_Write_26(13) <= \<const0>\;
  LMB_Data_Write_26(14) <= \<const0>\;
  LMB_Data_Write_26(15) <= \<const0>\;
  LMB_Data_Write_26(16) <= \<const0>\;
  LMB_Data_Write_26(17) <= \<const0>\;
  LMB_Data_Write_26(18) <= \<const0>\;
  LMB_Data_Write_26(19) <= \<const0>\;
  LMB_Data_Write_26(20) <= \<const0>\;
  LMB_Data_Write_26(21) <= \<const0>\;
  LMB_Data_Write_26(22) <= \<const0>\;
  LMB_Data_Write_26(23) <= \<const0>\;
  LMB_Data_Write_26(24) <= \<const0>\;
  LMB_Data_Write_26(25) <= \<const0>\;
  LMB_Data_Write_26(26) <= \<const0>\;
  LMB_Data_Write_26(27) <= \<const0>\;
  LMB_Data_Write_26(28) <= \<const0>\;
  LMB_Data_Write_26(29) <= \<const0>\;
  LMB_Data_Write_26(30) <= \<const0>\;
  LMB_Data_Write_26(31) <= \<const0>\;
  LMB_Data_Write_27(0) <= \<const0>\;
  LMB_Data_Write_27(1) <= \<const0>\;
  LMB_Data_Write_27(2) <= \<const0>\;
  LMB_Data_Write_27(3) <= \<const0>\;
  LMB_Data_Write_27(4) <= \<const0>\;
  LMB_Data_Write_27(5) <= \<const0>\;
  LMB_Data_Write_27(6) <= \<const0>\;
  LMB_Data_Write_27(7) <= \<const0>\;
  LMB_Data_Write_27(8) <= \<const0>\;
  LMB_Data_Write_27(9) <= \<const0>\;
  LMB_Data_Write_27(10) <= \<const0>\;
  LMB_Data_Write_27(11) <= \<const0>\;
  LMB_Data_Write_27(12) <= \<const0>\;
  LMB_Data_Write_27(13) <= \<const0>\;
  LMB_Data_Write_27(14) <= \<const0>\;
  LMB_Data_Write_27(15) <= \<const0>\;
  LMB_Data_Write_27(16) <= \<const0>\;
  LMB_Data_Write_27(17) <= \<const0>\;
  LMB_Data_Write_27(18) <= \<const0>\;
  LMB_Data_Write_27(19) <= \<const0>\;
  LMB_Data_Write_27(20) <= \<const0>\;
  LMB_Data_Write_27(21) <= \<const0>\;
  LMB_Data_Write_27(22) <= \<const0>\;
  LMB_Data_Write_27(23) <= \<const0>\;
  LMB_Data_Write_27(24) <= \<const0>\;
  LMB_Data_Write_27(25) <= \<const0>\;
  LMB_Data_Write_27(26) <= \<const0>\;
  LMB_Data_Write_27(27) <= \<const0>\;
  LMB_Data_Write_27(28) <= \<const0>\;
  LMB_Data_Write_27(29) <= \<const0>\;
  LMB_Data_Write_27(30) <= \<const0>\;
  LMB_Data_Write_27(31) <= \<const0>\;
  LMB_Data_Write_28(0) <= \<const0>\;
  LMB_Data_Write_28(1) <= \<const0>\;
  LMB_Data_Write_28(2) <= \<const0>\;
  LMB_Data_Write_28(3) <= \<const0>\;
  LMB_Data_Write_28(4) <= \<const0>\;
  LMB_Data_Write_28(5) <= \<const0>\;
  LMB_Data_Write_28(6) <= \<const0>\;
  LMB_Data_Write_28(7) <= \<const0>\;
  LMB_Data_Write_28(8) <= \<const0>\;
  LMB_Data_Write_28(9) <= \<const0>\;
  LMB_Data_Write_28(10) <= \<const0>\;
  LMB_Data_Write_28(11) <= \<const0>\;
  LMB_Data_Write_28(12) <= \<const0>\;
  LMB_Data_Write_28(13) <= \<const0>\;
  LMB_Data_Write_28(14) <= \<const0>\;
  LMB_Data_Write_28(15) <= \<const0>\;
  LMB_Data_Write_28(16) <= \<const0>\;
  LMB_Data_Write_28(17) <= \<const0>\;
  LMB_Data_Write_28(18) <= \<const0>\;
  LMB_Data_Write_28(19) <= \<const0>\;
  LMB_Data_Write_28(20) <= \<const0>\;
  LMB_Data_Write_28(21) <= \<const0>\;
  LMB_Data_Write_28(22) <= \<const0>\;
  LMB_Data_Write_28(23) <= \<const0>\;
  LMB_Data_Write_28(24) <= \<const0>\;
  LMB_Data_Write_28(25) <= \<const0>\;
  LMB_Data_Write_28(26) <= \<const0>\;
  LMB_Data_Write_28(27) <= \<const0>\;
  LMB_Data_Write_28(28) <= \<const0>\;
  LMB_Data_Write_28(29) <= \<const0>\;
  LMB_Data_Write_28(30) <= \<const0>\;
  LMB_Data_Write_28(31) <= \<const0>\;
  LMB_Data_Write_29(0) <= \<const0>\;
  LMB_Data_Write_29(1) <= \<const0>\;
  LMB_Data_Write_29(2) <= \<const0>\;
  LMB_Data_Write_29(3) <= \<const0>\;
  LMB_Data_Write_29(4) <= \<const0>\;
  LMB_Data_Write_29(5) <= \<const0>\;
  LMB_Data_Write_29(6) <= \<const0>\;
  LMB_Data_Write_29(7) <= \<const0>\;
  LMB_Data_Write_29(8) <= \<const0>\;
  LMB_Data_Write_29(9) <= \<const0>\;
  LMB_Data_Write_29(10) <= \<const0>\;
  LMB_Data_Write_29(11) <= \<const0>\;
  LMB_Data_Write_29(12) <= \<const0>\;
  LMB_Data_Write_29(13) <= \<const0>\;
  LMB_Data_Write_29(14) <= \<const0>\;
  LMB_Data_Write_29(15) <= \<const0>\;
  LMB_Data_Write_29(16) <= \<const0>\;
  LMB_Data_Write_29(17) <= \<const0>\;
  LMB_Data_Write_29(18) <= \<const0>\;
  LMB_Data_Write_29(19) <= \<const0>\;
  LMB_Data_Write_29(20) <= \<const0>\;
  LMB_Data_Write_29(21) <= \<const0>\;
  LMB_Data_Write_29(22) <= \<const0>\;
  LMB_Data_Write_29(23) <= \<const0>\;
  LMB_Data_Write_29(24) <= \<const0>\;
  LMB_Data_Write_29(25) <= \<const0>\;
  LMB_Data_Write_29(26) <= \<const0>\;
  LMB_Data_Write_29(27) <= \<const0>\;
  LMB_Data_Write_29(28) <= \<const0>\;
  LMB_Data_Write_29(29) <= \<const0>\;
  LMB_Data_Write_29(30) <= \<const0>\;
  LMB_Data_Write_29(31) <= \<const0>\;
  LMB_Data_Write_3(0) <= \<const0>\;
  LMB_Data_Write_3(1) <= \<const0>\;
  LMB_Data_Write_3(2) <= \<const0>\;
  LMB_Data_Write_3(3) <= \<const0>\;
  LMB_Data_Write_3(4) <= \<const0>\;
  LMB_Data_Write_3(5) <= \<const0>\;
  LMB_Data_Write_3(6) <= \<const0>\;
  LMB_Data_Write_3(7) <= \<const0>\;
  LMB_Data_Write_3(8) <= \<const0>\;
  LMB_Data_Write_3(9) <= \<const0>\;
  LMB_Data_Write_3(10) <= \<const0>\;
  LMB_Data_Write_3(11) <= \<const0>\;
  LMB_Data_Write_3(12) <= \<const0>\;
  LMB_Data_Write_3(13) <= \<const0>\;
  LMB_Data_Write_3(14) <= \<const0>\;
  LMB_Data_Write_3(15) <= \<const0>\;
  LMB_Data_Write_3(16) <= \<const0>\;
  LMB_Data_Write_3(17) <= \<const0>\;
  LMB_Data_Write_3(18) <= \<const0>\;
  LMB_Data_Write_3(19) <= \<const0>\;
  LMB_Data_Write_3(20) <= \<const0>\;
  LMB_Data_Write_3(21) <= \<const0>\;
  LMB_Data_Write_3(22) <= \<const0>\;
  LMB_Data_Write_3(23) <= \<const0>\;
  LMB_Data_Write_3(24) <= \<const0>\;
  LMB_Data_Write_3(25) <= \<const0>\;
  LMB_Data_Write_3(26) <= \<const0>\;
  LMB_Data_Write_3(27) <= \<const0>\;
  LMB_Data_Write_3(28) <= \<const0>\;
  LMB_Data_Write_3(29) <= \<const0>\;
  LMB_Data_Write_3(30) <= \<const0>\;
  LMB_Data_Write_3(31) <= \<const0>\;
  LMB_Data_Write_30(0) <= \<const0>\;
  LMB_Data_Write_30(1) <= \<const0>\;
  LMB_Data_Write_30(2) <= \<const0>\;
  LMB_Data_Write_30(3) <= \<const0>\;
  LMB_Data_Write_30(4) <= \<const0>\;
  LMB_Data_Write_30(5) <= \<const0>\;
  LMB_Data_Write_30(6) <= \<const0>\;
  LMB_Data_Write_30(7) <= \<const0>\;
  LMB_Data_Write_30(8) <= \<const0>\;
  LMB_Data_Write_30(9) <= \<const0>\;
  LMB_Data_Write_30(10) <= \<const0>\;
  LMB_Data_Write_30(11) <= \<const0>\;
  LMB_Data_Write_30(12) <= \<const0>\;
  LMB_Data_Write_30(13) <= \<const0>\;
  LMB_Data_Write_30(14) <= \<const0>\;
  LMB_Data_Write_30(15) <= \<const0>\;
  LMB_Data_Write_30(16) <= \<const0>\;
  LMB_Data_Write_30(17) <= \<const0>\;
  LMB_Data_Write_30(18) <= \<const0>\;
  LMB_Data_Write_30(19) <= \<const0>\;
  LMB_Data_Write_30(20) <= \<const0>\;
  LMB_Data_Write_30(21) <= \<const0>\;
  LMB_Data_Write_30(22) <= \<const0>\;
  LMB_Data_Write_30(23) <= \<const0>\;
  LMB_Data_Write_30(24) <= \<const0>\;
  LMB_Data_Write_30(25) <= \<const0>\;
  LMB_Data_Write_30(26) <= \<const0>\;
  LMB_Data_Write_30(27) <= \<const0>\;
  LMB_Data_Write_30(28) <= \<const0>\;
  LMB_Data_Write_30(29) <= \<const0>\;
  LMB_Data_Write_30(30) <= \<const0>\;
  LMB_Data_Write_30(31) <= \<const0>\;
  LMB_Data_Write_31(0) <= \<const0>\;
  LMB_Data_Write_31(1) <= \<const0>\;
  LMB_Data_Write_31(2) <= \<const0>\;
  LMB_Data_Write_31(3) <= \<const0>\;
  LMB_Data_Write_31(4) <= \<const0>\;
  LMB_Data_Write_31(5) <= \<const0>\;
  LMB_Data_Write_31(6) <= \<const0>\;
  LMB_Data_Write_31(7) <= \<const0>\;
  LMB_Data_Write_31(8) <= \<const0>\;
  LMB_Data_Write_31(9) <= \<const0>\;
  LMB_Data_Write_31(10) <= \<const0>\;
  LMB_Data_Write_31(11) <= \<const0>\;
  LMB_Data_Write_31(12) <= \<const0>\;
  LMB_Data_Write_31(13) <= \<const0>\;
  LMB_Data_Write_31(14) <= \<const0>\;
  LMB_Data_Write_31(15) <= \<const0>\;
  LMB_Data_Write_31(16) <= \<const0>\;
  LMB_Data_Write_31(17) <= \<const0>\;
  LMB_Data_Write_31(18) <= \<const0>\;
  LMB_Data_Write_31(19) <= \<const0>\;
  LMB_Data_Write_31(20) <= \<const0>\;
  LMB_Data_Write_31(21) <= \<const0>\;
  LMB_Data_Write_31(22) <= \<const0>\;
  LMB_Data_Write_31(23) <= \<const0>\;
  LMB_Data_Write_31(24) <= \<const0>\;
  LMB_Data_Write_31(25) <= \<const0>\;
  LMB_Data_Write_31(26) <= \<const0>\;
  LMB_Data_Write_31(27) <= \<const0>\;
  LMB_Data_Write_31(28) <= \<const0>\;
  LMB_Data_Write_31(29) <= \<const0>\;
  LMB_Data_Write_31(30) <= \<const0>\;
  LMB_Data_Write_31(31) <= \<const0>\;
  LMB_Data_Write_4(0) <= \<const0>\;
  LMB_Data_Write_4(1) <= \<const0>\;
  LMB_Data_Write_4(2) <= \<const0>\;
  LMB_Data_Write_4(3) <= \<const0>\;
  LMB_Data_Write_4(4) <= \<const0>\;
  LMB_Data_Write_4(5) <= \<const0>\;
  LMB_Data_Write_4(6) <= \<const0>\;
  LMB_Data_Write_4(7) <= \<const0>\;
  LMB_Data_Write_4(8) <= \<const0>\;
  LMB_Data_Write_4(9) <= \<const0>\;
  LMB_Data_Write_4(10) <= \<const0>\;
  LMB_Data_Write_4(11) <= \<const0>\;
  LMB_Data_Write_4(12) <= \<const0>\;
  LMB_Data_Write_4(13) <= \<const0>\;
  LMB_Data_Write_4(14) <= \<const0>\;
  LMB_Data_Write_4(15) <= \<const0>\;
  LMB_Data_Write_4(16) <= \<const0>\;
  LMB_Data_Write_4(17) <= \<const0>\;
  LMB_Data_Write_4(18) <= \<const0>\;
  LMB_Data_Write_4(19) <= \<const0>\;
  LMB_Data_Write_4(20) <= \<const0>\;
  LMB_Data_Write_4(21) <= \<const0>\;
  LMB_Data_Write_4(22) <= \<const0>\;
  LMB_Data_Write_4(23) <= \<const0>\;
  LMB_Data_Write_4(24) <= \<const0>\;
  LMB_Data_Write_4(25) <= \<const0>\;
  LMB_Data_Write_4(26) <= \<const0>\;
  LMB_Data_Write_4(27) <= \<const0>\;
  LMB_Data_Write_4(28) <= \<const0>\;
  LMB_Data_Write_4(29) <= \<const0>\;
  LMB_Data_Write_4(30) <= \<const0>\;
  LMB_Data_Write_4(31) <= \<const0>\;
  LMB_Data_Write_5(0) <= \<const0>\;
  LMB_Data_Write_5(1) <= \<const0>\;
  LMB_Data_Write_5(2) <= \<const0>\;
  LMB_Data_Write_5(3) <= \<const0>\;
  LMB_Data_Write_5(4) <= \<const0>\;
  LMB_Data_Write_5(5) <= \<const0>\;
  LMB_Data_Write_5(6) <= \<const0>\;
  LMB_Data_Write_5(7) <= \<const0>\;
  LMB_Data_Write_5(8) <= \<const0>\;
  LMB_Data_Write_5(9) <= \<const0>\;
  LMB_Data_Write_5(10) <= \<const0>\;
  LMB_Data_Write_5(11) <= \<const0>\;
  LMB_Data_Write_5(12) <= \<const0>\;
  LMB_Data_Write_5(13) <= \<const0>\;
  LMB_Data_Write_5(14) <= \<const0>\;
  LMB_Data_Write_5(15) <= \<const0>\;
  LMB_Data_Write_5(16) <= \<const0>\;
  LMB_Data_Write_5(17) <= \<const0>\;
  LMB_Data_Write_5(18) <= \<const0>\;
  LMB_Data_Write_5(19) <= \<const0>\;
  LMB_Data_Write_5(20) <= \<const0>\;
  LMB_Data_Write_5(21) <= \<const0>\;
  LMB_Data_Write_5(22) <= \<const0>\;
  LMB_Data_Write_5(23) <= \<const0>\;
  LMB_Data_Write_5(24) <= \<const0>\;
  LMB_Data_Write_5(25) <= \<const0>\;
  LMB_Data_Write_5(26) <= \<const0>\;
  LMB_Data_Write_5(27) <= \<const0>\;
  LMB_Data_Write_5(28) <= \<const0>\;
  LMB_Data_Write_5(29) <= \<const0>\;
  LMB_Data_Write_5(30) <= \<const0>\;
  LMB_Data_Write_5(31) <= \<const0>\;
  LMB_Data_Write_6(0) <= \<const0>\;
  LMB_Data_Write_6(1) <= \<const0>\;
  LMB_Data_Write_6(2) <= \<const0>\;
  LMB_Data_Write_6(3) <= \<const0>\;
  LMB_Data_Write_6(4) <= \<const0>\;
  LMB_Data_Write_6(5) <= \<const0>\;
  LMB_Data_Write_6(6) <= \<const0>\;
  LMB_Data_Write_6(7) <= \<const0>\;
  LMB_Data_Write_6(8) <= \<const0>\;
  LMB_Data_Write_6(9) <= \<const0>\;
  LMB_Data_Write_6(10) <= \<const0>\;
  LMB_Data_Write_6(11) <= \<const0>\;
  LMB_Data_Write_6(12) <= \<const0>\;
  LMB_Data_Write_6(13) <= \<const0>\;
  LMB_Data_Write_6(14) <= \<const0>\;
  LMB_Data_Write_6(15) <= \<const0>\;
  LMB_Data_Write_6(16) <= \<const0>\;
  LMB_Data_Write_6(17) <= \<const0>\;
  LMB_Data_Write_6(18) <= \<const0>\;
  LMB_Data_Write_6(19) <= \<const0>\;
  LMB_Data_Write_6(20) <= \<const0>\;
  LMB_Data_Write_6(21) <= \<const0>\;
  LMB_Data_Write_6(22) <= \<const0>\;
  LMB_Data_Write_6(23) <= \<const0>\;
  LMB_Data_Write_6(24) <= \<const0>\;
  LMB_Data_Write_6(25) <= \<const0>\;
  LMB_Data_Write_6(26) <= \<const0>\;
  LMB_Data_Write_6(27) <= \<const0>\;
  LMB_Data_Write_6(28) <= \<const0>\;
  LMB_Data_Write_6(29) <= \<const0>\;
  LMB_Data_Write_6(30) <= \<const0>\;
  LMB_Data_Write_6(31) <= \<const0>\;
  LMB_Data_Write_7(0) <= \<const0>\;
  LMB_Data_Write_7(1) <= \<const0>\;
  LMB_Data_Write_7(2) <= \<const0>\;
  LMB_Data_Write_7(3) <= \<const0>\;
  LMB_Data_Write_7(4) <= \<const0>\;
  LMB_Data_Write_7(5) <= \<const0>\;
  LMB_Data_Write_7(6) <= \<const0>\;
  LMB_Data_Write_7(7) <= \<const0>\;
  LMB_Data_Write_7(8) <= \<const0>\;
  LMB_Data_Write_7(9) <= \<const0>\;
  LMB_Data_Write_7(10) <= \<const0>\;
  LMB_Data_Write_7(11) <= \<const0>\;
  LMB_Data_Write_7(12) <= \<const0>\;
  LMB_Data_Write_7(13) <= \<const0>\;
  LMB_Data_Write_7(14) <= \<const0>\;
  LMB_Data_Write_7(15) <= \<const0>\;
  LMB_Data_Write_7(16) <= \<const0>\;
  LMB_Data_Write_7(17) <= \<const0>\;
  LMB_Data_Write_7(18) <= \<const0>\;
  LMB_Data_Write_7(19) <= \<const0>\;
  LMB_Data_Write_7(20) <= \<const0>\;
  LMB_Data_Write_7(21) <= \<const0>\;
  LMB_Data_Write_7(22) <= \<const0>\;
  LMB_Data_Write_7(23) <= \<const0>\;
  LMB_Data_Write_7(24) <= \<const0>\;
  LMB_Data_Write_7(25) <= \<const0>\;
  LMB_Data_Write_7(26) <= \<const0>\;
  LMB_Data_Write_7(27) <= \<const0>\;
  LMB_Data_Write_7(28) <= \<const0>\;
  LMB_Data_Write_7(29) <= \<const0>\;
  LMB_Data_Write_7(30) <= \<const0>\;
  LMB_Data_Write_7(31) <= \<const0>\;
  LMB_Data_Write_8(0) <= \<const0>\;
  LMB_Data_Write_8(1) <= \<const0>\;
  LMB_Data_Write_8(2) <= \<const0>\;
  LMB_Data_Write_8(3) <= \<const0>\;
  LMB_Data_Write_8(4) <= \<const0>\;
  LMB_Data_Write_8(5) <= \<const0>\;
  LMB_Data_Write_8(6) <= \<const0>\;
  LMB_Data_Write_8(7) <= \<const0>\;
  LMB_Data_Write_8(8) <= \<const0>\;
  LMB_Data_Write_8(9) <= \<const0>\;
  LMB_Data_Write_8(10) <= \<const0>\;
  LMB_Data_Write_8(11) <= \<const0>\;
  LMB_Data_Write_8(12) <= \<const0>\;
  LMB_Data_Write_8(13) <= \<const0>\;
  LMB_Data_Write_8(14) <= \<const0>\;
  LMB_Data_Write_8(15) <= \<const0>\;
  LMB_Data_Write_8(16) <= \<const0>\;
  LMB_Data_Write_8(17) <= \<const0>\;
  LMB_Data_Write_8(18) <= \<const0>\;
  LMB_Data_Write_8(19) <= \<const0>\;
  LMB_Data_Write_8(20) <= \<const0>\;
  LMB_Data_Write_8(21) <= \<const0>\;
  LMB_Data_Write_8(22) <= \<const0>\;
  LMB_Data_Write_8(23) <= \<const0>\;
  LMB_Data_Write_8(24) <= \<const0>\;
  LMB_Data_Write_8(25) <= \<const0>\;
  LMB_Data_Write_8(26) <= \<const0>\;
  LMB_Data_Write_8(27) <= \<const0>\;
  LMB_Data_Write_8(28) <= \<const0>\;
  LMB_Data_Write_8(29) <= \<const0>\;
  LMB_Data_Write_8(30) <= \<const0>\;
  LMB_Data_Write_8(31) <= \<const0>\;
  LMB_Data_Write_9(0) <= \<const0>\;
  LMB_Data_Write_9(1) <= \<const0>\;
  LMB_Data_Write_9(2) <= \<const0>\;
  LMB_Data_Write_9(3) <= \<const0>\;
  LMB_Data_Write_9(4) <= \<const0>\;
  LMB_Data_Write_9(5) <= \<const0>\;
  LMB_Data_Write_9(6) <= \<const0>\;
  LMB_Data_Write_9(7) <= \<const0>\;
  LMB_Data_Write_9(8) <= \<const0>\;
  LMB_Data_Write_9(9) <= \<const0>\;
  LMB_Data_Write_9(10) <= \<const0>\;
  LMB_Data_Write_9(11) <= \<const0>\;
  LMB_Data_Write_9(12) <= \<const0>\;
  LMB_Data_Write_9(13) <= \<const0>\;
  LMB_Data_Write_9(14) <= \<const0>\;
  LMB_Data_Write_9(15) <= \<const0>\;
  LMB_Data_Write_9(16) <= \<const0>\;
  LMB_Data_Write_9(17) <= \<const0>\;
  LMB_Data_Write_9(18) <= \<const0>\;
  LMB_Data_Write_9(19) <= \<const0>\;
  LMB_Data_Write_9(20) <= \<const0>\;
  LMB_Data_Write_9(21) <= \<const0>\;
  LMB_Data_Write_9(22) <= \<const0>\;
  LMB_Data_Write_9(23) <= \<const0>\;
  LMB_Data_Write_9(24) <= \<const0>\;
  LMB_Data_Write_9(25) <= \<const0>\;
  LMB_Data_Write_9(26) <= \<const0>\;
  LMB_Data_Write_9(27) <= \<const0>\;
  LMB_Data_Write_9(28) <= \<const0>\;
  LMB_Data_Write_9(29) <= \<const0>\;
  LMB_Data_Write_9(30) <= \<const0>\;
  LMB_Data_Write_9(31) <= \<const0>\;
  LMB_Read_Strobe_0 <= \<const0>\;
  LMB_Read_Strobe_1 <= \<const0>\;
  LMB_Read_Strobe_10 <= \<const0>\;
  LMB_Read_Strobe_11 <= \<const0>\;
  LMB_Read_Strobe_12 <= \<const0>\;
  LMB_Read_Strobe_13 <= \<const0>\;
  LMB_Read_Strobe_14 <= \<const0>\;
  LMB_Read_Strobe_15 <= \<const0>\;
  LMB_Read_Strobe_16 <= \<const0>\;
  LMB_Read_Strobe_17 <= \<const0>\;
  LMB_Read_Strobe_18 <= \<const0>\;
  LMB_Read_Strobe_19 <= \<const0>\;
  LMB_Read_Strobe_2 <= \<const0>\;
  LMB_Read_Strobe_20 <= \<const0>\;
  LMB_Read_Strobe_21 <= \<const0>\;
  LMB_Read_Strobe_22 <= \<const0>\;
  LMB_Read_Strobe_23 <= \<const0>\;
  LMB_Read_Strobe_24 <= \<const0>\;
  LMB_Read_Strobe_25 <= \<const0>\;
  LMB_Read_Strobe_26 <= \<const0>\;
  LMB_Read_Strobe_27 <= \<const0>\;
  LMB_Read_Strobe_28 <= \<const0>\;
  LMB_Read_Strobe_29 <= \<const0>\;
  LMB_Read_Strobe_3 <= \<const0>\;
  LMB_Read_Strobe_30 <= \<const0>\;
  LMB_Read_Strobe_31 <= \<const0>\;
  LMB_Read_Strobe_4 <= \<const0>\;
  LMB_Read_Strobe_5 <= \<const0>\;
  LMB_Read_Strobe_6 <= \<const0>\;
  LMB_Read_Strobe_7 <= \<const0>\;
  LMB_Read_Strobe_8 <= \<const0>\;
  LMB_Read_Strobe_9 <= \<const0>\;
  LMB_Write_Strobe_0 <= \<const0>\;
  LMB_Write_Strobe_1 <= \<const0>\;
  LMB_Write_Strobe_10 <= \<const0>\;
  LMB_Write_Strobe_11 <= \<const0>\;
  LMB_Write_Strobe_12 <= \<const0>\;
  LMB_Write_Strobe_13 <= \<const0>\;
  LMB_Write_Strobe_14 <= \<const0>\;
  LMB_Write_Strobe_15 <= \<const0>\;
  LMB_Write_Strobe_16 <= \<const0>\;
  LMB_Write_Strobe_17 <= \<const0>\;
  LMB_Write_Strobe_18 <= \<const0>\;
  LMB_Write_Strobe_19 <= \<const0>\;
  LMB_Write_Strobe_2 <= \<const0>\;
  LMB_Write_Strobe_20 <= \<const0>\;
  LMB_Write_Strobe_21 <= \<const0>\;
  LMB_Write_Strobe_22 <= \<const0>\;
  LMB_Write_Strobe_23 <= \<const0>\;
  LMB_Write_Strobe_24 <= \<const0>\;
  LMB_Write_Strobe_25 <= \<const0>\;
  LMB_Write_Strobe_26 <= \<const0>\;
  LMB_Write_Strobe_27 <= \<const0>\;
  LMB_Write_Strobe_28 <= \<const0>\;
  LMB_Write_Strobe_29 <= \<const0>\;
  LMB_Write_Strobe_3 <= \<const0>\;
  LMB_Write_Strobe_30 <= \<const0>\;
  LMB_Write_Strobe_31 <= \<const0>\;
  LMB_Write_Strobe_4 <= \<const0>\;
  LMB_Write_Strobe_5 <= \<const0>\;
  LMB_Write_Strobe_6 <= \<const0>\;
  LMB_Write_Strobe_7 <= \<const0>\;
  LMB_Write_Strobe_8 <= \<const0>\;
  LMB_Write_Strobe_9 <= \<const0>\;
  M_AXIS_TDATA(31) <= \<const0>\;
  M_AXIS_TDATA(30) <= \<const0>\;
  M_AXIS_TDATA(29) <= \<const0>\;
  M_AXIS_TDATA(28) <= \<const0>\;
  M_AXIS_TDATA(27) <= \<const0>\;
  M_AXIS_TDATA(26) <= \<const0>\;
  M_AXIS_TDATA(25) <= \<const0>\;
  M_AXIS_TDATA(24) <= \<const0>\;
  M_AXIS_TDATA(23) <= \<const0>\;
  M_AXIS_TDATA(22) <= \<const0>\;
  M_AXIS_TDATA(21) <= \<const0>\;
  M_AXIS_TDATA(20) <= \<const0>\;
  M_AXIS_TDATA(19) <= \<const0>\;
  M_AXIS_TDATA(18) <= \<const0>\;
  M_AXIS_TDATA(17) <= \<const0>\;
  M_AXIS_TDATA(16) <= \<const0>\;
  M_AXIS_TDATA(15) <= \<const0>\;
  M_AXIS_TDATA(14) <= \<const0>\;
  M_AXIS_TDATA(13) <= \<const0>\;
  M_AXIS_TDATA(12) <= \<const0>\;
  M_AXIS_TDATA(11) <= \<const0>\;
  M_AXIS_TDATA(10) <= \<const0>\;
  M_AXIS_TDATA(9) <= \<const0>\;
  M_AXIS_TDATA(8) <= \<const0>\;
  M_AXIS_TDATA(7) <= \<const0>\;
  M_AXIS_TDATA(6) <= \<const0>\;
  M_AXIS_TDATA(5) <= \<const0>\;
  M_AXIS_TDATA(4) <= \<const0>\;
  M_AXIS_TDATA(3) <= \<const0>\;
  M_AXIS_TDATA(2) <= \<const0>\;
  M_AXIS_TDATA(1) <= \<const0>\;
  M_AXIS_TDATA(0) <= \<const0>\;
  M_AXIS_TID(6) <= \<const0>\;
  M_AXIS_TID(5) <= \<const0>\;
  M_AXIS_TID(4) <= \<const0>\;
  M_AXIS_TID(3) <= \<const0>\;
  M_AXIS_TID(2) <= \<const0>\;
  M_AXIS_TID(1) <= \<const0>\;
  M_AXIS_TID(0) <= \<const0>\;
  M_AXIS_TVALID <= \<const0>\;
  M_AXI_ARADDR(31) <= \<const0>\;
  M_AXI_ARADDR(30) <= \<const0>\;
  M_AXI_ARADDR(29) <= \<const0>\;
  M_AXI_ARADDR(28) <= \<const0>\;
  M_AXI_ARADDR(27) <= \<const0>\;
  M_AXI_ARADDR(26) <= \<const0>\;
  M_AXI_ARADDR(25) <= \<const0>\;
  M_AXI_ARADDR(24) <= \<const0>\;
  M_AXI_ARADDR(23) <= \<const0>\;
  M_AXI_ARADDR(22) <= \<const0>\;
  M_AXI_ARADDR(21) <= \<const0>\;
  M_AXI_ARADDR(20) <= \<const0>\;
  M_AXI_ARADDR(19) <= \<const0>\;
  M_AXI_ARADDR(18) <= \<const0>\;
  M_AXI_ARADDR(17) <= \<const0>\;
  M_AXI_ARADDR(16) <= \<const0>\;
  M_AXI_ARADDR(15) <= \<const0>\;
  M_AXI_ARADDR(14) <= \<const0>\;
  M_AXI_ARADDR(13) <= \<const0>\;
  M_AXI_ARADDR(12) <= \<const0>\;
  M_AXI_ARADDR(11) <= \<const0>\;
  M_AXI_ARADDR(10) <= \<const0>\;
  M_AXI_ARADDR(9) <= \<const0>\;
  M_AXI_ARADDR(8) <= \<const0>\;
  M_AXI_ARADDR(7) <= \<const0>\;
  M_AXI_ARADDR(6) <= \<const0>\;
  M_AXI_ARADDR(5) <= \<const0>\;
  M_AXI_ARADDR(4) <= \<const0>\;
  M_AXI_ARADDR(3) <= \<const0>\;
  M_AXI_ARADDR(2) <= \<const0>\;
  M_AXI_ARADDR(1) <= \<const0>\;
  M_AXI_ARADDR(0) <= \<const0>\;
  M_AXI_ARBURST(1) <= \<const0>\;
  M_AXI_ARBURST(0) <= \<const0>\;
  M_AXI_ARCACHE(3) <= \<const0>\;
  M_AXI_ARCACHE(2) <= \<const0>\;
  M_AXI_ARCACHE(1) <= \<const0>\;
  M_AXI_ARCACHE(0) <= \<const0>\;
  M_AXI_ARID(0) <= \<const0>\;
  M_AXI_ARLEN(7) <= \<const0>\;
  M_AXI_ARLEN(6) <= \<const0>\;
  M_AXI_ARLEN(5) <= \<const0>\;
  M_AXI_ARLEN(4) <= \<const0>\;
  M_AXI_ARLEN(3) <= \<const0>\;
  M_AXI_ARLEN(2) <= \<const0>\;
  M_AXI_ARLEN(1) <= \<const0>\;
  M_AXI_ARLEN(0) <= \<const0>\;
  M_AXI_ARLOCK <= \<const0>\;
  M_AXI_ARPROT(2) <= \<const0>\;
  M_AXI_ARPROT(1) <= \<const0>\;
  M_AXI_ARPROT(0) <= \<const0>\;
  M_AXI_ARQOS(3) <= \<const0>\;
  M_AXI_ARQOS(2) <= \<const0>\;
  M_AXI_ARQOS(1) <= \<const0>\;
  M_AXI_ARQOS(0) <= \<const0>\;
  M_AXI_ARSIZE(2) <= \<const0>\;
  M_AXI_ARSIZE(1) <= \<const0>\;
  M_AXI_ARSIZE(0) <= \<const0>\;
  M_AXI_ARVALID <= \<const0>\;
  M_AXI_AWADDR(31) <= \<const0>\;
  M_AXI_AWADDR(30) <= \<const0>\;
  M_AXI_AWADDR(29) <= \<const0>\;
  M_AXI_AWADDR(28) <= \<const0>\;
  M_AXI_AWADDR(27) <= \<const0>\;
  M_AXI_AWADDR(26) <= \<const0>\;
  M_AXI_AWADDR(25) <= \<const0>\;
  M_AXI_AWADDR(24) <= \<const0>\;
  M_AXI_AWADDR(23) <= \<const0>\;
  M_AXI_AWADDR(22) <= \<const0>\;
  M_AXI_AWADDR(21) <= \<const0>\;
  M_AXI_AWADDR(20) <= \<const0>\;
  M_AXI_AWADDR(19) <= \<const0>\;
  M_AXI_AWADDR(18) <= \<const0>\;
  M_AXI_AWADDR(17) <= \<const0>\;
  M_AXI_AWADDR(16) <= \<const0>\;
  M_AXI_AWADDR(15) <= \<const0>\;
  M_AXI_AWADDR(14) <= \<const0>\;
  M_AXI_AWADDR(13) <= \<const0>\;
  M_AXI_AWADDR(12) <= \<const0>\;
  M_AXI_AWADDR(11) <= \<const0>\;
  M_AXI_AWADDR(10) <= \<const0>\;
  M_AXI_AWADDR(9) <= \<const0>\;
  M_AXI_AWADDR(8) <= \<const0>\;
  M_AXI_AWADDR(7) <= \<const0>\;
  M_AXI_AWADDR(6) <= \<const0>\;
  M_AXI_AWADDR(5) <= \<const0>\;
  M_AXI_AWADDR(4) <= \<const0>\;
  M_AXI_AWADDR(3) <= \<const0>\;
  M_AXI_AWADDR(2) <= \<const0>\;
  M_AXI_AWADDR(1) <= \<const0>\;
  M_AXI_AWADDR(0) <= \<const0>\;
  M_AXI_AWBURST(1) <= \<const0>\;
  M_AXI_AWBURST(0) <= \<const0>\;
  M_AXI_AWCACHE(3) <= \<const0>\;
  M_AXI_AWCACHE(2) <= \<const0>\;
  M_AXI_AWCACHE(1) <= \<const0>\;
  M_AXI_AWCACHE(0) <= \<const0>\;
  M_AXI_AWID(0) <= \<const0>\;
  M_AXI_AWLEN(7) <= \<const0>\;
  M_AXI_AWLEN(6) <= \<const0>\;
  M_AXI_AWLEN(5) <= \<const0>\;
  M_AXI_AWLEN(4) <= \<const0>\;
  M_AXI_AWLEN(3) <= \<const0>\;
  M_AXI_AWLEN(2) <= \<const0>\;
  M_AXI_AWLEN(1) <= \<const0>\;
  M_AXI_AWLEN(0) <= \<const0>\;
  M_AXI_AWLOCK <= \<const0>\;
  M_AXI_AWPROT(2) <= \<const0>\;
  M_AXI_AWPROT(1) <= \<const0>\;
  M_AXI_AWPROT(0) <= \<const0>\;
  M_AXI_AWQOS(3) <= \<const0>\;
  M_AXI_AWQOS(2) <= \<const0>\;
  M_AXI_AWQOS(1) <= \<const0>\;
  M_AXI_AWQOS(0) <= \<const0>\;
  M_AXI_AWSIZE(2) <= \<const0>\;
  M_AXI_AWSIZE(1) <= \<const0>\;
  M_AXI_AWSIZE(0) <= \<const0>\;
  M_AXI_AWVALID <= \<const0>\;
  M_AXI_BREADY <= \<const0>\;
  M_AXI_RREADY <= \<const0>\;
  M_AXI_WDATA(31) <= \<const0>\;
  M_AXI_WDATA(30) <= \<const0>\;
  M_AXI_WDATA(29) <= \<const0>\;
  M_AXI_WDATA(28) <= \<const0>\;
  M_AXI_WDATA(27) <= \<const0>\;
  M_AXI_WDATA(26) <= \<const0>\;
  M_AXI_WDATA(25) <= \<const0>\;
  M_AXI_WDATA(24) <= \<const0>\;
  M_AXI_WDATA(23) <= \<const0>\;
  M_AXI_WDATA(22) <= \<const0>\;
  M_AXI_WDATA(21) <= \<const0>\;
  M_AXI_WDATA(20) <= \<const0>\;
  M_AXI_WDATA(19) <= \<const0>\;
  M_AXI_WDATA(18) <= \<const0>\;
  M_AXI_WDATA(17) <= \<const0>\;
  M_AXI_WDATA(16) <= \<const0>\;
  M_AXI_WDATA(15) <= \<const0>\;
  M_AXI_WDATA(14) <= \<const0>\;
  M_AXI_WDATA(13) <= \<const0>\;
  M_AXI_WDATA(12) <= \<const0>\;
  M_AXI_WDATA(11) <= \<const0>\;
  M_AXI_WDATA(10) <= \<const0>\;
  M_AXI_WDATA(9) <= \<const0>\;
  M_AXI_WDATA(8) <= \<const0>\;
  M_AXI_WDATA(7) <= \<const0>\;
  M_AXI_WDATA(6) <= \<const0>\;
  M_AXI_WDATA(5) <= \<const0>\;
  M_AXI_WDATA(4) <= \<const0>\;
  M_AXI_WDATA(3) <= \<const0>\;
  M_AXI_WDATA(2) <= \<const0>\;
  M_AXI_WDATA(1) <= \<const0>\;
  M_AXI_WDATA(0) <= \<const0>\;
  M_AXI_WLAST <= \<const0>\;
  M_AXI_WSTRB(3) <= \<const0>\;
  M_AXI_WSTRB(2) <= \<const0>\;
  M_AXI_WSTRB(1) <= \<const0>\;
  M_AXI_WSTRB(0) <= \<const0>\;
  M_AXI_WVALID <= \<const0>\;
  S_AXI_ARREADY <= \<const0>\;
  S_AXI_AWREADY <= \<const0>\;
  S_AXI_BRESP(1) <= \<const0>\;
  S_AXI_BRESP(0) <= \<const0>\;
  S_AXI_BVALID <= \<const0>\;
  S_AXI_RDATA(31) <= \<const0>\;
  S_AXI_RDATA(30) <= \<const0>\;
  S_AXI_RDATA(29) <= \<const0>\;
  S_AXI_RDATA(28) <= \<const0>\;
  S_AXI_RDATA(27) <= \<const0>\;
  S_AXI_RDATA(26) <= \<const0>\;
  S_AXI_RDATA(25) <= \<const0>\;
  S_AXI_RDATA(24) <= \<const0>\;
  S_AXI_RDATA(23) <= \<const0>\;
  S_AXI_RDATA(22) <= \<const0>\;
  S_AXI_RDATA(21) <= \<const0>\;
  S_AXI_RDATA(20) <= \<const0>\;
  S_AXI_RDATA(19) <= \<const0>\;
  S_AXI_RDATA(18) <= \<const0>\;
  S_AXI_RDATA(17) <= \<const0>\;
  S_AXI_RDATA(16) <= \<const0>\;
  S_AXI_RDATA(15) <= \<const0>\;
  S_AXI_RDATA(14) <= \<const0>\;
  S_AXI_RDATA(13) <= \<const0>\;
  S_AXI_RDATA(12) <= \<const0>\;
  S_AXI_RDATA(11) <= \<const0>\;
  S_AXI_RDATA(10) <= \<const0>\;
  S_AXI_RDATA(9) <= \<const0>\;
  S_AXI_RDATA(8) <= \<const0>\;
  S_AXI_RDATA(7) <= \<const0>\;
  S_AXI_RDATA(6) <= \<const0>\;
  S_AXI_RDATA(5) <= \<const0>\;
  S_AXI_RDATA(4) <= \<const0>\;
  S_AXI_RDATA(3) <= \<const0>\;
  S_AXI_RDATA(2) <= \<const0>\;
  S_AXI_RDATA(1) <= \<const0>\;
  S_AXI_RDATA(0) <= \<const0>\;
  S_AXI_RRESP(1) <= \<const0>\;
  S_AXI_RRESP(0) <= \<const0>\;
  S_AXI_RVALID <= \<const0>\;
  S_AXI_WREADY <= \<const0>\;
  TRACE_CLK_OUT <= \<const0>\;
  TRACE_CTL <= \<const1>\;
  TRACE_DATA(31) <= \<const0>\;
  TRACE_DATA(30) <= \<const0>\;
  TRACE_DATA(29) <= \<const0>\;
  TRACE_DATA(28) <= \<const0>\;
  TRACE_DATA(27) <= \<const0>\;
  TRACE_DATA(26) <= \<const0>\;
  TRACE_DATA(25) <= \<const0>\;
  TRACE_DATA(24) <= \<const0>\;
  TRACE_DATA(23) <= \<const0>\;
  TRACE_DATA(22) <= \<const0>\;
  TRACE_DATA(21) <= \<const0>\;
  TRACE_DATA(20) <= \<const0>\;
  TRACE_DATA(19) <= \<const0>\;
  TRACE_DATA(18) <= \<const0>\;
  TRACE_DATA(17) <= \<const0>\;
  TRACE_DATA(16) <= \<const0>\;
  TRACE_DATA(15) <= \<const0>\;
  TRACE_DATA(14) <= \<const0>\;
  TRACE_DATA(13) <= \<const0>\;
  TRACE_DATA(12) <= \<const0>\;
  TRACE_DATA(11) <= \<const0>\;
  TRACE_DATA(10) <= \<const0>\;
  TRACE_DATA(9) <= \<const0>\;
  TRACE_DATA(8) <= \<const0>\;
  TRACE_DATA(7) <= \<const0>\;
  TRACE_DATA(6) <= \<const0>\;
  TRACE_DATA(5) <= \<const0>\;
  TRACE_DATA(4) <= \<const0>\;
  TRACE_DATA(3) <= \<const0>\;
  TRACE_DATA(2) <= \<const0>\;
  TRACE_DATA(1) <= \<const0>\;
  TRACE_DATA(0) <= \<const0>\;
  Trig_Ack_In_0 <= \<const0>\;
  Trig_Ack_In_1 <= \<const0>\;
  Trig_Ack_In_2 <= \<const0>\;
  Trig_Ack_In_3 <= \<const0>\;
  Trig_Out_0 <= \<const0>\;
  Trig_Out_1 <= \<const0>\;
  Trig_Out_2 <= \<const0>\;
  Trig_Out_3 <= \<const0>\;
  bscan_ext_tdo <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
MDM_Core_I1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM_Core
     port map (
      AR(0) => sel_n_reset,
      CLK => \^ext_jtag_update\,
      D(0) => p_1_in(15),
      Dbg_Disable_0 => Dbg_Disable_0,
      Dbg_Reg_En_0(0 to 7) => Dbg_Reg_En_0(0 to 7),
      Dbg_Rst_0 => Dbg_Rst_0,
      Dbg_Shift_0 => \^dbg_shift_0\,
      Dbg_TDO_0 => Dbg_TDO_0,
      Debug_SYS_Rst => Debug_SYS_Rst,
      E(0) => \Use_E2.BSCAN_I_n_8\,
      Ext_JTAG_SEL => Ext_JTAG_SEL,
      Ext_JTAG_TDI => \^ext_jtag_tdi\,
      Ext_JTAG_TDO => Ext_JTAG_TDO,
      Ext_NM_BRK => Ext_NM_BRK,
      Q(0) => MDM_Core_I1_n_0,
      SEL => SEL,
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Use_Serial_Unified_Completion.completion_status_reg[0]\ => \^ext_jtag_shift\,
      \Use_Serial_Unified_Completion.count_reg[5]\(0) => \JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg\(5),
      \Use_Serial_Unified_Completion.count_reg[5]_0\(0) => p_0_in(0),
      \Use_Serial_Unified_Completion.count_reg[5]_1\(0) => \JTAG_CONTROL_I/sel\,
      \Use_Serial_Unified_Completion.mb_instr_overrun_reg\ => \Use_E2.BSCAN_I_n_12\,
      \Use_Serial_Unified_Completion.sample_1_reg[15]\(0) => MDM_Core_I1_n_18,
      \Using_FPGA.Native\ => \^ext_jtag_drck\,
      completion_status131_out => \JTAG_CONTROL_I/completion_status131_out\,
      \mb_data_overrun1__0\ => \JTAG_CONTROL_I/mb_data_overrun1__0\,
      sel_n_reg => \^ext_jtag_capture\,
      \shift_Count_reg[0]\(0) => \Use_E2.BSCAN_I_n_13\,
      shift_n_reset => shift_n_reset,
      tdo => tdo
    );
\No_Dbg_Reg_Access.BUFG_DRCK\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_BUFG
     port map (
      DRCK => DRCK,
      Ext_JTAG_DRCK => \^ext_jtag_drck\
    );
\Use_E2.BSCAN_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_BSCANE2
     port map (
      AR(0) => sel_n_reset,
      D(0) => p_1_in(15),
      DRCK => DRCK,
      Dbg_TDO_0 => Dbg_TDO_0,
      E(0) => \Use_E2.BSCAN_I_n_8\,
      Ext_JTAG_RESET => Ext_JTAG_RESET,
      Ext_JTAG_UPDATE => \^ext_jtag_update\,
      I0 => TDI,
      Q(0) => MDM_Core_I1_n_0,
      SEL => SEL,
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Use_BSCAN.PORT_Selector_reg[0]\ => \^ext_jtag_capture\,
      \Use_BSCAN.PORT_Selector_reg[0]_0\ => \^ext_jtag_shift\,
      \Use_BSCAN.command_reg[5]\(0) => \JTAG_CONTROL_I/sel\,
      \Use_E2.BSCANE2_I_0\ => \Use_E2.BSCAN_I_n_12\,
      \Use_Serial_Unified_Completion.completion_status_reg[15]\(0) => MDM_Core_I1_n_18,
      \Use_Serial_Unified_Completion.count_reg[5]\(0) => p_0_in(0),
      \Use_Serial_Unified_Completion.count_reg[5]_0\(0) => \JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg\(5),
      completion_status131_out => \JTAG_CONTROL_I/completion_status131_out\,
      \mb_data_overrun1__0\ => \JTAG_CONTROL_I/mb_data_overrun1__0\,
      \shift_Count_reg[0]\(0) => \Use_E2.BSCAN_I_n_13\,
      shift_n_reset => shift_n_reset,
      tdo => tdo
    );
\Use_E2.LUT1_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mdm_v3_2_18_MB_LUT1
     port map (
      Ext_JTAG_TDI => \^ext_jtag_tdi\,
      I0 => TDI
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_rst_0_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_rst_0_0 : entity is "bd_3914_rst_0_0,proc_sys_reset,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_rst_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_rst_0_0 : entity is "proc_sys_reset,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_rst_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_rst_0_0 is
  attribute C_AUX_RESET_HIGH : string;
  attribute C_AUX_RESET_HIGH of U0 : label is "1'b0";
  attribute C_AUX_RST_WIDTH : integer;
  attribute C_AUX_RST_WIDTH of U0 : label is 4;
  attribute C_EXT_RESET_HIGH : string;
  attribute C_EXT_RESET_HIGH of U0 : label is "1'b1";
  attribute C_EXT_RST_WIDTH : integer;
  attribute C_EXT_RST_WIDTH of U0 : label is 4;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_NUM_BUS_RST : integer;
  attribute C_NUM_BUS_RST of U0 : label is 1;
  attribute C_NUM_INTERCONNECT_ARESETN : integer;
  attribute C_NUM_INTERCONNECT_ARESETN of U0 : label is 1;
  attribute C_NUM_PERP_ARESETN : integer;
  attribute C_NUM_PERP_ARESETN of U0 : label is 1;
  attribute C_NUM_PERP_RST : integer;
  attribute C_NUM_PERP_RST of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of aux_reset_in : signal is "xilinx.com:signal:reset:1.0 aux_reset RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of aux_reset_in : signal is "XIL_INTERFACENAME aux_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of ext_reset_in : signal is "xilinx.com:signal:reset:1.0 ext_reset RST";
  attribute x_interface_parameter of ext_reset_in : signal is "XIL_INTERFACENAME ext_reset, BOARD.ASSOCIATED_PARAM RESET_BOARD_INTERFACE, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute x_interface_info of mb_debug_sys_rst : signal is "xilinx.com:signal:reset:1.0 dbg_reset RST";
  attribute x_interface_parameter of mb_debug_sys_rst : signal is "XIL_INTERFACENAME dbg_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute x_interface_info of mb_reset : signal is "xilinx.com:signal:reset:1.0 mb_rst RST";
  attribute x_interface_parameter of mb_reset : signal is "XIL_INTERFACENAME mb_rst, POLARITY ACTIVE_HIGH, TYPE PROCESSOR, INSERT_VIP 0";
  attribute x_interface_info of slowest_sync_clk : signal is "xilinx.com:signal:clock:1.0 clock CLK";
  attribute x_interface_parameter of slowest_sync_clk : signal is "XIL_INTERFACENAME clock, ASSOCIATED_RESET mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN bd_3914_Clk, INSERT_VIP 0";
  attribute x_interface_info of bus_struct_reset : signal is "xilinx.com:signal:reset:1.0 bus_struct_reset RST";
  attribute x_interface_parameter of bus_struct_reset : signal is "XIL_INTERFACENAME bus_struct_reset, POLARITY ACTIVE_HIGH, TYPE INTERCONNECT, INSERT_VIP 0";
  attribute x_interface_info of interconnect_aresetn : signal is "xilinx.com:signal:reset:1.0 interconnect_low_rst RST";
  attribute x_interface_parameter of interconnect_aresetn : signal is "XIL_INTERFACENAME interconnect_low_rst, POLARITY ACTIVE_LOW, TYPE INTERCONNECT, INSERT_VIP 0";
  attribute x_interface_info of peripheral_aresetn : signal is "xilinx.com:signal:reset:1.0 peripheral_low_rst RST";
  attribute x_interface_parameter of peripheral_aresetn : signal is "XIL_INTERFACENAME peripheral_low_rst, POLARITY ACTIVE_LOW, TYPE PERIPHERAL, INSERT_VIP 0";
  attribute x_interface_info of peripheral_reset : signal is "xilinx.com:signal:reset:1.0 peripheral_high_rst RST";
  attribute x_interface_parameter of peripheral_reset : signal is "XIL_INTERFACENAME peripheral_high_rst, POLARITY ACTIVE_HIGH, TYPE PERIPHERAL, INSERT_VIP 0";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset
     port map (
      aux_reset_in => aux_reset_in,
      bus_struct_reset(0) => bus_struct_reset(0),
      dcm_locked => dcm_locked,
      ext_reset_in => ext_reset_in,
      interconnect_aresetn(0) => interconnect_aresetn(0),
      mb_debug_sys_rst => mb_debug_sys_rst,
      mb_reset => mb_reset,
      peripheral_aresetn(0) => peripheral_aresetn(0),
      peripheral_reset(0) => peripheral_reset(0),
      slowest_sync_clk => slowest_sync_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow is
  port (
    ex_Result : out STD_LOGIC_VECTOR ( 0 to 31 );
    Op1_Low : out STD_LOGIC_VECTOR ( 0 to 2 );
    EX_Op2 : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    Op1_Shift : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_5\ : out STD_LOGIC_VECTOR ( 84 downto 0 );
    PC_EX_i : out STD_LOGIC_VECTOR ( 14 downto 0 );
    LO : out STD_LOGIC;
    Reg_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 23 downto 0 );
    res_Forward1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    D_1 : in STD_LOGIC;
    D_2 : in STD_LOGIC;
    D_3 : in STD_LOGIC;
    D_4 : in STD_LOGIC;
    D_5 : in STD_LOGIC;
    D_6 : in STD_LOGIC;
    D_7 : in STD_LOGIC;
    D_8 : in STD_LOGIC;
    D_9 : in STD_LOGIC;
    D_10 : in STD_LOGIC;
    D_11 : in STD_LOGIC;
    D_12 : in STD_LOGIC;
    D_13 : in STD_LOGIC;
    D_14 : in STD_LOGIC;
    D_15 : in STD_LOGIC;
    D_16 : in STD_LOGIC;
    D_17 : in STD_LOGIC;
    D_18 : in STD_LOGIC;
    D_19 : in STD_LOGIC;
    D_20 : in STD_LOGIC;
    D_21 : in STD_LOGIC;
    D_22 : in STD_LOGIC;
    D_23 : in STD_LOGIC;
    D_24 : in STD_LOGIC;
    D_25 : in STD_LOGIC;
    D_26 : in STD_LOGIC;
    D_27 : in STD_LOGIC;
    D_28 : in STD_LOGIC;
    D_29 : in STD_LOGIC;
    D_30 : in STD_LOGIC;
    D_31 : in STD_LOGIC;
    carry_In : in STD_LOGIC;
    Unsigned_Op : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    MTSMSR_Write : in STD_LOGIC;
    MSR_Rst : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    compare_Instr : in STD_LOGIC;
    sext16 : in STD_LOGIC;
    sext8 : in STD_LOGIC;
    \data_rd_reg_reg[29]\ : in STD_LOGIC;
    register_write : in STD_LOGIC;
    read_register_MSR_1 : in STD_LOGIC;
    Logic_Oper : in STD_LOGIC_VECTOR ( 0 to 1 );
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    Result_Sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Data_Read_Mask : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Reg_Test_Equal : in STD_LOGIC;
    reg_Test_Equal_N : in STD_LOGIC;
    jump : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    imm_Value : in STD_LOGIC_VECTOR ( 0 to 15 );
    Reg_Write : in STD_LOGIC;
    instr_ex : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    DI : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow is
  signal \^address\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ex_op2\ : STD_LOGIC;
  signal \^op1_low\ : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \^op1_shift\ : STD_LOGIC;
  signal \OpSelect_Bits[0].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \OpSelect_Bits[24].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \OpSelect_Bits[25].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \OpSelect_Bits[26].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \OpSelect_Bits[27].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \OpSelect_Bits[28].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \OpSelect_Bits[29].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \OpSelect_Bits[30].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal Operand_Select_I_n_10 : STD_LOGIC;
  signal Operand_Select_I_n_11 : STD_LOGIC;
  signal Operand_Select_I_n_40 : STD_LOGIC;
  signal Operand_Select_I_n_41 : STD_LOGIC;
  signal Operand_Select_I_n_42 : STD_LOGIC;
  signal Operand_Select_I_n_43 : STD_LOGIC;
  signal Operand_Select_I_n_45 : STD_LOGIC;
  signal Operand_Select_I_n_46 : STD_LOGIC;
  signal Operand_Select_I_n_47 : STD_LOGIC;
  signal Operand_Select_I_n_48 : STD_LOGIC;
  signal Operand_Select_I_n_49 : STD_LOGIC;
  signal Operand_Select_I_n_5 : STD_LOGIC;
  signal Operand_Select_I_n_50 : STD_LOGIC;
  signal Operand_Select_I_n_51 : STD_LOGIC;
  signal Operand_Select_I_n_52 : STD_LOGIC;
  signal Operand_Select_I_n_53 : STD_LOGIC;
  signal Operand_Select_I_n_54 : STD_LOGIC;
  signal Operand_Select_I_n_55 : STD_LOGIC;
  signal Operand_Select_I_n_56 : STD_LOGIC;
  signal Operand_Select_I_n_57 : STD_LOGIC;
  signal Operand_Select_I_n_58 : STD_LOGIC;
  signal Operand_Select_I_n_59 : STD_LOGIC;
  signal Operand_Select_I_n_6 : STD_LOGIC;
  signal Operand_Select_I_n_61 : STD_LOGIC;
  signal Operand_Select_I_n_62 : STD_LOGIC;
  signal Operand_Select_I_n_63 : STD_LOGIC;
  signal Operand_Select_I_n_64 : STD_LOGIC;
  signal Operand_Select_I_n_65 : STD_LOGIC;
  signal Operand_Select_I_n_66 : STD_LOGIC;
  signal Operand_Select_I_n_67 : STD_LOGIC;
  signal Operand_Select_I_n_68 : STD_LOGIC;
  signal Operand_Select_I_n_69 : STD_LOGIC;
  signal Operand_Select_I_n_70 : STD_LOGIC;
  signal Operand_Select_I_n_71 : STD_LOGIC;
  signal Operand_Select_I_n_72 : STD_LOGIC;
  signal Operand_Select_I_n_73 : STD_LOGIC;
  signal Operand_Select_I_n_74 : STD_LOGIC;
  signal Operand_Select_I_n_75 : STD_LOGIC;
  signal Operand_Select_I_n_76 : STD_LOGIC;
  signal Operand_Select_I_n_77 : STD_LOGIC;
  signal Operand_Select_I_n_78 : STD_LOGIC;
  signal Operand_Select_I_n_79 : STD_LOGIC;
  signal Operand_Select_I_n_8 : STD_LOGIC;
  signal Operand_Select_I_n_80 : STD_LOGIC;
  signal Operand_Select_I_n_81 : STD_LOGIC;
  signal Operand_Select_I_n_82 : STD_LOGIC;
  signal Operand_Select_I_n_83 : STD_LOGIC;
  signal Operand_Select_I_n_84 : STD_LOGIC;
  signal Operand_Select_I_n_85 : STD_LOGIC;
  signal Operand_Select_I_n_86 : STD_LOGIC;
  signal Operand_Select_I_n_87 : STD_LOGIC;
  signal Operand_Select_I_n_88 : STD_LOGIC;
  signal Operand_Select_I_n_89 : STD_LOGIC;
  signal Operand_Select_I_n_9 : STD_LOGIC;
  signal Operand_Select_I_n_90 : STD_LOGIC;
  signal Operand_Select_I_n_91 : STD_LOGIC;
  signal Operand_Select_I_n_95 : STD_LOGIC;
  signal Operand_Select_I_n_97 : STD_LOGIC;
  signal Operand_Select_I_n_98 : STD_LOGIC;
  signal \^pc_ex_i\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal Shift_Logic_Module_I_n_1 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_10 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_11 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_12 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_13 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_14 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_15 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_16 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_17 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_18 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_19 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_2 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_20 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_21 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_22 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_23 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_24 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_25 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_26 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_27 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_28 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_29 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_3 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_30 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_31 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_4 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_5 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_6 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_7 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_8 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_9 : STD_LOGIC;
  signal Shift_Logic_Res : STD_LOGIC;
  signal \Using_FPGA.ALL_Bits[0].ALU_Bit_I1/S\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \^using_fpga.native_1\ : STD_LOGIC;
  signal \^using_fpga.native_2\ : STD_LOGIC;
  signal \^using_fpga.native_3\ : STD_LOGIC;
  signal \^using_fpga.native_5\ : STD_LOGIC_VECTOR ( 84 downto 0 );
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal op2_C : STD_LOGIC_VECTOR ( 0 to 27 );
  signal raw_Data_Addr : STD_LOGIC_VECTOR ( 30 to 31 );
  signal reg1_Data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal sext : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Address(14 downto 0) <= \^address\(14 downto 0);
  D(2 downto 0) <= \^d\(2 downto 0);
  EX_Op2 <= \^ex_op2\;
  Op1_Low(0 to 2) <= \^op1_low\(0 to 2);
  Op1_Shift <= \^op1_shift\;
  PC_EX_i(14 downto 0) <= \^pc_ex_i\(14 downto 0);
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \Using_FPGA.Native_1\ <= \^using_fpga.native_1\;
  \Using_FPGA.Native_2\ <= \^using_fpga.native_2\;
  \Using_FPGA.Native_3\ <= \^using_fpga.native_3\;
  \Using_FPGA.Native_5\(84 downto 0) <= \^using_fpga.native_5\(84 downto 0);
  ex_Result(0 to 31) <= \^ex_result\(0 to 31);
ALU_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU
     port map (
      EX_Op1 => \^op1_low\(2),
      EX_Op2 => \^ex_op2\,
      LO => LO,
      Op1_Logic => \^using_fpga.native_2\,
      Op2 => Operand_Select_I_n_6,
      S => \Using_FPGA.ALL_Bits[0].ALU_Bit_I1/S\,
      Unsigned_Op => Unsigned_Op,
      \Using_FPGA.Native\(29 downto 0) => \^using_fpga.native_5\(69 downto 40),
      \Using_FPGA.Native_I2\ => \^using_fpga.native\,
      \Using_FPGA.Native_I2_0\ => \^op1_low\(1),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      carry_In => carry_In,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      op2_C(27) => op2_C(0),
      op2_C(26) => op2_C(1),
      op2_C(25) => op2_C(2),
      op2_C(24) => op2_C(3),
      op2_C(23) => op2_C(4),
      op2_C(22) => op2_C(5),
      op2_C(21) => op2_C(6),
      op2_C(20) => op2_C(7),
      op2_C(19) => op2_C(8),
      op2_C(18) => op2_C(9),
      op2_C(17) => op2_C(10),
      op2_C(16) => op2_C(11),
      op2_C(15) => op2_C(12),
      op2_C(14) => op2_C(13),
      op2_C(13) => op2_C(14),
      op2_C(12) => op2_C(15),
      op2_C(11) => op2_C(16),
      op2_C(10) => op2_C(17),
      op2_C(9) => op2_C(18),
      op2_C(8) => op2_C(19),
      op2_C(7) => op2_C(20),
      op2_C(6) => op2_C(21),
      op2_C(5) => op2_C(22),
      op2_C(4) => op2_C(23),
      op2_C(3) => op2_C(24),
      op2_C(2) => op2_C(25),
      op2_C(1) => op2_C(26),
      op2_C(0) => op2_C(27),
      raw_Data_Addr(1) => raw_Data_Addr(30),
      raw_Data_Addr(0) => raw_Data_Addr(31),
      \trace_data_address_i_reg[0]\ => Operand_Select_I_n_97,
      \trace_data_address_i_reg[10]\ => Operand_Select_I_n_72,
      \trace_data_address_i_reg[11]\ => Operand_Select_I_n_70,
      \trace_data_address_i_reg[12]\ => Operand_Select_I_n_68,
      \trace_data_address_i_reg[13]\ => Operand_Select_I_n_66,
      \trace_data_address_i_reg[14]\ => Operand_Select_I_n_64,
      \trace_data_address_i_reg[15]\ => Operand_Select_I_n_62,
      \trace_data_address_i_reg[16]\ => \^using_fpga.native_1\,
      \trace_data_address_i_reg[17]\ => Operand_Select_I_n_58,
      \trace_data_address_i_reg[18]\ => Operand_Select_I_n_56,
      \trace_data_address_i_reg[19]\ => Operand_Select_I_n_54,
      \trace_data_address_i_reg[1]\ => Operand_Select_I_n_90,
      \trace_data_address_i_reg[20]\ => Operand_Select_I_n_52,
      \trace_data_address_i_reg[21]\ => Operand_Select_I_n_50,
      \trace_data_address_i_reg[22]\ => Operand_Select_I_n_48,
      \trace_data_address_i_reg[23]\ => Operand_Select_I_n_46,
      \trace_data_address_i_reg[24]\ => \^using_fpga.native_0\,
      \trace_data_address_i_reg[25]\ => Operand_Select_I_n_42,
      \trace_data_address_i_reg[26]\ => Operand_Select_I_n_40,
      \trace_data_address_i_reg[27]\ => Operand_Select_I_n_10,
      \trace_data_address_i_reg[28]\ => Operand_Select_I_n_9,
      \trace_data_address_i_reg[28]_0\ => \^op1_shift\,
      \trace_data_address_i_reg[29]\ => \^op1_low\(0),
      \trace_data_address_i_reg[2]\ => Operand_Select_I_n_88,
      \trace_data_address_i_reg[3]\ => Operand_Select_I_n_86,
      \trace_data_address_i_reg[4]\ => Operand_Select_I_n_84,
      \trace_data_address_i_reg[5]\ => Operand_Select_I_n_82,
      \trace_data_address_i_reg[6]\ => Operand_Select_I_n_80,
      \trace_data_address_i_reg[7]\ => Operand_Select_I_n_78,
      \trace_data_address_i_reg[8]\ => Operand_Select_I_n_76,
      \trace_data_address_i_reg[9]\ => Operand_Select_I_n_74
    );
MSR_Reg_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MSR_Reg
     port map (
      Address(1 downto 0) => \^address\(1 downto 0),
      Clk => Clk,
      D(2 downto 0) => \^d\(2 downto 0),
      I3 => \OpSelect_Bits[0].Operand_Select_Bit_I/I3\,
      I3_0 => \OpSelect_Bits[30].Operand_Select_Bit_I/I3\,
      I3_1 => \OpSelect_Bits[28].Operand_Select_Bit_I/I3\,
      I3_2 => \OpSelect_Bits[29].Operand_Select_Bit_I/I3\,
      MSR_Rst => MSR_Rst,
      MTSMSR_Write => MTSMSR_Write,
      Op1_Logic => \^op1_low\(1),
      \Using_FPGA.Native\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_9\,
      sync_reset => sync_reset
    );
Operand_Select_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select
     port map (
      Address(8 downto 0) => \^address\(14 downto 6),
      Clk => Clk,
      D_0 => D_0,
      D_1 => D_1,
      D_10 => D_10,
      D_11 => D_11,
      D_12 => D_12,
      D_13 => D_13,
      D_14 => D_14,
      D_15 => D_15,
      D_16 => D_16,
      D_17 => D_17,
      D_18 => D_18,
      D_19 => D_19,
      D_2 => D_2,
      D_20 => D_20,
      D_21 => D_21,
      D_22 => D_22,
      D_23 => D_23,
      D_24 => D_24,
      D_25 => D_25,
      D_26 => D_26,
      D_27 => D_27,
      D_28 => D_28,
      D_29 => D_29,
      D_3 => D_3,
      D_30 => D_30,
      D_31 => D_31,
      D_4 => D_4,
      D_5 => D_5,
      D_6 => D_6,
      D_7 => D_7,
      D_8 => D_8,
      D_9 => D_9,
      E(0) => E(0),
      EX_Op2 => \^ex_op2\,
      EX_Result(0 to 31) => \^ex_result\(0 to 31),
      I3 => \OpSelect_Bits[30].Operand_Select_Bit_I/I3\,
      I3_0 => \OpSelect_Bits[29].Operand_Select_Bit_I/I3\,
      I3_1 => \OpSelect_Bits[28].Operand_Select_Bit_I/I3\,
      I3_2 => \OpSelect_Bits[27].Operand_Select_Bit_I/I3\,
      I3_3 => \OpSelect_Bits[26].Operand_Select_Bit_I/I3\,
      I3_4 => \OpSelect_Bits[25].Operand_Select_Bit_I/I3\,
      I3_5 => \OpSelect_Bits[24].Operand_Select_Bit_I/I3\,
      I3_6 => \OpSelect_Bits[0].Operand_Select_Bit_I/I3\,
      Op1_Logic => \^op1_low\(2),
      Op2 => Operand_Select_I_n_6,
      Q(15 downto 0) => Q(15 downto 0),
      Reg1_Data(0 to 31) => reg1_Data(0 to 31),
      S => \Using_FPGA.ALL_Bits[0].ALU_Bit_I1/S\,
      Sext => Operand_Select_I_n_95,
      Shifted => \^op1_shift\,
      \Using_FPGA.Native\ => \^op1_low\(1),
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      \Using_FPGA.Native_1\ => \^op1_low\(0),
      \Using_FPGA.Native_10\ => Operand_Select_I_n_43,
      \Using_FPGA.Native_11\ => \^using_fpga.native_0\,
      \Using_FPGA.Native_12\ => Operand_Select_I_n_45,
      \Using_FPGA.Native_13\ => Operand_Select_I_n_46,
      \Using_FPGA.Native_14\ => Operand_Select_I_n_47,
      \Using_FPGA.Native_15\ => Operand_Select_I_n_48,
      \Using_FPGA.Native_16\ => Operand_Select_I_n_49,
      \Using_FPGA.Native_17\ => Operand_Select_I_n_50,
      \Using_FPGA.Native_18\ => Operand_Select_I_n_51,
      \Using_FPGA.Native_19\ => Operand_Select_I_n_52,
      \Using_FPGA.Native_2\ => Operand_Select_I_n_5,
      \Using_FPGA.Native_20\ => Operand_Select_I_n_53,
      \Using_FPGA.Native_21\ => Operand_Select_I_n_54,
      \Using_FPGA.Native_22\ => Operand_Select_I_n_55,
      \Using_FPGA.Native_23\ => Operand_Select_I_n_56,
      \Using_FPGA.Native_24\ => Operand_Select_I_n_57,
      \Using_FPGA.Native_25\ => Operand_Select_I_n_58,
      \Using_FPGA.Native_26\ => Operand_Select_I_n_59,
      \Using_FPGA.Native_27\ => \^using_fpga.native_1\,
      \Using_FPGA.Native_28\ => Operand_Select_I_n_61,
      \Using_FPGA.Native_29\ => Operand_Select_I_n_62,
      \Using_FPGA.Native_3\ => Operand_Select_I_n_8,
      \Using_FPGA.Native_30\ => Operand_Select_I_n_63,
      \Using_FPGA.Native_31\ => Operand_Select_I_n_64,
      \Using_FPGA.Native_32\ => Operand_Select_I_n_65,
      \Using_FPGA.Native_33\ => Operand_Select_I_n_66,
      \Using_FPGA.Native_34\ => Operand_Select_I_n_67,
      \Using_FPGA.Native_35\ => Operand_Select_I_n_68,
      \Using_FPGA.Native_36\ => Operand_Select_I_n_69,
      \Using_FPGA.Native_37\ => Operand_Select_I_n_70,
      \Using_FPGA.Native_38\ => Operand_Select_I_n_71,
      \Using_FPGA.Native_39\ => Operand_Select_I_n_72,
      \Using_FPGA.Native_4\ => Operand_Select_I_n_9,
      \Using_FPGA.Native_40\ => Operand_Select_I_n_73,
      \Using_FPGA.Native_41\ => Operand_Select_I_n_74,
      \Using_FPGA.Native_42\ => Operand_Select_I_n_75,
      \Using_FPGA.Native_43\ => Operand_Select_I_n_76,
      \Using_FPGA.Native_44\ => Operand_Select_I_n_77,
      \Using_FPGA.Native_45\ => Operand_Select_I_n_78,
      \Using_FPGA.Native_46\ => Operand_Select_I_n_79,
      \Using_FPGA.Native_47\ => Operand_Select_I_n_80,
      \Using_FPGA.Native_48\ => Operand_Select_I_n_81,
      \Using_FPGA.Native_49\ => Operand_Select_I_n_82,
      \Using_FPGA.Native_5\ => Operand_Select_I_n_10,
      \Using_FPGA.Native_50\ => Operand_Select_I_n_83,
      \Using_FPGA.Native_51\ => Operand_Select_I_n_84,
      \Using_FPGA.Native_52\ => Operand_Select_I_n_85,
      \Using_FPGA.Native_53\ => Operand_Select_I_n_86,
      \Using_FPGA.Native_54\ => Operand_Select_I_n_87,
      \Using_FPGA.Native_55\ => Operand_Select_I_n_88,
      \Using_FPGA.Native_56\ => Operand_Select_I_n_89,
      \Using_FPGA.Native_57\ => Operand_Select_I_n_90,
      \Using_FPGA.Native_58\ => Operand_Select_I_n_91,
      \Using_FPGA.Native_59\ => \^using_fpga.native_2\,
      \Using_FPGA.Native_6\ => Operand_Select_I_n_11,
      \Using_FPGA.Native_60\ => \^using_fpga.native_3\,
      \Using_FPGA.Native_61\ => sext(0),
      \Using_FPGA.Native_62\ => Operand_Select_I_n_97,
      \Using_FPGA.Native_63\ => Operand_Select_I_n_98,
      \Using_FPGA.Native_64\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_7\ => Operand_Select_I_n_40,
      \Using_FPGA.Native_8\ => Operand_Select_I_n_41,
      \Using_FPGA.Native_9\ => Operand_Select_I_n_42,
      compare_Instr => compare_Instr,
      imm_Value(0 to 15) => imm_Value(0 to 15),
      of_PipeRun => of_PipeRun,
      op2_C(27) => op2_C(0),
      op2_C(26) => op2_C(1),
      op2_C(25) => op2_C(2),
      op2_C(24) => op2_C(3),
      op2_C(23) => op2_C(4),
      op2_C(22) => op2_C(5),
      op2_C(21) => op2_C(6),
      op2_C(20) => op2_C(7),
      op2_C(19) => op2_C(8),
      op2_C(18) => op2_C(9),
      op2_C(17) => op2_C(10),
      op2_C(16) => op2_C(11),
      op2_C(15) => op2_C(12),
      op2_C(14) => op2_C(13),
      op2_C(13) => op2_C(14),
      op2_C(12) => op2_C(15),
      op2_C(11) => op2_C(16),
      op2_C(10) => op2_C(17),
      op2_C(9) => op2_C(18),
      op2_C(8) => op2_C(19),
      op2_C(7) => op2_C(20),
      op2_C(6) => op2_C(21),
      op2_C(5) => op2_C(22),
      op2_C(4) => op2_C(23),
      op2_C(3) => op2_C(24),
      op2_C(2) => op2_C(25),
      op2_C(1) => op2_C(26),
      op2_C(0) => op2_C(27),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sext16 => sext16,
      sext8 => sext8,
      sync_reset => sync_reset
    );
PC_Module_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Module
     port map (
      Address(14 downto 0) => \^address\(14 downto 0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      DI => DI,
      I3 => \OpSelect_Bits[24].Operand_Select_Bit_I/I3\,
      I3_0 => \OpSelect_Bits[25].Operand_Select_Bit_I/I3\,
      I3_1 => \OpSelect_Bits[26].Operand_Select_Bit_I/I3\,
      I3_2 => \OpSelect_Bits[27].Operand_Select_Bit_I/I3\,
      IReady => IReady,
      PC_EX_i(14 downto 0) => \^pc_ex_i\(14 downto 0),
      PC_Write => PC_Write,
      \Using_FPGA.Native\(14 downto 0) => \^using_fpga.native_5\(84 downto 70),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_9\,
      \Using_FPGA.Native_1\(14 downto 0) => \^using_fpga.native_5\(54 downto 40),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_12\,
      jump => jump,
      sync_reset => sync_reset
    );
Register_File_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File
     port map (
      Clk => Clk,
      Clk_0(7 downto 0) => \^using_fpga.native_5\(39 downto 32),
      Data_Write(23 downto 0) => Data_Write(23 downto 0),
      EX_Result(0 to 31) => \^ex_result\(0 to 31),
      Reg1_Data(0 to 31) => reg1_Data(0 to 31),
      Reg2_Data(0 to 31) => Reg2_Data(0 to 31),
      Reg_Write => Reg_Write,
      Write_Addr(0) => instr_ex(1),
      Write_Addr(1) => instr_ex(0),
      Write_Addr(2) => write_Addr(2),
      Write_Addr(3) => write_Addr(1),
      Write_Addr(4) => write_Addr(0),
      imm_Value(4) => imm_Value(0),
      imm_Value(3) => imm_Value(1),
      imm_Value(2) => imm_Value(2),
      imm_Value(1) => imm_Value(3),
      imm_Value(0) => imm_Value(4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
Result_Mux_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Result_Mux
     port map (
      Clk => Clk,
      D(1 downto 0) => \^d\(2 downto 1),
      Data_Read(15 downto 0) => Data_Read(15 downto 0),
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0 to 31) => \^ex_result\(0 to 31),
      PC_EX_i(1 downto 0) => \^pc_ex_i\(1 downto 0),
      Result_Sel(0 to 1) => Result_Sel(0 to 1),
      Shift_Logic_Res => Shift_Logic_Res,
      \Using_FPGA.Native\(1 downto 0) => \Using_FPGA.Native_4\(1 downto 0),
      \Using_FPGA.Native_0\(31 downto 0) => \^using_fpga.native_5\(31 downto 0),
      \Using_FPGA.Native_1\ => Shift_Logic_Module_I_n_1,
      \Using_FPGA.Native_10\ => Shift_Logic_Module_I_n_9,
      \Using_FPGA.Native_11\ => Shift_Logic_Module_I_n_10,
      \Using_FPGA.Native_12\ => Shift_Logic_Module_I_n_11,
      \Using_FPGA.Native_13\ => Shift_Logic_Module_I_n_12,
      \Using_FPGA.Native_14\ => Shift_Logic_Module_I_n_13,
      \Using_FPGA.Native_15\ => Shift_Logic_Module_I_n_14,
      \Using_FPGA.Native_16\ => Shift_Logic_Module_I_n_15,
      \Using_FPGA.Native_17\ => Shift_Logic_Module_I_n_16,
      \Using_FPGA.Native_18\ => \Using_FPGA.Native_11\,
      \Using_FPGA.Native_19\ => Shift_Logic_Module_I_n_17,
      \Using_FPGA.Native_2\(29 downto 0) => \^using_fpga.native_5\(69 downto 40),
      \Using_FPGA.Native_20\ => Shift_Logic_Module_I_n_18,
      \Using_FPGA.Native_21\ => Shift_Logic_Module_I_n_19,
      \Using_FPGA.Native_22\ => Shift_Logic_Module_I_n_20,
      \Using_FPGA.Native_23\ => Shift_Logic_Module_I_n_21,
      \Using_FPGA.Native_24\ => Shift_Logic_Module_I_n_22,
      \Using_FPGA.Native_25\ => Shift_Logic_Module_I_n_23,
      \Using_FPGA.Native_26\ => Shift_Logic_Module_I_n_24,
      \Using_FPGA.Native_27\ => Shift_Logic_Module_I_n_25,
      \Using_FPGA.Native_28\ => Shift_Logic_Module_I_n_26,
      \Using_FPGA.Native_29\ => Shift_Logic_Module_I_n_27,
      \Using_FPGA.Native_3\ => Shift_Logic_Module_I_n_2,
      \Using_FPGA.Native_30\ => Shift_Logic_Module_I_n_28,
      \Using_FPGA.Native_31\ => Shift_Logic_Module_I_n_29,
      \Using_FPGA.Native_32\ => Shift_Logic_Module_I_n_30,
      \Using_FPGA.Native_33\ => Shift_Logic_Module_I_n_31,
      \Using_FPGA.Native_4\ => Shift_Logic_Module_I_n_3,
      \Using_FPGA.Native_5\ => Shift_Logic_Module_I_n_4,
      \Using_FPGA.Native_6\ => Shift_Logic_Module_I_n_5,
      \Using_FPGA.Native_7\ => Shift_Logic_Module_I_n_6,
      \Using_FPGA.Native_8\ => Shift_Logic_Module_I_n_7,
      \Using_FPGA.Native_9\ => Shift_Logic_Module_I_n_8,
      \data_rd_reg_reg[29]\ => \data_rd_reg_reg[29]\,
      extend_Data_Read(15 downto 0) => extend_Data_Read(15 downto 0),
      raw_Data_Addr(1) => raw_Data_Addr(30),
      raw_Data_Addr(0) => raw_Data_Addr(31),
      read_register_MSR_1 => read_register_MSR_1,
      register_write => register_write
    );
Shift_Logic_Module_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Module
     port map (
      EX_Op2 => \^ex_op2\,
      Logic_Oper(0 to 1) => Logic_Oper(0 to 1),
      Op1_Logic => \^op1_low\(2),
      Op2 => Operand_Select_I_n_6,
      Select_Logic => Select_Logic,
      Select_Logic_reg => Shift_Logic_Module_I_n_1,
      Select_Logic_reg_0 => Shift_Logic_Module_I_n_2,
      Select_Logic_reg_1 => Shift_Logic_Module_I_n_3,
      Select_Logic_reg_10 => Shift_Logic_Module_I_n_12,
      Select_Logic_reg_11 => Shift_Logic_Module_I_n_13,
      Select_Logic_reg_12 => Shift_Logic_Module_I_n_14,
      Select_Logic_reg_13 => Shift_Logic_Module_I_n_15,
      Select_Logic_reg_14 => Shift_Logic_Module_I_n_16,
      Select_Logic_reg_15 => Shift_Logic_Module_I_n_17,
      Select_Logic_reg_16 => Shift_Logic_Module_I_n_18,
      Select_Logic_reg_17 => Shift_Logic_Module_I_n_19,
      Select_Logic_reg_18 => Shift_Logic_Module_I_n_20,
      Select_Logic_reg_19 => Shift_Logic_Module_I_n_21,
      Select_Logic_reg_2 => Shift_Logic_Module_I_n_4,
      Select_Logic_reg_20 => Shift_Logic_Module_I_n_22,
      Select_Logic_reg_21 => Shift_Logic_Module_I_n_23,
      Select_Logic_reg_22 => Shift_Logic_Module_I_n_24,
      Select_Logic_reg_23 => Shift_Logic_Module_I_n_25,
      Select_Logic_reg_24 => Shift_Logic_Module_I_n_26,
      Select_Logic_reg_25 => Shift_Logic_Module_I_n_27,
      Select_Logic_reg_26 => Shift_Logic_Module_I_n_28,
      Select_Logic_reg_27 => Shift_Logic_Module_I_n_29,
      Select_Logic_reg_28 => Shift_Logic_Module_I_n_30,
      Select_Logic_reg_29 => Shift_Logic_Module_I_n_31,
      Select_Logic_reg_3 => Shift_Logic_Module_I_n_5,
      Select_Logic_reg_4 => Shift_Logic_Module_I_n_6,
      Select_Logic_reg_5 => Shift_Logic_Module_I_n_7,
      Select_Logic_reg_6 => Shift_Logic_Module_I_n_8,
      Select_Logic_reg_7 => Shift_Logic_Module_I_n_9,
      Select_Logic_reg_8 => Shift_Logic_Module_I_n_10,
      Select_Logic_reg_9 => Shift_Logic_Module_I_n_11,
      Sext => sext(0),
      Shift_Logic_Res => Shift_Logic_Res,
      Shift_Oper => Shift_Oper,
      Shifted => \^op1_shift\,
      \Using_FPGA.Native\ => \^op1_low\(1),
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      \Using_FPGA.Native_1\ => \^op1_low\(0),
      \Using_FPGA.Native_10\ => Operand_Select_I_n_52,
      \Using_FPGA.Native_11\ => Operand_Select_I_n_54,
      \Using_FPGA.Native_12\ => Operand_Select_I_n_56,
      \Using_FPGA.Native_13\ => Operand_Select_I_n_58,
      \Using_FPGA.Native_14\ => \^using_fpga.native_1\,
      \Using_FPGA.Native_15\ => Operand_Select_I_n_62,
      \Using_FPGA.Native_16\ => Operand_Select_I_n_64,
      \Using_FPGA.Native_17\ => Operand_Select_I_n_95,
      \Using_FPGA.Native_18\ => Operand_Select_I_n_66,
      \Using_FPGA.Native_19\ => Operand_Select_I_n_68,
      \Using_FPGA.Native_2\ => Operand_Select_I_n_9,
      \Using_FPGA.Native_20\ => Operand_Select_I_n_70,
      \Using_FPGA.Native_21\ => Operand_Select_I_n_72,
      \Using_FPGA.Native_22\ => Operand_Select_I_n_74,
      \Using_FPGA.Native_23\ => Operand_Select_I_n_76,
      \Using_FPGA.Native_24\ => Operand_Select_I_n_78,
      \Using_FPGA.Native_25\ => Operand_Select_I_n_80,
      \Using_FPGA.Native_26\ => Operand_Select_I_n_82,
      \Using_FPGA.Native_27\ => Operand_Select_I_n_84,
      \Using_FPGA.Native_28\ => Operand_Select_I_n_86,
      \Using_FPGA.Native_29\ => Operand_Select_I_n_88,
      \Using_FPGA.Native_3\ => Operand_Select_I_n_10,
      \Using_FPGA.Native_30\ => Operand_Select_I_n_90,
      \Using_FPGA.Native_31\ => \^using_fpga.native_2\,
      \Using_FPGA.Native_32\ => Shifted,
      \Using_FPGA.Native_4\ => Operand_Select_I_n_40,
      \Using_FPGA.Native_5\ => Operand_Select_I_n_42,
      \Using_FPGA.Native_6\ => \^using_fpga.native_0\,
      \Using_FPGA.Native_7\ => Operand_Select_I_n_46,
      \Using_FPGA.Native_8\ => Operand_Select_I_n_48,
      \Using_FPGA.Native_9\ => Operand_Select_I_n_50,
      op2_C(27) => op2_C(0),
      op2_C(26) => op2_C(1),
      op2_C(25) => op2_C(2),
      op2_C(24) => op2_C(3),
      op2_C(23) => op2_C(4),
      op2_C(22) => op2_C(5),
      op2_C(21) => op2_C(6),
      op2_C(20) => op2_C(7),
      op2_C(19) => op2_C(8),
      op2_C(18) => op2_C(9),
      op2_C(17) => op2_C(10),
      op2_C(16) => op2_C(11),
      op2_C(15) => op2_C(12),
      op2_C(14) => op2_C(13),
      op2_C(13) => op2_C(14),
      op2_C(12) => op2_C(15),
      op2_C(11) => op2_C(16),
      op2_C(10) => op2_C(17),
      op2_C(9) => op2_C(18),
      op2_C(8) => op2_C(19),
      op2_C(7) => op2_C(20),
      op2_C(6) => op2_C(21),
      op2_C(5) => op2_C(22),
      op2_C(4) => op2_C(23),
      op2_C(3) => op2_C(24),
      op2_C(2) => op2_C(25),
      op2_C(1) => op2_C(26),
      op2_C(0) => op2_C(27)
    );
Zero_Detect_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Zero_Detect
     port map (
      Reg_Test_Equal => Reg_Test_Equal,
      Reg_zero => Reg_zero,
      \Using_FPGA.Native\ => Operand_Select_I_n_98,
      \Using_FPGA.Native_0\ => Operand_Select_I_n_5,
      \Using_FPGA.Native_1\ => Operand_Select_I_n_45,
      \Using_FPGA.Native_10\ => Operand_Select_I_n_49,
      \Using_FPGA.Native_11\ => Operand_Select_I_n_51,
      \Using_FPGA.Native_12\ => Operand_Select_I_n_59,
      \Using_FPGA.Native_13\ => Operand_Select_I_n_69,
      \Using_FPGA.Native_14\ => Operand_Select_I_n_65,
      \Using_FPGA.Native_15\ => Operand_Select_I_n_67,
      \Using_FPGA.Native_16\ => Operand_Select_I_n_61,
      \Using_FPGA.Native_17\ => Operand_Select_I_n_63,
      \Using_FPGA.Native_18\ => Operand_Select_I_n_71,
      \Using_FPGA.Native_19\ => Operand_Select_I_n_81,
      \Using_FPGA.Native_2\ => Operand_Select_I_n_41,
      \Using_FPGA.Native_20\ => Operand_Select_I_n_77,
      \Using_FPGA.Native_21\ => Operand_Select_I_n_79,
      \Using_FPGA.Native_22\ => Operand_Select_I_n_73,
      \Using_FPGA.Native_23\ => Operand_Select_I_n_75,
      \Using_FPGA.Native_24\ => Operand_Select_I_n_83,
      \Using_FPGA.Native_25\ => \^using_fpga.native_3\,
      \Using_FPGA.Native_26\ => Operand_Select_I_n_89,
      \Using_FPGA.Native_27\ => Operand_Select_I_n_91,
      \Using_FPGA.Native_28\ => Operand_Select_I_n_85,
      \Using_FPGA.Native_29\ => Operand_Select_I_n_87,
      \Using_FPGA.Native_3\ => Operand_Select_I_n_43,
      \Using_FPGA.Native_4\ => Operand_Select_I_n_8,
      \Using_FPGA.Native_5\ => Operand_Select_I_n_11,
      \Using_FPGA.Native_6\ => Operand_Select_I_n_47,
      \Using_FPGA.Native_7\ => Operand_Select_I_n_57,
      \Using_FPGA.Native_8\ => Operand_Select_I_n_53,
      \Using_FPGA.Native_9\ => Operand_Select_I_n_55,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => lopt_8,
      reg_Test_Equal_N => reg_Test_Equal_N
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rsta_busy => rsta_busy,
      rstb => rstb,
      rstb_busy => rstb_busy,
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_mdm_0_0 is
  port (
    Debug_SYS_Rst : out STD_LOGIC;
    Dbg_Clk_0 : out STD_LOGIC;
    Dbg_TDI_0 : out STD_LOGIC;
    Dbg_TDO_0 : in STD_LOGIC;
    Dbg_Reg_En_0 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_0 : out STD_LOGIC;
    Dbg_Shift_0 : out STD_LOGIC;
    Dbg_Update_0 : out STD_LOGIC;
    Dbg_Rst_0 : out STD_LOGIC;
    Dbg_Disable_0 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_mdm_0_0 : entity is "bd_3914_mdm_0_0,MDM,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_mdm_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_mdm_0_0 : entity is "MDM,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_mdm_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_mdm_0_0 is
  signal NLW_U0_Dbg_ARVALID_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_BRK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_JTAG_CAPTURE_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_JTAG_DRCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_JTAG_RESET_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_JTAG_SEL_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_JTAG_SHIFT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_JTAG_TDI_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_JTAG_UPDATE_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_NM_BRK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_TRACE_CLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_TRACE_CTL_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trig_Ack_In_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trig_Ack_In_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trig_Ack_In_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trig_Ack_In_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trig_Out_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trig_Out_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trig_Out_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trig_Out_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_bscan_ext_tdo_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARADDR_0_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_1_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_10_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_11_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_12_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_13_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_14_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_15_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_16_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_17_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_18_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_19_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_2_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_20_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_21_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_22_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_23_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_24_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_25_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_26_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_27_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_28_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_29_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_3_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_30_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_31_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_4_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_5_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_6_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_7_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_8_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_9_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_0_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_1_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_10_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_11_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_12_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_13_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_14_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_15_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_16_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_17_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_18_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_19_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_2_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_20_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_21_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_22_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_23_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_24_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_25_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_26_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_27_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_28_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_29_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_3_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_30_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_31_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_4_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_5_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_6_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_7_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_8_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_9_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_Reg_En_1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_10_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_11_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_12_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_13_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_14_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_15_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_16_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_17_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_18_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_19_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_2_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_20_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_21_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_22_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_23_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_24_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_25_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_26_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_27_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_28_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_29_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_3_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_30_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_31_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_4_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_5_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_6_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_7_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_8_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_9_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_0_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_10_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_11_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_12_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_13_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_14_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_15_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_16_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_17_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_18_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_19_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_2_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_20_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_21_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_22_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_23_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_24_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_25_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_26_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_27_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_28_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_29_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_3_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_30_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_31_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_4_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_5_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_6_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_7_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_8_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_9_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_0_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_10_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_11_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_12_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_13_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_14_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_15_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_16_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_17_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_18_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_19_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_2_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_20_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_21_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_22_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_23_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_24_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_25_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_26_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_27_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_28_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_29_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_3_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_30_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_31_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_4_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_5_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_6_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_7_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_8_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_9_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_WDATA_0_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_1_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_10_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_11_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_12_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_13_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_14_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_15_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_16_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_17_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_18_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_19_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_2_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_20_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_21_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_22_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_23_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_24_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_25_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_26_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_27_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_28_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_29_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_3_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_30_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_31_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_4_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_5_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_6_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_7_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_8_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_9_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_LMB_Byte_Enable_0_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_10_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_11_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_12_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_13_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_14_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_15_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_16_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_17_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_18_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_19_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_2_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_20_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_21_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_22_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_23_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_24_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_25_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_26_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_27_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_28_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_29_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_3_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_30_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_31_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_4_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_5_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_6_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_7_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_8_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_9_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Data_Addr_0_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_10_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_11_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_12_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_13_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_14_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_15_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_16_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_17_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_18_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_19_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_2_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_20_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_21_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_22_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_23_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_24_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_25_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_26_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_27_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_28_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_29_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_3_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_30_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_31_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_4_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_5_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_6_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_7_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_8_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_9_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_0_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_10_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_11_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_12_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_13_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_14_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_15_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_16_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_17_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_18_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_19_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_2_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_20_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_21_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_22_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_23_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_24_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_25_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_26_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_27_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_28_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_29_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_3_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_30_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_31_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_4_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_5_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_6_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_7_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_8_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_9_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_M_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_M_AXI_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_TRACE_DATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute C_ADDR_SIZE : integer;
  attribute C_ADDR_SIZE of U0 : label is 32;
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of U0 : label is 0;
  attribute C_BSCANID : integer;
  attribute C_BSCANID of U0 : label is 76547328;
  attribute C_DATA_SIZE : integer;
  attribute C_DATA_SIZE of U0 : label is 32;
  attribute C_DBG_MEM_ACCESS : integer;
  attribute C_DBG_MEM_ACCESS of U0 : label is 0;
  attribute C_DBG_REG_ACCESS : integer;
  attribute C_DBG_REG_ACCESS of U0 : label is 0;
  attribute C_DEBUG_INTERFACE : integer;
  attribute C_DEBUG_INTERFACE of U0 : label is 0;
  attribute C_EXT_TRIG_RESET_VALUE : string;
  attribute C_EXT_TRIG_RESET_VALUE of U0 : label is "20'b11110001001000110100";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_INTERCONNECT : integer;
  attribute C_INTERCONNECT of U0 : label is 2;
  attribute C_JTAG_CHAIN : integer;
  attribute C_JTAG_CHAIN of U0 : label is 2;
  attribute C_LMB_PROTOCOL : integer;
  attribute C_LMB_PROTOCOL of U0 : label is 0;
  attribute C_MB_DBG_PORTS : integer;
  attribute C_MB_DBG_PORTS of U0 : label is 1;
  attribute C_M_AXIS_DATA_WIDTH : integer;
  attribute C_M_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXIS_ID_WIDTH : integer;
  attribute C_M_AXIS_ID_WIDTH of U0 : label is 7;
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of U0 : label is 100000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_TRACE_ASYNC_RESET : integer;
  attribute C_TRACE_ASYNC_RESET of U0 : label is 0;
  attribute C_TRACE_CLK_FREQ_HZ : integer;
  attribute C_TRACE_CLK_FREQ_HZ of U0 : label is 200000000;
  attribute C_TRACE_CLK_OUT_PHASE : integer;
  attribute C_TRACE_CLK_OUT_PHASE of U0 : label is 90;
  attribute C_TRACE_DATA_WIDTH : integer;
  attribute C_TRACE_DATA_WIDTH of U0 : label is 32;
  attribute C_TRACE_ID : integer;
  attribute C_TRACE_ID of U0 : label is 110;
  attribute C_TRACE_OUTPUT : integer;
  attribute C_TRACE_OUTPUT of U0 : label is 0;
  attribute C_TRACE_PROTOCOL : integer;
  attribute C_TRACE_PROTOCOL of U0 : label is 1;
  attribute C_USE_BSCAN : integer;
  attribute C_USE_BSCAN of U0 : label is 0;
  attribute C_USE_CONFIG_RESET : integer;
  attribute C_USE_CONFIG_RESET of U0 : label is 0;
  attribute C_USE_CROSS_TRIGGER : integer;
  attribute C_USE_CROSS_TRIGGER of U0 : label is 0;
  attribute C_USE_UART : integer;
  attribute C_USE_UART of U0 : label is 0;
  attribute x_interface_info : string;
  attribute x_interface_info of Dbg_Capture_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 CAPTURE";
  attribute x_interface_info of Dbg_Clk_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 CLK";
  attribute x_interface_info of Dbg_Disable_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 DISABLE";
  attribute x_interface_info of Dbg_Rst_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 RST";
  attribute x_interface_info of Dbg_Shift_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 SHIFT";
  attribute x_interface_info of Dbg_TDI_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 TDI";
  attribute x_interface_info of Dbg_TDO_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 TDO";
  attribute x_interface_info of Dbg_Update_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 UPDATE";
  attribute x_interface_info of Debug_SYS_Rst : signal is "xilinx.com:signal:reset:1.0 RST.Debug_SYS_Rst RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of Debug_SYS_Rst : signal is "XIL_INTERFACENAME RST.Debug_SYS_Rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute x_interface_info of Dbg_Reg_En_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 REG_EN";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MDM
     port map (
      Config_Reset => '0',
      Dbg_ARADDR_0(14 downto 2) => NLW_U0_Dbg_ARADDR_0_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_1(14 downto 2) => NLW_U0_Dbg_ARADDR_1_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_10(14 downto 2) => NLW_U0_Dbg_ARADDR_10_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_11(14 downto 2) => NLW_U0_Dbg_ARADDR_11_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_12(14 downto 2) => NLW_U0_Dbg_ARADDR_12_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_13(14 downto 2) => NLW_U0_Dbg_ARADDR_13_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_14(14 downto 2) => NLW_U0_Dbg_ARADDR_14_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_15(14 downto 2) => NLW_U0_Dbg_ARADDR_15_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_16(14 downto 2) => NLW_U0_Dbg_ARADDR_16_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_17(14 downto 2) => NLW_U0_Dbg_ARADDR_17_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_18(14 downto 2) => NLW_U0_Dbg_ARADDR_18_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_19(14 downto 2) => NLW_U0_Dbg_ARADDR_19_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_2(14 downto 2) => NLW_U0_Dbg_ARADDR_2_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_20(14 downto 2) => NLW_U0_Dbg_ARADDR_20_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_21(14 downto 2) => NLW_U0_Dbg_ARADDR_21_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_22(14 downto 2) => NLW_U0_Dbg_ARADDR_22_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_23(14 downto 2) => NLW_U0_Dbg_ARADDR_23_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_24(14 downto 2) => NLW_U0_Dbg_ARADDR_24_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_25(14 downto 2) => NLW_U0_Dbg_ARADDR_25_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_26(14 downto 2) => NLW_U0_Dbg_ARADDR_26_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_27(14 downto 2) => NLW_U0_Dbg_ARADDR_27_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_28(14 downto 2) => NLW_U0_Dbg_ARADDR_28_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_29(14 downto 2) => NLW_U0_Dbg_ARADDR_29_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_3(14 downto 2) => NLW_U0_Dbg_ARADDR_3_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_30(14 downto 2) => NLW_U0_Dbg_ARADDR_30_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_31(14 downto 2) => NLW_U0_Dbg_ARADDR_31_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_4(14 downto 2) => NLW_U0_Dbg_ARADDR_4_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_5(14 downto 2) => NLW_U0_Dbg_ARADDR_5_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_6(14 downto 2) => NLW_U0_Dbg_ARADDR_6_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_7(14 downto 2) => NLW_U0_Dbg_ARADDR_7_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_8(14 downto 2) => NLW_U0_Dbg_ARADDR_8_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_9(14 downto 2) => NLW_U0_Dbg_ARADDR_9_UNCONNECTED(14 downto 2),
      Dbg_ARREADY_0 => '0',
      Dbg_ARREADY_1 => '0',
      Dbg_ARREADY_10 => '0',
      Dbg_ARREADY_11 => '0',
      Dbg_ARREADY_12 => '0',
      Dbg_ARREADY_13 => '0',
      Dbg_ARREADY_14 => '0',
      Dbg_ARREADY_15 => '0',
      Dbg_ARREADY_16 => '0',
      Dbg_ARREADY_17 => '0',
      Dbg_ARREADY_18 => '0',
      Dbg_ARREADY_19 => '0',
      Dbg_ARREADY_2 => '0',
      Dbg_ARREADY_20 => '0',
      Dbg_ARREADY_21 => '0',
      Dbg_ARREADY_22 => '0',
      Dbg_ARREADY_23 => '0',
      Dbg_ARREADY_24 => '0',
      Dbg_ARREADY_25 => '0',
      Dbg_ARREADY_26 => '0',
      Dbg_ARREADY_27 => '0',
      Dbg_ARREADY_28 => '0',
      Dbg_ARREADY_29 => '0',
      Dbg_ARREADY_3 => '0',
      Dbg_ARREADY_30 => '0',
      Dbg_ARREADY_31 => '0',
      Dbg_ARREADY_4 => '0',
      Dbg_ARREADY_5 => '0',
      Dbg_ARREADY_6 => '0',
      Dbg_ARREADY_7 => '0',
      Dbg_ARREADY_8 => '0',
      Dbg_ARREADY_9 => '0',
      Dbg_ARVALID_0 => NLW_U0_Dbg_ARVALID_0_UNCONNECTED,
      Dbg_ARVALID_1 => NLW_U0_Dbg_ARVALID_1_UNCONNECTED,
      Dbg_ARVALID_10 => NLW_U0_Dbg_ARVALID_10_UNCONNECTED,
      Dbg_ARVALID_11 => NLW_U0_Dbg_ARVALID_11_UNCONNECTED,
      Dbg_ARVALID_12 => NLW_U0_Dbg_ARVALID_12_UNCONNECTED,
      Dbg_ARVALID_13 => NLW_U0_Dbg_ARVALID_13_UNCONNECTED,
      Dbg_ARVALID_14 => NLW_U0_Dbg_ARVALID_14_UNCONNECTED,
      Dbg_ARVALID_15 => NLW_U0_Dbg_ARVALID_15_UNCONNECTED,
      Dbg_ARVALID_16 => NLW_U0_Dbg_ARVALID_16_UNCONNECTED,
      Dbg_ARVALID_17 => NLW_U0_Dbg_ARVALID_17_UNCONNECTED,
      Dbg_ARVALID_18 => NLW_U0_Dbg_ARVALID_18_UNCONNECTED,
      Dbg_ARVALID_19 => NLW_U0_Dbg_ARVALID_19_UNCONNECTED,
      Dbg_ARVALID_2 => NLW_U0_Dbg_ARVALID_2_UNCONNECTED,
      Dbg_ARVALID_20 => NLW_U0_Dbg_ARVALID_20_UNCONNECTED,
      Dbg_ARVALID_21 => NLW_U0_Dbg_ARVALID_21_UNCONNECTED,
      Dbg_ARVALID_22 => NLW_U0_Dbg_ARVALID_22_UNCONNECTED,
      Dbg_ARVALID_23 => NLW_U0_Dbg_ARVALID_23_UNCONNECTED,
      Dbg_ARVALID_24 => NLW_U0_Dbg_ARVALID_24_UNCONNECTED,
      Dbg_ARVALID_25 => NLW_U0_Dbg_ARVALID_25_UNCONNECTED,
      Dbg_ARVALID_26 => NLW_U0_Dbg_ARVALID_26_UNCONNECTED,
      Dbg_ARVALID_27 => NLW_U0_Dbg_ARVALID_27_UNCONNECTED,
      Dbg_ARVALID_28 => NLW_U0_Dbg_ARVALID_28_UNCONNECTED,
      Dbg_ARVALID_29 => NLW_U0_Dbg_ARVALID_29_UNCONNECTED,
      Dbg_ARVALID_3 => NLW_U0_Dbg_ARVALID_3_UNCONNECTED,
      Dbg_ARVALID_30 => NLW_U0_Dbg_ARVALID_30_UNCONNECTED,
      Dbg_ARVALID_31 => NLW_U0_Dbg_ARVALID_31_UNCONNECTED,
      Dbg_ARVALID_4 => NLW_U0_Dbg_ARVALID_4_UNCONNECTED,
      Dbg_ARVALID_5 => NLW_U0_Dbg_ARVALID_5_UNCONNECTED,
      Dbg_ARVALID_6 => NLW_U0_Dbg_ARVALID_6_UNCONNECTED,
      Dbg_ARVALID_7 => NLW_U0_Dbg_ARVALID_7_UNCONNECTED,
      Dbg_ARVALID_8 => NLW_U0_Dbg_ARVALID_8_UNCONNECTED,
      Dbg_ARVALID_9 => NLW_U0_Dbg_ARVALID_9_UNCONNECTED,
      Dbg_AWADDR_0(14 downto 2) => NLW_U0_Dbg_AWADDR_0_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_1(14 downto 2) => NLW_U0_Dbg_AWADDR_1_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_10(14 downto 2) => NLW_U0_Dbg_AWADDR_10_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_11(14 downto 2) => NLW_U0_Dbg_AWADDR_11_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_12(14 downto 2) => NLW_U0_Dbg_AWADDR_12_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_13(14 downto 2) => NLW_U0_Dbg_AWADDR_13_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_14(14 downto 2) => NLW_U0_Dbg_AWADDR_14_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_15(14 downto 2) => NLW_U0_Dbg_AWADDR_15_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_16(14 downto 2) => NLW_U0_Dbg_AWADDR_16_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_17(14 downto 2) => NLW_U0_Dbg_AWADDR_17_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_18(14 downto 2) => NLW_U0_Dbg_AWADDR_18_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_19(14 downto 2) => NLW_U0_Dbg_AWADDR_19_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_2(14 downto 2) => NLW_U0_Dbg_AWADDR_2_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_20(14 downto 2) => NLW_U0_Dbg_AWADDR_20_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_21(14 downto 2) => NLW_U0_Dbg_AWADDR_21_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_22(14 downto 2) => NLW_U0_Dbg_AWADDR_22_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_23(14 downto 2) => NLW_U0_Dbg_AWADDR_23_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_24(14 downto 2) => NLW_U0_Dbg_AWADDR_24_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_25(14 downto 2) => NLW_U0_Dbg_AWADDR_25_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_26(14 downto 2) => NLW_U0_Dbg_AWADDR_26_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_27(14 downto 2) => NLW_U0_Dbg_AWADDR_27_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_28(14 downto 2) => NLW_U0_Dbg_AWADDR_28_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_29(14 downto 2) => NLW_U0_Dbg_AWADDR_29_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_3(14 downto 2) => NLW_U0_Dbg_AWADDR_3_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_30(14 downto 2) => NLW_U0_Dbg_AWADDR_30_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_31(14 downto 2) => NLW_U0_Dbg_AWADDR_31_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_4(14 downto 2) => NLW_U0_Dbg_AWADDR_4_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_5(14 downto 2) => NLW_U0_Dbg_AWADDR_5_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_6(14 downto 2) => NLW_U0_Dbg_AWADDR_6_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_7(14 downto 2) => NLW_U0_Dbg_AWADDR_7_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_8(14 downto 2) => NLW_U0_Dbg_AWADDR_8_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_9(14 downto 2) => NLW_U0_Dbg_AWADDR_9_UNCONNECTED(14 downto 2),
      Dbg_AWREADY_0 => '0',
      Dbg_AWREADY_1 => '0',
      Dbg_AWREADY_10 => '0',
      Dbg_AWREADY_11 => '0',
      Dbg_AWREADY_12 => '0',
      Dbg_AWREADY_13 => '0',
      Dbg_AWREADY_14 => '0',
      Dbg_AWREADY_15 => '0',
      Dbg_AWREADY_16 => '0',
      Dbg_AWREADY_17 => '0',
      Dbg_AWREADY_18 => '0',
      Dbg_AWREADY_19 => '0',
      Dbg_AWREADY_2 => '0',
      Dbg_AWREADY_20 => '0',
      Dbg_AWREADY_21 => '0',
      Dbg_AWREADY_22 => '0',
      Dbg_AWREADY_23 => '0',
      Dbg_AWREADY_24 => '0',
      Dbg_AWREADY_25 => '0',
      Dbg_AWREADY_26 => '0',
      Dbg_AWREADY_27 => '0',
      Dbg_AWREADY_28 => '0',
      Dbg_AWREADY_29 => '0',
      Dbg_AWREADY_3 => '0',
      Dbg_AWREADY_30 => '0',
      Dbg_AWREADY_31 => '0',
      Dbg_AWREADY_4 => '0',
      Dbg_AWREADY_5 => '0',
      Dbg_AWREADY_6 => '0',
      Dbg_AWREADY_7 => '0',
      Dbg_AWREADY_8 => '0',
      Dbg_AWREADY_9 => '0',
      Dbg_AWVALID_0 => NLW_U0_Dbg_AWVALID_0_UNCONNECTED,
      Dbg_AWVALID_1 => NLW_U0_Dbg_AWVALID_1_UNCONNECTED,
      Dbg_AWVALID_10 => NLW_U0_Dbg_AWVALID_10_UNCONNECTED,
      Dbg_AWVALID_11 => NLW_U0_Dbg_AWVALID_11_UNCONNECTED,
      Dbg_AWVALID_12 => NLW_U0_Dbg_AWVALID_12_UNCONNECTED,
      Dbg_AWVALID_13 => NLW_U0_Dbg_AWVALID_13_UNCONNECTED,
      Dbg_AWVALID_14 => NLW_U0_Dbg_AWVALID_14_UNCONNECTED,
      Dbg_AWVALID_15 => NLW_U0_Dbg_AWVALID_15_UNCONNECTED,
      Dbg_AWVALID_16 => NLW_U0_Dbg_AWVALID_16_UNCONNECTED,
      Dbg_AWVALID_17 => NLW_U0_Dbg_AWVALID_17_UNCONNECTED,
      Dbg_AWVALID_18 => NLW_U0_Dbg_AWVALID_18_UNCONNECTED,
      Dbg_AWVALID_19 => NLW_U0_Dbg_AWVALID_19_UNCONNECTED,
      Dbg_AWVALID_2 => NLW_U0_Dbg_AWVALID_2_UNCONNECTED,
      Dbg_AWVALID_20 => NLW_U0_Dbg_AWVALID_20_UNCONNECTED,
      Dbg_AWVALID_21 => NLW_U0_Dbg_AWVALID_21_UNCONNECTED,
      Dbg_AWVALID_22 => NLW_U0_Dbg_AWVALID_22_UNCONNECTED,
      Dbg_AWVALID_23 => NLW_U0_Dbg_AWVALID_23_UNCONNECTED,
      Dbg_AWVALID_24 => NLW_U0_Dbg_AWVALID_24_UNCONNECTED,
      Dbg_AWVALID_25 => NLW_U0_Dbg_AWVALID_25_UNCONNECTED,
      Dbg_AWVALID_26 => NLW_U0_Dbg_AWVALID_26_UNCONNECTED,
      Dbg_AWVALID_27 => NLW_U0_Dbg_AWVALID_27_UNCONNECTED,
      Dbg_AWVALID_28 => NLW_U0_Dbg_AWVALID_28_UNCONNECTED,
      Dbg_AWVALID_29 => NLW_U0_Dbg_AWVALID_29_UNCONNECTED,
      Dbg_AWVALID_3 => NLW_U0_Dbg_AWVALID_3_UNCONNECTED,
      Dbg_AWVALID_30 => NLW_U0_Dbg_AWVALID_30_UNCONNECTED,
      Dbg_AWVALID_31 => NLW_U0_Dbg_AWVALID_31_UNCONNECTED,
      Dbg_AWVALID_4 => NLW_U0_Dbg_AWVALID_4_UNCONNECTED,
      Dbg_AWVALID_5 => NLW_U0_Dbg_AWVALID_5_UNCONNECTED,
      Dbg_AWVALID_6 => NLW_U0_Dbg_AWVALID_6_UNCONNECTED,
      Dbg_AWVALID_7 => NLW_U0_Dbg_AWVALID_7_UNCONNECTED,
      Dbg_AWVALID_8 => NLW_U0_Dbg_AWVALID_8_UNCONNECTED,
      Dbg_AWVALID_9 => NLW_U0_Dbg_AWVALID_9_UNCONNECTED,
      Dbg_BREADY_0 => NLW_U0_Dbg_BREADY_0_UNCONNECTED,
      Dbg_BREADY_1 => NLW_U0_Dbg_BREADY_1_UNCONNECTED,
      Dbg_BREADY_10 => NLW_U0_Dbg_BREADY_10_UNCONNECTED,
      Dbg_BREADY_11 => NLW_U0_Dbg_BREADY_11_UNCONNECTED,
      Dbg_BREADY_12 => NLW_U0_Dbg_BREADY_12_UNCONNECTED,
      Dbg_BREADY_13 => NLW_U0_Dbg_BREADY_13_UNCONNECTED,
      Dbg_BREADY_14 => NLW_U0_Dbg_BREADY_14_UNCONNECTED,
      Dbg_BREADY_15 => NLW_U0_Dbg_BREADY_15_UNCONNECTED,
      Dbg_BREADY_16 => NLW_U0_Dbg_BREADY_16_UNCONNECTED,
      Dbg_BREADY_17 => NLW_U0_Dbg_BREADY_17_UNCONNECTED,
      Dbg_BREADY_18 => NLW_U0_Dbg_BREADY_18_UNCONNECTED,
      Dbg_BREADY_19 => NLW_U0_Dbg_BREADY_19_UNCONNECTED,
      Dbg_BREADY_2 => NLW_U0_Dbg_BREADY_2_UNCONNECTED,
      Dbg_BREADY_20 => NLW_U0_Dbg_BREADY_20_UNCONNECTED,
      Dbg_BREADY_21 => NLW_U0_Dbg_BREADY_21_UNCONNECTED,
      Dbg_BREADY_22 => NLW_U0_Dbg_BREADY_22_UNCONNECTED,
      Dbg_BREADY_23 => NLW_U0_Dbg_BREADY_23_UNCONNECTED,
      Dbg_BREADY_24 => NLW_U0_Dbg_BREADY_24_UNCONNECTED,
      Dbg_BREADY_25 => NLW_U0_Dbg_BREADY_25_UNCONNECTED,
      Dbg_BREADY_26 => NLW_U0_Dbg_BREADY_26_UNCONNECTED,
      Dbg_BREADY_27 => NLW_U0_Dbg_BREADY_27_UNCONNECTED,
      Dbg_BREADY_28 => NLW_U0_Dbg_BREADY_28_UNCONNECTED,
      Dbg_BREADY_29 => NLW_U0_Dbg_BREADY_29_UNCONNECTED,
      Dbg_BREADY_3 => NLW_U0_Dbg_BREADY_3_UNCONNECTED,
      Dbg_BREADY_30 => NLW_U0_Dbg_BREADY_30_UNCONNECTED,
      Dbg_BREADY_31 => NLW_U0_Dbg_BREADY_31_UNCONNECTED,
      Dbg_BREADY_4 => NLW_U0_Dbg_BREADY_4_UNCONNECTED,
      Dbg_BREADY_5 => NLW_U0_Dbg_BREADY_5_UNCONNECTED,
      Dbg_BREADY_6 => NLW_U0_Dbg_BREADY_6_UNCONNECTED,
      Dbg_BREADY_7 => NLW_U0_Dbg_BREADY_7_UNCONNECTED,
      Dbg_BREADY_8 => NLW_U0_Dbg_BREADY_8_UNCONNECTED,
      Dbg_BREADY_9 => NLW_U0_Dbg_BREADY_9_UNCONNECTED,
      Dbg_BRESP_0(1 downto 0) => B"00",
      Dbg_BRESP_1(1 downto 0) => B"00",
      Dbg_BRESP_10(1 downto 0) => B"00",
      Dbg_BRESP_11(1 downto 0) => B"00",
      Dbg_BRESP_12(1 downto 0) => B"00",
      Dbg_BRESP_13(1 downto 0) => B"00",
      Dbg_BRESP_14(1 downto 0) => B"00",
      Dbg_BRESP_15(1 downto 0) => B"00",
      Dbg_BRESP_16(1 downto 0) => B"00",
      Dbg_BRESP_17(1 downto 0) => B"00",
      Dbg_BRESP_18(1 downto 0) => B"00",
      Dbg_BRESP_19(1 downto 0) => B"00",
      Dbg_BRESP_2(1 downto 0) => B"00",
      Dbg_BRESP_20(1 downto 0) => B"00",
      Dbg_BRESP_21(1 downto 0) => B"00",
      Dbg_BRESP_22(1 downto 0) => B"00",
      Dbg_BRESP_23(1 downto 0) => B"00",
      Dbg_BRESP_24(1 downto 0) => B"00",
      Dbg_BRESP_25(1 downto 0) => B"00",
      Dbg_BRESP_26(1 downto 0) => B"00",
      Dbg_BRESP_27(1 downto 0) => B"00",
      Dbg_BRESP_28(1 downto 0) => B"00",
      Dbg_BRESP_29(1 downto 0) => B"00",
      Dbg_BRESP_3(1 downto 0) => B"00",
      Dbg_BRESP_30(1 downto 0) => B"00",
      Dbg_BRESP_31(1 downto 0) => B"00",
      Dbg_BRESP_4(1 downto 0) => B"00",
      Dbg_BRESP_5(1 downto 0) => B"00",
      Dbg_BRESP_6(1 downto 0) => B"00",
      Dbg_BRESP_7(1 downto 0) => B"00",
      Dbg_BRESP_8(1 downto 0) => B"00",
      Dbg_BRESP_9(1 downto 0) => B"00",
      Dbg_BVALID_0 => '0',
      Dbg_BVALID_1 => '0',
      Dbg_BVALID_10 => '0',
      Dbg_BVALID_11 => '0',
      Dbg_BVALID_12 => '0',
      Dbg_BVALID_13 => '0',
      Dbg_BVALID_14 => '0',
      Dbg_BVALID_15 => '0',
      Dbg_BVALID_16 => '0',
      Dbg_BVALID_17 => '0',
      Dbg_BVALID_18 => '0',
      Dbg_BVALID_19 => '0',
      Dbg_BVALID_2 => '0',
      Dbg_BVALID_20 => '0',
      Dbg_BVALID_21 => '0',
      Dbg_BVALID_22 => '0',
      Dbg_BVALID_23 => '0',
      Dbg_BVALID_24 => '0',
      Dbg_BVALID_25 => '0',
      Dbg_BVALID_26 => '0',
      Dbg_BVALID_27 => '0',
      Dbg_BVALID_28 => '0',
      Dbg_BVALID_29 => '0',
      Dbg_BVALID_3 => '0',
      Dbg_BVALID_30 => '0',
      Dbg_BVALID_31 => '0',
      Dbg_BVALID_4 => '0',
      Dbg_BVALID_5 => '0',
      Dbg_BVALID_6 => '0',
      Dbg_BVALID_7 => '0',
      Dbg_BVALID_8 => '0',
      Dbg_BVALID_9 => '0',
      Dbg_Capture_0 => Dbg_Capture_0,
      Dbg_Capture_1 => NLW_U0_Dbg_Capture_1_UNCONNECTED,
      Dbg_Capture_10 => NLW_U0_Dbg_Capture_10_UNCONNECTED,
      Dbg_Capture_11 => NLW_U0_Dbg_Capture_11_UNCONNECTED,
      Dbg_Capture_12 => NLW_U0_Dbg_Capture_12_UNCONNECTED,
      Dbg_Capture_13 => NLW_U0_Dbg_Capture_13_UNCONNECTED,
      Dbg_Capture_14 => NLW_U0_Dbg_Capture_14_UNCONNECTED,
      Dbg_Capture_15 => NLW_U0_Dbg_Capture_15_UNCONNECTED,
      Dbg_Capture_16 => NLW_U0_Dbg_Capture_16_UNCONNECTED,
      Dbg_Capture_17 => NLW_U0_Dbg_Capture_17_UNCONNECTED,
      Dbg_Capture_18 => NLW_U0_Dbg_Capture_18_UNCONNECTED,
      Dbg_Capture_19 => NLW_U0_Dbg_Capture_19_UNCONNECTED,
      Dbg_Capture_2 => NLW_U0_Dbg_Capture_2_UNCONNECTED,
      Dbg_Capture_20 => NLW_U0_Dbg_Capture_20_UNCONNECTED,
      Dbg_Capture_21 => NLW_U0_Dbg_Capture_21_UNCONNECTED,
      Dbg_Capture_22 => NLW_U0_Dbg_Capture_22_UNCONNECTED,
      Dbg_Capture_23 => NLW_U0_Dbg_Capture_23_UNCONNECTED,
      Dbg_Capture_24 => NLW_U0_Dbg_Capture_24_UNCONNECTED,
      Dbg_Capture_25 => NLW_U0_Dbg_Capture_25_UNCONNECTED,
      Dbg_Capture_26 => NLW_U0_Dbg_Capture_26_UNCONNECTED,
      Dbg_Capture_27 => NLW_U0_Dbg_Capture_27_UNCONNECTED,
      Dbg_Capture_28 => NLW_U0_Dbg_Capture_28_UNCONNECTED,
      Dbg_Capture_29 => NLW_U0_Dbg_Capture_29_UNCONNECTED,
      Dbg_Capture_3 => NLW_U0_Dbg_Capture_3_UNCONNECTED,
      Dbg_Capture_30 => NLW_U0_Dbg_Capture_30_UNCONNECTED,
      Dbg_Capture_31 => NLW_U0_Dbg_Capture_31_UNCONNECTED,
      Dbg_Capture_4 => NLW_U0_Dbg_Capture_4_UNCONNECTED,
      Dbg_Capture_5 => NLW_U0_Dbg_Capture_5_UNCONNECTED,
      Dbg_Capture_6 => NLW_U0_Dbg_Capture_6_UNCONNECTED,
      Dbg_Capture_7 => NLW_U0_Dbg_Capture_7_UNCONNECTED,
      Dbg_Capture_8 => NLW_U0_Dbg_Capture_8_UNCONNECTED,
      Dbg_Capture_9 => NLW_U0_Dbg_Capture_9_UNCONNECTED,
      Dbg_Clk_0 => Dbg_Clk_0,
      Dbg_Clk_1 => NLW_U0_Dbg_Clk_1_UNCONNECTED,
      Dbg_Clk_10 => NLW_U0_Dbg_Clk_10_UNCONNECTED,
      Dbg_Clk_11 => NLW_U0_Dbg_Clk_11_UNCONNECTED,
      Dbg_Clk_12 => NLW_U0_Dbg_Clk_12_UNCONNECTED,
      Dbg_Clk_13 => NLW_U0_Dbg_Clk_13_UNCONNECTED,
      Dbg_Clk_14 => NLW_U0_Dbg_Clk_14_UNCONNECTED,
      Dbg_Clk_15 => NLW_U0_Dbg_Clk_15_UNCONNECTED,
      Dbg_Clk_16 => NLW_U0_Dbg_Clk_16_UNCONNECTED,
      Dbg_Clk_17 => NLW_U0_Dbg_Clk_17_UNCONNECTED,
      Dbg_Clk_18 => NLW_U0_Dbg_Clk_18_UNCONNECTED,
      Dbg_Clk_19 => NLW_U0_Dbg_Clk_19_UNCONNECTED,
      Dbg_Clk_2 => NLW_U0_Dbg_Clk_2_UNCONNECTED,
      Dbg_Clk_20 => NLW_U0_Dbg_Clk_20_UNCONNECTED,
      Dbg_Clk_21 => NLW_U0_Dbg_Clk_21_UNCONNECTED,
      Dbg_Clk_22 => NLW_U0_Dbg_Clk_22_UNCONNECTED,
      Dbg_Clk_23 => NLW_U0_Dbg_Clk_23_UNCONNECTED,
      Dbg_Clk_24 => NLW_U0_Dbg_Clk_24_UNCONNECTED,
      Dbg_Clk_25 => NLW_U0_Dbg_Clk_25_UNCONNECTED,
      Dbg_Clk_26 => NLW_U0_Dbg_Clk_26_UNCONNECTED,
      Dbg_Clk_27 => NLW_U0_Dbg_Clk_27_UNCONNECTED,
      Dbg_Clk_28 => NLW_U0_Dbg_Clk_28_UNCONNECTED,
      Dbg_Clk_29 => NLW_U0_Dbg_Clk_29_UNCONNECTED,
      Dbg_Clk_3 => NLW_U0_Dbg_Clk_3_UNCONNECTED,
      Dbg_Clk_30 => NLW_U0_Dbg_Clk_30_UNCONNECTED,
      Dbg_Clk_31 => NLW_U0_Dbg_Clk_31_UNCONNECTED,
      Dbg_Clk_4 => NLW_U0_Dbg_Clk_4_UNCONNECTED,
      Dbg_Clk_5 => NLW_U0_Dbg_Clk_5_UNCONNECTED,
      Dbg_Clk_6 => NLW_U0_Dbg_Clk_6_UNCONNECTED,
      Dbg_Clk_7 => NLW_U0_Dbg_Clk_7_UNCONNECTED,
      Dbg_Clk_8 => NLW_U0_Dbg_Clk_8_UNCONNECTED,
      Dbg_Clk_9 => NLW_U0_Dbg_Clk_9_UNCONNECTED,
      Dbg_Disable_0 => Dbg_Disable_0,
      Dbg_Disable_1 => NLW_U0_Dbg_Disable_1_UNCONNECTED,
      Dbg_Disable_10 => NLW_U0_Dbg_Disable_10_UNCONNECTED,
      Dbg_Disable_11 => NLW_U0_Dbg_Disable_11_UNCONNECTED,
      Dbg_Disable_12 => NLW_U0_Dbg_Disable_12_UNCONNECTED,
      Dbg_Disable_13 => NLW_U0_Dbg_Disable_13_UNCONNECTED,
      Dbg_Disable_14 => NLW_U0_Dbg_Disable_14_UNCONNECTED,
      Dbg_Disable_15 => NLW_U0_Dbg_Disable_15_UNCONNECTED,
      Dbg_Disable_16 => NLW_U0_Dbg_Disable_16_UNCONNECTED,
      Dbg_Disable_17 => NLW_U0_Dbg_Disable_17_UNCONNECTED,
      Dbg_Disable_18 => NLW_U0_Dbg_Disable_18_UNCONNECTED,
      Dbg_Disable_19 => NLW_U0_Dbg_Disable_19_UNCONNECTED,
      Dbg_Disable_2 => NLW_U0_Dbg_Disable_2_UNCONNECTED,
      Dbg_Disable_20 => NLW_U0_Dbg_Disable_20_UNCONNECTED,
      Dbg_Disable_21 => NLW_U0_Dbg_Disable_21_UNCONNECTED,
      Dbg_Disable_22 => NLW_U0_Dbg_Disable_22_UNCONNECTED,
      Dbg_Disable_23 => NLW_U0_Dbg_Disable_23_UNCONNECTED,
      Dbg_Disable_24 => NLW_U0_Dbg_Disable_24_UNCONNECTED,
      Dbg_Disable_25 => NLW_U0_Dbg_Disable_25_UNCONNECTED,
      Dbg_Disable_26 => NLW_U0_Dbg_Disable_26_UNCONNECTED,
      Dbg_Disable_27 => NLW_U0_Dbg_Disable_27_UNCONNECTED,
      Dbg_Disable_28 => NLW_U0_Dbg_Disable_28_UNCONNECTED,
      Dbg_Disable_29 => NLW_U0_Dbg_Disable_29_UNCONNECTED,
      Dbg_Disable_3 => NLW_U0_Dbg_Disable_3_UNCONNECTED,
      Dbg_Disable_30 => NLW_U0_Dbg_Disable_30_UNCONNECTED,
      Dbg_Disable_31 => NLW_U0_Dbg_Disable_31_UNCONNECTED,
      Dbg_Disable_4 => NLW_U0_Dbg_Disable_4_UNCONNECTED,
      Dbg_Disable_5 => NLW_U0_Dbg_Disable_5_UNCONNECTED,
      Dbg_Disable_6 => NLW_U0_Dbg_Disable_6_UNCONNECTED,
      Dbg_Disable_7 => NLW_U0_Dbg_Disable_7_UNCONNECTED,
      Dbg_Disable_8 => NLW_U0_Dbg_Disable_8_UNCONNECTED,
      Dbg_Disable_9 => NLW_U0_Dbg_Disable_9_UNCONNECTED,
      Dbg_RDATA_0(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_1(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_10(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_11(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_12(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_13(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_14(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_15(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_16(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_17(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_18(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_19(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_2(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_20(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_21(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_22(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_23(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_24(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_25(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_26(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_27(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_28(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_29(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_3(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_30(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_31(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_4(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_5(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_6(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_7(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_8(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_9(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RREADY_0 => NLW_U0_Dbg_RREADY_0_UNCONNECTED,
      Dbg_RREADY_1 => NLW_U0_Dbg_RREADY_1_UNCONNECTED,
      Dbg_RREADY_10 => NLW_U0_Dbg_RREADY_10_UNCONNECTED,
      Dbg_RREADY_11 => NLW_U0_Dbg_RREADY_11_UNCONNECTED,
      Dbg_RREADY_12 => NLW_U0_Dbg_RREADY_12_UNCONNECTED,
      Dbg_RREADY_13 => NLW_U0_Dbg_RREADY_13_UNCONNECTED,
      Dbg_RREADY_14 => NLW_U0_Dbg_RREADY_14_UNCONNECTED,
      Dbg_RREADY_15 => NLW_U0_Dbg_RREADY_15_UNCONNECTED,
      Dbg_RREADY_16 => NLW_U0_Dbg_RREADY_16_UNCONNECTED,
      Dbg_RREADY_17 => NLW_U0_Dbg_RREADY_17_UNCONNECTED,
      Dbg_RREADY_18 => NLW_U0_Dbg_RREADY_18_UNCONNECTED,
      Dbg_RREADY_19 => NLW_U0_Dbg_RREADY_19_UNCONNECTED,
      Dbg_RREADY_2 => NLW_U0_Dbg_RREADY_2_UNCONNECTED,
      Dbg_RREADY_20 => NLW_U0_Dbg_RREADY_20_UNCONNECTED,
      Dbg_RREADY_21 => NLW_U0_Dbg_RREADY_21_UNCONNECTED,
      Dbg_RREADY_22 => NLW_U0_Dbg_RREADY_22_UNCONNECTED,
      Dbg_RREADY_23 => NLW_U0_Dbg_RREADY_23_UNCONNECTED,
      Dbg_RREADY_24 => NLW_U0_Dbg_RREADY_24_UNCONNECTED,
      Dbg_RREADY_25 => NLW_U0_Dbg_RREADY_25_UNCONNECTED,
      Dbg_RREADY_26 => NLW_U0_Dbg_RREADY_26_UNCONNECTED,
      Dbg_RREADY_27 => NLW_U0_Dbg_RREADY_27_UNCONNECTED,
      Dbg_RREADY_28 => NLW_U0_Dbg_RREADY_28_UNCONNECTED,
      Dbg_RREADY_29 => NLW_U0_Dbg_RREADY_29_UNCONNECTED,
      Dbg_RREADY_3 => NLW_U0_Dbg_RREADY_3_UNCONNECTED,
      Dbg_RREADY_30 => NLW_U0_Dbg_RREADY_30_UNCONNECTED,
      Dbg_RREADY_31 => NLW_U0_Dbg_RREADY_31_UNCONNECTED,
      Dbg_RREADY_4 => NLW_U0_Dbg_RREADY_4_UNCONNECTED,
      Dbg_RREADY_5 => NLW_U0_Dbg_RREADY_5_UNCONNECTED,
      Dbg_RREADY_6 => NLW_U0_Dbg_RREADY_6_UNCONNECTED,
      Dbg_RREADY_7 => NLW_U0_Dbg_RREADY_7_UNCONNECTED,
      Dbg_RREADY_8 => NLW_U0_Dbg_RREADY_8_UNCONNECTED,
      Dbg_RREADY_9 => NLW_U0_Dbg_RREADY_9_UNCONNECTED,
      Dbg_RRESP_0(1 downto 0) => B"00",
      Dbg_RRESP_1(1 downto 0) => B"00",
      Dbg_RRESP_10(1 downto 0) => B"00",
      Dbg_RRESP_11(1 downto 0) => B"00",
      Dbg_RRESP_12(1 downto 0) => B"00",
      Dbg_RRESP_13(1 downto 0) => B"00",
      Dbg_RRESP_14(1 downto 0) => B"00",
      Dbg_RRESP_15(1 downto 0) => B"00",
      Dbg_RRESP_16(1 downto 0) => B"00",
      Dbg_RRESP_17(1 downto 0) => B"00",
      Dbg_RRESP_18(1 downto 0) => B"00",
      Dbg_RRESP_19(1 downto 0) => B"00",
      Dbg_RRESP_2(1 downto 0) => B"00",
      Dbg_RRESP_20(1 downto 0) => B"00",
      Dbg_RRESP_21(1 downto 0) => B"00",
      Dbg_RRESP_22(1 downto 0) => B"00",
      Dbg_RRESP_23(1 downto 0) => B"00",
      Dbg_RRESP_24(1 downto 0) => B"00",
      Dbg_RRESP_25(1 downto 0) => B"00",
      Dbg_RRESP_26(1 downto 0) => B"00",
      Dbg_RRESP_27(1 downto 0) => B"00",
      Dbg_RRESP_28(1 downto 0) => B"00",
      Dbg_RRESP_29(1 downto 0) => B"00",
      Dbg_RRESP_3(1 downto 0) => B"00",
      Dbg_RRESP_30(1 downto 0) => B"00",
      Dbg_RRESP_31(1 downto 0) => B"00",
      Dbg_RRESP_4(1 downto 0) => B"00",
      Dbg_RRESP_5(1 downto 0) => B"00",
      Dbg_RRESP_6(1 downto 0) => B"00",
      Dbg_RRESP_7(1 downto 0) => B"00",
      Dbg_RRESP_8(1 downto 0) => B"00",
      Dbg_RRESP_9(1 downto 0) => B"00",
      Dbg_RVALID_0 => '0',
      Dbg_RVALID_1 => '0',
      Dbg_RVALID_10 => '0',
      Dbg_RVALID_11 => '0',
      Dbg_RVALID_12 => '0',
      Dbg_RVALID_13 => '0',
      Dbg_RVALID_14 => '0',
      Dbg_RVALID_15 => '0',
      Dbg_RVALID_16 => '0',
      Dbg_RVALID_17 => '0',
      Dbg_RVALID_18 => '0',
      Dbg_RVALID_19 => '0',
      Dbg_RVALID_2 => '0',
      Dbg_RVALID_20 => '0',
      Dbg_RVALID_21 => '0',
      Dbg_RVALID_22 => '0',
      Dbg_RVALID_23 => '0',
      Dbg_RVALID_24 => '0',
      Dbg_RVALID_25 => '0',
      Dbg_RVALID_26 => '0',
      Dbg_RVALID_27 => '0',
      Dbg_RVALID_28 => '0',
      Dbg_RVALID_29 => '0',
      Dbg_RVALID_3 => '0',
      Dbg_RVALID_30 => '0',
      Dbg_RVALID_31 => '0',
      Dbg_RVALID_4 => '0',
      Dbg_RVALID_5 => '0',
      Dbg_RVALID_6 => '0',
      Dbg_RVALID_7 => '0',
      Dbg_RVALID_8 => '0',
      Dbg_RVALID_9 => '0',
      Dbg_Reg_En_0(0 to 7) => Dbg_Reg_En_0(0 to 7),
      Dbg_Reg_En_1(0 to 7) => NLW_U0_Dbg_Reg_En_1_UNCONNECTED(0 to 7),
      Dbg_Reg_En_10(0 to 7) => NLW_U0_Dbg_Reg_En_10_UNCONNECTED(0 to 7),
      Dbg_Reg_En_11(0 to 7) => NLW_U0_Dbg_Reg_En_11_UNCONNECTED(0 to 7),
      Dbg_Reg_En_12(0 to 7) => NLW_U0_Dbg_Reg_En_12_UNCONNECTED(0 to 7),
      Dbg_Reg_En_13(0 to 7) => NLW_U0_Dbg_Reg_En_13_UNCONNECTED(0 to 7),
      Dbg_Reg_En_14(0 to 7) => NLW_U0_Dbg_Reg_En_14_UNCONNECTED(0 to 7),
      Dbg_Reg_En_15(0 to 7) => NLW_U0_Dbg_Reg_En_15_UNCONNECTED(0 to 7),
      Dbg_Reg_En_16(0 to 7) => NLW_U0_Dbg_Reg_En_16_UNCONNECTED(0 to 7),
      Dbg_Reg_En_17(0 to 7) => NLW_U0_Dbg_Reg_En_17_UNCONNECTED(0 to 7),
      Dbg_Reg_En_18(0 to 7) => NLW_U0_Dbg_Reg_En_18_UNCONNECTED(0 to 7),
      Dbg_Reg_En_19(0 to 7) => NLW_U0_Dbg_Reg_En_19_UNCONNECTED(0 to 7),
      Dbg_Reg_En_2(0 to 7) => NLW_U0_Dbg_Reg_En_2_UNCONNECTED(0 to 7),
      Dbg_Reg_En_20(0 to 7) => NLW_U0_Dbg_Reg_En_20_UNCONNECTED(0 to 7),
      Dbg_Reg_En_21(0 to 7) => NLW_U0_Dbg_Reg_En_21_UNCONNECTED(0 to 7),
      Dbg_Reg_En_22(0 to 7) => NLW_U0_Dbg_Reg_En_22_UNCONNECTED(0 to 7),
      Dbg_Reg_En_23(0 to 7) => NLW_U0_Dbg_Reg_En_23_UNCONNECTED(0 to 7),
      Dbg_Reg_En_24(0 to 7) => NLW_U0_Dbg_Reg_En_24_UNCONNECTED(0 to 7),
      Dbg_Reg_En_25(0 to 7) => NLW_U0_Dbg_Reg_En_25_UNCONNECTED(0 to 7),
      Dbg_Reg_En_26(0 to 7) => NLW_U0_Dbg_Reg_En_26_UNCONNECTED(0 to 7),
      Dbg_Reg_En_27(0 to 7) => NLW_U0_Dbg_Reg_En_27_UNCONNECTED(0 to 7),
      Dbg_Reg_En_28(0 to 7) => NLW_U0_Dbg_Reg_En_28_UNCONNECTED(0 to 7),
      Dbg_Reg_En_29(0 to 7) => NLW_U0_Dbg_Reg_En_29_UNCONNECTED(0 to 7),
      Dbg_Reg_En_3(0 to 7) => NLW_U0_Dbg_Reg_En_3_UNCONNECTED(0 to 7),
      Dbg_Reg_En_30(0 to 7) => NLW_U0_Dbg_Reg_En_30_UNCONNECTED(0 to 7),
      Dbg_Reg_En_31(0 to 7) => NLW_U0_Dbg_Reg_En_31_UNCONNECTED(0 to 7),
      Dbg_Reg_En_4(0 to 7) => NLW_U0_Dbg_Reg_En_4_UNCONNECTED(0 to 7),
      Dbg_Reg_En_5(0 to 7) => NLW_U0_Dbg_Reg_En_5_UNCONNECTED(0 to 7),
      Dbg_Reg_En_6(0 to 7) => NLW_U0_Dbg_Reg_En_6_UNCONNECTED(0 to 7),
      Dbg_Reg_En_7(0 to 7) => NLW_U0_Dbg_Reg_En_7_UNCONNECTED(0 to 7),
      Dbg_Reg_En_8(0 to 7) => NLW_U0_Dbg_Reg_En_8_UNCONNECTED(0 to 7),
      Dbg_Reg_En_9(0 to 7) => NLW_U0_Dbg_Reg_En_9_UNCONNECTED(0 to 7),
      Dbg_Rst_0 => Dbg_Rst_0,
      Dbg_Rst_1 => NLW_U0_Dbg_Rst_1_UNCONNECTED,
      Dbg_Rst_10 => NLW_U0_Dbg_Rst_10_UNCONNECTED,
      Dbg_Rst_11 => NLW_U0_Dbg_Rst_11_UNCONNECTED,
      Dbg_Rst_12 => NLW_U0_Dbg_Rst_12_UNCONNECTED,
      Dbg_Rst_13 => NLW_U0_Dbg_Rst_13_UNCONNECTED,
      Dbg_Rst_14 => NLW_U0_Dbg_Rst_14_UNCONNECTED,
      Dbg_Rst_15 => NLW_U0_Dbg_Rst_15_UNCONNECTED,
      Dbg_Rst_16 => NLW_U0_Dbg_Rst_16_UNCONNECTED,
      Dbg_Rst_17 => NLW_U0_Dbg_Rst_17_UNCONNECTED,
      Dbg_Rst_18 => NLW_U0_Dbg_Rst_18_UNCONNECTED,
      Dbg_Rst_19 => NLW_U0_Dbg_Rst_19_UNCONNECTED,
      Dbg_Rst_2 => NLW_U0_Dbg_Rst_2_UNCONNECTED,
      Dbg_Rst_20 => NLW_U0_Dbg_Rst_20_UNCONNECTED,
      Dbg_Rst_21 => NLW_U0_Dbg_Rst_21_UNCONNECTED,
      Dbg_Rst_22 => NLW_U0_Dbg_Rst_22_UNCONNECTED,
      Dbg_Rst_23 => NLW_U0_Dbg_Rst_23_UNCONNECTED,
      Dbg_Rst_24 => NLW_U0_Dbg_Rst_24_UNCONNECTED,
      Dbg_Rst_25 => NLW_U0_Dbg_Rst_25_UNCONNECTED,
      Dbg_Rst_26 => NLW_U0_Dbg_Rst_26_UNCONNECTED,
      Dbg_Rst_27 => NLW_U0_Dbg_Rst_27_UNCONNECTED,
      Dbg_Rst_28 => NLW_U0_Dbg_Rst_28_UNCONNECTED,
      Dbg_Rst_29 => NLW_U0_Dbg_Rst_29_UNCONNECTED,
      Dbg_Rst_3 => NLW_U0_Dbg_Rst_3_UNCONNECTED,
      Dbg_Rst_30 => NLW_U0_Dbg_Rst_30_UNCONNECTED,
      Dbg_Rst_31 => NLW_U0_Dbg_Rst_31_UNCONNECTED,
      Dbg_Rst_4 => NLW_U0_Dbg_Rst_4_UNCONNECTED,
      Dbg_Rst_5 => NLW_U0_Dbg_Rst_5_UNCONNECTED,
      Dbg_Rst_6 => NLW_U0_Dbg_Rst_6_UNCONNECTED,
      Dbg_Rst_7 => NLW_U0_Dbg_Rst_7_UNCONNECTED,
      Dbg_Rst_8 => NLW_U0_Dbg_Rst_8_UNCONNECTED,
      Dbg_Rst_9 => NLW_U0_Dbg_Rst_9_UNCONNECTED,
      Dbg_Shift_0 => Dbg_Shift_0,
      Dbg_Shift_1 => NLW_U0_Dbg_Shift_1_UNCONNECTED,
      Dbg_Shift_10 => NLW_U0_Dbg_Shift_10_UNCONNECTED,
      Dbg_Shift_11 => NLW_U0_Dbg_Shift_11_UNCONNECTED,
      Dbg_Shift_12 => NLW_U0_Dbg_Shift_12_UNCONNECTED,
      Dbg_Shift_13 => NLW_U0_Dbg_Shift_13_UNCONNECTED,
      Dbg_Shift_14 => NLW_U0_Dbg_Shift_14_UNCONNECTED,
      Dbg_Shift_15 => NLW_U0_Dbg_Shift_15_UNCONNECTED,
      Dbg_Shift_16 => NLW_U0_Dbg_Shift_16_UNCONNECTED,
      Dbg_Shift_17 => NLW_U0_Dbg_Shift_17_UNCONNECTED,
      Dbg_Shift_18 => NLW_U0_Dbg_Shift_18_UNCONNECTED,
      Dbg_Shift_19 => NLW_U0_Dbg_Shift_19_UNCONNECTED,
      Dbg_Shift_2 => NLW_U0_Dbg_Shift_2_UNCONNECTED,
      Dbg_Shift_20 => NLW_U0_Dbg_Shift_20_UNCONNECTED,
      Dbg_Shift_21 => NLW_U0_Dbg_Shift_21_UNCONNECTED,
      Dbg_Shift_22 => NLW_U0_Dbg_Shift_22_UNCONNECTED,
      Dbg_Shift_23 => NLW_U0_Dbg_Shift_23_UNCONNECTED,
      Dbg_Shift_24 => NLW_U0_Dbg_Shift_24_UNCONNECTED,
      Dbg_Shift_25 => NLW_U0_Dbg_Shift_25_UNCONNECTED,
      Dbg_Shift_26 => NLW_U0_Dbg_Shift_26_UNCONNECTED,
      Dbg_Shift_27 => NLW_U0_Dbg_Shift_27_UNCONNECTED,
      Dbg_Shift_28 => NLW_U0_Dbg_Shift_28_UNCONNECTED,
      Dbg_Shift_29 => NLW_U0_Dbg_Shift_29_UNCONNECTED,
      Dbg_Shift_3 => NLW_U0_Dbg_Shift_3_UNCONNECTED,
      Dbg_Shift_30 => NLW_U0_Dbg_Shift_30_UNCONNECTED,
      Dbg_Shift_31 => NLW_U0_Dbg_Shift_31_UNCONNECTED,
      Dbg_Shift_4 => NLW_U0_Dbg_Shift_4_UNCONNECTED,
      Dbg_Shift_5 => NLW_U0_Dbg_Shift_5_UNCONNECTED,
      Dbg_Shift_6 => NLW_U0_Dbg_Shift_6_UNCONNECTED,
      Dbg_Shift_7 => NLW_U0_Dbg_Shift_7_UNCONNECTED,
      Dbg_Shift_8 => NLW_U0_Dbg_Shift_8_UNCONNECTED,
      Dbg_Shift_9 => NLW_U0_Dbg_Shift_9_UNCONNECTED,
      Dbg_TDI_0 => Dbg_TDI_0,
      Dbg_TDI_1 => NLW_U0_Dbg_TDI_1_UNCONNECTED,
      Dbg_TDI_10 => NLW_U0_Dbg_TDI_10_UNCONNECTED,
      Dbg_TDI_11 => NLW_U0_Dbg_TDI_11_UNCONNECTED,
      Dbg_TDI_12 => NLW_U0_Dbg_TDI_12_UNCONNECTED,
      Dbg_TDI_13 => NLW_U0_Dbg_TDI_13_UNCONNECTED,
      Dbg_TDI_14 => NLW_U0_Dbg_TDI_14_UNCONNECTED,
      Dbg_TDI_15 => NLW_U0_Dbg_TDI_15_UNCONNECTED,
      Dbg_TDI_16 => NLW_U0_Dbg_TDI_16_UNCONNECTED,
      Dbg_TDI_17 => NLW_U0_Dbg_TDI_17_UNCONNECTED,
      Dbg_TDI_18 => NLW_U0_Dbg_TDI_18_UNCONNECTED,
      Dbg_TDI_19 => NLW_U0_Dbg_TDI_19_UNCONNECTED,
      Dbg_TDI_2 => NLW_U0_Dbg_TDI_2_UNCONNECTED,
      Dbg_TDI_20 => NLW_U0_Dbg_TDI_20_UNCONNECTED,
      Dbg_TDI_21 => NLW_U0_Dbg_TDI_21_UNCONNECTED,
      Dbg_TDI_22 => NLW_U0_Dbg_TDI_22_UNCONNECTED,
      Dbg_TDI_23 => NLW_U0_Dbg_TDI_23_UNCONNECTED,
      Dbg_TDI_24 => NLW_U0_Dbg_TDI_24_UNCONNECTED,
      Dbg_TDI_25 => NLW_U0_Dbg_TDI_25_UNCONNECTED,
      Dbg_TDI_26 => NLW_U0_Dbg_TDI_26_UNCONNECTED,
      Dbg_TDI_27 => NLW_U0_Dbg_TDI_27_UNCONNECTED,
      Dbg_TDI_28 => NLW_U0_Dbg_TDI_28_UNCONNECTED,
      Dbg_TDI_29 => NLW_U0_Dbg_TDI_29_UNCONNECTED,
      Dbg_TDI_3 => NLW_U0_Dbg_TDI_3_UNCONNECTED,
      Dbg_TDI_30 => NLW_U0_Dbg_TDI_30_UNCONNECTED,
      Dbg_TDI_31 => NLW_U0_Dbg_TDI_31_UNCONNECTED,
      Dbg_TDI_4 => NLW_U0_Dbg_TDI_4_UNCONNECTED,
      Dbg_TDI_5 => NLW_U0_Dbg_TDI_5_UNCONNECTED,
      Dbg_TDI_6 => NLW_U0_Dbg_TDI_6_UNCONNECTED,
      Dbg_TDI_7 => NLW_U0_Dbg_TDI_7_UNCONNECTED,
      Dbg_TDI_8 => NLW_U0_Dbg_TDI_8_UNCONNECTED,
      Dbg_TDI_9 => NLW_U0_Dbg_TDI_9_UNCONNECTED,
      Dbg_TDO_0 => Dbg_TDO_0,
      Dbg_TDO_1 => '0',
      Dbg_TDO_10 => '0',
      Dbg_TDO_11 => '0',
      Dbg_TDO_12 => '0',
      Dbg_TDO_13 => '0',
      Dbg_TDO_14 => '0',
      Dbg_TDO_15 => '0',
      Dbg_TDO_16 => '0',
      Dbg_TDO_17 => '0',
      Dbg_TDO_18 => '0',
      Dbg_TDO_19 => '0',
      Dbg_TDO_2 => '0',
      Dbg_TDO_20 => '0',
      Dbg_TDO_21 => '0',
      Dbg_TDO_22 => '0',
      Dbg_TDO_23 => '0',
      Dbg_TDO_24 => '0',
      Dbg_TDO_25 => '0',
      Dbg_TDO_26 => '0',
      Dbg_TDO_27 => '0',
      Dbg_TDO_28 => '0',
      Dbg_TDO_29 => '0',
      Dbg_TDO_3 => '0',
      Dbg_TDO_30 => '0',
      Dbg_TDO_31 => '0',
      Dbg_TDO_4 => '0',
      Dbg_TDO_5 => '0',
      Dbg_TDO_6 => '0',
      Dbg_TDO_7 => '0',
      Dbg_TDO_8 => '0',
      Dbg_TDO_9 => '0',
      Dbg_TrClk_0 => NLW_U0_Dbg_TrClk_0_UNCONNECTED,
      Dbg_TrClk_1 => NLW_U0_Dbg_TrClk_1_UNCONNECTED,
      Dbg_TrClk_10 => NLW_U0_Dbg_TrClk_10_UNCONNECTED,
      Dbg_TrClk_11 => NLW_U0_Dbg_TrClk_11_UNCONNECTED,
      Dbg_TrClk_12 => NLW_U0_Dbg_TrClk_12_UNCONNECTED,
      Dbg_TrClk_13 => NLW_U0_Dbg_TrClk_13_UNCONNECTED,
      Dbg_TrClk_14 => NLW_U0_Dbg_TrClk_14_UNCONNECTED,
      Dbg_TrClk_15 => NLW_U0_Dbg_TrClk_15_UNCONNECTED,
      Dbg_TrClk_16 => NLW_U0_Dbg_TrClk_16_UNCONNECTED,
      Dbg_TrClk_17 => NLW_U0_Dbg_TrClk_17_UNCONNECTED,
      Dbg_TrClk_18 => NLW_U0_Dbg_TrClk_18_UNCONNECTED,
      Dbg_TrClk_19 => NLW_U0_Dbg_TrClk_19_UNCONNECTED,
      Dbg_TrClk_2 => NLW_U0_Dbg_TrClk_2_UNCONNECTED,
      Dbg_TrClk_20 => NLW_U0_Dbg_TrClk_20_UNCONNECTED,
      Dbg_TrClk_21 => NLW_U0_Dbg_TrClk_21_UNCONNECTED,
      Dbg_TrClk_22 => NLW_U0_Dbg_TrClk_22_UNCONNECTED,
      Dbg_TrClk_23 => NLW_U0_Dbg_TrClk_23_UNCONNECTED,
      Dbg_TrClk_24 => NLW_U0_Dbg_TrClk_24_UNCONNECTED,
      Dbg_TrClk_25 => NLW_U0_Dbg_TrClk_25_UNCONNECTED,
      Dbg_TrClk_26 => NLW_U0_Dbg_TrClk_26_UNCONNECTED,
      Dbg_TrClk_27 => NLW_U0_Dbg_TrClk_27_UNCONNECTED,
      Dbg_TrClk_28 => NLW_U0_Dbg_TrClk_28_UNCONNECTED,
      Dbg_TrClk_29 => NLW_U0_Dbg_TrClk_29_UNCONNECTED,
      Dbg_TrClk_3 => NLW_U0_Dbg_TrClk_3_UNCONNECTED,
      Dbg_TrClk_30 => NLW_U0_Dbg_TrClk_30_UNCONNECTED,
      Dbg_TrClk_31 => NLW_U0_Dbg_TrClk_31_UNCONNECTED,
      Dbg_TrClk_4 => NLW_U0_Dbg_TrClk_4_UNCONNECTED,
      Dbg_TrClk_5 => NLW_U0_Dbg_TrClk_5_UNCONNECTED,
      Dbg_TrClk_6 => NLW_U0_Dbg_TrClk_6_UNCONNECTED,
      Dbg_TrClk_7 => NLW_U0_Dbg_TrClk_7_UNCONNECTED,
      Dbg_TrClk_8 => NLW_U0_Dbg_TrClk_8_UNCONNECTED,
      Dbg_TrClk_9 => NLW_U0_Dbg_TrClk_9_UNCONNECTED,
      Dbg_TrData_0(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_1(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_10(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_11(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_12(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_13(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_14(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_15(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_16(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_17(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_18(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_19(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_2(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_20(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_21(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_22(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_23(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_24(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_25(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_26(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_27(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_28(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_29(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_3(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_30(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_31(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_4(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_5(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_6(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_7(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_8(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_9(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrReady_0 => NLW_U0_Dbg_TrReady_0_UNCONNECTED,
      Dbg_TrReady_1 => NLW_U0_Dbg_TrReady_1_UNCONNECTED,
      Dbg_TrReady_10 => NLW_U0_Dbg_TrReady_10_UNCONNECTED,
      Dbg_TrReady_11 => NLW_U0_Dbg_TrReady_11_UNCONNECTED,
      Dbg_TrReady_12 => NLW_U0_Dbg_TrReady_12_UNCONNECTED,
      Dbg_TrReady_13 => NLW_U0_Dbg_TrReady_13_UNCONNECTED,
      Dbg_TrReady_14 => NLW_U0_Dbg_TrReady_14_UNCONNECTED,
      Dbg_TrReady_15 => NLW_U0_Dbg_TrReady_15_UNCONNECTED,
      Dbg_TrReady_16 => NLW_U0_Dbg_TrReady_16_UNCONNECTED,
      Dbg_TrReady_17 => NLW_U0_Dbg_TrReady_17_UNCONNECTED,
      Dbg_TrReady_18 => NLW_U0_Dbg_TrReady_18_UNCONNECTED,
      Dbg_TrReady_19 => NLW_U0_Dbg_TrReady_19_UNCONNECTED,
      Dbg_TrReady_2 => NLW_U0_Dbg_TrReady_2_UNCONNECTED,
      Dbg_TrReady_20 => NLW_U0_Dbg_TrReady_20_UNCONNECTED,
      Dbg_TrReady_21 => NLW_U0_Dbg_TrReady_21_UNCONNECTED,
      Dbg_TrReady_22 => NLW_U0_Dbg_TrReady_22_UNCONNECTED,
      Dbg_TrReady_23 => NLW_U0_Dbg_TrReady_23_UNCONNECTED,
      Dbg_TrReady_24 => NLW_U0_Dbg_TrReady_24_UNCONNECTED,
      Dbg_TrReady_25 => NLW_U0_Dbg_TrReady_25_UNCONNECTED,
      Dbg_TrReady_26 => NLW_U0_Dbg_TrReady_26_UNCONNECTED,
      Dbg_TrReady_27 => NLW_U0_Dbg_TrReady_27_UNCONNECTED,
      Dbg_TrReady_28 => NLW_U0_Dbg_TrReady_28_UNCONNECTED,
      Dbg_TrReady_29 => NLW_U0_Dbg_TrReady_29_UNCONNECTED,
      Dbg_TrReady_3 => NLW_U0_Dbg_TrReady_3_UNCONNECTED,
      Dbg_TrReady_30 => NLW_U0_Dbg_TrReady_30_UNCONNECTED,
      Dbg_TrReady_31 => NLW_U0_Dbg_TrReady_31_UNCONNECTED,
      Dbg_TrReady_4 => NLW_U0_Dbg_TrReady_4_UNCONNECTED,
      Dbg_TrReady_5 => NLW_U0_Dbg_TrReady_5_UNCONNECTED,
      Dbg_TrReady_6 => NLW_U0_Dbg_TrReady_6_UNCONNECTED,
      Dbg_TrReady_7 => NLW_U0_Dbg_TrReady_7_UNCONNECTED,
      Dbg_TrReady_8 => NLW_U0_Dbg_TrReady_8_UNCONNECTED,
      Dbg_TrReady_9 => NLW_U0_Dbg_TrReady_9_UNCONNECTED,
      Dbg_TrValid_0 => '0',
      Dbg_TrValid_1 => '0',
      Dbg_TrValid_10 => '0',
      Dbg_TrValid_11 => '0',
      Dbg_TrValid_12 => '0',
      Dbg_TrValid_13 => '0',
      Dbg_TrValid_14 => '0',
      Dbg_TrValid_15 => '0',
      Dbg_TrValid_16 => '0',
      Dbg_TrValid_17 => '0',
      Dbg_TrValid_18 => '0',
      Dbg_TrValid_19 => '0',
      Dbg_TrValid_2 => '0',
      Dbg_TrValid_20 => '0',
      Dbg_TrValid_21 => '0',
      Dbg_TrValid_22 => '0',
      Dbg_TrValid_23 => '0',
      Dbg_TrValid_24 => '0',
      Dbg_TrValid_25 => '0',
      Dbg_TrValid_26 => '0',
      Dbg_TrValid_27 => '0',
      Dbg_TrValid_28 => '0',
      Dbg_TrValid_29 => '0',
      Dbg_TrValid_3 => '0',
      Dbg_TrValid_30 => '0',
      Dbg_TrValid_31 => '0',
      Dbg_TrValid_4 => '0',
      Dbg_TrValid_5 => '0',
      Dbg_TrValid_6 => '0',
      Dbg_TrValid_7 => '0',
      Dbg_TrValid_8 => '0',
      Dbg_TrValid_9 => '0',
      Dbg_Trig_Ack_In_0(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_0_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_1(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_1_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_10(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_10_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_11(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_11_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_12(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_12_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_13(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_13_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_14(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_14_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_15(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_15_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_16(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_16_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_17(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_17_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_18(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_18_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_19(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_19_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_2(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_2_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_20(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_20_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_21(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_21_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_22(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_22_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_23(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_23_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_24(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_24_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_25(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_25_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_26(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_26_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_27(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_27_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_28(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_28_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_29(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_29_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_3(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_3_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_30(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_30_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_31(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_31_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_4(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_4_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_5(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_5_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_6(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_6_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_7(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_7_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_8(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_8_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_9(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_9_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_Out_0(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_1(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_10(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_11(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_12(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_13(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_14(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_15(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_16(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_17(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_18(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_19(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_2(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_20(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_21(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_22(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_23(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_24(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_25(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_26(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_27(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_28(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_29(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_3(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_30(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_31(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_4(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_5(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_6(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_7(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_8(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_9(0 to 7) => B"00000000",
      Dbg_Trig_In_0(0 to 7) => B"00000000",
      Dbg_Trig_In_1(0 to 7) => B"00000000",
      Dbg_Trig_In_10(0 to 7) => B"00000000",
      Dbg_Trig_In_11(0 to 7) => B"00000000",
      Dbg_Trig_In_12(0 to 7) => B"00000000",
      Dbg_Trig_In_13(0 to 7) => B"00000000",
      Dbg_Trig_In_14(0 to 7) => B"00000000",
      Dbg_Trig_In_15(0 to 7) => B"00000000",
      Dbg_Trig_In_16(0 to 7) => B"00000000",
      Dbg_Trig_In_17(0 to 7) => B"00000000",
      Dbg_Trig_In_18(0 to 7) => B"00000000",
      Dbg_Trig_In_19(0 to 7) => B"00000000",
      Dbg_Trig_In_2(0 to 7) => B"00000000",
      Dbg_Trig_In_20(0 to 7) => B"00000000",
      Dbg_Trig_In_21(0 to 7) => B"00000000",
      Dbg_Trig_In_22(0 to 7) => B"00000000",
      Dbg_Trig_In_23(0 to 7) => B"00000000",
      Dbg_Trig_In_24(0 to 7) => B"00000000",
      Dbg_Trig_In_25(0 to 7) => B"00000000",
      Dbg_Trig_In_26(0 to 7) => B"00000000",
      Dbg_Trig_In_27(0 to 7) => B"00000000",
      Dbg_Trig_In_28(0 to 7) => B"00000000",
      Dbg_Trig_In_29(0 to 7) => B"00000000",
      Dbg_Trig_In_3(0 to 7) => B"00000000",
      Dbg_Trig_In_30(0 to 7) => B"00000000",
      Dbg_Trig_In_31(0 to 7) => B"00000000",
      Dbg_Trig_In_4(0 to 7) => B"00000000",
      Dbg_Trig_In_5(0 to 7) => B"00000000",
      Dbg_Trig_In_6(0 to 7) => B"00000000",
      Dbg_Trig_In_7(0 to 7) => B"00000000",
      Dbg_Trig_In_8(0 to 7) => B"00000000",
      Dbg_Trig_In_9(0 to 7) => B"00000000",
      Dbg_Trig_Out_0(0 to 7) => NLW_U0_Dbg_Trig_Out_0_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_1(0 to 7) => NLW_U0_Dbg_Trig_Out_1_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_10(0 to 7) => NLW_U0_Dbg_Trig_Out_10_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_11(0 to 7) => NLW_U0_Dbg_Trig_Out_11_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_12(0 to 7) => NLW_U0_Dbg_Trig_Out_12_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_13(0 to 7) => NLW_U0_Dbg_Trig_Out_13_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_14(0 to 7) => NLW_U0_Dbg_Trig_Out_14_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_15(0 to 7) => NLW_U0_Dbg_Trig_Out_15_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_16(0 to 7) => NLW_U0_Dbg_Trig_Out_16_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_17(0 to 7) => NLW_U0_Dbg_Trig_Out_17_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_18(0 to 7) => NLW_U0_Dbg_Trig_Out_18_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_19(0 to 7) => NLW_U0_Dbg_Trig_Out_19_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_2(0 to 7) => NLW_U0_Dbg_Trig_Out_2_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_20(0 to 7) => NLW_U0_Dbg_Trig_Out_20_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_21(0 to 7) => NLW_U0_Dbg_Trig_Out_21_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_22(0 to 7) => NLW_U0_Dbg_Trig_Out_22_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_23(0 to 7) => NLW_U0_Dbg_Trig_Out_23_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_24(0 to 7) => NLW_U0_Dbg_Trig_Out_24_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_25(0 to 7) => NLW_U0_Dbg_Trig_Out_25_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_26(0 to 7) => NLW_U0_Dbg_Trig_Out_26_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_27(0 to 7) => NLW_U0_Dbg_Trig_Out_27_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_28(0 to 7) => NLW_U0_Dbg_Trig_Out_28_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_29(0 to 7) => NLW_U0_Dbg_Trig_Out_29_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_3(0 to 7) => NLW_U0_Dbg_Trig_Out_3_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_30(0 to 7) => NLW_U0_Dbg_Trig_Out_30_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_31(0 to 7) => NLW_U0_Dbg_Trig_Out_31_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_4(0 to 7) => NLW_U0_Dbg_Trig_Out_4_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_5(0 to 7) => NLW_U0_Dbg_Trig_Out_5_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_6(0 to 7) => NLW_U0_Dbg_Trig_Out_6_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_7(0 to 7) => NLW_U0_Dbg_Trig_Out_7_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_8(0 to 7) => NLW_U0_Dbg_Trig_Out_8_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_9(0 to 7) => NLW_U0_Dbg_Trig_Out_9_UNCONNECTED(0 to 7),
      Dbg_Update_0 => Dbg_Update_0,
      Dbg_Update_1 => NLW_U0_Dbg_Update_1_UNCONNECTED,
      Dbg_Update_10 => NLW_U0_Dbg_Update_10_UNCONNECTED,
      Dbg_Update_11 => NLW_U0_Dbg_Update_11_UNCONNECTED,
      Dbg_Update_12 => NLW_U0_Dbg_Update_12_UNCONNECTED,
      Dbg_Update_13 => NLW_U0_Dbg_Update_13_UNCONNECTED,
      Dbg_Update_14 => NLW_U0_Dbg_Update_14_UNCONNECTED,
      Dbg_Update_15 => NLW_U0_Dbg_Update_15_UNCONNECTED,
      Dbg_Update_16 => NLW_U0_Dbg_Update_16_UNCONNECTED,
      Dbg_Update_17 => NLW_U0_Dbg_Update_17_UNCONNECTED,
      Dbg_Update_18 => NLW_U0_Dbg_Update_18_UNCONNECTED,
      Dbg_Update_19 => NLW_U0_Dbg_Update_19_UNCONNECTED,
      Dbg_Update_2 => NLW_U0_Dbg_Update_2_UNCONNECTED,
      Dbg_Update_20 => NLW_U0_Dbg_Update_20_UNCONNECTED,
      Dbg_Update_21 => NLW_U0_Dbg_Update_21_UNCONNECTED,
      Dbg_Update_22 => NLW_U0_Dbg_Update_22_UNCONNECTED,
      Dbg_Update_23 => NLW_U0_Dbg_Update_23_UNCONNECTED,
      Dbg_Update_24 => NLW_U0_Dbg_Update_24_UNCONNECTED,
      Dbg_Update_25 => NLW_U0_Dbg_Update_25_UNCONNECTED,
      Dbg_Update_26 => NLW_U0_Dbg_Update_26_UNCONNECTED,
      Dbg_Update_27 => NLW_U0_Dbg_Update_27_UNCONNECTED,
      Dbg_Update_28 => NLW_U0_Dbg_Update_28_UNCONNECTED,
      Dbg_Update_29 => NLW_U0_Dbg_Update_29_UNCONNECTED,
      Dbg_Update_3 => NLW_U0_Dbg_Update_3_UNCONNECTED,
      Dbg_Update_30 => NLW_U0_Dbg_Update_30_UNCONNECTED,
      Dbg_Update_31 => NLW_U0_Dbg_Update_31_UNCONNECTED,
      Dbg_Update_4 => NLW_U0_Dbg_Update_4_UNCONNECTED,
      Dbg_Update_5 => NLW_U0_Dbg_Update_5_UNCONNECTED,
      Dbg_Update_6 => NLW_U0_Dbg_Update_6_UNCONNECTED,
      Dbg_Update_7 => NLW_U0_Dbg_Update_7_UNCONNECTED,
      Dbg_Update_8 => NLW_U0_Dbg_Update_8_UNCONNECTED,
      Dbg_Update_9 => NLW_U0_Dbg_Update_9_UNCONNECTED,
      Dbg_WDATA_0(31 downto 0) => NLW_U0_Dbg_WDATA_0_UNCONNECTED(31 downto 0),
      Dbg_WDATA_1(31 downto 0) => NLW_U0_Dbg_WDATA_1_UNCONNECTED(31 downto 0),
      Dbg_WDATA_10(31 downto 0) => NLW_U0_Dbg_WDATA_10_UNCONNECTED(31 downto 0),
      Dbg_WDATA_11(31 downto 0) => NLW_U0_Dbg_WDATA_11_UNCONNECTED(31 downto 0),
      Dbg_WDATA_12(31 downto 0) => NLW_U0_Dbg_WDATA_12_UNCONNECTED(31 downto 0),
      Dbg_WDATA_13(31 downto 0) => NLW_U0_Dbg_WDATA_13_UNCONNECTED(31 downto 0),
      Dbg_WDATA_14(31 downto 0) => NLW_U0_Dbg_WDATA_14_UNCONNECTED(31 downto 0),
      Dbg_WDATA_15(31 downto 0) => NLW_U0_Dbg_WDATA_15_UNCONNECTED(31 downto 0),
      Dbg_WDATA_16(31 downto 0) => NLW_U0_Dbg_WDATA_16_UNCONNECTED(31 downto 0),
      Dbg_WDATA_17(31 downto 0) => NLW_U0_Dbg_WDATA_17_UNCONNECTED(31 downto 0),
      Dbg_WDATA_18(31 downto 0) => NLW_U0_Dbg_WDATA_18_UNCONNECTED(31 downto 0),
      Dbg_WDATA_19(31 downto 0) => NLW_U0_Dbg_WDATA_19_UNCONNECTED(31 downto 0),
      Dbg_WDATA_2(31 downto 0) => NLW_U0_Dbg_WDATA_2_UNCONNECTED(31 downto 0),
      Dbg_WDATA_20(31 downto 0) => NLW_U0_Dbg_WDATA_20_UNCONNECTED(31 downto 0),
      Dbg_WDATA_21(31 downto 0) => NLW_U0_Dbg_WDATA_21_UNCONNECTED(31 downto 0),
      Dbg_WDATA_22(31 downto 0) => NLW_U0_Dbg_WDATA_22_UNCONNECTED(31 downto 0),
      Dbg_WDATA_23(31 downto 0) => NLW_U0_Dbg_WDATA_23_UNCONNECTED(31 downto 0),
      Dbg_WDATA_24(31 downto 0) => NLW_U0_Dbg_WDATA_24_UNCONNECTED(31 downto 0),
      Dbg_WDATA_25(31 downto 0) => NLW_U0_Dbg_WDATA_25_UNCONNECTED(31 downto 0),
      Dbg_WDATA_26(31 downto 0) => NLW_U0_Dbg_WDATA_26_UNCONNECTED(31 downto 0),
      Dbg_WDATA_27(31 downto 0) => NLW_U0_Dbg_WDATA_27_UNCONNECTED(31 downto 0),
      Dbg_WDATA_28(31 downto 0) => NLW_U0_Dbg_WDATA_28_UNCONNECTED(31 downto 0),
      Dbg_WDATA_29(31 downto 0) => NLW_U0_Dbg_WDATA_29_UNCONNECTED(31 downto 0),
      Dbg_WDATA_3(31 downto 0) => NLW_U0_Dbg_WDATA_3_UNCONNECTED(31 downto 0),
      Dbg_WDATA_30(31 downto 0) => NLW_U0_Dbg_WDATA_30_UNCONNECTED(31 downto 0),
      Dbg_WDATA_31(31 downto 0) => NLW_U0_Dbg_WDATA_31_UNCONNECTED(31 downto 0),
      Dbg_WDATA_4(31 downto 0) => NLW_U0_Dbg_WDATA_4_UNCONNECTED(31 downto 0),
      Dbg_WDATA_5(31 downto 0) => NLW_U0_Dbg_WDATA_5_UNCONNECTED(31 downto 0),
      Dbg_WDATA_6(31 downto 0) => NLW_U0_Dbg_WDATA_6_UNCONNECTED(31 downto 0),
      Dbg_WDATA_7(31 downto 0) => NLW_U0_Dbg_WDATA_7_UNCONNECTED(31 downto 0),
      Dbg_WDATA_8(31 downto 0) => NLW_U0_Dbg_WDATA_8_UNCONNECTED(31 downto 0),
      Dbg_WDATA_9(31 downto 0) => NLW_U0_Dbg_WDATA_9_UNCONNECTED(31 downto 0),
      Dbg_WREADY_0 => '0',
      Dbg_WREADY_1 => '0',
      Dbg_WREADY_10 => '0',
      Dbg_WREADY_11 => '0',
      Dbg_WREADY_12 => '0',
      Dbg_WREADY_13 => '0',
      Dbg_WREADY_14 => '0',
      Dbg_WREADY_15 => '0',
      Dbg_WREADY_16 => '0',
      Dbg_WREADY_17 => '0',
      Dbg_WREADY_18 => '0',
      Dbg_WREADY_19 => '0',
      Dbg_WREADY_2 => '0',
      Dbg_WREADY_20 => '0',
      Dbg_WREADY_21 => '0',
      Dbg_WREADY_22 => '0',
      Dbg_WREADY_23 => '0',
      Dbg_WREADY_24 => '0',
      Dbg_WREADY_25 => '0',
      Dbg_WREADY_26 => '0',
      Dbg_WREADY_27 => '0',
      Dbg_WREADY_28 => '0',
      Dbg_WREADY_29 => '0',
      Dbg_WREADY_3 => '0',
      Dbg_WREADY_30 => '0',
      Dbg_WREADY_31 => '0',
      Dbg_WREADY_4 => '0',
      Dbg_WREADY_5 => '0',
      Dbg_WREADY_6 => '0',
      Dbg_WREADY_7 => '0',
      Dbg_WREADY_8 => '0',
      Dbg_WREADY_9 => '0',
      Dbg_WVALID_0 => NLW_U0_Dbg_WVALID_0_UNCONNECTED,
      Dbg_WVALID_1 => NLW_U0_Dbg_WVALID_1_UNCONNECTED,
      Dbg_WVALID_10 => NLW_U0_Dbg_WVALID_10_UNCONNECTED,
      Dbg_WVALID_11 => NLW_U0_Dbg_WVALID_11_UNCONNECTED,
      Dbg_WVALID_12 => NLW_U0_Dbg_WVALID_12_UNCONNECTED,
      Dbg_WVALID_13 => NLW_U0_Dbg_WVALID_13_UNCONNECTED,
      Dbg_WVALID_14 => NLW_U0_Dbg_WVALID_14_UNCONNECTED,
      Dbg_WVALID_15 => NLW_U0_Dbg_WVALID_15_UNCONNECTED,
      Dbg_WVALID_16 => NLW_U0_Dbg_WVALID_16_UNCONNECTED,
      Dbg_WVALID_17 => NLW_U0_Dbg_WVALID_17_UNCONNECTED,
      Dbg_WVALID_18 => NLW_U0_Dbg_WVALID_18_UNCONNECTED,
      Dbg_WVALID_19 => NLW_U0_Dbg_WVALID_19_UNCONNECTED,
      Dbg_WVALID_2 => NLW_U0_Dbg_WVALID_2_UNCONNECTED,
      Dbg_WVALID_20 => NLW_U0_Dbg_WVALID_20_UNCONNECTED,
      Dbg_WVALID_21 => NLW_U0_Dbg_WVALID_21_UNCONNECTED,
      Dbg_WVALID_22 => NLW_U0_Dbg_WVALID_22_UNCONNECTED,
      Dbg_WVALID_23 => NLW_U0_Dbg_WVALID_23_UNCONNECTED,
      Dbg_WVALID_24 => NLW_U0_Dbg_WVALID_24_UNCONNECTED,
      Dbg_WVALID_25 => NLW_U0_Dbg_WVALID_25_UNCONNECTED,
      Dbg_WVALID_26 => NLW_U0_Dbg_WVALID_26_UNCONNECTED,
      Dbg_WVALID_27 => NLW_U0_Dbg_WVALID_27_UNCONNECTED,
      Dbg_WVALID_28 => NLW_U0_Dbg_WVALID_28_UNCONNECTED,
      Dbg_WVALID_29 => NLW_U0_Dbg_WVALID_29_UNCONNECTED,
      Dbg_WVALID_3 => NLW_U0_Dbg_WVALID_3_UNCONNECTED,
      Dbg_WVALID_30 => NLW_U0_Dbg_WVALID_30_UNCONNECTED,
      Dbg_WVALID_31 => NLW_U0_Dbg_WVALID_31_UNCONNECTED,
      Dbg_WVALID_4 => NLW_U0_Dbg_WVALID_4_UNCONNECTED,
      Dbg_WVALID_5 => NLW_U0_Dbg_WVALID_5_UNCONNECTED,
      Dbg_WVALID_6 => NLW_U0_Dbg_WVALID_6_UNCONNECTED,
      Dbg_WVALID_7 => NLW_U0_Dbg_WVALID_7_UNCONNECTED,
      Dbg_WVALID_8 => NLW_U0_Dbg_WVALID_8_UNCONNECTED,
      Dbg_WVALID_9 => NLW_U0_Dbg_WVALID_9_UNCONNECTED,
      Debug_SYS_Rst => Debug_SYS_Rst,
      Ext_BRK => NLW_U0_Ext_BRK_UNCONNECTED,
      Ext_JTAG_CAPTURE => NLW_U0_Ext_JTAG_CAPTURE_UNCONNECTED,
      Ext_JTAG_DRCK => NLW_U0_Ext_JTAG_DRCK_UNCONNECTED,
      Ext_JTAG_RESET => NLW_U0_Ext_JTAG_RESET_UNCONNECTED,
      Ext_JTAG_SEL => NLW_U0_Ext_JTAG_SEL_UNCONNECTED,
      Ext_JTAG_SHIFT => NLW_U0_Ext_JTAG_SHIFT_UNCONNECTED,
      Ext_JTAG_TDI => NLW_U0_Ext_JTAG_TDI_UNCONNECTED,
      Ext_JTAG_TDO => '0',
      Ext_JTAG_UPDATE => NLW_U0_Ext_JTAG_UPDATE_UNCONNECTED,
      Ext_NM_BRK => NLW_U0_Ext_NM_BRK_UNCONNECTED,
      Interrupt => NLW_U0_Interrupt_UNCONNECTED,
      LMB_Addr_Strobe_0 => NLW_U0_LMB_Addr_Strobe_0_UNCONNECTED,
      LMB_Addr_Strobe_1 => NLW_U0_LMB_Addr_Strobe_1_UNCONNECTED,
      LMB_Addr_Strobe_10 => NLW_U0_LMB_Addr_Strobe_10_UNCONNECTED,
      LMB_Addr_Strobe_11 => NLW_U0_LMB_Addr_Strobe_11_UNCONNECTED,
      LMB_Addr_Strobe_12 => NLW_U0_LMB_Addr_Strobe_12_UNCONNECTED,
      LMB_Addr_Strobe_13 => NLW_U0_LMB_Addr_Strobe_13_UNCONNECTED,
      LMB_Addr_Strobe_14 => NLW_U0_LMB_Addr_Strobe_14_UNCONNECTED,
      LMB_Addr_Strobe_15 => NLW_U0_LMB_Addr_Strobe_15_UNCONNECTED,
      LMB_Addr_Strobe_16 => NLW_U0_LMB_Addr_Strobe_16_UNCONNECTED,
      LMB_Addr_Strobe_17 => NLW_U0_LMB_Addr_Strobe_17_UNCONNECTED,
      LMB_Addr_Strobe_18 => NLW_U0_LMB_Addr_Strobe_18_UNCONNECTED,
      LMB_Addr_Strobe_19 => NLW_U0_LMB_Addr_Strobe_19_UNCONNECTED,
      LMB_Addr_Strobe_2 => NLW_U0_LMB_Addr_Strobe_2_UNCONNECTED,
      LMB_Addr_Strobe_20 => NLW_U0_LMB_Addr_Strobe_20_UNCONNECTED,
      LMB_Addr_Strobe_21 => NLW_U0_LMB_Addr_Strobe_21_UNCONNECTED,
      LMB_Addr_Strobe_22 => NLW_U0_LMB_Addr_Strobe_22_UNCONNECTED,
      LMB_Addr_Strobe_23 => NLW_U0_LMB_Addr_Strobe_23_UNCONNECTED,
      LMB_Addr_Strobe_24 => NLW_U0_LMB_Addr_Strobe_24_UNCONNECTED,
      LMB_Addr_Strobe_25 => NLW_U0_LMB_Addr_Strobe_25_UNCONNECTED,
      LMB_Addr_Strobe_26 => NLW_U0_LMB_Addr_Strobe_26_UNCONNECTED,
      LMB_Addr_Strobe_27 => NLW_U0_LMB_Addr_Strobe_27_UNCONNECTED,
      LMB_Addr_Strobe_28 => NLW_U0_LMB_Addr_Strobe_28_UNCONNECTED,
      LMB_Addr_Strobe_29 => NLW_U0_LMB_Addr_Strobe_29_UNCONNECTED,
      LMB_Addr_Strobe_3 => NLW_U0_LMB_Addr_Strobe_3_UNCONNECTED,
      LMB_Addr_Strobe_30 => NLW_U0_LMB_Addr_Strobe_30_UNCONNECTED,
      LMB_Addr_Strobe_31 => NLW_U0_LMB_Addr_Strobe_31_UNCONNECTED,
      LMB_Addr_Strobe_4 => NLW_U0_LMB_Addr_Strobe_4_UNCONNECTED,
      LMB_Addr_Strobe_5 => NLW_U0_LMB_Addr_Strobe_5_UNCONNECTED,
      LMB_Addr_Strobe_6 => NLW_U0_LMB_Addr_Strobe_6_UNCONNECTED,
      LMB_Addr_Strobe_7 => NLW_U0_LMB_Addr_Strobe_7_UNCONNECTED,
      LMB_Addr_Strobe_8 => NLW_U0_LMB_Addr_Strobe_8_UNCONNECTED,
      LMB_Addr_Strobe_9 => NLW_U0_LMB_Addr_Strobe_9_UNCONNECTED,
      LMB_Byte_Enable_0(0 to 3) => NLW_U0_LMB_Byte_Enable_0_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_1(0 to 3) => NLW_U0_LMB_Byte_Enable_1_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_10(0 to 3) => NLW_U0_LMB_Byte_Enable_10_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_11(0 to 3) => NLW_U0_LMB_Byte_Enable_11_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_12(0 to 3) => NLW_U0_LMB_Byte_Enable_12_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_13(0 to 3) => NLW_U0_LMB_Byte_Enable_13_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_14(0 to 3) => NLW_U0_LMB_Byte_Enable_14_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_15(0 to 3) => NLW_U0_LMB_Byte_Enable_15_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_16(0 to 3) => NLW_U0_LMB_Byte_Enable_16_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_17(0 to 3) => NLW_U0_LMB_Byte_Enable_17_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_18(0 to 3) => NLW_U0_LMB_Byte_Enable_18_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_19(0 to 3) => NLW_U0_LMB_Byte_Enable_19_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_2(0 to 3) => NLW_U0_LMB_Byte_Enable_2_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_20(0 to 3) => NLW_U0_LMB_Byte_Enable_20_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_21(0 to 3) => NLW_U0_LMB_Byte_Enable_21_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_22(0 to 3) => NLW_U0_LMB_Byte_Enable_22_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_23(0 to 3) => NLW_U0_LMB_Byte_Enable_23_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_24(0 to 3) => NLW_U0_LMB_Byte_Enable_24_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_25(0 to 3) => NLW_U0_LMB_Byte_Enable_25_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_26(0 to 3) => NLW_U0_LMB_Byte_Enable_26_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_27(0 to 3) => NLW_U0_LMB_Byte_Enable_27_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_28(0 to 3) => NLW_U0_LMB_Byte_Enable_28_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_29(0 to 3) => NLW_U0_LMB_Byte_Enable_29_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_3(0 to 3) => NLW_U0_LMB_Byte_Enable_3_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_30(0 to 3) => NLW_U0_LMB_Byte_Enable_30_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_31(0 to 3) => NLW_U0_LMB_Byte_Enable_31_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_4(0 to 3) => NLW_U0_LMB_Byte_Enable_4_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_5(0 to 3) => NLW_U0_LMB_Byte_Enable_5_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_6(0 to 3) => NLW_U0_LMB_Byte_Enable_6_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_7(0 to 3) => NLW_U0_LMB_Byte_Enable_7_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_8(0 to 3) => NLW_U0_LMB_Byte_Enable_8_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_9(0 to 3) => NLW_U0_LMB_Byte_Enable_9_UNCONNECTED(0 to 3),
      LMB_CE_0 => '0',
      LMB_CE_1 => '0',
      LMB_CE_10 => '0',
      LMB_CE_11 => '0',
      LMB_CE_12 => '0',
      LMB_CE_13 => '0',
      LMB_CE_14 => '0',
      LMB_CE_15 => '0',
      LMB_CE_16 => '0',
      LMB_CE_17 => '0',
      LMB_CE_18 => '0',
      LMB_CE_19 => '0',
      LMB_CE_2 => '0',
      LMB_CE_20 => '0',
      LMB_CE_21 => '0',
      LMB_CE_22 => '0',
      LMB_CE_23 => '0',
      LMB_CE_24 => '0',
      LMB_CE_25 => '0',
      LMB_CE_26 => '0',
      LMB_CE_27 => '0',
      LMB_CE_28 => '0',
      LMB_CE_29 => '0',
      LMB_CE_3 => '0',
      LMB_CE_30 => '0',
      LMB_CE_31 => '0',
      LMB_CE_4 => '0',
      LMB_CE_5 => '0',
      LMB_CE_6 => '0',
      LMB_CE_7 => '0',
      LMB_CE_8 => '0',
      LMB_CE_9 => '0',
      LMB_Data_Addr_0(0 to 31) => NLW_U0_LMB_Data_Addr_0_UNCONNECTED(0 to 31),
      LMB_Data_Addr_1(0 to 31) => NLW_U0_LMB_Data_Addr_1_UNCONNECTED(0 to 31),
      LMB_Data_Addr_10(0 to 31) => NLW_U0_LMB_Data_Addr_10_UNCONNECTED(0 to 31),
      LMB_Data_Addr_11(0 to 31) => NLW_U0_LMB_Data_Addr_11_UNCONNECTED(0 to 31),
      LMB_Data_Addr_12(0 to 31) => NLW_U0_LMB_Data_Addr_12_UNCONNECTED(0 to 31),
      LMB_Data_Addr_13(0 to 31) => NLW_U0_LMB_Data_Addr_13_UNCONNECTED(0 to 31),
      LMB_Data_Addr_14(0 to 31) => NLW_U0_LMB_Data_Addr_14_UNCONNECTED(0 to 31),
      LMB_Data_Addr_15(0 to 31) => NLW_U0_LMB_Data_Addr_15_UNCONNECTED(0 to 31),
      LMB_Data_Addr_16(0 to 31) => NLW_U0_LMB_Data_Addr_16_UNCONNECTED(0 to 31),
      LMB_Data_Addr_17(0 to 31) => NLW_U0_LMB_Data_Addr_17_UNCONNECTED(0 to 31),
      LMB_Data_Addr_18(0 to 31) => NLW_U0_LMB_Data_Addr_18_UNCONNECTED(0 to 31),
      LMB_Data_Addr_19(0 to 31) => NLW_U0_LMB_Data_Addr_19_UNCONNECTED(0 to 31),
      LMB_Data_Addr_2(0 to 31) => NLW_U0_LMB_Data_Addr_2_UNCONNECTED(0 to 31),
      LMB_Data_Addr_20(0 to 31) => NLW_U0_LMB_Data_Addr_20_UNCONNECTED(0 to 31),
      LMB_Data_Addr_21(0 to 31) => NLW_U0_LMB_Data_Addr_21_UNCONNECTED(0 to 31),
      LMB_Data_Addr_22(0 to 31) => NLW_U0_LMB_Data_Addr_22_UNCONNECTED(0 to 31),
      LMB_Data_Addr_23(0 to 31) => NLW_U0_LMB_Data_Addr_23_UNCONNECTED(0 to 31),
      LMB_Data_Addr_24(0 to 31) => NLW_U0_LMB_Data_Addr_24_UNCONNECTED(0 to 31),
      LMB_Data_Addr_25(0 to 31) => NLW_U0_LMB_Data_Addr_25_UNCONNECTED(0 to 31),
      LMB_Data_Addr_26(0 to 31) => NLW_U0_LMB_Data_Addr_26_UNCONNECTED(0 to 31),
      LMB_Data_Addr_27(0 to 31) => NLW_U0_LMB_Data_Addr_27_UNCONNECTED(0 to 31),
      LMB_Data_Addr_28(0 to 31) => NLW_U0_LMB_Data_Addr_28_UNCONNECTED(0 to 31),
      LMB_Data_Addr_29(0 to 31) => NLW_U0_LMB_Data_Addr_29_UNCONNECTED(0 to 31),
      LMB_Data_Addr_3(0 to 31) => NLW_U0_LMB_Data_Addr_3_UNCONNECTED(0 to 31),
      LMB_Data_Addr_30(0 to 31) => NLW_U0_LMB_Data_Addr_30_UNCONNECTED(0 to 31),
      LMB_Data_Addr_31(0 to 31) => NLW_U0_LMB_Data_Addr_31_UNCONNECTED(0 to 31),
      LMB_Data_Addr_4(0 to 31) => NLW_U0_LMB_Data_Addr_4_UNCONNECTED(0 to 31),
      LMB_Data_Addr_5(0 to 31) => NLW_U0_LMB_Data_Addr_5_UNCONNECTED(0 to 31),
      LMB_Data_Addr_6(0 to 31) => NLW_U0_LMB_Data_Addr_6_UNCONNECTED(0 to 31),
      LMB_Data_Addr_7(0 to 31) => NLW_U0_LMB_Data_Addr_7_UNCONNECTED(0 to 31),
      LMB_Data_Addr_8(0 to 31) => NLW_U0_LMB_Data_Addr_8_UNCONNECTED(0 to 31),
      LMB_Data_Addr_9(0 to 31) => NLW_U0_LMB_Data_Addr_9_UNCONNECTED(0 to 31),
      LMB_Data_Read_0(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_1(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_10(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_11(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_12(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_13(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_14(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_15(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_16(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_17(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_18(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_19(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_2(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_20(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_21(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_22(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_23(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_24(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_25(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_26(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_27(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_28(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_29(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_3(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_30(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_31(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_4(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_5(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_6(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_7(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_8(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_9(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Write_0(0 to 31) => NLW_U0_LMB_Data_Write_0_UNCONNECTED(0 to 31),
      LMB_Data_Write_1(0 to 31) => NLW_U0_LMB_Data_Write_1_UNCONNECTED(0 to 31),
      LMB_Data_Write_10(0 to 31) => NLW_U0_LMB_Data_Write_10_UNCONNECTED(0 to 31),
      LMB_Data_Write_11(0 to 31) => NLW_U0_LMB_Data_Write_11_UNCONNECTED(0 to 31),
      LMB_Data_Write_12(0 to 31) => NLW_U0_LMB_Data_Write_12_UNCONNECTED(0 to 31),
      LMB_Data_Write_13(0 to 31) => NLW_U0_LMB_Data_Write_13_UNCONNECTED(0 to 31),
      LMB_Data_Write_14(0 to 31) => NLW_U0_LMB_Data_Write_14_UNCONNECTED(0 to 31),
      LMB_Data_Write_15(0 to 31) => NLW_U0_LMB_Data_Write_15_UNCONNECTED(0 to 31),
      LMB_Data_Write_16(0 to 31) => NLW_U0_LMB_Data_Write_16_UNCONNECTED(0 to 31),
      LMB_Data_Write_17(0 to 31) => NLW_U0_LMB_Data_Write_17_UNCONNECTED(0 to 31),
      LMB_Data_Write_18(0 to 31) => NLW_U0_LMB_Data_Write_18_UNCONNECTED(0 to 31),
      LMB_Data_Write_19(0 to 31) => NLW_U0_LMB_Data_Write_19_UNCONNECTED(0 to 31),
      LMB_Data_Write_2(0 to 31) => NLW_U0_LMB_Data_Write_2_UNCONNECTED(0 to 31),
      LMB_Data_Write_20(0 to 31) => NLW_U0_LMB_Data_Write_20_UNCONNECTED(0 to 31),
      LMB_Data_Write_21(0 to 31) => NLW_U0_LMB_Data_Write_21_UNCONNECTED(0 to 31),
      LMB_Data_Write_22(0 to 31) => NLW_U0_LMB_Data_Write_22_UNCONNECTED(0 to 31),
      LMB_Data_Write_23(0 to 31) => NLW_U0_LMB_Data_Write_23_UNCONNECTED(0 to 31),
      LMB_Data_Write_24(0 to 31) => NLW_U0_LMB_Data_Write_24_UNCONNECTED(0 to 31),
      LMB_Data_Write_25(0 to 31) => NLW_U0_LMB_Data_Write_25_UNCONNECTED(0 to 31),
      LMB_Data_Write_26(0 to 31) => NLW_U0_LMB_Data_Write_26_UNCONNECTED(0 to 31),
      LMB_Data_Write_27(0 to 31) => NLW_U0_LMB_Data_Write_27_UNCONNECTED(0 to 31),
      LMB_Data_Write_28(0 to 31) => NLW_U0_LMB_Data_Write_28_UNCONNECTED(0 to 31),
      LMB_Data_Write_29(0 to 31) => NLW_U0_LMB_Data_Write_29_UNCONNECTED(0 to 31),
      LMB_Data_Write_3(0 to 31) => NLW_U0_LMB_Data_Write_3_UNCONNECTED(0 to 31),
      LMB_Data_Write_30(0 to 31) => NLW_U0_LMB_Data_Write_30_UNCONNECTED(0 to 31),
      LMB_Data_Write_31(0 to 31) => NLW_U0_LMB_Data_Write_31_UNCONNECTED(0 to 31),
      LMB_Data_Write_4(0 to 31) => NLW_U0_LMB_Data_Write_4_UNCONNECTED(0 to 31),
      LMB_Data_Write_5(0 to 31) => NLW_U0_LMB_Data_Write_5_UNCONNECTED(0 to 31),
      LMB_Data_Write_6(0 to 31) => NLW_U0_LMB_Data_Write_6_UNCONNECTED(0 to 31),
      LMB_Data_Write_7(0 to 31) => NLW_U0_LMB_Data_Write_7_UNCONNECTED(0 to 31),
      LMB_Data_Write_8(0 to 31) => NLW_U0_LMB_Data_Write_8_UNCONNECTED(0 to 31),
      LMB_Data_Write_9(0 to 31) => NLW_U0_LMB_Data_Write_9_UNCONNECTED(0 to 31),
      LMB_Read_Strobe_0 => NLW_U0_LMB_Read_Strobe_0_UNCONNECTED,
      LMB_Read_Strobe_1 => NLW_U0_LMB_Read_Strobe_1_UNCONNECTED,
      LMB_Read_Strobe_10 => NLW_U0_LMB_Read_Strobe_10_UNCONNECTED,
      LMB_Read_Strobe_11 => NLW_U0_LMB_Read_Strobe_11_UNCONNECTED,
      LMB_Read_Strobe_12 => NLW_U0_LMB_Read_Strobe_12_UNCONNECTED,
      LMB_Read_Strobe_13 => NLW_U0_LMB_Read_Strobe_13_UNCONNECTED,
      LMB_Read_Strobe_14 => NLW_U0_LMB_Read_Strobe_14_UNCONNECTED,
      LMB_Read_Strobe_15 => NLW_U0_LMB_Read_Strobe_15_UNCONNECTED,
      LMB_Read_Strobe_16 => NLW_U0_LMB_Read_Strobe_16_UNCONNECTED,
      LMB_Read_Strobe_17 => NLW_U0_LMB_Read_Strobe_17_UNCONNECTED,
      LMB_Read_Strobe_18 => NLW_U0_LMB_Read_Strobe_18_UNCONNECTED,
      LMB_Read_Strobe_19 => NLW_U0_LMB_Read_Strobe_19_UNCONNECTED,
      LMB_Read_Strobe_2 => NLW_U0_LMB_Read_Strobe_2_UNCONNECTED,
      LMB_Read_Strobe_20 => NLW_U0_LMB_Read_Strobe_20_UNCONNECTED,
      LMB_Read_Strobe_21 => NLW_U0_LMB_Read_Strobe_21_UNCONNECTED,
      LMB_Read_Strobe_22 => NLW_U0_LMB_Read_Strobe_22_UNCONNECTED,
      LMB_Read_Strobe_23 => NLW_U0_LMB_Read_Strobe_23_UNCONNECTED,
      LMB_Read_Strobe_24 => NLW_U0_LMB_Read_Strobe_24_UNCONNECTED,
      LMB_Read_Strobe_25 => NLW_U0_LMB_Read_Strobe_25_UNCONNECTED,
      LMB_Read_Strobe_26 => NLW_U0_LMB_Read_Strobe_26_UNCONNECTED,
      LMB_Read_Strobe_27 => NLW_U0_LMB_Read_Strobe_27_UNCONNECTED,
      LMB_Read_Strobe_28 => NLW_U0_LMB_Read_Strobe_28_UNCONNECTED,
      LMB_Read_Strobe_29 => NLW_U0_LMB_Read_Strobe_29_UNCONNECTED,
      LMB_Read_Strobe_3 => NLW_U0_LMB_Read_Strobe_3_UNCONNECTED,
      LMB_Read_Strobe_30 => NLW_U0_LMB_Read_Strobe_30_UNCONNECTED,
      LMB_Read_Strobe_31 => NLW_U0_LMB_Read_Strobe_31_UNCONNECTED,
      LMB_Read_Strobe_4 => NLW_U0_LMB_Read_Strobe_4_UNCONNECTED,
      LMB_Read_Strobe_5 => NLW_U0_LMB_Read_Strobe_5_UNCONNECTED,
      LMB_Read_Strobe_6 => NLW_U0_LMB_Read_Strobe_6_UNCONNECTED,
      LMB_Read_Strobe_7 => NLW_U0_LMB_Read_Strobe_7_UNCONNECTED,
      LMB_Read_Strobe_8 => NLW_U0_LMB_Read_Strobe_8_UNCONNECTED,
      LMB_Read_Strobe_9 => NLW_U0_LMB_Read_Strobe_9_UNCONNECTED,
      LMB_Ready_0 => '0',
      LMB_Ready_1 => '0',
      LMB_Ready_10 => '0',
      LMB_Ready_11 => '0',
      LMB_Ready_12 => '0',
      LMB_Ready_13 => '0',
      LMB_Ready_14 => '0',
      LMB_Ready_15 => '0',
      LMB_Ready_16 => '0',
      LMB_Ready_17 => '0',
      LMB_Ready_18 => '0',
      LMB_Ready_19 => '0',
      LMB_Ready_2 => '0',
      LMB_Ready_20 => '0',
      LMB_Ready_21 => '0',
      LMB_Ready_22 => '0',
      LMB_Ready_23 => '0',
      LMB_Ready_24 => '0',
      LMB_Ready_25 => '0',
      LMB_Ready_26 => '0',
      LMB_Ready_27 => '0',
      LMB_Ready_28 => '0',
      LMB_Ready_29 => '0',
      LMB_Ready_3 => '0',
      LMB_Ready_30 => '0',
      LMB_Ready_31 => '0',
      LMB_Ready_4 => '0',
      LMB_Ready_5 => '0',
      LMB_Ready_6 => '0',
      LMB_Ready_7 => '0',
      LMB_Ready_8 => '0',
      LMB_Ready_9 => '0',
      LMB_UE_0 => '0',
      LMB_UE_1 => '0',
      LMB_UE_10 => '0',
      LMB_UE_11 => '0',
      LMB_UE_12 => '0',
      LMB_UE_13 => '0',
      LMB_UE_14 => '0',
      LMB_UE_15 => '0',
      LMB_UE_16 => '0',
      LMB_UE_17 => '0',
      LMB_UE_18 => '0',
      LMB_UE_19 => '0',
      LMB_UE_2 => '0',
      LMB_UE_20 => '0',
      LMB_UE_21 => '0',
      LMB_UE_22 => '0',
      LMB_UE_23 => '0',
      LMB_UE_24 => '0',
      LMB_UE_25 => '0',
      LMB_UE_26 => '0',
      LMB_UE_27 => '0',
      LMB_UE_28 => '0',
      LMB_UE_29 => '0',
      LMB_UE_3 => '0',
      LMB_UE_30 => '0',
      LMB_UE_31 => '0',
      LMB_UE_4 => '0',
      LMB_UE_5 => '0',
      LMB_UE_6 => '0',
      LMB_UE_7 => '0',
      LMB_UE_8 => '0',
      LMB_UE_9 => '0',
      LMB_Wait_0 => '0',
      LMB_Wait_1 => '0',
      LMB_Wait_10 => '0',
      LMB_Wait_11 => '0',
      LMB_Wait_12 => '0',
      LMB_Wait_13 => '0',
      LMB_Wait_14 => '0',
      LMB_Wait_15 => '0',
      LMB_Wait_16 => '0',
      LMB_Wait_17 => '0',
      LMB_Wait_18 => '0',
      LMB_Wait_19 => '0',
      LMB_Wait_2 => '0',
      LMB_Wait_20 => '0',
      LMB_Wait_21 => '0',
      LMB_Wait_22 => '0',
      LMB_Wait_23 => '0',
      LMB_Wait_24 => '0',
      LMB_Wait_25 => '0',
      LMB_Wait_26 => '0',
      LMB_Wait_27 => '0',
      LMB_Wait_28 => '0',
      LMB_Wait_29 => '0',
      LMB_Wait_3 => '0',
      LMB_Wait_30 => '0',
      LMB_Wait_31 => '0',
      LMB_Wait_4 => '0',
      LMB_Wait_5 => '0',
      LMB_Wait_6 => '0',
      LMB_Wait_7 => '0',
      LMB_Wait_8 => '0',
      LMB_Wait_9 => '0',
      LMB_Write_Strobe_0 => NLW_U0_LMB_Write_Strobe_0_UNCONNECTED,
      LMB_Write_Strobe_1 => NLW_U0_LMB_Write_Strobe_1_UNCONNECTED,
      LMB_Write_Strobe_10 => NLW_U0_LMB_Write_Strobe_10_UNCONNECTED,
      LMB_Write_Strobe_11 => NLW_U0_LMB_Write_Strobe_11_UNCONNECTED,
      LMB_Write_Strobe_12 => NLW_U0_LMB_Write_Strobe_12_UNCONNECTED,
      LMB_Write_Strobe_13 => NLW_U0_LMB_Write_Strobe_13_UNCONNECTED,
      LMB_Write_Strobe_14 => NLW_U0_LMB_Write_Strobe_14_UNCONNECTED,
      LMB_Write_Strobe_15 => NLW_U0_LMB_Write_Strobe_15_UNCONNECTED,
      LMB_Write_Strobe_16 => NLW_U0_LMB_Write_Strobe_16_UNCONNECTED,
      LMB_Write_Strobe_17 => NLW_U0_LMB_Write_Strobe_17_UNCONNECTED,
      LMB_Write_Strobe_18 => NLW_U0_LMB_Write_Strobe_18_UNCONNECTED,
      LMB_Write_Strobe_19 => NLW_U0_LMB_Write_Strobe_19_UNCONNECTED,
      LMB_Write_Strobe_2 => NLW_U0_LMB_Write_Strobe_2_UNCONNECTED,
      LMB_Write_Strobe_20 => NLW_U0_LMB_Write_Strobe_20_UNCONNECTED,
      LMB_Write_Strobe_21 => NLW_U0_LMB_Write_Strobe_21_UNCONNECTED,
      LMB_Write_Strobe_22 => NLW_U0_LMB_Write_Strobe_22_UNCONNECTED,
      LMB_Write_Strobe_23 => NLW_U0_LMB_Write_Strobe_23_UNCONNECTED,
      LMB_Write_Strobe_24 => NLW_U0_LMB_Write_Strobe_24_UNCONNECTED,
      LMB_Write_Strobe_25 => NLW_U0_LMB_Write_Strobe_25_UNCONNECTED,
      LMB_Write_Strobe_26 => NLW_U0_LMB_Write_Strobe_26_UNCONNECTED,
      LMB_Write_Strobe_27 => NLW_U0_LMB_Write_Strobe_27_UNCONNECTED,
      LMB_Write_Strobe_28 => NLW_U0_LMB_Write_Strobe_28_UNCONNECTED,
      LMB_Write_Strobe_29 => NLW_U0_LMB_Write_Strobe_29_UNCONNECTED,
      LMB_Write_Strobe_3 => NLW_U0_LMB_Write_Strobe_3_UNCONNECTED,
      LMB_Write_Strobe_30 => NLW_U0_LMB_Write_Strobe_30_UNCONNECTED,
      LMB_Write_Strobe_31 => NLW_U0_LMB_Write_Strobe_31_UNCONNECTED,
      LMB_Write_Strobe_4 => NLW_U0_LMB_Write_Strobe_4_UNCONNECTED,
      LMB_Write_Strobe_5 => NLW_U0_LMB_Write_Strobe_5_UNCONNECTED,
      LMB_Write_Strobe_6 => NLW_U0_LMB_Write_Strobe_6_UNCONNECTED,
      LMB_Write_Strobe_7 => NLW_U0_LMB_Write_Strobe_7_UNCONNECTED,
      LMB_Write_Strobe_8 => NLW_U0_LMB_Write_Strobe_8_UNCONNECTED,
      LMB_Write_Strobe_9 => NLW_U0_LMB_Write_Strobe_9_UNCONNECTED,
      M_AXIS_ACLK => '0',
      M_AXIS_ARESETN => '0',
      M_AXIS_TDATA(31 downto 0) => NLW_U0_M_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M_AXIS_TID(6 downto 0) => NLW_U0_M_AXIS_TID_UNCONNECTED(6 downto 0),
      M_AXIS_TREADY => '1',
      M_AXIS_TVALID => NLW_U0_M_AXIS_TVALID_UNCONNECTED,
      M_AXI_ACLK => '0',
      M_AXI_ARADDR(31 downto 0) => NLW_U0_M_AXI_ARADDR_UNCONNECTED(31 downto 0),
      M_AXI_ARBURST(1 downto 0) => NLW_U0_M_AXI_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_ARCACHE(3 downto 0) => NLW_U0_M_AXI_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_ARESETN => '0',
      M_AXI_ARID(0) => NLW_U0_M_AXI_ARID_UNCONNECTED(0),
      M_AXI_ARLEN(7 downto 0) => NLW_U0_M_AXI_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_ARLOCK => NLW_U0_M_AXI_ARLOCK_UNCONNECTED,
      M_AXI_ARPROT(2 downto 0) => NLW_U0_M_AXI_ARPROT_UNCONNECTED(2 downto 0),
      M_AXI_ARQOS(3 downto 0) => NLW_U0_M_AXI_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_ARREADY => '0',
      M_AXI_ARSIZE(2 downto 0) => NLW_U0_M_AXI_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_ARVALID => NLW_U0_M_AXI_ARVALID_UNCONNECTED,
      M_AXI_AWADDR(31 downto 0) => NLW_U0_M_AXI_AWADDR_UNCONNECTED(31 downto 0),
      M_AXI_AWBURST(1 downto 0) => NLW_U0_M_AXI_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_AWCACHE(3 downto 0) => NLW_U0_M_AXI_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_AWID(0) => NLW_U0_M_AXI_AWID_UNCONNECTED(0),
      M_AXI_AWLEN(7 downto 0) => NLW_U0_M_AXI_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_AWLOCK => NLW_U0_M_AXI_AWLOCK_UNCONNECTED,
      M_AXI_AWPROT(2 downto 0) => NLW_U0_M_AXI_AWPROT_UNCONNECTED(2 downto 0),
      M_AXI_AWQOS(3 downto 0) => NLW_U0_M_AXI_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_AWREADY => '0',
      M_AXI_AWSIZE(2 downto 0) => NLW_U0_M_AXI_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_AWVALID => NLW_U0_M_AXI_AWVALID_UNCONNECTED,
      M_AXI_BID(0) => '0',
      M_AXI_BREADY => NLW_U0_M_AXI_BREADY_UNCONNECTED,
      M_AXI_BRESP(1 downto 0) => B"00",
      M_AXI_BVALID => '0',
      M_AXI_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_RID(0) => '0',
      M_AXI_RLAST => '0',
      M_AXI_RREADY => NLW_U0_M_AXI_RREADY_UNCONNECTED,
      M_AXI_RRESP(1 downto 0) => B"00",
      M_AXI_RVALID => '0',
      M_AXI_WDATA(31 downto 0) => NLW_U0_M_AXI_WDATA_UNCONNECTED(31 downto 0),
      M_AXI_WLAST => NLW_U0_M_AXI_WLAST_UNCONNECTED,
      M_AXI_WREADY => '0',
      M_AXI_WSTRB(3 downto 0) => NLW_U0_M_AXI_WSTRB_UNCONNECTED(3 downto 0),
      M_AXI_WVALID => NLW_U0_M_AXI_WVALID_UNCONNECTED,
      S_AXI_ACLK => '0',
      S_AXI_ARADDR(3 downto 0) => B"0000",
      S_AXI_ARESETN => '0',
      S_AXI_ARREADY => NLW_U0_S_AXI_ARREADY_UNCONNECTED,
      S_AXI_ARVALID => '0',
      S_AXI_AWADDR(3 downto 0) => B"0000",
      S_AXI_AWREADY => NLW_U0_S_AXI_AWREADY_UNCONNECTED,
      S_AXI_AWVALID => '0',
      S_AXI_BREADY => '0',
      S_AXI_BRESP(1 downto 0) => NLW_U0_S_AXI_BRESP_UNCONNECTED(1 downto 0),
      S_AXI_BVALID => NLW_U0_S_AXI_BVALID_UNCONNECTED,
      S_AXI_RDATA(31 downto 0) => NLW_U0_S_AXI_RDATA_UNCONNECTED(31 downto 0),
      S_AXI_RREADY => '0',
      S_AXI_RRESP(1 downto 0) => NLW_U0_S_AXI_RRESP_UNCONNECTED(1 downto 0),
      S_AXI_RVALID => NLW_U0_S_AXI_RVALID_UNCONNECTED,
      S_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S_AXI_WREADY => NLW_U0_S_AXI_WREADY_UNCONNECTED,
      S_AXI_WSTRB(3 downto 0) => B"0000",
      S_AXI_WVALID => '0',
      Scan_En => '0',
      Scan_Reset => '0',
      Scan_Reset_Sel => '0',
      TRACE_CLK => '0',
      TRACE_CLK_OUT => NLW_U0_TRACE_CLK_OUT_UNCONNECTED,
      TRACE_CTL => NLW_U0_TRACE_CTL_UNCONNECTED,
      TRACE_DATA(31 downto 0) => NLW_U0_TRACE_DATA_UNCONNECTED(31 downto 0),
      Trig_Ack_In_0 => NLW_U0_Trig_Ack_In_0_UNCONNECTED,
      Trig_Ack_In_1 => NLW_U0_Trig_Ack_In_1_UNCONNECTED,
      Trig_Ack_In_2 => NLW_U0_Trig_Ack_In_2_UNCONNECTED,
      Trig_Ack_In_3 => NLW_U0_Trig_Ack_In_3_UNCONNECTED,
      Trig_Ack_Out_0 => '0',
      Trig_Ack_Out_1 => '0',
      Trig_Ack_Out_2 => '0',
      Trig_Ack_Out_3 => '0',
      Trig_In_0 => '0',
      Trig_In_1 => '0',
      Trig_In_2 => '0',
      Trig_In_3 => '0',
      Trig_Out_0 => NLW_U0_Trig_Out_0_UNCONNECTED,
      Trig_Out_1 => NLW_U0_Trig_Out_1_UNCONNECTED,
      Trig_Out_2 => NLW_U0_Trig_Out_2_UNCONNECTED,
      Trig_Out_3 => NLW_U0_Trig_Out_3_UNCONNECTED,
      bscan_ext_bscanid_en => '0',
      bscan_ext_capture => '0',
      bscan_ext_drck => '0',
      bscan_ext_reset => '0',
      bscan_ext_sel => '0',
      bscan_ext_shift => '0',
      bscan_ext_tck => '0',
      bscan_ext_tdi => '0',
      bscan_ext_tdo => NLW_U0_bscan_ext_tdo_UNCONNECTED,
      bscan_ext_tms => '0',
      bscan_ext_update => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Area is
  port (
    D : out STD_LOGIC_VECTOR ( 251 downto 0 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    Sleep : out STD_LOGIC;
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    Hibernate : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_TDO : out STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_block_reg\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    DReady : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Pause : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Capture : in STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    Status_Reg_En : in STD_LOGIC;
    Dbg_TDO_INST_0_i_2 : in STD_LOGIC;
    Dbg_TDO_INST_0 : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TDO_INST_0_i_1 : in STD_LOGIC;
    Dbg_Shift : in STD_LOGIC;
    IReady : in STD_LOGIC;
    wakeup_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Dbg_TDI : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Area;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Area is
  signal Byte_Doublet_Handle_I_n_31 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 251 downto 0 );
  signal Data_Flow_I_n_164 : STD_LOGIC;
  signal Data_Flow_I_n_165 : STD_LOGIC;
  signal Data_Flow_I_n_166 : STD_LOGIC;
  signal Data_Flow_I_n_167 : STD_LOGIC;
  signal Data_Flow_I_n_168 : STD_LOGIC;
  signal Data_Flow_I_n_169 : STD_LOGIC;
  signal Data_Flow_I_n_170 : STD_LOGIC;
  signal Data_Flow_I_n_171 : STD_LOGIC;
  signal Data_Flow_I_n_172 : STD_LOGIC;
  signal Data_Flow_I_n_173 : STD_LOGIC;
  signal Data_Flow_I_n_174 : STD_LOGIC;
  signal Data_Flow_I_n_175 : STD_LOGIC;
  signal Data_Flow_I_n_176 : STD_LOGIC;
  signal Data_Flow_I_n_177 : STD_LOGIC;
  signal Data_Flow_I_n_178 : STD_LOGIC;
  signal Data_Flow_I_n_35 : STD_LOGIC;
  signal Data_Flow_I_n_36 : STD_LOGIC;
  signal Data_Flow_I_n_38 : STD_LOGIC;
  signal Data_Flow_I_n_54 : STD_LOGIC;
  signal Data_Flow_I_n_55 : STD_LOGIC;
  signal Data_Flow_I_n_56 : STD_LOGIC;
  signal Data_Flow_I_n_60 : STD_LOGIC;
  signal Data_Flow_I_n_61 : STD_LOGIC;
  signal Decode_I_n_120 : STD_LOGIC;
  signal Decode_I_n_125 : STD_LOGIC;
  signal Decode_I_n_126 : STD_LOGIC;
  signal Decode_I_n_127 : STD_LOGIC;
  signal Decode_I_n_129 : STD_LOGIC;
  signal Decode_I_n_130 : STD_LOGIC;
  signal Decode_I_n_131 : STD_LOGIC;
  signal Decode_I_n_132 : STD_LOGIC;
  signal Decode_I_n_133 : STD_LOGIC;
  signal Decode_I_n_134 : STD_LOGIC;
  signal Decode_I_n_135 : STD_LOGIC;
  signal Decode_I_n_136 : STD_LOGIC;
  signal Decode_I_n_137 : STD_LOGIC;
  signal Decode_I_n_138 : STD_LOGIC;
  signal Decode_I_n_139 : STD_LOGIC;
  signal Decode_I_n_140 : STD_LOGIC;
  signal Decode_I_n_141 : STD_LOGIC;
  signal Decode_I_n_142 : STD_LOGIC;
  signal Decode_I_n_143 : STD_LOGIC;
  signal Decode_I_n_144 : STD_LOGIC;
  signal Decode_I_n_145 : STD_LOGIC;
  signal Decode_I_n_146 : STD_LOGIC;
  signal Decode_I_n_147 : STD_LOGIC;
  signal Decode_I_n_148 : STD_LOGIC;
  signal Decode_I_n_25 : STD_LOGIC;
  signal Decode_I_n_56 : STD_LOGIC;
  signal Decode_I_n_57 : STD_LOGIC;
  signal Decode_I_n_58 : STD_LOGIC;
  signal Decode_I_n_59 : STD_LOGIC;
  signal Decode_I_n_60 : STD_LOGIC;
  signal Decode_I_n_61 : STD_LOGIC;
  signal Decode_I_n_72 : STD_LOGIC;
  signal Decode_I_n_73 : STD_LOGIC;
  signal Decode_I_n_75 : STD_LOGIC;
  signal Decode_I_n_80 : STD_LOGIC;
  signal Decode_I_n_81 : STD_LOGIC;
  signal Decode_I_n_82 : STD_LOGIC;
  signal IReady0_out : STD_LOGIC;
  signal \Implement_Debug_Logic.Master_Core.Debug_Area_n_43\ : STD_LOGIC;
  signal \Implement_Debug_Logic.Master_Core.Debug_Area_n_55\ : STD_LOGIC;
  signal \Implement_Debug_Logic.Master_Core.Debug_Area_n_57\ : STD_LOGIC;
  signal \Implement_Debug_Logic.Master_Core.Debug_Area_n_58\ : STD_LOGIC;
  signal \^lockstep_master_out\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \MSR_Reg_I/MSR_Rst\ : STD_LOGIC;
  signal \MSR_Reg_I/New_Value\ : STD_LOGIC;
  signal MTSMSR_Write : STD_LOGIC;
  signal O : STD_LOGIC;
  signal Op1_Low : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \Operand_Select_I/Imm_Reg\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[10].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[11].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[12].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[13].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[14].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[19].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[1].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[20].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[21].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[9].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal PC_EX_i : STD_LOGIC_VECTOR ( 15 to 29 );
  signal PC_OF : STD_LOGIC_VECTOR ( 15 to 29 );
  signal S66_out : STD_LOGIC;
  signal \Shift_Logic_Module_I/Shifted\ : STD_LOGIC;
  signal Sleep_Decode : STD_LOGIC;
  signal Sleep_Out : STD_LOGIC;
  signal Unsigned_Op : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal alu_Carry_32 : STD_LOGIC;
  signal alu_Op : STD_LOGIC_VECTOR ( 0 to 1 );
  signal branch_with_delay : STD_LOGIC;
  signal buffer_Addr : STD_LOGIC_VECTOR ( 1 to 3 );
  signal carry_In : STD_LOGIC;
  signal compare_Instr : STD_LOGIC;
  signal dbg_brki_hit : STD_LOGIC;
  signal dbg_brki_hit0 : STD_LOGIC;
  signal dbg_clean_stop : STD_LOGIC;
  signal dbg_pause : STD_LOGIC;
  signal delay_slot_instr : STD_LOGIC;
  signal ex_Result : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ex_Valid_1st_cycle : STD_LOGIC;
  signal extend_Data_Read : STD_LOGIC_VECTOR ( 16 to 31 );
  signal force_stop_cmd_hold : STD_LOGIC;
  signal force_stop_cmd_hold0 : STD_LOGIC;
  signal force_stop_cmd_i : STD_LOGIC;
  signal has_inhibit_EX : STD_LOGIC;
  signal imm_Instr : STD_LOGIC;
  signal imm_Value : STD_LOGIC_VECTOR ( 0 to 15 );
  signal inHibit_EX : STD_LOGIC;
  signal instr_ex : STD_LOGIC_VECTOR ( 6 to 7 );
  signal isbyte : STD_LOGIC;
  signal isdoublet : STD_LOGIC;
  signal jump : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal mem_Strobe : STD_LOGIC;
  signal msr_I : STD_LOGIC_VECTOR ( 28 to 30 );
  signal mux_Instr_Read : STD_LOGIC_VECTOR ( 0 to 31 );
  signal no_sleeping : STD_LOGIC;
  signal of_PipeRun : STD_LOGIC;
  signal ok_To_Stop : STD_LOGIC;
  signal opsel1_SPR : STD_LOGIC;
  signal pc_Incr : STD_LOGIC;
  signal pc_Write : STD_LOGIC;
  signal raw_Data_Write : STD_LOGIC_VECTOR ( 0 to 23 );
  signal read_register_MSR_1 : STD_LOGIC;
  signal reg1_Addr : STD_LOGIC_VECTOR ( 0 to 4 );
  signal reg2_Data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal reg_Test_Equal : STD_LOGIC;
  signal reg_Test_Equal_N : STD_LOGIC;
  signal reg_Write_I : STD_LOGIC;
  signal reg_Write_dbg : STD_LOGIC;
  signal \^reg_write_i\ : STD_LOGIC;
  signal reg_zero : STD_LOGIC;
  signal register_write : STD_LOGIC;
  signal res_Forward1 : STD_LOGIC;
  signal select_Logic : STD_LOGIC;
  signal sext16 : STD_LOGIC;
  signal sext8 : STD_LOGIC;
  signal sign_Extend : STD_LOGIC;
  signal trace_reg_write_novalid : STD_LOGIC;
  signal use_Imm_Reg : STD_LOGIC;
  signal valid_Fetch : STD_LOGIC;
  signal write_Addr : STD_LOGIC_VECTOR ( 2 to 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__10\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__11\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__12\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__13\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__7\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__8\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__9\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2\ : label is "soft_lutpair66";
begin
  D(251 downto 0) <= \^d\(251 downto 0);
  LOCKSTEP_Master_Out(37 downto 0) <= \^lockstep_master_out\(37 downto 0);
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
Byte_Doublet_Handle_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Byte_Doublet_Handle
     port map (
      D(29 downto 4) => \^d\(203 downto 178),
      D(3 downto 0) => \^d\(166 downto 163),
      EX_Op2 => Data_Flow_I_n_35,
      O => O,
      Op1_Low(1) => Op1_Low(1),
      Op1_Low(0) => Op1_Low(2),
      byte_i_reg => Byte_Doublet_Handle_I_n_31,
      isbyte => isbyte,
      isdoublet => isdoublet,
      \trace_data_address_i_reg[31]\ => Data_Flow_I_n_36,
      \trace_data_write_value_i_reg[8]\(0 to 23) => raw_Data_Write(0 to 23),
      \trace_data_write_value_i_reg[8]\(24) => \^d\(177),
      \trace_data_write_value_i_reg[8]\(25) => \^d\(176),
      \trace_data_write_value_i_reg[8]\(26) => \^d\(175),
      \trace_data_write_value_i_reg[8]\(27) => \^d\(174),
      \trace_data_write_value_i_reg[8]\(28) => \^d\(173),
      \trace_data_write_value_i_reg[8]\(29) => \^d\(172),
      \trace_data_write_value_i_reg[8]\(30) => \^d\(171),
      \trace_data_write_value_i_reg[8]\(31) => \^d\(170)
    );
Data_Flow_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow
     port map (
      Address(14) => PC_OF(15),
      Address(13) => PC_OF(16),
      Address(12) => PC_OF(17),
      Address(11) => PC_OF(18),
      Address(10) => PC_OF(19),
      Address(9) => PC_OF(20),
      Address(8) => PC_OF(21),
      Address(7) => PC_OF(22),
      Address(6) => PC_OF(23),
      Address(5) => PC_OF(24),
      Address(4) => PC_OF(25),
      Address(3) => PC_OF(26),
      Address(2) => PC_OF(27),
      Address(1) => PC_OF(28),
      Address(0) => PC_OF(29),
      Buffer_Addr(2) => buffer_Addr(1),
      Buffer_Addr(1) => buffer_Addr(2),
      Buffer_Addr(0) => buffer_Addr(3),
      Clk => Clk,
      D(2) => msr_I(28),
      D(1) => msr_I(29),
      D(0) => msr_I(30),
      DI => pc_Incr,
      D_0 => \Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/D\,
      D_1 => \Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/D\,
      D_10 => \Operand_Select_I/OpSelect_Bits[21].Operand_Select_Bit_I/D\,
      D_11 => \Operand_Select_I/OpSelect_Bits[20].Operand_Select_Bit_I/D\,
      D_12 => \Operand_Select_I/OpSelect_Bits[19].Operand_Select_Bit_I/D\,
      D_13 => \Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/D\,
      D_14 => \Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/D\,
      D_15 => \Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/D\,
      D_16 => \Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/D\,
      D_17 => \Operand_Select_I/OpSelect_Bits[14].Operand_Select_Bit_I/D\,
      D_18 => \Operand_Select_I/OpSelect_Bits[13].Operand_Select_Bit_I/D\,
      D_19 => \Operand_Select_I/OpSelect_Bits[12].Operand_Select_Bit_I/D\,
      D_2 => \Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/D\,
      D_20 => \Operand_Select_I/OpSelect_Bits[11].Operand_Select_Bit_I/D\,
      D_21 => \Operand_Select_I/OpSelect_Bits[10].Operand_Select_Bit_I/D\,
      D_22 => \Operand_Select_I/OpSelect_Bits[9].Operand_Select_Bit_I/D\,
      D_23 => \Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/D\,
      D_24 => \Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/D\,
      D_25 => \Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/D\,
      D_26 => \Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/D\,
      D_27 => \Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/D\,
      D_28 => \Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/D\,
      D_29 => \Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/D\,
      D_3 => \Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/D\,
      D_30 => \Operand_Select_I/OpSelect_Bits[1].Operand_Select_Bit_I/D\,
      D_31 => \Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/D\,
      D_4 => \Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/D\,
      D_5 => \Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/D\,
      D_6 => \Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/D\,
      D_7 => \Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/D\,
      D_8 => \Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/D\,
      D_9 => \Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/D\,
      Data_Read(15) => Data_Read(0),
      Data_Read(14) => Data_Read(1),
      Data_Read(13) => Data_Read(2),
      Data_Read(12) => Data_Read(3),
      Data_Read(11) => Data_Read(4),
      Data_Read(10) => Data_Read(5),
      Data_Read(9) => Data_Read(6),
      Data_Read(8) => Data_Read(7),
      Data_Read(7) => Data_Read(8),
      Data_Read(6) => Data_Read(9),
      Data_Read(5) => Data_Read(10),
      Data_Read(4) => Data_Read(11),
      Data_Read(3) => Data_Read(12),
      Data_Read(2) => Data_Read(13),
      Data_Read(1) => Data_Read(14),
      Data_Read(0) => Data_Read(15),
      Data_Read_Mask => Decode_I_n_126,
      Data_Write(23) => raw_Data_Write(0),
      Data_Write(22) => raw_Data_Write(1),
      Data_Write(21) => raw_Data_Write(2),
      Data_Write(20) => raw_Data_Write(3),
      Data_Write(19) => raw_Data_Write(4),
      Data_Write(18) => raw_Data_Write(5),
      Data_Write(17) => raw_Data_Write(6),
      Data_Write(16) => raw_Data_Write(7),
      Data_Write(15) => raw_Data_Write(8),
      Data_Write(14) => raw_Data_Write(9),
      Data_Write(13) => raw_Data_Write(10),
      Data_Write(12) => raw_Data_Write(11),
      Data_Write(11) => raw_Data_Write(12),
      Data_Write(10) => raw_Data_Write(13),
      Data_Write(9) => raw_Data_Write(14),
      Data_Write(8) => raw_Data_Write(15),
      Data_Write(7) => raw_Data_Write(16),
      Data_Write(6) => raw_Data_Write(17),
      Data_Write(5) => raw_Data_Write(18),
      Data_Write(4) => raw_Data_Write(19),
      Data_Write(3) => raw_Data_Write(20),
      Data_Write(2) => raw_Data_Write(21),
      Data_Write(1) => raw_Data_Write(22),
      Data_Write(0) => raw_Data_Write(23),
      E(0) => imm_Instr,
      EX_Op2 => Data_Flow_I_n_35,
      IReady => valid_Fetch,
      LO => alu_Carry_32,
      Logic_Oper(0) => Decode_I_n_56,
      Logic_Oper(1) => Decode_I_n_57,
      MSR_Rst => \MSR_Reg_I/MSR_Rst\,
      MTSMSR_Write => MTSMSR_Write,
      Op1_Low(0 to 2) => Op1_Low(0 to 2),
      Op1_Shift => \MSR_Reg_I/New_Value\,
      PC_EX_i(14) => PC_EX_i(15),
      PC_EX_i(13) => PC_EX_i(16),
      PC_EX_i(12) => PC_EX_i(17),
      PC_EX_i(11) => PC_EX_i(18),
      PC_EX_i(10) => PC_EX_i(19),
      PC_EX_i(9) => PC_EX_i(20),
      PC_EX_i(8) => PC_EX_i(21),
      PC_EX_i(7) => PC_EX_i(22),
      PC_EX_i(6) => PC_EX_i(23),
      PC_EX_i(5) => PC_EX_i(24),
      PC_EX_i(4) => PC_EX_i(25),
      PC_EX_i(3) => PC_EX_i(26),
      PC_EX_i(2) => PC_EX_i(27),
      PC_EX_i(1) => PC_EX_i(28),
      PC_EX_i(0) => PC_EX_i(29),
      PC_Write => pc_Write,
      Q(15) => Data_Flow_I_n_164,
      Q(14) => Data_Flow_I_n_165,
      Q(13) => Data_Flow_I_n_166,
      Q(12) => Data_Flow_I_n_167,
      Q(11) => Data_Flow_I_n_168,
      Q(10) => Data_Flow_I_n_169,
      Q(9) => Data_Flow_I_n_170,
      Q(8) => Data_Flow_I_n_171,
      Q(7) => Data_Flow_I_n_172,
      Q(6) => Data_Flow_I_n_173,
      Q(5) => Data_Flow_I_n_174,
      Q(4) => Data_Flow_I_n_175,
      Q(3) => Data_Flow_I_n_176,
      Q(2) => Data_Flow_I_n_177,
      Q(1) => Data_Flow_I_n_178,
      Q(0) => \Operand_Select_I/Imm_Reg\,
      Reg2_Data(0 to 31) => reg2_Data(0 to 31),
      Reg_Test_Equal => reg_Test_Equal,
      Reg_Write => \^reg_write_i\,
      Reg_zero => reg_zero,
      Result_Sel(0) => Decode_I_n_60,
      Result_Sel(1) => Decode_I_n_61,
      Select_Logic => select_Logic,
      Shift_Oper => sign_Extend,
      Shifted => \Shift_Logic_Module_I/Shifted\,
      Unsigned_Op => Unsigned_Op,
      \Using_FPGA.Native\ => Data_Flow_I_n_36,
      \Using_FPGA.Native_0\ => Data_Flow_I_n_38,
      \Using_FPGA.Native_1\ => Data_Flow_I_n_54,
      \Using_FPGA.Native_10\ => \^using_fpga.native_0\,
      \Using_FPGA.Native_11\ => Decode_I_n_125,
      \Using_FPGA.Native_12\ => Decode_I_n_127,
      \Using_FPGA.Native_2\ => Data_Flow_I_n_55,
      \Using_FPGA.Native_3\ => Data_Flow_I_n_56,
      \Using_FPGA.Native_4\(1) => Data_Flow_I_n_60,
      \Using_FPGA.Native_4\(0) => Data_Flow_I_n_61,
      \Using_FPGA.Native_5\(84 downto 40) => \^d\(248 downto 204),
      \Using_FPGA.Native_5\(39 downto 32) => \^d\(177 downto 170),
      \Using_FPGA.Native_5\(31 downto 0) => \^d\(105 downto 74),
      \Using_FPGA.Native_6\ => Decode_I_n_72,
      \Using_FPGA.Native_7\ => Decode_I_n_120,
      \Using_FPGA.Native_8\ => Decode_I_n_73,
      \Using_FPGA.Native_9\ => Decode_I_n_82,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      carry_In => carry_In,
      compare_Instr => compare_Instr,
      \data_rd_reg_reg[29]\ => \^lockstep_master_out\(34),
      ex_Result(0 to 31) => ex_Result(0 to 31),
      extend_Data_Read(15) => extend_Data_Read(16),
      extend_Data_Read(14) => extend_Data_Read(17),
      extend_Data_Read(13) => extend_Data_Read(18),
      extend_Data_Read(12) => extend_Data_Read(19),
      extend_Data_Read(11) => extend_Data_Read(20),
      extend_Data_Read(10) => extend_Data_Read(21),
      extend_Data_Read(9) => extend_Data_Read(22),
      extend_Data_Read(8) => extend_Data_Read(23),
      extend_Data_Read(7) => extend_Data_Read(24),
      extend_Data_Read(6) => extend_Data_Read(25),
      extend_Data_Read(5) => extend_Data_Read(26),
      extend_Data_Read(4) => extend_Data_Read(27),
      extend_Data_Read(3) => extend_Data_Read(28),
      extend_Data_Read(2) => extend_Data_Read(29),
      extend_Data_Read(1) => extend_Data_Read(30),
      extend_Data_Read(0) => extend_Data_Read(31),
      imm_Value(0 to 15) => imm_Value(0 to 15),
      instr_ex(1) => instr_ex(6),
      instr_ex(0) => instr_ex(7),
      jump => jump,
      lopt => lopt,
      lopt_1 => Op1_Low(2),
      lopt_2 => lopt_1,
      lopt_3 => lopt_2,
      lopt_4 => lopt_3,
      lopt_5 => lopt_4,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7,
      of_PipeRun => of_PipeRun,
      opsel1_SPR => opsel1_SPR,
      read_register_MSR_1 => read_register_MSR_1,
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg_Test_Equal_N => reg_Test_Equal_N,
      register_write => register_write,
      res_Forward1 => res_Forward1,
      sext16 => sext16,
      sext8 => sext8,
      sync_reset => sync_reset,
      write_Addr(2) => write_Addr(2),
      write_Addr(1) => write_Addr(3),
      write_Addr(0) => write_Addr(4)
    );
Decode_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Decode
     port map (
      Buffer_Addr(2) => buffer_Addr(1),
      Buffer_Addr(1) => buffer_Addr(2),
      Buffer_Addr(0) => buffer_Addr(3),
      Clk => Clk,
      D(6 downto 5) => \^d\(250 downto 249),
      D(4 downto 2) => \^d\(169 downto 167),
      D(1) => \^d\(130),
      D(0) => \^d\(114),
      DI => pc_Incr,
      DReady => DReady,
      D_0 => \Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/D\,
      D_1 => \Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/D\,
      D_10 => \Operand_Select_I/OpSelect_Bits[21].Operand_Select_Bit_I/D\,
      D_11 => \Operand_Select_I/OpSelect_Bits[20].Operand_Select_Bit_I/D\,
      D_12 => \Operand_Select_I/OpSelect_Bits[19].Operand_Select_Bit_I/D\,
      D_13 => \Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/D\,
      D_14 => \Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/D\,
      D_15 => \Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/D\,
      D_16 => \Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/D\,
      D_17 => \Operand_Select_I/OpSelect_Bits[14].Operand_Select_Bit_I/D\,
      D_18 => \Operand_Select_I/OpSelect_Bits[13].Operand_Select_Bit_I/D\,
      D_19 => \Operand_Select_I/OpSelect_Bits[12].Operand_Select_Bit_I/D\,
      D_2 => \Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/D\,
      D_20 => \Operand_Select_I/OpSelect_Bits[11].Operand_Select_Bit_I/D\,
      D_21 => \Operand_Select_I/OpSelect_Bits[10].Operand_Select_Bit_I/D\,
      D_22 => \Operand_Select_I/OpSelect_Bits[9].Operand_Select_Bit_I/D\,
      D_23 => \Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/D\,
      D_24 => \Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/D\,
      D_25 => \Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/D\,
      D_26 => \Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/D\,
      D_27 => \Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/D\,
      D_28 => \Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/D\,
      D_29 => \Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/D\,
      D_3 => \Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/D\,
      D_30 => \Operand_Select_I/OpSelect_Bits[1].Operand_Select_Bit_I/D\,
      D_31 => \Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/D\,
      D_4 => \Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/D\,
      D_5 => \Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/D\,
      D_6 => \Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/D\,
      D_7 => \Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/D\,
      D_8 => \Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/D\,
      D_9 => \Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/D\,
      Data_Read_Mask => Decode_I_n_126,
      E(0) => imm_Instr,
      Hibernate => Hibernate,
      IReady => valid_Fetch,
      IReady0_out => IReady0_out,
      LO => alu_Carry_32,
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(37),
      \LOCKSTEP_Master_Out[1]_INST_0_0\ => \Implement_Debug_Logic.Master_Core.Debug_Area_n_43\,
      Logic_Oper(0) => Decode_I_n_56,
      Logic_Oper(1) => Decode_I_n_57,
      MSR_Rst => \MSR_Reg_I/MSR_Rst\,
      MTSMSR_Write => MTSMSR_Write,
      Op1_Low(1) => Op1_Low(0),
      Op1_Low(0) => Op1_Low(2),
      Op1_Shift => \MSR_Reg_I/New_Value\,
      PC_Write => pc_Write,
      Pause => Pause,
      Pause_Ack => Pause_Ack,
      Q(0) => \Implement_Debug_Logic.Master_Core.Debug_Area_n_58\,
      Reg2_Data(0 to 31) => reg2_Data(0 to 31),
      Reg_Test_Equal => reg_Test_Equal,
      Reg_Write => \^reg_write_i\,
      Reg_zero => reg_zero,
      Result_Sel(0) => Decode_I_n_60,
      Result_Sel(1) => Decode_I_n_61,
      S66_out => S66_out,
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      Select_Logic => select_Logic,
      \Serial_Dbg_Intf.control_reg_reg[8]\ => Decode_I_n_80,
      Shift_Oper => sign_Extend,
      Shifted => \Shift_Logic_Module_I/Shifted\,
      Sleep_Decode => Sleep_Decode,
      Sleep_Out => Sleep_Out,
      Suspend => Suspend,
      Unsigned_Op => Unsigned_Op,
      \Use_Async_Reset.sync_reset_reg\ => Decode_I_n_120,
      \Using_FPGA.Native\ => Decode_I_n_73,
      \Using_FPGA.Native_0\ => Decode_I_n_75,
      \Using_FPGA.Native_1\ => Decode_I_n_81,
      \Using_FPGA.Native_10\(15) => Data_Flow_I_n_164,
      \Using_FPGA.Native_10\(14) => Data_Flow_I_n_165,
      \Using_FPGA.Native_10\(13) => Data_Flow_I_n_166,
      \Using_FPGA.Native_10\(12) => Data_Flow_I_n_167,
      \Using_FPGA.Native_10\(11) => Data_Flow_I_n_168,
      \Using_FPGA.Native_10\(10) => Data_Flow_I_n_169,
      \Using_FPGA.Native_10\(9) => Data_Flow_I_n_170,
      \Using_FPGA.Native_10\(8) => Data_Flow_I_n_171,
      \Using_FPGA.Native_10\(7) => Data_Flow_I_n_172,
      \Using_FPGA.Native_10\(6) => Data_Flow_I_n_173,
      \Using_FPGA.Native_10\(5) => Data_Flow_I_n_174,
      \Using_FPGA.Native_10\(4) => Data_Flow_I_n_175,
      \Using_FPGA.Native_10\(3) => Data_Flow_I_n_176,
      \Using_FPGA.Native_10\(2) => Data_Flow_I_n_177,
      \Using_FPGA.Native_10\(1) => Data_Flow_I_n_178,
      \Using_FPGA.Native_10\(0) => \Operand_Select_I/Imm_Reg\,
      \Using_FPGA.Native_11\ => Data_Flow_I_n_55,
      \Using_FPGA.Native_2\ => Decode_I_n_82,
      \Using_FPGA.Native_3\ => Decode_I_n_125,
      \Using_FPGA.Native_4\ => Decode_I_n_127,
      \Using_FPGA.Native_5\ => Data_Flow_I_n_56,
      \Using_FPGA.Native_6\ => \^using_fpga.native_0\,
      \Using_FPGA.Native_7\(1) => msr_I(28),
      \Using_FPGA.Native_7\(0) => msr_I(29),
      \Using_FPGA.Native_8\ => Data_Flow_I_n_38,
      \Using_FPGA.Native_9\ => Data_Flow_I_n_54,
      \Using_FPGA.set_BIP_I_reg_0\ => Decode_I_n_72,
      \Using_LWX_SWX_instr.reservation_reg_0\(0) => mem_Strobe,
      Y(0 to 31) => mux_Instr_Read(0 to 31),
      alu_Op(0 to 1) => alu_Op(0 to 1),
      branch_with_delay => branch_with_delay,
      carry_In => carry_In,
      compare_Instr => compare_Instr,
      dbg_brki_hit => dbg_brki_hit,
      dbg_brki_hit0 => dbg_brki_hit0,
      dbg_clean_stop => dbg_clean_stop,
      dbg_pause => dbg_pause,
      delay_slot_instr_reg => \^lockstep_master_out\(34),
      ex_Result(0 to 31) => ex_Result(0 to 31),
      ex_Valid_1st_cycle => ex_Valid_1st_cycle,
      force_stop_cmd_hold => force_stop_cmd_hold,
      force_stop_cmd_hold0 => force_stop_cmd_hold0,
      force_stop_cmd_i => force_stop_cmd_i,
      has_inhibit_EX => has_inhibit_EX,
      iFetch_In_Progress_reg_0 => \Implement_Debug_Logic.Master_Core.Debug_Area_n_57\,
      imm_Value(0 to 15) => imm_Value(0 to 15),
      inHibit_EX => inHibit_EX,
      inHibit_EX_reg_0 => \Implement_Debug_Logic.Master_Core.Debug_Area_n_55\,
      \instr_EX_i_reg[25]_0\ => Decode_I_n_58,
      \instr_EX_i_reg[26]_0\ => Decode_I_n_59,
      \instr_EX_i_reg[2]_0\(19) => Decode_I_n_129,
      \instr_EX_i_reg[2]_0\(18) => Decode_I_n_130,
      \instr_EX_i_reg[2]_0\(17) => Decode_I_n_131,
      \instr_EX_i_reg[2]_0\(16) => Decode_I_n_132,
      \instr_EX_i_reg[2]_0\(15) => Decode_I_n_133,
      \instr_EX_i_reg[2]_0\(14) => Decode_I_n_134,
      \instr_EX_i_reg[2]_0\(13) => Decode_I_n_135,
      \instr_EX_i_reg[2]_0\(12) => Decode_I_n_136,
      \instr_EX_i_reg[2]_0\(11) => Decode_I_n_137,
      \instr_EX_i_reg[2]_0\(10) => Decode_I_n_138,
      \instr_EX_i_reg[2]_0\(9) => Decode_I_n_139,
      \instr_EX_i_reg[2]_0\(8) => Decode_I_n_140,
      \instr_EX_i_reg[2]_0\(7) => Decode_I_n_141,
      \instr_EX_i_reg[2]_0\(6) => Decode_I_n_142,
      \instr_EX_i_reg[2]_0\(5) => Decode_I_n_143,
      \instr_EX_i_reg[2]_0\(4) => Decode_I_n_144,
      \instr_EX_i_reg[2]_0\(3) => Decode_I_n_145,
      \instr_EX_i_reg[2]_0\(2) => Decode_I_n_146,
      \instr_EX_i_reg[2]_0\(1) => Decode_I_n_147,
      \instr_EX_i_reg[2]_0\(0) => Decode_I_n_148,
      instr_ex(1) => instr_ex(6),
      instr_ex(0) => instr_ex(7),
      isbyte => isbyte,
      isdoublet => isdoublet,
      jump => jump,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      missed_IFetch_reg_0 => IReady,
      missed_IFetch_reg_1 => \^lockstep_master_out\(35),
      no_sleeping => no_sleeping,
      nonvalid_IFetch_n_reg_0 => Decode_I_n_25,
      of_PipeRun => of_PipeRun,
      ok_To_Stop => ok_To_Stop,
      opsel1_SPR => opsel1_SPR,
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg_Test_Equal_N => reg_Test_Equal_N,
      reg_Write_I => reg_Write_I,
      reg_Write_dbg => reg_Write_dbg,
      res_Forward1 => res_Forward1,
      sext16 => sext16,
      sext8 => sext8,
      sync_reset => sync_reset,
      trace_reg_write_novalid => trace_reg_write_novalid,
      use_Imm_Reg => use_Imm_Reg,
      using_Imm_reg_0 => \^using_fpga.native\,
      wakeup_i(0 to 1) => wakeup_i(0 to 1),
      write_Addr(2) => write_Addr(2),
      write_Addr(1) => write_Addr(3),
      write_Addr(0) => write_Addr(4)
    );
\Implement_Debug_Logic.Master_Core.Debug_Area\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug
     port map (
      Address(14) => PC_OF(15),
      Address(13) => PC_OF(16),
      Address(12) => PC_OF(17),
      Address(11) => PC_OF(18),
      Address(10) => PC_OF(19),
      Address(9) => PC_OF(20),
      Address(8) => PC_OF(21),
      Address(7) => PC_OF(22),
      Address(6) => PC_OF(23),
      Address(5) => PC_OF(24),
      Address(4) => PC_OF(25),
      Address(3) => PC_OF(26),
      Address(2) => PC_OF(27),
      Address(1) => PC_OF(28),
      Address(0) => PC_OF(29),
      Clk => Clk,
      D(0) => \^d\(251),
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_Shift => Dbg_Shift,
      Dbg_Stop => Dbg_Stop,
      Dbg_TDI => Dbg_TDI,
      Dbg_TDO => Dbg_TDO,
      Dbg_TDO_INST_0 => Dbg_TDO_INST_0,
      Dbg_TDO_INST_0_i_1 => Dbg_TDO_INST_0_i_1,
      Dbg_TDO_INST_0_i_2_0 => Dbg_TDO_INST_0_i_2,
      Dbg_Trig_Ack_In(1 downto 0) => Dbg_Trig_Ack_In(1 downto 0),
      Dbg_Trig_Ack_Out(1 downto 0) => Dbg_Trig_Ack_Out(1 downto 0),
      Dbg_Trig_In(1 downto 0) => Dbg_Trig_In(1 downto 0),
      Dbg_Trig_Out(1 downto 0) => Dbg_Trig_Out(1 downto 0),
      Dbg_Update => Dbg_Update,
      IReady => IReady,
      IReady0_out => IReady0_out,
      LOCKSTEP_Master_Out(36 downto 0) => \^lockstep_master_out\(36 downto 0),
      PC_EX_i(12) => PC_EX_i(15),
      PC_EX_i(11) => PC_EX_i(16),
      PC_EX_i(10) => PC_EX_i(17),
      PC_EX_i(9) => PC_EX_i(18),
      PC_EX_i(8) => PC_EX_i(19),
      PC_EX_i(7) => PC_EX_i(20),
      PC_EX_i(6) => PC_EX_i(21),
      PC_EX_i(5) => PC_EX_i(22),
      PC_EX_i(4) => PC_EX_i(23),
      PC_EX_i(3) => PC_EX_i(24),
      PC_EX_i(2) => PC_EX_i(25),
      PC_EX_i(1) => PC_EX_i(26),
      PC_EX_i(0) => PC_EX_i(27),
      Pause => Pause,
      Q(0) => \Implement_Debug_Logic.Master_Core.Debug_Area_n_58\,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      S66_out => S66_out,
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Serial_Dbg_Intf.force_stop_cmd_i_reg_0\ => \Implement_Debug_Logic.Master_Core.Debug_Area_n_43\,
      \Serial_Dbg_Intf.if_debug_ready_i_reg_0\ => \Implement_Debug_Logic.Master_Core.Debug_Area_n_55\,
      \Serial_Dbg_Intf.status_reg_reg[22]_0\(0) => mem_Strobe,
      \Serial_Dbg_Intf.status_reg_reg[25]_0\(31) => \^d\(250),
      \Serial_Dbg_Intf.status_reg_reg[25]_0\(30) => \^d\(130),
      \Serial_Dbg_Intf.status_reg_reg[25]_0\(29 downto 2) => \^d\(105 downto 78),
      \Serial_Dbg_Intf.status_reg_reg[25]_0\(1 downto 0) => \^d\(75 downto 74),
      Sleep => Sleep,
      Sleep_Decode => Sleep_Decode,
      Sleep_Out => Sleep_Out,
      Status_Reg_En => Status_Reg_En,
      \Use_Async_Reset.sync_reset_reg\ => \Implement_Debug_Logic.Master_Core.Debug_Area_n_57\,
      \Use_Serial_Unified_Completion.completion_block_reg\ => \Use_Serial_Unified_Completion.completion_block_reg\,
      \Using_FPGA.Native\ => \^using_fpga.native\,
      \Using_FPGA.Native_0\ => \^using_fpga.native_0\,
      \Using_FPGA.Native_1\ => Decode_I_n_81,
      \Using_FPGA.Native_2\ => Decode_I_n_80,
      \Using_FPGA.Native_3\ => Decode_I_n_75,
      branch_with_delay => branch_with_delay,
      \data_rd_reg_reg[28]_0\(1) => Data_Flow_I_n_60,
      \data_rd_reg_reg[28]_0\(0) => Data_Flow_I_n_61,
      \data_rd_reg_reg[30]_0\(0) => msr_I(30),
      dbg_brki_hit => dbg_brki_hit,
      dbg_brki_hit0 => dbg_brki_hit0,
      dbg_clean_stop => dbg_clean_stop,
      dbg_pause => dbg_pause,
      delay_slot_instr_reg_0(0) => delay_slot_instr,
      delay_slot_instr_reg_1 => Decode_I_n_127,
      ex_Valid_1st_cycle => ex_Valid_1st_cycle,
      force_stop_cmd_hold => force_stop_cmd_hold,
      force_stop_cmd_hold0 => force_stop_cmd_hold0,
      force_stop_cmd_i => force_stop_cmd_i,
      has_inhibit_EX => has_inhibit_EX,
      inHibit_EX => inHibit_EX,
      inHibit_EX_reg => Decode_I_n_25,
      jump => jump,
      no_sleeping => no_sleeping,
      of_PipeRun => of_PipeRun,
      ok_To_Stop => ok_To_Stop,
      read_register_MSR_1 => read_register_MSR_1,
      reg_Write_dbg => reg_Write_dbg,
      register_write => register_write,
      sync_reset => sync_reset,
      use_Imm_Reg => use_Imm_Reg,
      wakeup_i(0 to 1) => wakeup_i(0 to 1)
    );
\Using_FPGA.Native_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => Data_Read(8),
      I1 => Data_Read(0),
      I2 => Data_Read(24),
      I3 => Byte_Doublet_Handle_I_n_31,
      I4 => O,
      I5 => Data_Read(16),
      O => extend_Data_Read(24)
    );
\Using_FPGA.Native_i_1__0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => Data_Read(9),
      I1 => Data_Read(1),
      I2 => Data_Read(25),
      I3 => Byte_Doublet_Handle_I_n_31,
      I4 => O,
      I5 => Data_Read(17),
      O => extend_Data_Read(25)
    );
\Using_FPGA.Native_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => Data_Read(10),
      I1 => Data_Read(2),
      I2 => Data_Read(26),
      I3 => Byte_Doublet_Handle_I_n_31,
      I4 => O,
      I5 => Data_Read(18),
      O => extend_Data_Read(26)
    );
\Using_FPGA.Native_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Data_Read(19),
      I1 => O,
      I2 => Data_Read(3),
      O => extend_Data_Read(19)
    );
\Using_FPGA.Native_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Data_Read(18),
      I1 => O,
      I2 => Data_Read(2),
      O => extend_Data_Read(18)
    );
\Using_FPGA.Native_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Data_Read(17),
      I1 => O,
      I2 => Data_Read(1),
      O => extend_Data_Read(17)
    );
\Using_FPGA.Native_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Data_Read(16),
      I1 => O,
      I2 => Data_Read(0),
      O => extend_Data_Read(16)
    );
\Using_FPGA.Native_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => Data_Read(11),
      I1 => Data_Read(3),
      I2 => Data_Read(27),
      I3 => Byte_Doublet_Handle_I_n_31,
      I4 => O,
      I5 => Data_Read(19),
      O => extend_Data_Read(27)
    );
\Using_FPGA.Native_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => Data_Read(12),
      I1 => Data_Read(4),
      I2 => Data_Read(28),
      I3 => Byte_Doublet_Handle_I_n_31,
      I4 => O,
      I5 => Data_Read(20),
      O => extend_Data_Read(28)
    );
\Using_FPGA.Native_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => Data_Read(13),
      I1 => Data_Read(5),
      I2 => Data_Read(29),
      I3 => Byte_Doublet_Handle_I_n_31,
      I4 => O,
      I5 => Data_Read(21),
      O => extend_Data_Read(29)
    );
\Using_FPGA.Native_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => Data_Read(14),
      I1 => Data_Read(6),
      I2 => Data_Read(30),
      I3 => Byte_Doublet_Handle_I_n_31,
      I4 => O,
      I5 => Data_Read(22),
      O => extend_Data_Read(30)
    );
\Using_FPGA.Native_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => Data_Read(15),
      I1 => Data_Read(7),
      I2 => Data_Read(31),
      I3 => Byte_Doublet_Handle_I_n_31,
      I4 => O,
      I5 => Data_Read(23),
      O => extend_Data_Read(31)
    );
\Using_FPGA.Native_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Data_Read(22),
      I1 => O,
      I2 => Data_Read(6),
      O => extend_Data_Read(22)
    );
\Using_FPGA.Native_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Data_Read(21),
      I1 => O,
      I2 => Data_Read(5),
      O => extend_Data_Read(21)
    );
\Using_FPGA.Native_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Data_Read(20),
      I1 => O,
      I2 => Data_Read(4),
      O => extend_Data_Read(20)
    );
\Using_FPGA.Native_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Data_Read(23),
      I1 => O,
      I2 => Data_Read(7),
      O => extend_Data_Read(23)
    );
instr_mux_I1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_instr_mux
     port map (
      Instr(0 to 31) => Instr(0 to 31),
      LOCKSTEP_Master_Out(32) => \^lockstep_master_out\(35),
      LOCKSTEP_Master_Out(31 downto 0) => \^lockstep_master_out\(31 downto 0),
      Y(0 to 31) => mux_Instr_Read(0 to 31)
    );
trace_data_access_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mem_Strobe,
      Q => \^d\(3),
      R => '0'
    );
\trace_data_address_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(233),
      Q => \^d\(71),
      R => '0'
    );
\trace_data_address_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(223),
      Q => \^d\(61),
      R => '0'
    );
\trace_data_address_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(222),
      Q => \^d\(60),
      R => '0'
    );
\trace_data_address_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(221),
      Q => \^d\(59),
      R => '0'
    );
\trace_data_address_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(220),
      Q => \^d\(58),
      R => '0'
    );
\trace_data_address_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(219),
      Q => \^d\(57),
      R => '0'
    );
\trace_data_address_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(218),
      Q => \^d\(56),
      R => '0'
    );
\trace_data_address_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(217),
      Q => \^d\(55),
      R => '0'
    );
\trace_data_address_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(216),
      Q => \^d\(54),
      R => '0'
    );
\trace_data_address_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(215),
      Q => \^d\(53),
      R => '0'
    );
\trace_data_address_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(214),
      Q => \^d\(52),
      R => '0'
    );
\trace_data_address_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(232),
      Q => \^d\(70),
      R => '0'
    );
\trace_data_address_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(213),
      Q => \^d\(51),
      R => '0'
    );
\trace_data_address_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(212),
      Q => \^d\(50),
      R => '0'
    );
\trace_data_address_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(211),
      Q => \^d\(49),
      R => '0'
    );
\trace_data_address_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(210),
      Q => \^d\(48),
      R => '0'
    );
\trace_data_address_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(209),
      Q => \^d\(47),
      R => '0'
    );
\trace_data_address_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(208),
      Q => \^d\(46),
      R => '0'
    );
\trace_data_address_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(207),
      Q => \^d\(45),
      R => '0'
    );
\trace_data_address_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(206),
      Q => \^d\(44),
      R => '0'
    );
\trace_data_address_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(205),
      Q => \^d\(43),
      R => '0'
    );
\trace_data_address_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(204),
      Q => \^d\(42),
      R => '0'
    );
\trace_data_address_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(231),
      Q => \^d\(69),
      R => '0'
    );
\trace_data_address_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(203),
      Q => \^d\(41),
      R => '0'
    );
\trace_data_address_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(202),
      Q => \^d\(40),
      R => '0'
    );
\trace_data_address_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(230),
      Q => \^d\(68),
      R => '0'
    );
\trace_data_address_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(229),
      Q => \^d\(67),
      R => '0'
    );
\trace_data_address_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(228),
      Q => \^d\(66),
      R => '0'
    );
\trace_data_address_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(227),
      Q => \^d\(65),
      R => '0'
    );
\trace_data_address_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(226),
      Q => \^d\(64),
      R => '0'
    );
\trace_data_address_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(225),
      Q => \^d\(63),
      R => '0'
    );
\trace_data_address_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(224),
      Q => \^d\(62),
      R => '0'
    );
\trace_data_byte_enable_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(166),
      Q => \^d\(7),
      R => '0'
    );
\trace_data_byte_enable_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(165),
      Q => \^d\(6),
      R => '0'
    );
\trace_data_byte_enable_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(164),
      Q => \^d\(5),
      R => '0'
    );
\trace_data_byte_enable_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(163),
      Q => \^d\(4),
      R => '0'
    );
trace_data_read_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(168),
      Q => \^d\(2),
      R => '0'
    );
trace_data_write_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(167),
      Q => \^d\(1),
      R => '0'
    );
\trace_data_write_value_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(201),
      Q => \^d\(39),
      R => '0'
    );
\trace_data_write_value_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(191),
      Q => \^d\(29),
      R => '0'
    );
\trace_data_write_value_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(190),
      Q => \^d\(28),
      R => '0'
    );
\trace_data_write_value_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(189),
      Q => \^d\(27),
      R => '0'
    );
\trace_data_write_value_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(188),
      Q => \^d\(26),
      R => '0'
    );
\trace_data_write_value_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(187),
      Q => \^d\(25),
      R => '0'
    );
\trace_data_write_value_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(186),
      Q => \^d\(24),
      R => '0'
    );
\trace_data_write_value_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(185),
      Q => \^d\(23),
      R => '0'
    );
\trace_data_write_value_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(184),
      Q => \^d\(22),
      R => '0'
    );
\trace_data_write_value_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(183),
      Q => \^d\(21),
      R => '0'
    );
\trace_data_write_value_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(182),
      Q => \^d\(20),
      R => '0'
    );
\trace_data_write_value_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(200),
      Q => \^d\(38),
      R => '0'
    );
\trace_data_write_value_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(181),
      Q => \^d\(19),
      R => '0'
    );
\trace_data_write_value_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(180),
      Q => \^d\(18),
      R => '0'
    );
\trace_data_write_value_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(179),
      Q => \^d\(17),
      R => '0'
    );
\trace_data_write_value_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(178),
      Q => \^d\(16),
      R => '0'
    );
\trace_data_write_value_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(177),
      Q => \^d\(15),
      R => '0'
    );
\trace_data_write_value_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(176),
      Q => \^d\(14),
      R => '0'
    );
\trace_data_write_value_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(175),
      Q => \^d\(13),
      R => '0'
    );
\trace_data_write_value_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(174),
      Q => \^d\(12),
      R => '0'
    );
\trace_data_write_value_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(173),
      Q => \^d\(11),
      R => '0'
    );
\trace_data_write_value_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(172),
      Q => \^d\(10),
      R => '0'
    );
\trace_data_write_value_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(199),
      Q => \^d\(37),
      R => '0'
    );
\trace_data_write_value_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(171),
      Q => \^d\(9),
      R => '0'
    );
\trace_data_write_value_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(170),
      Q => \^d\(8),
      R => '0'
    );
\trace_data_write_value_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(198),
      Q => \^d\(36),
      R => '0'
    );
\trace_data_write_value_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(197),
      Q => \^d\(35),
      R => '0'
    );
\trace_data_write_value_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(196),
      Q => \^d\(34),
      R => '0'
    );
\trace_data_write_value_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(195),
      Q => \^d\(33),
      R => '0'
    );
\trace_data_write_value_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(194),
      Q => \^d\(32),
      R => '0'
    );
\trace_data_write_value_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(193),
      Q => \^d\(31),
      R => '0'
    );
\trace_data_write_value_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(192),
      Q => \^d\(30),
      R => '0'
    );
trace_delay_slot_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => delay_slot_instr,
      Q => \^d\(72),
      R => '0'
    );
\trace_instruction_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_60,
      Q => \^d\(162),
      R => '0'
    );
\trace_instruction_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => write_Addr(4),
      Q => \^d\(152),
      R => '0'
    );
\trace_instruction_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_131,
      Q => \^d\(151),
      R => '0'
    );
\trace_instruction_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_132,
      Q => \^d\(150),
      R => '0'
    );
\trace_instruction_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_133,
      Q => \^d\(149),
      R => '0'
    );
\trace_instruction_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_134,
      Q => \^d\(148),
      R => '0'
    );
\trace_instruction_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_135,
      Q => \^d\(147),
      R => '0'
    );
\trace_instruction_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_136,
      Q => \^d\(146),
      R => '0'
    );
\trace_instruction_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_137,
      Q => \^d\(145),
      R => '0'
    );
\trace_instruction_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_138,
      Q => \^d\(144),
      R => '0'
    );
\trace_instruction_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_139,
      Q => \^d\(143),
      R => '0'
    );
\trace_instruction_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_61,
      Q => \^d\(161),
      R => '0'
    );
\trace_instruction_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_140,
      Q => \^d\(142),
      R => '0'
    );
\trace_instruction_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_141,
      Q => \^d\(141),
      R => '0'
    );
\trace_instruction_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_142,
      Q => \^d\(140),
      R => '0'
    );
\trace_instruction_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_143,
      Q => \^d\(139),
      R => '0'
    );
\trace_instruction_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_144,
      Q => \^d\(138),
      R => '0'
    );
\trace_instruction_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_58,
      Q => \^d\(137),
      R => '0'
    );
\trace_instruction_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_59,
      Q => \^d\(136),
      R => '0'
    );
\trace_instruction_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_145,
      Q => \^d\(135),
      R => '0'
    );
\trace_instruction_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_146,
      Q => \^d\(134),
      R => '0'
    );
\trace_instruction_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_147,
      Q => \^d\(133),
      R => '0'
    );
\trace_instruction_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_129,
      Q => \^d\(160),
      R => '0'
    );
\trace_instruction_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Unsigned_Op,
      Q => \^d\(132),
      R => '0'
    );
\trace_instruction_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_148,
      Q => \^d\(131),
      R => '0'
    );
\trace_instruction_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_130,
      Q => \^d\(159),
      R => '0'
    );
\trace_instruction_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_56,
      Q => \^d\(158),
      R => '0'
    );
\trace_instruction_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_57,
      Q => \^d\(157),
      R => '0'
    );
\trace_instruction_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(6),
      Q => \^d\(156),
      R => '0'
    );
\trace_instruction_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(7),
      Q => \^d\(155),
      R => '0'
    );
\trace_instruction_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => write_Addr(2),
      Q => \^d\(154),
      R => '0'
    );
\trace_instruction_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => write_Addr(3),
      Q => \^d\(153),
      R => '0'
    );
trace_jump_taken_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => jump,
      Q => \^d\(73),
      R => '0'
    );
\trace_msr_reg_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => msr_I(28),
      Q => \^d\(108),
      R => '0'
    );
\trace_msr_reg_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => msr_I(29),
      Q => \^d\(107),
      R => '0'
    );
\trace_msr_reg_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => msr_I(30),
      Q => \^d\(106),
      R => '0'
    );
trace_of_piperun_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => of_PipeRun,
      Q => \^d\(0),
      R => '0'
    );
\trace_pc_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(15),
      Q => \^d\(129),
      R => '0'
    );
\trace_pc_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(16),
      Q => \^d\(128),
      R => '0'
    );
\trace_pc_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(17),
      Q => \^d\(127),
      R => '0'
    );
\trace_pc_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(18),
      Q => \^d\(126),
      R => '0'
    );
\trace_pc_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(19),
      Q => \^d\(125),
      R => '0'
    );
\trace_pc_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(20),
      Q => \^d\(124),
      R => '0'
    );
\trace_pc_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(21),
      Q => \^d\(123),
      R => '0'
    );
\trace_pc_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(22),
      Q => \^d\(122),
      R => '0'
    );
\trace_pc_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(23),
      Q => \^d\(121),
      R => '0'
    );
\trace_pc_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(24),
      Q => \^d\(120),
      R => '0'
    );
\trace_pc_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(25),
      Q => \^d\(119),
      R => '0'
    );
\trace_pc_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(26),
      Q => \^d\(118),
      R => '0'
    );
\trace_pc_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(27),
      Q => \^d\(117),
      R => '0'
    );
\trace_pc_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(28),
      Q => \^d\(116),
      R => '0'
    );
\trace_pc_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(29),
      Q => \^d\(115),
      R => '0'
    );
\trace_reg_addr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(6),
      Q => \^d\(113),
      R => '0'
    );
\trace_reg_addr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(7),
      Q => \^d\(112),
      R => '0'
    );
\trace_reg_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => write_Addr(2),
      Q => \^d\(111),
      R => '0'
    );
\trace_reg_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => write_Addr(3),
      Q => \^d\(110),
      R => '0'
    );
\trace_reg_addr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => write_Addr(4),
      Q => \^d\(109),
      R => '0'
    );
trace_reg_write_novalid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => reg_Write_I,
      Q => trace_reg_write_novalid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rsta_busy => rsta_busy,
      rstb => rstb,
      rstb_busy => rstb_busy,
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Core is
  port (
    D : out STD_LOGIC_VECTOR ( 251 downto 0 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    Sleep : out STD_LOGIC;
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    Hibernate : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_TDO : out STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_block_reg\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    DReady : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Mb_Reset : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC;
    Pause : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Capture : in STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    Status_Reg_En : in STD_LOGIC;
    Dbg_TDO_INST_0_i_2 : in STD_LOGIC;
    Dbg_TDO_INST_0 : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TDO_INST_0_i_1 : in STD_LOGIC;
    Dbg_Shift : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Dbg_TDI : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Core is
  signal Synced : STD_LOGIC;
  signal \reset_temp__0\ : STD_LOGIC;
  signal sync_reset : STD_LOGIC;
  signal wakeup_i : STD_LOGIC_VECTOR ( 0 to 1 );
begin
\Area.Core\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Area
     port map (
      Clk => Clk,
      D(251 downto 0) => D(251 downto 0),
      DReady => DReady,
      Data_Read(0 to 31) => Data_Read(0 to 31),
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_Shift => Dbg_Shift,
      Dbg_Stop => Dbg_Stop,
      Dbg_TDI => Dbg_TDI,
      Dbg_TDO => Dbg_TDO,
      Dbg_TDO_INST_0 => Dbg_TDO_INST_0,
      Dbg_TDO_INST_0_i_1 => Dbg_TDO_INST_0_i_1,
      Dbg_TDO_INST_0_i_2 => Dbg_TDO_INST_0_i_2,
      Dbg_Trig_Ack_In(1 downto 0) => Dbg_Trig_Ack_In(1 downto 0),
      Dbg_Trig_Ack_Out(1 downto 0) => Dbg_Trig_Ack_Out(1 downto 0),
      Dbg_Trig_In(1 downto 0) => Dbg_Trig_In(1 downto 0),
      Dbg_Trig_Out(1 downto 0) => Dbg_Trig_Out(1 downto 0),
      Dbg_Update => Dbg_Update,
      Hibernate => Hibernate,
      IReady => IReady,
      Instr(0 to 31) => Instr(0 to 31),
      LOCKSTEP_Master_Out(37 downto 0) => LOCKSTEP_Master_Out(37 downto 0),
      Pause => Pause,
      Pause_Ack => Pause_Ack,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      Sleep => Sleep,
      Status_Reg_En => Status_Reg_En,
      Suspend => Suspend,
      \Use_Serial_Unified_Completion.completion_block_reg\ => \Use_Serial_Unified_Completion.completion_block_reg\,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      sync_reset => sync_reset,
      wakeup_i(0 to 1) => wakeup_i(0 to 1)
    );
Reset_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit
     port map (
      Clk => Clk,
      \out\(0) => Synced,
      reset_temp => \reset_temp__0\
    );
\Use_Async_Reset.sync_reset_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Synced,
      Q => sync_reset,
      R => '0'
    );
\Using_Async_Wakeup_0.Wakeup_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_1
     port map (
      Clk => Clk,
      SR(0) => sync_reset,
      Wakeup(0) => Wakeup(0),
      \out\(0) => wakeup_i(0)
    );
\Using_Async_Wakeup_1.Wakeup_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_microblaze_v11_0_3_mb_sync_bit_2
     port map (
      Clk => Clk,
      SR(0) => sync_reset,
      Wakeup(0) => Wakeup(1),
      \out\(0) => wakeup_i(1)
    );
reset_temp: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Reset,
      I1 => Mb_Reset,
      I2 => Debug_Rst,
      O => \reset_temp__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 32;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 32;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "32";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     20.388 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "bd_3914_lmb_bram_I_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 32768;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 32768;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 32768;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 32768;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  rdaddrecc(31) <= \<const0>\;
  rdaddrecc(30) <= \<const0>\;
  rdaddrecc(29) <= \<const0>\;
  rdaddrecc(28) <= \<const0>\;
  rdaddrecc(27) <= \<const0>\;
  rdaddrecc(26) <= \<const0>\;
  rdaddrecc(25) <= \<const0>\;
  rdaddrecc(24) <= \<const0>\;
  rdaddrecc(23) <= \<const0>\;
  rdaddrecc(22) <= \<const0>\;
  rdaddrecc(21) <= \<const0>\;
  rdaddrecc(20) <= \<const0>\;
  rdaddrecc(19) <= \<const0>\;
  rdaddrecc(18) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(31) <= \<const0>\;
  s_axi_rdaddrecc(30) <= \<const0>\;
  s_axi_rdaddrecc(29) <= \<const0>\;
  s_axi_rdaddrecc(28) <= \<const0>\;
  s_axi_rdaddrecc(27) <= \<const0>\;
  s_axi_rdaddrecc(26) <= \<const0>\;
  s_axi_rdaddrecc(25) <= \<const0>\;
  s_axi_rdaddrecc(24) <= \<const0>\;
  s_axi_rdaddrecc(23) <= \<const0>\;
  s_axi_rdaddrecc(22) <= \<const0>\;
  s_axi_rdaddrecc(21) <= \<const0>\;
  s_axi_rdaddrecc(20) <= \<const0>\;
  s_axi_rdaddrecc(19) <= \<const0>\;
  s_axi_rdaddrecc(18) <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      addra(14 downto 0) => addra(16 downto 2),
      addrb(14 downto 0) => addrb(16 downto 2),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rsta_busy => rsta_busy,
      rstb => rstb,
      rstb_busy => rstb_busy,
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_lmb_bram_I_0 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_lmb_bram_I_0 : entity is "bd_3914_lmb_bram_I_0,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_lmb_bram_I_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_lmb_bram_I_0 : entity is "blk_mem_gen_v8_4_4,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_lmb_bram_I_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_lmb_bram_I_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 32;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 32;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "32";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 1;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 1;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     20.388 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 1;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 1;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "bd_3914_lmb_bram_I_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 32768;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 32768;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 1;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 32768;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 32768;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 131072, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE BRAM_CTRL, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 131072, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE BRAM_CTRL, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of rsta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA RST";
  attribute x_interface_info of rstb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB RST";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of dinb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute x_interface_info of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      addra(31 downto 17) => B"000000000000000",
      addra(16 downto 2) => addra(16 downto 2),
      addra(1 downto 0) => B"00",
      addrb(31 downto 17) => B"000000000000000",
      addrb(16 downto 2) => addrb(16 downto 2),
      addrb(1 downto 0) => B"00",
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(31 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(31 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rsta_busy => rsta_busy,
      rstb => rstb,
      rstb_busy => rstb_busy,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(31 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(31 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze is
  port (
    RAM_To : in STD_LOGIC_VECTOR ( 255 downto 0 );
    RAM_From : out STD_LOGIC_VECTOR ( 255 downto 0 );
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Mb_Reset : in STD_LOGIC;
    Config_Reset : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    Non_Secure : in STD_LOGIC_VECTOR ( 0 to 3 );
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Ext_BRK : in STD_LOGIC;
    Ext_NM_BRK : in STD_LOGIC;
    Pause : in STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    Dbg_Continue : out STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    Dbg_Intr : out STD_LOGIC;
    MB_Halted : out STD_LOGIC;
    MB_Error : out STD_LOGIC;
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 1 );
    Sleep : out STD_LOGIC;
    Hibernate : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    Dbg_Wakeup : out STD_LOGIC;
    LOCKSTEP_Slave_In : in STD_LOGIC_VECTOR ( 0 to 4095 );
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 0 to 4095 );
    LOCKSTEP_Out : out STD_LOGIC_VECTOR ( 0 to 4095 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    M_AXI_IP_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IP_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_AWLOCK : out STD_LOGIC;
    M_AXI_IP_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_AWVALID : out STD_LOGIC;
    M_AXI_IP_AWREADY : in STD_LOGIC;
    M_AXI_IP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_WLAST : out STD_LOGIC;
    M_AXI_IP_WVALID : out STD_LOGIC;
    M_AXI_IP_WREADY : in STD_LOGIC;
    M_AXI_IP_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_BVALID : in STD_LOGIC;
    M_AXI_IP_BREADY : out STD_LOGIC;
    M_AXI_IP_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IP_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_ARLOCK : out STD_LOGIC;
    M_AXI_IP_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_ARVALID : out STD_LOGIC;
    M_AXI_IP_ARREADY : in STD_LOGIC;
    M_AXI_IP_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_RLAST : in STD_LOGIC;
    M_AXI_IP_RVALID : in STD_LOGIC;
    M_AXI_IP_RREADY : out STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DP_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_AWLOCK : out STD_LOGIC;
    M_AXI_DP_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WLAST : out STD_LOGIC;
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DP_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_ARLOCK : out STD_LOGIC;
    M_AXI_DP_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RLAST : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Disable : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trace_Clk : in STD_LOGIC;
    Dbg_Trace_Data : out STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_Trace_Ready : in STD_LOGIC;
    Dbg_Trace_Valid : out STD_LOGIC;
    Dbg_AWADDR : in STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID : in STD_LOGIC;
    Dbg_AWREADY : out STD_LOGIC;
    Dbg_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID : in STD_LOGIC;
    Dbg_WREADY : out STD_LOGIC;
    Dbg_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID : out STD_LOGIC;
    Dbg_BREADY : in STD_LOGIC;
    Dbg_ARADDR : in STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID : in STD_LOGIC;
    Dbg_ARREADY : out STD_LOGIC;
    Dbg_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID : out STD_LOGIC;
    Dbg_RREADY : in STD_LOGIC;
    DEBUG_ACLK : in STD_LOGIC;
    DEBUG_ARESETN : in STD_LOGIC;
    Trace_Instruction : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Valid_Instr : out STD_LOGIC;
    Trace_PC : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Reg_Write : out STD_LOGIC;
    Trace_Reg_Addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    Trace_MSR_Reg : out STD_LOGIC_VECTOR ( 0 to 14 );
    Trace_PID_Reg : out STD_LOGIC_VECTOR ( 0 to 7 );
    Trace_New_Reg_Value : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Exception_Taken : out STD_LOGIC;
    Trace_Exception_Kind : out STD_LOGIC_VECTOR ( 0 to 4 );
    Trace_Jump_Taken : out STD_LOGIC;
    Trace_Delay_Slot : out STD_LOGIC;
    Trace_Data_Address : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Data_Write_Value : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Data_Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    Trace_Data_Access : out STD_LOGIC;
    Trace_Data_Read : out STD_LOGIC;
    Trace_Data_Write : out STD_LOGIC;
    Trace_DCache_Req : out STD_LOGIC;
    Trace_DCache_Hit : out STD_LOGIC;
    Trace_DCache_Rdy : out STD_LOGIC;
    Trace_DCache_Read : out STD_LOGIC;
    Trace_ICache_Req : out STD_LOGIC;
    Trace_ICache_Hit : out STD_LOGIC;
    Trace_ICache_Rdy : out STD_LOGIC;
    Trace_OF_PipeRun : out STD_LOGIC;
    Trace_EX_PipeRun : out STD_LOGIC;
    Trace_MEM_PipeRun : out STD_LOGIC;
    Trace_MB_Halted : out STD_LOGIC;
    Trace_Jump_Hit : out STD_LOGIC;
    M0_AXIS_TLAST : out STD_LOGIC;
    M0_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXIS_TVALID : out STD_LOGIC;
    M0_AXIS_TREADY : in STD_LOGIC;
    M1_AXIS_TLAST : out STD_LOGIC;
    M1_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M1_AXIS_TVALID : out STD_LOGIC;
    M1_AXIS_TREADY : in STD_LOGIC;
    M2_AXIS_TLAST : out STD_LOGIC;
    M2_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M2_AXIS_TVALID : out STD_LOGIC;
    M2_AXIS_TREADY : in STD_LOGIC;
    M3_AXIS_TLAST : out STD_LOGIC;
    M3_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M3_AXIS_TVALID : out STD_LOGIC;
    M3_AXIS_TREADY : in STD_LOGIC;
    M4_AXIS_TLAST : out STD_LOGIC;
    M4_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M4_AXIS_TVALID : out STD_LOGIC;
    M4_AXIS_TREADY : in STD_LOGIC;
    M5_AXIS_TLAST : out STD_LOGIC;
    M5_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M5_AXIS_TVALID : out STD_LOGIC;
    M5_AXIS_TREADY : in STD_LOGIC;
    M6_AXIS_TLAST : out STD_LOGIC;
    M6_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M6_AXIS_TVALID : out STD_LOGIC;
    M6_AXIS_TREADY : in STD_LOGIC;
    M7_AXIS_TLAST : out STD_LOGIC;
    M7_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M7_AXIS_TVALID : out STD_LOGIC;
    M7_AXIS_TREADY : in STD_LOGIC;
    M8_AXIS_TLAST : out STD_LOGIC;
    M8_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M8_AXIS_TVALID : out STD_LOGIC;
    M8_AXIS_TREADY : in STD_LOGIC;
    M9_AXIS_TLAST : out STD_LOGIC;
    M9_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M9_AXIS_TVALID : out STD_LOGIC;
    M9_AXIS_TREADY : in STD_LOGIC;
    M10_AXIS_TLAST : out STD_LOGIC;
    M10_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXIS_TVALID : out STD_LOGIC;
    M10_AXIS_TREADY : in STD_LOGIC;
    M11_AXIS_TLAST : out STD_LOGIC;
    M11_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXIS_TVALID : out STD_LOGIC;
    M11_AXIS_TREADY : in STD_LOGIC;
    M12_AXIS_TLAST : out STD_LOGIC;
    M12_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXIS_TVALID : out STD_LOGIC;
    M12_AXIS_TREADY : in STD_LOGIC;
    M13_AXIS_TLAST : out STD_LOGIC;
    M13_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXIS_TVALID : out STD_LOGIC;
    M13_AXIS_TREADY : in STD_LOGIC;
    M14_AXIS_TLAST : out STD_LOGIC;
    M14_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXIS_TVALID : out STD_LOGIC;
    M14_AXIS_TREADY : in STD_LOGIC;
    M15_AXIS_TLAST : out STD_LOGIC;
    M15_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXIS_TVALID : out STD_LOGIC;
    M15_AXIS_TREADY : in STD_LOGIC;
    S0_AXIS_TLAST : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXIS_TVALID : in STD_LOGIC;
    S0_AXIS_TREADY : out STD_LOGIC;
    S1_AXIS_TLAST : in STD_LOGIC;
    S1_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXIS_TVALID : in STD_LOGIC;
    S1_AXIS_TREADY : out STD_LOGIC;
    S2_AXIS_TLAST : in STD_LOGIC;
    S2_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S2_AXIS_TVALID : in STD_LOGIC;
    S2_AXIS_TREADY : out STD_LOGIC;
    S3_AXIS_TLAST : in STD_LOGIC;
    S3_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S3_AXIS_TVALID : in STD_LOGIC;
    S3_AXIS_TREADY : out STD_LOGIC;
    S4_AXIS_TLAST : in STD_LOGIC;
    S4_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S4_AXIS_TVALID : in STD_LOGIC;
    S4_AXIS_TREADY : out STD_LOGIC;
    S5_AXIS_TLAST : in STD_LOGIC;
    S5_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S5_AXIS_TVALID : in STD_LOGIC;
    S5_AXIS_TREADY : out STD_LOGIC;
    S6_AXIS_TLAST : in STD_LOGIC;
    S6_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S6_AXIS_TVALID : in STD_LOGIC;
    S6_AXIS_TREADY : out STD_LOGIC;
    S7_AXIS_TLAST : in STD_LOGIC;
    S7_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S7_AXIS_TVALID : in STD_LOGIC;
    S7_AXIS_TREADY : out STD_LOGIC;
    S8_AXIS_TLAST : in STD_LOGIC;
    S8_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S8_AXIS_TVALID : in STD_LOGIC;
    S8_AXIS_TREADY : out STD_LOGIC;
    S9_AXIS_TLAST : in STD_LOGIC;
    S9_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S9_AXIS_TVALID : in STD_LOGIC;
    S9_AXIS_TREADY : out STD_LOGIC;
    S10_AXIS_TLAST : in STD_LOGIC;
    S10_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXIS_TVALID : in STD_LOGIC;
    S10_AXIS_TREADY : out STD_LOGIC;
    S11_AXIS_TLAST : in STD_LOGIC;
    S11_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXIS_TVALID : in STD_LOGIC;
    S11_AXIS_TREADY : out STD_LOGIC;
    S12_AXIS_TLAST : in STD_LOGIC;
    S12_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXIS_TVALID : in STD_LOGIC;
    S12_AXIS_TREADY : out STD_LOGIC;
    S13_AXIS_TLAST : in STD_LOGIC;
    S13_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXIS_TVALID : in STD_LOGIC;
    S13_AXIS_TREADY : out STD_LOGIC;
    S14_AXIS_TLAST : in STD_LOGIC;
    S14_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXIS_TVALID : in STD_LOGIC;
    S14_AXIS_TREADY : out STD_LOGIC;
    S15_AXIS_TLAST : in STD_LOGIC;
    S15_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXIS_TVALID : in STD_LOGIC;
    S15_AXIS_TREADY : out STD_LOGIC;
    M_AXI_IC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_AWLOCK : out STD_LOGIC;
    M_AXI_IC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWVALID : out STD_LOGIC;
    M_AXI_IC_AWREADY : in STD_LOGIC;
    M_AXI_IC_AWUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_IC_AWDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_AWSNOOP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_WLAST : out STD_LOGIC;
    M_AXI_IC_WVALID : out STD_LOGIC;
    M_AXI_IC_WREADY : in STD_LOGIC;
    M_AXI_IC_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_BVALID : in STD_LOGIC;
    M_AXI_IC_BREADY : out STD_LOGIC;
    M_AXI_IC_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_WACK : out STD_LOGIC;
    M_AXI_IC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_ARLOCK : out STD_LOGIC;
    M_AXI_IC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARVALID : out STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    M_AXI_IC_ARUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_IC_ARDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_ARSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    M_AXI_IC_RREADY : out STD_LOGIC;
    M_AXI_IC_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_RACK : out STD_LOGIC;
    M_AXI_IC_ACVALID : in STD_LOGIC;
    M_AXI_IC_ACADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_ACSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ACPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ACREADY : out STD_LOGIC;
    M_AXI_IC_CRVALID : out STD_LOGIC;
    M_AXI_IC_CRRESP : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_IC_CRREADY : in STD_LOGIC;
    M_AXI_IC_CDVALID : out STD_LOGIC;
    M_AXI_IC_CDDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_CDLAST : out STD_LOGIC;
    M_AXI_IC_CDREADY : in STD_LOGIC;
    M_AXI_DC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_AWLOCK : out STD_LOGIC;
    M_AXI_DC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWVALID : out STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    M_AXI_DC_AWUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_AWDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_AWSNOOP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_WLAST : out STD_LOGIC;
    M_AXI_DC_WVALID : out STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    M_AXI_DC_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_BREADY : out STD_LOGIC;
    M_AXI_DC_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_WACK : out STD_LOGIC;
    M_AXI_DC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_ARLOCK : out STD_LOGIC;
    M_AXI_DC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARVALID : out STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    M_AXI_DC_ARUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_ARDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_ARSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_RVALID : in STD_LOGIC;
    M_AXI_DC_RREADY : out STD_LOGIC;
    M_AXI_DC_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_RACK : out STD_LOGIC;
    M_AXI_DC_ACVALID : in STD_LOGIC;
    M_AXI_DC_ACADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_ACSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ACPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ACREADY : out STD_LOGIC;
    M_AXI_DC_CRVALID : out STD_LOGIC;
    M_AXI_DC_CRRESP : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_CRREADY : in STD_LOGIC;
    M_AXI_DC_CDVALID : out STD_LOGIC;
    M_AXI_DC_CDDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_CDLAST : out STD_LOGIC;
    M_AXI_DC_CDREADY : in STD_LOGIC
  );
  attribute C_ADDR_TAG_BITS : integer;
  attribute C_ADDR_TAG_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ALLOW_DCACHE_WR : integer;
  attribute C_ALLOW_DCACHE_WR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_ALLOW_ICACHE_WR : integer;
  attribute C_ALLOW_ICACHE_WR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_AREA_OPTIMIZED : integer;
  attribute C_AREA_OPTIMIZED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_ASYNC_INTERRUPT : integer;
  attribute C_ASYNC_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_ASYNC_WAKEUP : integer;
  attribute C_ASYNC_WAKEUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 3;
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_BASE_VECTORS : string;
  attribute C_BASE_VECTORS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_BRANCH_TARGET_CACHE_SIZE : integer;
  attribute C_BRANCH_TARGET_CACHE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_CACHE_BYTE_SIZE : integer;
  attribute C_CACHE_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 8192;
  attribute C_DADDR_SIZE : integer;
  attribute C_DADDR_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_DATA_SIZE : integer;
  attribute C_DATA_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_DCACHE_ADDR_TAG : integer;
  attribute C_DCACHE_ADDR_TAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DCACHE_ALWAYS_USED : integer;
  attribute C_DCACHE_ALWAYS_USED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_DCACHE_BASEADDR : string;
  attribute C_DCACHE_BASEADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_DCACHE_BYTE_SIZE : integer;
  attribute C_DCACHE_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 8192;
  attribute C_DCACHE_DATA_WIDTH : integer;
  attribute C_DCACHE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DCACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_DCACHE_FORCE_TAG_LUTRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DCACHE_HIGHADDR : string;
  attribute C_DCACHE_HIGHADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "64'b0000000000000000000000000000000000111111111111111111111111111111";
  attribute C_DCACHE_LINE_LEN : integer;
  attribute C_DCACHE_LINE_LEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 4;
  attribute C_DCACHE_USE_WRITEBACK : integer;
  attribute C_DCACHE_USE_WRITEBACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DCACHE_VICTIMS : integer;
  attribute C_DCACHE_VICTIMS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DEBUG_COUNTER_WIDTH : integer;
  attribute C_DEBUG_COUNTER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_DEBUG_ENABLED : integer;
  attribute C_DEBUG_ENABLED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_DEBUG_EVENT_COUNTERS : integer;
  attribute C_DEBUG_EVENT_COUNTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 5;
  attribute C_DEBUG_EXTERNAL_TRACE : integer;
  attribute C_DEBUG_EXTERNAL_TRACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DEBUG_INTERFACE : integer;
  attribute C_DEBUG_INTERFACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DEBUG_LATENCY_COUNTERS : integer;
  attribute C_DEBUG_LATENCY_COUNTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_DEBUG_PROFILE_SIZE : integer;
  attribute C_DEBUG_PROFILE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DEBUG_TRACE_ASYNC_RESET : integer;
  attribute C_DEBUG_TRACE_ASYNC_RESET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DEBUG_TRACE_SIZE : integer;
  attribute C_DEBUG_TRACE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 8192;
  attribute C_DIV_ZERO_EXCEPTION : integer;
  attribute C_DIV_ZERO_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DYNAMIC_BUS_SIZING : integer;
  attribute C_DYNAMIC_BUS_SIZING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_D_AXI : integer;
  attribute C_D_AXI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_D_LMB : integer;
  attribute C_D_LMB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_D_LMB_PROTOCOL : integer;
  attribute C_D_LMB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ECC_USE_CE_EXCEPTION : integer;
  attribute C_ECC_USE_CE_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_EDGE_IS_POSITIVE : integer;
  attribute C_EDGE_IS_POSITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_ENDIANNESS : integer;
  attribute C_ENDIANNESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "artix7";
  attribute C_FAULT_TOLERANT : integer;
  attribute C_FAULT_TOLERANT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_FPU_EXCEPTION : integer;
  attribute C_FPU_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_FREQ : integer;
  attribute C_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 100000000;
  attribute C_FSL_EXCEPTION : integer;
  attribute C_FSL_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_FSL_LINKS : integer;
  attribute C_FSL_LINKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_IADDR_SIZE : integer;
  attribute C_IADDR_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_ICACHE_ALWAYS_USED : integer;
  attribute C_ICACHE_ALWAYS_USED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_ICACHE_BASEADDR : string;
  attribute C_ICACHE_BASEADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_ICACHE_DATA_WIDTH : integer;
  attribute C_ICACHE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ICACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_ICACHE_FORCE_TAG_LUTRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ICACHE_HIGHADDR : string;
  attribute C_ICACHE_HIGHADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "64'b0000000000000000000000000000000000111111111111111111111111111111";
  attribute C_ICACHE_LINE_LEN : integer;
  attribute C_ICACHE_LINE_LEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 4;
  attribute C_ICACHE_STREAMS : integer;
  attribute C_ICACHE_STREAMS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ICACHE_VICTIMS : integer;
  attribute C_ICACHE_VICTIMS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ILL_OPCODE_EXCEPTION : integer;
  attribute C_ILL_OPCODE_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_IMPRECISE_EXCEPTIONS : integer;
  attribute C_IMPRECISE_EXCEPTIONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "bd_3914_microblaze_I_0";
  attribute C_INSTR_SIZE : integer;
  attribute C_INSTR_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_INTERCONNECT : integer;
  attribute C_INTERCONNECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 2;
  attribute C_INTERRUPT_IS_EDGE : integer;
  attribute C_INTERRUPT_IS_EDGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_I_AXI : integer;
  attribute C_I_AXI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_I_LMB : integer;
  attribute C_I_LMB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_I_LMB_PROTOCOL : integer;
  attribute C_I_LMB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_LMB_DATA_SIZE : integer;
  attribute C_LMB_DATA_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_LOCKSTEP_MASTER : integer;
  attribute C_LOCKSTEP_MASTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_LOCKSTEP_SLAVE : integer;
  attribute C_LOCKSTEP_SLAVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_M0_AXIS_DATA_WIDTH : integer;
  attribute C_M0_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M10_AXIS_DATA_WIDTH : integer;
  attribute C_M10_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M11_AXIS_DATA_WIDTH : integer;
  attribute C_M11_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M12_AXIS_DATA_WIDTH : integer;
  attribute C_M12_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M13_AXIS_DATA_WIDTH : integer;
  attribute C_M13_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M14_AXIS_DATA_WIDTH : integer;
  attribute C_M14_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M15_AXIS_DATA_WIDTH : integer;
  attribute C_M15_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M1_AXIS_DATA_WIDTH : integer;
  attribute C_M1_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M2_AXIS_DATA_WIDTH : integer;
  attribute C_M2_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M3_AXIS_DATA_WIDTH : integer;
  attribute C_M3_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M4_AXIS_DATA_WIDTH : integer;
  attribute C_M4_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M5_AXIS_DATA_WIDTH : integer;
  attribute C_M5_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M6_AXIS_DATA_WIDTH : integer;
  attribute C_M6_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M7_AXIS_DATA_WIDTH : integer;
  attribute C_M7_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M8_AXIS_DATA_WIDTH : integer;
  attribute C_M8_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M9_AXIS_DATA_WIDTH : integer;
  attribute C_M9_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_MMU_DTLB_SIZE : integer;
  attribute C_MMU_DTLB_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 4;
  attribute C_MMU_ITLB_SIZE : integer;
  attribute C_MMU_ITLB_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 2;
  attribute C_MMU_PRIVILEGED_INSTR : integer;
  attribute C_MMU_PRIVILEGED_INSTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_MMU_TLB_ACCESS : integer;
  attribute C_MMU_TLB_ACCESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 3;
  attribute C_MMU_ZONES : integer;
  attribute C_MMU_ZONES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 16;
  attribute C_M_AXI_DC_ADDR_WIDTH : integer;
  attribute C_M_AXI_DC_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_DC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_DC_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 5;
  attribute C_M_AXI_DC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_DC_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 5;
  attribute C_M_AXI_DC_BUSER_WIDTH : integer;
  attribute C_M_AXI_DC_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_DC_DATA_WIDTH : integer;
  attribute C_M_AXI_DC_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_M_AXI_DC_RUSER_WIDTH : integer;
  attribute C_M_AXI_DC_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_DC_USER_VALUE : integer;
  attribute C_M_AXI_DC_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 31;
  attribute C_M_AXI_DC_WUSER_WIDTH : integer;
  attribute C_M_AXI_DC_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_DP_ADDR_WIDTH : integer;
  attribute C_M_AXI_DP_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_DP_DATA_WIDTH : integer;
  attribute C_M_AXI_DP_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_D_BUS_EXCEPTION : integer;
  attribute C_M_AXI_D_BUS_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_M_AXI_IC_ADDR_WIDTH : integer;
  attribute C_M_AXI_IC_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_IC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_IC_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 5;
  attribute C_M_AXI_IC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_IC_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 5;
  attribute C_M_AXI_IC_BUSER_WIDTH : integer;
  attribute C_M_AXI_IC_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_IC_DATA_WIDTH : integer;
  attribute C_M_AXI_IC_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_IC_RUSER_WIDTH : integer;
  attribute C_M_AXI_IC_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_IC_USER_VALUE : integer;
  attribute C_M_AXI_IC_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 31;
  attribute C_M_AXI_IC_WUSER_WIDTH : integer;
  attribute C_M_AXI_IC_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_IP_ADDR_WIDTH : integer;
  attribute C_M_AXI_IP_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_IP_DATA_WIDTH : integer;
  attribute C_M_AXI_IP_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_I_BUS_EXCEPTION : integer;
  attribute C_M_AXI_I_BUS_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_NUMBER_OF_PC_BRK : integer;
  attribute C_NUMBER_OF_PC_BRK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_NUMBER_OF_RD_ADDR_BRK : integer;
  attribute C_NUMBER_OF_RD_ADDR_BRK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_NUMBER_OF_WR_ADDR_BRK : integer;
  attribute C_NUMBER_OF_WR_ADDR_BRK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_NUM_SYNC_FF_CLK : integer;
  attribute C_NUM_SYNC_FF_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 2;
  attribute C_NUM_SYNC_FF_CLK_DEBUG : integer;
  attribute C_NUM_SYNC_FF_CLK_DEBUG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 2;
  attribute C_NUM_SYNC_FF_CLK_IRQ : integer;
  attribute C_NUM_SYNC_FF_CLK_IRQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_NUM_SYNC_FF_DBG_CLK : integer;
  attribute C_NUM_SYNC_FF_DBG_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_NUM_SYNC_FF_DBG_TRACE_CLK : integer;
  attribute C_NUM_SYNC_FF_DBG_TRACE_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 2;
  attribute C_OPCODE_0x0_ILLEGAL : integer;
  attribute C_OPCODE_0x0_ILLEGAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_PC_WIDTH : integer;
  attribute C_PC_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 17;
  attribute C_PIADDR_SIZE : integer;
  attribute C_PIADDR_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_PVR : integer;
  attribute C_PVR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_PVR_USER1 : string;
  attribute C_PVR_USER1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "8'b00000000";
  attribute C_PVR_USER2 : integer;
  attribute C_PVR_USER2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_RESET_MSR : integer;
  attribute C_RESET_MSR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_S0_AXIS_DATA_WIDTH : integer;
  attribute C_S0_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S10_AXIS_DATA_WIDTH : integer;
  attribute C_S10_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S11_AXIS_DATA_WIDTH : integer;
  attribute C_S11_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S12_AXIS_DATA_WIDTH : integer;
  attribute C_S12_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S13_AXIS_DATA_WIDTH : integer;
  attribute C_S13_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S14_AXIS_DATA_WIDTH : integer;
  attribute C_S14_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S15_AXIS_DATA_WIDTH : integer;
  attribute C_S15_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S1_AXIS_DATA_WIDTH : integer;
  attribute C_S1_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S2_AXIS_DATA_WIDTH : integer;
  attribute C_S2_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S3_AXIS_DATA_WIDTH : integer;
  attribute C_S3_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S4_AXIS_DATA_WIDTH : integer;
  attribute C_S4_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S5_AXIS_DATA_WIDTH : integer;
  attribute C_S5_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S6_AXIS_DATA_WIDTH : integer;
  attribute C_S6_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S7_AXIS_DATA_WIDTH : integer;
  attribute C_S7_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S8_AXIS_DATA_WIDTH : integer;
  attribute C_S8_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S9_AXIS_DATA_WIDTH : integer;
  attribute C_S9_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_SCO : integer;
  attribute C_SCO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_UNALIGNED_EXCEPTIONS : integer;
  attribute C_UNALIGNED_EXCEPTIONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_BARREL : integer;
  attribute C_USE_BARREL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_BRANCH_TARGET_CACHE : integer;
  attribute C_USE_BRANCH_TARGET_CACHE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_CONFIG_RESET : integer;
  attribute C_USE_CONFIG_RESET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_DCACHE : integer;
  attribute C_USE_DCACHE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_DIV : integer;
  attribute C_USE_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_EXTENDED_FSL_INSTR : integer;
  attribute C_USE_EXTENDED_FSL_INSTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_EXT_BRK : integer;
  attribute C_USE_EXT_BRK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_EXT_NM_BRK : integer;
  attribute C_USE_EXT_NM_BRK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_FPU : integer;
  attribute C_USE_FPU of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_HW_MUL : integer;
  attribute C_USE_HW_MUL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_ICACHE : integer;
  attribute C_USE_ICACHE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_INTERRUPT : integer;
  attribute C_USE_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_MMU : integer;
  attribute C_USE_MMU of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_MSR_INSTR : integer;
  attribute C_USE_MSR_INSTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_NON_SECURE : integer;
  attribute C_USE_NON_SECURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_PCMP_INSTR : integer;
  attribute C_USE_PCMP_INSTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_REORDER_INSTR : integer;
  attribute C_USE_REORDER_INSTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_STACK_PROTECTION : integer;
  attribute C_USE_STACK_PROTECTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute G_TEMPLATE_LIST : integer;
  attribute G_TEMPLATE_LIST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_En\ : STD_LOGIC;
  signal \^byte_enable\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^d_as\ : STD_LOGIC;
  signal \^data_addr\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^data_write\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Dbg_TDO_INST_0_i_21_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_33_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_7_n_0 : STD_LOGIC;
  signal \^dbg_trig_ack_out\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^dbg_trig_in\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^dbg_wakeup\ : STD_LOGIC;
  signal \^debug_rst\ : STD_LOGIC;
  signal \^ifetch\ : STD_LOGIC;
  signal \^i_as\ : STD_LOGIC;
  signal \^instr_addr\ : STD_LOGIC_VECTOR ( 15 to 29 );
  signal \^lockstep_master_out\ : STD_LOGIC_VECTOR ( 1 to 46 );
  signal \^lockstep_out\ : STD_LOGIC_VECTOR ( 2 to 3228 );
  signal \^mb_halted\ : STD_LOGIC;
  signal MicroBlaze_Core_I_n_301 : STD_LOGIC;
  signal \^read_strobe\ : STD_LOGIC;
  signal \^trace_data_access\ : STD_LOGIC;
  signal \^trace_data_address\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_data_byte_enable\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^trace_data_read\ : STD_LOGIC;
  signal \^trace_data_write\ : STD_LOGIC;
  signal \^trace_data_write_value\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_delay_slot\ : STD_LOGIC;
  signal \^trace_instruction\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_jump_taken\ : STD_LOGIC;
  signal \^trace_msr_reg\ : STD_LOGIC_VECTOR ( 11 to 13 );
  signal \^trace_new_reg_value\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_of_piperun\ : STD_LOGIC;
  signal \^trace_pc\ : STD_LOGIC_VECTOR ( 15 to 29 );
  signal \^trace_reg_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^trace_reg_write\ : STD_LOGIC;
  signal \^trace_valid_instr\ : STD_LOGIC;
  signal \^write_strobe\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_21 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_33 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_4 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_7 : label is "soft_lutpair71";
  attribute mark_debug : string;
  attribute mark_debug of Trace_DCache_Hit : signal is "false";
  attribute mark_debug of Trace_DCache_Rdy : signal is "false";
  attribute mark_debug of Trace_DCache_Read : signal is "false";
  attribute mark_debug of Trace_DCache_Req : signal is "false";
  attribute mark_debug of Trace_Data_Access : signal is "false";
  attribute mark_debug of Trace_Data_Read : signal is "false";
  attribute mark_debug of Trace_Data_Write : signal is "false";
  attribute mark_debug of Trace_Delay_Slot : signal is "false";
  attribute mark_debug of Trace_EX_PipeRun : signal is "false";
  attribute mark_debug of Trace_Exception_Taken : signal is "false";
  attribute mark_debug of Trace_ICache_Hit : signal is "false";
  attribute mark_debug of Trace_ICache_Rdy : signal is "false";
  attribute mark_debug of Trace_ICache_Req : signal is "false";
  attribute mark_debug of Trace_Jump_Hit : signal is "false";
  attribute mark_debug of Trace_Jump_Taken : signal is "false";
  attribute mark_debug of Trace_MB_Halted : signal is "false";
  attribute mark_debug of Trace_MEM_PipeRun : signal is "false";
  attribute mark_debug of Trace_OF_PipeRun : signal is "false";
  attribute mark_debug of Trace_Reg_Write : signal is "false";
  attribute mark_debug of Trace_Valid_Instr : signal is "false";
  attribute mark_debug of Trace_Data_Address : signal is "false";
  attribute mark_debug of Trace_Data_Byte_Enable : signal is "false";
  attribute mark_debug of Trace_Data_Write_Value : signal is "false";
  attribute mark_debug of Trace_Exception_Kind : signal is "false";
  attribute mark_debug of Trace_Instruction : signal is "false";
  attribute mark_debug of Trace_MSR_Reg : signal is "false";
  attribute mark_debug of Trace_New_Reg_Value : signal is "false";
  attribute mark_debug of Trace_PC : signal is "false";
  attribute mark_debug of Trace_PID_Reg : signal is "false";
  attribute mark_debug of Trace_Reg_Addr : signal is "false";
begin
  Byte_Enable(0 to 3) <= \^byte_enable\(0 to 3);
  D_AS <= \^d_as\;
  Data_Addr(0 to 31) <= \^data_addr\(0 to 31);
  Data_Write(0 to 31) <= \^data_write\(0 to 31);
  Dbg_ARREADY <= \<const0>\;
  Dbg_AWREADY <= \<const0>\;
  Dbg_BRESP(1) <= \<const0>\;
  Dbg_BRESP(0) <= \<const0>\;
  Dbg_BVALID <= \<const0>\;
  Dbg_Continue <= \^lockstep_master_out\(12);
  Dbg_Intr <= \<const0>\;
  Dbg_RDATA(31) <= \<const0>\;
  Dbg_RDATA(30) <= \<const0>\;
  Dbg_RDATA(29) <= \<const0>\;
  Dbg_RDATA(28) <= \<const0>\;
  Dbg_RDATA(27) <= \<const0>\;
  Dbg_RDATA(26) <= \<const0>\;
  Dbg_RDATA(25) <= \<const0>\;
  Dbg_RDATA(24) <= \<const0>\;
  Dbg_RDATA(23) <= \<const0>\;
  Dbg_RDATA(22) <= \<const0>\;
  Dbg_RDATA(21) <= \<const0>\;
  Dbg_RDATA(20) <= \<const0>\;
  Dbg_RDATA(19) <= \<const0>\;
  Dbg_RDATA(18) <= \<const0>\;
  Dbg_RDATA(17) <= \<const0>\;
  Dbg_RDATA(16) <= \<const0>\;
  Dbg_RDATA(15) <= \<const0>\;
  Dbg_RDATA(14) <= \<const0>\;
  Dbg_RDATA(13) <= \<const0>\;
  Dbg_RDATA(12) <= \<const0>\;
  Dbg_RDATA(11) <= \<const0>\;
  Dbg_RDATA(10) <= \<const0>\;
  Dbg_RDATA(9) <= \<const0>\;
  Dbg_RDATA(8) <= \<const0>\;
  Dbg_RDATA(7) <= \<const0>\;
  Dbg_RDATA(6) <= \<const0>\;
  Dbg_RDATA(5) <= \<const0>\;
  Dbg_RDATA(4) <= \<const0>\;
  Dbg_RDATA(3) <= \<const0>\;
  Dbg_RDATA(2) <= \<const0>\;
  Dbg_RDATA(1) <= \<const0>\;
  Dbg_RDATA(0) <= \<const0>\;
  Dbg_RRESP(1) <= \<const0>\;
  Dbg_RRESP(0) <= \<const0>\;
  Dbg_RVALID <= \<const0>\;
  Dbg_Trace_Data(0) <= \<const0>\;
  Dbg_Trace_Data(1) <= \<const0>\;
  Dbg_Trace_Data(2) <= \<const0>\;
  Dbg_Trace_Data(3) <= \<const0>\;
  Dbg_Trace_Data(4) <= \<const0>\;
  Dbg_Trace_Data(5) <= \<const0>\;
  Dbg_Trace_Data(6) <= \<const0>\;
  Dbg_Trace_Data(7) <= \<const0>\;
  Dbg_Trace_Data(8) <= \<const0>\;
  Dbg_Trace_Data(9) <= \<const0>\;
  Dbg_Trace_Data(10) <= \<const0>\;
  Dbg_Trace_Data(11) <= \<const0>\;
  Dbg_Trace_Data(12) <= \<const0>\;
  Dbg_Trace_Data(13) <= \<const0>\;
  Dbg_Trace_Data(14) <= \<const0>\;
  Dbg_Trace_Data(15) <= \<const0>\;
  Dbg_Trace_Data(16) <= \<const0>\;
  Dbg_Trace_Data(17) <= \<const0>\;
  Dbg_Trace_Data(18) <= \<const0>\;
  Dbg_Trace_Data(19) <= \<const0>\;
  Dbg_Trace_Data(20) <= \<const0>\;
  Dbg_Trace_Data(21) <= \<const0>\;
  Dbg_Trace_Data(22) <= \<const0>\;
  Dbg_Trace_Data(23) <= \<const0>\;
  Dbg_Trace_Data(24) <= \<const0>\;
  Dbg_Trace_Data(25) <= \<const0>\;
  Dbg_Trace_Data(26) <= \<const0>\;
  Dbg_Trace_Data(27) <= \<const0>\;
  Dbg_Trace_Data(28) <= \<const0>\;
  Dbg_Trace_Data(29) <= \<const0>\;
  Dbg_Trace_Data(30) <= \<const0>\;
  Dbg_Trace_Data(31) <= \<const0>\;
  Dbg_Trace_Data(32) <= \<const0>\;
  Dbg_Trace_Data(33) <= \<const0>\;
  Dbg_Trace_Data(34) <= \<const0>\;
  Dbg_Trace_Data(35) <= \<const0>\;
  Dbg_Trace_Valid <= \<const0>\;
  Dbg_Trig_Ack_Out(0 to 1) <= \^dbg_trig_ack_out\(0 to 1);
  Dbg_Trig_Ack_Out(2) <= \<const0>\;
  Dbg_Trig_Ack_Out(3) <= \<const0>\;
  Dbg_Trig_Ack_Out(4) <= \<const0>\;
  Dbg_Trig_Ack_Out(5) <= \<const0>\;
  Dbg_Trig_Ack_Out(6) <= \<const0>\;
  Dbg_Trig_Ack_Out(7) <= \<const0>\;
  Dbg_Trig_In(0 to 1) <= \^dbg_trig_in\(0 to 1);
  Dbg_Trig_In(2) <= \<const0>\;
  Dbg_Trig_In(3) <= \<const0>\;
  Dbg_Trig_In(4) <= \<const0>\;
  Dbg_Trig_In(5) <= \<const0>\;
  Dbg_Trig_In(6) <= \<const0>\;
  Dbg_Trig_In(7) <= \<const0>\;
  Dbg_WREADY <= \<const0>\;
  Dbg_Wakeup <= \^dbg_wakeup\;
  IFetch <= \^ifetch\;
  I_AS <= \^i_as\;
  Instr_Addr(0) <= \<const0>\;
  Instr_Addr(1) <= \<const0>\;
  Instr_Addr(2) <= \<const0>\;
  Instr_Addr(3) <= \<const0>\;
  Instr_Addr(4) <= \<const0>\;
  Instr_Addr(5) <= \<const0>\;
  Instr_Addr(6) <= \<const0>\;
  Instr_Addr(7) <= \<const0>\;
  Instr_Addr(8) <= \<const0>\;
  Instr_Addr(9) <= \<const0>\;
  Instr_Addr(10) <= \<const0>\;
  Instr_Addr(11) <= \<const0>\;
  Instr_Addr(12) <= \<const0>\;
  Instr_Addr(13) <= \<const0>\;
  Instr_Addr(14) <= \<const0>\;
  Instr_Addr(15 to 29) <= \^instr_addr\(15 to 29);
  Instr_Addr(30) <= \<const0>\;
  Instr_Addr(31) <= \<const0>\;
  Interrupt_Ack(0) <= \<const0>\;
  Interrupt_Ack(1) <= \<const0>\;
  LOCKSTEP_Master_Out(0) <= \<const0>\;
  LOCKSTEP_Master_Out(1 to 5) <= \^lockstep_master_out\(1 to 5);
  LOCKSTEP_Master_Out(6) <= \<const0>\;
  LOCKSTEP_Master_Out(7) <= \<const0>\;
  LOCKSTEP_Master_Out(8) <= \<const0>\;
  LOCKSTEP_Master_Out(9) <= \^lockstep_master_out\(9);
  LOCKSTEP_Master_Out(10) <= \^mb_halted\;
  LOCKSTEP_Master_Out(11) <= \^dbg_wakeup\;
  LOCKSTEP_Master_Out(12) <= \^lockstep_master_out\(12);
  LOCKSTEP_Master_Out(13) <= \<const0>\;
  LOCKSTEP_Master_Out(14) <= \^debug_rst\;
  LOCKSTEP_Master_Out(15 to 46) <= \^lockstep_master_out\(15 to 46);
  LOCKSTEP_Master_Out(47) <= \<const0>\;
  LOCKSTEP_Master_Out(48) <= \<const0>\;
  LOCKSTEP_Master_Out(49) <= \<const0>\;
  LOCKSTEP_Master_Out(50) <= \<const0>\;
  LOCKSTEP_Master_Out(51) <= \<const0>\;
  LOCKSTEP_Master_Out(52) <= \<const0>\;
  LOCKSTEP_Master_Out(53) <= \<const0>\;
  LOCKSTEP_Master_Out(54) <= \<const0>\;
  LOCKSTEP_Master_Out(55) <= \<const0>\;
  LOCKSTEP_Master_Out(56) <= \<const0>\;
  LOCKSTEP_Master_Out(57) <= \<const0>\;
  LOCKSTEP_Master_Out(58) <= \<const0>\;
  LOCKSTEP_Master_Out(59) <= \<const0>\;
  LOCKSTEP_Master_Out(60) <= \<const0>\;
  LOCKSTEP_Master_Out(61) <= \<const0>\;
  LOCKSTEP_Master_Out(62) <= \<const0>\;
  LOCKSTEP_Master_Out(63) <= \<const0>\;
  LOCKSTEP_Master_Out(64) <= \<const0>\;
  LOCKSTEP_Master_Out(65) <= \<const0>\;
  LOCKSTEP_Master_Out(66) <= \<const0>\;
  LOCKSTEP_Master_Out(67) <= \<const0>\;
  LOCKSTEP_Master_Out(68) <= \<const0>\;
  LOCKSTEP_Master_Out(69) <= \<const0>\;
  LOCKSTEP_Master_Out(70) <= \<const0>\;
  LOCKSTEP_Master_Out(71) <= \<const0>\;
  LOCKSTEP_Master_Out(72) <= \<const0>\;
  LOCKSTEP_Master_Out(73) <= \<const0>\;
  LOCKSTEP_Master_Out(74) <= \<const0>\;
  LOCKSTEP_Master_Out(75) <= \<const0>\;
  LOCKSTEP_Master_Out(76) <= \<const0>\;
  LOCKSTEP_Master_Out(77) <= \<const0>\;
  LOCKSTEP_Master_Out(78) <= \<const0>\;
  LOCKSTEP_Master_Out(79) <= \<const0>\;
  LOCKSTEP_Master_Out(80) <= \<const0>\;
  LOCKSTEP_Master_Out(81) <= \<const0>\;
  LOCKSTEP_Master_Out(82) <= \<const0>\;
  LOCKSTEP_Master_Out(83) <= \<const0>\;
  LOCKSTEP_Master_Out(84) <= \<const0>\;
  LOCKSTEP_Master_Out(85) <= \<const0>\;
  LOCKSTEP_Master_Out(86) <= \<const0>\;
  LOCKSTEP_Master_Out(87) <= \<const0>\;
  LOCKSTEP_Master_Out(88) <= \<const0>\;
  LOCKSTEP_Master_Out(89) <= \<const0>\;
  LOCKSTEP_Master_Out(90) <= \<const0>\;
  LOCKSTEP_Master_Out(91) <= \<const0>\;
  LOCKSTEP_Master_Out(92) <= \<const0>\;
  LOCKSTEP_Master_Out(93) <= \<const0>\;
  LOCKSTEP_Master_Out(94) <= \<const0>\;
  LOCKSTEP_Master_Out(95) <= \<const0>\;
  LOCKSTEP_Master_Out(96) <= \<const0>\;
  LOCKSTEP_Master_Out(97) <= \<const0>\;
  LOCKSTEP_Master_Out(98) <= \<const0>\;
  LOCKSTEP_Master_Out(99) <= \<const0>\;
  LOCKSTEP_Master_Out(100) <= \<const0>\;
  LOCKSTEP_Master_Out(101) <= \<const0>\;
  LOCKSTEP_Master_Out(102) <= \<const0>\;
  LOCKSTEP_Master_Out(103) <= \<const0>\;
  LOCKSTEP_Master_Out(104) <= \<const0>\;
  LOCKSTEP_Master_Out(105) <= \<const0>\;
  LOCKSTEP_Master_Out(106) <= \<const0>\;
  LOCKSTEP_Master_Out(107) <= \<const0>\;
  LOCKSTEP_Master_Out(108) <= \<const0>\;
  LOCKSTEP_Master_Out(109) <= \<const0>\;
  LOCKSTEP_Master_Out(110) <= \<const0>\;
  LOCKSTEP_Master_Out(111) <= \<const0>\;
  LOCKSTEP_Master_Out(112) <= \<const0>\;
  LOCKSTEP_Master_Out(113) <= \<const0>\;
  LOCKSTEP_Master_Out(114) <= \<const0>\;
  LOCKSTEP_Master_Out(115) <= \<const0>\;
  LOCKSTEP_Master_Out(116) <= \<const0>\;
  LOCKSTEP_Master_Out(117) <= \<const0>\;
  LOCKSTEP_Master_Out(118) <= \<const0>\;
  LOCKSTEP_Master_Out(119) <= \<const0>\;
  LOCKSTEP_Master_Out(120) <= \<const0>\;
  LOCKSTEP_Master_Out(121) <= \<const0>\;
  LOCKSTEP_Master_Out(122) <= \<const0>\;
  LOCKSTEP_Master_Out(123) <= \<const0>\;
  LOCKSTEP_Master_Out(124) <= \<const0>\;
  LOCKSTEP_Master_Out(125) <= \<const0>\;
  LOCKSTEP_Master_Out(126) <= \<const0>\;
  LOCKSTEP_Master_Out(127) <= \<const0>\;
  LOCKSTEP_Master_Out(128) <= \<const0>\;
  LOCKSTEP_Master_Out(129) <= \<const0>\;
  LOCKSTEP_Master_Out(130) <= \<const0>\;
  LOCKSTEP_Master_Out(131) <= \<const0>\;
  LOCKSTEP_Master_Out(132) <= \<const0>\;
  LOCKSTEP_Master_Out(133) <= \<const0>\;
  LOCKSTEP_Master_Out(134) <= \<const0>\;
  LOCKSTEP_Master_Out(135) <= \<const0>\;
  LOCKSTEP_Master_Out(136) <= \<const0>\;
  LOCKSTEP_Master_Out(137) <= \<const0>\;
  LOCKSTEP_Master_Out(138) <= \<const0>\;
  LOCKSTEP_Master_Out(139) <= \<const0>\;
  LOCKSTEP_Master_Out(140) <= \<const0>\;
  LOCKSTEP_Master_Out(141) <= \<const0>\;
  LOCKSTEP_Master_Out(142) <= \<const0>\;
  LOCKSTEP_Master_Out(143) <= \<const0>\;
  LOCKSTEP_Master_Out(144) <= \<const0>\;
  LOCKSTEP_Master_Out(145) <= \<const0>\;
  LOCKSTEP_Master_Out(146) <= \<const0>\;
  LOCKSTEP_Master_Out(147) <= \<const0>\;
  LOCKSTEP_Master_Out(148) <= \<const0>\;
  LOCKSTEP_Master_Out(149) <= \<const0>\;
  LOCKSTEP_Master_Out(150) <= \<const0>\;
  LOCKSTEP_Master_Out(151) <= \<const0>\;
  LOCKSTEP_Master_Out(152) <= \<const0>\;
  LOCKSTEP_Master_Out(153) <= \<const0>\;
  LOCKSTEP_Master_Out(154) <= \<const0>\;
  LOCKSTEP_Master_Out(155) <= \<const0>\;
  LOCKSTEP_Master_Out(156) <= \<const0>\;
  LOCKSTEP_Master_Out(157) <= \<const0>\;
  LOCKSTEP_Master_Out(158) <= \<const0>\;
  LOCKSTEP_Master_Out(159) <= \<const0>\;
  LOCKSTEP_Master_Out(160) <= \<const0>\;
  LOCKSTEP_Master_Out(161) <= \<const0>\;
  LOCKSTEP_Master_Out(162) <= \<const0>\;
  LOCKSTEP_Master_Out(163) <= \<const0>\;
  LOCKSTEP_Master_Out(164) <= \<const0>\;
  LOCKSTEP_Master_Out(165) <= \<const0>\;
  LOCKSTEP_Master_Out(166) <= \<const0>\;
  LOCKSTEP_Master_Out(167) <= \<const0>\;
  LOCKSTEP_Master_Out(168) <= \<const0>\;
  LOCKSTEP_Master_Out(169) <= \<const0>\;
  LOCKSTEP_Master_Out(170) <= \<const0>\;
  LOCKSTEP_Master_Out(171) <= \<const0>\;
  LOCKSTEP_Master_Out(172) <= \<const0>\;
  LOCKSTEP_Master_Out(173) <= \<const0>\;
  LOCKSTEP_Master_Out(174) <= \<const0>\;
  LOCKSTEP_Master_Out(175) <= \<const0>\;
  LOCKSTEP_Master_Out(176) <= \<const0>\;
  LOCKSTEP_Master_Out(177) <= \<const0>\;
  LOCKSTEP_Master_Out(178) <= \<const0>\;
  LOCKSTEP_Master_Out(179) <= \<const0>\;
  LOCKSTEP_Master_Out(180) <= \<const0>\;
  LOCKSTEP_Master_Out(181) <= \<const0>\;
  LOCKSTEP_Master_Out(182) <= \<const0>\;
  LOCKSTEP_Master_Out(183) <= \<const0>\;
  LOCKSTEP_Master_Out(184) <= \<const0>\;
  LOCKSTEP_Master_Out(185) <= \<const0>\;
  LOCKSTEP_Master_Out(186) <= \<const0>\;
  LOCKSTEP_Master_Out(187) <= \<const0>\;
  LOCKSTEP_Master_Out(188) <= \<const0>\;
  LOCKSTEP_Master_Out(189) <= \<const0>\;
  LOCKSTEP_Master_Out(190) <= \<const0>\;
  LOCKSTEP_Master_Out(191) <= \<const0>\;
  LOCKSTEP_Master_Out(192) <= \<const0>\;
  LOCKSTEP_Master_Out(193) <= \<const0>\;
  LOCKSTEP_Master_Out(194) <= \<const0>\;
  LOCKSTEP_Master_Out(195) <= \<const0>\;
  LOCKSTEP_Master_Out(196) <= \<const0>\;
  LOCKSTEP_Master_Out(197) <= \<const0>\;
  LOCKSTEP_Master_Out(198) <= \<const0>\;
  LOCKSTEP_Master_Out(199) <= \<const0>\;
  LOCKSTEP_Master_Out(200) <= \<const0>\;
  LOCKSTEP_Master_Out(201) <= \<const0>\;
  LOCKSTEP_Master_Out(202) <= \<const0>\;
  LOCKSTEP_Master_Out(203) <= \<const0>\;
  LOCKSTEP_Master_Out(204) <= \<const0>\;
  LOCKSTEP_Master_Out(205) <= \<const0>\;
  LOCKSTEP_Master_Out(206) <= \<const0>\;
  LOCKSTEP_Master_Out(207) <= \<const0>\;
  LOCKSTEP_Master_Out(208) <= \<const0>\;
  LOCKSTEP_Master_Out(209) <= \<const0>\;
  LOCKSTEP_Master_Out(210) <= \<const0>\;
  LOCKSTEP_Master_Out(211) <= \<const0>\;
  LOCKSTEP_Master_Out(212) <= \<const0>\;
  LOCKSTEP_Master_Out(213) <= \<const0>\;
  LOCKSTEP_Master_Out(214) <= \<const0>\;
  LOCKSTEP_Master_Out(215) <= \<const0>\;
  LOCKSTEP_Master_Out(216) <= \<const0>\;
  LOCKSTEP_Master_Out(217) <= \<const0>\;
  LOCKSTEP_Master_Out(218) <= \<const0>\;
  LOCKSTEP_Master_Out(219) <= \<const0>\;
  LOCKSTEP_Master_Out(220) <= \<const0>\;
  LOCKSTEP_Master_Out(221) <= \<const0>\;
  LOCKSTEP_Master_Out(222) <= \<const0>\;
  LOCKSTEP_Master_Out(223) <= \<const0>\;
  LOCKSTEP_Master_Out(224) <= \<const0>\;
  LOCKSTEP_Master_Out(225) <= \<const0>\;
  LOCKSTEP_Master_Out(226) <= \<const0>\;
  LOCKSTEP_Master_Out(227) <= \<const0>\;
  LOCKSTEP_Master_Out(228) <= \<const0>\;
  LOCKSTEP_Master_Out(229) <= \<const0>\;
  LOCKSTEP_Master_Out(230) <= \<const0>\;
  LOCKSTEP_Master_Out(231) <= \<const0>\;
  LOCKSTEP_Master_Out(232) <= \<const0>\;
  LOCKSTEP_Master_Out(233) <= \<const0>\;
  LOCKSTEP_Master_Out(234) <= \<const0>\;
  LOCKSTEP_Master_Out(235) <= \<const0>\;
  LOCKSTEP_Master_Out(236) <= \<const0>\;
  LOCKSTEP_Master_Out(237) <= \<const0>\;
  LOCKSTEP_Master_Out(238) <= \<const0>\;
  LOCKSTEP_Master_Out(239) <= \<const0>\;
  LOCKSTEP_Master_Out(240) <= \<const0>\;
  LOCKSTEP_Master_Out(241) <= \<const0>\;
  LOCKSTEP_Master_Out(242) <= \<const0>\;
  LOCKSTEP_Master_Out(243) <= \<const0>\;
  LOCKSTEP_Master_Out(244) <= \<const0>\;
  LOCKSTEP_Master_Out(245) <= \<const0>\;
  LOCKSTEP_Master_Out(246) <= \<const0>\;
  LOCKSTEP_Master_Out(247) <= \<const0>\;
  LOCKSTEP_Master_Out(248) <= \<const0>\;
  LOCKSTEP_Master_Out(249) <= \<const0>\;
  LOCKSTEP_Master_Out(250) <= \<const0>\;
  LOCKSTEP_Master_Out(251) <= \<const0>\;
  LOCKSTEP_Master_Out(252) <= \<const0>\;
  LOCKSTEP_Master_Out(253) <= \<const0>\;
  LOCKSTEP_Master_Out(254) <= \<const0>\;
  LOCKSTEP_Master_Out(255) <= \<const0>\;
  LOCKSTEP_Master_Out(256) <= \<const0>\;
  LOCKSTEP_Master_Out(257) <= \<const0>\;
  LOCKSTEP_Master_Out(258) <= \<const0>\;
  LOCKSTEP_Master_Out(259) <= \<const0>\;
  LOCKSTEP_Master_Out(260) <= \<const0>\;
  LOCKSTEP_Master_Out(261) <= \<const0>\;
  LOCKSTEP_Master_Out(262) <= \<const0>\;
  LOCKSTEP_Master_Out(263) <= \<const0>\;
  LOCKSTEP_Master_Out(264) <= \<const0>\;
  LOCKSTEP_Master_Out(265) <= \<const0>\;
  LOCKSTEP_Master_Out(266) <= \<const0>\;
  LOCKSTEP_Master_Out(267) <= \<const0>\;
  LOCKSTEP_Master_Out(268) <= \<const0>\;
  LOCKSTEP_Master_Out(269) <= \<const0>\;
  LOCKSTEP_Master_Out(270) <= \<const0>\;
  LOCKSTEP_Master_Out(271) <= \<const0>\;
  LOCKSTEP_Master_Out(272) <= \<const0>\;
  LOCKSTEP_Master_Out(273) <= \<const0>\;
  LOCKSTEP_Master_Out(274) <= \<const0>\;
  LOCKSTEP_Master_Out(275) <= \<const0>\;
  LOCKSTEP_Master_Out(276) <= \<const0>\;
  LOCKSTEP_Master_Out(277) <= \<const0>\;
  LOCKSTEP_Master_Out(278) <= \<const0>\;
  LOCKSTEP_Master_Out(279) <= \<const0>\;
  LOCKSTEP_Master_Out(280) <= \<const0>\;
  LOCKSTEP_Master_Out(281) <= \<const0>\;
  LOCKSTEP_Master_Out(282) <= \<const0>\;
  LOCKSTEP_Master_Out(283) <= \<const0>\;
  LOCKSTEP_Master_Out(284) <= \<const0>\;
  LOCKSTEP_Master_Out(285) <= \<const0>\;
  LOCKSTEP_Master_Out(286) <= \<const0>\;
  LOCKSTEP_Master_Out(287) <= \<const0>\;
  LOCKSTEP_Master_Out(288) <= \<const0>\;
  LOCKSTEP_Master_Out(289) <= \<const0>\;
  LOCKSTEP_Master_Out(290) <= \<const0>\;
  LOCKSTEP_Master_Out(291) <= \<const0>\;
  LOCKSTEP_Master_Out(292) <= \<const0>\;
  LOCKSTEP_Master_Out(293) <= \<const0>\;
  LOCKSTEP_Master_Out(294) <= \<const0>\;
  LOCKSTEP_Master_Out(295) <= \<const0>\;
  LOCKSTEP_Master_Out(296) <= \<const0>\;
  LOCKSTEP_Master_Out(297) <= \<const0>\;
  LOCKSTEP_Master_Out(298) <= \<const0>\;
  LOCKSTEP_Master_Out(299) <= \<const0>\;
  LOCKSTEP_Master_Out(300) <= \<const0>\;
  LOCKSTEP_Master_Out(301) <= \<const0>\;
  LOCKSTEP_Master_Out(302) <= \<const0>\;
  LOCKSTEP_Master_Out(303) <= \<const0>\;
  LOCKSTEP_Master_Out(304) <= \<const0>\;
  LOCKSTEP_Master_Out(305) <= \<const0>\;
  LOCKSTEP_Master_Out(306) <= \<const0>\;
  LOCKSTEP_Master_Out(307) <= \<const0>\;
  LOCKSTEP_Master_Out(308) <= \<const0>\;
  LOCKSTEP_Master_Out(309) <= \<const0>\;
  LOCKSTEP_Master_Out(310) <= \<const0>\;
  LOCKSTEP_Master_Out(311) <= \<const0>\;
  LOCKSTEP_Master_Out(312) <= \<const0>\;
  LOCKSTEP_Master_Out(313) <= \<const0>\;
  LOCKSTEP_Master_Out(314) <= \<const0>\;
  LOCKSTEP_Master_Out(315) <= \<const0>\;
  LOCKSTEP_Master_Out(316) <= \<const0>\;
  LOCKSTEP_Master_Out(317) <= \<const0>\;
  LOCKSTEP_Master_Out(318) <= \<const0>\;
  LOCKSTEP_Master_Out(319) <= \<const0>\;
  LOCKSTEP_Master_Out(320) <= \<const0>\;
  LOCKSTEP_Master_Out(321) <= \<const0>\;
  LOCKSTEP_Master_Out(322) <= \<const0>\;
  LOCKSTEP_Master_Out(323) <= \<const0>\;
  LOCKSTEP_Master_Out(324) <= \<const0>\;
  LOCKSTEP_Master_Out(325) <= \<const0>\;
  LOCKSTEP_Master_Out(326) <= \<const0>\;
  LOCKSTEP_Master_Out(327) <= \<const0>\;
  LOCKSTEP_Master_Out(328) <= \<const0>\;
  LOCKSTEP_Master_Out(329) <= \<const0>\;
  LOCKSTEP_Master_Out(330) <= \<const0>\;
  LOCKSTEP_Master_Out(331) <= \<const0>\;
  LOCKSTEP_Master_Out(332) <= \<const0>\;
  LOCKSTEP_Master_Out(333) <= \<const0>\;
  LOCKSTEP_Master_Out(334) <= \<const0>\;
  LOCKSTEP_Master_Out(335) <= \<const0>\;
  LOCKSTEP_Master_Out(336) <= \<const0>\;
  LOCKSTEP_Master_Out(337) <= \<const0>\;
  LOCKSTEP_Master_Out(338) <= \<const0>\;
  LOCKSTEP_Master_Out(339) <= \<const0>\;
  LOCKSTEP_Master_Out(340) <= \<const0>\;
  LOCKSTEP_Master_Out(341) <= \<const0>\;
  LOCKSTEP_Master_Out(342) <= \<const0>\;
  LOCKSTEP_Master_Out(343) <= \<const0>\;
  LOCKSTEP_Master_Out(344) <= \<const0>\;
  LOCKSTEP_Master_Out(345) <= \<const0>\;
  LOCKSTEP_Master_Out(346) <= \<const0>\;
  LOCKSTEP_Master_Out(347) <= \<const0>\;
  LOCKSTEP_Master_Out(348) <= \<const0>\;
  LOCKSTEP_Master_Out(349) <= \<const0>\;
  LOCKSTEP_Master_Out(350) <= \<const0>\;
  LOCKSTEP_Master_Out(351) <= \<const0>\;
  LOCKSTEP_Master_Out(352) <= \<const0>\;
  LOCKSTEP_Master_Out(353) <= \<const0>\;
  LOCKSTEP_Master_Out(354) <= \<const0>\;
  LOCKSTEP_Master_Out(355) <= \<const0>\;
  LOCKSTEP_Master_Out(356) <= \<const0>\;
  LOCKSTEP_Master_Out(357) <= \<const0>\;
  LOCKSTEP_Master_Out(358) <= \<const0>\;
  LOCKSTEP_Master_Out(359) <= \<const0>\;
  LOCKSTEP_Master_Out(360) <= \<const0>\;
  LOCKSTEP_Master_Out(361) <= \<const0>\;
  LOCKSTEP_Master_Out(362) <= \<const0>\;
  LOCKSTEP_Master_Out(363) <= \<const0>\;
  LOCKSTEP_Master_Out(364) <= \<const0>\;
  LOCKSTEP_Master_Out(365) <= \<const0>\;
  LOCKSTEP_Master_Out(366) <= \<const0>\;
  LOCKSTEP_Master_Out(367) <= \<const0>\;
  LOCKSTEP_Master_Out(368) <= \<const0>\;
  LOCKSTEP_Master_Out(369) <= \<const0>\;
  LOCKSTEP_Master_Out(370) <= \<const0>\;
  LOCKSTEP_Master_Out(371) <= \<const0>\;
  LOCKSTEP_Master_Out(372) <= \<const0>\;
  LOCKSTEP_Master_Out(373) <= \<const0>\;
  LOCKSTEP_Master_Out(374) <= \<const0>\;
  LOCKSTEP_Master_Out(375) <= \<const0>\;
  LOCKSTEP_Master_Out(376) <= \<const0>\;
  LOCKSTEP_Master_Out(377) <= \<const0>\;
  LOCKSTEP_Master_Out(378) <= \<const0>\;
  LOCKSTEP_Master_Out(379) <= \<const0>\;
  LOCKSTEP_Master_Out(380) <= \<const0>\;
  LOCKSTEP_Master_Out(381) <= \<const0>\;
  LOCKSTEP_Master_Out(382) <= \<const0>\;
  LOCKSTEP_Master_Out(383) <= \<const0>\;
  LOCKSTEP_Master_Out(384) <= \<const0>\;
  LOCKSTEP_Master_Out(385) <= \<const0>\;
  LOCKSTEP_Master_Out(386) <= \<const0>\;
  LOCKSTEP_Master_Out(387) <= \<const0>\;
  LOCKSTEP_Master_Out(388) <= \<const0>\;
  LOCKSTEP_Master_Out(389) <= \<const0>\;
  LOCKSTEP_Master_Out(390) <= \<const0>\;
  LOCKSTEP_Master_Out(391) <= \<const0>\;
  LOCKSTEP_Master_Out(392) <= \<const0>\;
  LOCKSTEP_Master_Out(393) <= \<const0>\;
  LOCKSTEP_Master_Out(394) <= \<const0>\;
  LOCKSTEP_Master_Out(395) <= \<const0>\;
  LOCKSTEP_Master_Out(396) <= \<const0>\;
  LOCKSTEP_Master_Out(397) <= \<const0>\;
  LOCKSTEP_Master_Out(398) <= \<const0>\;
  LOCKSTEP_Master_Out(399) <= \<const0>\;
  LOCKSTEP_Master_Out(400) <= \<const0>\;
  LOCKSTEP_Master_Out(401) <= \<const0>\;
  LOCKSTEP_Master_Out(402) <= \<const0>\;
  LOCKSTEP_Master_Out(403) <= \<const0>\;
  LOCKSTEP_Master_Out(404) <= \<const0>\;
  LOCKSTEP_Master_Out(405) <= \<const0>\;
  LOCKSTEP_Master_Out(406) <= \<const0>\;
  LOCKSTEP_Master_Out(407) <= \<const0>\;
  LOCKSTEP_Master_Out(408) <= \<const0>\;
  LOCKSTEP_Master_Out(409) <= \<const0>\;
  LOCKSTEP_Master_Out(410) <= \<const0>\;
  LOCKSTEP_Master_Out(411) <= \<const0>\;
  LOCKSTEP_Master_Out(412) <= \<const0>\;
  LOCKSTEP_Master_Out(413) <= \<const0>\;
  LOCKSTEP_Master_Out(414) <= \<const0>\;
  LOCKSTEP_Master_Out(415) <= \<const0>\;
  LOCKSTEP_Master_Out(416) <= \<const0>\;
  LOCKSTEP_Master_Out(417) <= \<const0>\;
  LOCKSTEP_Master_Out(418) <= \<const0>\;
  LOCKSTEP_Master_Out(419) <= \<const0>\;
  LOCKSTEP_Master_Out(420) <= \<const0>\;
  LOCKSTEP_Master_Out(421) <= \<const0>\;
  LOCKSTEP_Master_Out(422) <= \<const0>\;
  LOCKSTEP_Master_Out(423) <= \<const0>\;
  LOCKSTEP_Master_Out(424) <= \<const0>\;
  LOCKSTEP_Master_Out(425) <= \<const0>\;
  LOCKSTEP_Master_Out(426) <= \<const0>\;
  LOCKSTEP_Master_Out(427) <= \<const0>\;
  LOCKSTEP_Master_Out(428) <= \<const0>\;
  LOCKSTEP_Master_Out(429) <= \<const0>\;
  LOCKSTEP_Master_Out(430) <= \<const0>\;
  LOCKSTEP_Master_Out(431) <= \<const0>\;
  LOCKSTEP_Master_Out(432) <= \<const0>\;
  LOCKSTEP_Master_Out(433) <= \<const0>\;
  LOCKSTEP_Master_Out(434) <= \<const0>\;
  LOCKSTEP_Master_Out(435) <= \<const0>\;
  LOCKSTEP_Master_Out(436) <= \<const0>\;
  LOCKSTEP_Master_Out(437) <= \<const0>\;
  LOCKSTEP_Master_Out(438) <= \<const0>\;
  LOCKSTEP_Master_Out(439) <= \<const0>\;
  LOCKSTEP_Master_Out(440) <= \<const0>\;
  LOCKSTEP_Master_Out(441) <= \<const0>\;
  LOCKSTEP_Master_Out(442) <= \<const0>\;
  LOCKSTEP_Master_Out(443) <= \<const0>\;
  LOCKSTEP_Master_Out(444) <= \<const0>\;
  LOCKSTEP_Master_Out(445) <= \<const0>\;
  LOCKSTEP_Master_Out(446) <= \<const0>\;
  LOCKSTEP_Master_Out(447) <= \<const0>\;
  LOCKSTEP_Master_Out(448) <= \<const0>\;
  LOCKSTEP_Master_Out(449) <= \<const0>\;
  LOCKSTEP_Master_Out(450) <= \<const0>\;
  LOCKSTEP_Master_Out(451) <= \<const0>\;
  LOCKSTEP_Master_Out(452) <= \<const0>\;
  LOCKSTEP_Master_Out(453) <= \<const0>\;
  LOCKSTEP_Master_Out(454) <= \<const0>\;
  LOCKSTEP_Master_Out(455) <= \<const0>\;
  LOCKSTEP_Master_Out(456) <= \<const0>\;
  LOCKSTEP_Master_Out(457) <= \<const0>\;
  LOCKSTEP_Master_Out(458) <= \<const0>\;
  LOCKSTEP_Master_Out(459) <= \<const0>\;
  LOCKSTEP_Master_Out(460) <= \<const0>\;
  LOCKSTEP_Master_Out(461) <= \<const0>\;
  LOCKSTEP_Master_Out(462) <= \<const0>\;
  LOCKSTEP_Master_Out(463) <= \<const0>\;
  LOCKSTEP_Master_Out(464) <= \<const0>\;
  LOCKSTEP_Master_Out(465) <= \<const0>\;
  LOCKSTEP_Master_Out(466) <= \<const0>\;
  LOCKSTEP_Master_Out(467) <= \<const0>\;
  LOCKSTEP_Master_Out(468) <= \<const0>\;
  LOCKSTEP_Master_Out(469) <= \<const0>\;
  LOCKSTEP_Master_Out(470) <= \<const0>\;
  LOCKSTEP_Master_Out(471) <= \<const0>\;
  LOCKSTEP_Master_Out(472) <= \<const0>\;
  LOCKSTEP_Master_Out(473) <= \<const0>\;
  LOCKSTEP_Master_Out(474) <= \<const0>\;
  LOCKSTEP_Master_Out(475) <= \<const0>\;
  LOCKSTEP_Master_Out(476) <= \<const0>\;
  LOCKSTEP_Master_Out(477) <= \<const0>\;
  LOCKSTEP_Master_Out(478) <= \<const0>\;
  LOCKSTEP_Master_Out(479) <= \<const0>\;
  LOCKSTEP_Master_Out(480) <= \<const0>\;
  LOCKSTEP_Master_Out(481) <= \<const0>\;
  LOCKSTEP_Master_Out(482) <= \<const0>\;
  LOCKSTEP_Master_Out(483) <= \<const0>\;
  LOCKSTEP_Master_Out(484) <= \<const0>\;
  LOCKSTEP_Master_Out(485) <= \<const0>\;
  LOCKSTEP_Master_Out(486) <= \<const0>\;
  LOCKSTEP_Master_Out(487) <= \<const0>\;
  LOCKSTEP_Master_Out(488) <= \<const0>\;
  LOCKSTEP_Master_Out(489) <= \<const0>\;
  LOCKSTEP_Master_Out(490) <= \<const0>\;
  LOCKSTEP_Master_Out(491) <= \<const0>\;
  LOCKSTEP_Master_Out(492) <= \<const0>\;
  LOCKSTEP_Master_Out(493) <= \<const0>\;
  LOCKSTEP_Master_Out(494) <= \<const0>\;
  LOCKSTEP_Master_Out(495) <= \<const0>\;
  LOCKSTEP_Master_Out(496) <= \<const0>\;
  LOCKSTEP_Master_Out(497) <= \<const0>\;
  LOCKSTEP_Master_Out(498) <= \<const0>\;
  LOCKSTEP_Master_Out(499) <= \<const0>\;
  LOCKSTEP_Master_Out(500) <= \<const0>\;
  LOCKSTEP_Master_Out(501) <= \<const0>\;
  LOCKSTEP_Master_Out(502) <= \<const0>\;
  LOCKSTEP_Master_Out(503) <= \<const0>\;
  LOCKSTEP_Master_Out(504) <= \<const0>\;
  LOCKSTEP_Master_Out(505) <= \<const0>\;
  LOCKSTEP_Master_Out(506) <= \<const0>\;
  LOCKSTEP_Master_Out(507) <= \<const0>\;
  LOCKSTEP_Master_Out(508) <= \<const0>\;
  LOCKSTEP_Master_Out(509) <= \<const0>\;
  LOCKSTEP_Master_Out(510) <= \<const0>\;
  LOCKSTEP_Master_Out(511) <= \<const0>\;
  LOCKSTEP_Master_Out(512) <= \<const0>\;
  LOCKSTEP_Master_Out(513) <= \<const0>\;
  LOCKSTEP_Master_Out(514) <= \<const0>\;
  LOCKSTEP_Master_Out(515) <= \<const0>\;
  LOCKSTEP_Master_Out(516) <= \<const0>\;
  LOCKSTEP_Master_Out(517) <= \<const0>\;
  LOCKSTEP_Master_Out(518) <= \<const0>\;
  LOCKSTEP_Master_Out(519) <= \<const0>\;
  LOCKSTEP_Master_Out(520) <= \<const0>\;
  LOCKSTEP_Master_Out(521) <= \<const0>\;
  LOCKSTEP_Master_Out(522) <= \<const0>\;
  LOCKSTEP_Master_Out(523) <= \<const0>\;
  LOCKSTEP_Master_Out(524) <= \<const0>\;
  LOCKSTEP_Master_Out(525) <= \<const0>\;
  LOCKSTEP_Master_Out(526) <= \<const0>\;
  LOCKSTEP_Master_Out(527) <= \<const0>\;
  LOCKSTEP_Master_Out(528) <= \<const0>\;
  LOCKSTEP_Master_Out(529) <= \<const0>\;
  LOCKSTEP_Master_Out(530) <= \<const0>\;
  LOCKSTEP_Master_Out(531) <= \<const0>\;
  LOCKSTEP_Master_Out(532) <= \<const0>\;
  LOCKSTEP_Master_Out(533) <= \<const0>\;
  LOCKSTEP_Master_Out(534) <= \<const0>\;
  LOCKSTEP_Master_Out(535) <= \<const0>\;
  LOCKSTEP_Master_Out(536) <= \<const0>\;
  LOCKSTEP_Master_Out(537) <= \<const0>\;
  LOCKSTEP_Master_Out(538) <= \<const0>\;
  LOCKSTEP_Master_Out(539) <= \<const0>\;
  LOCKSTEP_Master_Out(540) <= \<const0>\;
  LOCKSTEP_Master_Out(541) <= \<const0>\;
  LOCKSTEP_Master_Out(542) <= \<const0>\;
  LOCKSTEP_Master_Out(543) <= \<const0>\;
  LOCKSTEP_Master_Out(544) <= \<const0>\;
  LOCKSTEP_Master_Out(545) <= \<const0>\;
  LOCKSTEP_Master_Out(546) <= \<const0>\;
  LOCKSTEP_Master_Out(547) <= \<const0>\;
  LOCKSTEP_Master_Out(548) <= \<const0>\;
  LOCKSTEP_Master_Out(549) <= \<const0>\;
  LOCKSTEP_Master_Out(550) <= \<const0>\;
  LOCKSTEP_Master_Out(551) <= \<const0>\;
  LOCKSTEP_Master_Out(552) <= \<const0>\;
  LOCKSTEP_Master_Out(553) <= \<const0>\;
  LOCKSTEP_Master_Out(554) <= \<const0>\;
  LOCKSTEP_Master_Out(555) <= \<const0>\;
  LOCKSTEP_Master_Out(556) <= \<const0>\;
  LOCKSTEP_Master_Out(557) <= \<const0>\;
  LOCKSTEP_Master_Out(558) <= \<const0>\;
  LOCKSTEP_Master_Out(559) <= \<const0>\;
  LOCKSTEP_Master_Out(560) <= \<const0>\;
  LOCKSTEP_Master_Out(561) <= \<const0>\;
  LOCKSTEP_Master_Out(562) <= \<const0>\;
  LOCKSTEP_Master_Out(563) <= \<const0>\;
  LOCKSTEP_Master_Out(564) <= \<const0>\;
  LOCKSTEP_Master_Out(565) <= \<const0>\;
  LOCKSTEP_Master_Out(566) <= \<const0>\;
  LOCKSTEP_Master_Out(567) <= \<const0>\;
  LOCKSTEP_Master_Out(568) <= \<const0>\;
  LOCKSTEP_Master_Out(569) <= \<const0>\;
  LOCKSTEP_Master_Out(570) <= \<const0>\;
  LOCKSTEP_Master_Out(571) <= \<const0>\;
  LOCKSTEP_Master_Out(572) <= \<const0>\;
  LOCKSTEP_Master_Out(573) <= \<const0>\;
  LOCKSTEP_Master_Out(574) <= \<const0>\;
  LOCKSTEP_Master_Out(575) <= \<const0>\;
  LOCKSTEP_Master_Out(576) <= \<const0>\;
  LOCKSTEP_Master_Out(577) <= \<const0>\;
  LOCKSTEP_Master_Out(578) <= \<const0>\;
  LOCKSTEP_Master_Out(579) <= \<const0>\;
  LOCKSTEP_Master_Out(580) <= \<const0>\;
  LOCKSTEP_Master_Out(581) <= \<const0>\;
  LOCKSTEP_Master_Out(582) <= \<const0>\;
  LOCKSTEP_Master_Out(583) <= \<const0>\;
  LOCKSTEP_Master_Out(584) <= \<const0>\;
  LOCKSTEP_Master_Out(585) <= \<const0>\;
  LOCKSTEP_Master_Out(586) <= \<const0>\;
  LOCKSTEP_Master_Out(587) <= \<const0>\;
  LOCKSTEP_Master_Out(588) <= \<const0>\;
  LOCKSTEP_Master_Out(589) <= \<const0>\;
  LOCKSTEP_Master_Out(590) <= \<const0>\;
  LOCKSTEP_Master_Out(591) <= \<const0>\;
  LOCKSTEP_Master_Out(592) <= \<const0>\;
  LOCKSTEP_Master_Out(593) <= \<const0>\;
  LOCKSTEP_Master_Out(594) <= \<const0>\;
  LOCKSTEP_Master_Out(595) <= \<const0>\;
  LOCKSTEP_Master_Out(596) <= \<const0>\;
  LOCKSTEP_Master_Out(597) <= \<const0>\;
  LOCKSTEP_Master_Out(598) <= \<const0>\;
  LOCKSTEP_Master_Out(599) <= \<const0>\;
  LOCKSTEP_Master_Out(600) <= \<const0>\;
  LOCKSTEP_Master_Out(601) <= \<const0>\;
  LOCKSTEP_Master_Out(602) <= \<const0>\;
  LOCKSTEP_Master_Out(603) <= \<const0>\;
  LOCKSTEP_Master_Out(604) <= \<const0>\;
  LOCKSTEP_Master_Out(605) <= \<const0>\;
  LOCKSTEP_Master_Out(606) <= \<const0>\;
  LOCKSTEP_Master_Out(607) <= \<const0>\;
  LOCKSTEP_Master_Out(608) <= \<const0>\;
  LOCKSTEP_Master_Out(609) <= \<const0>\;
  LOCKSTEP_Master_Out(610) <= \<const0>\;
  LOCKSTEP_Master_Out(611) <= \<const0>\;
  LOCKSTEP_Master_Out(612) <= \<const0>\;
  LOCKSTEP_Master_Out(613) <= \<const0>\;
  LOCKSTEP_Master_Out(614) <= \<const0>\;
  LOCKSTEP_Master_Out(615) <= \<const0>\;
  LOCKSTEP_Master_Out(616) <= \<const0>\;
  LOCKSTEP_Master_Out(617) <= \<const0>\;
  LOCKSTEP_Master_Out(618) <= \<const0>\;
  LOCKSTEP_Master_Out(619) <= \<const0>\;
  LOCKSTEP_Master_Out(620) <= \<const0>\;
  LOCKSTEP_Master_Out(621) <= \<const0>\;
  LOCKSTEP_Master_Out(622) <= \<const0>\;
  LOCKSTEP_Master_Out(623) <= \<const0>\;
  LOCKSTEP_Master_Out(624) <= \<const0>\;
  LOCKSTEP_Master_Out(625) <= \<const0>\;
  LOCKSTEP_Master_Out(626) <= \<const0>\;
  LOCKSTEP_Master_Out(627) <= \<const0>\;
  LOCKSTEP_Master_Out(628) <= \<const0>\;
  LOCKSTEP_Master_Out(629) <= \<const0>\;
  LOCKSTEP_Master_Out(630) <= \<const0>\;
  LOCKSTEP_Master_Out(631) <= \<const0>\;
  LOCKSTEP_Master_Out(632) <= \<const0>\;
  LOCKSTEP_Master_Out(633) <= \<const0>\;
  LOCKSTEP_Master_Out(634) <= \<const0>\;
  LOCKSTEP_Master_Out(635) <= \<const0>\;
  LOCKSTEP_Master_Out(636) <= \<const0>\;
  LOCKSTEP_Master_Out(637) <= \<const0>\;
  LOCKSTEP_Master_Out(638) <= \<const0>\;
  LOCKSTEP_Master_Out(639) <= \<const0>\;
  LOCKSTEP_Master_Out(640) <= \<const0>\;
  LOCKSTEP_Master_Out(641) <= \<const0>\;
  LOCKSTEP_Master_Out(642) <= \<const0>\;
  LOCKSTEP_Master_Out(643) <= \<const0>\;
  LOCKSTEP_Master_Out(644) <= \<const0>\;
  LOCKSTEP_Master_Out(645) <= \<const0>\;
  LOCKSTEP_Master_Out(646) <= \<const0>\;
  LOCKSTEP_Master_Out(647) <= \<const0>\;
  LOCKSTEP_Master_Out(648) <= \<const0>\;
  LOCKSTEP_Master_Out(649) <= \<const0>\;
  LOCKSTEP_Master_Out(650) <= \<const0>\;
  LOCKSTEP_Master_Out(651) <= \<const0>\;
  LOCKSTEP_Master_Out(652) <= \<const0>\;
  LOCKSTEP_Master_Out(653) <= \<const0>\;
  LOCKSTEP_Master_Out(654) <= \<const0>\;
  LOCKSTEP_Master_Out(655) <= \<const0>\;
  LOCKSTEP_Master_Out(656) <= \<const0>\;
  LOCKSTEP_Master_Out(657) <= \<const0>\;
  LOCKSTEP_Master_Out(658) <= \<const0>\;
  LOCKSTEP_Master_Out(659) <= \<const0>\;
  LOCKSTEP_Master_Out(660) <= \<const0>\;
  LOCKSTEP_Master_Out(661) <= \<const0>\;
  LOCKSTEP_Master_Out(662) <= \<const0>\;
  LOCKSTEP_Master_Out(663) <= \<const0>\;
  LOCKSTEP_Master_Out(664) <= \<const0>\;
  LOCKSTEP_Master_Out(665) <= \<const0>\;
  LOCKSTEP_Master_Out(666) <= \<const0>\;
  LOCKSTEP_Master_Out(667) <= \<const0>\;
  LOCKSTEP_Master_Out(668) <= \<const0>\;
  LOCKSTEP_Master_Out(669) <= \<const0>\;
  LOCKSTEP_Master_Out(670) <= \<const0>\;
  LOCKSTEP_Master_Out(671) <= \<const0>\;
  LOCKSTEP_Master_Out(672) <= \<const0>\;
  LOCKSTEP_Master_Out(673) <= \<const0>\;
  LOCKSTEP_Master_Out(674) <= \<const0>\;
  LOCKSTEP_Master_Out(675) <= \<const0>\;
  LOCKSTEP_Master_Out(676) <= \<const0>\;
  LOCKSTEP_Master_Out(677) <= \<const0>\;
  LOCKSTEP_Master_Out(678) <= \<const0>\;
  LOCKSTEP_Master_Out(679) <= \<const0>\;
  LOCKSTEP_Master_Out(680) <= \<const0>\;
  LOCKSTEP_Master_Out(681) <= \<const0>\;
  LOCKSTEP_Master_Out(682) <= \<const0>\;
  LOCKSTEP_Master_Out(683) <= \<const0>\;
  LOCKSTEP_Master_Out(684) <= \<const0>\;
  LOCKSTEP_Master_Out(685) <= \<const0>\;
  LOCKSTEP_Master_Out(686) <= \<const0>\;
  LOCKSTEP_Master_Out(687) <= \<const0>\;
  LOCKSTEP_Master_Out(688) <= \<const0>\;
  LOCKSTEP_Master_Out(689) <= \<const0>\;
  LOCKSTEP_Master_Out(690) <= \<const0>\;
  LOCKSTEP_Master_Out(691) <= \<const0>\;
  LOCKSTEP_Master_Out(692) <= \<const0>\;
  LOCKSTEP_Master_Out(693) <= \<const0>\;
  LOCKSTEP_Master_Out(694) <= \<const0>\;
  LOCKSTEP_Master_Out(695) <= \<const0>\;
  LOCKSTEP_Master_Out(696) <= \<const0>\;
  LOCKSTEP_Master_Out(697) <= \<const0>\;
  LOCKSTEP_Master_Out(698) <= \<const0>\;
  LOCKSTEP_Master_Out(699) <= \<const0>\;
  LOCKSTEP_Master_Out(700) <= \<const0>\;
  LOCKSTEP_Master_Out(701) <= \<const0>\;
  LOCKSTEP_Master_Out(702) <= \<const0>\;
  LOCKSTEP_Master_Out(703) <= \<const0>\;
  LOCKSTEP_Master_Out(704) <= \<const0>\;
  LOCKSTEP_Master_Out(705) <= \<const0>\;
  LOCKSTEP_Master_Out(706) <= \<const0>\;
  LOCKSTEP_Master_Out(707) <= \<const0>\;
  LOCKSTEP_Master_Out(708) <= \<const0>\;
  LOCKSTEP_Master_Out(709) <= \<const0>\;
  LOCKSTEP_Master_Out(710) <= \<const0>\;
  LOCKSTEP_Master_Out(711) <= \<const0>\;
  LOCKSTEP_Master_Out(712) <= \<const0>\;
  LOCKSTEP_Master_Out(713) <= \<const0>\;
  LOCKSTEP_Master_Out(714) <= \<const0>\;
  LOCKSTEP_Master_Out(715) <= \<const0>\;
  LOCKSTEP_Master_Out(716) <= \<const0>\;
  LOCKSTEP_Master_Out(717) <= \<const0>\;
  LOCKSTEP_Master_Out(718) <= \<const0>\;
  LOCKSTEP_Master_Out(719) <= \<const0>\;
  LOCKSTEP_Master_Out(720) <= \<const0>\;
  LOCKSTEP_Master_Out(721) <= \<const0>\;
  LOCKSTEP_Master_Out(722) <= \<const0>\;
  LOCKSTEP_Master_Out(723) <= \<const0>\;
  LOCKSTEP_Master_Out(724) <= \<const0>\;
  LOCKSTEP_Master_Out(725) <= \<const0>\;
  LOCKSTEP_Master_Out(726) <= \<const0>\;
  LOCKSTEP_Master_Out(727) <= \<const0>\;
  LOCKSTEP_Master_Out(728) <= \<const0>\;
  LOCKSTEP_Master_Out(729) <= \<const0>\;
  LOCKSTEP_Master_Out(730) <= \<const0>\;
  LOCKSTEP_Master_Out(731) <= \<const0>\;
  LOCKSTEP_Master_Out(732) <= \<const0>\;
  LOCKSTEP_Master_Out(733) <= \<const0>\;
  LOCKSTEP_Master_Out(734) <= \<const0>\;
  LOCKSTEP_Master_Out(735) <= \<const0>\;
  LOCKSTEP_Master_Out(736) <= \<const0>\;
  LOCKSTEP_Master_Out(737) <= \<const0>\;
  LOCKSTEP_Master_Out(738) <= \<const0>\;
  LOCKSTEP_Master_Out(739) <= \<const0>\;
  LOCKSTEP_Master_Out(740) <= \<const0>\;
  LOCKSTEP_Master_Out(741) <= \<const0>\;
  LOCKSTEP_Master_Out(742) <= \<const0>\;
  LOCKSTEP_Master_Out(743) <= \<const0>\;
  LOCKSTEP_Master_Out(744) <= \<const0>\;
  LOCKSTEP_Master_Out(745) <= \<const0>\;
  LOCKSTEP_Master_Out(746) <= \<const0>\;
  LOCKSTEP_Master_Out(747) <= \<const0>\;
  LOCKSTEP_Master_Out(748) <= \<const0>\;
  LOCKSTEP_Master_Out(749) <= \<const0>\;
  LOCKSTEP_Master_Out(750) <= \<const0>\;
  LOCKSTEP_Master_Out(751) <= \<const0>\;
  LOCKSTEP_Master_Out(752) <= \<const0>\;
  LOCKSTEP_Master_Out(753) <= \<const0>\;
  LOCKSTEP_Master_Out(754) <= \<const0>\;
  LOCKSTEP_Master_Out(755) <= \<const0>\;
  LOCKSTEP_Master_Out(756) <= \<const0>\;
  LOCKSTEP_Master_Out(757) <= \<const0>\;
  LOCKSTEP_Master_Out(758) <= \<const0>\;
  LOCKSTEP_Master_Out(759) <= \<const0>\;
  LOCKSTEP_Master_Out(760) <= \<const0>\;
  LOCKSTEP_Master_Out(761) <= \<const0>\;
  LOCKSTEP_Master_Out(762) <= \<const0>\;
  LOCKSTEP_Master_Out(763) <= \<const0>\;
  LOCKSTEP_Master_Out(764) <= \<const0>\;
  LOCKSTEP_Master_Out(765) <= \<const0>\;
  LOCKSTEP_Master_Out(766) <= \<const0>\;
  LOCKSTEP_Master_Out(767) <= \<const0>\;
  LOCKSTEP_Master_Out(768) <= \<const0>\;
  LOCKSTEP_Master_Out(769) <= \<const0>\;
  LOCKSTEP_Master_Out(770) <= \<const0>\;
  LOCKSTEP_Master_Out(771) <= \<const0>\;
  LOCKSTEP_Master_Out(772) <= \<const0>\;
  LOCKSTEP_Master_Out(773) <= \<const0>\;
  LOCKSTEP_Master_Out(774) <= \<const0>\;
  LOCKSTEP_Master_Out(775) <= \<const0>\;
  LOCKSTEP_Master_Out(776) <= \<const0>\;
  LOCKSTEP_Master_Out(777) <= \<const0>\;
  LOCKSTEP_Master_Out(778) <= \<const0>\;
  LOCKSTEP_Master_Out(779) <= \<const0>\;
  LOCKSTEP_Master_Out(780) <= \<const0>\;
  LOCKSTEP_Master_Out(781) <= \<const0>\;
  LOCKSTEP_Master_Out(782) <= \<const0>\;
  LOCKSTEP_Master_Out(783) <= \<const0>\;
  LOCKSTEP_Master_Out(784) <= \<const0>\;
  LOCKSTEP_Master_Out(785) <= \<const0>\;
  LOCKSTEP_Master_Out(786) <= \<const0>\;
  LOCKSTEP_Master_Out(787) <= \<const0>\;
  LOCKSTEP_Master_Out(788) <= \<const0>\;
  LOCKSTEP_Master_Out(789) <= \<const0>\;
  LOCKSTEP_Master_Out(790) <= \<const0>\;
  LOCKSTEP_Master_Out(791) <= \<const0>\;
  LOCKSTEP_Master_Out(792) <= \<const0>\;
  LOCKSTEP_Master_Out(793) <= \<const0>\;
  LOCKSTEP_Master_Out(794) <= \<const0>\;
  LOCKSTEP_Master_Out(795) <= \<const0>\;
  LOCKSTEP_Master_Out(796) <= \<const0>\;
  LOCKSTEP_Master_Out(797) <= \<const0>\;
  LOCKSTEP_Master_Out(798) <= \<const0>\;
  LOCKSTEP_Master_Out(799) <= \<const0>\;
  LOCKSTEP_Master_Out(800) <= \<const0>\;
  LOCKSTEP_Master_Out(801) <= \<const0>\;
  LOCKSTEP_Master_Out(802) <= \<const0>\;
  LOCKSTEP_Master_Out(803) <= \<const0>\;
  LOCKSTEP_Master_Out(804) <= \<const0>\;
  LOCKSTEP_Master_Out(805) <= \<const0>\;
  LOCKSTEP_Master_Out(806) <= \<const0>\;
  LOCKSTEP_Master_Out(807) <= \<const0>\;
  LOCKSTEP_Master_Out(808) <= \<const0>\;
  LOCKSTEP_Master_Out(809) <= \<const0>\;
  LOCKSTEP_Master_Out(810) <= \<const0>\;
  LOCKSTEP_Master_Out(811) <= \<const0>\;
  LOCKSTEP_Master_Out(812) <= \<const0>\;
  LOCKSTEP_Master_Out(813) <= \<const0>\;
  LOCKSTEP_Master_Out(814) <= \<const0>\;
  LOCKSTEP_Master_Out(815) <= \<const0>\;
  LOCKSTEP_Master_Out(816) <= \<const0>\;
  LOCKSTEP_Master_Out(817) <= \<const0>\;
  LOCKSTEP_Master_Out(818) <= \<const0>\;
  LOCKSTEP_Master_Out(819) <= \<const0>\;
  LOCKSTEP_Master_Out(820) <= \<const0>\;
  LOCKSTEP_Master_Out(821) <= \<const0>\;
  LOCKSTEP_Master_Out(822) <= \<const0>\;
  LOCKSTEP_Master_Out(823) <= \<const0>\;
  LOCKSTEP_Master_Out(824) <= \<const0>\;
  LOCKSTEP_Master_Out(825) <= \<const0>\;
  LOCKSTEP_Master_Out(826) <= \<const0>\;
  LOCKSTEP_Master_Out(827) <= \<const0>\;
  LOCKSTEP_Master_Out(828) <= \<const0>\;
  LOCKSTEP_Master_Out(829) <= \<const0>\;
  LOCKSTEP_Master_Out(830) <= \<const0>\;
  LOCKSTEP_Master_Out(831) <= \<const0>\;
  LOCKSTEP_Master_Out(832) <= \<const0>\;
  LOCKSTEP_Master_Out(833) <= \<const0>\;
  LOCKSTEP_Master_Out(834) <= \<const0>\;
  LOCKSTEP_Master_Out(835) <= \<const0>\;
  LOCKSTEP_Master_Out(836) <= \<const0>\;
  LOCKSTEP_Master_Out(837) <= \<const0>\;
  LOCKSTEP_Master_Out(838) <= \<const0>\;
  LOCKSTEP_Master_Out(839) <= \<const0>\;
  LOCKSTEP_Master_Out(840) <= \<const0>\;
  LOCKSTEP_Master_Out(841) <= \<const0>\;
  LOCKSTEP_Master_Out(842) <= \<const0>\;
  LOCKSTEP_Master_Out(843) <= \<const0>\;
  LOCKSTEP_Master_Out(844) <= \<const0>\;
  LOCKSTEP_Master_Out(845) <= \<const0>\;
  LOCKSTEP_Master_Out(846) <= \<const0>\;
  LOCKSTEP_Master_Out(847) <= \<const0>\;
  LOCKSTEP_Master_Out(848) <= \<const0>\;
  LOCKSTEP_Master_Out(849) <= \<const0>\;
  LOCKSTEP_Master_Out(850) <= \<const0>\;
  LOCKSTEP_Master_Out(851) <= \<const0>\;
  LOCKSTEP_Master_Out(852) <= \<const0>\;
  LOCKSTEP_Master_Out(853) <= \<const0>\;
  LOCKSTEP_Master_Out(854) <= \<const0>\;
  LOCKSTEP_Master_Out(855) <= \<const0>\;
  LOCKSTEP_Master_Out(856) <= \<const0>\;
  LOCKSTEP_Master_Out(857) <= \<const0>\;
  LOCKSTEP_Master_Out(858) <= \<const0>\;
  LOCKSTEP_Master_Out(859) <= \<const0>\;
  LOCKSTEP_Master_Out(860) <= \<const0>\;
  LOCKSTEP_Master_Out(861) <= \<const0>\;
  LOCKSTEP_Master_Out(862) <= \<const0>\;
  LOCKSTEP_Master_Out(863) <= \<const0>\;
  LOCKSTEP_Master_Out(864) <= \<const0>\;
  LOCKSTEP_Master_Out(865) <= \<const0>\;
  LOCKSTEP_Master_Out(866) <= \<const0>\;
  LOCKSTEP_Master_Out(867) <= \<const0>\;
  LOCKSTEP_Master_Out(868) <= \<const0>\;
  LOCKSTEP_Master_Out(869) <= \<const0>\;
  LOCKSTEP_Master_Out(870) <= \<const0>\;
  LOCKSTEP_Master_Out(871) <= \<const0>\;
  LOCKSTEP_Master_Out(872) <= \<const0>\;
  LOCKSTEP_Master_Out(873) <= \<const0>\;
  LOCKSTEP_Master_Out(874) <= \<const0>\;
  LOCKSTEP_Master_Out(875) <= \<const0>\;
  LOCKSTEP_Master_Out(876) <= \<const0>\;
  LOCKSTEP_Master_Out(877) <= \<const0>\;
  LOCKSTEP_Master_Out(878) <= \<const0>\;
  LOCKSTEP_Master_Out(879) <= \<const0>\;
  LOCKSTEP_Master_Out(880) <= \<const0>\;
  LOCKSTEP_Master_Out(881) <= \<const0>\;
  LOCKSTEP_Master_Out(882) <= \<const0>\;
  LOCKSTEP_Master_Out(883) <= \<const0>\;
  LOCKSTEP_Master_Out(884) <= \<const0>\;
  LOCKSTEP_Master_Out(885) <= \<const0>\;
  LOCKSTEP_Master_Out(886) <= \<const0>\;
  LOCKSTEP_Master_Out(887) <= \<const0>\;
  LOCKSTEP_Master_Out(888) <= \<const0>\;
  LOCKSTEP_Master_Out(889) <= \<const0>\;
  LOCKSTEP_Master_Out(890) <= \<const0>\;
  LOCKSTEP_Master_Out(891) <= \<const0>\;
  LOCKSTEP_Master_Out(892) <= \<const0>\;
  LOCKSTEP_Master_Out(893) <= \<const0>\;
  LOCKSTEP_Master_Out(894) <= \<const0>\;
  LOCKSTEP_Master_Out(895) <= \<const0>\;
  LOCKSTEP_Master_Out(896) <= \<const0>\;
  LOCKSTEP_Master_Out(897) <= \<const0>\;
  LOCKSTEP_Master_Out(898) <= \<const0>\;
  LOCKSTEP_Master_Out(899) <= \<const0>\;
  LOCKSTEP_Master_Out(900) <= \<const0>\;
  LOCKSTEP_Master_Out(901) <= \<const0>\;
  LOCKSTEP_Master_Out(902) <= \<const0>\;
  LOCKSTEP_Master_Out(903) <= \<const0>\;
  LOCKSTEP_Master_Out(904) <= \<const0>\;
  LOCKSTEP_Master_Out(905) <= \<const0>\;
  LOCKSTEP_Master_Out(906) <= \<const0>\;
  LOCKSTEP_Master_Out(907) <= \<const0>\;
  LOCKSTEP_Master_Out(908) <= \<const0>\;
  LOCKSTEP_Master_Out(909) <= \<const0>\;
  LOCKSTEP_Master_Out(910) <= \<const0>\;
  LOCKSTEP_Master_Out(911) <= \<const0>\;
  LOCKSTEP_Master_Out(912) <= \<const0>\;
  LOCKSTEP_Master_Out(913) <= \<const0>\;
  LOCKSTEP_Master_Out(914) <= \<const0>\;
  LOCKSTEP_Master_Out(915) <= \<const0>\;
  LOCKSTEP_Master_Out(916) <= \<const0>\;
  LOCKSTEP_Master_Out(917) <= \<const0>\;
  LOCKSTEP_Master_Out(918) <= \<const0>\;
  LOCKSTEP_Master_Out(919) <= \<const0>\;
  LOCKSTEP_Master_Out(920) <= \<const0>\;
  LOCKSTEP_Master_Out(921) <= \<const0>\;
  LOCKSTEP_Master_Out(922) <= \<const0>\;
  LOCKSTEP_Master_Out(923) <= \<const0>\;
  LOCKSTEP_Master_Out(924) <= \<const0>\;
  LOCKSTEP_Master_Out(925) <= \<const0>\;
  LOCKSTEP_Master_Out(926) <= \<const0>\;
  LOCKSTEP_Master_Out(927) <= \<const0>\;
  LOCKSTEP_Master_Out(928) <= \<const0>\;
  LOCKSTEP_Master_Out(929) <= \<const0>\;
  LOCKSTEP_Master_Out(930) <= \<const0>\;
  LOCKSTEP_Master_Out(931) <= \<const0>\;
  LOCKSTEP_Master_Out(932) <= \<const0>\;
  LOCKSTEP_Master_Out(933) <= \<const0>\;
  LOCKSTEP_Master_Out(934) <= \<const0>\;
  LOCKSTEP_Master_Out(935) <= \<const0>\;
  LOCKSTEP_Master_Out(936) <= \<const0>\;
  LOCKSTEP_Master_Out(937) <= \<const0>\;
  LOCKSTEP_Master_Out(938) <= \<const0>\;
  LOCKSTEP_Master_Out(939) <= \<const0>\;
  LOCKSTEP_Master_Out(940) <= \<const0>\;
  LOCKSTEP_Master_Out(941) <= \<const0>\;
  LOCKSTEP_Master_Out(942) <= \<const0>\;
  LOCKSTEP_Master_Out(943) <= \<const0>\;
  LOCKSTEP_Master_Out(944) <= \<const0>\;
  LOCKSTEP_Master_Out(945) <= \<const0>\;
  LOCKSTEP_Master_Out(946) <= \<const0>\;
  LOCKSTEP_Master_Out(947) <= \<const0>\;
  LOCKSTEP_Master_Out(948) <= \<const0>\;
  LOCKSTEP_Master_Out(949) <= \<const0>\;
  LOCKSTEP_Master_Out(950) <= \<const0>\;
  LOCKSTEP_Master_Out(951) <= \<const0>\;
  LOCKSTEP_Master_Out(952) <= \<const0>\;
  LOCKSTEP_Master_Out(953) <= \<const0>\;
  LOCKSTEP_Master_Out(954) <= \<const0>\;
  LOCKSTEP_Master_Out(955) <= \<const0>\;
  LOCKSTEP_Master_Out(956) <= \<const0>\;
  LOCKSTEP_Master_Out(957) <= \<const0>\;
  LOCKSTEP_Master_Out(958) <= \<const0>\;
  LOCKSTEP_Master_Out(959) <= \<const0>\;
  LOCKSTEP_Master_Out(960) <= \<const0>\;
  LOCKSTEP_Master_Out(961) <= \<const0>\;
  LOCKSTEP_Master_Out(962) <= \<const0>\;
  LOCKSTEP_Master_Out(963) <= \<const0>\;
  LOCKSTEP_Master_Out(964) <= \<const0>\;
  LOCKSTEP_Master_Out(965) <= \<const0>\;
  LOCKSTEP_Master_Out(966) <= \<const0>\;
  LOCKSTEP_Master_Out(967) <= \<const0>\;
  LOCKSTEP_Master_Out(968) <= \<const0>\;
  LOCKSTEP_Master_Out(969) <= \<const0>\;
  LOCKSTEP_Master_Out(970) <= \<const0>\;
  LOCKSTEP_Master_Out(971) <= \<const0>\;
  LOCKSTEP_Master_Out(972) <= \<const0>\;
  LOCKSTEP_Master_Out(973) <= \<const0>\;
  LOCKSTEP_Master_Out(974) <= \<const0>\;
  LOCKSTEP_Master_Out(975) <= \<const0>\;
  LOCKSTEP_Master_Out(976) <= \<const0>\;
  LOCKSTEP_Master_Out(977) <= \<const0>\;
  LOCKSTEP_Master_Out(978) <= \<const0>\;
  LOCKSTEP_Master_Out(979) <= \<const0>\;
  LOCKSTEP_Master_Out(980) <= \<const0>\;
  LOCKSTEP_Master_Out(981) <= \<const0>\;
  LOCKSTEP_Master_Out(982) <= \<const0>\;
  LOCKSTEP_Master_Out(983) <= \<const0>\;
  LOCKSTEP_Master_Out(984) <= \<const0>\;
  LOCKSTEP_Master_Out(985) <= \<const0>\;
  LOCKSTEP_Master_Out(986) <= \<const0>\;
  LOCKSTEP_Master_Out(987) <= \<const0>\;
  LOCKSTEP_Master_Out(988) <= \<const0>\;
  LOCKSTEP_Master_Out(989) <= \<const0>\;
  LOCKSTEP_Master_Out(990) <= \<const0>\;
  LOCKSTEP_Master_Out(991) <= \<const0>\;
  LOCKSTEP_Master_Out(992) <= \<const0>\;
  LOCKSTEP_Master_Out(993) <= \<const0>\;
  LOCKSTEP_Master_Out(994) <= \<const0>\;
  LOCKSTEP_Master_Out(995) <= \<const0>\;
  LOCKSTEP_Master_Out(996) <= \<const0>\;
  LOCKSTEP_Master_Out(997) <= \<const0>\;
  LOCKSTEP_Master_Out(998) <= \<const0>\;
  LOCKSTEP_Master_Out(999) <= \<const0>\;
  LOCKSTEP_Master_Out(1000) <= \<const0>\;
  LOCKSTEP_Master_Out(1001) <= \<const0>\;
  LOCKSTEP_Master_Out(1002) <= \<const0>\;
  LOCKSTEP_Master_Out(1003) <= \<const0>\;
  LOCKSTEP_Master_Out(1004) <= \<const0>\;
  LOCKSTEP_Master_Out(1005) <= \<const0>\;
  LOCKSTEP_Master_Out(1006) <= \<const0>\;
  LOCKSTEP_Master_Out(1007) <= \<const0>\;
  LOCKSTEP_Master_Out(1008) <= \<const0>\;
  LOCKSTEP_Master_Out(1009) <= \<const0>\;
  LOCKSTEP_Master_Out(1010) <= \<const0>\;
  LOCKSTEP_Master_Out(1011) <= \<const0>\;
  LOCKSTEP_Master_Out(1012) <= \<const0>\;
  LOCKSTEP_Master_Out(1013) <= \<const0>\;
  LOCKSTEP_Master_Out(1014) <= \<const0>\;
  LOCKSTEP_Master_Out(1015) <= \<const0>\;
  LOCKSTEP_Master_Out(1016) <= \<const0>\;
  LOCKSTEP_Master_Out(1017) <= \<const0>\;
  LOCKSTEP_Master_Out(1018) <= \<const0>\;
  LOCKSTEP_Master_Out(1019) <= \<const0>\;
  LOCKSTEP_Master_Out(1020) <= \<const0>\;
  LOCKSTEP_Master_Out(1021) <= \<const0>\;
  LOCKSTEP_Master_Out(1022) <= \<const0>\;
  LOCKSTEP_Master_Out(1023) <= \<const0>\;
  LOCKSTEP_Master_Out(1024) <= \<const0>\;
  LOCKSTEP_Master_Out(1025) <= \<const0>\;
  LOCKSTEP_Master_Out(1026) <= \<const0>\;
  LOCKSTEP_Master_Out(1027) <= \<const0>\;
  LOCKSTEP_Master_Out(1028) <= \<const0>\;
  LOCKSTEP_Master_Out(1029) <= \<const0>\;
  LOCKSTEP_Master_Out(1030) <= \<const0>\;
  LOCKSTEP_Master_Out(1031) <= \<const0>\;
  LOCKSTEP_Master_Out(1032) <= \<const0>\;
  LOCKSTEP_Master_Out(1033) <= \<const0>\;
  LOCKSTEP_Master_Out(1034) <= \<const0>\;
  LOCKSTEP_Master_Out(1035) <= \<const0>\;
  LOCKSTEP_Master_Out(1036) <= \<const0>\;
  LOCKSTEP_Master_Out(1037) <= \<const0>\;
  LOCKSTEP_Master_Out(1038) <= \<const0>\;
  LOCKSTEP_Master_Out(1039) <= \<const0>\;
  LOCKSTEP_Master_Out(1040) <= \<const0>\;
  LOCKSTEP_Master_Out(1041) <= \<const0>\;
  LOCKSTEP_Master_Out(1042) <= \<const0>\;
  LOCKSTEP_Master_Out(1043) <= \<const0>\;
  LOCKSTEP_Master_Out(1044) <= \<const0>\;
  LOCKSTEP_Master_Out(1045) <= \<const0>\;
  LOCKSTEP_Master_Out(1046) <= \<const0>\;
  LOCKSTEP_Master_Out(1047) <= \<const0>\;
  LOCKSTEP_Master_Out(1048) <= \<const0>\;
  LOCKSTEP_Master_Out(1049) <= \<const0>\;
  LOCKSTEP_Master_Out(1050) <= \<const0>\;
  LOCKSTEP_Master_Out(1051) <= \<const0>\;
  LOCKSTEP_Master_Out(1052) <= \<const0>\;
  LOCKSTEP_Master_Out(1053) <= \<const0>\;
  LOCKSTEP_Master_Out(1054) <= \<const0>\;
  LOCKSTEP_Master_Out(1055) <= \<const0>\;
  LOCKSTEP_Master_Out(1056) <= \<const0>\;
  LOCKSTEP_Master_Out(1057) <= \<const0>\;
  LOCKSTEP_Master_Out(1058) <= \<const0>\;
  LOCKSTEP_Master_Out(1059) <= \<const0>\;
  LOCKSTEP_Master_Out(1060) <= \<const0>\;
  LOCKSTEP_Master_Out(1061) <= \<const0>\;
  LOCKSTEP_Master_Out(1062) <= \<const0>\;
  LOCKSTEP_Master_Out(1063) <= \<const0>\;
  LOCKSTEP_Master_Out(1064) <= \<const0>\;
  LOCKSTEP_Master_Out(1065) <= \<const0>\;
  LOCKSTEP_Master_Out(1066) <= \<const0>\;
  LOCKSTEP_Master_Out(1067) <= \<const0>\;
  LOCKSTEP_Master_Out(1068) <= \<const0>\;
  LOCKSTEP_Master_Out(1069) <= \<const0>\;
  LOCKSTEP_Master_Out(1070) <= \<const0>\;
  LOCKSTEP_Master_Out(1071) <= \<const0>\;
  LOCKSTEP_Master_Out(1072) <= \<const0>\;
  LOCKSTEP_Master_Out(1073) <= \<const0>\;
  LOCKSTEP_Master_Out(1074) <= \<const0>\;
  LOCKSTEP_Master_Out(1075) <= \<const0>\;
  LOCKSTEP_Master_Out(1076) <= \<const0>\;
  LOCKSTEP_Master_Out(1077) <= \<const0>\;
  LOCKSTEP_Master_Out(1078) <= \<const0>\;
  LOCKSTEP_Master_Out(1079) <= \<const0>\;
  LOCKSTEP_Master_Out(1080) <= \<const0>\;
  LOCKSTEP_Master_Out(1081) <= \<const0>\;
  LOCKSTEP_Master_Out(1082) <= \<const0>\;
  LOCKSTEP_Master_Out(1083) <= \<const0>\;
  LOCKSTEP_Master_Out(1084) <= \<const0>\;
  LOCKSTEP_Master_Out(1085) <= \<const0>\;
  LOCKSTEP_Master_Out(1086) <= \<const0>\;
  LOCKSTEP_Master_Out(1087) <= \<const0>\;
  LOCKSTEP_Master_Out(1088) <= \<const0>\;
  LOCKSTEP_Master_Out(1089) <= \<const0>\;
  LOCKSTEP_Master_Out(1090) <= \<const0>\;
  LOCKSTEP_Master_Out(1091) <= \<const0>\;
  LOCKSTEP_Master_Out(1092) <= \<const0>\;
  LOCKSTEP_Master_Out(1093) <= \<const0>\;
  LOCKSTEP_Master_Out(1094) <= \<const0>\;
  LOCKSTEP_Master_Out(1095) <= \<const0>\;
  LOCKSTEP_Master_Out(1096) <= \<const0>\;
  LOCKSTEP_Master_Out(1097) <= \<const0>\;
  LOCKSTEP_Master_Out(1098) <= \<const0>\;
  LOCKSTEP_Master_Out(1099) <= \<const0>\;
  LOCKSTEP_Master_Out(1100) <= \<const0>\;
  LOCKSTEP_Master_Out(1101) <= \<const0>\;
  LOCKSTEP_Master_Out(1102) <= \<const0>\;
  LOCKSTEP_Master_Out(1103) <= \<const0>\;
  LOCKSTEP_Master_Out(1104) <= \<const0>\;
  LOCKSTEP_Master_Out(1105) <= \<const0>\;
  LOCKSTEP_Master_Out(1106) <= \<const0>\;
  LOCKSTEP_Master_Out(1107) <= \<const0>\;
  LOCKSTEP_Master_Out(1108) <= \<const0>\;
  LOCKSTEP_Master_Out(1109) <= \<const0>\;
  LOCKSTEP_Master_Out(1110) <= \<const0>\;
  LOCKSTEP_Master_Out(1111) <= \<const0>\;
  LOCKSTEP_Master_Out(1112) <= \<const0>\;
  LOCKSTEP_Master_Out(1113) <= \<const0>\;
  LOCKSTEP_Master_Out(1114) <= \<const0>\;
  LOCKSTEP_Master_Out(1115) <= \<const0>\;
  LOCKSTEP_Master_Out(1116) <= \<const0>\;
  LOCKSTEP_Master_Out(1117) <= \<const0>\;
  LOCKSTEP_Master_Out(1118) <= \<const0>\;
  LOCKSTEP_Master_Out(1119) <= \<const0>\;
  LOCKSTEP_Master_Out(1120) <= \<const0>\;
  LOCKSTEP_Master_Out(1121) <= \<const0>\;
  LOCKSTEP_Master_Out(1122) <= \<const0>\;
  LOCKSTEP_Master_Out(1123) <= \<const0>\;
  LOCKSTEP_Master_Out(1124) <= \<const0>\;
  LOCKSTEP_Master_Out(1125) <= \<const0>\;
  LOCKSTEP_Master_Out(1126) <= \<const0>\;
  LOCKSTEP_Master_Out(1127) <= \<const0>\;
  LOCKSTEP_Master_Out(1128) <= \<const0>\;
  LOCKSTEP_Master_Out(1129) <= \<const0>\;
  LOCKSTEP_Master_Out(1130) <= \<const0>\;
  LOCKSTEP_Master_Out(1131) <= \<const0>\;
  LOCKSTEP_Master_Out(1132) <= \<const0>\;
  LOCKSTEP_Master_Out(1133) <= \<const0>\;
  LOCKSTEP_Master_Out(1134) <= \<const0>\;
  LOCKSTEP_Master_Out(1135) <= \<const0>\;
  LOCKSTEP_Master_Out(1136) <= \<const0>\;
  LOCKSTEP_Master_Out(1137) <= \<const0>\;
  LOCKSTEP_Master_Out(1138) <= \<const0>\;
  LOCKSTEP_Master_Out(1139) <= \<const0>\;
  LOCKSTEP_Master_Out(1140) <= \<const0>\;
  LOCKSTEP_Master_Out(1141) <= \<const0>\;
  LOCKSTEP_Master_Out(1142) <= \<const0>\;
  LOCKSTEP_Master_Out(1143) <= \<const0>\;
  LOCKSTEP_Master_Out(1144) <= \<const0>\;
  LOCKSTEP_Master_Out(1145) <= \<const0>\;
  LOCKSTEP_Master_Out(1146) <= \<const0>\;
  LOCKSTEP_Master_Out(1147) <= \<const0>\;
  LOCKSTEP_Master_Out(1148) <= \<const0>\;
  LOCKSTEP_Master_Out(1149) <= \<const0>\;
  LOCKSTEP_Master_Out(1150) <= \<const0>\;
  LOCKSTEP_Master_Out(1151) <= \<const0>\;
  LOCKSTEP_Master_Out(1152) <= \<const0>\;
  LOCKSTEP_Master_Out(1153) <= \<const0>\;
  LOCKSTEP_Master_Out(1154) <= \<const0>\;
  LOCKSTEP_Master_Out(1155) <= \<const0>\;
  LOCKSTEP_Master_Out(1156) <= \<const0>\;
  LOCKSTEP_Master_Out(1157) <= \<const0>\;
  LOCKSTEP_Master_Out(1158) <= \<const0>\;
  LOCKSTEP_Master_Out(1159) <= \<const0>\;
  LOCKSTEP_Master_Out(1160) <= \<const0>\;
  LOCKSTEP_Master_Out(1161) <= \<const0>\;
  LOCKSTEP_Master_Out(1162) <= \<const0>\;
  LOCKSTEP_Master_Out(1163) <= \<const0>\;
  LOCKSTEP_Master_Out(1164) <= \<const0>\;
  LOCKSTEP_Master_Out(1165) <= \<const0>\;
  LOCKSTEP_Master_Out(1166) <= \<const0>\;
  LOCKSTEP_Master_Out(1167) <= \<const0>\;
  LOCKSTEP_Master_Out(1168) <= \<const0>\;
  LOCKSTEP_Master_Out(1169) <= \<const0>\;
  LOCKSTEP_Master_Out(1170) <= \<const0>\;
  LOCKSTEP_Master_Out(1171) <= \<const0>\;
  LOCKSTEP_Master_Out(1172) <= \<const0>\;
  LOCKSTEP_Master_Out(1173) <= \<const0>\;
  LOCKSTEP_Master_Out(1174) <= \<const0>\;
  LOCKSTEP_Master_Out(1175) <= \<const0>\;
  LOCKSTEP_Master_Out(1176) <= \<const0>\;
  LOCKSTEP_Master_Out(1177) <= \<const0>\;
  LOCKSTEP_Master_Out(1178) <= \<const0>\;
  LOCKSTEP_Master_Out(1179) <= \<const0>\;
  LOCKSTEP_Master_Out(1180) <= \<const0>\;
  LOCKSTEP_Master_Out(1181) <= \<const0>\;
  LOCKSTEP_Master_Out(1182) <= \<const0>\;
  LOCKSTEP_Master_Out(1183) <= \<const0>\;
  LOCKSTEP_Master_Out(1184) <= \<const0>\;
  LOCKSTEP_Master_Out(1185) <= \<const0>\;
  LOCKSTEP_Master_Out(1186) <= \<const0>\;
  LOCKSTEP_Master_Out(1187) <= \<const0>\;
  LOCKSTEP_Master_Out(1188) <= \<const0>\;
  LOCKSTEP_Master_Out(1189) <= \<const0>\;
  LOCKSTEP_Master_Out(1190) <= \<const0>\;
  LOCKSTEP_Master_Out(1191) <= \<const0>\;
  LOCKSTEP_Master_Out(1192) <= \<const0>\;
  LOCKSTEP_Master_Out(1193) <= \<const0>\;
  LOCKSTEP_Master_Out(1194) <= \<const0>\;
  LOCKSTEP_Master_Out(1195) <= \<const0>\;
  LOCKSTEP_Master_Out(1196) <= \<const0>\;
  LOCKSTEP_Master_Out(1197) <= \<const0>\;
  LOCKSTEP_Master_Out(1198) <= \<const0>\;
  LOCKSTEP_Master_Out(1199) <= \<const0>\;
  LOCKSTEP_Master_Out(1200) <= \<const0>\;
  LOCKSTEP_Master_Out(1201) <= \<const0>\;
  LOCKSTEP_Master_Out(1202) <= \<const0>\;
  LOCKSTEP_Master_Out(1203) <= \<const0>\;
  LOCKSTEP_Master_Out(1204) <= \<const0>\;
  LOCKSTEP_Master_Out(1205) <= \<const0>\;
  LOCKSTEP_Master_Out(1206) <= \<const0>\;
  LOCKSTEP_Master_Out(1207) <= \<const0>\;
  LOCKSTEP_Master_Out(1208) <= \<const0>\;
  LOCKSTEP_Master_Out(1209) <= \<const0>\;
  LOCKSTEP_Master_Out(1210) <= \<const0>\;
  LOCKSTEP_Master_Out(1211) <= \<const0>\;
  LOCKSTEP_Master_Out(1212) <= \<const0>\;
  LOCKSTEP_Master_Out(1213) <= \<const0>\;
  LOCKSTEP_Master_Out(1214) <= \<const0>\;
  LOCKSTEP_Master_Out(1215) <= \<const0>\;
  LOCKSTEP_Master_Out(1216) <= \<const0>\;
  LOCKSTEP_Master_Out(1217) <= \<const0>\;
  LOCKSTEP_Master_Out(1218) <= \<const0>\;
  LOCKSTEP_Master_Out(1219) <= \<const0>\;
  LOCKSTEP_Master_Out(1220) <= \<const0>\;
  LOCKSTEP_Master_Out(1221) <= \<const0>\;
  LOCKSTEP_Master_Out(1222) <= \<const0>\;
  LOCKSTEP_Master_Out(1223) <= \<const0>\;
  LOCKSTEP_Master_Out(1224) <= \<const0>\;
  LOCKSTEP_Master_Out(1225) <= \<const0>\;
  LOCKSTEP_Master_Out(1226) <= \<const0>\;
  LOCKSTEP_Master_Out(1227) <= \<const0>\;
  LOCKSTEP_Master_Out(1228) <= \<const0>\;
  LOCKSTEP_Master_Out(1229) <= \<const0>\;
  LOCKSTEP_Master_Out(1230) <= \<const0>\;
  LOCKSTEP_Master_Out(1231) <= \<const0>\;
  LOCKSTEP_Master_Out(1232) <= \<const0>\;
  LOCKSTEP_Master_Out(1233) <= \<const0>\;
  LOCKSTEP_Master_Out(1234) <= \<const0>\;
  LOCKSTEP_Master_Out(1235) <= \<const0>\;
  LOCKSTEP_Master_Out(1236) <= \<const0>\;
  LOCKSTEP_Master_Out(1237) <= \<const0>\;
  LOCKSTEP_Master_Out(1238) <= \<const0>\;
  LOCKSTEP_Master_Out(1239) <= \<const0>\;
  LOCKSTEP_Master_Out(1240) <= \<const0>\;
  LOCKSTEP_Master_Out(1241) <= \<const0>\;
  LOCKSTEP_Master_Out(1242) <= \<const0>\;
  LOCKSTEP_Master_Out(1243) <= \<const0>\;
  LOCKSTEP_Master_Out(1244) <= \<const0>\;
  LOCKSTEP_Master_Out(1245) <= \<const0>\;
  LOCKSTEP_Master_Out(1246) <= \<const0>\;
  LOCKSTEP_Master_Out(1247) <= \<const0>\;
  LOCKSTEP_Master_Out(1248) <= \<const0>\;
  LOCKSTEP_Master_Out(1249) <= \<const0>\;
  LOCKSTEP_Master_Out(1250) <= \<const0>\;
  LOCKSTEP_Master_Out(1251) <= \<const0>\;
  LOCKSTEP_Master_Out(1252) <= \<const0>\;
  LOCKSTEP_Master_Out(1253) <= \<const0>\;
  LOCKSTEP_Master_Out(1254) <= \<const0>\;
  LOCKSTEP_Master_Out(1255) <= \<const0>\;
  LOCKSTEP_Master_Out(1256) <= \<const0>\;
  LOCKSTEP_Master_Out(1257) <= \<const0>\;
  LOCKSTEP_Master_Out(1258) <= \<const0>\;
  LOCKSTEP_Master_Out(1259) <= \<const0>\;
  LOCKSTEP_Master_Out(1260) <= \<const0>\;
  LOCKSTEP_Master_Out(1261) <= \<const0>\;
  LOCKSTEP_Master_Out(1262) <= \<const0>\;
  LOCKSTEP_Master_Out(1263) <= \<const0>\;
  LOCKSTEP_Master_Out(1264) <= \<const0>\;
  LOCKSTEP_Master_Out(1265) <= \<const0>\;
  LOCKSTEP_Master_Out(1266) <= \<const0>\;
  LOCKSTEP_Master_Out(1267) <= \<const0>\;
  LOCKSTEP_Master_Out(1268) <= \<const0>\;
  LOCKSTEP_Master_Out(1269) <= \<const0>\;
  LOCKSTEP_Master_Out(1270) <= \<const0>\;
  LOCKSTEP_Master_Out(1271) <= \<const0>\;
  LOCKSTEP_Master_Out(1272) <= \<const0>\;
  LOCKSTEP_Master_Out(1273) <= \<const0>\;
  LOCKSTEP_Master_Out(1274) <= \<const0>\;
  LOCKSTEP_Master_Out(1275) <= \<const0>\;
  LOCKSTEP_Master_Out(1276) <= \<const0>\;
  LOCKSTEP_Master_Out(1277) <= \<const0>\;
  LOCKSTEP_Master_Out(1278) <= \<const0>\;
  LOCKSTEP_Master_Out(1279) <= \<const0>\;
  LOCKSTEP_Master_Out(1280) <= \<const0>\;
  LOCKSTEP_Master_Out(1281) <= \<const0>\;
  LOCKSTEP_Master_Out(1282) <= \<const0>\;
  LOCKSTEP_Master_Out(1283) <= \<const0>\;
  LOCKSTEP_Master_Out(1284) <= \<const0>\;
  LOCKSTEP_Master_Out(1285) <= \<const0>\;
  LOCKSTEP_Master_Out(1286) <= \<const0>\;
  LOCKSTEP_Master_Out(1287) <= \<const0>\;
  LOCKSTEP_Master_Out(1288) <= \<const0>\;
  LOCKSTEP_Master_Out(1289) <= \<const0>\;
  LOCKSTEP_Master_Out(1290) <= \<const0>\;
  LOCKSTEP_Master_Out(1291) <= \<const0>\;
  LOCKSTEP_Master_Out(1292) <= \<const0>\;
  LOCKSTEP_Master_Out(1293) <= \<const0>\;
  LOCKSTEP_Master_Out(1294) <= \<const0>\;
  LOCKSTEP_Master_Out(1295) <= \<const0>\;
  LOCKSTEP_Master_Out(1296) <= \<const0>\;
  LOCKSTEP_Master_Out(1297) <= \<const0>\;
  LOCKSTEP_Master_Out(1298) <= \<const0>\;
  LOCKSTEP_Master_Out(1299) <= \<const0>\;
  LOCKSTEP_Master_Out(1300) <= \<const0>\;
  LOCKSTEP_Master_Out(1301) <= \<const0>\;
  LOCKSTEP_Master_Out(1302) <= \<const0>\;
  LOCKSTEP_Master_Out(1303) <= \<const0>\;
  LOCKSTEP_Master_Out(1304) <= \<const0>\;
  LOCKSTEP_Master_Out(1305) <= \<const0>\;
  LOCKSTEP_Master_Out(1306) <= \<const0>\;
  LOCKSTEP_Master_Out(1307) <= \<const0>\;
  LOCKSTEP_Master_Out(1308) <= \<const0>\;
  LOCKSTEP_Master_Out(1309) <= \<const0>\;
  LOCKSTEP_Master_Out(1310) <= \<const0>\;
  LOCKSTEP_Master_Out(1311) <= \<const0>\;
  LOCKSTEP_Master_Out(1312) <= \<const0>\;
  LOCKSTEP_Master_Out(1313) <= \<const0>\;
  LOCKSTEP_Master_Out(1314) <= \<const0>\;
  LOCKSTEP_Master_Out(1315) <= \<const0>\;
  LOCKSTEP_Master_Out(1316) <= \<const0>\;
  LOCKSTEP_Master_Out(1317) <= \<const0>\;
  LOCKSTEP_Master_Out(1318) <= \<const0>\;
  LOCKSTEP_Master_Out(1319) <= \<const0>\;
  LOCKSTEP_Master_Out(1320) <= \<const0>\;
  LOCKSTEP_Master_Out(1321) <= \<const0>\;
  LOCKSTEP_Master_Out(1322) <= \<const0>\;
  LOCKSTEP_Master_Out(1323) <= \<const0>\;
  LOCKSTEP_Master_Out(1324) <= \<const0>\;
  LOCKSTEP_Master_Out(1325) <= \<const0>\;
  LOCKSTEP_Master_Out(1326) <= \<const0>\;
  LOCKSTEP_Master_Out(1327) <= \<const0>\;
  LOCKSTEP_Master_Out(1328) <= \<const0>\;
  LOCKSTEP_Master_Out(1329) <= \<const0>\;
  LOCKSTEP_Master_Out(1330) <= \<const0>\;
  LOCKSTEP_Master_Out(1331) <= \<const0>\;
  LOCKSTEP_Master_Out(1332) <= \<const0>\;
  LOCKSTEP_Master_Out(1333) <= \<const0>\;
  LOCKSTEP_Master_Out(1334) <= \<const0>\;
  LOCKSTEP_Master_Out(1335) <= \<const0>\;
  LOCKSTEP_Master_Out(1336) <= \<const0>\;
  LOCKSTEP_Master_Out(1337) <= \<const0>\;
  LOCKSTEP_Master_Out(1338) <= \<const0>\;
  LOCKSTEP_Master_Out(1339) <= \<const0>\;
  LOCKSTEP_Master_Out(1340) <= \<const0>\;
  LOCKSTEP_Master_Out(1341) <= \<const0>\;
  LOCKSTEP_Master_Out(1342) <= \<const0>\;
  LOCKSTEP_Master_Out(1343) <= \<const0>\;
  LOCKSTEP_Master_Out(1344) <= \<const0>\;
  LOCKSTEP_Master_Out(1345) <= \<const0>\;
  LOCKSTEP_Master_Out(1346) <= \<const0>\;
  LOCKSTEP_Master_Out(1347) <= \<const0>\;
  LOCKSTEP_Master_Out(1348) <= \<const0>\;
  LOCKSTEP_Master_Out(1349) <= \<const0>\;
  LOCKSTEP_Master_Out(1350) <= \<const0>\;
  LOCKSTEP_Master_Out(1351) <= \<const0>\;
  LOCKSTEP_Master_Out(1352) <= \<const0>\;
  LOCKSTEP_Master_Out(1353) <= \<const0>\;
  LOCKSTEP_Master_Out(1354) <= \<const0>\;
  LOCKSTEP_Master_Out(1355) <= \<const0>\;
  LOCKSTEP_Master_Out(1356) <= \<const0>\;
  LOCKSTEP_Master_Out(1357) <= \<const0>\;
  LOCKSTEP_Master_Out(1358) <= \<const0>\;
  LOCKSTEP_Master_Out(1359) <= \<const0>\;
  LOCKSTEP_Master_Out(1360) <= \<const0>\;
  LOCKSTEP_Master_Out(1361) <= \<const0>\;
  LOCKSTEP_Master_Out(1362) <= \<const0>\;
  LOCKSTEP_Master_Out(1363) <= \<const0>\;
  LOCKSTEP_Master_Out(1364) <= \<const0>\;
  LOCKSTEP_Master_Out(1365) <= \<const0>\;
  LOCKSTEP_Master_Out(1366) <= \<const0>\;
  LOCKSTEP_Master_Out(1367) <= \<const0>\;
  LOCKSTEP_Master_Out(1368) <= \<const0>\;
  LOCKSTEP_Master_Out(1369) <= \<const0>\;
  LOCKSTEP_Master_Out(1370) <= \<const0>\;
  LOCKSTEP_Master_Out(1371) <= \<const0>\;
  LOCKSTEP_Master_Out(1372) <= \<const0>\;
  LOCKSTEP_Master_Out(1373) <= \<const0>\;
  LOCKSTEP_Master_Out(1374) <= \<const0>\;
  LOCKSTEP_Master_Out(1375) <= \<const0>\;
  LOCKSTEP_Master_Out(1376) <= \<const0>\;
  LOCKSTEP_Master_Out(1377) <= \<const0>\;
  LOCKSTEP_Master_Out(1378) <= \<const0>\;
  LOCKSTEP_Master_Out(1379) <= \<const0>\;
  LOCKSTEP_Master_Out(1380) <= \<const0>\;
  LOCKSTEP_Master_Out(1381) <= \<const0>\;
  LOCKSTEP_Master_Out(1382) <= \<const0>\;
  LOCKSTEP_Master_Out(1383) <= \<const0>\;
  LOCKSTEP_Master_Out(1384) <= \<const0>\;
  LOCKSTEP_Master_Out(1385) <= \<const0>\;
  LOCKSTEP_Master_Out(1386) <= \<const0>\;
  LOCKSTEP_Master_Out(1387) <= \<const0>\;
  LOCKSTEP_Master_Out(1388) <= \<const0>\;
  LOCKSTEP_Master_Out(1389) <= \<const0>\;
  LOCKSTEP_Master_Out(1390) <= \<const0>\;
  LOCKSTEP_Master_Out(1391) <= \<const0>\;
  LOCKSTEP_Master_Out(1392) <= \<const0>\;
  LOCKSTEP_Master_Out(1393) <= \<const0>\;
  LOCKSTEP_Master_Out(1394) <= \<const0>\;
  LOCKSTEP_Master_Out(1395) <= \<const0>\;
  LOCKSTEP_Master_Out(1396) <= \<const0>\;
  LOCKSTEP_Master_Out(1397) <= \<const0>\;
  LOCKSTEP_Master_Out(1398) <= \<const0>\;
  LOCKSTEP_Master_Out(1399) <= \<const0>\;
  LOCKSTEP_Master_Out(1400) <= \<const0>\;
  LOCKSTEP_Master_Out(1401) <= \<const0>\;
  LOCKSTEP_Master_Out(1402) <= \<const0>\;
  LOCKSTEP_Master_Out(1403) <= \<const0>\;
  LOCKSTEP_Master_Out(1404) <= \<const0>\;
  LOCKSTEP_Master_Out(1405) <= \<const0>\;
  LOCKSTEP_Master_Out(1406) <= \<const0>\;
  LOCKSTEP_Master_Out(1407) <= \<const0>\;
  LOCKSTEP_Master_Out(1408) <= \<const0>\;
  LOCKSTEP_Master_Out(1409) <= \<const0>\;
  LOCKSTEP_Master_Out(1410) <= \<const0>\;
  LOCKSTEP_Master_Out(1411) <= \<const0>\;
  LOCKSTEP_Master_Out(1412) <= \<const0>\;
  LOCKSTEP_Master_Out(1413) <= \<const0>\;
  LOCKSTEP_Master_Out(1414) <= \<const0>\;
  LOCKSTEP_Master_Out(1415) <= \<const0>\;
  LOCKSTEP_Master_Out(1416) <= \<const0>\;
  LOCKSTEP_Master_Out(1417) <= \<const0>\;
  LOCKSTEP_Master_Out(1418) <= \<const0>\;
  LOCKSTEP_Master_Out(1419) <= \<const0>\;
  LOCKSTEP_Master_Out(1420) <= \<const0>\;
  LOCKSTEP_Master_Out(1421) <= \<const0>\;
  LOCKSTEP_Master_Out(1422) <= \<const0>\;
  LOCKSTEP_Master_Out(1423) <= \<const0>\;
  LOCKSTEP_Master_Out(1424) <= \<const0>\;
  LOCKSTEP_Master_Out(1425) <= \<const0>\;
  LOCKSTEP_Master_Out(1426) <= \<const0>\;
  LOCKSTEP_Master_Out(1427) <= \<const0>\;
  LOCKSTEP_Master_Out(1428) <= \<const0>\;
  LOCKSTEP_Master_Out(1429) <= \<const0>\;
  LOCKSTEP_Master_Out(1430) <= \<const0>\;
  LOCKSTEP_Master_Out(1431) <= \<const0>\;
  LOCKSTEP_Master_Out(1432) <= \<const0>\;
  LOCKSTEP_Master_Out(1433) <= \<const0>\;
  LOCKSTEP_Master_Out(1434) <= \<const0>\;
  LOCKSTEP_Master_Out(1435) <= \<const0>\;
  LOCKSTEP_Master_Out(1436) <= \<const0>\;
  LOCKSTEP_Master_Out(1437) <= \<const0>\;
  LOCKSTEP_Master_Out(1438) <= \<const0>\;
  LOCKSTEP_Master_Out(1439) <= \<const0>\;
  LOCKSTEP_Master_Out(1440) <= \<const0>\;
  LOCKSTEP_Master_Out(1441) <= \<const0>\;
  LOCKSTEP_Master_Out(1442) <= \<const0>\;
  LOCKSTEP_Master_Out(1443) <= \<const0>\;
  LOCKSTEP_Master_Out(1444) <= \<const0>\;
  LOCKSTEP_Master_Out(1445) <= \<const0>\;
  LOCKSTEP_Master_Out(1446) <= \<const0>\;
  LOCKSTEP_Master_Out(1447) <= \<const0>\;
  LOCKSTEP_Master_Out(1448) <= \<const0>\;
  LOCKSTEP_Master_Out(1449) <= \<const0>\;
  LOCKSTEP_Master_Out(1450) <= \<const0>\;
  LOCKSTEP_Master_Out(1451) <= \<const0>\;
  LOCKSTEP_Master_Out(1452) <= \<const0>\;
  LOCKSTEP_Master_Out(1453) <= \<const0>\;
  LOCKSTEP_Master_Out(1454) <= \<const0>\;
  LOCKSTEP_Master_Out(1455) <= \<const0>\;
  LOCKSTEP_Master_Out(1456) <= \<const0>\;
  LOCKSTEP_Master_Out(1457) <= \<const0>\;
  LOCKSTEP_Master_Out(1458) <= \<const0>\;
  LOCKSTEP_Master_Out(1459) <= \<const0>\;
  LOCKSTEP_Master_Out(1460) <= \<const0>\;
  LOCKSTEP_Master_Out(1461) <= \<const0>\;
  LOCKSTEP_Master_Out(1462) <= \<const0>\;
  LOCKSTEP_Master_Out(1463) <= \<const0>\;
  LOCKSTEP_Master_Out(1464) <= \<const0>\;
  LOCKSTEP_Master_Out(1465) <= \<const0>\;
  LOCKSTEP_Master_Out(1466) <= \<const0>\;
  LOCKSTEP_Master_Out(1467) <= \<const0>\;
  LOCKSTEP_Master_Out(1468) <= \<const0>\;
  LOCKSTEP_Master_Out(1469) <= \<const0>\;
  LOCKSTEP_Master_Out(1470) <= \<const0>\;
  LOCKSTEP_Master_Out(1471) <= \<const0>\;
  LOCKSTEP_Master_Out(1472) <= \<const0>\;
  LOCKSTEP_Master_Out(1473) <= \<const0>\;
  LOCKSTEP_Master_Out(1474) <= \<const0>\;
  LOCKSTEP_Master_Out(1475) <= \<const0>\;
  LOCKSTEP_Master_Out(1476) <= \<const0>\;
  LOCKSTEP_Master_Out(1477) <= \<const0>\;
  LOCKSTEP_Master_Out(1478) <= \<const0>\;
  LOCKSTEP_Master_Out(1479) <= \<const0>\;
  LOCKSTEP_Master_Out(1480) <= \<const0>\;
  LOCKSTEP_Master_Out(1481) <= \<const0>\;
  LOCKSTEP_Master_Out(1482) <= \<const0>\;
  LOCKSTEP_Master_Out(1483) <= \<const0>\;
  LOCKSTEP_Master_Out(1484) <= \<const0>\;
  LOCKSTEP_Master_Out(1485) <= \<const0>\;
  LOCKSTEP_Master_Out(1486) <= \<const0>\;
  LOCKSTEP_Master_Out(1487) <= \<const0>\;
  LOCKSTEP_Master_Out(1488) <= \<const0>\;
  LOCKSTEP_Master_Out(1489) <= \<const0>\;
  LOCKSTEP_Master_Out(1490) <= \<const0>\;
  LOCKSTEP_Master_Out(1491) <= \<const0>\;
  LOCKSTEP_Master_Out(1492) <= \<const0>\;
  LOCKSTEP_Master_Out(1493) <= \<const0>\;
  LOCKSTEP_Master_Out(1494) <= \<const0>\;
  LOCKSTEP_Master_Out(1495) <= \<const0>\;
  LOCKSTEP_Master_Out(1496) <= \<const0>\;
  LOCKSTEP_Master_Out(1497) <= \<const0>\;
  LOCKSTEP_Master_Out(1498) <= \<const0>\;
  LOCKSTEP_Master_Out(1499) <= \<const0>\;
  LOCKSTEP_Master_Out(1500) <= \<const0>\;
  LOCKSTEP_Master_Out(1501) <= \<const0>\;
  LOCKSTEP_Master_Out(1502) <= \<const0>\;
  LOCKSTEP_Master_Out(1503) <= \<const0>\;
  LOCKSTEP_Master_Out(1504) <= \<const0>\;
  LOCKSTEP_Master_Out(1505) <= \<const0>\;
  LOCKSTEP_Master_Out(1506) <= \<const0>\;
  LOCKSTEP_Master_Out(1507) <= \<const0>\;
  LOCKSTEP_Master_Out(1508) <= \<const0>\;
  LOCKSTEP_Master_Out(1509) <= \<const0>\;
  LOCKSTEP_Master_Out(1510) <= \<const0>\;
  LOCKSTEP_Master_Out(1511) <= \<const0>\;
  LOCKSTEP_Master_Out(1512) <= \<const0>\;
  LOCKSTEP_Master_Out(1513) <= \<const0>\;
  LOCKSTEP_Master_Out(1514) <= \<const0>\;
  LOCKSTEP_Master_Out(1515) <= \<const0>\;
  LOCKSTEP_Master_Out(1516) <= \<const0>\;
  LOCKSTEP_Master_Out(1517) <= \<const0>\;
  LOCKSTEP_Master_Out(1518) <= \<const0>\;
  LOCKSTEP_Master_Out(1519) <= \<const0>\;
  LOCKSTEP_Master_Out(1520) <= \<const0>\;
  LOCKSTEP_Master_Out(1521) <= \<const0>\;
  LOCKSTEP_Master_Out(1522) <= \<const0>\;
  LOCKSTEP_Master_Out(1523) <= \<const0>\;
  LOCKSTEP_Master_Out(1524) <= \<const0>\;
  LOCKSTEP_Master_Out(1525) <= \<const0>\;
  LOCKSTEP_Master_Out(1526) <= \<const0>\;
  LOCKSTEP_Master_Out(1527) <= \<const0>\;
  LOCKSTEP_Master_Out(1528) <= \<const0>\;
  LOCKSTEP_Master_Out(1529) <= \<const0>\;
  LOCKSTEP_Master_Out(1530) <= \<const0>\;
  LOCKSTEP_Master_Out(1531) <= \<const0>\;
  LOCKSTEP_Master_Out(1532) <= \<const0>\;
  LOCKSTEP_Master_Out(1533) <= \<const0>\;
  LOCKSTEP_Master_Out(1534) <= \<const0>\;
  LOCKSTEP_Master_Out(1535) <= \<const0>\;
  LOCKSTEP_Master_Out(1536) <= \<const0>\;
  LOCKSTEP_Master_Out(1537) <= \<const0>\;
  LOCKSTEP_Master_Out(1538) <= \<const0>\;
  LOCKSTEP_Master_Out(1539) <= \<const0>\;
  LOCKSTEP_Master_Out(1540) <= \<const0>\;
  LOCKSTEP_Master_Out(1541) <= \<const0>\;
  LOCKSTEP_Master_Out(1542) <= \<const0>\;
  LOCKSTEP_Master_Out(1543) <= \<const0>\;
  LOCKSTEP_Master_Out(1544) <= \<const0>\;
  LOCKSTEP_Master_Out(1545) <= \<const0>\;
  LOCKSTEP_Master_Out(1546) <= \<const0>\;
  LOCKSTEP_Master_Out(1547) <= \<const0>\;
  LOCKSTEP_Master_Out(1548) <= \<const0>\;
  LOCKSTEP_Master_Out(1549) <= \<const0>\;
  LOCKSTEP_Master_Out(1550) <= \<const0>\;
  LOCKSTEP_Master_Out(1551) <= \<const0>\;
  LOCKSTEP_Master_Out(1552) <= \<const0>\;
  LOCKSTEP_Master_Out(1553) <= \<const0>\;
  LOCKSTEP_Master_Out(1554) <= \<const0>\;
  LOCKSTEP_Master_Out(1555) <= \<const0>\;
  LOCKSTEP_Master_Out(1556) <= \<const0>\;
  LOCKSTEP_Master_Out(1557) <= \<const0>\;
  LOCKSTEP_Master_Out(1558) <= \<const0>\;
  LOCKSTEP_Master_Out(1559) <= \<const0>\;
  LOCKSTEP_Master_Out(1560) <= \<const0>\;
  LOCKSTEP_Master_Out(1561) <= \<const0>\;
  LOCKSTEP_Master_Out(1562) <= \<const0>\;
  LOCKSTEP_Master_Out(1563) <= \<const0>\;
  LOCKSTEP_Master_Out(1564) <= \<const0>\;
  LOCKSTEP_Master_Out(1565) <= \<const0>\;
  LOCKSTEP_Master_Out(1566) <= \<const0>\;
  LOCKSTEP_Master_Out(1567) <= \<const0>\;
  LOCKSTEP_Master_Out(1568) <= \<const0>\;
  LOCKSTEP_Master_Out(1569) <= \<const0>\;
  LOCKSTEP_Master_Out(1570) <= \<const0>\;
  LOCKSTEP_Master_Out(1571) <= \<const0>\;
  LOCKSTEP_Master_Out(1572) <= \<const0>\;
  LOCKSTEP_Master_Out(1573) <= \<const0>\;
  LOCKSTEP_Master_Out(1574) <= \<const0>\;
  LOCKSTEP_Master_Out(1575) <= \<const0>\;
  LOCKSTEP_Master_Out(1576) <= \<const0>\;
  LOCKSTEP_Master_Out(1577) <= \<const0>\;
  LOCKSTEP_Master_Out(1578) <= \<const0>\;
  LOCKSTEP_Master_Out(1579) <= \<const0>\;
  LOCKSTEP_Master_Out(1580) <= \<const0>\;
  LOCKSTEP_Master_Out(1581) <= \<const0>\;
  LOCKSTEP_Master_Out(1582) <= \<const0>\;
  LOCKSTEP_Master_Out(1583) <= \<const0>\;
  LOCKSTEP_Master_Out(1584) <= \<const0>\;
  LOCKSTEP_Master_Out(1585) <= \<const0>\;
  LOCKSTEP_Master_Out(1586) <= \<const0>\;
  LOCKSTEP_Master_Out(1587) <= \<const0>\;
  LOCKSTEP_Master_Out(1588) <= \<const0>\;
  LOCKSTEP_Master_Out(1589) <= \<const0>\;
  LOCKSTEP_Master_Out(1590) <= \<const0>\;
  LOCKSTEP_Master_Out(1591) <= \<const0>\;
  LOCKSTEP_Master_Out(1592) <= \<const0>\;
  LOCKSTEP_Master_Out(1593) <= \<const0>\;
  LOCKSTEP_Master_Out(1594) <= \<const0>\;
  LOCKSTEP_Master_Out(1595) <= \<const0>\;
  LOCKSTEP_Master_Out(1596) <= \<const0>\;
  LOCKSTEP_Master_Out(1597) <= \<const0>\;
  LOCKSTEP_Master_Out(1598) <= \<const0>\;
  LOCKSTEP_Master_Out(1599) <= \<const0>\;
  LOCKSTEP_Master_Out(1600) <= \<const0>\;
  LOCKSTEP_Master_Out(1601) <= \<const0>\;
  LOCKSTEP_Master_Out(1602) <= \<const0>\;
  LOCKSTEP_Master_Out(1603) <= \<const0>\;
  LOCKSTEP_Master_Out(1604) <= \<const0>\;
  LOCKSTEP_Master_Out(1605) <= \<const0>\;
  LOCKSTEP_Master_Out(1606) <= \<const0>\;
  LOCKSTEP_Master_Out(1607) <= \<const0>\;
  LOCKSTEP_Master_Out(1608) <= \<const0>\;
  LOCKSTEP_Master_Out(1609) <= \<const0>\;
  LOCKSTEP_Master_Out(1610) <= \<const0>\;
  LOCKSTEP_Master_Out(1611) <= \<const0>\;
  LOCKSTEP_Master_Out(1612) <= \<const0>\;
  LOCKSTEP_Master_Out(1613) <= \<const0>\;
  LOCKSTEP_Master_Out(1614) <= \<const0>\;
  LOCKSTEP_Master_Out(1615) <= \<const0>\;
  LOCKSTEP_Master_Out(1616) <= \<const0>\;
  LOCKSTEP_Master_Out(1617) <= \<const0>\;
  LOCKSTEP_Master_Out(1618) <= \<const0>\;
  LOCKSTEP_Master_Out(1619) <= \<const0>\;
  LOCKSTEP_Master_Out(1620) <= \<const0>\;
  LOCKSTEP_Master_Out(1621) <= \<const0>\;
  LOCKSTEP_Master_Out(1622) <= \<const0>\;
  LOCKSTEP_Master_Out(1623) <= \<const0>\;
  LOCKSTEP_Master_Out(1624) <= \<const0>\;
  LOCKSTEP_Master_Out(1625) <= \<const0>\;
  LOCKSTEP_Master_Out(1626) <= \<const0>\;
  LOCKSTEP_Master_Out(1627) <= \<const0>\;
  LOCKSTEP_Master_Out(1628) <= \<const0>\;
  LOCKSTEP_Master_Out(1629) <= \<const0>\;
  LOCKSTEP_Master_Out(1630) <= \<const0>\;
  LOCKSTEP_Master_Out(1631) <= \<const0>\;
  LOCKSTEP_Master_Out(1632) <= \<const0>\;
  LOCKSTEP_Master_Out(1633) <= \<const0>\;
  LOCKSTEP_Master_Out(1634) <= \<const0>\;
  LOCKSTEP_Master_Out(1635) <= \<const0>\;
  LOCKSTEP_Master_Out(1636) <= \<const0>\;
  LOCKSTEP_Master_Out(1637) <= \<const0>\;
  LOCKSTEP_Master_Out(1638) <= \<const0>\;
  LOCKSTEP_Master_Out(1639) <= \<const0>\;
  LOCKSTEP_Master_Out(1640) <= \<const0>\;
  LOCKSTEP_Master_Out(1641) <= \<const0>\;
  LOCKSTEP_Master_Out(1642) <= \<const0>\;
  LOCKSTEP_Master_Out(1643) <= \<const0>\;
  LOCKSTEP_Master_Out(1644) <= \<const0>\;
  LOCKSTEP_Master_Out(1645) <= \<const0>\;
  LOCKSTEP_Master_Out(1646) <= \<const0>\;
  LOCKSTEP_Master_Out(1647) <= \<const0>\;
  LOCKSTEP_Master_Out(1648) <= \<const0>\;
  LOCKSTEP_Master_Out(1649) <= \<const0>\;
  LOCKSTEP_Master_Out(1650) <= \<const0>\;
  LOCKSTEP_Master_Out(1651) <= \<const0>\;
  LOCKSTEP_Master_Out(1652) <= \<const0>\;
  LOCKSTEP_Master_Out(1653) <= \<const0>\;
  LOCKSTEP_Master_Out(1654) <= \<const0>\;
  LOCKSTEP_Master_Out(1655) <= \<const0>\;
  LOCKSTEP_Master_Out(1656) <= \<const0>\;
  LOCKSTEP_Master_Out(1657) <= \<const0>\;
  LOCKSTEP_Master_Out(1658) <= \<const0>\;
  LOCKSTEP_Master_Out(1659) <= \<const0>\;
  LOCKSTEP_Master_Out(1660) <= \<const0>\;
  LOCKSTEP_Master_Out(1661) <= \<const0>\;
  LOCKSTEP_Master_Out(1662) <= \<const0>\;
  LOCKSTEP_Master_Out(1663) <= \<const0>\;
  LOCKSTEP_Master_Out(1664) <= \<const0>\;
  LOCKSTEP_Master_Out(1665) <= \<const0>\;
  LOCKSTEP_Master_Out(1666) <= \<const0>\;
  LOCKSTEP_Master_Out(1667) <= \<const0>\;
  LOCKSTEP_Master_Out(1668) <= \<const0>\;
  LOCKSTEP_Master_Out(1669) <= \<const0>\;
  LOCKSTEP_Master_Out(1670) <= \<const0>\;
  LOCKSTEP_Master_Out(1671) <= \<const0>\;
  LOCKSTEP_Master_Out(1672) <= \<const0>\;
  LOCKSTEP_Master_Out(1673) <= \<const0>\;
  LOCKSTEP_Master_Out(1674) <= \<const0>\;
  LOCKSTEP_Master_Out(1675) <= \<const0>\;
  LOCKSTEP_Master_Out(1676) <= \<const0>\;
  LOCKSTEP_Master_Out(1677) <= \<const0>\;
  LOCKSTEP_Master_Out(1678) <= \<const0>\;
  LOCKSTEP_Master_Out(1679) <= \<const0>\;
  LOCKSTEP_Master_Out(1680) <= \<const0>\;
  LOCKSTEP_Master_Out(1681) <= \<const0>\;
  LOCKSTEP_Master_Out(1682) <= \<const0>\;
  LOCKSTEP_Master_Out(1683) <= \<const0>\;
  LOCKSTEP_Master_Out(1684) <= \<const0>\;
  LOCKSTEP_Master_Out(1685) <= \<const0>\;
  LOCKSTEP_Master_Out(1686) <= \<const0>\;
  LOCKSTEP_Master_Out(1687) <= \<const0>\;
  LOCKSTEP_Master_Out(1688) <= \<const0>\;
  LOCKSTEP_Master_Out(1689) <= \<const0>\;
  LOCKSTEP_Master_Out(1690) <= \<const0>\;
  LOCKSTEP_Master_Out(1691) <= \<const0>\;
  LOCKSTEP_Master_Out(1692) <= \<const0>\;
  LOCKSTEP_Master_Out(1693) <= \<const0>\;
  LOCKSTEP_Master_Out(1694) <= \<const0>\;
  LOCKSTEP_Master_Out(1695) <= \<const0>\;
  LOCKSTEP_Master_Out(1696) <= \<const0>\;
  LOCKSTEP_Master_Out(1697) <= \<const0>\;
  LOCKSTEP_Master_Out(1698) <= \<const0>\;
  LOCKSTEP_Master_Out(1699) <= \<const0>\;
  LOCKSTEP_Master_Out(1700) <= \<const0>\;
  LOCKSTEP_Master_Out(1701) <= \<const0>\;
  LOCKSTEP_Master_Out(1702) <= \<const0>\;
  LOCKSTEP_Master_Out(1703) <= \<const0>\;
  LOCKSTEP_Master_Out(1704) <= \<const0>\;
  LOCKSTEP_Master_Out(1705) <= \<const0>\;
  LOCKSTEP_Master_Out(1706) <= \<const0>\;
  LOCKSTEP_Master_Out(1707) <= \<const0>\;
  LOCKSTEP_Master_Out(1708) <= \<const0>\;
  LOCKSTEP_Master_Out(1709) <= \<const0>\;
  LOCKSTEP_Master_Out(1710) <= \<const0>\;
  LOCKSTEP_Master_Out(1711) <= \<const0>\;
  LOCKSTEP_Master_Out(1712) <= \<const0>\;
  LOCKSTEP_Master_Out(1713) <= \<const0>\;
  LOCKSTEP_Master_Out(1714) <= \<const0>\;
  LOCKSTEP_Master_Out(1715) <= \<const0>\;
  LOCKSTEP_Master_Out(1716) <= \<const0>\;
  LOCKSTEP_Master_Out(1717) <= \<const0>\;
  LOCKSTEP_Master_Out(1718) <= \<const0>\;
  LOCKSTEP_Master_Out(1719) <= \<const0>\;
  LOCKSTEP_Master_Out(1720) <= \<const0>\;
  LOCKSTEP_Master_Out(1721) <= \<const0>\;
  LOCKSTEP_Master_Out(1722) <= \<const0>\;
  LOCKSTEP_Master_Out(1723) <= \<const0>\;
  LOCKSTEP_Master_Out(1724) <= \<const0>\;
  LOCKSTEP_Master_Out(1725) <= \<const0>\;
  LOCKSTEP_Master_Out(1726) <= \<const0>\;
  LOCKSTEP_Master_Out(1727) <= \<const0>\;
  LOCKSTEP_Master_Out(1728) <= \<const0>\;
  LOCKSTEP_Master_Out(1729) <= \<const0>\;
  LOCKSTEP_Master_Out(1730) <= \<const0>\;
  LOCKSTEP_Master_Out(1731) <= \<const0>\;
  LOCKSTEP_Master_Out(1732) <= \<const0>\;
  LOCKSTEP_Master_Out(1733) <= \<const0>\;
  LOCKSTEP_Master_Out(1734) <= \<const0>\;
  LOCKSTEP_Master_Out(1735) <= \<const0>\;
  LOCKSTEP_Master_Out(1736) <= \<const0>\;
  LOCKSTEP_Master_Out(1737) <= \<const0>\;
  LOCKSTEP_Master_Out(1738) <= \<const0>\;
  LOCKSTEP_Master_Out(1739) <= \<const0>\;
  LOCKSTEP_Master_Out(1740) <= \<const0>\;
  LOCKSTEP_Master_Out(1741) <= \<const0>\;
  LOCKSTEP_Master_Out(1742) <= \<const0>\;
  LOCKSTEP_Master_Out(1743) <= \<const0>\;
  LOCKSTEP_Master_Out(1744) <= \<const0>\;
  LOCKSTEP_Master_Out(1745) <= \<const0>\;
  LOCKSTEP_Master_Out(1746) <= \<const0>\;
  LOCKSTEP_Master_Out(1747) <= \<const0>\;
  LOCKSTEP_Master_Out(1748) <= \<const0>\;
  LOCKSTEP_Master_Out(1749) <= \<const0>\;
  LOCKSTEP_Master_Out(1750) <= \<const0>\;
  LOCKSTEP_Master_Out(1751) <= \<const0>\;
  LOCKSTEP_Master_Out(1752) <= \<const0>\;
  LOCKSTEP_Master_Out(1753) <= \<const0>\;
  LOCKSTEP_Master_Out(1754) <= \<const0>\;
  LOCKSTEP_Master_Out(1755) <= \<const0>\;
  LOCKSTEP_Master_Out(1756) <= \<const0>\;
  LOCKSTEP_Master_Out(1757) <= \<const0>\;
  LOCKSTEP_Master_Out(1758) <= \<const0>\;
  LOCKSTEP_Master_Out(1759) <= \<const0>\;
  LOCKSTEP_Master_Out(1760) <= \<const0>\;
  LOCKSTEP_Master_Out(1761) <= \<const0>\;
  LOCKSTEP_Master_Out(1762) <= \<const0>\;
  LOCKSTEP_Master_Out(1763) <= \<const0>\;
  LOCKSTEP_Master_Out(1764) <= \<const0>\;
  LOCKSTEP_Master_Out(1765) <= \<const0>\;
  LOCKSTEP_Master_Out(1766) <= \<const0>\;
  LOCKSTEP_Master_Out(1767) <= \<const0>\;
  LOCKSTEP_Master_Out(1768) <= \<const0>\;
  LOCKSTEP_Master_Out(1769) <= \<const0>\;
  LOCKSTEP_Master_Out(1770) <= \<const0>\;
  LOCKSTEP_Master_Out(1771) <= \<const0>\;
  LOCKSTEP_Master_Out(1772) <= \<const0>\;
  LOCKSTEP_Master_Out(1773) <= \<const0>\;
  LOCKSTEP_Master_Out(1774) <= \<const0>\;
  LOCKSTEP_Master_Out(1775) <= \<const0>\;
  LOCKSTEP_Master_Out(1776) <= \<const0>\;
  LOCKSTEP_Master_Out(1777) <= \<const0>\;
  LOCKSTEP_Master_Out(1778) <= \<const0>\;
  LOCKSTEP_Master_Out(1779) <= \<const0>\;
  LOCKSTEP_Master_Out(1780) <= \<const0>\;
  LOCKSTEP_Master_Out(1781) <= \<const0>\;
  LOCKSTEP_Master_Out(1782) <= \<const0>\;
  LOCKSTEP_Master_Out(1783) <= \<const0>\;
  LOCKSTEP_Master_Out(1784) <= \<const0>\;
  LOCKSTEP_Master_Out(1785) <= \<const0>\;
  LOCKSTEP_Master_Out(1786) <= \<const0>\;
  LOCKSTEP_Master_Out(1787) <= \<const0>\;
  LOCKSTEP_Master_Out(1788) <= \<const0>\;
  LOCKSTEP_Master_Out(1789) <= \<const0>\;
  LOCKSTEP_Master_Out(1790) <= \<const0>\;
  LOCKSTEP_Master_Out(1791) <= \<const0>\;
  LOCKSTEP_Master_Out(1792) <= \<const0>\;
  LOCKSTEP_Master_Out(1793) <= \<const0>\;
  LOCKSTEP_Master_Out(1794) <= \<const0>\;
  LOCKSTEP_Master_Out(1795) <= \<const0>\;
  LOCKSTEP_Master_Out(1796) <= \<const0>\;
  LOCKSTEP_Master_Out(1797) <= \<const0>\;
  LOCKSTEP_Master_Out(1798) <= \<const0>\;
  LOCKSTEP_Master_Out(1799) <= \<const0>\;
  LOCKSTEP_Master_Out(1800) <= \<const0>\;
  LOCKSTEP_Master_Out(1801) <= \<const0>\;
  LOCKSTEP_Master_Out(1802) <= \<const0>\;
  LOCKSTEP_Master_Out(1803) <= \<const0>\;
  LOCKSTEP_Master_Out(1804) <= \<const0>\;
  LOCKSTEP_Master_Out(1805) <= \<const0>\;
  LOCKSTEP_Master_Out(1806) <= \<const0>\;
  LOCKSTEP_Master_Out(1807) <= \<const0>\;
  LOCKSTEP_Master_Out(1808) <= \<const0>\;
  LOCKSTEP_Master_Out(1809) <= \<const0>\;
  LOCKSTEP_Master_Out(1810) <= \<const0>\;
  LOCKSTEP_Master_Out(1811) <= \<const0>\;
  LOCKSTEP_Master_Out(1812) <= \<const0>\;
  LOCKSTEP_Master_Out(1813) <= \<const0>\;
  LOCKSTEP_Master_Out(1814) <= \<const0>\;
  LOCKSTEP_Master_Out(1815) <= \<const0>\;
  LOCKSTEP_Master_Out(1816) <= \<const0>\;
  LOCKSTEP_Master_Out(1817) <= \<const0>\;
  LOCKSTEP_Master_Out(1818) <= \<const0>\;
  LOCKSTEP_Master_Out(1819) <= \<const0>\;
  LOCKSTEP_Master_Out(1820) <= \<const0>\;
  LOCKSTEP_Master_Out(1821) <= \<const0>\;
  LOCKSTEP_Master_Out(1822) <= \<const0>\;
  LOCKSTEP_Master_Out(1823) <= \<const0>\;
  LOCKSTEP_Master_Out(1824) <= \<const0>\;
  LOCKSTEP_Master_Out(1825) <= \<const0>\;
  LOCKSTEP_Master_Out(1826) <= \<const0>\;
  LOCKSTEP_Master_Out(1827) <= \<const0>\;
  LOCKSTEP_Master_Out(1828) <= \<const0>\;
  LOCKSTEP_Master_Out(1829) <= \<const0>\;
  LOCKSTEP_Master_Out(1830) <= \<const0>\;
  LOCKSTEP_Master_Out(1831) <= \<const0>\;
  LOCKSTEP_Master_Out(1832) <= \<const0>\;
  LOCKSTEP_Master_Out(1833) <= \<const0>\;
  LOCKSTEP_Master_Out(1834) <= \<const0>\;
  LOCKSTEP_Master_Out(1835) <= \<const0>\;
  LOCKSTEP_Master_Out(1836) <= \<const0>\;
  LOCKSTEP_Master_Out(1837) <= \<const0>\;
  LOCKSTEP_Master_Out(1838) <= \<const0>\;
  LOCKSTEP_Master_Out(1839) <= \<const0>\;
  LOCKSTEP_Master_Out(1840) <= \<const0>\;
  LOCKSTEP_Master_Out(1841) <= \<const0>\;
  LOCKSTEP_Master_Out(1842) <= \<const0>\;
  LOCKSTEP_Master_Out(1843) <= \<const0>\;
  LOCKSTEP_Master_Out(1844) <= \<const0>\;
  LOCKSTEP_Master_Out(1845) <= \<const0>\;
  LOCKSTEP_Master_Out(1846) <= \<const0>\;
  LOCKSTEP_Master_Out(1847) <= \<const0>\;
  LOCKSTEP_Master_Out(1848) <= \<const0>\;
  LOCKSTEP_Master_Out(1849) <= \<const0>\;
  LOCKSTEP_Master_Out(1850) <= \<const0>\;
  LOCKSTEP_Master_Out(1851) <= \<const0>\;
  LOCKSTEP_Master_Out(1852) <= \<const0>\;
  LOCKSTEP_Master_Out(1853) <= \<const0>\;
  LOCKSTEP_Master_Out(1854) <= \<const0>\;
  LOCKSTEP_Master_Out(1855) <= \<const0>\;
  LOCKSTEP_Master_Out(1856) <= \<const0>\;
  LOCKSTEP_Master_Out(1857) <= \<const0>\;
  LOCKSTEP_Master_Out(1858) <= \<const0>\;
  LOCKSTEP_Master_Out(1859) <= \<const0>\;
  LOCKSTEP_Master_Out(1860) <= \<const0>\;
  LOCKSTEP_Master_Out(1861) <= \<const0>\;
  LOCKSTEP_Master_Out(1862) <= \<const0>\;
  LOCKSTEP_Master_Out(1863) <= \<const0>\;
  LOCKSTEP_Master_Out(1864) <= \<const0>\;
  LOCKSTEP_Master_Out(1865) <= \<const0>\;
  LOCKSTEP_Master_Out(1866) <= \<const0>\;
  LOCKSTEP_Master_Out(1867) <= \<const0>\;
  LOCKSTEP_Master_Out(1868) <= \<const0>\;
  LOCKSTEP_Master_Out(1869) <= \<const0>\;
  LOCKSTEP_Master_Out(1870) <= \<const0>\;
  LOCKSTEP_Master_Out(1871) <= \<const0>\;
  LOCKSTEP_Master_Out(1872) <= \<const0>\;
  LOCKSTEP_Master_Out(1873) <= \<const0>\;
  LOCKSTEP_Master_Out(1874) <= \<const0>\;
  LOCKSTEP_Master_Out(1875) <= \<const0>\;
  LOCKSTEP_Master_Out(1876) <= \<const0>\;
  LOCKSTEP_Master_Out(1877) <= \<const0>\;
  LOCKSTEP_Master_Out(1878) <= \<const0>\;
  LOCKSTEP_Master_Out(1879) <= \<const0>\;
  LOCKSTEP_Master_Out(1880) <= \<const0>\;
  LOCKSTEP_Master_Out(1881) <= \<const0>\;
  LOCKSTEP_Master_Out(1882) <= \<const0>\;
  LOCKSTEP_Master_Out(1883) <= \<const0>\;
  LOCKSTEP_Master_Out(1884) <= \<const0>\;
  LOCKSTEP_Master_Out(1885) <= \<const0>\;
  LOCKSTEP_Master_Out(1886) <= \<const0>\;
  LOCKSTEP_Master_Out(1887) <= \<const0>\;
  LOCKSTEP_Master_Out(1888) <= \<const0>\;
  LOCKSTEP_Master_Out(1889) <= \<const0>\;
  LOCKSTEP_Master_Out(1890) <= \<const0>\;
  LOCKSTEP_Master_Out(1891) <= \<const0>\;
  LOCKSTEP_Master_Out(1892) <= \<const0>\;
  LOCKSTEP_Master_Out(1893) <= \<const0>\;
  LOCKSTEP_Master_Out(1894) <= \<const0>\;
  LOCKSTEP_Master_Out(1895) <= \<const0>\;
  LOCKSTEP_Master_Out(1896) <= \<const0>\;
  LOCKSTEP_Master_Out(1897) <= \<const0>\;
  LOCKSTEP_Master_Out(1898) <= \<const0>\;
  LOCKSTEP_Master_Out(1899) <= \<const0>\;
  LOCKSTEP_Master_Out(1900) <= \<const0>\;
  LOCKSTEP_Master_Out(1901) <= \<const0>\;
  LOCKSTEP_Master_Out(1902) <= \<const0>\;
  LOCKSTEP_Master_Out(1903) <= \<const0>\;
  LOCKSTEP_Master_Out(1904) <= \<const0>\;
  LOCKSTEP_Master_Out(1905) <= \<const0>\;
  LOCKSTEP_Master_Out(1906) <= \<const0>\;
  LOCKSTEP_Master_Out(1907) <= \<const0>\;
  LOCKSTEP_Master_Out(1908) <= \<const0>\;
  LOCKSTEP_Master_Out(1909) <= \<const0>\;
  LOCKSTEP_Master_Out(1910) <= \<const0>\;
  LOCKSTEP_Master_Out(1911) <= \<const0>\;
  LOCKSTEP_Master_Out(1912) <= \<const0>\;
  LOCKSTEP_Master_Out(1913) <= \<const0>\;
  LOCKSTEP_Master_Out(1914) <= \<const0>\;
  LOCKSTEP_Master_Out(1915) <= \<const0>\;
  LOCKSTEP_Master_Out(1916) <= \<const0>\;
  LOCKSTEP_Master_Out(1917) <= \<const0>\;
  LOCKSTEP_Master_Out(1918) <= \<const0>\;
  LOCKSTEP_Master_Out(1919) <= \<const0>\;
  LOCKSTEP_Master_Out(1920) <= \<const0>\;
  LOCKSTEP_Master_Out(1921) <= \<const0>\;
  LOCKSTEP_Master_Out(1922) <= \<const0>\;
  LOCKSTEP_Master_Out(1923) <= \<const0>\;
  LOCKSTEP_Master_Out(1924) <= \<const0>\;
  LOCKSTEP_Master_Out(1925) <= \<const0>\;
  LOCKSTEP_Master_Out(1926) <= \<const0>\;
  LOCKSTEP_Master_Out(1927) <= \<const0>\;
  LOCKSTEP_Master_Out(1928) <= \<const0>\;
  LOCKSTEP_Master_Out(1929) <= \<const0>\;
  LOCKSTEP_Master_Out(1930) <= \<const0>\;
  LOCKSTEP_Master_Out(1931) <= \<const0>\;
  LOCKSTEP_Master_Out(1932) <= \<const0>\;
  LOCKSTEP_Master_Out(1933) <= \<const0>\;
  LOCKSTEP_Master_Out(1934) <= \<const0>\;
  LOCKSTEP_Master_Out(1935) <= \<const0>\;
  LOCKSTEP_Master_Out(1936) <= \<const0>\;
  LOCKSTEP_Master_Out(1937) <= \<const0>\;
  LOCKSTEP_Master_Out(1938) <= \<const0>\;
  LOCKSTEP_Master_Out(1939) <= \<const0>\;
  LOCKSTEP_Master_Out(1940) <= \<const0>\;
  LOCKSTEP_Master_Out(1941) <= \<const0>\;
  LOCKSTEP_Master_Out(1942) <= \<const0>\;
  LOCKSTEP_Master_Out(1943) <= \<const0>\;
  LOCKSTEP_Master_Out(1944) <= \<const0>\;
  LOCKSTEP_Master_Out(1945) <= \<const0>\;
  LOCKSTEP_Master_Out(1946) <= \<const0>\;
  LOCKSTEP_Master_Out(1947) <= \<const0>\;
  LOCKSTEP_Master_Out(1948) <= \<const0>\;
  LOCKSTEP_Master_Out(1949) <= \<const0>\;
  LOCKSTEP_Master_Out(1950) <= \<const0>\;
  LOCKSTEP_Master_Out(1951) <= \<const0>\;
  LOCKSTEP_Master_Out(1952) <= \<const0>\;
  LOCKSTEP_Master_Out(1953) <= \<const0>\;
  LOCKSTEP_Master_Out(1954) <= \<const0>\;
  LOCKSTEP_Master_Out(1955) <= \<const0>\;
  LOCKSTEP_Master_Out(1956) <= \<const0>\;
  LOCKSTEP_Master_Out(1957) <= \<const0>\;
  LOCKSTEP_Master_Out(1958) <= \<const0>\;
  LOCKSTEP_Master_Out(1959) <= \<const0>\;
  LOCKSTEP_Master_Out(1960) <= \<const0>\;
  LOCKSTEP_Master_Out(1961) <= \<const0>\;
  LOCKSTEP_Master_Out(1962) <= \<const0>\;
  LOCKSTEP_Master_Out(1963) <= \<const0>\;
  LOCKSTEP_Master_Out(1964) <= \<const0>\;
  LOCKSTEP_Master_Out(1965) <= \<const0>\;
  LOCKSTEP_Master_Out(1966) <= \<const0>\;
  LOCKSTEP_Master_Out(1967) <= \<const0>\;
  LOCKSTEP_Master_Out(1968) <= \<const0>\;
  LOCKSTEP_Master_Out(1969) <= \<const0>\;
  LOCKSTEP_Master_Out(1970) <= \<const0>\;
  LOCKSTEP_Master_Out(1971) <= \<const0>\;
  LOCKSTEP_Master_Out(1972) <= \<const0>\;
  LOCKSTEP_Master_Out(1973) <= \<const0>\;
  LOCKSTEP_Master_Out(1974) <= \<const0>\;
  LOCKSTEP_Master_Out(1975) <= \<const0>\;
  LOCKSTEP_Master_Out(1976) <= \<const0>\;
  LOCKSTEP_Master_Out(1977) <= \<const0>\;
  LOCKSTEP_Master_Out(1978) <= \<const0>\;
  LOCKSTEP_Master_Out(1979) <= \<const0>\;
  LOCKSTEP_Master_Out(1980) <= \<const0>\;
  LOCKSTEP_Master_Out(1981) <= \<const0>\;
  LOCKSTEP_Master_Out(1982) <= \<const0>\;
  LOCKSTEP_Master_Out(1983) <= \<const0>\;
  LOCKSTEP_Master_Out(1984) <= \<const0>\;
  LOCKSTEP_Master_Out(1985) <= \<const0>\;
  LOCKSTEP_Master_Out(1986) <= \<const0>\;
  LOCKSTEP_Master_Out(1987) <= \<const0>\;
  LOCKSTEP_Master_Out(1988) <= \<const0>\;
  LOCKSTEP_Master_Out(1989) <= \<const0>\;
  LOCKSTEP_Master_Out(1990) <= \<const0>\;
  LOCKSTEP_Master_Out(1991) <= \<const0>\;
  LOCKSTEP_Master_Out(1992) <= \<const0>\;
  LOCKSTEP_Master_Out(1993) <= \<const0>\;
  LOCKSTEP_Master_Out(1994) <= \<const0>\;
  LOCKSTEP_Master_Out(1995) <= \<const0>\;
  LOCKSTEP_Master_Out(1996) <= \<const0>\;
  LOCKSTEP_Master_Out(1997) <= \<const0>\;
  LOCKSTEP_Master_Out(1998) <= \<const0>\;
  LOCKSTEP_Master_Out(1999) <= \<const0>\;
  LOCKSTEP_Master_Out(2000) <= \<const0>\;
  LOCKSTEP_Master_Out(2001) <= \<const0>\;
  LOCKSTEP_Master_Out(2002) <= \<const0>\;
  LOCKSTEP_Master_Out(2003) <= \<const0>\;
  LOCKSTEP_Master_Out(2004) <= \<const0>\;
  LOCKSTEP_Master_Out(2005) <= \<const0>\;
  LOCKSTEP_Master_Out(2006) <= \<const0>\;
  LOCKSTEP_Master_Out(2007) <= \<const0>\;
  LOCKSTEP_Master_Out(2008) <= \<const0>\;
  LOCKSTEP_Master_Out(2009) <= \<const0>\;
  LOCKSTEP_Master_Out(2010) <= \<const0>\;
  LOCKSTEP_Master_Out(2011) <= \<const0>\;
  LOCKSTEP_Master_Out(2012) <= \<const0>\;
  LOCKSTEP_Master_Out(2013) <= \<const0>\;
  LOCKSTEP_Master_Out(2014) <= \<const0>\;
  LOCKSTEP_Master_Out(2015) <= \<const0>\;
  LOCKSTEP_Master_Out(2016) <= \<const0>\;
  LOCKSTEP_Master_Out(2017) <= \<const0>\;
  LOCKSTEP_Master_Out(2018) <= \<const0>\;
  LOCKSTEP_Master_Out(2019) <= \<const0>\;
  LOCKSTEP_Master_Out(2020) <= \<const0>\;
  LOCKSTEP_Master_Out(2021) <= \<const0>\;
  LOCKSTEP_Master_Out(2022) <= \<const0>\;
  LOCKSTEP_Master_Out(2023) <= \<const0>\;
  LOCKSTEP_Master_Out(2024) <= \<const0>\;
  LOCKSTEP_Master_Out(2025) <= \<const0>\;
  LOCKSTEP_Master_Out(2026) <= \<const0>\;
  LOCKSTEP_Master_Out(2027) <= \<const0>\;
  LOCKSTEP_Master_Out(2028) <= \<const0>\;
  LOCKSTEP_Master_Out(2029) <= \<const0>\;
  LOCKSTEP_Master_Out(2030) <= \<const0>\;
  LOCKSTEP_Master_Out(2031) <= \<const0>\;
  LOCKSTEP_Master_Out(2032) <= \<const0>\;
  LOCKSTEP_Master_Out(2033) <= \<const0>\;
  LOCKSTEP_Master_Out(2034) <= \<const0>\;
  LOCKSTEP_Master_Out(2035) <= \<const0>\;
  LOCKSTEP_Master_Out(2036) <= \<const0>\;
  LOCKSTEP_Master_Out(2037) <= \<const0>\;
  LOCKSTEP_Master_Out(2038) <= \<const0>\;
  LOCKSTEP_Master_Out(2039) <= \<const0>\;
  LOCKSTEP_Master_Out(2040) <= \<const0>\;
  LOCKSTEP_Master_Out(2041) <= \<const0>\;
  LOCKSTEP_Master_Out(2042) <= \<const0>\;
  LOCKSTEP_Master_Out(2043) <= \<const0>\;
  LOCKSTEP_Master_Out(2044) <= \<const0>\;
  LOCKSTEP_Master_Out(2045) <= \<const0>\;
  LOCKSTEP_Master_Out(2046) <= \<const0>\;
  LOCKSTEP_Master_Out(2047) <= \<const0>\;
  LOCKSTEP_Master_Out(2048) <= \<const0>\;
  LOCKSTEP_Master_Out(2049) <= \<const0>\;
  LOCKSTEP_Master_Out(2050) <= \<const0>\;
  LOCKSTEP_Master_Out(2051) <= \<const0>\;
  LOCKSTEP_Master_Out(2052) <= \<const0>\;
  LOCKSTEP_Master_Out(2053) <= \<const0>\;
  LOCKSTEP_Master_Out(2054) <= \<const0>\;
  LOCKSTEP_Master_Out(2055) <= \<const0>\;
  LOCKSTEP_Master_Out(2056) <= \<const0>\;
  LOCKSTEP_Master_Out(2057) <= \<const0>\;
  LOCKSTEP_Master_Out(2058) <= \<const0>\;
  LOCKSTEP_Master_Out(2059) <= \<const0>\;
  LOCKSTEP_Master_Out(2060) <= \<const0>\;
  LOCKSTEP_Master_Out(2061) <= \<const0>\;
  LOCKSTEP_Master_Out(2062) <= \<const0>\;
  LOCKSTEP_Master_Out(2063) <= \<const0>\;
  LOCKSTEP_Master_Out(2064) <= \<const0>\;
  LOCKSTEP_Master_Out(2065) <= \<const0>\;
  LOCKSTEP_Master_Out(2066) <= \<const0>\;
  LOCKSTEP_Master_Out(2067) <= \<const0>\;
  LOCKSTEP_Master_Out(2068) <= \<const0>\;
  LOCKSTEP_Master_Out(2069) <= \<const0>\;
  LOCKSTEP_Master_Out(2070) <= \<const0>\;
  LOCKSTEP_Master_Out(2071) <= \<const0>\;
  LOCKSTEP_Master_Out(2072) <= \<const0>\;
  LOCKSTEP_Master_Out(2073) <= \<const0>\;
  LOCKSTEP_Master_Out(2074) <= \<const0>\;
  LOCKSTEP_Master_Out(2075) <= \<const0>\;
  LOCKSTEP_Master_Out(2076) <= \<const0>\;
  LOCKSTEP_Master_Out(2077) <= \<const0>\;
  LOCKSTEP_Master_Out(2078) <= \<const0>\;
  LOCKSTEP_Master_Out(2079) <= \<const0>\;
  LOCKSTEP_Master_Out(2080) <= \<const0>\;
  LOCKSTEP_Master_Out(2081) <= \<const0>\;
  LOCKSTEP_Master_Out(2082) <= \<const0>\;
  LOCKSTEP_Master_Out(2083) <= \<const0>\;
  LOCKSTEP_Master_Out(2084) <= \<const0>\;
  LOCKSTEP_Master_Out(2085) <= \<const0>\;
  LOCKSTEP_Master_Out(2086) <= \<const0>\;
  LOCKSTEP_Master_Out(2087) <= \<const0>\;
  LOCKSTEP_Master_Out(2088) <= \<const0>\;
  LOCKSTEP_Master_Out(2089) <= \<const0>\;
  LOCKSTEP_Master_Out(2090) <= \<const0>\;
  LOCKSTEP_Master_Out(2091) <= \<const0>\;
  LOCKSTEP_Master_Out(2092) <= \<const0>\;
  LOCKSTEP_Master_Out(2093) <= \<const0>\;
  LOCKSTEP_Master_Out(2094) <= \<const0>\;
  LOCKSTEP_Master_Out(2095) <= \<const0>\;
  LOCKSTEP_Master_Out(2096) <= \<const0>\;
  LOCKSTEP_Master_Out(2097) <= \<const0>\;
  LOCKSTEP_Master_Out(2098) <= \<const0>\;
  LOCKSTEP_Master_Out(2099) <= \<const0>\;
  LOCKSTEP_Master_Out(2100) <= \<const0>\;
  LOCKSTEP_Master_Out(2101) <= \<const0>\;
  LOCKSTEP_Master_Out(2102) <= \<const0>\;
  LOCKSTEP_Master_Out(2103) <= \<const0>\;
  LOCKSTEP_Master_Out(2104) <= \<const0>\;
  LOCKSTEP_Master_Out(2105) <= \<const0>\;
  LOCKSTEP_Master_Out(2106) <= \<const0>\;
  LOCKSTEP_Master_Out(2107) <= \<const0>\;
  LOCKSTEP_Master_Out(2108) <= \<const0>\;
  LOCKSTEP_Master_Out(2109) <= \<const0>\;
  LOCKSTEP_Master_Out(2110) <= \<const0>\;
  LOCKSTEP_Master_Out(2111) <= \<const0>\;
  LOCKSTEP_Master_Out(2112) <= \<const0>\;
  LOCKSTEP_Master_Out(2113) <= \<const0>\;
  LOCKSTEP_Master_Out(2114) <= \<const0>\;
  LOCKSTEP_Master_Out(2115) <= \<const0>\;
  LOCKSTEP_Master_Out(2116) <= \<const0>\;
  LOCKSTEP_Master_Out(2117) <= \<const0>\;
  LOCKSTEP_Master_Out(2118) <= \<const0>\;
  LOCKSTEP_Master_Out(2119) <= \<const0>\;
  LOCKSTEP_Master_Out(2120) <= \<const0>\;
  LOCKSTEP_Master_Out(2121) <= \<const0>\;
  LOCKSTEP_Master_Out(2122) <= \<const0>\;
  LOCKSTEP_Master_Out(2123) <= \<const0>\;
  LOCKSTEP_Master_Out(2124) <= \<const0>\;
  LOCKSTEP_Master_Out(2125) <= \<const0>\;
  LOCKSTEP_Master_Out(2126) <= \<const0>\;
  LOCKSTEP_Master_Out(2127) <= \<const0>\;
  LOCKSTEP_Master_Out(2128) <= \<const0>\;
  LOCKSTEP_Master_Out(2129) <= \<const0>\;
  LOCKSTEP_Master_Out(2130) <= \<const0>\;
  LOCKSTEP_Master_Out(2131) <= \<const0>\;
  LOCKSTEP_Master_Out(2132) <= \<const0>\;
  LOCKSTEP_Master_Out(2133) <= \<const0>\;
  LOCKSTEP_Master_Out(2134) <= \<const0>\;
  LOCKSTEP_Master_Out(2135) <= \<const0>\;
  LOCKSTEP_Master_Out(2136) <= \<const0>\;
  LOCKSTEP_Master_Out(2137) <= \<const0>\;
  LOCKSTEP_Master_Out(2138) <= \<const0>\;
  LOCKSTEP_Master_Out(2139) <= \<const0>\;
  LOCKSTEP_Master_Out(2140) <= \<const0>\;
  LOCKSTEP_Master_Out(2141) <= \<const0>\;
  LOCKSTEP_Master_Out(2142) <= \<const0>\;
  LOCKSTEP_Master_Out(2143) <= \<const0>\;
  LOCKSTEP_Master_Out(2144) <= \<const0>\;
  LOCKSTEP_Master_Out(2145) <= \<const0>\;
  LOCKSTEP_Master_Out(2146) <= \<const0>\;
  LOCKSTEP_Master_Out(2147) <= \<const0>\;
  LOCKSTEP_Master_Out(2148) <= \<const0>\;
  LOCKSTEP_Master_Out(2149) <= \<const0>\;
  LOCKSTEP_Master_Out(2150) <= \<const0>\;
  LOCKSTEP_Master_Out(2151) <= \<const0>\;
  LOCKSTEP_Master_Out(2152) <= \<const0>\;
  LOCKSTEP_Master_Out(2153) <= \<const0>\;
  LOCKSTEP_Master_Out(2154) <= \<const0>\;
  LOCKSTEP_Master_Out(2155) <= \<const0>\;
  LOCKSTEP_Master_Out(2156) <= \<const0>\;
  LOCKSTEP_Master_Out(2157) <= \<const0>\;
  LOCKSTEP_Master_Out(2158) <= \<const0>\;
  LOCKSTEP_Master_Out(2159) <= \<const0>\;
  LOCKSTEP_Master_Out(2160) <= \<const0>\;
  LOCKSTEP_Master_Out(2161) <= \<const0>\;
  LOCKSTEP_Master_Out(2162) <= \<const0>\;
  LOCKSTEP_Master_Out(2163) <= \<const0>\;
  LOCKSTEP_Master_Out(2164) <= \<const0>\;
  LOCKSTEP_Master_Out(2165) <= \<const0>\;
  LOCKSTEP_Master_Out(2166) <= \<const0>\;
  LOCKSTEP_Master_Out(2167) <= \<const0>\;
  LOCKSTEP_Master_Out(2168) <= \<const0>\;
  LOCKSTEP_Master_Out(2169) <= \<const0>\;
  LOCKSTEP_Master_Out(2170) <= \<const0>\;
  LOCKSTEP_Master_Out(2171) <= \<const0>\;
  LOCKSTEP_Master_Out(2172) <= \<const0>\;
  LOCKSTEP_Master_Out(2173) <= \<const0>\;
  LOCKSTEP_Master_Out(2174) <= \<const0>\;
  LOCKSTEP_Master_Out(2175) <= \<const0>\;
  LOCKSTEP_Master_Out(2176) <= \<const0>\;
  LOCKSTEP_Master_Out(2177) <= \<const0>\;
  LOCKSTEP_Master_Out(2178) <= \<const0>\;
  LOCKSTEP_Master_Out(2179) <= \<const0>\;
  LOCKSTEP_Master_Out(2180) <= \<const0>\;
  LOCKSTEP_Master_Out(2181) <= \<const0>\;
  LOCKSTEP_Master_Out(2182) <= \<const0>\;
  LOCKSTEP_Master_Out(2183) <= \<const0>\;
  LOCKSTEP_Master_Out(2184) <= \<const0>\;
  LOCKSTEP_Master_Out(2185) <= \<const0>\;
  LOCKSTEP_Master_Out(2186) <= \<const0>\;
  LOCKSTEP_Master_Out(2187) <= \<const0>\;
  LOCKSTEP_Master_Out(2188) <= \<const0>\;
  LOCKSTEP_Master_Out(2189) <= \<const0>\;
  LOCKSTEP_Master_Out(2190) <= \<const0>\;
  LOCKSTEP_Master_Out(2191) <= \<const0>\;
  LOCKSTEP_Master_Out(2192) <= \<const0>\;
  LOCKSTEP_Master_Out(2193) <= \<const0>\;
  LOCKSTEP_Master_Out(2194) <= \<const0>\;
  LOCKSTEP_Master_Out(2195) <= \<const0>\;
  LOCKSTEP_Master_Out(2196) <= \<const0>\;
  LOCKSTEP_Master_Out(2197) <= \<const0>\;
  LOCKSTEP_Master_Out(2198) <= \<const0>\;
  LOCKSTEP_Master_Out(2199) <= \<const0>\;
  LOCKSTEP_Master_Out(2200) <= \<const0>\;
  LOCKSTEP_Master_Out(2201) <= \<const0>\;
  LOCKSTEP_Master_Out(2202) <= \<const0>\;
  LOCKSTEP_Master_Out(2203) <= \<const0>\;
  LOCKSTEP_Master_Out(2204) <= \<const0>\;
  LOCKSTEP_Master_Out(2205) <= \<const0>\;
  LOCKSTEP_Master_Out(2206) <= \<const0>\;
  LOCKSTEP_Master_Out(2207) <= \<const0>\;
  LOCKSTEP_Master_Out(2208) <= \<const0>\;
  LOCKSTEP_Master_Out(2209) <= \<const0>\;
  LOCKSTEP_Master_Out(2210) <= \<const0>\;
  LOCKSTEP_Master_Out(2211) <= \<const0>\;
  LOCKSTEP_Master_Out(2212) <= \<const0>\;
  LOCKSTEP_Master_Out(2213) <= \<const0>\;
  LOCKSTEP_Master_Out(2214) <= \<const0>\;
  LOCKSTEP_Master_Out(2215) <= \<const0>\;
  LOCKSTEP_Master_Out(2216) <= \<const0>\;
  LOCKSTEP_Master_Out(2217) <= \<const0>\;
  LOCKSTEP_Master_Out(2218) <= \<const0>\;
  LOCKSTEP_Master_Out(2219) <= \<const0>\;
  LOCKSTEP_Master_Out(2220) <= \<const0>\;
  LOCKSTEP_Master_Out(2221) <= \<const0>\;
  LOCKSTEP_Master_Out(2222) <= \<const0>\;
  LOCKSTEP_Master_Out(2223) <= \<const0>\;
  LOCKSTEP_Master_Out(2224) <= \<const0>\;
  LOCKSTEP_Master_Out(2225) <= \<const0>\;
  LOCKSTEP_Master_Out(2226) <= \<const0>\;
  LOCKSTEP_Master_Out(2227) <= \<const0>\;
  LOCKSTEP_Master_Out(2228) <= \<const0>\;
  LOCKSTEP_Master_Out(2229) <= \<const0>\;
  LOCKSTEP_Master_Out(2230) <= \<const0>\;
  LOCKSTEP_Master_Out(2231) <= \<const0>\;
  LOCKSTEP_Master_Out(2232) <= \<const0>\;
  LOCKSTEP_Master_Out(2233) <= \<const0>\;
  LOCKSTEP_Master_Out(2234) <= \<const0>\;
  LOCKSTEP_Master_Out(2235) <= \<const0>\;
  LOCKSTEP_Master_Out(2236) <= \<const0>\;
  LOCKSTEP_Master_Out(2237) <= \<const0>\;
  LOCKSTEP_Master_Out(2238) <= \<const0>\;
  LOCKSTEP_Master_Out(2239) <= \<const0>\;
  LOCKSTEP_Master_Out(2240) <= \<const0>\;
  LOCKSTEP_Master_Out(2241) <= \<const0>\;
  LOCKSTEP_Master_Out(2242) <= \<const0>\;
  LOCKSTEP_Master_Out(2243) <= \<const0>\;
  LOCKSTEP_Master_Out(2244) <= \<const0>\;
  LOCKSTEP_Master_Out(2245) <= \<const0>\;
  LOCKSTEP_Master_Out(2246) <= \<const0>\;
  LOCKSTEP_Master_Out(2247) <= \<const0>\;
  LOCKSTEP_Master_Out(2248) <= \<const0>\;
  LOCKSTEP_Master_Out(2249) <= \<const0>\;
  LOCKSTEP_Master_Out(2250) <= \<const0>\;
  LOCKSTEP_Master_Out(2251) <= \<const0>\;
  LOCKSTEP_Master_Out(2252) <= \<const0>\;
  LOCKSTEP_Master_Out(2253) <= \<const0>\;
  LOCKSTEP_Master_Out(2254) <= \<const0>\;
  LOCKSTEP_Master_Out(2255) <= \<const0>\;
  LOCKSTEP_Master_Out(2256) <= \<const0>\;
  LOCKSTEP_Master_Out(2257) <= \<const0>\;
  LOCKSTEP_Master_Out(2258) <= \<const0>\;
  LOCKSTEP_Master_Out(2259) <= \<const0>\;
  LOCKSTEP_Master_Out(2260) <= \<const0>\;
  LOCKSTEP_Master_Out(2261) <= \<const0>\;
  LOCKSTEP_Master_Out(2262) <= \<const0>\;
  LOCKSTEP_Master_Out(2263) <= \<const0>\;
  LOCKSTEP_Master_Out(2264) <= \<const0>\;
  LOCKSTEP_Master_Out(2265) <= \<const0>\;
  LOCKSTEP_Master_Out(2266) <= \<const0>\;
  LOCKSTEP_Master_Out(2267) <= \<const0>\;
  LOCKSTEP_Master_Out(2268) <= \<const0>\;
  LOCKSTEP_Master_Out(2269) <= \<const0>\;
  LOCKSTEP_Master_Out(2270) <= \<const0>\;
  LOCKSTEP_Master_Out(2271) <= \<const0>\;
  LOCKSTEP_Master_Out(2272) <= \<const0>\;
  LOCKSTEP_Master_Out(2273) <= \<const0>\;
  LOCKSTEP_Master_Out(2274) <= \<const0>\;
  LOCKSTEP_Master_Out(2275) <= \<const0>\;
  LOCKSTEP_Master_Out(2276) <= \<const0>\;
  LOCKSTEP_Master_Out(2277) <= \<const0>\;
  LOCKSTEP_Master_Out(2278) <= \<const0>\;
  LOCKSTEP_Master_Out(2279) <= \<const0>\;
  LOCKSTEP_Master_Out(2280) <= \<const0>\;
  LOCKSTEP_Master_Out(2281) <= \<const0>\;
  LOCKSTEP_Master_Out(2282) <= \<const0>\;
  LOCKSTEP_Master_Out(2283) <= \<const0>\;
  LOCKSTEP_Master_Out(2284) <= \<const0>\;
  LOCKSTEP_Master_Out(2285) <= \<const0>\;
  LOCKSTEP_Master_Out(2286) <= \<const0>\;
  LOCKSTEP_Master_Out(2287) <= \<const0>\;
  LOCKSTEP_Master_Out(2288) <= \<const0>\;
  LOCKSTEP_Master_Out(2289) <= \<const0>\;
  LOCKSTEP_Master_Out(2290) <= \<const0>\;
  LOCKSTEP_Master_Out(2291) <= \<const0>\;
  LOCKSTEP_Master_Out(2292) <= \<const0>\;
  LOCKSTEP_Master_Out(2293) <= \<const0>\;
  LOCKSTEP_Master_Out(2294) <= \<const0>\;
  LOCKSTEP_Master_Out(2295) <= \<const0>\;
  LOCKSTEP_Master_Out(2296) <= \<const0>\;
  LOCKSTEP_Master_Out(2297) <= \<const0>\;
  LOCKSTEP_Master_Out(2298) <= \<const0>\;
  LOCKSTEP_Master_Out(2299) <= \<const0>\;
  LOCKSTEP_Master_Out(2300) <= \<const0>\;
  LOCKSTEP_Master_Out(2301) <= \<const0>\;
  LOCKSTEP_Master_Out(2302) <= \<const0>\;
  LOCKSTEP_Master_Out(2303) <= \<const0>\;
  LOCKSTEP_Master_Out(2304) <= \<const0>\;
  LOCKSTEP_Master_Out(2305) <= \<const0>\;
  LOCKSTEP_Master_Out(2306) <= \<const0>\;
  LOCKSTEP_Master_Out(2307) <= \<const0>\;
  LOCKSTEP_Master_Out(2308) <= \<const0>\;
  LOCKSTEP_Master_Out(2309) <= \<const0>\;
  LOCKSTEP_Master_Out(2310) <= \<const0>\;
  LOCKSTEP_Master_Out(2311) <= \<const0>\;
  LOCKSTEP_Master_Out(2312) <= \<const0>\;
  LOCKSTEP_Master_Out(2313) <= \<const0>\;
  LOCKSTEP_Master_Out(2314) <= \<const0>\;
  LOCKSTEP_Master_Out(2315) <= \<const0>\;
  LOCKSTEP_Master_Out(2316) <= \<const0>\;
  LOCKSTEP_Master_Out(2317) <= \<const0>\;
  LOCKSTEP_Master_Out(2318) <= \<const0>\;
  LOCKSTEP_Master_Out(2319) <= \<const0>\;
  LOCKSTEP_Master_Out(2320) <= \<const0>\;
  LOCKSTEP_Master_Out(2321) <= \<const0>\;
  LOCKSTEP_Master_Out(2322) <= \<const0>\;
  LOCKSTEP_Master_Out(2323) <= \<const0>\;
  LOCKSTEP_Master_Out(2324) <= \<const0>\;
  LOCKSTEP_Master_Out(2325) <= \<const0>\;
  LOCKSTEP_Master_Out(2326) <= \<const0>\;
  LOCKSTEP_Master_Out(2327) <= \<const0>\;
  LOCKSTEP_Master_Out(2328) <= \<const0>\;
  LOCKSTEP_Master_Out(2329) <= \<const0>\;
  LOCKSTEP_Master_Out(2330) <= \<const0>\;
  LOCKSTEP_Master_Out(2331) <= \<const0>\;
  LOCKSTEP_Master_Out(2332) <= \<const0>\;
  LOCKSTEP_Master_Out(2333) <= \<const0>\;
  LOCKSTEP_Master_Out(2334) <= \<const0>\;
  LOCKSTEP_Master_Out(2335) <= \<const0>\;
  LOCKSTEP_Master_Out(2336) <= \<const0>\;
  LOCKSTEP_Master_Out(2337) <= \<const0>\;
  LOCKSTEP_Master_Out(2338) <= \<const0>\;
  LOCKSTEP_Master_Out(2339) <= \<const0>\;
  LOCKSTEP_Master_Out(2340) <= \<const0>\;
  LOCKSTEP_Master_Out(2341) <= \<const0>\;
  LOCKSTEP_Master_Out(2342) <= \<const0>\;
  LOCKSTEP_Master_Out(2343) <= \<const0>\;
  LOCKSTEP_Master_Out(2344) <= \<const0>\;
  LOCKSTEP_Master_Out(2345) <= \<const0>\;
  LOCKSTEP_Master_Out(2346) <= \<const0>\;
  LOCKSTEP_Master_Out(2347) <= \<const0>\;
  LOCKSTEP_Master_Out(2348) <= \<const0>\;
  LOCKSTEP_Master_Out(2349) <= \<const0>\;
  LOCKSTEP_Master_Out(2350) <= \<const0>\;
  LOCKSTEP_Master_Out(2351) <= \<const0>\;
  LOCKSTEP_Master_Out(2352) <= \<const0>\;
  LOCKSTEP_Master_Out(2353) <= \<const0>\;
  LOCKSTEP_Master_Out(2354) <= \<const0>\;
  LOCKSTEP_Master_Out(2355) <= \<const0>\;
  LOCKSTEP_Master_Out(2356) <= \<const0>\;
  LOCKSTEP_Master_Out(2357) <= \<const0>\;
  LOCKSTEP_Master_Out(2358) <= \<const0>\;
  LOCKSTEP_Master_Out(2359) <= \<const0>\;
  LOCKSTEP_Master_Out(2360) <= \<const0>\;
  LOCKSTEP_Master_Out(2361) <= \<const0>\;
  LOCKSTEP_Master_Out(2362) <= \<const0>\;
  LOCKSTEP_Master_Out(2363) <= \<const0>\;
  LOCKSTEP_Master_Out(2364) <= \<const0>\;
  LOCKSTEP_Master_Out(2365) <= \<const0>\;
  LOCKSTEP_Master_Out(2366) <= \<const0>\;
  LOCKSTEP_Master_Out(2367) <= \<const0>\;
  LOCKSTEP_Master_Out(2368) <= \<const0>\;
  LOCKSTEP_Master_Out(2369) <= \<const0>\;
  LOCKSTEP_Master_Out(2370) <= \<const0>\;
  LOCKSTEP_Master_Out(2371) <= \<const0>\;
  LOCKSTEP_Master_Out(2372) <= \<const0>\;
  LOCKSTEP_Master_Out(2373) <= \<const0>\;
  LOCKSTEP_Master_Out(2374) <= \<const0>\;
  LOCKSTEP_Master_Out(2375) <= \<const0>\;
  LOCKSTEP_Master_Out(2376) <= \<const0>\;
  LOCKSTEP_Master_Out(2377) <= \<const0>\;
  LOCKSTEP_Master_Out(2378) <= \<const0>\;
  LOCKSTEP_Master_Out(2379) <= \<const0>\;
  LOCKSTEP_Master_Out(2380) <= \<const0>\;
  LOCKSTEP_Master_Out(2381) <= \<const0>\;
  LOCKSTEP_Master_Out(2382) <= \<const0>\;
  LOCKSTEP_Master_Out(2383) <= \<const0>\;
  LOCKSTEP_Master_Out(2384) <= \<const0>\;
  LOCKSTEP_Master_Out(2385) <= \<const0>\;
  LOCKSTEP_Master_Out(2386) <= \<const0>\;
  LOCKSTEP_Master_Out(2387) <= \<const0>\;
  LOCKSTEP_Master_Out(2388) <= \<const0>\;
  LOCKSTEP_Master_Out(2389) <= \<const0>\;
  LOCKSTEP_Master_Out(2390) <= \<const0>\;
  LOCKSTEP_Master_Out(2391) <= \<const0>\;
  LOCKSTEP_Master_Out(2392) <= \<const0>\;
  LOCKSTEP_Master_Out(2393) <= \<const0>\;
  LOCKSTEP_Master_Out(2394) <= \<const0>\;
  LOCKSTEP_Master_Out(2395) <= \<const0>\;
  LOCKSTEP_Master_Out(2396) <= \<const0>\;
  LOCKSTEP_Master_Out(2397) <= \<const0>\;
  LOCKSTEP_Master_Out(2398) <= \<const0>\;
  LOCKSTEP_Master_Out(2399) <= \<const0>\;
  LOCKSTEP_Master_Out(2400) <= \<const0>\;
  LOCKSTEP_Master_Out(2401) <= \<const0>\;
  LOCKSTEP_Master_Out(2402) <= \<const0>\;
  LOCKSTEP_Master_Out(2403) <= \<const0>\;
  LOCKSTEP_Master_Out(2404) <= \<const0>\;
  LOCKSTEP_Master_Out(2405) <= \<const0>\;
  LOCKSTEP_Master_Out(2406) <= \<const0>\;
  LOCKSTEP_Master_Out(2407) <= \<const0>\;
  LOCKSTEP_Master_Out(2408) <= \<const0>\;
  LOCKSTEP_Master_Out(2409) <= \<const0>\;
  LOCKSTEP_Master_Out(2410) <= \<const0>\;
  LOCKSTEP_Master_Out(2411) <= \<const0>\;
  LOCKSTEP_Master_Out(2412) <= \<const0>\;
  LOCKSTEP_Master_Out(2413) <= \<const0>\;
  LOCKSTEP_Master_Out(2414) <= \<const0>\;
  LOCKSTEP_Master_Out(2415) <= \<const0>\;
  LOCKSTEP_Master_Out(2416) <= \<const0>\;
  LOCKSTEP_Master_Out(2417) <= \<const0>\;
  LOCKSTEP_Master_Out(2418) <= \<const0>\;
  LOCKSTEP_Master_Out(2419) <= \<const0>\;
  LOCKSTEP_Master_Out(2420) <= \<const0>\;
  LOCKSTEP_Master_Out(2421) <= \<const0>\;
  LOCKSTEP_Master_Out(2422) <= \<const0>\;
  LOCKSTEP_Master_Out(2423) <= \<const0>\;
  LOCKSTEP_Master_Out(2424) <= \<const0>\;
  LOCKSTEP_Master_Out(2425) <= \<const0>\;
  LOCKSTEP_Master_Out(2426) <= \<const0>\;
  LOCKSTEP_Master_Out(2427) <= \<const0>\;
  LOCKSTEP_Master_Out(2428) <= \<const0>\;
  LOCKSTEP_Master_Out(2429) <= \<const0>\;
  LOCKSTEP_Master_Out(2430) <= \<const0>\;
  LOCKSTEP_Master_Out(2431) <= \<const0>\;
  LOCKSTEP_Master_Out(2432) <= \<const0>\;
  LOCKSTEP_Master_Out(2433) <= \<const0>\;
  LOCKSTEP_Master_Out(2434) <= \<const0>\;
  LOCKSTEP_Master_Out(2435) <= \<const0>\;
  LOCKSTEP_Master_Out(2436) <= \<const0>\;
  LOCKSTEP_Master_Out(2437) <= \<const0>\;
  LOCKSTEP_Master_Out(2438) <= \<const0>\;
  LOCKSTEP_Master_Out(2439) <= \<const0>\;
  LOCKSTEP_Master_Out(2440) <= \<const0>\;
  LOCKSTEP_Master_Out(2441) <= \<const0>\;
  LOCKSTEP_Master_Out(2442) <= \<const0>\;
  LOCKSTEP_Master_Out(2443) <= \<const0>\;
  LOCKSTEP_Master_Out(2444) <= \<const0>\;
  LOCKSTEP_Master_Out(2445) <= \<const0>\;
  LOCKSTEP_Master_Out(2446) <= \<const0>\;
  LOCKSTEP_Master_Out(2447) <= \<const0>\;
  LOCKSTEP_Master_Out(2448) <= \<const0>\;
  LOCKSTEP_Master_Out(2449) <= \<const0>\;
  LOCKSTEP_Master_Out(2450) <= \<const0>\;
  LOCKSTEP_Master_Out(2451) <= \<const0>\;
  LOCKSTEP_Master_Out(2452) <= \<const0>\;
  LOCKSTEP_Master_Out(2453) <= \<const0>\;
  LOCKSTEP_Master_Out(2454) <= \<const0>\;
  LOCKSTEP_Master_Out(2455) <= \<const0>\;
  LOCKSTEP_Master_Out(2456) <= \<const0>\;
  LOCKSTEP_Master_Out(2457) <= \<const0>\;
  LOCKSTEP_Master_Out(2458) <= \<const0>\;
  LOCKSTEP_Master_Out(2459) <= \<const0>\;
  LOCKSTEP_Master_Out(2460) <= \<const0>\;
  LOCKSTEP_Master_Out(2461) <= \<const0>\;
  LOCKSTEP_Master_Out(2462) <= \<const0>\;
  LOCKSTEP_Master_Out(2463) <= \<const0>\;
  LOCKSTEP_Master_Out(2464) <= \<const0>\;
  LOCKSTEP_Master_Out(2465) <= \<const0>\;
  LOCKSTEP_Master_Out(2466) <= \<const0>\;
  LOCKSTEP_Master_Out(2467) <= \<const0>\;
  LOCKSTEP_Master_Out(2468) <= \<const0>\;
  LOCKSTEP_Master_Out(2469) <= \<const0>\;
  LOCKSTEP_Master_Out(2470) <= \<const0>\;
  LOCKSTEP_Master_Out(2471) <= \<const0>\;
  LOCKSTEP_Master_Out(2472) <= \<const0>\;
  LOCKSTEP_Master_Out(2473) <= \<const0>\;
  LOCKSTEP_Master_Out(2474) <= \<const0>\;
  LOCKSTEP_Master_Out(2475) <= \<const0>\;
  LOCKSTEP_Master_Out(2476) <= \<const0>\;
  LOCKSTEP_Master_Out(2477) <= \<const0>\;
  LOCKSTEP_Master_Out(2478) <= \<const0>\;
  LOCKSTEP_Master_Out(2479) <= \<const0>\;
  LOCKSTEP_Master_Out(2480) <= \<const0>\;
  LOCKSTEP_Master_Out(2481) <= \<const0>\;
  LOCKSTEP_Master_Out(2482) <= \<const0>\;
  LOCKSTEP_Master_Out(2483) <= \<const0>\;
  LOCKSTEP_Master_Out(2484) <= \<const0>\;
  LOCKSTEP_Master_Out(2485) <= \<const0>\;
  LOCKSTEP_Master_Out(2486) <= \<const0>\;
  LOCKSTEP_Master_Out(2487) <= \<const0>\;
  LOCKSTEP_Master_Out(2488) <= \<const0>\;
  LOCKSTEP_Master_Out(2489) <= \<const0>\;
  LOCKSTEP_Master_Out(2490) <= \<const0>\;
  LOCKSTEP_Master_Out(2491) <= \<const0>\;
  LOCKSTEP_Master_Out(2492) <= \<const0>\;
  LOCKSTEP_Master_Out(2493) <= \<const0>\;
  LOCKSTEP_Master_Out(2494) <= \<const0>\;
  LOCKSTEP_Master_Out(2495) <= \<const0>\;
  LOCKSTEP_Master_Out(2496) <= \<const0>\;
  LOCKSTEP_Master_Out(2497) <= \<const0>\;
  LOCKSTEP_Master_Out(2498) <= \<const0>\;
  LOCKSTEP_Master_Out(2499) <= \<const0>\;
  LOCKSTEP_Master_Out(2500) <= \<const0>\;
  LOCKSTEP_Master_Out(2501) <= \<const0>\;
  LOCKSTEP_Master_Out(2502) <= \<const0>\;
  LOCKSTEP_Master_Out(2503) <= \<const0>\;
  LOCKSTEP_Master_Out(2504) <= \<const0>\;
  LOCKSTEP_Master_Out(2505) <= \<const0>\;
  LOCKSTEP_Master_Out(2506) <= \<const0>\;
  LOCKSTEP_Master_Out(2507) <= \<const0>\;
  LOCKSTEP_Master_Out(2508) <= \<const0>\;
  LOCKSTEP_Master_Out(2509) <= \<const0>\;
  LOCKSTEP_Master_Out(2510) <= \<const0>\;
  LOCKSTEP_Master_Out(2511) <= \<const0>\;
  LOCKSTEP_Master_Out(2512) <= \<const0>\;
  LOCKSTEP_Master_Out(2513) <= \<const0>\;
  LOCKSTEP_Master_Out(2514) <= \<const0>\;
  LOCKSTEP_Master_Out(2515) <= \<const0>\;
  LOCKSTEP_Master_Out(2516) <= \<const0>\;
  LOCKSTEP_Master_Out(2517) <= \<const0>\;
  LOCKSTEP_Master_Out(2518) <= \<const0>\;
  LOCKSTEP_Master_Out(2519) <= \<const0>\;
  LOCKSTEP_Master_Out(2520) <= \<const0>\;
  LOCKSTEP_Master_Out(2521) <= \<const0>\;
  LOCKSTEP_Master_Out(2522) <= \<const0>\;
  LOCKSTEP_Master_Out(2523) <= \<const0>\;
  LOCKSTEP_Master_Out(2524) <= \<const0>\;
  LOCKSTEP_Master_Out(2525) <= \<const0>\;
  LOCKSTEP_Master_Out(2526) <= \<const0>\;
  LOCKSTEP_Master_Out(2527) <= \<const0>\;
  LOCKSTEP_Master_Out(2528) <= \<const0>\;
  LOCKSTEP_Master_Out(2529) <= \<const0>\;
  LOCKSTEP_Master_Out(2530) <= \<const0>\;
  LOCKSTEP_Master_Out(2531) <= \<const0>\;
  LOCKSTEP_Master_Out(2532) <= \<const0>\;
  LOCKSTEP_Master_Out(2533) <= \<const0>\;
  LOCKSTEP_Master_Out(2534) <= \<const0>\;
  LOCKSTEP_Master_Out(2535) <= \<const0>\;
  LOCKSTEP_Master_Out(2536) <= \<const0>\;
  LOCKSTEP_Master_Out(2537) <= \<const0>\;
  LOCKSTEP_Master_Out(2538) <= \<const0>\;
  LOCKSTEP_Master_Out(2539) <= \<const0>\;
  LOCKSTEP_Master_Out(2540) <= \<const0>\;
  LOCKSTEP_Master_Out(2541) <= \<const0>\;
  LOCKSTEP_Master_Out(2542) <= \<const0>\;
  LOCKSTEP_Master_Out(2543) <= \<const0>\;
  LOCKSTEP_Master_Out(2544) <= \<const0>\;
  LOCKSTEP_Master_Out(2545) <= \<const0>\;
  LOCKSTEP_Master_Out(2546) <= \<const0>\;
  LOCKSTEP_Master_Out(2547) <= \<const0>\;
  LOCKSTEP_Master_Out(2548) <= \<const0>\;
  LOCKSTEP_Master_Out(2549) <= \<const0>\;
  LOCKSTEP_Master_Out(2550) <= \<const0>\;
  LOCKSTEP_Master_Out(2551) <= \<const0>\;
  LOCKSTEP_Master_Out(2552) <= \<const0>\;
  LOCKSTEP_Master_Out(2553) <= \<const0>\;
  LOCKSTEP_Master_Out(2554) <= \<const0>\;
  LOCKSTEP_Master_Out(2555) <= \<const0>\;
  LOCKSTEP_Master_Out(2556) <= \<const0>\;
  LOCKSTEP_Master_Out(2557) <= \<const0>\;
  LOCKSTEP_Master_Out(2558) <= \<const0>\;
  LOCKSTEP_Master_Out(2559) <= \<const0>\;
  LOCKSTEP_Master_Out(2560) <= \<const0>\;
  LOCKSTEP_Master_Out(2561) <= \<const0>\;
  LOCKSTEP_Master_Out(2562) <= \<const0>\;
  LOCKSTEP_Master_Out(2563) <= \<const0>\;
  LOCKSTEP_Master_Out(2564) <= \<const0>\;
  LOCKSTEP_Master_Out(2565) <= \<const0>\;
  LOCKSTEP_Master_Out(2566) <= \<const0>\;
  LOCKSTEP_Master_Out(2567) <= \<const0>\;
  LOCKSTEP_Master_Out(2568) <= \<const0>\;
  LOCKSTEP_Master_Out(2569) <= \<const0>\;
  LOCKSTEP_Master_Out(2570) <= \<const0>\;
  LOCKSTEP_Master_Out(2571) <= \<const0>\;
  LOCKSTEP_Master_Out(2572) <= \<const0>\;
  LOCKSTEP_Master_Out(2573) <= \<const0>\;
  LOCKSTEP_Master_Out(2574) <= \<const0>\;
  LOCKSTEP_Master_Out(2575) <= \<const0>\;
  LOCKSTEP_Master_Out(2576) <= \<const0>\;
  LOCKSTEP_Master_Out(2577) <= \<const0>\;
  LOCKSTEP_Master_Out(2578) <= \<const0>\;
  LOCKSTEP_Master_Out(2579) <= \<const0>\;
  LOCKSTEP_Master_Out(2580) <= \<const0>\;
  LOCKSTEP_Master_Out(2581) <= \<const0>\;
  LOCKSTEP_Master_Out(2582) <= \<const0>\;
  LOCKSTEP_Master_Out(2583) <= \<const0>\;
  LOCKSTEP_Master_Out(2584) <= \<const0>\;
  LOCKSTEP_Master_Out(2585) <= \<const0>\;
  LOCKSTEP_Master_Out(2586) <= \<const0>\;
  LOCKSTEP_Master_Out(2587) <= \<const0>\;
  LOCKSTEP_Master_Out(2588) <= \<const0>\;
  LOCKSTEP_Master_Out(2589) <= \<const0>\;
  LOCKSTEP_Master_Out(2590) <= \<const0>\;
  LOCKSTEP_Master_Out(2591) <= \<const0>\;
  LOCKSTEP_Master_Out(2592) <= \<const0>\;
  LOCKSTEP_Master_Out(2593) <= \<const0>\;
  LOCKSTEP_Master_Out(2594) <= \<const0>\;
  LOCKSTEP_Master_Out(2595) <= \<const0>\;
  LOCKSTEP_Master_Out(2596) <= \<const0>\;
  LOCKSTEP_Master_Out(2597) <= \<const0>\;
  LOCKSTEP_Master_Out(2598) <= \<const0>\;
  LOCKSTEP_Master_Out(2599) <= \<const0>\;
  LOCKSTEP_Master_Out(2600) <= \<const0>\;
  LOCKSTEP_Master_Out(2601) <= \<const0>\;
  LOCKSTEP_Master_Out(2602) <= \<const0>\;
  LOCKSTEP_Master_Out(2603) <= \<const0>\;
  LOCKSTEP_Master_Out(2604) <= \<const0>\;
  LOCKSTEP_Master_Out(2605) <= \<const0>\;
  LOCKSTEP_Master_Out(2606) <= \<const0>\;
  LOCKSTEP_Master_Out(2607) <= \<const0>\;
  LOCKSTEP_Master_Out(2608) <= \<const0>\;
  LOCKSTEP_Master_Out(2609) <= \<const0>\;
  LOCKSTEP_Master_Out(2610) <= \<const0>\;
  LOCKSTEP_Master_Out(2611) <= \<const0>\;
  LOCKSTEP_Master_Out(2612) <= \<const0>\;
  LOCKSTEP_Master_Out(2613) <= \<const0>\;
  LOCKSTEP_Master_Out(2614) <= \<const0>\;
  LOCKSTEP_Master_Out(2615) <= \<const0>\;
  LOCKSTEP_Master_Out(2616) <= \<const0>\;
  LOCKSTEP_Master_Out(2617) <= \<const0>\;
  LOCKSTEP_Master_Out(2618) <= \<const0>\;
  LOCKSTEP_Master_Out(2619) <= \<const0>\;
  LOCKSTEP_Master_Out(2620) <= \<const0>\;
  LOCKSTEP_Master_Out(2621) <= \<const0>\;
  LOCKSTEP_Master_Out(2622) <= \<const0>\;
  LOCKSTEP_Master_Out(2623) <= \<const0>\;
  LOCKSTEP_Master_Out(2624) <= \<const0>\;
  LOCKSTEP_Master_Out(2625) <= \<const0>\;
  LOCKSTEP_Master_Out(2626) <= \<const0>\;
  LOCKSTEP_Master_Out(2627) <= \<const0>\;
  LOCKSTEP_Master_Out(2628) <= \<const0>\;
  LOCKSTEP_Master_Out(2629) <= \<const0>\;
  LOCKSTEP_Master_Out(2630) <= \<const0>\;
  LOCKSTEP_Master_Out(2631) <= \<const0>\;
  LOCKSTEP_Master_Out(2632) <= \<const0>\;
  LOCKSTEP_Master_Out(2633) <= \<const0>\;
  LOCKSTEP_Master_Out(2634) <= \<const0>\;
  LOCKSTEP_Master_Out(2635) <= \<const0>\;
  LOCKSTEP_Master_Out(2636) <= \<const0>\;
  LOCKSTEP_Master_Out(2637) <= \<const0>\;
  LOCKSTEP_Master_Out(2638) <= \<const0>\;
  LOCKSTEP_Master_Out(2639) <= \<const0>\;
  LOCKSTEP_Master_Out(2640) <= \<const0>\;
  LOCKSTEP_Master_Out(2641) <= \<const0>\;
  LOCKSTEP_Master_Out(2642) <= \<const0>\;
  LOCKSTEP_Master_Out(2643) <= \<const0>\;
  LOCKSTEP_Master_Out(2644) <= \<const0>\;
  LOCKSTEP_Master_Out(2645) <= \<const0>\;
  LOCKSTEP_Master_Out(2646) <= \<const0>\;
  LOCKSTEP_Master_Out(2647) <= \<const0>\;
  LOCKSTEP_Master_Out(2648) <= \<const0>\;
  LOCKSTEP_Master_Out(2649) <= \<const0>\;
  LOCKSTEP_Master_Out(2650) <= \<const0>\;
  LOCKSTEP_Master_Out(2651) <= \<const0>\;
  LOCKSTEP_Master_Out(2652) <= \<const0>\;
  LOCKSTEP_Master_Out(2653) <= \<const0>\;
  LOCKSTEP_Master_Out(2654) <= \<const0>\;
  LOCKSTEP_Master_Out(2655) <= \<const0>\;
  LOCKSTEP_Master_Out(2656) <= \<const0>\;
  LOCKSTEP_Master_Out(2657) <= \<const0>\;
  LOCKSTEP_Master_Out(2658) <= \<const0>\;
  LOCKSTEP_Master_Out(2659) <= \<const0>\;
  LOCKSTEP_Master_Out(2660) <= \<const0>\;
  LOCKSTEP_Master_Out(2661) <= \<const0>\;
  LOCKSTEP_Master_Out(2662) <= \<const0>\;
  LOCKSTEP_Master_Out(2663) <= \<const0>\;
  LOCKSTEP_Master_Out(2664) <= \<const0>\;
  LOCKSTEP_Master_Out(2665) <= \<const0>\;
  LOCKSTEP_Master_Out(2666) <= \<const0>\;
  LOCKSTEP_Master_Out(2667) <= \<const0>\;
  LOCKSTEP_Master_Out(2668) <= \<const0>\;
  LOCKSTEP_Master_Out(2669) <= \<const0>\;
  LOCKSTEP_Master_Out(2670) <= \<const0>\;
  LOCKSTEP_Master_Out(2671) <= \<const0>\;
  LOCKSTEP_Master_Out(2672) <= \<const0>\;
  LOCKSTEP_Master_Out(2673) <= \<const0>\;
  LOCKSTEP_Master_Out(2674) <= \<const0>\;
  LOCKSTEP_Master_Out(2675) <= \<const0>\;
  LOCKSTEP_Master_Out(2676) <= \<const0>\;
  LOCKSTEP_Master_Out(2677) <= \<const0>\;
  LOCKSTEP_Master_Out(2678) <= \<const0>\;
  LOCKSTEP_Master_Out(2679) <= \<const0>\;
  LOCKSTEP_Master_Out(2680) <= \<const0>\;
  LOCKSTEP_Master_Out(2681) <= \<const0>\;
  LOCKSTEP_Master_Out(2682) <= \<const0>\;
  LOCKSTEP_Master_Out(2683) <= \<const0>\;
  LOCKSTEP_Master_Out(2684) <= \<const0>\;
  LOCKSTEP_Master_Out(2685) <= \<const0>\;
  LOCKSTEP_Master_Out(2686) <= \<const0>\;
  LOCKSTEP_Master_Out(2687) <= \<const0>\;
  LOCKSTEP_Master_Out(2688) <= \<const0>\;
  LOCKSTEP_Master_Out(2689) <= \<const0>\;
  LOCKSTEP_Master_Out(2690) <= \<const0>\;
  LOCKSTEP_Master_Out(2691) <= \<const0>\;
  LOCKSTEP_Master_Out(2692) <= \<const0>\;
  LOCKSTEP_Master_Out(2693) <= \<const0>\;
  LOCKSTEP_Master_Out(2694) <= \<const0>\;
  LOCKSTEP_Master_Out(2695) <= \<const0>\;
  LOCKSTEP_Master_Out(2696) <= \<const0>\;
  LOCKSTEP_Master_Out(2697) <= \<const0>\;
  LOCKSTEP_Master_Out(2698) <= \<const0>\;
  LOCKSTEP_Master_Out(2699) <= \<const0>\;
  LOCKSTEP_Master_Out(2700) <= \<const0>\;
  LOCKSTEP_Master_Out(2701) <= \<const0>\;
  LOCKSTEP_Master_Out(2702) <= \<const0>\;
  LOCKSTEP_Master_Out(2703) <= \<const0>\;
  LOCKSTEP_Master_Out(2704) <= \<const0>\;
  LOCKSTEP_Master_Out(2705) <= \<const0>\;
  LOCKSTEP_Master_Out(2706) <= \<const0>\;
  LOCKSTEP_Master_Out(2707) <= \<const0>\;
  LOCKSTEP_Master_Out(2708) <= \<const0>\;
  LOCKSTEP_Master_Out(2709) <= \<const0>\;
  LOCKSTEP_Master_Out(2710) <= \<const0>\;
  LOCKSTEP_Master_Out(2711) <= \<const0>\;
  LOCKSTEP_Master_Out(2712) <= \<const0>\;
  LOCKSTEP_Master_Out(2713) <= \<const0>\;
  LOCKSTEP_Master_Out(2714) <= \<const0>\;
  LOCKSTEP_Master_Out(2715) <= \<const0>\;
  LOCKSTEP_Master_Out(2716) <= \<const0>\;
  LOCKSTEP_Master_Out(2717) <= \<const0>\;
  LOCKSTEP_Master_Out(2718) <= \<const0>\;
  LOCKSTEP_Master_Out(2719) <= \<const0>\;
  LOCKSTEP_Master_Out(2720) <= \<const0>\;
  LOCKSTEP_Master_Out(2721) <= \<const0>\;
  LOCKSTEP_Master_Out(2722) <= \<const0>\;
  LOCKSTEP_Master_Out(2723) <= \<const0>\;
  LOCKSTEP_Master_Out(2724) <= \<const0>\;
  LOCKSTEP_Master_Out(2725) <= \<const0>\;
  LOCKSTEP_Master_Out(2726) <= \<const0>\;
  LOCKSTEP_Master_Out(2727) <= \<const0>\;
  LOCKSTEP_Master_Out(2728) <= \<const0>\;
  LOCKSTEP_Master_Out(2729) <= \<const0>\;
  LOCKSTEP_Master_Out(2730) <= \<const0>\;
  LOCKSTEP_Master_Out(2731) <= \<const0>\;
  LOCKSTEP_Master_Out(2732) <= \<const0>\;
  LOCKSTEP_Master_Out(2733) <= \<const0>\;
  LOCKSTEP_Master_Out(2734) <= \<const0>\;
  LOCKSTEP_Master_Out(2735) <= \<const0>\;
  LOCKSTEP_Master_Out(2736) <= \<const0>\;
  LOCKSTEP_Master_Out(2737) <= \<const0>\;
  LOCKSTEP_Master_Out(2738) <= \<const0>\;
  LOCKSTEP_Master_Out(2739) <= \<const0>\;
  LOCKSTEP_Master_Out(2740) <= \<const0>\;
  LOCKSTEP_Master_Out(2741) <= \<const0>\;
  LOCKSTEP_Master_Out(2742) <= \<const0>\;
  LOCKSTEP_Master_Out(2743) <= \<const0>\;
  LOCKSTEP_Master_Out(2744) <= \<const0>\;
  LOCKSTEP_Master_Out(2745) <= \<const0>\;
  LOCKSTEP_Master_Out(2746) <= \<const0>\;
  LOCKSTEP_Master_Out(2747) <= \<const0>\;
  LOCKSTEP_Master_Out(2748) <= \<const0>\;
  LOCKSTEP_Master_Out(2749) <= \<const0>\;
  LOCKSTEP_Master_Out(2750) <= \<const0>\;
  LOCKSTEP_Master_Out(2751) <= \<const0>\;
  LOCKSTEP_Master_Out(2752) <= \<const0>\;
  LOCKSTEP_Master_Out(2753) <= \<const0>\;
  LOCKSTEP_Master_Out(2754) <= \<const0>\;
  LOCKSTEP_Master_Out(2755) <= \<const0>\;
  LOCKSTEP_Master_Out(2756) <= \<const0>\;
  LOCKSTEP_Master_Out(2757) <= \<const0>\;
  LOCKSTEP_Master_Out(2758) <= \<const0>\;
  LOCKSTEP_Master_Out(2759) <= \<const0>\;
  LOCKSTEP_Master_Out(2760) <= \<const0>\;
  LOCKSTEP_Master_Out(2761) <= \<const0>\;
  LOCKSTEP_Master_Out(2762) <= \<const0>\;
  LOCKSTEP_Master_Out(2763) <= \<const0>\;
  LOCKSTEP_Master_Out(2764) <= \<const0>\;
  LOCKSTEP_Master_Out(2765) <= \<const0>\;
  LOCKSTEP_Master_Out(2766) <= \<const0>\;
  LOCKSTEP_Master_Out(2767) <= \<const0>\;
  LOCKSTEP_Master_Out(2768) <= \<const0>\;
  LOCKSTEP_Master_Out(2769) <= \<const0>\;
  LOCKSTEP_Master_Out(2770) <= \<const0>\;
  LOCKSTEP_Master_Out(2771) <= \<const0>\;
  LOCKSTEP_Master_Out(2772) <= \<const0>\;
  LOCKSTEP_Master_Out(2773) <= \<const0>\;
  LOCKSTEP_Master_Out(2774) <= \<const0>\;
  LOCKSTEP_Master_Out(2775) <= \<const0>\;
  LOCKSTEP_Master_Out(2776) <= \<const0>\;
  LOCKSTEP_Master_Out(2777) <= \<const0>\;
  LOCKSTEP_Master_Out(2778) <= \<const0>\;
  LOCKSTEP_Master_Out(2779) <= \<const0>\;
  LOCKSTEP_Master_Out(2780) <= \<const0>\;
  LOCKSTEP_Master_Out(2781) <= \<const0>\;
  LOCKSTEP_Master_Out(2782) <= \<const0>\;
  LOCKSTEP_Master_Out(2783) <= \<const0>\;
  LOCKSTEP_Master_Out(2784) <= \<const0>\;
  LOCKSTEP_Master_Out(2785) <= \<const0>\;
  LOCKSTEP_Master_Out(2786) <= \<const0>\;
  LOCKSTEP_Master_Out(2787) <= \<const0>\;
  LOCKSTEP_Master_Out(2788) <= \<const0>\;
  LOCKSTEP_Master_Out(2789) <= \<const0>\;
  LOCKSTEP_Master_Out(2790) <= \<const0>\;
  LOCKSTEP_Master_Out(2791) <= \<const0>\;
  LOCKSTEP_Master_Out(2792) <= \<const0>\;
  LOCKSTEP_Master_Out(2793) <= \<const0>\;
  LOCKSTEP_Master_Out(2794) <= \<const0>\;
  LOCKSTEP_Master_Out(2795) <= \<const0>\;
  LOCKSTEP_Master_Out(2796) <= \<const0>\;
  LOCKSTEP_Master_Out(2797) <= \<const0>\;
  LOCKSTEP_Master_Out(2798) <= \<const0>\;
  LOCKSTEP_Master_Out(2799) <= \<const0>\;
  LOCKSTEP_Master_Out(2800) <= \<const0>\;
  LOCKSTEP_Master_Out(2801) <= \<const0>\;
  LOCKSTEP_Master_Out(2802) <= \<const0>\;
  LOCKSTEP_Master_Out(2803) <= \<const0>\;
  LOCKSTEP_Master_Out(2804) <= \<const0>\;
  LOCKSTEP_Master_Out(2805) <= \<const0>\;
  LOCKSTEP_Master_Out(2806) <= \<const0>\;
  LOCKSTEP_Master_Out(2807) <= \<const0>\;
  LOCKSTEP_Master_Out(2808) <= \<const0>\;
  LOCKSTEP_Master_Out(2809) <= \<const0>\;
  LOCKSTEP_Master_Out(2810) <= \<const0>\;
  LOCKSTEP_Master_Out(2811) <= \<const0>\;
  LOCKSTEP_Master_Out(2812) <= \<const0>\;
  LOCKSTEP_Master_Out(2813) <= \<const0>\;
  LOCKSTEP_Master_Out(2814) <= \<const0>\;
  LOCKSTEP_Master_Out(2815) <= \<const0>\;
  LOCKSTEP_Master_Out(2816) <= \<const0>\;
  LOCKSTEP_Master_Out(2817) <= \<const0>\;
  LOCKSTEP_Master_Out(2818) <= \<const0>\;
  LOCKSTEP_Master_Out(2819) <= \<const0>\;
  LOCKSTEP_Master_Out(2820) <= \<const0>\;
  LOCKSTEP_Master_Out(2821) <= \<const0>\;
  LOCKSTEP_Master_Out(2822) <= \<const0>\;
  LOCKSTEP_Master_Out(2823) <= \<const0>\;
  LOCKSTEP_Master_Out(2824) <= \<const0>\;
  LOCKSTEP_Master_Out(2825) <= \<const0>\;
  LOCKSTEP_Master_Out(2826) <= \<const0>\;
  LOCKSTEP_Master_Out(2827) <= \<const0>\;
  LOCKSTEP_Master_Out(2828) <= \<const0>\;
  LOCKSTEP_Master_Out(2829) <= \<const0>\;
  LOCKSTEP_Master_Out(2830) <= \<const0>\;
  LOCKSTEP_Master_Out(2831) <= \<const0>\;
  LOCKSTEP_Master_Out(2832) <= \<const0>\;
  LOCKSTEP_Master_Out(2833) <= \<const0>\;
  LOCKSTEP_Master_Out(2834) <= \<const0>\;
  LOCKSTEP_Master_Out(2835) <= \<const0>\;
  LOCKSTEP_Master_Out(2836) <= \<const0>\;
  LOCKSTEP_Master_Out(2837) <= \<const0>\;
  LOCKSTEP_Master_Out(2838) <= \<const0>\;
  LOCKSTEP_Master_Out(2839) <= \<const0>\;
  LOCKSTEP_Master_Out(2840) <= \<const0>\;
  LOCKSTEP_Master_Out(2841) <= \<const0>\;
  LOCKSTEP_Master_Out(2842) <= \<const0>\;
  LOCKSTEP_Master_Out(2843) <= \<const0>\;
  LOCKSTEP_Master_Out(2844) <= \<const0>\;
  LOCKSTEP_Master_Out(2845) <= \<const0>\;
  LOCKSTEP_Master_Out(2846) <= \<const0>\;
  LOCKSTEP_Master_Out(2847) <= \<const0>\;
  LOCKSTEP_Master_Out(2848) <= \<const0>\;
  LOCKSTEP_Master_Out(2849) <= \<const0>\;
  LOCKSTEP_Master_Out(2850) <= \<const0>\;
  LOCKSTEP_Master_Out(2851) <= \<const0>\;
  LOCKSTEP_Master_Out(2852) <= \<const0>\;
  LOCKSTEP_Master_Out(2853) <= \<const0>\;
  LOCKSTEP_Master_Out(2854) <= \<const0>\;
  LOCKSTEP_Master_Out(2855) <= \<const0>\;
  LOCKSTEP_Master_Out(2856) <= \<const0>\;
  LOCKSTEP_Master_Out(2857) <= \<const0>\;
  LOCKSTEP_Master_Out(2858) <= \<const0>\;
  LOCKSTEP_Master_Out(2859) <= \<const0>\;
  LOCKSTEP_Master_Out(2860) <= \<const0>\;
  LOCKSTEP_Master_Out(2861) <= \<const0>\;
  LOCKSTEP_Master_Out(2862) <= \<const0>\;
  LOCKSTEP_Master_Out(2863) <= \<const0>\;
  LOCKSTEP_Master_Out(2864) <= \<const0>\;
  LOCKSTEP_Master_Out(2865) <= \<const0>\;
  LOCKSTEP_Master_Out(2866) <= \<const0>\;
  LOCKSTEP_Master_Out(2867) <= \<const0>\;
  LOCKSTEP_Master_Out(2868) <= \<const0>\;
  LOCKSTEP_Master_Out(2869) <= \<const0>\;
  LOCKSTEP_Master_Out(2870) <= \<const0>\;
  LOCKSTEP_Master_Out(2871) <= \<const0>\;
  LOCKSTEP_Master_Out(2872) <= \<const0>\;
  LOCKSTEP_Master_Out(2873) <= \<const0>\;
  LOCKSTEP_Master_Out(2874) <= \<const0>\;
  LOCKSTEP_Master_Out(2875) <= \<const0>\;
  LOCKSTEP_Master_Out(2876) <= \<const0>\;
  LOCKSTEP_Master_Out(2877) <= \<const0>\;
  LOCKSTEP_Master_Out(2878) <= \<const0>\;
  LOCKSTEP_Master_Out(2879) <= \<const0>\;
  LOCKSTEP_Master_Out(2880) <= \<const0>\;
  LOCKSTEP_Master_Out(2881) <= \<const0>\;
  LOCKSTEP_Master_Out(2882) <= \<const0>\;
  LOCKSTEP_Master_Out(2883) <= \<const0>\;
  LOCKSTEP_Master_Out(2884) <= \<const0>\;
  LOCKSTEP_Master_Out(2885) <= \<const0>\;
  LOCKSTEP_Master_Out(2886) <= \<const0>\;
  LOCKSTEP_Master_Out(2887) <= \<const0>\;
  LOCKSTEP_Master_Out(2888) <= \<const0>\;
  LOCKSTEP_Master_Out(2889) <= \<const0>\;
  LOCKSTEP_Master_Out(2890) <= \<const0>\;
  LOCKSTEP_Master_Out(2891) <= \<const0>\;
  LOCKSTEP_Master_Out(2892) <= \<const0>\;
  LOCKSTEP_Master_Out(2893) <= \<const0>\;
  LOCKSTEP_Master_Out(2894) <= \<const0>\;
  LOCKSTEP_Master_Out(2895) <= \<const0>\;
  LOCKSTEP_Master_Out(2896) <= \<const0>\;
  LOCKSTEP_Master_Out(2897) <= \<const0>\;
  LOCKSTEP_Master_Out(2898) <= \<const0>\;
  LOCKSTEP_Master_Out(2899) <= \<const0>\;
  LOCKSTEP_Master_Out(2900) <= \<const0>\;
  LOCKSTEP_Master_Out(2901) <= \<const0>\;
  LOCKSTEP_Master_Out(2902) <= \<const0>\;
  LOCKSTEP_Master_Out(2903) <= \<const0>\;
  LOCKSTEP_Master_Out(2904) <= \<const0>\;
  LOCKSTEP_Master_Out(2905) <= \<const0>\;
  LOCKSTEP_Master_Out(2906) <= \<const0>\;
  LOCKSTEP_Master_Out(2907) <= \<const0>\;
  LOCKSTEP_Master_Out(2908) <= \<const0>\;
  LOCKSTEP_Master_Out(2909) <= \<const0>\;
  LOCKSTEP_Master_Out(2910) <= \<const0>\;
  LOCKSTEP_Master_Out(2911) <= \<const0>\;
  LOCKSTEP_Master_Out(2912) <= \<const0>\;
  LOCKSTEP_Master_Out(2913) <= \<const0>\;
  LOCKSTEP_Master_Out(2914) <= \<const0>\;
  LOCKSTEP_Master_Out(2915) <= \<const0>\;
  LOCKSTEP_Master_Out(2916) <= \<const0>\;
  LOCKSTEP_Master_Out(2917) <= \<const0>\;
  LOCKSTEP_Master_Out(2918) <= \<const0>\;
  LOCKSTEP_Master_Out(2919) <= \<const0>\;
  LOCKSTEP_Master_Out(2920) <= \<const0>\;
  LOCKSTEP_Master_Out(2921) <= \<const0>\;
  LOCKSTEP_Master_Out(2922) <= \<const0>\;
  LOCKSTEP_Master_Out(2923) <= \<const0>\;
  LOCKSTEP_Master_Out(2924) <= \<const0>\;
  LOCKSTEP_Master_Out(2925) <= \<const0>\;
  LOCKSTEP_Master_Out(2926) <= \<const0>\;
  LOCKSTEP_Master_Out(2927) <= \<const0>\;
  LOCKSTEP_Master_Out(2928) <= \<const0>\;
  LOCKSTEP_Master_Out(2929) <= \<const0>\;
  LOCKSTEP_Master_Out(2930) <= \<const0>\;
  LOCKSTEP_Master_Out(2931) <= \<const0>\;
  LOCKSTEP_Master_Out(2932) <= \<const0>\;
  LOCKSTEP_Master_Out(2933) <= \<const0>\;
  LOCKSTEP_Master_Out(2934) <= \<const0>\;
  LOCKSTEP_Master_Out(2935) <= \<const0>\;
  LOCKSTEP_Master_Out(2936) <= \<const0>\;
  LOCKSTEP_Master_Out(2937) <= \<const0>\;
  LOCKSTEP_Master_Out(2938) <= \<const0>\;
  LOCKSTEP_Master_Out(2939) <= \<const0>\;
  LOCKSTEP_Master_Out(2940) <= \<const0>\;
  LOCKSTEP_Master_Out(2941) <= \<const0>\;
  LOCKSTEP_Master_Out(2942) <= \<const0>\;
  LOCKSTEP_Master_Out(2943) <= \<const0>\;
  LOCKSTEP_Master_Out(2944) <= \<const0>\;
  LOCKSTEP_Master_Out(2945) <= \<const0>\;
  LOCKSTEP_Master_Out(2946) <= \<const0>\;
  LOCKSTEP_Master_Out(2947) <= \<const0>\;
  LOCKSTEP_Master_Out(2948) <= \<const0>\;
  LOCKSTEP_Master_Out(2949) <= \<const0>\;
  LOCKSTEP_Master_Out(2950) <= \<const0>\;
  LOCKSTEP_Master_Out(2951) <= \<const0>\;
  LOCKSTEP_Master_Out(2952) <= \<const0>\;
  LOCKSTEP_Master_Out(2953) <= \<const0>\;
  LOCKSTEP_Master_Out(2954) <= \<const0>\;
  LOCKSTEP_Master_Out(2955) <= \<const0>\;
  LOCKSTEP_Master_Out(2956) <= \<const0>\;
  LOCKSTEP_Master_Out(2957) <= \<const0>\;
  LOCKSTEP_Master_Out(2958) <= \<const0>\;
  LOCKSTEP_Master_Out(2959) <= \<const0>\;
  LOCKSTEP_Master_Out(2960) <= \<const0>\;
  LOCKSTEP_Master_Out(2961) <= \<const0>\;
  LOCKSTEP_Master_Out(2962) <= \<const0>\;
  LOCKSTEP_Master_Out(2963) <= \<const0>\;
  LOCKSTEP_Master_Out(2964) <= \<const0>\;
  LOCKSTEP_Master_Out(2965) <= \<const0>\;
  LOCKSTEP_Master_Out(2966) <= \<const0>\;
  LOCKSTEP_Master_Out(2967) <= \<const0>\;
  LOCKSTEP_Master_Out(2968) <= \<const0>\;
  LOCKSTEP_Master_Out(2969) <= \<const0>\;
  LOCKSTEP_Master_Out(2970) <= \<const0>\;
  LOCKSTEP_Master_Out(2971) <= \<const0>\;
  LOCKSTEP_Master_Out(2972) <= \<const0>\;
  LOCKSTEP_Master_Out(2973) <= \<const0>\;
  LOCKSTEP_Master_Out(2974) <= \<const0>\;
  LOCKSTEP_Master_Out(2975) <= \<const0>\;
  LOCKSTEP_Master_Out(2976) <= \<const0>\;
  LOCKSTEP_Master_Out(2977) <= \<const0>\;
  LOCKSTEP_Master_Out(2978) <= \<const0>\;
  LOCKSTEP_Master_Out(2979) <= \<const0>\;
  LOCKSTEP_Master_Out(2980) <= \<const0>\;
  LOCKSTEP_Master_Out(2981) <= \<const0>\;
  LOCKSTEP_Master_Out(2982) <= \<const0>\;
  LOCKSTEP_Master_Out(2983) <= \<const0>\;
  LOCKSTEP_Master_Out(2984) <= \<const0>\;
  LOCKSTEP_Master_Out(2985) <= \<const0>\;
  LOCKSTEP_Master_Out(2986) <= \<const0>\;
  LOCKSTEP_Master_Out(2987) <= \<const0>\;
  LOCKSTEP_Master_Out(2988) <= \<const0>\;
  LOCKSTEP_Master_Out(2989) <= \<const0>\;
  LOCKSTEP_Master_Out(2990) <= \<const0>\;
  LOCKSTEP_Master_Out(2991) <= \<const0>\;
  LOCKSTEP_Master_Out(2992) <= \<const0>\;
  LOCKSTEP_Master_Out(2993) <= \<const0>\;
  LOCKSTEP_Master_Out(2994) <= \<const0>\;
  LOCKSTEP_Master_Out(2995) <= \<const0>\;
  LOCKSTEP_Master_Out(2996) <= \<const0>\;
  LOCKSTEP_Master_Out(2997) <= \<const0>\;
  LOCKSTEP_Master_Out(2998) <= \<const0>\;
  LOCKSTEP_Master_Out(2999) <= \<const0>\;
  LOCKSTEP_Master_Out(3000) <= \<const0>\;
  LOCKSTEP_Master_Out(3001) <= \<const0>\;
  LOCKSTEP_Master_Out(3002) <= \<const0>\;
  LOCKSTEP_Master_Out(3003) <= \<const0>\;
  LOCKSTEP_Master_Out(3004) <= \<const0>\;
  LOCKSTEP_Master_Out(3005) <= \<const0>\;
  LOCKSTEP_Master_Out(3006) <= \<const0>\;
  LOCKSTEP_Master_Out(3007) <= \<const0>\;
  LOCKSTEP_Master_Out(3008) <= \<const0>\;
  LOCKSTEP_Master_Out(3009) <= \<const0>\;
  LOCKSTEP_Master_Out(3010) <= \<const0>\;
  LOCKSTEP_Master_Out(3011) <= \<const0>\;
  LOCKSTEP_Master_Out(3012) <= \<const0>\;
  LOCKSTEP_Master_Out(3013) <= \<const0>\;
  LOCKSTEP_Master_Out(3014) <= \<const0>\;
  LOCKSTEP_Master_Out(3015) <= \<const0>\;
  LOCKSTEP_Master_Out(3016) <= \<const0>\;
  LOCKSTEP_Master_Out(3017) <= \<const0>\;
  LOCKSTEP_Master_Out(3018) <= \<const0>\;
  LOCKSTEP_Master_Out(3019) <= \<const0>\;
  LOCKSTEP_Master_Out(3020) <= \<const0>\;
  LOCKSTEP_Master_Out(3021) <= \<const0>\;
  LOCKSTEP_Master_Out(3022) <= \<const0>\;
  LOCKSTEP_Master_Out(3023) <= \<const0>\;
  LOCKSTEP_Master_Out(3024) <= \<const0>\;
  LOCKSTEP_Master_Out(3025) <= \<const0>\;
  LOCKSTEP_Master_Out(3026) <= \<const0>\;
  LOCKSTEP_Master_Out(3027) <= \<const0>\;
  LOCKSTEP_Master_Out(3028) <= \<const0>\;
  LOCKSTEP_Master_Out(3029) <= \<const0>\;
  LOCKSTEP_Master_Out(3030) <= \<const0>\;
  LOCKSTEP_Master_Out(3031) <= \<const0>\;
  LOCKSTEP_Master_Out(3032) <= \<const0>\;
  LOCKSTEP_Master_Out(3033) <= \<const0>\;
  LOCKSTEP_Master_Out(3034) <= \<const0>\;
  LOCKSTEP_Master_Out(3035) <= \<const0>\;
  LOCKSTEP_Master_Out(3036) <= \<const0>\;
  LOCKSTEP_Master_Out(3037) <= \<const0>\;
  LOCKSTEP_Master_Out(3038) <= \<const0>\;
  LOCKSTEP_Master_Out(3039) <= \<const0>\;
  LOCKSTEP_Master_Out(3040) <= \<const0>\;
  LOCKSTEP_Master_Out(3041) <= \<const0>\;
  LOCKSTEP_Master_Out(3042) <= \<const0>\;
  LOCKSTEP_Master_Out(3043) <= \<const0>\;
  LOCKSTEP_Master_Out(3044) <= \<const0>\;
  LOCKSTEP_Master_Out(3045) <= \<const0>\;
  LOCKSTEP_Master_Out(3046) <= \<const0>\;
  LOCKSTEP_Master_Out(3047) <= \<const0>\;
  LOCKSTEP_Master_Out(3048) <= \<const0>\;
  LOCKSTEP_Master_Out(3049) <= \<const0>\;
  LOCKSTEP_Master_Out(3050) <= \<const0>\;
  LOCKSTEP_Master_Out(3051) <= \<const0>\;
  LOCKSTEP_Master_Out(3052) <= \<const0>\;
  LOCKSTEP_Master_Out(3053) <= \<const0>\;
  LOCKSTEP_Master_Out(3054) <= \<const0>\;
  LOCKSTEP_Master_Out(3055) <= \<const0>\;
  LOCKSTEP_Master_Out(3056) <= \<const0>\;
  LOCKSTEP_Master_Out(3057) <= \<const0>\;
  LOCKSTEP_Master_Out(3058) <= \<const0>\;
  LOCKSTEP_Master_Out(3059) <= \<const0>\;
  LOCKSTEP_Master_Out(3060) <= \<const0>\;
  LOCKSTEP_Master_Out(3061) <= \<const0>\;
  LOCKSTEP_Master_Out(3062) <= \<const0>\;
  LOCKSTEP_Master_Out(3063) <= \<const0>\;
  LOCKSTEP_Master_Out(3064) <= \<const0>\;
  LOCKSTEP_Master_Out(3065) <= \<const0>\;
  LOCKSTEP_Master_Out(3066) <= \<const0>\;
  LOCKSTEP_Master_Out(3067) <= \<const0>\;
  LOCKSTEP_Master_Out(3068) <= \<const0>\;
  LOCKSTEP_Master_Out(3069) <= \<const0>\;
  LOCKSTEP_Master_Out(3070) <= \<const0>\;
  LOCKSTEP_Master_Out(3071) <= \<const0>\;
  LOCKSTEP_Master_Out(3072) <= \<const0>\;
  LOCKSTEP_Master_Out(3073) <= \<const0>\;
  LOCKSTEP_Master_Out(3074) <= \<const0>\;
  LOCKSTEP_Master_Out(3075) <= \<const0>\;
  LOCKSTEP_Master_Out(3076) <= \<const0>\;
  LOCKSTEP_Master_Out(3077) <= \<const0>\;
  LOCKSTEP_Master_Out(3078) <= \<const0>\;
  LOCKSTEP_Master_Out(3079) <= \<const0>\;
  LOCKSTEP_Master_Out(3080) <= \<const0>\;
  LOCKSTEP_Master_Out(3081) <= \<const0>\;
  LOCKSTEP_Master_Out(3082) <= \<const0>\;
  LOCKSTEP_Master_Out(3083) <= \<const0>\;
  LOCKSTEP_Master_Out(3084) <= \<const0>\;
  LOCKSTEP_Master_Out(3085) <= \<const0>\;
  LOCKSTEP_Master_Out(3086) <= \<const0>\;
  LOCKSTEP_Master_Out(3087) <= \<const0>\;
  LOCKSTEP_Master_Out(3088) <= \<const0>\;
  LOCKSTEP_Master_Out(3089) <= \<const0>\;
  LOCKSTEP_Master_Out(3090) <= \<const0>\;
  LOCKSTEP_Master_Out(3091) <= \<const0>\;
  LOCKSTEP_Master_Out(3092) <= \<const0>\;
  LOCKSTEP_Master_Out(3093) <= \<const0>\;
  LOCKSTEP_Master_Out(3094) <= \<const0>\;
  LOCKSTEP_Master_Out(3095) <= \<const0>\;
  LOCKSTEP_Master_Out(3096) <= \<const0>\;
  LOCKSTEP_Master_Out(3097) <= \<const0>\;
  LOCKSTEP_Master_Out(3098) <= \<const0>\;
  LOCKSTEP_Master_Out(3099) <= \<const0>\;
  LOCKSTEP_Master_Out(3100) <= \<const0>\;
  LOCKSTEP_Master_Out(3101) <= \<const0>\;
  LOCKSTEP_Master_Out(3102) <= \<const0>\;
  LOCKSTEP_Master_Out(3103) <= \<const0>\;
  LOCKSTEP_Master_Out(3104) <= \<const0>\;
  LOCKSTEP_Master_Out(3105) <= \<const0>\;
  LOCKSTEP_Master_Out(3106) <= \<const0>\;
  LOCKSTEP_Master_Out(3107) <= \<const0>\;
  LOCKSTEP_Master_Out(3108) <= \<const0>\;
  LOCKSTEP_Master_Out(3109) <= \<const0>\;
  LOCKSTEP_Master_Out(3110) <= \<const0>\;
  LOCKSTEP_Master_Out(3111) <= \<const0>\;
  LOCKSTEP_Master_Out(3112) <= \<const0>\;
  LOCKSTEP_Master_Out(3113) <= \<const0>\;
  LOCKSTEP_Master_Out(3114) <= \<const0>\;
  LOCKSTEP_Master_Out(3115) <= \<const0>\;
  LOCKSTEP_Master_Out(3116) <= \<const0>\;
  LOCKSTEP_Master_Out(3117) <= \<const0>\;
  LOCKSTEP_Master_Out(3118) <= \<const0>\;
  LOCKSTEP_Master_Out(3119) <= \<const0>\;
  LOCKSTEP_Master_Out(3120) <= \<const0>\;
  LOCKSTEP_Master_Out(3121) <= \<const0>\;
  LOCKSTEP_Master_Out(3122) <= \<const0>\;
  LOCKSTEP_Master_Out(3123) <= \<const0>\;
  LOCKSTEP_Master_Out(3124) <= \<const0>\;
  LOCKSTEP_Master_Out(3125) <= \<const0>\;
  LOCKSTEP_Master_Out(3126) <= \<const0>\;
  LOCKSTEP_Master_Out(3127) <= \<const0>\;
  LOCKSTEP_Master_Out(3128) <= \<const0>\;
  LOCKSTEP_Master_Out(3129) <= \<const0>\;
  LOCKSTEP_Master_Out(3130) <= \<const0>\;
  LOCKSTEP_Master_Out(3131) <= \<const0>\;
  LOCKSTEP_Master_Out(3132) <= \<const0>\;
  LOCKSTEP_Master_Out(3133) <= \<const0>\;
  LOCKSTEP_Master_Out(3134) <= \<const0>\;
  LOCKSTEP_Master_Out(3135) <= \<const0>\;
  LOCKSTEP_Master_Out(3136) <= \<const0>\;
  LOCKSTEP_Master_Out(3137) <= \<const0>\;
  LOCKSTEP_Master_Out(3138) <= \<const0>\;
  LOCKSTEP_Master_Out(3139) <= \<const0>\;
  LOCKSTEP_Master_Out(3140) <= \<const0>\;
  LOCKSTEP_Master_Out(3141) <= \<const0>\;
  LOCKSTEP_Master_Out(3142) <= \<const0>\;
  LOCKSTEP_Master_Out(3143) <= \<const0>\;
  LOCKSTEP_Master_Out(3144) <= \<const0>\;
  LOCKSTEP_Master_Out(3145) <= \<const0>\;
  LOCKSTEP_Master_Out(3146) <= \<const0>\;
  LOCKSTEP_Master_Out(3147) <= \<const0>\;
  LOCKSTEP_Master_Out(3148) <= \<const0>\;
  LOCKSTEP_Master_Out(3149) <= \<const0>\;
  LOCKSTEP_Master_Out(3150) <= \<const0>\;
  LOCKSTEP_Master_Out(3151) <= \<const0>\;
  LOCKSTEP_Master_Out(3152) <= \<const0>\;
  LOCKSTEP_Master_Out(3153) <= \<const0>\;
  LOCKSTEP_Master_Out(3154) <= \<const0>\;
  LOCKSTEP_Master_Out(3155) <= \<const0>\;
  LOCKSTEP_Master_Out(3156) <= \<const0>\;
  LOCKSTEP_Master_Out(3157) <= \<const0>\;
  LOCKSTEP_Master_Out(3158) <= \<const0>\;
  LOCKSTEP_Master_Out(3159) <= \<const0>\;
  LOCKSTEP_Master_Out(3160) <= \<const0>\;
  LOCKSTEP_Master_Out(3161) <= \<const0>\;
  LOCKSTEP_Master_Out(3162) <= \<const0>\;
  LOCKSTEP_Master_Out(3163) <= \<const0>\;
  LOCKSTEP_Master_Out(3164) <= \<const0>\;
  LOCKSTEP_Master_Out(3165) <= \<const0>\;
  LOCKSTEP_Master_Out(3166) <= \<const0>\;
  LOCKSTEP_Master_Out(3167) <= \<const0>\;
  LOCKSTEP_Master_Out(3168) <= \<const0>\;
  LOCKSTEP_Master_Out(3169) <= \<const0>\;
  LOCKSTEP_Master_Out(3170) <= \<const0>\;
  LOCKSTEP_Master_Out(3171) <= \<const0>\;
  LOCKSTEP_Master_Out(3172) <= \<const0>\;
  LOCKSTEP_Master_Out(3173) <= \<const0>\;
  LOCKSTEP_Master_Out(3174) <= \<const0>\;
  LOCKSTEP_Master_Out(3175) <= \<const0>\;
  LOCKSTEP_Master_Out(3176) <= \<const0>\;
  LOCKSTEP_Master_Out(3177) <= \<const0>\;
  LOCKSTEP_Master_Out(3178) <= \<const0>\;
  LOCKSTEP_Master_Out(3179) <= \<const0>\;
  LOCKSTEP_Master_Out(3180) <= \<const0>\;
  LOCKSTEP_Master_Out(3181) <= \<const0>\;
  LOCKSTEP_Master_Out(3182) <= \<const0>\;
  LOCKSTEP_Master_Out(3183) <= \<const0>\;
  LOCKSTEP_Master_Out(3184) <= \<const0>\;
  LOCKSTEP_Master_Out(3185) <= \<const0>\;
  LOCKSTEP_Master_Out(3186) <= \<const0>\;
  LOCKSTEP_Master_Out(3187) <= \<const0>\;
  LOCKSTEP_Master_Out(3188) <= \<const0>\;
  LOCKSTEP_Master_Out(3189) <= \<const0>\;
  LOCKSTEP_Master_Out(3190) <= \<const0>\;
  LOCKSTEP_Master_Out(3191) <= \<const0>\;
  LOCKSTEP_Master_Out(3192) <= \<const0>\;
  LOCKSTEP_Master_Out(3193) <= \<const0>\;
  LOCKSTEP_Master_Out(3194) <= \<const0>\;
  LOCKSTEP_Master_Out(3195) <= \<const0>\;
  LOCKSTEP_Master_Out(3196) <= \<const0>\;
  LOCKSTEP_Master_Out(3197) <= \<const0>\;
  LOCKSTEP_Master_Out(3198) <= \<const0>\;
  LOCKSTEP_Master_Out(3199) <= \<const0>\;
  LOCKSTEP_Master_Out(3200) <= \<const0>\;
  LOCKSTEP_Master_Out(3201) <= \<const0>\;
  LOCKSTEP_Master_Out(3202) <= \<const0>\;
  LOCKSTEP_Master_Out(3203) <= \<const0>\;
  LOCKSTEP_Master_Out(3204) <= \<const0>\;
  LOCKSTEP_Master_Out(3205) <= \<const0>\;
  LOCKSTEP_Master_Out(3206) <= \<const0>\;
  LOCKSTEP_Master_Out(3207) <= \<const0>\;
  LOCKSTEP_Master_Out(3208) <= \<const0>\;
  LOCKSTEP_Master_Out(3209) <= \<const0>\;
  LOCKSTEP_Master_Out(3210) <= \<const0>\;
  LOCKSTEP_Master_Out(3211) <= \<const0>\;
  LOCKSTEP_Master_Out(3212) <= \<const0>\;
  LOCKSTEP_Master_Out(3213) <= \<const0>\;
  LOCKSTEP_Master_Out(3214) <= \<const0>\;
  LOCKSTEP_Master_Out(3215) <= \<const0>\;
  LOCKSTEP_Master_Out(3216) <= \<const0>\;
  LOCKSTEP_Master_Out(3217) <= \<const0>\;
  LOCKSTEP_Master_Out(3218) <= \<const0>\;
  LOCKSTEP_Master_Out(3219) <= \<const0>\;
  LOCKSTEP_Master_Out(3220) <= \<const0>\;
  LOCKSTEP_Master_Out(3221) <= \<const0>\;
  LOCKSTEP_Master_Out(3222) <= \<const0>\;
  LOCKSTEP_Master_Out(3223) <= \<const0>\;
  LOCKSTEP_Master_Out(3224) <= \<const0>\;
  LOCKSTEP_Master_Out(3225) <= \<const0>\;
  LOCKSTEP_Master_Out(3226) <= \<const0>\;
  LOCKSTEP_Master_Out(3227) <= \<const0>\;
  LOCKSTEP_Master_Out(3228) <= \<const0>\;
  LOCKSTEP_Master_Out(3229) <= \<const0>\;
  LOCKSTEP_Master_Out(3230) <= \<const0>\;
  LOCKSTEP_Master_Out(3231) <= \<const0>\;
  LOCKSTEP_Master_Out(3232) <= \<const0>\;
  LOCKSTEP_Master_Out(3233) <= \<const0>\;
  LOCKSTEP_Master_Out(3234) <= \<const0>\;
  LOCKSTEP_Master_Out(3235) <= \<const0>\;
  LOCKSTEP_Master_Out(3236) <= \<const0>\;
  LOCKSTEP_Master_Out(3237) <= \<const0>\;
  LOCKSTEP_Master_Out(3238) <= \<const0>\;
  LOCKSTEP_Master_Out(3239) <= \<const0>\;
  LOCKSTEP_Master_Out(3240) <= \<const0>\;
  LOCKSTEP_Master_Out(3241) <= \<const0>\;
  LOCKSTEP_Master_Out(3242) <= \<const0>\;
  LOCKSTEP_Master_Out(3243) <= \<const0>\;
  LOCKSTEP_Master_Out(3244) <= \<const0>\;
  LOCKSTEP_Master_Out(3245) <= \<const0>\;
  LOCKSTEP_Master_Out(3246) <= \<const0>\;
  LOCKSTEP_Master_Out(3247) <= \<const0>\;
  LOCKSTEP_Master_Out(3248) <= \<const0>\;
  LOCKSTEP_Master_Out(3249) <= \<const0>\;
  LOCKSTEP_Master_Out(3250) <= \<const0>\;
  LOCKSTEP_Master_Out(3251) <= \<const0>\;
  LOCKSTEP_Master_Out(3252) <= \<const0>\;
  LOCKSTEP_Master_Out(3253) <= \<const0>\;
  LOCKSTEP_Master_Out(3254) <= \<const0>\;
  LOCKSTEP_Master_Out(3255) <= \<const0>\;
  LOCKSTEP_Master_Out(3256) <= \<const0>\;
  LOCKSTEP_Master_Out(3257) <= \<const0>\;
  LOCKSTEP_Master_Out(3258) <= \<const0>\;
  LOCKSTEP_Master_Out(3259) <= \<const0>\;
  LOCKSTEP_Master_Out(3260) <= \<const0>\;
  LOCKSTEP_Master_Out(3261) <= \<const0>\;
  LOCKSTEP_Master_Out(3262) <= \<const0>\;
  LOCKSTEP_Master_Out(3263) <= \<const0>\;
  LOCKSTEP_Master_Out(3264) <= \<const0>\;
  LOCKSTEP_Master_Out(3265) <= \<const0>\;
  LOCKSTEP_Master_Out(3266) <= \<const0>\;
  LOCKSTEP_Master_Out(3267) <= \<const0>\;
  LOCKSTEP_Master_Out(3268) <= \<const0>\;
  LOCKSTEP_Master_Out(3269) <= \<const0>\;
  LOCKSTEP_Master_Out(3270) <= \<const0>\;
  LOCKSTEP_Master_Out(3271) <= \<const0>\;
  LOCKSTEP_Master_Out(3272) <= \<const0>\;
  LOCKSTEP_Master_Out(3273) <= \<const0>\;
  LOCKSTEP_Master_Out(3274) <= \<const0>\;
  LOCKSTEP_Master_Out(3275) <= \<const0>\;
  LOCKSTEP_Master_Out(3276) <= \<const0>\;
  LOCKSTEP_Master_Out(3277) <= \<const0>\;
  LOCKSTEP_Master_Out(3278) <= \<const0>\;
  LOCKSTEP_Master_Out(3279) <= \<const0>\;
  LOCKSTEP_Master_Out(3280) <= \<const0>\;
  LOCKSTEP_Master_Out(3281) <= \<const0>\;
  LOCKSTEP_Master_Out(3282) <= \<const0>\;
  LOCKSTEP_Master_Out(3283) <= \<const0>\;
  LOCKSTEP_Master_Out(3284) <= \<const0>\;
  LOCKSTEP_Master_Out(3285) <= \<const0>\;
  LOCKSTEP_Master_Out(3286) <= \<const0>\;
  LOCKSTEP_Master_Out(3287) <= \<const0>\;
  LOCKSTEP_Master_Out(3288) <= \<const0>\;
  LOCKSTEP_Master_Out(3289) <= \<const0>\;
  LOCKSTEP_Master_Out(3290) <= \<const0>\;
  LOCKSTEP_Master_Out(3291) <= \<const0>\;
  LOCKSTEP_Master_Out(3292) <= \<const0>\;
  LOCKSTEP_Master_Out(3293) <= \<const0>\;
  LOCKSTEP_Master_Out(3294) <= \<const0>\;
  LOCKSTEP_Master_Out(3295) <= \<const0>\;
  LOCKSTEP_Master_Out(3296) <= \<const0>\;
  LOCKSTEP_Master_Out(3297) <= \<const0>\;
  LOCKSTEP_Master_Out(3298) <= \<const0>\;
  LOCKSTEP_Master_Out(3299) <= \<const0>\;
  LOCKSTEP_Master_Out(3300) <= \<const0>\;
  LOCKSTEP_Master_Out(3301) <= \<const0>\;
  LOCKSTEP_Master_Out(3302) <= \<const0>\;
  LOCKSTEP_Master_Out(3303) <= \<const0>\;
  LOCKSTEP_Master_Out(3304) <= \<const0>\;
  LOCKSTEP_Master_Out(3305) <= \<const0>\;
  LOCKSTEP_Master_Out(3306) <= \<const0>\;
  LOCKSTEP_Master_Out(3307) <= \<const0>\;
  LOCKSTEP_Master_Out(3308) <= \<const0>\;
  LOCKSTEP_Master_Out(3309) <= \<const0>\;
  LOCKSTEP_Master_Out(3310) <= \<const0>\;
  LOCKSTEP_Master_Out(3311) <= \<const0>\;
  LOCKSTEP_Master_Out(3312) <= \<const0>\;
  LOCKSTEP_Master_Out(3313) <= \<const0>\;
  LOCKSTEP_Master_Out(3314) <= \<const0>\;
  LOCKSTEP_Master_Out(3315) <= \<const0>\;
  LOCKSTEP_Master_Out(3316) <= \<const0>\;
  LOCKSTEP_Master_Out(3317) <= \<const0>\;
  LOCKSTEP_Master_Out(3318) <= \<const0>\;
  LOCKSTEP_Master_Out(3319) <= \<const0>\;
  LOCKSTEP_Master_Out(3320) <= \<const0>\;
  LOCKSTEP_Master_Out(3321) <= \<const0>\;
  LOCKSTEP_Master_Out(3322) <= \<const0>\;
  LOCKSTEP_Master_Out(3323) <= \<const0>\;
  LOCKSTEP_Master_Out(3324) <= \<const0>\;
  LOCKSTEP_Master_Out(3325) <= \<const0>\;
  LOCKSTEP_Master_Out(3326) <= \<const0>\;
  LOCKSTEP_Master_Out(3327) <= \<const0>\;
  LOCKSTEP_Master_Out(3328) <= \<const0>\;
  LOCKSTEP_Master_Out(3329) <= \<const0>\;
  LOCKSTEP_Master_Out(3330) <= \<const0>\;
  LOCKSTEP_Master_Out(3331) <= \<const0>\;
  LOCKSTEP_Master_Out(3332) <= \<const0>\;
  LOCKSTEP_Master_Out(3333) <= \<const0>\;
  LOCKSTEP_Master_Out(3334) <= \<const0>\;
  LOCKSTEP_Master_Out(3335) <= \<const0>\;
  LOCKSTEP_Master_Out(3336) <= \<const0>\;
  LOCKSTEP_Master_Out(3337) <= \<const0>\;
  LOCKSTEP_Master_Out(3338) <= \<const0>\;
  LOCKSTEP_Master_Out(3339) <= \<const0>\;
  LOCKSTEP_Master_Out(3340) <= \<const0>\;
  LOCKSTEP_Master_Out(3341) <= \<const0>\;
  LOCKSTEP_Master_Out(3342) <= \<const0>\;
  LOCKSTEP_Master_Out(3343) <= \<const0>\;
  LOCKSTEP_Master_Out(3344) <= \<const0>\;
  LOCKSTEP_Master_Out(3345) <= \<const0>\;
  LOCKSTEP_Master_Out(3346) <= \<const0>\;
  LOCKSTEP_Master_Out(3347) <= \<const0>\;
  LOCKSTEP_Master_Out(3348) <= \<const0>\;
  LOCKSTEP_Master_Out(3349) <= \<const0>\;
  LOCKSTEP_Master_Out(3350) <= \<const0>\;
  LOCKSTEP_Master_Out(3351) <= \<const0>\;
  LOCKSTEP_Master_Out(3352) <= \<const0>\;
  LOCKSTEP_Master_Out(3353) <= \<const0>\;
  LOCKSTEP_Master_Out(3354) <= \<const0>\;
  LOCKSTEP_Master_Out(3355) <= \<const0>\;
  LOCKSTEP_Master_Out(3356) <= \<const0>\;
  LOCKSTEP_Master_Out(3357) <= \<const0>\;
  LOCKSTEP_Master_Out(3358) <= \<const0>\;
  LOCKSTEP_Master_Out(3359) <= \<const0>\;
  LOCKSTEP_Master_Out(3360) <= \<const0>\;
  LOCKSTEP_Master_Out(3361) <= \<const0>\;
  LOCKSTEP_Master_Out(3362) <= \<const0>\;
  LOCKSTEP_Master_Out(3363) <= \<const0>\;
  LOCKSTEP_Master_Out(3364) <= \<const0>\;
  LOCKSTEP_Master_Out(3365) <= \<const0>\;
  LOCKSTEP_Master_Out(3366) <= \<const0>\;
  LOCKSTEP_Master_Out(3367) <= \<const0>\;
  LOCKSTEP_Master_Out(3368) <= \<const0>\;
  LOCKSTEP_Master_Out(3369) <= \<const0>\;
  LOCKSTEP_Master_Out(3370) <= \<const0>\;
  LOCKSTEP_Master_Out(3371) <= \<const0>\;
  LOCKSTEP_Master_Out(3372) <= \<const0>\;
  LOCKSTEP_Master_Out(3373) <= \<const0>\;
  LOCKSTEP_Master_Out(3374) <= \<const0>\;
  LOCKSTEP_Master_Out(3375) <= \<const0>\;
  LOCKSTEP_Master_Out(3376) <= \<const0>\;
  LOCKSTEP_Master_Out(3377) <= \<const0>\;
  LOCKSTEP_Master_Out(3378) <= \<const0>\;
  LOCKSTEP_Master_Out(3379) <= \<const0>\;
  LOCKSTEP_Master_Out(3380) <= \<const0>\;
  LOCKSTEP_Master_Out(3381) <= \<const0>\;
  LOCKSTEP_Master_Out(3382) <= \<const0>\;
  LOCKSTEP_Master_Out(3383) <= \<const0>\;
  LOCKSTEP_Master_Out(3384) <= \<const0>\;
  LOCKSTEP_Master_Out(3385) <= \<const0>\;
  LOCKSTEP_Master_Out(3386) <= \<const0>\;
  LOCKSTEP_Master_Out(3387) <= \<const0>\;
  LOCKSTEP_Master_Out(3388) <= \<const0>\;
  LOCKSTEP_Master_Out(3389) <= \<const0>\;
  LOCKSTEP_Master_Out(3390) <= \<const0>\;
  LOCKSTEP_Master_Out(3391) <= \<const0>\;
  LOCKSTEP_Master_Out(3392) <= \<const0>\;
  LOCKSTEP_Master_Out(3393) <= \<const0>\;
  LOCKSTEP_Master_Out(3394) <= \<const0>\;
  LOCKSTEP_Master_Out(3395) <= \<const0>\;
  LOCKSTEP_Master_Out(3396) <= \<const0>\;
  LOCKSTEP_Master_Out(3397) <= \<const0>\;
  LOCKSTEP_Master_Out(3398) <= \<const0>\;
  LOCKSTEP_Master_Out(3399) <= \<const0>\;
  LOCKSTEP_Master_Out(3400) <= \<const0>\;
  LOCKSTEP_Master_Out(3401) <= \<const0>\;
  LOCKSTEP_Master_Out(3402) <= \<const0>\;
  LOCKSTEP_Master_Out(3403) <= \<const0>\;
  LOCKSTEP_Master_Out(3404) <= \<const0>\;
  LOCKSTEP_Master_Out(3405) <= \<const0>\;
  LOCKSTEP_Master_Out(3406) <= \<const0>\;
  LOCKSTEP_Master_Out(3407) <= \<const0>\;
  LOCKSTEP_Master_Out(3408) <= \<const0>\;
  LOCKSTEP_Master_Out(3409) <= \<const0>\;
  LOCKSTEP_Master_Out(3410) <= \<const0>\;
  LOCKSTEP_Master_Out(3411) <= \<const0>\;
  LOCKSTEP_Master_Out(3412) <= \<const0>\;
  LOCKSTEP_Master_Out(3413) <= \<const0>\;
  LOCKSTEP_Master_Out(3414) <= \<const0>\;
  LOCKSTEP_Master_Out(3415) <= \<const0>\;
  LOCKSTEP_Master_Out(3416) <= \<const0>\;
  LOCKSTEP_Master_Out(3417) <= \<const0>\;
  LOCKSTEP_Master_Out(3418) <= \<const0>\;
  LOCKSTEP_Master_Out(3419) <= \<const0>\;
  LOCKSTEP_Master_Out(3420) <= \<const0>\;
  LOCKSTEP_Master_Out(3421) <= \<const0>\;
  LOCKSTEP_Master_Out(3422) <= \<const0>\;
  LOCKSTEP_Master_Out(3423) <= \<const0>\;
  LOCKSTEP_Master_Out(3424) <= \<const0>\;
  LOCKSTEP_Master_Out(3425) <= \<const0>\;
  LOCKSTEP_Master_Out(3426) <= \<const0>\;
  LOCKSTEP_Master_Out(3427) <= \<const0>\;
  LOCKSTEP_Master_Out(3428) <= \<const0>\;
  LOCKSTEP_Master_Out(3429) <= \<const0>\;
  LOCKSTEP_Master_Out(3430) <= \<const0>\;
  LOCKSTEP_Master_Out(3431) <= \<const0>\;
  LOCKSTEP_Master_Out(3432) <= \<const0>\;
  LOCKSTEP_Master_Out(3433) <= \<const0>\;
  LOCKSTEP_Master_Out(3434) <= \<const0>\;
  LOCKSTEP_Master_Out(3435) <= \<const0>\;
  LOCKSTEP_Master_Out(3436) <= \<const0>\;
  LOCKSTEP_Master_Out(3437) <= \<const0>\;
  LOCKSTEP_Master_Out(3438) <= \<const0>\;
  LOCKSTEP_Master_Out(3439) <= \<const0>\;
  LOCKSTEP_Master_Out(3440) <= \<const0>\;
  LOCKSTEP_Master_Out(3441) <= \<const0>\;
  LOCKSTEP_Master_Out(3442) <= \<const0>\;
  LOCKSTEP_Master_Out(3443) <= \<const0>\;
  LOCKSTEP_Master_Out(3444) <= \<const0>\;
  LOCKSTEP_Master_Out(3445) <= \<const0>\;
  LOCKSTEP_Master_Out(3446) <= \<const0>\;
  LOCKSTEP_Master_Out(3447) <= \<const0>\;
  LOCKSTEP_Master_Out(3448) <= \<const0>\;
  LOCKSTEP_Master_Out(3449) <= \<const0>\;
  LOCKSTEP_Master_Out(3450) <= \<const0>\;
  LOCKSTEP_Master_Out(3451) <= \<const0>\;
  LOCKSTEP_Master_Out(3452) <= \<const0>\;
  LOCKSTEP_Master_Out(3453) <= \<const0>\;
  LOCKSTEP_Master_Out(3454) <= \<const0>\;
  LOCKSTEP_Master_Out(3455) <= \<const0>\;
  LOCKSTEP_Master_Out(3456) <= \<const0>\;
  LOCKSTEP_Master_Out(3457) <= \<const0>\;
  LOCKSTEP_Master_Out(3458) <= \<const0>\;
  LOCKSTEP_Master_Out(3459) <= \<const0>\;
  LOCKSTEP_Master_Out(3460) <= \<const0>\;
  LOCKSTEP_Master_Out(3461) <= \<const0>\;
  LOCKSTEP_Master_Out(3462) <= \<const0>\;
  LOCKSTEP_Master_Out(3463) <= \<const0>\;
  LOCKSTEP_Master_Out(3464) <= \<const0>\;
  LOCKSTEP_Master_Out(3465) <= \<const0>\;
  LOCKSTEP_Master_Out(3466) <= \<const0>\;
  LOCKSTEP_Master_Out(3467) <= \<const0>\;
  LOCKSTEP_Master_Out(3468) <= \<const0>\;
  LOCKSTEP_Master_Out(3469) <= \<const0>\;
  LOCKSTEP_Master_Out(3470) <= \<const0>\;
  LOCKSTEP_Master_Out(3471) <= \<const0>\;
  LOCKSTEP_Master_Out(3472) <= \<const0>\;
  LOCKSTEP_Master_Out(3473) <= \<const0>\;
  LOCKSTEP_Master_Out(3474) <= \<const0>\;
  LOCKSTEP_Master_Out(3475) <= \<const0>\;
  LOCKSTEP_Master_Out(3476) <= \<const0>\;
  LOCKSTEP_Master_Out(3477) <= \<const0>\;
  LOCKSTEP_Master_Out(3478) <= \<const0>\;
  LOCKSTEP_Master_Out(3479) <= \<const0>\;
  LOCKSTEP_Master_Out(3480) <= \<const0>\;
  LOCKSTEP_Master_Out(3481) <= \<const0>\;
  LOCKSTEP_Master_Out(3482) <= \<const0>\;
  LOCKSTEP_Master_Out(3483) <= \<const0>\;
  LOCKSTEP_Master_Out(3484) <= \<const0>\;
  LOCKSTEP_Master_Out(3485) <= \<const0>\;
  LOCKSTEP_Master_Out(3486) <= \<const0>\;
  LOCKSTEP_Master_Out(3487) <= \<const0>\;
  LOCKSTEP_Master_Out(3488) <= \<const0>\;
  LOCKSTEP_Master_Out(3489) <= \<const0>\;
  LOCKSTEP_Master_Out(3490) <= \<const0>\;
  LOCKSTEP_Master_Out(3491) <= \<const0>\;
  LOCKSTEP_Master_Out(3492) <= \<const0>\;
  LOCKSTEP_Master_Out(3493) <= \<const0>\;
  LOCKSTEP_Master_Out(3494) <= \<const0>\;
  LOCKSTEP_Master_Out(3495) <= \<const0>\;
  LOCKSTEP_Master_Out(3496) <= \<const0>\;
  LOCKSTEP_Master_Out(3497) <= \<const0>\;
  LOCKSTEP_Master_Out(3498) <= \<const0>\;
  LOCKSTEP_Master_Out(3499) <= \<const0>\;
  LOCKSTEP_Master_Out(3500) <= \<const0>\;
  LOCKSTEP_Master_Out(3501) <= \<const0>\;
  LOCKSTEP_Master_Out(3502) <= \<const0>\;
  LOCKSTEP_Master_Out(3503) <= \<const0>\;
  LOCKSTEP_Master_Out(3504) <= \<const0>\;
  LOCKSTEP_Master_Out(3505) <= \<const0>\;
  LOCKSTEP_Master_Out(3506) <= \<const0>\;
  LOCKSTEP_Master_Out(3507) <= \<const0>\;
  LOCKSTEP_Master_Out(3508) <= \<const0>\;
  LOCKSTEP_Master_Out(3509) <= \<const0>\;
  LOCKSTEP_Master_Out(3510) <= \<const0>\;
  LOCKSTEP_Master_Out(3511) <= \<const0>\;
  LOCKSTEP_Master_Out(3512) <= \<const0>\;
  LOCKSTEP_Master_Out(3513) <= \<const0>\;
  LOCKSTEP_Master_Out(3514) <= \<const0>\;
  LOCKSTEP_Master_Out(3515) <= \<const0>\;
  LOCKSTEP_Master_Out(3516) <= \<const0>\;
  LOCKSTEP_Master_Out(3517) <= \<const0>\;
  LOCKSTEP_Master_Out(3518) <= \<const0>\;
  LOCKSTEP_Master_Out(3519) <= \<const0>\;
  LOCKSTEP_Master_Out(3520) <= \<const0>\;
  LOCKSTEP_Master_Out(3521) <= \<const0>\;
  LOCKSTEP_Master_Out(3522) <= \<const0>\;
  LOCKSTEP_Master_Out(3523) <= \<const0>\;
  LOCKSTEP_Master_Out(3524) <= \<const0>\;
  LOCKSTEP_Master_Out(3525) <= \<const0>\;
  LOCKSTEP_Master_Out(3526) <= \<const0>\;
  LOCKSTEP_Master_Out(3527) <= \<const0>\;
  LOCKSTEP_Master_Out(3528) <= \<const0>\;
  LOCKSTEP_Master_Out(3529) <= \<const0>\;
  LOCKSTEP_Master_Out(3530) <= \<const0>\;
  LOCKSTEP_Master_Out(3531) <= \<const0>\;
  LOCKSTEP_Master_Out(3532) <= \<const0>\;
  LOCKSTEP_Master_Out(3533) <= \<const0>\;
  LOCKSTEP_Master_Out(3534) <= \<const0>\;
  LOCKSTEP_Master_Out(3535) <= \<const0>\;
  LOCKSTEP_Master_Out(3536) <= \<const0>\;
  LOCKSTEP_Master_Out(3537) <= \<const0>\;
  LOCKSTEP_Master_Out(3538) <= \<const0>\;
  LOCKSTEP_Master_Out(3539) <= \<const0>\;
  LOCKSTEP_Master_Out(3540) <= \<const0>\;
  LOCKSTEP_Master_Out(3541) <= \<const0>\;
  LOCKSTEP_Master_Out(3542) <= \<const0>\;
  LOCKSTEP_Master_Out(3543) <= \<const0>\;
  LOCKSTEP_Master_Out(3544) <= \<const0>\;
  LOCKSTEP_Master_Out(3545) <= \<const0>\;
  LOCKSTEP_Master_Out(3546) <= \<const0>\;
  LOCKSTEP_Master_Out(3547) <= \<const0>\;
  LOCKSTEP_Master_Out(3548) <= \<const0>\;
  LOCKSTEP_Master_Out(3549) <= \<const0>\;
  LOCKSTEP_Master_Out(3550) <= \<const0>\;
  LOCKSTEP_Master_Out(3551) <= \<const0>\;
  LOCKSTEP_Master_Out(3552) <= \<const0>\;
  LOCKSTEP_Master_Out(3553) <= \<const0>\;
  LOCKSTEP_Master_Out(3554) <= \<const0>\;
  LOCKSTEP_Master_Out(3555) <= \<const0>\;
  LOCKSTEP_Master_Out(3556) <= \<const0>\;
  LOCKSTEP_Master_Out(3557) <= \<const0>\;
  LOCKSTEP_Master_Out(3558) <= \<const0>\;
  LOCKSTEP_Master_Out(3559) <= \<const0>\;
  LOCKSTEP_Master_Out(3560) <= \<const0>\;
  LOCKSTEP_Master_Out(3561) <= \<const0>\;
  LOCKSTEP_Master_Out(3562) <= \<const0>\;
  LOCKSTEP_Master_Out(3563) <= \<const0>\;
  LOCKSTEP_Master_Out(3564) <= \<const0>\;
  LOCKSTEP_Master_Out(3565) <= \<const0>\;
  LOCKSTEP_Master_Out(3566) <= \<const0>\;
  LOCKSTEP_Master_Out(3567) <= \<const0>\;
  LOCKSTEP_Master_Out(3568) <= \<const0>\;
  LOCKSTEP_Master_Out(3569) <= \<const0>\;
  LOCKSTEP_Master_Out(3570) <= \<const0>\;
  LOCKSTEP_Master_Out(3571) <= \<const0>\;
  LOCKSTEP_Master_Out(3572) <= \<const0>\;
  LOCKSTEP_Master_Out(3573) <= \<const0>\;
  LOCKSTEP_Master_Out(3574) <= \<const0>\;
  LOCKSTEP_Master_Out(3575) <= \<const0>\;
  LOCKSTEP_Master_Out(3576) <= \<const0>\;
  LOCKSTEP_Master_Out(3577) <= \<const0>\;
  LOCKSTEP_Master_Out(3578) <= \<const0>\;
  LOCKSTEP_Master_Out(3579) <= \<const0>\;
  LOCKSTEP_Master_Out(3580) <= \<const0>\;
  LOCKSTEP_Master_Out(3581) <= \<const0>\;
  LOCKSTEP_Master_Out(3582) <= \<const0>\;
  LOCKSTEP_Master_Out(3583) <= \<const0>\;
  LOCKSTEP_Master_Out(3584) <= \<const0>\;
  LOCKSTEP_Master_Out(3585) <= \<const0>\;
  LOCKSTEP_Master_Out(3586) <= \<const0>\;
  LOCKSTEP_Master_Out(3587) <= \<const0>\;
  LOCKSTEP_Master_Out(3588) <= \<const0>\;
  LOCKSTEP_Master_Out(3589) <= \<const0>\;
  LOCKSTEP_Master_Out(3590) <= \<const0>\;
  LOCKSTEP_Master_Out(3591) <= \<const0>\;
  LOCKSTEP_Master_Out(3592) <= \<const0>\;
  LOCKSTEP_Master_Out(3593) <= \<const0>\;
  LOCKSTEP_Master_Out(3594) <= \<const0>\;
  LOCKSTEP_Master_Out(3595) <= \<const0>\;
  LOCKSTEP_Master_Out(3596) <= \<const0>\;
  LOCKSTEP_Master_Out(3597) <= \<const0>\;
  LOCKSTEP_Master_Out(3598) <= \<const0>\;
  LOCKSTEP_Master_Out(3599) <= \<const0>\;
  LOCKSTEP_Master_Out(3600) <= \<const0>\;
  LOCKSTEP_Master_Out(3601) <= \<const0>\;
  LOCKSTEP_Master_Out(3602) <= \<const0>\;
  LOCKSTEP_Master_Out(3603) <= \<const0>\;
  LOCKSTEP_Master_Out(3604) <= \<const0>\;
  LOCKSTEP_Master_Out(3605) <= \<const0>\;
  LOCKSTEP_Master_Out(3606) <= \<const0>\;
  LOCKSTEP_Master_Out(3607) <= \<const0>\;
  LOCKSTEP_Master_Out(3608) <= \<const0>\;
  LOCKSTEP_Master_Out(3609) <= \<const0>\;
  LOCKSTEP_Master_Out(3610) <= \<const0>\;
  LOCKSTEP_Master_Out(3611) <= \<const0>\;
  LOCKSTEP_Master_Out(3612) <= \<const0>\;
  LOCKSTEP_Master_Out(3613) <= \<const0>\;
  LOCKSTEP_Master_Out(3614) <= \<const0>\;
  LOCKSTEP_Master_Out(3615) <= \<const0>\;
  LOCKSTEP_Master_Out(3616) <= \<const0>\;
  LOCKSTEP_Master_Out(3617) <= \<const0>\;
  LOCKSTEP_Master_Out(3618) <= \<const0>\;
  LOCKSTEP_Master_Out(3619) <= \<const0>\;
  LOCKSTEP_Master_Out(3620) <= \<const0>\;
  LOCKSTEP_Master_Out(3621) <= \<const0>\;
  LOCKSTEP_Master_Out(3622) <= \<const0>\;
  LOCKSTEP_Master_Out(3623) <= \<const0>\;
  LOCKSTEP_Master_Out(3624) <= \<const0>\;
  LOCKSTEP_Master_Out(3625) <= \<const0>\;
  LOCKSTEP_Master_Out(3626) <= \<const0>\;
  LOCKSTEP_Master_Out(3627) <= \<const0>\;
  LOCKSTEP_Master_Out(3628) <= \<const0>\;
  LOCKSTEP_Master_Out(3629) <= \<const0>\;
  LOCKSTEP_Master_Out(3630) <= \<const0>\;
  LOCKSTEP_Master_Out(3631) <= \<const0>\;
  LOCKSTEP_Master_Out(3632) <= \<const0>\;
  LOCKSTEP_Master_Out(3633) <= \<const0>\;
  LOCKSTEP_Master_Out(3634) <= \<const0>\;
  LOCKSTEP_Master_Out(3635) <= \<const0>\;
  LOCKSTEP_Master_Out(3636) <= \<const0>\;
  LOCKSTEP_Master_Out(3637) <= \<const0>\;
  LOCKSTEP_Master_Out(3638) <= \<const0>\;
  LOCKSTEP_Master_Out(3639) <= \<const0>\;
  LOCKSTEP_Master_Out(3640) <= \<const0>\;
  LOCKSTEP_Master_Out(3641) <= \<const0>\;
  LOCKSTEP_Master_Out(3642) <= \<const0>\;
  LOCKSTEP_Master_Out(3643) <= \<const0>\;
  LOCKSTEP_Master_Out(3644) <= \<const0>\;
  LOCKSTEP_Master_Out(3645) <= \<const0>\;
  LOCKSTEP_Master_Out(3646) <= \<const0>\;
  LOCKSTEP_Master_Out(3647) <= \<const0>\;
  LOCKSTEP_Master_Out(3648) <= \<const0>\;
  LOCKSTEP_Master_Out(3649) <= \<const0>\;
  LOCKSTEP_Master_Out(3650) <= \<const0>\;
  LOCKSTEP_Master_Out(3651) <= \<const0>\;
  LOCKSTEP_Master_Out(3652) <= \<const0>\;
  LOCKSTEP_Master_Out(3653) <= \<const0>\;
  LOCKSTEP_Master_Out(3654) <= \<const0>\;
  LOCKSTEP_Master_Out(3655) <= \<const0>\;
  LOCKSTEP_Master_Out(3656) <= \<const0>\;
  LOCKSTEP_Master_Out(3657) <= \<const0>\;
  LOCKSTEP_Master_Out(3658) <= \<const0>\;
  LOCKSTEP_Master_Out(3659) <= \<const0>\;
  LOCKSTEP_Master_Out(3660) <= \<const0>\;
  LOCKSTEP_Master_Out(3661) <= \<const0>\;
  LOCKSTEP_Master_Out(3662) <= \<const0>\;
  LOCKSTEP_Master_Out(3663) <= \<const0>\;
  LOCKSTEP_Master_Out(3664) <= \<const0>\;
  LOCKSTEP_Master_Out(3665) <= \<const0>\;
  LOCKSTEP_Master_Out(3666) <= \<const0>\;
  LOCKSTEP_Master_Out(3667) <= \<const0>\;
  LOCKSTEP_Master_Out(3668) <= \<const0>\;
  LOCKSTEP_Master_Out(3669) <= \<const0>\;
  LOCKSTEP_Master_Out(3670) <= \<const0>\;
  LOCKSTEP_Master_Out(3671) <= \<const0>\;
  LOCKSTEP_Master_Out(3672) <= \<const0>\;
  LOCKSTEP_Master_Out(3673) <= \<const0>\;
  LOCKSTEP_Master_Out(3674) <= \<const0>\;
  LOCKSTEP_Master_Out(3675) <= \<const0>\;
  LOCKSTEP_Master_Out(3676) <= \<const0>\;
  LOCKSTEP_Master_Out(3677) <= \<const0>\;
  LOCKSTEP_Master_Out(3678) <= \<const0>\;
  LOCKSTEP_Master_Out(3679) <= \<const0>\;
  LOCKSTEP_Master_Out(3680) <= \<const0>\;
  LOCKSTEP_Master_Out(3681) <= \<const0>\;
  LOCKSTEP_Master_Out(3682) <= \<const0>\;
  LOCKSTEP_Master_Out(3683) <= \<const0>\;
  LOCKSTEP_Master_Out(3684) <= \<const0>\;
  LOCKSTEP_Master_Out(3685) <= \<const0>\;
  LOCKSTEP_Master_Out(3686) <= \<const0>\;
  LOCKSTEP_Master_Out(3687) <= \<const0>\;
  LOCKSTEP_Master_Out(3688) <= \<const0>\;
  LOCKSTEP_Master_Out(3689) <= \<const0>\;
  LOCKSTEP_Master_Out(3690) <= \<const0>\;
  LOCKSTEP_Master_Out(3691) <= \<const0>\;
  LOCKSTEP_Master_Out(3692) <= \<const0>\;
  LOCKSTEP_Master_Out(3693) <= \<const0>\;
  LOCKSTEP_Master_Out(3694) <= \<const0>\;
  LOCKSTEP_Master_Out(3695) <= \<const0>\;
  LOCKSTEP_Master_Out(3696) <= \<const0>\;
  LOCKSTEP_Master_Out(3697) <= \<const0>\;
  LOCKSTEP_Master_Out(3698) <= \<const0>\;
  LOCKSTEP_Master_Out(3699) <= \<const0>\;
  LOCKSTEP_Master_Out(3700) <= \<const0>\;
  LOCKSTEP_Master_Out(3701) <= \<const0>\;
  LOCKSTEP_Master_Out(3702) <= \<const0>\;
  LOCKSTEP_Master_Out(3703) <= \<const0>\;
  LOCKSTEP_Master_Out(3704) <= \<const0>\;
  LOCKSTEP_Master_Out(3705) <= \<const0>\;
  LOCKSTEP_Master_Out(3706) <= \<const0>\;
  LOCKSTEP_Master_Out(3707) <= \<const0>\;
  LOCKSTEP_Master_Out(3708) <= \<const0>\;
  LOCKSTEP_Master_Out(3709) <= \<const0>\;
  LOCKSTEP_Master_Out(3710) <= \<const0>\;
  LOCKSTEP_Master_Out(3711) <= \<const0>\;
  LOCKSTEP_Master_Out(3712) <= \<const0>\;
  LOCKSTEP_Master_Out(3713) <= \<const0>\;
  LOCKSTEP_Master_Out(3714) <= \<const0>\;
  LOCKSTEP_Master_Out(3715) <= \<const0>\;
  LOCKSTEP_Master_Out(3716) <= \<const0>\;
  LOCKSTEP_Master_Out(3717) <= \<const0>\;
  LOCKSTEP_Master_Out(3718) <= \<const0>\;
  LOCKSTEP_Master_Out(3719) <= \<const0>\;
  LOCKSTEP_Master_Out(3720) <= \<const0>\;
  LOCKSTEP_Master_Out(3721) <= \<const0>\;
  LOCKSTEP_Master_Out(3722) <= \<const0>\;
  LOCKSTEP_Master_Out(3723) <= \<const0>\;
  LOCKSTEP_Master_Out(3724) <= \<const0>\;
  LOCKSTEP_Master_Out(3725) <= \<const0>\;
  LOCKSTEP_Master_Out(3726) <= \<const0>\;
  LOCKSTEP_Master_Out(3727) <= \<const0>\;
  LOCKSTEP_Master_Out(3728) <= \<const0>\;
  LOCKSTEP_Master_Out(3729) <= \<const0>\;
  LOCKSTEP_Master_Out(3730) <= \<const0>\;
  LOCKSTEP_Master_Out(3731) <= \<const0>\;
  LOCKSTEP_Master_Out(3732) <= \<const0>\;
  LOCKSTEP_Master_Out(3733) <= \<const0>\;
  LOCKSTEP_Master_Out(3734) <= \<const0>\;
  LOCKSTEP_Master_Out(3735) <= \<const0>\;
  LOCKSTEP_Master_Out(3736) <= \<const0>\;
  LOCKSTEP_Master_Out(3737) <= \<const0>\;
  LOCKSTEP_Master_Out(3738) <= \<const0>\;
  LOCKSTEP_Master_Out(3739) <= \<const0>\;
  LOCKSTEP_Master_Out(3740) <= \<const0>\;
  LOCKSTEP_Master_Out(3741) <= \<const0>\;
  LOCKSTEP_Master_Out(3742) <= \<const0>\;
  LOCKSTEP_Master_Out(3743) <= \<const0>\;
  LOCKSTEP_Master_Out(3744) <= \<const0>\;
  LOCKSTEP_Master_Out(3745) <= \<const0>\;
  LOCKSTEP_Master_Out(3746) <= \<const0>\;
  LOCKSTEP_Master_Out(3747) <= \<const0>\;
  LOCKSTEP_Master_Out(3748) <= \<const0>\;
  LOCKSTEP_Master_Out(3749) <= \<const0>\;
  LOCKSTEP_Master_Out(3750) <= \<const0>\;
  LOCKSTEP_Master_Out(3751) <= \<const0>\;
  LOCKSTEP_Master_Out(3752) <= \<const0>\;
  LOCKSTEP_Master_Out(3753) <= \<const0>\;
  LOCKSTEP_Master_Out(3754) <= \<const0>\;
  LOCKSTEP_Master_Out(3755) <= \<const0>\;
  LOCKSTEP_Master_Out(3756) <= \<const0>\;
  LOCKSTEP_Master_Out(3757) <= \<const0>\;
  LOCKSTEP_Master_Out(3758) <= \<const0>\;
  LOCKSTEP_Master_Out(3759) <= \<const0>\;
  LOCKSTEP_Master_Out(3760) <= \<const0>\;
  LOCKSTEP_Master_Out(3761) <= \<const0>\;
  LOCKSTEP_Master_Out(3762) <= \<const0>\;
  LOCKSTEP_Master_Out(3763) <= \<const0>\;
  LOCKSTEP_Master_Out(3764) <= \<const0>\;
  LOCKSTEP_Master_Out(3765) <= \<const0>\;
  LOCKSTEP_Master_Out(3766) <= \<const0>\;
  LOCKSTEP_Master_Out(3767) <= \<const0>\;
  LOCKSTEP_Master_Out(3768) <= \<const0>\;
  LOCKSTEP_Master_Out(3769) <= \<const0>\;
  LOCKSTEP_Master_Out(3770) <= \<const0>\;
  LOCKSTEP_Master_Out(3771) <= \<const0>\;
  LOCKSTEP_Master_Out(3772) <= \<const0>\;
  LOCKSTEP_Master_Out(3773) <= \<const0>\;
  LOCKSTEP_Master_Out(3774) <= \<const0>\;
  LOCKSTEP_Master_Out(3775) <= \<const0>\;
  LOCKSTEP_Master_Out(3776) <= \<const0>\;
  LOCKSTEP_Master_Out(3777) <= \<const0>\;
  LOCKSTEP_Master_Out(3778) <= \<const0>\;
  LOCKSTEP_Master_Out(3779) <= \<const0>\;
  LOCKSTEP_Master_Out(3780) <= \<const0>\;
  LOCKSTEP_Master_Out(3781) <= \<const0>\;
  LOCKSTEP_Master_Out(3782) <= \<const0>\;
  LOCKSTEP_Master_Out(3783) <= \<const0>\;
  LOCKSTEP_Master_Out(3784) <= \<const0>\;
  LOCKSTEP_Master_Out(3785) <= \<const0>\;
  LOCKSTEP_Master_Out(3786) <= \<const0>\;
  LOCKSTEP_Master_Out(3787) <= \<const0>\;
  LOCKSTEP_Master_Out(3788) <= \<const0>\;
  LOCKSTEP_Master_Out(3789) <= \<const0>\;
  LOCKSTEP_Master_Out(3790) <= \<const0>\;
  LOCKSTEP_Master_Out(3791) <= \<const0>\;
  LOCKSTEP_Master_Out(3792) <= \<const0>\;
  LOCKSTEP_Master_Out(3793) <= \<const0>\;
  LOCKSTEP_Master_Out(3794) <= \<const0>\;
  LOCKSTEP_Master_Out(3795) <= \<const0>\;
  LOCKSTEP_Master_Out(3796) <= \<const0>\;
  LOCKSTEP_Master_Out(3797) <= \<const0>\;
  LOCKSTEP_Master_Out(3798) <= \<const0>\;
  LOCKSTEP_Master_Out(3799) <= \<const0>\;
  LOCKSTEP_Master_Out(3800) <= \<const0>\;
  LOCKSTEP_Master_Out(3801) <= \<const0>\;
  LOCKSTEP_Master_Out(3802) <= \<const0>\;
  LOCKSTEP_Master_Out(3803) <= \<const0>\;
  LOCKSTEP_Master_Out(3804) <= \<const0>\;
  LOCKSTEP_Master_Out(3805) <= \<const0>\;
  LOCKSTEP_Master_Out(3806) <= \<const0>\;
  LOCKSTEP_Master_Out(3807) <= \<const0>\;
  LOCKSTEP_Master_Out(3808) <= \<const0>\;
  LOCKSTEP_Master_Out(3809) <= \<const0>\;
  LOCKSTEP_Master_Out(3810) <= \<const0>\;
  LOCKSTEP_Master_Out(3811) <= \<const0>\;
  LOCKSTEP_Master_Out(3812) <= \<const0>\;
  LOCKSTEP_Master_Out(3813) <= \<const0>\;
  LOCKSTEP_Master_Out(3814) <= \<const0>\;
  LOCKSTEP_Master_Out(3815) <= \<const0>\;
  LOCKSTEP_Master_Out(3816) <= \<const0>\;
  LOCKSTEP_Master_Out(3817) <= \<const0>\;
  LOCKSTEP_Master_Out(3818) <= \<const0>\;
  LOCKSTEP_Master_Out(3819) <= \<const0>\;
  LOCKSTEP_Master_Out(3820) <= \<const0>\;
  LOCKSTEP_Master_Out(3821) <= \<const0>\;
  LOCKSTEP_Master_Out(3822) <= \<const0>\;
  LOCKSTEP_Master_Out(3823) <= \<const0>\;
  LOCKSTEP_Master_Out(3824) <= \<const0>\;
  LOCKSTEP_Master_Out(3825) <= \<const0>\;
  LOCKSTEP_Master_Out(3826) <= \<const0>\;
  LOCKSTEP_Master_Out(3827) <= \<const0>\;
  LOCKSTEP_Master_Out(3828) <= \<const0>\;
  LOCKSTEP_Master_Out(3829) <= \<const0>\;
  LOCKSTEP_Master_Out(3830) <= \<const0>\;
  LOCKSTEP_Master_Out(3831) <= \<const0>\;
  LOCKSTEP_Master_Out(3832) <= \<const0>\;
  LOCKSTEP_Master_Out(3833) <= \<const0>\;
  LOCKSTEP_Master_Out(3834) <= \<const0>\;
  LOCKSTEP_Master_Out(3835) <= \<const0>\;
  LOCKSTEP_Master_Out(3836) <= \<const0>\;
  LOCKSTEP_Master_Out(3837) <= \<const0>\;
  LOCKSTEP_Master_Out(3838) <= \<const0>\;
  LOCKSTEP_Master_Out(3839) <= \<const0>\;
  LOCKSTEP_Master_Out(3840) <= \<const0>\;
  LOCKSTEP_Master_Out(3841) <= \<const0>\;
  LOCKSTEP_Master_Out(3842) <= \<const0>\;
  LOCKSTEP_Master_Out(3843) <= \<const0>\;
  LOCKSTEP_Master_Out(3844) <= \<const0>\;
  LOCKSTEP_Master_Out(3845) <= \<const0>\;
  LOCKSTEP_Master_Out(3846) <= \<const0>\;
  LOCKSTEP_Master_Out(3847) <= \<const0>\;
  LOCKSTEP_Master_Out(3848) <= \<const0>\;
  LOCKSTEP_Master_Out(3849) <= \<const0>\;
  LOCKSTEP_Master_Out(3850) <= \<const0>\;
  LOCKSTEP_Master_Out(3851) <= \<const0>\;
  LOCKSTEP_Master_Out(3852) <= \<const0>\;
  LOCKSTEP_Master_Out(3853) <= \<const0>\;
  LOCKSTEP_Master_Out(3854) <= \<const0>\;
  LOCKSTEP_Master_Out(3855) <= \<const0>\;
  LOCKSTEP_Master_Out(3856) <= \<const0>\;
  LOCKSTEP_Master_Out(3857) <= \<const0>\;
  LOCKSTEP_Master_Out(3858) <= \<const0>\;
  LOCKSTEP_Master_Out(3859) <= \<const0>\;
  LOCKSTEP_Master_Out(3860) <= \<const0>\;
  LOCKSTEP_Master_Out(3861) <= \<const0>\;
  LOCKSTEP_Master_Out(3862) <= \<const0>\;
  LOCKSTEP_Master_Out(3863) <= \<const0>\;
  LOCKSTEP_Master_Out(3864) <= \<const0>\;
  LOCKSTEP_Master_Out(3865) <= \<const0>\;
  LOCKSTEP_Master_Out(3866) <= \<const0>\;
  LOCKSTEP_Master_Out(3867) <= \<const0>\;
  LOCKSTEP_Master_Out(3868) <= \<const0>\;
  LOCKSTEP_Master_Out(3869) <= \<const0>\;
  LOCKSTEP_Master_Out(3870) <= \<const0>\;
  LOCKSTEP_Master_Out(3871) <= \<const0>\;
  LOCKSTEP_Master_Out(3872) <= \<const0>\;
  LOCKSTEP_Master_Out(3873) <= \<const0>\;
  LOCKSTEP_Master_Out(3874) <= \<const0>\;
  LOCKSTEP_Master_Out(3875) <= \<const0>\;
  LOCKSTEP_Master_Out(3876) <= \<const0>\;
  LOCKSTEP_Master_Out(3877) <= \<const0>\;
  LOCKSTEP_Master_Out(3878) <= \<const0>\;
  LOCKSTEP_Master_Out(3879) <= \<const0>\;
  LOCKSTEP_Master_Out(3880) <= \<const0>\;
  LOCKSTEP_Master_Out(3881) <= \<const0>\;
  LOCKSTEP_Master_Out(3882) <= \<const0>\;
  LOCKSTEP_Master_Out(3883) <= \<const0>\;
  LOCKSTEP_Master_Out(3884) <= \<const0>\;
  LOCKSTEP_Master_Out(3885) <= \<const0>\;
  LOCKSTEP_Master_Out(3886) <= \<const0>\;
  LOCKSTEP_Master_Out(3887) <= \<const0>\;
  LOCKSTEP_Master_Out(3888) <= \<const0>\;
  LOCKSTEP_Master_Out(3889) <= \<const0>\;
  LOCKSTEP_Master_Out(3890) <= \<const0>\;
  LOCKSTEP_Master_Out(3891) <= \<const0>\;
  LOCKSTEP_Master_Out(3892) <= \<const0>\;
  LOCKSTEP_Master_Out(3893) <= \<const0>\;
  LOCKSTEP_Master_Out(3894) <= \<const0>\;
  LOCKSTEP_Master_Out(3895) <= \<const0>\;
  LOCKSTEP_Master_Out(3896) <= \<const0>\;
  LOCKSTEP_Master_Out(3897) <= \<const0>\;
  LOCKSTEP_Master_Out(3898) <= \<const0>\;
  LOCKSTEP_Master_Out(3899) <= \<const0>\;
  LOCKSTEP_Master_Out(3900) <= \<const0>\;
  LOCKSTEP_Master_Out(3901) <= \<const0>\;
  LOCKSTEP_Master_Out(3902) <= \<const0>\;
  LOCKSTEP_Master_Out(3903) <= \<const0>\;
  LOCKSTEP_Master_Out(3904) <= \<const0>\;
  LOCKSTEP_Master_Out(3905) <= \<const0>\;
  LOCKSTEP_Master_Out(3906) <= \<const0>\;
  LOCKSTEP_Master_Out(3907) <= \<const0>\;
  LOCKSTEP_Master_Out(3908) <= \<const0>\;
  LOCKSTEP_Master_Out(3909) <= \<const0>\;
  LOCKSTEP_Master_Out(3910) <= \<const0>\;
  LOCKSTEP_Master_Out(3911) <= \<const0>\;
  LOCKSTEP_Master_Out(3912) <= \<const0>\;
  LOCKSTEP_Master_Out(3913) <= \<const0>\;
  LOCKSTEP_Master_Out(3914) <= \<const0>\;
  LOCKSTEP_Master_Out(3915) <= \<const0>\;
  LOCKSTEP_Master_Out(3916) <= \<const0>\;
  LOCKSTEP_Master_Out(3917) <= \<const0>\;
  LOCKSTEP_Master_Out(3918) <= \<const0>\;
  LOCKSTEP_Master_Out(3919) <= \<const0>\;
  LOCKSTEP_Master_Out(3920) <= \<const0>\;
  LOCKSTEP_Master_Out(3921) <= \<const0>\;
  LOCKSTEP_Master_Out(3922) <= \<const0>\;
  LOCKSTEP_Master_Out(3923) <= \<const0>\;
  LOCKSTEP_Master_Out(3924) <= \<const0>\;
  LOCKSTEP_Master_Out(3925) <= \<const0>\;
  LOCKSTEP_Master_Out(3926) <= \<const0>\;
  LOCKSTEP_Master_Out(3927) <= \<const0>\;
  LOCKSTEP_Master_Out(3928) <= \<const0>\;
  LOCKSTEP_Master_Out(3929) <= \<const0>\;
  LOCKSTEP_Master_Out(3930) <= \<const0>\;
  LOCKSTEP_Master_Out(3931) <= \<const0>\;
  LOCKSTEP_Master_Out(3932) <= \<const0>\;
  LOCKSTEP_Master_Out(3933) <= \<const0>\;
  LOCKSTEP_Master_Out(3934) <= \<const0>\;
  LOCKSTEP_Master_Out(3935) <= \<const0>\;
  LOCKSTEP_Master_Out(3936) <= \<const0>\;
  LOCKSTEP_Master_Out(3937) <= \<const0>\;
  LOCKSTEP_Master_Out(3938) <= \<const0>\;
  LOCKSTEP_Master_Out(3939) <= \<const0>\;
  LOCKSTEP_Master_Out(3940) <= \<const0>\;
  LOCKSTEP_Master_Out(3941) <= \<const0>\;
  LOCKSTEP_Master_Out(3942) <= \<const0>\;
  LOCKSTEP_Master_Out(3943) <= \<const0>\;
  LOCKSTEP_Master_Out(3944) <= \<const0>\;
  LOCKSTEP_Master_Out(3945) <= \<const0>\;
  LOCKSTEP_Master_Out(3946) <= \<const0>\;
  LOCKSTEP_Master_Out(3947) <= \<const0>\;
  LOCKSTEP_Master_Out(3948) <= \<const0>\;
  LOCKSTEP_Master_Out(3949) <= \<const0>\;
  LOCKSTEP_Master_Out(3950) <= \<const0>\;
  LOCKSTEP_Master_Out(3951) <= \<const0>\;
  LOCKSTEP_Master_Out(3952) <= \<const0>\;
  LOCKSTEP_Master_Out(3953) <= \<const0>\;
  LOCKSTEP_Master_Out(3954) <= \<const0>\;
  LOCKSTEP_Master_Out(3955) <= \<const0>\;
  LOCKSTEP_Master_Out(3956) <= \<const0>\;
  LOCKSTEP_Master_Out(3957) <= \<const0>\;
  LOCKSTEP_Master_Out(3958) <= \<const0>\;
  LOCKSTEP_Master_Out(3959) <= \<const0>\;
  LOCKSTEP_Master_Out(3960) <= \<const0>\;
  LOCKSTEP_Master_Out(3961) <= \<const0>\;
  LOCKSTEP_Master_Out(3962) <= \<const0>\;
  LOCKSTEP_Master_Out(3963) <= \<const0>\;
  LOCKSTEP_Master_Out(3964) <= \<const0>\;
  LOCKSTEP_Master_Out(3965) <= \<const0>\;
  LOCKSTEP_Master_Out(3966) <= \<const0>\;
  LOCKSTEP_Master_Out(3967) <= \<const0>\;
  LOCKSTEP_Master_Out(3968) <= \<const0>\;
  LOCKSTEP_Master_Out(3969) <= \<const0>\;
  LOCKSTEP_Master_Out(3970) <= \<const0>\;
  LOCKSTEP_Master_Out(3971) <= \<const0>\;
  LOCKSTEP_Master_Out(3972) <= \<const0>\;
  LOCKSTEP_Master_Out(3973) <= \<const0>\;
  LOCKSTEP_Master_Out(3974) <= \<const0>\;
  LOCKSTEP_Master_Out(3975) <= \<const0>\;
  LOCKSTEP_Master_Out(3976) <= \<const0>\;
  LOCKSTEP_Master_Out(3977) <= \<const0>\;
  LOCKSTEP_Master_Out(3978) <= \<const0>\;
  LOCKSTEP_Master_Out(3979) <= \<const0>\;
  LOCKSTEP_Master_Out(3980) <= \<const0>\;
  LOCKSTEP_Master_Out(3981) <= \<const0>\;
  LOCKSTEP_Master_Out(3982) <= \<const0>\;
  LOCKSTEP_Master_Out(3983) <= \<const0>\;
  LOCKSTEP_Master_Out(3984) <= \<const0>\;
  LOCKSTEP_Master_Out(3985) <= \<const0>\;
  LOCKSTEP_Master_Out(3986) <= \<const0>\;
  LOCKSTEP_Master_Out(3987) <= \<const0>\;
  LOCKSTEP_Master_Out(3988) <= \<const0>\;
  LOCKSTEP_Master_Out(3989) <= \<const0>\;
  LOCKSTEP_Master_Out(3990) <= \<const0>\;
  LOCKSTEP_Master_Out(3991) <= \<const0>\;
  LOCKSTEP_Master_Out(3992) <= \<const0>\;
  LOCKSTEP_Master_Out(3993) <= \<const0>\;
  LOCKSTEP_Master_Out(3994) <= \<const0>\;
  LOCKSTEP_Master_Out(3995) <= \<const0>\;
  LOCKSTEP_Master_Out(3996) <= \<const0>\;
  LOCKSTEP_Master_Out(3997) <= \<const0>\;
  LOCKSTEP_Master_Out(3998) <= \<const0>\;
  LOCKSTEP_Master_Out(3999) <= \<const0>\;
  LOCKSTEP_Master_Out(4000) <= \<const0>\;
  LOCKSTEP_Master_Out(4001) <= \<const0>\;
  LOCKSTEP_Master_Out(4002) <= \<const0>\;
  LOCKSTEP_Master_Out(4003) <= \<const0>\;
  LOCKSTEP_Master_Out(4004) <= \<const0>\;
  LOCKSTEP_Master_Out(4005) <= \<const0>\;
  LOCKSTEP_Master_Out(4006) <= \<const0>\;
  LOCKSTEP_Master_Out(4007) <= \<const0>\;
  LOCKSTEP_Master_Out(4008) <= \<const0>\;
  LOCKSTEP_Master_Out(4009) <= \<const0>\;
  LOCKSTEP_Master_Out(4010) <= \<const0>\;
  LOCKSTEP_Master_Out(4011) <= \<const0>\;
  LOCKSTEP_Master_Out(4012) <= \<const0>\;
  LOCKSTEP_Master_Out(4013) <= \<const0>\;
  LOCKSTEP_Master_Out(4014) <= \<const0>\;
  LOCKSTEP_Master_Out(4015) <= \<const0>\;
  LOCKSTEP_Master_Out(4016) <= \<const0>\;
  LOCKSTEP_Master_Out(4017) <= \<const0>\;
  LOCKSTEP_Master_Out(4018) <= \<const0>\;
  LOCKSTEP_Master_Out(4019) <= \<const0>\;
  LOCKSTEP_Master_Out(4020) <= \<const0>\;
  LOCKSTEP_Master_Out(4021) <= \<const0>\;
  LOCKSTEP_Master_Out(4022) <= \<const0>\;
  LOCKSTEP_Master_Out(4023) <= \<const0>\;
  LOCKSTEP_Master_Out(4024) <= \<const0>\;
  LOCKSTEP_Master_Out(4025) <= \<const0>\;
  LOCKSTEP_Master_Out(4026) <= \<const0>\;
  LOCKSTEP_Master_Out(4027) <= \<const0>\;
  LOCKSTEP_Master_Out(4028) <= \<const0>\;
  LOCKSTEP_Master_Out(4029) <= \<const0>\;
  LOCKSTEP_Master_Out(4030) <= \<const0>\;
  LOCKSTEP_Master_Out(4031) <= \<const0>\;
  LOCKSTEP_Master_Out(4032) <= \<const0>\;
  LOCKSTEP_Master_Out(4033) <= \<const0>\;
  LOCKSTEP_Master_Out(4034) <= \<const0>\;
  LOCKSTEP_Master_Out(4035) <= \<const0>\;
  LOCKSTEP_Master_Out(4036) <= \<const0>\;
  LOCKSTEP_Master_Out(4037) <= \<const0>\;
  LOCKSTEP_Master_Out(4038) <= \<const0>\;
  LOCKSTEP_Master_Out(4039) <= \<const0>\;
  LOCKSTEP_Master_Out(4040) <= \<const0>\;
  LOCKSTEP_Master_Out(4041) <= \<const0>\;
  LOCKSTEP_Master_Out(4042) <= \<const0>\;
  LOCKSTEP_Master_Out(4043) <= \<const0>\;
  LOCKSTEP_Master_Out(4044) <= \<const0>\;
  LOCKSTEP_Master_Out(4045) <= \<const0>\;
  LOCKSTEP_Master_Out(4046) <= \<const0>\;
  LOCKSTEP_Master_Out(4047) <= \<const0>\;
  LOCKSTEP_Master_Out(4048) <= \<const0>\;
  LOCKSTEP_Master_Out(4049) <= \<const0>\;
  LOCKSTEP_Master_Out(4050) <= \<const0>\;
  LOCKSTEP_Master_Out(4051) <= \<const0>\;
  LOCKSTEP_Master_Out(4052) <= \<const0>\;
  LOCKSTEP_Master_Out(4053) <= \<const0>\;
  LOCKSTEP_Master_Out(4054) <= \<const0>\;
  LOCKSTEP_Master_Out(4055) <= \<const0>\;
  LOCKSTEP_Master_Out(4056) <= \<const0>\;
  LOCKSTEP_Master_Out(4057) <= \<const0>\;
  LOCKSTEP_Master_Out(4058) <= \<const0>\;
  LOCKSTEP_Master_Out(4059) <= \<const0>\;
  LOCKSTEP_Master_Out(4060) <= \<const0>\;
  LOCKSTEP_Master_Out(4061) <= \<const0>\;
  LOCKSTEP_Master_Out(4062) <= \<const0>\;
  LOCKSTEP_Master_Out(4063) <= \<const0>\;
  LOCKSTEP_Master_Out(4064) <= \<const0>\;
  LOCKSTEP_Master_Out(4065) <= \<const0>\;
  LOCKSTEP_Master_Out(4066) <= \<const0>\;
  LOCKSTEP_Master_Out(4067) <= \<const0>\;
  LOCKSTEP_Master_Out(4068) <= \<const0>\;
  LOCKSTEP_Master_Out(4069) <= \<const0>\;
  LOCKSTEP_Master_Out(4070) <= \<const0>\;
  LOCKSTEP_Master_Out(4071) <= \<const0>\;
  LOCKSTEP_Master_Out(4072) <= \<const0>\;
  LOCKSTEP_Master_Out(4073) <= \<const0>\;
  LOCKSTEP_Master_Out(4074) <= \<const0>\;
  LOCKSTEP_Master_Out(4075) <= \<const0>\;
  LOCKSTEP_Master_Out(4076) <= \<const0>\;
  LOCKSTEP_Master_Out(4077) <= \<const0>\;
  LOCKSTEP_Master_Out(4078) <= \<const0>\;
  LOCKSTEP_Master_Out(4079) <= \<const0>\;
  LOCKSTEP_Master_Out(4080) <= \<const0>\;
  LOCKSTEP_Master_Out(4081) <= \<const0>\;
  LOCKSTEP_Master_Out(4082) <= \<const0>\;
  LOCKSTEP_Master_Out(4083) <= \<const0>\;
  LOCKSTEP_Master_Out(4084) <= \<const0>\;
  LOCKSTEP_Master_Out(4085) <= \<const0>\;
  LOCKSTEP_Master_Out(4086) <= \<const0>\;
  LOCKSTEP_Master_Out(4087) <= \<const0>\;
  LOCKSTEP_Master_Out(4088) <= \<const0>\;
  LOCKSTEP_Master_Out(4089) <= \<const0>\;
  LOCKSTEP_Master_Out(4090) <= \<const0>\;
  LOCKSTEP_Master_Out(4091) <= \<const0>\;
  LOCKSTEP_Master_Out(4092) <= \<const0>\;
  LOCKSTEP_Master_Out(4093) <= \<const0>\;
  LOCKSTEP_Master_Out(4094) <= \<const0>\;
  LOCKSTEP_Master_Out(4095) <= \<const0>\;
  LOCKSTEP_Out(0) <= \^lockstep_out\(3228);
  LOCKSTEP_Out(1) <= \<const0>\;
  LOCKSTEP_Out(2 to 3) <= \^lockstep_out\(2 to 3);
  LOCKSTEP_Out(4) <= \<const0>\;
  LOCKSTEP_Out(5) <= \<const0>\;
  LOCKSTEP_Out(6) <= \<const0>\;
  LOCKSTEP_Out(7) <= \<const0>\;
  LOCKSTEP_Out(8) <= \<const0>\;
  LOCKSTEP_Out(9) <= \<const0>\;
  LOCKSTEP_Out(10) <= \<const0>\;
  LOCKSTEP_Out(11) <= \<const0>\;
  LOCKSTEP_Out(12) <= \<const0>\;
  LOCKSTEP_Out(13) <= \<const0>\;
  LOCKSTEP_Out(14) <= \<const0>\;
  LOCKSTEP_Out(15) <= \<const0>\;
  LOCKSTEP_Out(16) <= \<const0>\;
  LOCKSTEP_Out(17) <= \<const0>\;
  LOCKSTEP_Out(18) <= \<const0>\;
  LOCKSTEP_Out(19 to 33) <= \^lockstep_out\(19 to 33);
  LOCKSTEP_Out(34) <= \<const0>\;
  LOCKSTEP_Out(35) <= \<const0>\;
  LOCKSTEP_Out(36) <= \<const0>\;
  LOCKSTEP_Out(37) <= \<const0>\;
  LOCKSTEP_Out(38) <= \<const0>\;
  LOCKSTEP_Out(39) <= \<const0>\;
  LOCKSTEP_Out(40) <= \<const0>\;
  LOCKSTEP_Out(41) <= \<const0>\;
  LOCKSTEP_Out(42) <= \<const0>\;
  LOCKSTEP_Out(43) <= \<const0>\;
  LOCKSTEP_Out(44) <= \<const0>\;
  LOCKSTEP_Out(45) <= \<const0>\;
  LOCKSTEP_Out(46) <= \<const0>\;
  LOCKSTEP_Out(47) <= \<const0>\;
  LOCKSTEP_Out(48) <= \<const0>\;
  LOCKSTEP_Out(49) <= \<const0>\;
  LOCKSTEP_Out(50) <= \<const0>\;
  LOCKSTEP_Out(51) <= \<const0>\;
  LOCKSTEP_Out(52) <= \<const0>\;
  LOCKSTEP_Out(53) <= \<const0>\;
  LOCKSTEP_Out(54) <= \<const0>\;
  LOCKSTEP_Out(55) <= \<const0>\;
  LOCKSTEP_Out(56) <= \<const0>\;
  LOCKSTEP_Out(57) <= \<const0>\;
  LOCKSTEP_Out(58) <= \<const0>\;
  LOCKSTEP_Out(59) <= \<const0>\;
  LOCKSTEP_Out(60) <= \<const0>\;
  LOCKSTEP_Out(61) <= \<const0>\;
  LOCKSTEP_Out(62) <= \<const0>\;
  LOCKSTEP_Out(63) <= \<const0>\;
  LOCKSTEP_Out(64) <= \<const0>\;
  LOCKSTEP_Out(65) <= \<const0>\;
  LOCKSTEP_Out(66) <= \<const0>\;
  LOCKSTEP_Out(67) <= \<const0>\;
  LOCKSTEP_Out(68 to 99) <= \^lockstep_out\(68 to 99);
  LOCKSTEP_Out(100) <= \<const0>\;
  LOCKSTEP_Out(101) <= \<const0>\;
  LOCKSTEP_Out(102) <= \<const0>\;
  LOCKSTEP_Out(103) <= \<const0>\;
  LOCKSTEP_Out(104) <= \<const0>\;
  LOCKSTEP_Out(105) <= \<const0>\;
  LOCKSTEP_Out(106) <= \<const0>\;
  LOCKSTEP_Out(107) <= \<const0>\;
  LOCKSTEP_Out(108) <= \<const0>\;
  LOCKSTEP_Out(109) <= \<const0>\;
  LOCKSTEP_Out(110) <= \<const0>\;
  LOCKSTEP_Out(111) <= \<const0>\;
  LOCKSTEP_Out(112) <= \<const0>\;
  LOCKSTEP_Out(113) <= \<const0>\;
  LOCKSTEP_Out(114) <= \<const0>\;
  LOCKSTEP_Out(115) <= \<const0>\;
  LOCKSTEP_Out(116) <= \<const0>\;
  LOCKSTEP_Out(117) <= \<const0>\;
  LOCKSTEP_Out(118) <= \<const0>\;
  LOCKSTEP_Out(119) <= \<const0>\;
  LOCKSTEP_Out(120) <= \<const0>\;
  LOCKSTEP_Out(121) <= \<const0>\;
  LOCKSTEP_Out(122) <= \<const0>\;
  LOCKSTEP_Out(123) <= \<const0>\;
  LOCKSTEP_Out(124) <= \<const0>\;
  LOCKSTEP_Out(125) <= \<const0>\;
  LOCKSTEP_Out(126) <= \<const0>\;
  LOCKSTEP_Out(127) <= \<const0>\;
  LOCKSTEP_Out(128) <= \<const0>\;
  LOCKSTEP_Out(129) <= \<const0>\;
  LOCKSTEP_Out(130) <= \<const0>\;
  LOCKSTEP_Out(131) <= \<const0>\;
  LOCKSTEP_Out(132 to 163) <= \^lockstep_out\(132 to 163);
  LOCKSTEP_Out(164) <= \<const0>\;
  LOCKSTEP_Out(165) <= \<const0>\;
  LOCKSTEP_Out(166) <= \<const0>\;
  LOCKSTEP_Out(167) <= \<const0>\;
  LOCKSTEP_Out(168) <= \<const0>\;
  LOCKSTEP_Out(169) <= \<const0>\;
  LOCKSTEP_Out(170) <= \<const0>\;
  LOCKSTEP_Out(171) <= \<const0>\;
  LOCKSTEP_Out(172) <= \<const0>\;
  LOCKSTEP_Out(173) <= \<const0>\;
  LOCKSTEP_Out(174) <= \<const0>\;
  LOCKSTEP_Out(175) <= \<const0>\;
  LOCKSTEP_Out(176) <= \<const0>\;
  LOCKSTEP_Out(177) <= \<const0>\;
  LOCKSTEP_Out(178) <= \<const0>\;
  LOCKSTEP_Out(179) <= \<const0>\;
  LOCKSTEP_Out(180) <= \<const0>\;
  LOCKSTEP_Out(181) <= \<const0>\;
  LOCKSTEP_Out(182) <= \<const0>\;
  LOCKSTEP_Out(183) <= \<const0>\;
  LOCKSTEP_Out(184) <= \<const0>\;
  LOCKSTEP_Out(185) <= \<const0>\;
  LOCKSTEP_Out(186) <= \<const0>\;
  LOCKSTEP_Out(187) <= \<const0>\;
  LOCKSTEP_Out(188) <= \<const0>\;
  LOCKSTEP_Out(189) <= \<const0>\;
  LOCKSTEP_Out(190) <= \<const0>\;
  LOCKSTEP_Out(191) <= \<const0>\;
  LOCKSTEP_Out(192) <= \<const0>\;
  LOCKSTEP_Out(193) <= \<const0>\;
  LOCKSTEP_Out(194) <= \<const0>\;
  LOCKSTEP_Out(195) <= \<const0>\;
  LOCKSTEP_Out(196 to 202) <= \^lockstep_out\(196 to 202);
  LOCKSTEP_Out(203) <= \<const0>\;
  LOCKSTEP_Out(204) <= \<const0>\;
  LOCKSTEP_Out(205) <= \<const0>\;
  LOCKSTEP_Out(206) <= \<const0>\;
  LOCKSTEP_Out(207) <= \<const0>\;
  LOCKSTEP_Out(208) <= \<const0>\;
  LOCKSTEP_Out(209) <= \<const0>\;
  LOCKSTEP_Out(210) <= \<const0>\;
  LOCKSTEP_Out(211) <= \<const0>\;
  LOCKSTEP_Out(212) <= \<const0>\;
  LOCKSTEP_Out(213) <= \<const0>\;
  LOCKSTEP_Out(214) <= \<const0>\;
  LOCKSTEP_Out(215) <= \<const0>\;
  LOCKSTEP_Out(216) <= \<const0>\;
  LOCKSTEP_Out(217) <= \<const0>\;
  LOCKSTEP_Out(218) <= \<const0>\;
  LOCKSTEP_Out(219) <= \<const0>\;
  LOCKSTEP_Out(220) <= \<const0>\;
  LOCKSTEP_Out(221) <= \<const0>\;
  LOCKSTEP_Out(222) <= \<const0>\;
  LOCKSTEP_Out(223) <= \<const0>\;
  LOCKSTEP_Out(224) <= \<const0>\;
  LOCKSTEP_Out(225) <= \<const0>\;
  LOCKSTEP_Out(226) <= \<const0>\;
  LOCKSTEP_Out(227) <= \<const0>\;
  LOCKSTEP_Out(228) <= \<const0>\;
  LOCKSTEP_Out(229) <= \<const0>\;
  LOCKSTEP_Out(230) <= \<const0>\;
  LOCKSTEP_Out(231) <= \<const0>\;
  LOCKSTEP_Out(232) <= \<const0>\;
  LOCKSTEP_Out(233) <= \<const0>\;
  LOCKSTEP_Out(234) <= \<const0>\;
  LOCKSTEP_Out(235) <= \<const0>\;
  LOCKSTEP_Out(236) <= \<const0>\;
  LOCKSTEP_Out(237) <= \<const0>\;
  LOCKSTEP_Out(238) <= \<const0>\;
  LOCKSTEP_Out(239) <= \<const0>\;
  LOCKSTEP_Out(240) <= \<const0>\;
  LOCKSTEP_Out(241) <= \<const0>\;
  LOCKSTEP_Out(242) <= \<const0>\;
  LOCKSTEP_Out(243) <= \<const0>\;
  LOCKSTEP_Out(244) <= \<const0>\;
  LOCKSTEP_Out(245) <= \<const0>\;
  LOCKSTEP_Out(246) <= \<const0>\;
  LOCKSTEP_Out(247) <= \<const0>\;
  LOCKSTEP_Out(248) <= \<const0>\;
  LOCKSTEP_Out(249) <= \<const0>\;
  LOCKSTEP_Out(250) <= \<const0>\;
  LOCKSTEP_Out(251) <= \<const0>\;
  LOCKSTEP_Out(252) <= \<const0>\;
  LOCKSTEP_Out(253) <= \<const0>\;
  LOCKSTEP_Out(254) <= \<const0>\;
  LOCKSTEP_Out(255) <= \<const0>\;
  LOCKSTEP_Out(256) <= \<const0>\;
  LOCKSTEP_Out(257) <= \<const0>\;
  LOCKSTEP_Out(258) <= \<const0>\;
  LOCKSTEP_Out(259) <= \<const0>\;
  LOCKSTEP_Out(260) <= \<const0>\;
  LOCKSTEP_Out(261) <= \<const0>\;
  LOCKSTEP_Out(262) <= \<const0>\;
  LOCKSTEP_Out(263) <= \<const0>\;
  LOCKSTEP_Out(264) <= \<const0>\;
  LOCKSTEP_Out(265) <= \<const0>\;
  LOCKSTEP_Out(266) <= \<const0>\;
  LOCKSTEP_Out(267) <= \<const0>\;
  LOCKSTEP_Out(268) <= \<const0>\;
  LOCKSTEP_Out(269) <= \<const0>\;
  LOCKSTEP_Out(270) <= \<const0>\;
  LOCKSTEP_Out(271) <= \<const0>\;
  LOCKSTEP_Out(272) <= \<const0>\;
  LOCKSTEP_Out(273) <= \<const0>\;
  LOCKSTEP_Out(274) <= \<const0>\;
  LOCKSTEP_Out(275) <= \<const0>\;
  LOCKSTEP_Out(276) <= \<const0>\;
  LOCKSTEP_Out(277) <= \<const0>\;
  LOCKSTEP_Out(278) <= \<const0>\;
  LOCKSTEP_Out(279) <= \<const0>\;
  LOCKSTEP_Out(280) <= \<const0>\;
  LOCKSTEP_Out(281) <= \<const0>\;
  LOCKSTEP_Out(282) <= \<const0>\;
  LOCKSTEP_Out(283) <= \<const0>\;
  LOCKSTEP_Out(284) <= \<const0>\;
  LOCKSTEP_Out(285) <= \<const0>\;
  LOCKSTEP_Out(286) <= \<const0>\;
  LOCKSTEP_Out(287) <= \<const0>\;
  LOCKSTEP_Out(288) <= \<const0>\;
  LOCKSTEP_Out(289) <= \<const0>\;
  LOCKSTEP_Out(290) <= \<const0>\;
  LOCKSTEP_Out(291) <= \<const0>\;
  LOCKSTEP_Out(292) <= \<const0>\;
  LOCKSTEP_Out(293) <= \<const0>\;
  LOCKSTEP_Out(294) <= \<const0>\;
  LOCKSTEP_Out(295) <= \<const0>\;
  LOCKSTEP_Out(296) <= \<const0>\;
  LOCKSTEP_Out(297) <= \<const0>\;
  LOCKSTEP_Out(298) <= \<const0>\;
  LOCKSTEP_Out(299) <= \<const0>\;
  LOCKSTEP_Out(300) <= \<const0>\;
  LOCKSTEP_Out(301) <= \<const0>\;
  LOCKSTEP_Out(302) <= \<const0>\;
  LOCKSTEP_Out(303) <= \<const0>\;
  LOCKSTEP_Out(304) <= \<const0>\;
  LOCKSTEP_Out(305) <= \<const0>\;
  LOCKSTEP_Out(306) <= \<const0>\;
  LOCKSTEP_Out(307) <= \<const0>\;
  LOCKSTEP_Out(308) <= \<const0>\;
  LOCKSTEP_Out(309) <= \<const0>\;
  LOCKSTEP_Out(310) <= \<const0>\;
  LOCKSTEP_Out(311) <= \<const0>\;
  LOCKSTEP_Out(312) <= \<const0>\;
  LOCKSTEP_Out(313) <= \<const0>\;
  LOCKSTEP_Out(314) <= \<const0>\;
  LOCKSTEP_Out(315) <= \<const0>\;
  LOCKSTEP_Out(316) <= \<const0>\;
  LOCKSTEP_Out(317) <= \<const0>\;
  LOCKSTEP_Out(318) <= \<const0>\;
  LOCKSTEP_Out(319) <= \<const0>\;
  LOCKSTEP_Out(320) <= \<const0>\;
  LOCKSTEP_Out(321) <= \<const0>\;
  LOCKSTEP_Out(322) <= \<const0>\;
  LOCKSTEP_Out(323) <= \<const0>\;
  LOCKSTEP_Out(324) <= \<const0>\;
  LOCKSTEP_Out(325) <= \<const0>\;
  LOCKSTEP_Out(326) <= \<const0>\;
  LOCKSTEP_Out(327) <= \<const0>\;
  LOCKSTEP_Out(328) <= \<const0>\;
  LOCKSTEP_Out(329) <= \<const0>\;
  LOCKSTEP_Out(330) <= \<const0>\;
  LOCKSTEP_Out(331) <= \<const0>\;
  LOCKSTEP_Out(332) <= \<const0>\;
  LOCKSTEP_Out(333) <= \<const0>\;
  LOCKSTEP_Out(334) <= \<const0>\;
  LOCKSTEP_Out(335) <= \<const0>\;
  LOCKSTEP_Out(336) <= \<const0>\;
  LOCKSTEP_Out(337) <= \<const0>\;
  LOCKSTEP_Out(338) <= \<const0>\;
  LOCKSTEP_Out(339) <= \<const0>\;
  LOCKSTEP_Out(340) <= \<const0>\;
  LOCKSTEP_Out(341) <= \<const0>\;
  LOCKSTEP_Out(342) <= \<const0>\;
  LOCKSTEP_Out(343) <= \<const0>\;
  LOCKSTEP_Out(344) <= \<const0>\;
  LOCKSTEP_Out(345) <= \<const0>\;
  LOCKSTEP_Out(346) <= \<const0>\;
  LOCKSTEP_Out(347) <= \<const0>\;
  LOCKSTEP_Out(348) <= \<const0>\;
  LOCKSTEP_Out(349) <= \<const0>\;
  LOCKSTEP_Out(350) <= \<const0>\;
  LOCKSTEP_Out(351) <= \<const0>\;
  LOCKSTEP_Out(352) <= \<const0>\;
  LOCKSTEP_Out(353) <= \<const0>\;
  LOCKSTEP_Out(354) <= \<const0>\;
  LOCKSTEP_Out(355) <= \<const0>\;
  LOCKSTEP_Out(356) <= \<const0>\;
  LOCKSTEP_Out(357) <= \<const0>\;
  LOCKSTEP_Out(358) <= \<const0>\;
  LOCKSTEP_Out(359) <= \<const0>\;
  LOCKSTEP_Out(360) <= \<const0>\;
  LOCKSTEP_Out(361) <= \<const0>\;
  LOCKSTEP_Out(362) <= \<const0>\;
  LOCKSTEP_Out(363) <= \<const0>\;
  LOCKSTEP_Out(364) <= \<const0>\;
  LOCKSTEP_Out(365) <= \<const0>\;
  LOCKSTEP_Out(366) <= \<const0>\;
  LOCKSTEP_Out(367) <= \<const0>\;
  LOCKSTEP_Out(368) <= \<const0>\;
  LOCKSTEP_Out(369) <= \<const0>\;
  LOCKSTEP_Out(370) <= \<const0>\;
  LOCKSTEP_Out(371) <= \<const0>\;
  LOCKSTEP_Out(372) <= \<const0>\;
  LOCKSTEP_Out(373) <= \<const0>\;
  LOCKSTEP_Out(374) <= \<const0>\;
  LOCKSTEP_Out(375) <= \<const0>\;
  LOCKSTEP_Out(376) <= \<const0>\;
  LOCKSTEP_Out(377) <= \<const0>\;
  LOCKSTEP_Out(378) <= \<const0>\;
  LOCKSTEP_Out(379) <= \<const0>\;
  LOCKSTEP_Out(380) <= \<const0>\;
  LOCKSTEP_Out(381) <= \<const0>\;
  LOCKSTEP_Out(382) <= \<const0>\;
  LOCKSTEP_Out(383) <= \<const0>\;
  LOCKSTEP_Out(384) <= \<const0>\;
  LOCKSTEP_Out(385) <= \<const0>\;
  LOCKSTEP_Out(386) <= \<const0>\;
  LOCKSTEP_Out(387) <= \<const0>\;
  LOCKSTEP_Out(388) <= \<const0>\;
  LOCKSTEP_Out(389) <= \<const0>\;
  LOCKSTEP_Out(390) <= \<const0>\;
  LOCKSTEP_Out(391) <= \<const0>\;
  LOCKSTEP_Out(392) <= \<const0>\;
  LOCKSTEP_Out(393) <= \<const0>\;
  LOCKSTEP_Out(394) <= \<const0>\;
  LOCKSTEP_Out(395) <= \<const0>\;
  LOCKSTEP_Out(396) <= \<const0>\;
  LOCKSTEP_Out(397) <= \<const0>\;
  LOCKSTEP_Out(398) <= \<const0>\;
  LOCKSTEP_Out(399) <= \<const0>\;
  LOCKSTEP_Out(400) <= \<const0>\;
  LOCKSTEP_Out(401) <= \<const0>\;
  LOCKSTEP_Out(402) <= \<const0>\;
  LOCKSTEP_Out(403) <= \<const0>\;
  LOCKSTEP_Out(404) <= \<const0>\;
  LOCKSTEP_Out(405) <= \<const0>\;
  LOCKSTEP_Out(406) <= \<const0>\;
  LOCKSTEP_Out(407) <= \<const0>\;
  LOCKSTEP_Out(408) <= \<const0>\;
  LOCKSTEP_Out(409) <= \<const0>\;
  LOCKSTEP_Out(410) <= \<const0>\;
  LOCKSTEP_Out(411) <= \<const0>\;
  LOCKSTEP_Out(412) <= \<const0>\;
  LOCKSTEP_Out(413) <= \<const0>\;
  LOCKSTEP_Out(414) <= \<const0>\;
  LOCKSTEP_Out(415) <= \<const0>\;
  LOCKSTEP_Out(416) <= \<const0>\;
  LOCKSTEP_Out(417) <= \<const0>\;
  LOCKSTEP_Out(418) <= \<const0>\;
  LOCKSTEP_Out(419) <= \<const0>\;
  LOCKSTEP_Out(420) <= \<const0>\;
  LOCKSTEP_Out(421) <= \<const0>\;
  LOCKSTEP_Out(422) <= \<const0>\;
  LOCKSTEP_Out(423) <= \<const0>\;
  LOCKSTEP_Out(424) <= \<const0>\;
  LOCKSTEP_Out(425) <= \<const0>\;
  LOCKSTEP_Out(426) <= \<const0>\;
  LOCKSTEP_Out(427) <= \<const0>\;
  LOCKSTEP_Out(428) <= \<const0>\;
  LOCKSTEP_Out(429) <= \<const0>\;
  LOCKSTEP_Out(430) <= \<const0>\;
  LOCKSTEP_Out(431) <= \<const0>\;
  LOCKSTEP_Out(432) <= \<const0>\;
  LOCKSTEP_Out(433) <= \<const0>\;
  LOCKSTEP_Out(434) <= \<const0>\;
  LOCKSTEP_Out(435) <= \<const0>\;
  LOCKSTEP_Out(436) <= \<const0>\;
  LOCKSTEP_Out(437) <= \<const0>\;
  LOCKSTEP_Out(438) <= \<const0>\;
  LOCKSTEP_Out(439) <= \<const0>\;
  LOCKSTEP_Out(440) <= \<const0>\;
  LOCKSTEP_Out(441) <= \<const0>\;
  LOCKSTEP_Out(442) <= \<const0>\;
  LOCKSTEP_Out(443) <= \<const0>\;
  LOCKSTEP_Out(444) <= \<const0>\;
  LOCKSTEP_Out(445) <= \<const0>\;
  LOCKSTEP_Out(446) <= \<const0>\;
  LOCKSTEP_Out(447) <= \<const0>\;
  LOCKSTEP_Out(448) <= \<const0>\;
  LOCKSTEP_Out(449) <= \<const0>\;
  LOCKSTEP_Out(450) <= \<const0>\;
  LOCKSTEP_Out(451) <= \<const0>\;
  LOCKSTEP_Out(452) <= \<const0>\;
  LOCKSTEP_Out(453) <= \<const0>\;
  LOCKSTEP_Out(454) <= \<const0>\;
  LOCKSTEP_Out(455) <= \<const0>\;
  LOCKSTEP_Out(456) <= \<const0>\;
  LOCKSTEP_Out(457) <= \<const0>\;
  LOCKSTEP_Out(458) <= \<const0>\;
  LOCKSTEP_Out(459) <= \<const0>\;
  LOCKSTEP_Out(460) <= \<const0>\;
  LOCKSTEP_Out(461) <= \<const0>\;
  LOCKSTEP_Out(462) <= \<const0>\;
  LOCKSTEP_Out(463) <= \<const0>\;
  LOCKSTEP_Out(464) <= \<const0>\;
  LOCKSTEP_Out(465) <= \<const0>\;
  LOCKSTEP_Out(466) <= \<const0>\;
  LOCKSTEP_Out(467) <= \<const0>\;
  LOCKSTEP_Out(468) <= \<const0>\;
  LOCKSTEP_Out(469) <= \<const0>\;
  LOCKSTEP_Out(470) <= \<const0>\;
  LOCKSTEP_Out(471) <= \<const0>\;
  LOCKSTEP_Out(472) <= \<const0>\;
  LOCKSTEP_Out(473) <= \<const0>\;
  LOCKSTEP_Out(474) <= \<const0>\;
  LOCKSTEP_Out(475) <= \<const0>\;
  LOCKSTEP_Out(476) <= \<const0>\;
  LOCKSTEP_Out(477) <= \<const0>\;
  LOCKSTEP_Out(478) <= \<const0>\;
  LOCKSTEP_Out(479) <= \<const0>\;
  LOCKSTEP_Out(480) <= \<const0>\;
  LOCKSTEP_Out(481) <= \<const0>\;
  LOCKSTEP_Out(482) <= \<const0>\;
  LOCKSTEP_Out(483) <= \<const0>\;
  LOCKSTEP_Out(484) <= \<const0>\;
  LOCKSTEP_Out(485) <= \<const0>\;
  LOCKSTEP_Out(486) <= \<const0>\;
  LOCKSTEP_Out(487) <= \<const0>\;
  LOCKSTEP_Out(488) <= \<const0>\;
  LOCKSTEP_Out(489) <= \<const0>\;
  LOCKSTEP_Out(490) <= \<const0>\;
  LOCKSTEP_Out(491) <= \<const0>\;
  LOCKSTEP_Out(492) <= \<const0>\;
  LOCKSTEP_Out(493) <= \<const0>\;
  LOCKSTEP_Out(494) <= \<const0>\;
  LOCKSTEP_Out(495) <= \<const0>\;
  LOCKSTEP_Out(496) <= \<const0>\;
  LOCKSTEP_Out(497) <= \<const0>\;
  LOCKSTEP_Out(498) <= \<const0>\;
  LOCKSTEP_Out(499) <= \<const0>\;
  LOCKSTEP_Out(500) <= \<const0>\;
  LOCKSTEP_Out(501) <= \<const0>\;
  LOCKSTEP_Out(502) <= \<const0>\;
  LOCKSTEP_Out(503) <= \<const0>\;
  LOCKSTEP_Out(504) <= \<const0>\;
  LOCKSTEP_Out(505) <= \<const0>\;
  LOCKSTEP_Out(506) <= \<const0>\;
  LOCKSTEP_Out(507) <= \<const0>\;
  LOCKSTEP_Out(508) <= \<const0>\;
  LOCKSTEP_Out(509) <= \<const0>\;
  LOCKSTEP_Out(510) <= \<const0>\;
  LOCKSTEP_Out(511) <= \<const0>\;
  LOCKSTEP_Out(512) <= \<const0>\;
  LOCKSTEP_Out(513) <= \<const0>\;
  LOCKSTEP_Out(514) <= \<const0>\;
  LOCKSTEP_Out(515) <= \<const0>\;
  LOCKSTEP_Out(516) <= \<const0>\;
  LOCKSTEP_Out(517) <= \<const0>\;
  LOCKSTEP_Out(518) <= \<const0>\;
  LOCKSTEP_Out(519) <= \<const0>\;
  LOCKSTEP_Out(520) <= \<const0>\;
  LOCKSTEP_Out(521) <= \<const0>\;
  LOCKSTEP_Out(522) <= \<const0>\;
  LOCKSTEP_Out(523) <= \<const0>\;
  LOCKSTEP_Out(524) <= \<const0>\;
  LOCKSTEP_Out(525) <= \<const0>\;
  LOCKSTEP_Out(526) <= \<const0>\;
  LOCKSTEP_Out(527) <= \<const0>\;
  LOCKSTEP_Out(528) <= \<const0>\;
  LOCKSTEP_Out(529) <= \<const0>\;
  LOCKSTEP_Out(530) <= \<const0>\;
  LOCKSTEP_Out(531) <= \<const0>\;
  LOCKSTEP_Out(532) <= \<const0>\;
  LOCKSTEP_Out(533) <= \<const0>\;
  LOCKSTEP_Out(534) <= \<const0>\;
  LOCKSTEP_Out(535) <= \<const0>\;
  LOCKSTEP_Out(536) <= \<const0>\;
  LOCKSTEP_Out(537) <= \<const0>\;
  LOCKSTEP_Out(538) <= \<const0>\;
  LOCKSTEP_Out(539) <= \<const0>\;
  LOCKSTEP_Out(540) <= \<const0>\;
  LOCKSTEP_Out(541) <= \<const0>\;
  LOCKSTEP_Out(542) <= \<const0>\;
  LOCKSTEP_Out(543) <= \<const0>\;
  LOCKSTEP_Out(544) <= \<const0>\;
  LOCKSTEP_Out(545) <= \<const0>\;
  LOCKSTEP_Out(546) <= \<const0>\;
  LOCKSTEP_Out(547) <= \<const0>\;
  LOCKSTEP_Out(548) <= \<const0>\;
  LOCKSTEP_Out(549) <= \<const0>\;
  LOCKSTEP_Out(550) <= \<const0>\;
  LOCKSTEP_Out(551) <= \<const0>\;
  LOCKSTEP_Out(552) <= \<const0>\;
  LOCKSTEP_Out(553) <= \<const0>\;
  LOCKSTEP_Out(554) <= \<const0>\;
  LOCKSTEP_Out(555) <= \<const0>\;
  LOCKSTEP_Out(556) <= \<const0>\;
  LOCKSTEP_Out(557) <= \<const0>\;
  LOCKSTEP_Out(558) <= \<const0>\;
  LOCKSTEP_Out(559) <= \<const0>\;
  LOCKSTEP_Out(560) <= \<const0>\;
  LOCKSTEP_Out(561) <= \<const0>\;
  LOCKSTEP_Out(562) <= \<const0>\;
  LOCKSTEP_Out(563) <= \<const0>\;
  LOCKSTEP_Out(564) <= \<const0>\;
  LOCKSTEP_Out(565) <= \<const0>\;
  LOCKSTEP_Out(566) <= \<const0>\;
  LOCKSTEP_Out(567) <= \<const0>\;
  LOCKSTEP_Out(568) <= \<const0>\;
  LOCKSTEP_Out(569) <= \<const0>\;
  LOCKSTEP_Out(570) <= \<const0>\;
  LOCKSTEP_Out(571) <= \<const0>\;
  LOCKSTEP_Out(572) <= \<const0>\;
  LOCKSTEP_Out(573) <= \<const0>\;
  LOCKSTEP_Out(574) <= \<const0>\;
  LOCKSTEP_Out(575) <= \<const0>\;
  LOCKSTEP_Out(576) <= \<const0>\;
  LOCKSTEP_Out(577) <= \<const0>\;
  LOCKSTEP_Out(578) <= \<const0>\;
  LOCKSTEP_Out(579) <= \<const0>\;
  LOCKSTEP_Out(580) <= \<const0>\;
  LOCKSTEP_Out(581) <= \<const0>\;
  LOCKSTEP_Out(582) <= \<const0>\;
  LOCKSTEP_Out(583) <= \<const0>\;
  LOCKSTEP_Out(584) <= \<const0>\;
  LOCKSTEP_Out(585) <= \<const0>\;
  LOCKSTEP_Out(586) <= \<const0>\;
  LOCKSTEP_Out(587) <= \<const0>\;
  LOCKSTEP_Out(588) <= \<const0>\;
  LOCKSTEP_Out(589) <= \<const0>\;
  LOCKSTEP_Out(590) <= \<const0>\;
  LOCKSTEP_Out(591) <= \<const0>\;
  LOCKSTEP_Out(592) <= \<const0>\;
  LOCKSTEP_Out(593) <= \<const0>\;
  LOCKSTEP_Out(594) <= \<const0>\;
  LOCKSTEP_Out(595) <= \<const0>\;
  LOCKSTEP_Out(596) <= \<const0>\;
  LOCKSTEP_Out(597) <= \<const0>\;
  LOCKSTEP_Out(598) <= \<const0>\;
  LOCKSTEP_Out(599) <= \<const0>\;
  LOCKSTEP_Out(600) <= \<const0>\;
  LOCKSTEP_Out(601) <= \<const0>\;
  LOCKSTEP_Out(602) <= \<const0>\;
  LOCKSTEP_Out(603) <= \<const0>\;
  LOCKSTEP_Out(604) <= \<const0>\;
  LOCKSTEP_Out(605) <= \<const0>\;
  LOCKSTEP_Out(606) <= \<const0>\;
  LOCKSTEP_Out(607) <= \<const0>\;
  LOCKSTEP_Out(608) <= \<const0>\;
  LOCKSTEP_Out(609) <= \<const0>\;
  LOCKSTEP_Out(610) <= \<const0>\;
  LOCKSTEP_Out(611) <= \<const0>\;
  LOCKSTEP_Out(612) <= \<const0>\;
  LOCKSTEP_Out(613) <= \<const0>\;
  LOCKSTEP_Out(614) <= \<const0>\;
  LOCKSTEP_Out(615) <= \<const0>\;
  LOCKSTEP_Out(616) <= \<const0>\;
  LOCKSTEP_Out(617) <= \<const0>\;
  LOCKSTEP_Out(618) <= \<const0>\;
  LOCKSTEP_Out(619) <= \<const0>\;
  LOCKSTEP_Out(620) <= \<const0>\;
  LOCKSTEP_Out(621) <= \<const0>\;
  LOCKSTEP_Out(622) <= \<const0>\;
  LOCKSTEP_Out(623) <= \<const0>\;
  LOCKSTEP_Out(624) <= \<const0>\;
  LOCKSTEP_Out(625) <= \<const0>\;
  LOCKSTEP_Out(626) <= \<const0>\;
  LOCKSTEP_Out(627) <= \<const0>\;
  LOCKSTEP_Out(628) <= \<const0>\;
  LOCKSTEP_Out(629) <= \<const0>\;
  LOCKSTEP_Out(630) <= \<const0>\;
  LOCKSTEP_Out(631) <= \<const0>\;
  LOCKSTEP_Out(632) <= \<const0>\;
  LOCKSTEP_Out(633) <= \<const0>\;
  LOCKSTEP_Out(634) <= \<const0>\;
  LOCKSTEP_Out(635) <= \<const0>\;
  LOCKSTEP_Out(636) <= \<const0>\;
  LOCKSTEP_Out(637) <= \<const0>\;
  LOCKSTEP_Out(638) <= \<const0>\;
  LOCKSTEP_Out(639) <= \<const0>\;
  LOCKSTEP_Out(640) <= \<const0>\;
  LOCKSTEP_Out(641) <= \<const0>\;
  LOCKSTEP_Out(642) <= \<const0>\;
  LOCKSTEP_Out(643) <= \<const0>\;
  LOCKSTEP_Out(644) <= \<const0>\;
  LOCKSTEP_Out(645) <= \<const0>\;
  LOCKSTEP_Out(646) <= \<const0>\;
  LOCKSTEP_Out(647) <= \<const0>\;
  LOCKSTEP_Out(648) <= \<const0>\;
  LOCKSTEP_Out(649) <= \<const0>\;
  LOCKSTEP_Out(650) <= \<const0>\;
  LOCKSTEP_Out(651) <= \<const0>\;
  LOCKSTEP_Out(652) <= \<const0>\;
  LOCKSTEP_Out(653) <= \<const0>\;
  LOCKSTEP_Out(654) <= \<const0>\;
  LOCKSTEP_Out(655) <= \<const0>\;
  LOCKSTEP_Out(656) <= \<const0>\;
  LOCKSTEP_Out(657) <= \<const0>\;
  LOCKSTEP_Out(658) <= \<const0>\;
  LOCKSTEP_Out(659) <= \<const0>\;
  LOCKSTEP_Out(660) <= \<const0>\;
  LOCKSTEP_Out(661) <= \<const0>\;
  LOCKSTEP_Out(662) <= \<const0>\;
  LOCKSTEP_Out(663) <= \<const0>\;
  LOCKSTEP_Out(664) <= \<const0>\;
  LOCKSTEP_Out(665) <= \<const0>\;
  LOCKSTEP_Out(666) <= \<const0>\;
  LOCKSTEP_Out(667) <= \<const0>\;
  LOCKSTEP_Out(668) <= \<const0>\;
  LOCKSTEP_Out(669) <= \<const0>\;
  LOCKSTEP_Out(670) <= \<const0>\;
  LOCKSTEP_Out(671) <= \<const0>\;
  LOCKSTEP_Out(672) <= \<const0>\;
  LOCKSTEP_Out(673) <= \<const0>\;
  LOCKSTEP_Out(674) <= \<const0>\;
  LOCKSTEP_Out(675) <= \<const0>\;
  LOCKSTEP_Out(676) <= \<const0>\;
  LOCKSTEP_Out(677) <= \<const0>\;
  LOCKSTEP_Out(678) <= \<const0>\;
  LOCKSTEP_Out(679) <= \<const0>\;
  LOCKSTEP_Out(680) <= \<const0>\;
  LOCKSTEP_Out(681) <= \<const0>\;
  LOCKSTEP_Out(682) <= \<const0>\;
  LOCKSTEP_Out(683) <= \<const0>\;
  LOCKSTEP_Out(684) <= \<const0>\;
  LOCKSTEP_Out(685) <= \<const0>\;
  LOCKSTEP_Out(686) <= \<const0>\;
  LOCKSTEP_Out(687) <= \<const0>\;
  LOCKSTEP_Out(688) <= \<const0>\;
  LOCKSTEP_Out(689) <= \<const0>\;
  LOCKSTEP_Out(690) <= \<const0>\;
  LOCKSTEP_Out(691) <= \<const0>\;
  LOCKSTEP_Out(692) <= \<const0>\;
  LOCKSTEP_Out(693) <= \<const0>\;
  LOCKSTEP_Out(694) <= \<const0>\;
  LOCKSTEP_Out(695) <= \<const0>\;
  LOCKSTEP_Out(696) <= \<const0>\;
  LOCKSTEP_Out(697) <= \<const0>\;
  LOCKSTEP_Out(698) <= \<const0>\;
  LOCKSTEP_Out(699) <= \<const0>\;
  LOCKSTEP_Out(700) <= \<const0>\;
  LOCKSTEP_Out(701) <= \<const0>\;
  LOCKSTEP_Out(702) <= \<const0>\;
  LOCKSTEP_Out(703) <= \<const0>\;
  LOCKSTEP_Out(704) <= \<const0>\;
  LOCKSTEP_Out(705) <= \<const0>\;
  LOCKSTEP_Out(706) <= \<const0>\;
  LOCKSTEP_Out(707) <= \<const0>\;
  LOCKSTEP_Out(708) <= \<const0>\;
  LOCKSTEP_Out(709) <= \<const0>\;
  LOCKSTEP_Out(710) <= \<const0>\;
  LOCKSTEP_Out(711) <= \<const0>\;
  LOCKSTEP_Out(712) <= \<const0>\;
  LOCKSTEP_Out(713) <= \<const0>\;
  LOCKSTEP_Out(714) <= \<const0>\;
  LOCKSTEP_Out(715) <= \<const0>\;
  LOCKSTEP_Out(716) <= \<const0>\;
  LOCKSTEP_Out(717) <= \<const0>\;
  LOCKSTEP_Out(718) <= \<const0>\;
  LOCKSTEP_Out(719) <= \<const0>\;
  LOCKSTEP_Out(720) <= \<const0>\;
  LOCKSTEP_Out(721) <= \<const0>\;
  LOCKSTEP_Out(722) <= \<const0>\;
  LOCKSTEP_Out(723) <= \<const0>\;
  LOCKSTEP_Out(724) <= \<const0>\;
  LOCKSTEP_Out(725) <= \<const0>\;
  LOCKSTEP_Out(726) <= \<const0>\;
  LOCKSTEP_Out(727) <= \<const0>\;
  LOCKSTEP_Out(728) <= \<const0>\;
  LOCKSTEP_Out(729) <= \<const0>\;
  LOCKSTEP_Out(730) <= \<const0>\;
  LOCKSTEP_Out(731) <= \<const0>\;
  LOCKSTEP_Out(732) <= \<const0>\;
  LOCKSTEP_Out(733) <= \<const0>\;
  LOCKSTEP_Out(734) <= \<const0>\;
  LOCKSTEP_Out(735) <= \<const0>\;
  LOCKSTEP_Out(736) <= \<const0>\;
  LOCKSTEP_Out(737) <= \<const0>\;
  LOCKSTEP_Out(738) <= \<const0>\;
  LOCKSTEP_Out(739) <= \<const0>\;
  LOCKSTEP_Out(740) <= \<const0>\;
  LOCKSTEP_Out(741) <= \<const0>\;
  LOCKSTEP_Out(742) <= \<const0>\;
  LOCKSTEP_Out(743) <= \<const0>\;
  LOCKSTEP_Out(744) <= \<const0>\;
  LOCKSTEP_Out(745) <= \<const0>\;
  LOCKSTEP_Out(746) <= \<const0>\;
  LOCKSTEP_Out(747) <= \<const0>\;
  LOCKSTEP_Out(748) <= \<const0>\;
  LOCKSTEP_Out(749) <= \<const0>\;
  LOCKSTEP_Out(750) <= \<const0>\;
  LOCKSTEP_Out(751) <= \<const0>\;
  LOCKSTEP_Out(752) <= \<const0>\;
  LOCKSTEP_Out(753) <= \<const0>\;
  LOCKSTEP_Out(754) <= \<const0>\;
  LOCKSTEP_Out(755) <= \<const0>\;
  LOCKSTEP_Out(756) <= \<const0>\;
  LOCKSTEP_Out(757) <= \<const0>\;
  LOCKSTEP_Out(758) <= \<const0>\;
  LOCKSTEP_Out(759) <= \<const0>\;
  LOCKSTEP_Out(760) <= \<const0>\;
  LOCKSTEP_Out(761) <= \<const0>\;
  LOCKSTEP_Out(762) <= \<const0>\;
  LOCKSTEP_Out(763) <= \<const0>\;
  LOCKSTEP_Out(764) <= \<const0>\;
  LOCKSTEP_Out(765) <= \<const0>\;
  LOCKSTEP_Out(766) <= \<const0>\;
  LOCKSTEP_Out(767) <= \<const0>\;
  LOCKSTEP_Out(768) <= \<const0>\;
  LOCKSTEP_Out(769) <= \<const0>\;
  LOCKSTEP_Out(770) <= \<const0>\;
  LOCKSTEP_Out(771) <= \<const0>\;
  LOCKSTEP_Out(772) <= \<const0>\;
  LOCKSTEP_Out(773) <= \<const0>\;
  LOCKSTEP_Out(774) <= \<const0>\;
  LOCKSTEP_Out(775) <= \<const0>\;
  LOCKSTEP_Out(776) <= \<const0>\;
  LOCKSTEP_Out(777) <= \<const0>\;
  LOCKSTEP_Out(778) <= \<const0>\;
  LOCKSTEP_Out(779) <= \<const0>\;
  LOCKSTEP_Out(780) <= \<const0>\;
  LOCKSTEP_Out(781) <= \<const0>\;
  LOCKSTEP_Out(782) <= \<const0>\;
  LOCKSTEP_Out(783) <= \<const0>\;
  LOCKSTEP_Out(784) <= \<const0>\;
  LOCKSTEP_Out(785) <= \<const0>\;
  LOCKSTEP_Out(786) <= \<const0>\;
  LOCKSTEP_Out(787) <= \<const0>\;
  LOCKSTEP_Out(788) <= \<const0>\;
  LOCKSTEP_Out(789) <= \<const0>\;
  LOCKSTEP_Out(790) <= \<const0>\;
  LOCKSTEP_Out(791) <= \<const0>\;
  LOCKSTEP_Out(792) <= \<const0>\;
  LOCKSTEP_Out(793) <= \<const0>\;
  LOCKSTEP_Out(794) <= \<const0>\;
  LOCKSTEP_Out(795) <= \<const0>\;
  LOCKSTEP_Out(796) <= \<const0>\;
  LOCKSTEP_Out(797) <= \<const0>\;
  LOCKSTEP_Out(798) <= \<const0>\;
  LOCKSTEP_Out(799) <= \<const0>\;
  LOCKSTEP_Out(800) <= \<const0>\;
  LOCKSTEP_Out(801) <= \<const0>\;
  LOCKSTEP_Out(802) <= \<const0>\;
  LOCKSTEP_Out(803) <= \<const0>\;
  LOCKSTEP_Out(804) <= \<const0>\;
  LOCKSTEP_Out(805) <= \<const0>\;
  LOCKSTEP_Out(806) <= \<const0>\;
  LOCKSTEP_Out(807) <= \<const0>\;
  LOCKSTEP_Out(808) <= \<const0>\;
  LOCKSTEP_Out(809) <= \<const0>\;
  LOCKSTEP_Out(810) <= \<const0>\;
  LOCKSTEP_Out(811) <= \<const0>\;
  LOCKSTEP_Out(812) <= \<const0>\;
  LOCKSTEP_Out(813) <= \<const0>\;
  LOCKSTEP_Out(814) <= \<const0>\;
  LOCKSTEP_Out(815) <= \<const0>\;
  LOCKSTEP_Out(816) <= \<const0>\;
  LOCKSTEP_Out(817) <= \<const0>\;
  LOCKSTEP_Out(818) <= \<const0>\;
  LOCKSTEP_Out(819) <= \<const0>\;
  LOCKSTEP_Out(820) <= \<const0>\;
  LOCKSTEP_Out(821) <= \<const0>\;
  LOCKSTEP_Out(822) <= \<const0>\;
  LOCKSTEP_Out(823) <= \<const0>\;
  LOCKSTEP_Out(824) <= \<const0>\;
  LOCKSTEP_Out(825) <= \<const0>\;
  LOCKSTEP_Out(826) <= \<const0>\;
  LOCKSTEP_Out(827) <= \<const0>\;
  LOCKSTEP_Out(828) <= \<const0>\;
  LOCKSTEP_Out(829) <= \<const0>\;
  LOCKSTEP_Out(830) <= \<const0>\;
  LOCKSTEP_Out(831) <= \<const0>\;
  LOCKSTEP_Out(832) <= \<const0>\;
  LOCKSTEP_Out(833) <= \<const0>\;
  LOCKSTEP_Out(834) <= \<const0>\;
  LOCKSTEP_Out(835) <= \<const0>\;
  LOCKSTEP_Out(836) <= \<const0>\;
  LOCKSTEP_Out(837) <= \<const0>\;
  LOCKSTEP_Out(838) <= \<const0>\;
  LOCKSTEP_Out(839) <= \<const0>\;
  LOCKSTEP_Out(840) <= \<const0>\;
  LOCKSTEP_Out(841) <= \<const0>\;
  LOCKSTEP_Out(842) <= \<const0>\;
  LOCKSTEP_Out(843) <= \<const0>\;
  LOCKSTEP_Out(844) <= \<const0>\;
  LOCKSTEP_Out(845) <= \<const0>\;
  LOCKSTEP_Out(846) <= \<const0>\;
  LOCKSTEP_Out(847) <= \<const0>\;
  LOCKSTEP_Out(848) <= \<const0>\;
  LOCKSTEP_Out(849) <= \<const0>\;
  LOCKSTEP_Out(850) <= \<const0>\;
  LOCKSTEP_Out(851) <= \<const0>\;
  LOCKSTEP_Out(852) <= \<const0>\;
  LOCKSTEP_Out(853) <= \<const0>\;
  LOCKSTEP_Out(854) <= \<const0>\;
  LOCKSTEP_Out(855) <= \<const0>\;
  LOCKSTEP_Out(856) <= \<const0>\;
  LOCKSTEP_Out(857) <= \<const0>\;
  LOCKSTEP_Out(858) <= \<const0>\;
  LOCKSTEP_Out(859) <= \<const0>\;
  LOCKSTEP_Out(860) <= \<const0>\;
  LOCKSTEP_Out(861) <= \<const0>\;
  LOCKSTEP_Out(862) <= \<const0>\;
  LOCKSTEP_Out(863) <= \<const0>\;
  LOCKSTEP_Out(864) <= \<const0>\;
  LOCKSTEP_Out(865) <= \<const0>\;
  LOCKSTEP_Out(866) <= \<const0>\;
  LOCKSTEP_Out(867) <= \<const0>\;
  LOCKSTEP_Out(868) <= \<const0>\;
  LOCKSTEP_Out(869) <= \<const0>\;
  LOCKSTEP_Out(870) <= \<const0>\;
  LOCKSTEP_Out(871) <= \<const0>\;
  LOCKSTEP_Out(872) <= \<const0>\;
  LOCKSTEP_Out(873) <= \<const0>\;
  LOCKSTEP_Out(874) <= \<const0>\;
  LOCKSTEP_Out(875) <= \<const0>\;
  LOCKSTEP_Out(876) <= \<const0>\;
  LOCKSTEP_Out(877) <= \<const0>\;
  LOCKSTEP_Out(878) <= \<const0>\;
  LOCKSTEP_Out(879) <= \<const0>\;
  LOCKSTEP_Out(880) <= \<const0>\;
  LOCKSTEP_Out(881) <= \<const0>\;
  LOCKSTEP_Out(882) <= \<const0>\;
  LOCKSTEP_Out(883) <= \<const0>\;
  LOCKSTEP_Out(884) <= \<const0>\;
  LOCKSTEP_Out(885) <= \<const0>\;
  LOCKSTEP_Out(886) <= \<const0>\;
  LOCKSTEP_Out(887) <= \<const0>\;
  LOCKSTEP_Out(888) <= \<const0>\;
  LOCKSTEP_Out(889) <= \<const0>\;
  LOCKSTEP_Out(890) <= \<const0>\;
  LOCKSTEP_Out(891) <= \<const0>\;
  LOCKSTEP_Out(892) <= \<const0>\;
  LOCKSTEP_Out(893) <= \<const0>\;
  LOCKSTEP_Out(894) <= \<const0>\;
  LOCKSTEP_Out(895) <= \<const0>\;
  LOCKSTEP_Out(896) <= \<const0>\;
  LOCKSTEP_Out(897) <= \<const0>\;
  LOCKSTEP_Out(898) <= \<const0>\;
  LOCKSTEP_Out(899) <= \<const0>\;
  LOCKSTEP_Out(900) <= \<const0>\;
  LOCKSTEP_Out(901) <= \<const0>\;
  LOCKSTEP_Out(902) <= \<const0>\;
  LOCKSTEP_Out(903) <= \<const0>\;
  LOCKSTEP_Out(904) <= \<const0>\;
  LOCKSTEP_Out(905) <= \<const0>\;
  LOCKSTEP_Out(906) <= \<const0>\;
  LOCKSTEP_Out(907) <= \<const0>\;
  LOCKSTEP_Out(908) <= \<const0>\;
  LOCKSTEP_Out(909) <= \<const0>\;
  LOCKSTEP_Out(910) <= \<const0>\;
  LOCKSTEP_Out(911) <= \<const0>\;
  LOCKSTEP_Out(912) <= \<const0>\;
  LOCKSTEP_Out(913) <= \<const0>\;
  LOCKSTEP_Out(914) <= \<const0>\;
  LOCKSTEP_Out(915) <= \<const0>\;
  LOCKSTEP_Out(916) <= \<const0>\;
  LOCKSTEP_Out(917) <= \<const0>\;
  LOCKSTEP_Out(918) <= \<const0>\;
  LOCKSTEP_Out(919) <= \<const0>\;
  LOCKSTEP_Out(920) <= \<const0>\;
  LOCKSTEP_Out(921) <= \<const0>\;
  LOCKSTEP_Out(922) <= \<const0>\;
  LOCKSTEP_Out(923) <= \<const0>\;
  LOCKSTEP_Out(924) <= \<const0>\;
  LOCKSTEP_Out(925) <= \<const0>\;
  LOCKSTEP_Out(926) <= \<const0>\;
  LOCKSTEP_Out(927) <= \<const0>\;
  LOCKSTEP_Out(928) <= \<const0>\;
  LOCKSTEP_Out(929) <= \<const0>\;
  LOCKSTEP_Out(930) <= \<const0>\;
  LOCKSTEP_Out(931) <= \<const0>\;
  LOCKSTEP_Out(932) <= \<const0>\;
  LOCKSTEP_Out(933) <= \<const0>\;
  LOCKSTEP_Out(934) <= \<const0>\;
  LOCKSTEP_Out(935) <= \<const0>\;
  LOCKSTEP_Out(936) <= \<const0>\;
  LOCKSTEP_Out(937) <= \<const0>\;
  LOCKSTEP_Out(938) <= \<const0>\;
  LOCKSTEP_Out(939) <= \<const0>\;
  LOCKSTEP_Out(940) <= \<const0>\;
  LOCKSTEP_Out(941) <= \<const0>\;
  LOCKSTEP_Out(942) <= \<const0>\;
  LOCKSTEP_Out(943) <= \<const0>\;
  LOCKSTEP_Out(944) <= \<const0>\;
  LOCKSTEP_Out(945) <= \<const0>\;
  LOCKSTEP_Out(946) <= \<const0>\;
  LOCKSTEP_Out(947) <= \<const0>\;
  LOCKSTEP_Out(948) <= \<const0>\;
  LOCKSTEP_Out(949) <= \<const0>\;
  LOCKSTEP_Out(950) <= \<const0>\;
  LOCKSTEP_Out(951) <= \<const0>\;
  LOCKSTEP_Out(952) <= \<const0>\;
  LOCKSTEP_Out(953) <= \<const0>\;
  LOCKSTEP_Out(954) <= \<const0>\;
  LOCKSTEP_Out(955) <= \<const0>\;
  LOCKSTEP_Out(956) <= \<const0>\;
  LOCKSTEP_Out(957) <= \<const0>\;
  LOCKSTEP_Out(958) <= \<const0>\;
  LOCKSTEP_Out(959) <= \<const0>\;
  LOCKSTEP_Out(960) <= \<const0>\;
  LOCKSTEP_Out(961) <= \<const0>\;
  LOCKSTEP_Out(962) <= \<const0>\;
  LOCKSTEP_Out(963) <= \<const0>\;
  LOCKSTEP_Out(964) <= \<const0>\;
  LOCKSTEP_Out(965) <= \<const0>\;
  LOCKSTEP_Out(966) <= \<const0>\;
  LOCKSTEP_Out(967) <= \<const0>\;
  LOCKSTEP_Out(968) <= \<const0>\;
  LOCKSTEP_Out(969) <= \<const0>\;
  LOCKSTEP_Out(970) <= \<const0>\;
  LOCKSTEP_Out(971) <= \<const0>\;
  LOCKSTEP_Out(972) <= \<const0>\;
  LOCKSTEP_Out(973) <= \<const0>\;
  LOCKSTEP_Out(974) <= \<const0>\;
  LOCKSTEP_Out(975) <= \<const0>\;
  LOCKSTEP_Out(976) <= \<const0>\;
  LOCKSTEP_Out(977) <= \<const0>\;
  LOCKSTEP_Out(978) <= \<const0>\;
  LOCKSTEP_Out(979) <= \<const0>\;
  LOCKSTEP_Out(980) <= \<const0>\;
  LOCKSTEP_Out(981) <= \<const0>\;
  LOCKSTEP_Out(982) <= \<const0>\;
  LOCKSTEP_Out(983) <= \<const0>\;
  LOCKSTEP_Out(984) <= \<const0>\;
  LOCKSTEP_Out(985) <= \<const0>\;
  LOCKSTEP_Out(986) <= \<const0>\;
  LOCKSTEP_Out(987) <= \<const0>\;
  LOCKSTEP_Out(988) <= \<const0>\;
  LOCKSTEP_Out(989) <= \<const0>\;
  LOCKSTEP_Out(990) <= \<const0>\;
  LOCKSTEP_Out(991) <= \<const0>\;
  LOCKSTEP_Out(992) <= \<const0>\;
  LOCKSTEP_Out(993) <= \<const0>\;
  LOCKSTEP_Out(994) <= \<const0>\;
  LOCKSTEP_Out(995) <= \<const0>\;
  LOCKSTEP_Out(996) <= \<const0>\;
  LOCKSTEP_Out(997) <= \<const0>\;
  LOCKSTEP_Out(998) <= \<const0>\;
  LOCKSTEP_Out(999) <= \<const0>\;
  LOCKSTEP_Out(1000) <= \<const0>\;
  LOCKSTEP_Out(1001) <= \<const0>\;
  LOCKSTEP_Out(1002) <= \<const0>\;
  LOCKSTEP_Out(1003) <= \<const0>\;
  LOCKSTEP_Out(1004) <= \<const0>\;
  LOCKSTEP_Out(1005) <= \<const0>\;
  LOCKSTEP_Out(1006) <= \<const0>\;
  LOCKSTEP_Out(1007) <= \<const0>\;
  LOCKSTEP_Out(1008) <= \<const0>\;
  LOCKSTEP_Out(1009) <= \<const0>\;
  LOCKSTEP_Out(1010) <= \<const0>\;
  LOCKSTEP_Out(1011) <= \<const0>\;
  LOCKSTEP_Out(1012) <= \<const0>\;
  LOCKSTEP_Out(1013) <= \<const0>\;
  LOCKSTEP_Out(1014) <= \<const0>\;
  LOCKSTEP_Out(1015) <= \<const0>\;
  LOCKSTEP_Out(1016) <= \<const0>\;
  LOCKSTEP_Out(1017) <= \<const0>\;
  LOCKSTEP_Out(1018) <= \<const0>\;
  LOCKSTEP_Out(1019) <= \<const0>\;
  LOCKSTEP_Out(1020) <= \<const0>\;
  LOCKSTEP_Out(1021) <= \<const0>\;
  LOCKSTEP_Out(1022) <= \<const0>\;
  LOCKSTEP_Out(1023) <= \<const0>\;
  LOCKSTEP_Out(1024) <= \<const0>\;
  LOCKSTEP_Out(1025) <= \<const0>\;
  LOCKSTEP_Out(1026) <= \<const0>\;
  LOCKSTEP_Out(1027) <= \<const0>\;
  LOCKSTEP_Out(1028) <= \<const0>\;
  LOCKSTEP_Out(1029) <= \<const0>\;
  LOCKSTEP_Out(1030) <= \<const0>\;
  LOCKSTEP_Out(1031) <= \<const0>\;
  LOCKSTEP_Out(1032) <= \<const0>\;
  LOCKSTEP_Out(1033) <= \<const0>\;
  LOCKSTEP_Out(1034) <= \<const0>\;
  LOCKSTEP_Out(1035) <= \<const0>\;
  LOCKSTEP_Out(1036) <= \<const0>\;
  LOCKSTEP_Out(1037) <= \<const0>\;
  LOCKSTEP_Out(1038) <= \<const0>\;
  LOCKSTEP_Out(1039) <= \<const0>\;
  LOCKSTEP_Out(1040) <= \<const0>\;
  LOCKSTEP_Out(1041) <= \<const0>\;
  LOCKSTEP_Out(1042) <= \<const0>\;
  LOCKSTEP_Out(1043) <= \<const0>\;
  LOCKSTEP_Out(1044) <= \<const0>\;
  LOCKSTEP_Out(1045) <= \<const0>\;
  LOCKSTEP_Out(1046) <= \<const0>\;
  LOCKSTEP_Out(1047) <= \<const0>\;
  LOCKSTEP_Out(1048) <= \<const0>\;
  LOCKSTEP_Out(1049) <= \<const0>\;
  LOCKSTEP_Out(1050) <= \<const0>\;
  LOCKSTEP_Out(1051) <= \<const0>\;
  LOCKSTEP_Out(1052) <= \<const0>\;
  LOCKSTEP_Out(1053) <= \<const0>\;
  LOCKSTEP_Out(1054) <= \<const0>\;
  LOCKSTEP_Out(1055) <= \<const0>\;
  LOCKSTEP_Out(1056) <= \<const0>\;
  LOCKSTEP_Out(1057) <= \<const0>\;
  LOCKSTEP_Out(1058) <= \<const0>\;
  LOCKSTEP_Out(1059) <= \<const0>\;
  LOCKSTEP_Out(1060) <= \<const0>\;
  LOCKSTEP_Out(1061) <= \<const0>\;
  LOCKSTEP_Out(1062) <= \<const0>\;
  LOCKSTEP_Out(1063) <= \<const0>\;
  LOCKSTEP_Out(1064) <= \<const0>\;
  LOCKSTEP_Out(1065) <= \<const0>\;
  LOCKSTEP_Out(1066) <= \<const0>\;
  LOCKSTEP_Out(1067) <= \<const0>\;
  LOCKSTEP_Out(1068) <= \<const0>\;
  LOCKSTEP_Out(1069) <= \<const0>\;
  LOCKSTEP_Out(1070) <= \<const0>\;
  LOCKSTEP_Out(1071) <= \<const0>\;
  LOCKSTEP_Out(1072) <= \<const0>\;
  LOCKSTEP_Out(1073) <= \<const0>\;
  LOCKSTEP_Out(1074) <= \<const0>\;
  LOCKSTEP_Out(1075) <= \<const0>\;
  LOCKSTEP_Out(1076) <= \<const0>\;
  LOCKSTEP_Out(1077) <= \<const0>\;
  LOCKSTEP_Out(1078) <= \<const0>\;
  LOCKSTEP_Out(1079) <= \<const0>\;
  LOCKSTEP_Out(1080) <= \<const0>\;
  LOCKSTEP_Out(1081) <= \<const0>\;
  LOCKSTEP_Out(1082) <= \<const0>\;
  LOCKSTEP_Out(1083) <= \<const0>\;
  LOCKSTEP_Out(1084) <= \<const0>\;
  LOCKSTEP_Out(1085) <= \<const0>\;
  LOCKSTEP_Out(1086) <= \<const0>\;
  LOCKSTEP_Out(1087) <= \<const0>\;
  LOCKSTEP_Out(1088) <= \<const0>\;
  LOCKSTEP_Out(1089) <= \<const0>\;
  LOCKSTEP_Out(1090) <= \<const0>\;
  LOCKSTEP_Out(1091) <= \<const0>\;
  LOCKSTEP_Out(1092) <= \<const0>\;
  LOCKSTEP_Out(1093) <= \<const0>\;
  LOCKSTEP_Out(1094) <= \<const0>\;
  LOCKSTEP_Out(1095) <= \<const0>\;
  LOCKSTEP_Out(1096) <= \<const0>\;
  LOCKSTEP_Out(1097) <= \<const0>\;
  LOCKSTEP_Out(1098) <= \<const0>\;
  LOCKSTEP_Out(1099) <= \<const0>\;
  LOCKSTEP_Out(1100) <= \<const0>\;
  LOCKSTEP_Out(1101) <= \<const0>\;
  LOCKSTEP_Out(1102) <= \<const0>\;
  LOCKSTEP_Out(1103) <= \<const0>\;
  LOCKSTEP_Out(1104) <= \<const0>\;
  LOCKSTEP_Out(1105) <= \<const0>\;
  LOCKSTEP_Out(1106) <= \<const0>\;
  LOCKSTEP_Out(1107) <= \<const0>\;
  LOCKSTEP_Out(1108) <= \<const0>\;
  LOCKSTEP_Out(1109) <= \<const0>\;
  LOCKSTEP_Out(1110) <= \<const0>\;
  LOCKSTEP_Out(1111) <= \<const0>\;
  LOCKSTEP_Out(1112) <= \<const0>\;
  LOCKSTEP_Out(1113) <= \<const0>\;
  LOCKSTEP_Out(1114) <= \<const0>\;
  LOCKSTEP_Out(1115) <= \<const0>\;
  LOCKSTEP_Out(1116) <= \<const0>\;
  LOCKSTEP_Out(1117) <= \<const0>\;
  LOCKSTEP_Out(1118) <= \<const0>\;
  LOCKSTEP_Out(1119) <= \<const0>\;
  LOCKSTEP_Out(1120) <= \<const0>\;
  LOCKSTEP_Out(1121) <= \<const0>\;
  LOCKSTEP_Out(1122) <= \<const0>\;
  LOCKSTEP_Out(1123) <= \<const0>\;
  LOCKSTEP_Out(1124) <= \<const0>\;
  LOCKSTEP_Out(1125) <= \<const0>\;
  LOCKSTEP_Out(1126) <= \<const0>\;
  LOCKSTEP_Out(1127) <= \<const0>\;
  LOCKSTEP_Out(1128) <= \<const0>\;
  LOCKSTEP_Out(1129) <= \<const0>\;
  LOCKSTEP_Out(1130) <= \<const0>\;
  LOCKSTEP_Out(1131) <= \<const0>\;
  LOCKSTEP_Out(1132) <= \<const0>\;
  LOCKSTEP_Out(1133) <= \<const0>\;
  LOCKSTEP_Out(1134) <= \<const0>\;
  LOCKSTEP_Out(1135) <= \<const0>\;
  LOCKSTEP_Out(1136) <= \<const0>\;
  LOCKSTEP_Out(1137) <= \<const0>\;
  LOCKSTEP_Out(1138) <= \<const0>\;
  LOCKSTEP_Out(1139) <= \<const0>\;
  LOCKSTEP_Out(1140) <= \<const0>\;
  LOCKSTEP_Out(1141) <= \<const0>\;
  LOCKSTEP_Out(1142) <= \<const0>\;
  LOCKSTEP_Out(1143) <= \<const0>\;
  LOCKSTEP_Out(1144) <= \<const0>\;
  LOCKSTEP_Out(1145) <= \<const0>\;
  LOCKSTEP_Out(1146) <= \<const0>\;
  LOCKSTEP_Out(1147) <= \<const0>\;
  LOCKSTEP_Out(1148) <= \<const0>\;
  LOCKSTEP_Out(1149) <= \<const0>\;
  LOCKSTEP_Out(1150) <= \<const0>\;
  LOCKSTEP_Out(1151) <= \<const0>\;
  LOCKSTEP_Out(1152) <= \<const0>\;
  LOCKSTEP_Out(1153) <= \<const0>\;
  LOCKSTEP_Out(1154) <= \<const0>\;
  LOCKSTEP_Out(1155) <= \<const0>\;
  LOCKSTEP_Out(1156) <= \<const0>\;
  LOCKSTEP_Out(1157) <= \<const0>\;
  LOCKSTEP_Out(1158) <= \<const0>\;
  LOCKSTEP_Out(1159) <= \<const0>\;
  LOCKSTEP_Out(1160) <= \<const0>\;
  LOCKSTEP_Out(1161) <= \<const0>\;
  LOCKSTEP_Out(1162) <= \<const0>\;
  LOCKSTEP_Out(1163) <= \<const0>\;
  LOCKSTEP_Out(1164) <= \<const0>\;
  LOCKSTEP_Out(1165) <= \<const0>\;
  LOCKSTEP_Out(1166) <= \<const0>\;
  LOCKSTEP_Out(1167) <= \<const0>\;
  LOCKSTEP_Out(1168) <= \<const0>\;
  LOCKSTEP_Out(1169) <= \<const0>\;
  LOCKSTEP_Out(1170) <= \<const0>\;
  LOCKSTEP_Out(1171) <= \<const0>\;
  LOCKSTEP_Out(1172) <= \<const0>\;
  LOCKSTEP_Out(1173) <= \<const0>\;
  LOCKSTEP_Out(1174) <= \<const0>\;
  LOCKSTEP_Out(1175) <= \<const0>\;
  LOCKSTEP_Out(1176) <= \<const0>\;
  LOCKSTEP_Out(1177) <= \<const0>\;
  LOCKSTEP_Out(1178) <= \<const0>\;
  LOCKSTEP_Out(1179) <= \<const0>\;
  LOCKSTEP_Out(1180) <= \<const0>\;
  LOCKSTEP_Out(1181) <= \<const0>\;
  LOCKSTEP_Out(1182) <= \<const0>\;
  LOCKSTEP_Out(1183) <= \<const0>\;
  LOCKSTEP_Out(1184) <= \<const0>\;
  LOCKSTEP_Out(1185) <= \<const0>\;
  LOCKSTEP_Out(1186) <= \<const0>\;
  LOCKSTEP_Out(1187) <= \<const0>\;
  LOCKSTEP_Out(1188) <= \<const0>\;
  LOCKSTEP_Out(1189) <= \<const0>\;
  LOCKSTEP_Out(1190) <= \<const0>\;
  LOCKSTEP_Out(1191) <= \<const0>\;
  LOCKSTEP_Out(1192) <= \<const0>\;
  LOCKSTEP_Out(1193) <= \<const0>\;
  LOCKSTEP_Out(1194) <= \<const0>\;
  LOCKSTEP_Out(1195) <= \<const0>\;
  LOCKSTEP_Out(1196) <= \<const0>\;
  LOCKSTEP_Out(1197) <= \<const0>\;
  LOCKSTEP_Out(1198) <= \<const0>\;
  LOCKSTEP_Out(1199) <= \<const0>\;
  LOCKSTEP_Out(1200) <= \<const0>\;
  LOCKSTEP_Out(1201) <= \<const0>\;
  LOCKSTEP_Out(1202) <= \<const0>\;
  LOCKSTEP_Out(1203) <= \<const0>\;
  LOCKSTEP_Out(1204) <= \<const0>\;
  LOCKSTEP_Out(1205) <= \<const0>\;
  LOCKSTEP_Out(1206) <= \<const0>\;
  LOCKSTEP_Out(1207) <= \<const0>\;
  LOCKSTEP_Out(1208) <= \<const0>\;
  LOCKSTEP_Out(1209) <= \<const0>\;
  LOCKSTEP_Out(1210) <= \<const0>\;
  LOCKSTEP_Out(1211) <= \<const0>\;
  LOCKSTEP_Out(1212) <= \<const0>\;
  LOCKSTEP_Out(1213) <= \<const0>\;
  LOCKSTEP_Out(1214) <= \<const0>\;
  LOCKSTEP_Out(1215) <= \<const0>\;
  LOCKSTEP_Out(1216) <= \<const0>\;
  LOCKSTEP_Out(1217) <= \<const0>\;
  LOCKSTEP_Out(1218) <= \<const0>\;
  LOCKSTEP_Out(1219) <= \<const0>\;
  LOCKSTEP_Out(1220) <= \<const0>\;
  LOCKSTEP_Out(1221) <= \<const0>\;
  LOCKSTEP_Out(1222) <= \<const0>\;
  LOCKSTEP_Out(1223) <= \<const0>\;
  LOCKSTEP_Out(1224) <= \<const0>\;
  LOCKSTEP_Out(1225) <= \<const0>\;
  LOCKSTEP_Out(1226) <= \<const0>\;
  LOCKSTEP_Out(1227) <= \<const0>\;
  LOCKSTEP_Out(1228) <= \<const0>\;
  LOCKSTEP_Out(1229) <= \<const0>\;
  LOCKSTEP_Out(1230) <= \<const0>\;
  LOCKSTEP_Out(1231) <= \<const0>\;
  LOCKSTEP_Out(1232) <= \<const0>\;
  LOCKSTEP_Out(1233) <= \<const0>\;
  LOCKSTEP_Out(1234) <= \<const0>\;
  LOCKSTEP_Out(1235) <= \<const0>\;
  LOCKSTEP_Out(1236) <= \<const0>\;
  LOCKSTEP_Out(1237) <= \<const0>\;
  LOCKSTEP_Out(1238) <= \<const0>\;
  LOCKSTEP_Out(1239) <= \<const0>\;
  LOCKSTEP_Out(1240) <= \<const0>\;
  LOCKSTEP_Out(1241) <= \<const0>\;
  LOCKSTEP_Out(1242) <= \<const0>\;
  LOCKSTEP_Out(1243) <= \<const0>\;
  LOCKSTEP_Out(1244) <= \<const0>\;
  LOCKSTEP_Out(1245) <= \<const0>\;
  LOCKSTEP_Out(1246) <= \<const0>\;
  LOCKSTEP_Out(1247) <= \<const0>\;
  LOCKSTEP_Out(1248) <= \<const0>\;
  LOCKSTEP_Out(1249) <= \<const0>\;
  LOCKSTEP_Out(1250) <= \<const0>\;
  LOCKSTEP_Out(1251) <= \<const0>\;
  LOCKSTEP_Out(1252) <= \<const0>\;
  LOCKSTEP_Out(1253) <= \<const0>\;
  LOCKSTEP_Out(1254) <= \<const0>\;
  LOCKSTEP_Out(1255) <= \<const0>\;
  LOCKSTEP_Out(1256) <= \<const0>\;
  LOCKSTEP_Out(1257) <= \<const0>\;
  LOCKSTEP_Out(1258) <= \<const0>\;
  LOCKSTEP_Out(1259) <= \<const0>\;
  LOCKSTEP_Out(1260) <= \<const0>\;
  LOCKSTEP_Out(1261) <= \<const0>\;
  LOCKSTEP_Out(1262) <= \<const0>\;
  LOCKSTEP_Out(1263) <= \<const0>\;
  LOCKSTEP_Out(1264) <= \<const0>\;
  LOCKSTEP_Out(1265) <= \<const0>\;
  LOCKSTEP_Out(1266) <= \<const0>\;
  LOCKSTEP_Out(1267) <= \<const0>\;
  LOCKSTEP_Out(1268) <= \<const0>\;
  LOCKSTEP_Out(1269) <= \<const0>\;
  LOCKSTEP_Out(1270) <= \<const0>\;
  LOCKSTEP_Out(1271) <= \<const0>\;
  LOCKSTEP_Out(1272) <= \<const0>\;
  LOCKSTEP_Out(1273) <= \<const0>\;
  LOCKSTEP_Out(1274) <= \<const0>\;
  LOCKSTEP_Out(1275) <= \<const0>\;
  LOCKSTEP_Out(1276) <= \<const0>\;
  LOCKSTEP_Out(1277) <= \<const0>\;
  LOCKSTEP_Out(1278) <= \<const0>\;
  LOCKSTEP_Out(1279) <= \<const0>\;
  LOCKSTEP_Out(1280) <= \<const0>\;
  LOCKSTEP_Out(1281) <= \<const0>\;
  LOCKSTEP_Out(1282) <= \<const0>\;
  LOCKSTEP_Out(1283) <= \<const0>\;
  LOCKSTEP_Out(1284) <= \<const0>\;
  LOCKSTEP_Out(1285) <= \<const0>\;
  LOCKSTEP_Out(1286) <= \<const0>\;
  LOCKSTEP_Out(1287) <= \<const0>\;
  LOCKSTEP_Out(1288) <= \<const0>\;
  LOCKSTEP_Out(1289) <= \<const0>\;
  LOCKSTEP_Out(1290) <= \<const0>\;
  LOCKSTEP_Out(1291) <= \<const0>\;
  LOCKSTEP_Out(1292) <= \<const0>\;
  LOCKSTEP_Out(1293) <= \<const0>\;
  LOCKSTEP_Out(1294) <= \<const0>\;
  LOCKSTEP_Out(1295) <= \<const0>\;
  LOCKSTEP_Out(1296) <= \<const0>\;
  LOCKSTEP_Out(1297) <= \<const0>\;
  LOCKSTEP_Out(1298) <= \<const0>\;
  LOCKSTEP_Out(1299) <= \<const0>\;
  LOCKSTEP_Out(1300) <= \<const0>\;
  LOCKSTEP_Out(1301) <= \<const0>\;
  LOCKSTEP_Out(1302) <= \<const0>\;
  LOCKSTEP_Out(1303) <= \<const0>\;
  LOCKSTEP_Out(1304) <= \<const0>\;
  LOCKSTEP_Out(1305) <= \<const0>\;
  LOCKSTEP_Out(1306) <= \<const0>\;
  LOCKSTEP_Out(1307) <= \<const0>\;
  LOCKSTEP_Out(1308) <= \<const0>\;
  LOCKSTEP_Out(1309) <= \<const0>\;
  LOCKSTEP_Out(1310) <= \<const0>\;
  LOCKSTEP_Out(1311) <= \<const0>\;
  LOCKSTEP_Out(1312) <= \<const0>\;
  LOCKSTEP_Out(1313) <= \<const0>\;
  LOCKSTEP_Out(1314) <= \<const0>\;
  LOCKSTEP_Out(1315) <= \<const0>\;
  LOCKSTEP_Out(1316) <= \<const0>\;
  LOCKSTEP_Out(1317) <= \<const0>\;
  LOCKSTEP_Out(1318) <= \<const0>\;
  LOCKSTEP_Out(1319) <= \<const0>\;
  LOCKSTEP_Out(1320) <= \<const0>\;
  LOCKSTEP_Out(1321) <= \<const0>\;
  LOCKSTEP_Out(1322) <= \<const0>\;
  LOCKSTEP_Out(1323) <= \<const0>\;
  LOCKSTEP_Out(1324) <= \<const0>\;
  LOCKSTEP_Out(1325) <= \<const0>\;
  LOCKSTEP_Out(1326) <= \<const0>\;
  LOCKSTEP_Out(1327) <= \<const0>\;
  LOCKSTEP_Out(1328) <= \<const0>\;
  LOCKSTEP_Out(1329) <= \<const0>\;
  LOCKSTEP_Out(1330) <= \<const0>\;
  LOCKSTEP_Out(1331) <= \<const0>\;
  LOCKSTEP_Out(1332) <= \<const0>\;
  LOCKSTEP_Out(1333) <= \<const0>\;
  LOCKSTEP_Out(1334) <= \<const0>\;
  LOCKSTEP_Out(1335) <= \<const0>\;
  LOCKSTEP_Out(1336) <= \<const0>\;
  LOCKSTEP_Out(1337) <= \<const0>\;
  LOCKSTEP_Out(1338) <= \<const0>\;
  LOCKSTEP_Out(1339) <= \<const0>\;
  LOCKSTEP_Out(1340) <= \<const0>\;
  LOCKSTEP_Out(1341) <= \<const0>\;
  LOCKSTEP_Out(1342) <= \<const0>\;
  LOCKSTEP_Out(1343) <= \<const0>\;
  LOCKSTEP_Out(1344) <= \<const0>\;
  LOCKSTEP_Out(1345) <= \<const0>\;
  LOCKSTEP_Out(1346) <= \<const0>\;
  LOCKSTEP_Out(1347) <= \<const0>\;
  LOCKSTEP_Out(1348) <= \<const0>\;
  LOCKSTEP_Out(1349) <= \<const0>\;
  LOCKSTEP_Out(1350) <= \<const0>\;
  LOCKSTEP_Out(1351) <= \<const0>\;
  LOCKSTEP_Out(1352) <= \<const0>\;
  LOCKSTEP_Out(1353) <= \<const0>\;
  LOCKSTEP_Out(1354) <= \<const0>\;
  LOCKSTEP_Out(1355) <= \<const0>\;
  LOCKSTEP_Out(1356) <= \<const0>\;
  LOCKSTEP_Out(1357) <= \<const0>\;
  LOCKSTEP_Out(1358) <= \<const0>\;
  LOCKSTEP_Out(1359) <= \<const0>\;
  LOCKSTEP_Out(1360) <= \<const0>\;
  LOCKSTEP_Out(1361) <= \<const0>\;
  LOCKSTEP_Out(1362) <= \<const0>\;
  LOCKSTEP_Out(1363) <= \<const0>\;
  LOCKSTEP_Out(1364) <= \<const0>\;
  LOCKSTEP_Out(1365) <= \<const0>\;
  LOCKSTEP_Out(1366) <= \<const0>\;
  LOCKSTEP_Out(1367) <= \<const0>\;
  LOCKSTEP_Out(1368) <= \<const0>\;
  LOCKSTEP_Out(1369) <= \<const0>\;
  LOCKSTEP_Out(1370) <= \<const0>\;
  LOCKSTEP_Out(1371) <= \<const0>\;
  LOCKSTEP_Out(1372) <= \<const0>\;
  LOCKSTEP_Out(1373) <= \<const0>\;
  LOCKSTEP_Out(1374) <= \<const0>\;
  LOCKSTEP_Out(1375) <= \<const0>\;
  LOCKSTEP_Out(1376) <= \<const0>\;
  LOCKSTEP_Out(1377) <= \<const0>\;
  LOCKSTEP_Out(1378) <= \<const0>\;
  LOCKSTEP_Out(1379) <= \<const0>\;
  LOCKSTEP_Out(1380) <= \<const0>\;
  LOCKSTEP_Out(1381) <= \<const0>\;
  LOCKSTEP_Out(1382) <= \<const0>\;
  LOCKSTEP_Out(1383) <= \<const0>\;
  LOCKSTEP_Out(1384) <= \<const0>\;
  LOCKSTEP_Out(1385) <= \<const0>\;
  LOCKSTEP_Out(1386) <= \<const0>\;
  LOCKSTEP_Out(1387) <= \<const0>\;
  LOCKSTEP_Out(1388) <= \<const0>\;
  LOCKSTEP_Out(1389) <= \<const0>\;
  LOCKSTEP_Out(1390) <= \<const0>\;
  LOCKSTEP_Out(1391) <= \<const0>\;
  LOCKSTEP_Out(1392) <= \<const0>\;
  LOCKSTEP_Out(1393) <= \<const0>\;
  LOCKSTEP_Out(1394) <= \<const0>\;
  LOCKSTEP_Out(1395) <= \<const0>\;
  LOCKSTEP_Out(1396) <= \<const0>\;
  LOCKSTEP_Out(1397) <= \<const0>\;
  LOCKSTEP_Out(1398) <= \<const0>\;
  LOCKSTEP_Out(1399) <= \<const0>\;
  LOCKSTEP_Out(1400) <= \<const0>\;
  LOCKSTEP_Out(1401) <= \<const0>\;
  LOCKSTEP_Out(1402) <= \<const0>\;
  LOCKSTEP_Out(1403) <= \<const0>\;
  LOCKSTEP_Out(1404) <= \<const0>\;
  LOCKSTEP_Out(1405) <= \<const0>\;
  LOCKSTEP_Out(1406) <= \<const0>\;
  LOCKSTEP_Out(1407) <= \<const0>\;
  LOCKSTEP_Out(1408) <= \<const0>\;
  LOCKSTEP_Out(1409) <= \<const0>\;
  LOCKSTEP_Out(1410) <= \<const0>\;
  LOCKSTEP_Out(1411) <= \<const0>\;
  LOCKSTEP_Out(1412) <= \<const0>\;
  LOCKSTEP_Out(1413) <= \<const0>\;
  LOCKSTEP_Out(1414) <= \<const0>\;
  LOCKSTEP_Out(1415) <= \<const0>\;
  LOCKSTEP_Out(1416) <= \<const0>\;
  LOCKSTEP_Out(1417) <= \<const0>\;
  LOCKSTEP_Out(1418) <= \<const0>\;
  LOCKSTEP_Out(1419) <= \<const0>\;
  LOCKSTEP_Out(1420) <= \<const0>\;
  LOCKSTEP_Out(1421) <= \<const0>\;
  LOCKSTEP_Out(1422) <= \<const0>\;
  LOCKSTEP_Out(1423) <= \<const0>\;
  LOCKSTEP_Out(1424) <= \<const0>\;
  LOCKSTEP_Out(1425) <= \<const0>\;
  LOCKSTEP_Out(1426) <= \<const0>\;
  LOCKSTEP_Out(1427) <= \<const0>\;
  LOCKSTEP_Out(1428) <= \<const0>\;
  LOCKSTEP_Out(1429) <= \<const0>\;
  LOCKSTEP_Out(1430) <= \<const0>\;
  LOCKSTEP_Out(1431) <= \<const0>\;
  LOCKSTEP_Out(1432) <= \<const0>\;
  LOCKSTEP_Out(1433) <= \<const0>\;
  LOCKSTEP_Out(1434) <= \<const0>\;
  LOCKSTEP_Out(1435) <= \<const0>\;
  LOCKSTEP_Out(1436) <= \<const0>\;
  LOCKSTEP_Out(1437) <= \<const0>\;
  LOCKSTEP_Out(1438) <= \<const0>\;
  LOCKSTEP_Out(1439) <= \<const0>\;
  LOCKSTEP_Out(1440) <= \<const0>\;
  LOCKSTEP_Out(1441) <= \<const0>\;
  LOCKSTEP_Out(1442) <= \<const0>\;
  LOCKSTEP_Out(1443) <= \<const0>\;
  LOCKSTEP_Out(1444) <= \<const0>\;
  LOCKSTEP_Out(1445) <= \<const0>\;
  LOCKSTEP_Out(1446) <= \<const0>\;
  LOCKSTEP_Out(1447) <= \<const0>\;
  LOCKSTEP_Out(1448) <= \<const0>\;
  LOCKSTEP_Out(1449) <= \<const0>\;
  LOCKSTEP_Out(1450) <= \<const0>\;
  LOCKSTEP_Out(1451) <= \<const0>\;
  LOCKSTEP_Out(1452) <= \<const0>\;
  LOCKSTEP_Out(1453) <= \<const0>\;
  LOCKSTEP_Out(1454) <= \<const0>\;
  LOCKSTEP_Out(1455) <= \<const0>\;
  LOCKSTEP_Out(1456) <= \<const0>\;
  LOCKSTEP_Out(1457) <= \<const0>\;
  LOCKSTEP_Out(1458) <= \<const0>\;
  LOCKSTEP_Out(1459) <= \<const0>\;
  LOCKSTEP_Out(1460) <= \<const0>\;
  LOCKSTEP_Out(1461) <= \<const0>\;
  LOCKSTEP_Out(1462) <= \<const0>\;
  LOCKSTEP_Out(1463) <= \<const0>\;
  LOCKSTEP_Out(1464) <= \<const0>\;
  LOCKSTEP_Out(1465) <= \<const0>\;
  LOCKSTEP_Out(1466) <= \<const0>\;
  LOCKSTEP_Out(1467) <= \<const0>\;
  LOCKSTEP_Out(1468) <= \<const0>\;
  LOCKSTEP_Out(1469) <= \<const0>\;
  LOCKSTEP_Out(1470) <= \<const0>\;
  LOCKSTEP_Out(1471) <= \<const0>\;
  LOCKSTEP_Out(1472) <= \<const0>\;
  LOCKSTEP_Out(1473) <= \<const0>\;
  LOCKSTEP_Out(1474) <= \<const0>\;
  LOCKSTEP_Out(1475) <= \<const0>\;
  LOCKSTEP_Out(1476) <= \<const0>\;
  LOCKSTEP_Out(1477) <= \<const0>\;
  LOCKSTEP_Out(1478) <= \<const0>\;
  LOCKSTEP_Out(1479) <= \<const0>\;
  LOCKSTEP_Out(1480) <= \<const0>\;
  LOCKSTEP_Out(1481) <= \<const0>\;
  LOCKSTEP_Out(1482) <= \<const0>\;
  LOCKSTEP_Out(1483) <= \<const0>\;
  LOCKSTEP_Out(1484) <= \<const0>\;
  LOCKSTEP_Out(1485) <= \<const0>\;
  LOCKSTEP_Out(1486) <= \<const0>\;
  LOCKSTEP_Out(1487) <= \<const0>\;
  LOCKSTEP_Out(1488) <= \<const0>\;
  LOCKSTEP_Out(1489) <= \<const0>\;
  LOCKSTEP_Out(1490) <= \<const0>\;
  LOCKSTEP_Out(1491) <= \<const0>\;
  LOCKSTEP_Out(1492) <= \<const0>\;
  LOCKSTEP_Out(1493) <= \<const0>\;
  LOCKSTEP_Out(1494) <= \<const0>\;
  LOCKSTEP_Out(1495) <= \<const0>\;
  LOCKSTEP_Out(1496) <= \<const0>\;
  LOCKSTEP_Out(1497) <= \<const0>\;
  LOCKSTEP_Out(1498) <= \<const0>\;
  LOCKSTEP_Out(1499) <= \<const0>\;
  LOCKSTEP_Out(1500) <= \<const0>\;
  LOCKSTEP_Out(1501) <= \<const0>\;
  LOCKSTEP_Out(1502) <= \<const0>\;
  LOCKSTEP_Out(1503) <= \<const0>\;
  LOCKSTEP_Out(1504) <= \<const0>\;
  LOCKSTEP_Out(1505) <= \<const0>\;
  LOCKSTEP_Out(1506) <= \<const0>\;
  LOCKSTEP_Out(1507) <= \<const0>\;
  LOCKSTEP_Out(1508) <= \<const0>\;
  LOCKSTEP_Out(1509) <= \<const0>\;
  LOCKSTEP_Out(1510) <= \<const0>\;
  LOCKSTEP_Out(1511) <= \<const0>\;
  LOCKSTEP_Out(1512) <= \<const0>\;
  LOCKSTEP_Out(1513) <= \<const0>\;
  LOCKSTEP_Out(1514) <= \<const0>\;
  LOCKSTEP_Out(1515) <= \<const0>\;
  LOCKSTEP_Out(1516) <= \<const0>\;
  LOCKSTEP_Out(1517) <= \<const0>\;
  LOCKSTEP_Out(1518) <= \<const0>\;
  LOCKSTEP_Out(1519) <= \<const0>\;
  LOCKSTEP_Out(1520) <= \<const0>\;
  LOCKSTEP_Out(1521) <= \<const0>\;
  LOCKSTEP_Out(1522) <= \<const0>\;
  LOCKSTEP_Out(1523) <= \<const0>\;
  LOCKSTEP_Out(1524) <= \<const0>\;
  LOCKSTEP_Out(1525) <= \<const0>\;
  LOCKSTEP_Out(1526) <= \<const0>\;
  LOCKSTEP_Out(1527) <= \<const0>\;
  LOCKSTEP_Out(1528) <= \<const0>\;
  LOCKSTEP_Out(1529) <= \<const0>\;
  LOCKSTEP_Out(1530) <= \<const0>\;
  LOCKSTEP_Out(1531) <= \<const0>\;
  LOCKSTEP_Out(1532) <= \<const0>\;
  LOCKSTEP_Out(1533) <= \<const0>\;
  LOCKSTEP_Out(1534) <= \<const0>\;
  LOCKSTEP_Out(1535) <= \<const0>\;
  LOCKSTEP_Out(1536) <= \<const0>\;
  LOCKSTEP_Out(1537) <= \<const0>\;
  LOCKSTEP_Out(1538) <= \<const0>\;
  LOCKSTEP_Out(1539) <= \<const0>\;
  LOCKSTEP_Out(1540) <= \<const0>\;
  LOCKSTEP_Out(1541) <= \<const0>\;
  LOCKSTEP_Out(1542) <= \<const0>\;
  LOCKSTEP_Out(1543) <= \<const0>\;
  LOCKSTEP_Out(1544) <= \<const0>\;
  LOCKSTEP_Out(1545) <= \<const0>\;
  LOCKSTEP_Out(1546) <= \<const0>\;
  LOCKSTEP_Out(1547) <= \<const0>\;
  LOCKSTEP_Out(1548) <= \<const0>\;
  LOCKSTEP_Out(1549) <= \<const0>\;
  LOCKSTEP_Out(1550) <= \<const0>\;
  LOCKSTEP_Out(1551) <= \<const0>\;
  LOCKSTEP_Out(1552) <= \<const0>\;
  LOCKSTEP_Out(1553) <= \<const0>\;
  LOCKSTEP_Out(1554) <= \<const0>\;
  LOCKSTEP_Out(1555) <= \<const0>\;
  LOCKSTEP_Out(1556) <= \<const0>\;
  LOCKSTEP_Out(1557) <= \<const0>\;
  LOCKSTEP_Out(1558) <= \<const0>\;
  LOCKSTEP_Out(1559) <= \<const0>\;
  LOCKSTEP_Out(1560) <= \<const0>\;
  LOCKSTEP_Out(1561) <= \<const0>\;
  LOCKSTEP_Out(1562) <= \<const0>\;
  LOCKSTEP_Out(1563) <= \<const0>\;
  LOCKSTEP_Out(1564) <= \<const0>\;
  LOCKSTEP_Out(1565) <= \<const0>\;
  LOCKSTEP_Out(1566) <= \<const0>\;
  LOCKSTEP_Out(1567) <= \<const0>\;
  LOCKSTEP_Out(1568) <= \<const0>\;
  LOCKSTEP_Out(1569) <= \<const0>\;
  LOCKSTEP_Out(1570) <= \<const0>\;
  LOCKSTEP_Out(1571) <= \<const0>\;
  LOCKSTEP_Out(1572) <= \<const0>\;
  LOCKSTEP_Out(1573) <= \<const0>\;
  LOCKSTEP_Out(1574) <= \<const0>\;
  LOCKSTEP_Out(1575) <= \<const0>\;
  LOCKSTEP_Out(1576) <= \<const0>\;
  LOCKSTEP_Out(1577) <= \<const0>\;
  LOCKSTEP_Out(1578) <= \<const0>\;
  LOCKSTEP_Out(1579) <= \<const0>\;
  LOCKSTEP_Out(1580) <= \<const0>\;
  LOCKSTEP_Out(1581) <= \<const0>\;
  LOCKSTEP_Out(1582) <= \<const0>\;
  LOCKSTEP_Out(1583) <= \<const0>\;
  LOCKSTEP_Out(1584) <= \<const0>\;
  LOCKSTEP_Out(1585) <= \<const0>\;
  LOCKSTEP_Out(1586) <= \<const0>\;
  LOCKSTEP_Out(1587) <= \<const0>\;
  LOCKSTEP_Out(1588) <= \<const0>\;
  LOCKSTEP_Out(1589) <= \<const0>\;
  LOCKSTEP_Out(1590) <= \<const0>\;
  LOCKSTEP_Out(1591) <= \<const0>\;
  LOCKSTEP_Out(1592) <= \<const0>\;
  LOCKSTEP_Out(1593) <= \<const0>\;
  LOCKSTEP_Out(1594) <= \<const0>\;
  LOCKSTEP_Out(1595) <= \<const0>\;
  LOCKSTEP_Out(1596) <= \<const0>\;
  LOCKSTEP_Out(1597) <= \<const0>\;
  LOCKSTEP_Out(1598) <= \<const0>\;
  LOCKSTEP_Out(1599) <= \<const0>\;
  LOCKSTEP_Out(1600) <= \<const0>\;
  LOCKSTEP_Out(1601) <= \<const0>\;
  LOCKSTEP_Out(1602) <= \<const0>\;
  LOCKSTEP_Out(1603) <= \<const0>\;
  LOCKSTEP_Out(1604) <= \<const0>\;
  LOCKSTEP_Out(1605) <= \<const0>\;
  LOCKSTEP_Out(1606) <= \<const0>\;
  LOCKSTEP_Out(1607) <= \<const0>\;
  LOCKSTEP_Out(1608) <= \<const0>\;
  LOCKSTEP_Out(1609) <= \<const0>\;
  LOCKSTEP_Out(1610) <= \<const0>\;
  LOCKSTEP_Out(1611) <= \<const0>\;
  LOCKSTEP_Out(1612) <= \<const0>\;
  LOCKSTEP_Out(1613) <= \<const0>\;
  LOCKSTEP_Out(1614) <= \<const0>\;
  LOCKSTEP_Out(1615) <= \<const0>\;
  LOCKSTEP_Out(1616) <= \<const0>\;
  LOCKSTEP_Out(1617) <= \<const0>\;
  LOCKSTEP_Out(1618) <= \<const0>\;
  LOCKSTEP_Out(1619) <= \<const0>\;
  LOCKSTEP_Out(1620) <= \<const0>\;
  LOCKSTEP_Out(1621) <= \<const0>\;
  LOCKSTEP_Out(1622) <= \<const0>\;
  LOCKSTEP_Out(1623) <= \<const0>\;
  LOCKSTEP_Out(1624) <= \<const0>\;
  LOCKSTEP_Out(1625) <= \<const0>\;
  LOCKSTEP_Out(1626) <= \<const0>\;
  LOCKSTEP_Out(1627) <= \<const0>\;
  LOCKSTEP_Out(1628) <= \<const0>\;
  LOCKSTEP_Out(1629) <= \<const0>\;
  LOCKSTEP_Out(1630) <= \<const0>\;
  LOCKSTEP_Out(1631) <= \<const0>\;
  LOCKSTEP_Out(1632) <= \<const0>\;
  LOCKSTEP_Out(1633) <= \<const0>\;
  LOCKSTEP_Out(1634) <= \<const0>\;
  LOCKSTEP_Out(1635) <= \<const0>\;
  LOCKSTEP_Out(1636) <= \<const0>\;
  LOCKSTEP_Out(1637) <= \<const0>\;
  LOCKSTEP_Out(1638) <= \<const0>\;
  LOCKSTEP_Out(1639) <= \<const0>\;
  LOCKSTEP_Out(1640) <= \<const0>\;
  LOCKSTEP_Out(1641) <= \<const0>\;
  LOCKSTEP_Out(1642) <= \<const0>\;
  LOCKSTEP_Out(1643) <= \<const0>\;
  LOCKSTEP_Out(1644) <= \<const0>\;
  LOCKSTEP_Out(1645) <= \<const0>\;
  LOCKSTEP_Out(1646) <= \<const0>\;
  LOCKSTEP_Out(1647) <= \<const0>\;
  LOCKSTEP_Out(1648) <= \<const0>\;
  LOCKSTEP_Out(1649) <= \<const0>\;
  LOCKSTEP_Out(1650) <= \<const0>\;
  LOCKSTEP_Out(1651) <= \<const0>\;
  LOCKSTEP_Out(1652) <= \<const0>\;
  LOCKSTEP_Out(1653) <= \<const0>\;
  LOCKSTEP_Out(1654) <= \<const0>\;
  LOCKSTEP_Out(1655) <= \<const0>\;
  LOCKSTEP_Out(1656) <= \<const0>\;
  LOCKSTEP_Out(1657) <= \<const0>\;
  LOCKSTEP_Out(1658) <= \<const0>\;
  LOCKSTEP_Out(1659) <= \<const0>\;
  LOCKSTEP_Out(1660) <= \<const0>\;
  LOCKSTEP_Out(1661) <= \<const0>\;
  LOCKSTEP_Out(1662) <= \<const0>\;
  LOCKSTEP_Out(1663) <= \<const0>\;
  LOCKSTEP_Out(1664) <= \<const0>\;
  LOCKSTEP_Out(1665) <= \<const0>\;
  LOCKSTEP_Out(1666) <= \<const0>\;
  LOCKSTEP_Out(1667) <= \<const0>\;
  LOCKSTEP_Out(1668) <= \<const0>\;
  LOCKSTEP_Out(1669) <= \<const0>\;
  LOCKSTEP_Out(1670) <= \<const0>\;
  LOCKSTEP_Out(1671) <= \<const0>\;
  LOCKSTEP_Out(1672) <= \<const0>\;
  LOCKSTEP_Out(1673) <= \<const0>\;
  LOCKSTEP_Out(1674) <= \<const0>\;
  LOCKSTEP_Out(1675) <= \<const0>\;
  LOCKSTEP_Out(1676) <= \<const0>\;
  LOCKSTEP_Out(1677) <= \<const0>\;
  LOCKSTEP_Out(1678) <= \<const0>\;
  LOCKSTEP_Out(1679) <= \<const0>\;
  LOCKSTEP_Out(1680) <= \<const0>\;
  LOCKSTEP_Out(1681) <= \<const0>\;
  LOCKSTEP_Out(1682) <= \<const0>\;
  LOCKSTEP_Out(1683) <= \<const0>\;
  LOCKSTEP_Out(1684) <= \<const0>\;
  LOCKSTEP_Out(1685) <= \<const0>\;
  LOCKSTEP_Out(1686) <= \<const0>\;
  LOCKSTEP_Out(1687) <= \<const0>\;
  LOCKSTEP_Out(1688) <= \<const0>\;
  LOCKSTEP_Out(1689) <= \<const0>\;
  LOCKSTEP_Out(1690) <= \<const0>\;
  LOCKSTEP_Out(1691) <= \<const0>\;
  LOCKSTEP_Out(1692) <= \<const0>\;
  LOCKSTEP_Out(1693) <= \<const0>\;
  LOCKSTEP_Out(1694) <= \<const0>\;
  LOCKSTEP_Out(1695) <= \<const0>\;
  LOCKSTEP_Out(1696) <= \<const0>\;
  LOCKSTEP_Out(1697) <= \<const0>\;
  LOCKSTEP_Out(1698) <= \<const0>\;
  LOCKSTEP_Out(1699) <= \<const0>\;
  LOCKSTEP_Out(1700) <= \<const0>\;
  LOCKSTEP_Out(1701) <= \<const0>\;
  LOCKSTEP_Out(1702) <= \<const0>\;
  LOCKSTEP_Out(1703) <= \<const0>\;
  LOCKSTEP_Out(1704) <= \<const0>\;
  LOCKSTEP_Out(1705) <= \<const0>\;
  LOCKSTEP_Out(1706) <= \<const0>\;
  LOCKSTEP_Out(1707) <= \<const0>\;
  LOCKSTEP_Out(1708) <= \<const0>\;
  LOCKSTEP_Out(1709) <= \<const0>\;
  LOCKSTEP_Out(1710) <= \<const0>\;
  LOCKSTEP_Out(1711) <= \<const0>\;
  LOCKSTEP_Out(1712) <= \<const0>\;
  LOCKSTEP_Out(1713) <= \<const0>\;
  LOCKSTEP_Out(1714) <= \<const0>\;
  LOCKSTEP_Out(1715) <= \<const0>\;
  LOCKSTEP_Out(1716) <= \<const0>\;
  LOCKSTEP_Out(1717) <= \<const0>\;
  LOCKSTEP_Out(1718) <= \<const0>\;
  LOCKSTEP_Out(1719) <= \<const0>\;
  LOCKSTEP_Out(1720) <= \<const0>\;
  LOCKSTEP_Out(1721) <= \<const0>\;
  LOCKSTEP_Out(1722) <= \<const0>\;
  LOCKSTEP_Out(1723) <= \<const0>\;
  LOCKSTEP_Out(1724) <= \<const0>\;
  LOCKSTEP_Out(1725) <= \<const0>\;
  LOCKSTEP_Out(1726) <= \<const0>\;
  LOCKSTEP_Out(1727) <= \<const0>\;
  LOCKSTEP_Out(1728) <= \<const0>\;
  LOCKSTEP_Out(1729) <= \<const0>\;
  LOCKSTEP_Out(1730) <= \<const0>\;
  LOCKSTEP_Out(1731) <= \<const0>\;
  LOCKSTEP_Out(1732) <= \<const0>\;
  LOCKSTEP_Out(1733) <= \<const0>\;
  LOCKSTEP_Out(1734) <= \<const0>\;
  LOCKSTEP_Out(1735) <= \<const0>\;
  LOCKSTEP_Out(1736) <= \<const0>\;
  LOCKSTEP_Out(1737) <= \<const0>\;
  LOCKSTEP_Out(1738) <= \<const0>\;
  LOCKSTEP_Out(1739) <= \<const0>\;
  LOCKSTEP_Out(1740) <= \<const0>\;
  LOCKSTEP_Out(1741) <= \<const0>\;
  LOCKSTEP_Out(1742) <= \<const0>\;
  LOCKSTEP_Out(1743) <= \<const0>\;
  LOCKSTEP_Out(1744) <= \<const0>\;
  LOCKSTEP_Out(1745) <= \<const0>\;
  LOCKSTEP_Out(1746) <= \<const0>\;
  LOCKSTEP_Out(1747) <= \<const0>\;
  LOCKSTEP_Out(1748) <= \<const0>\;
  LOCKSTEP_Out(1749) <= \<const0>\;
  LOCKSTEP_Out(1750) <= \<const0>\;
  LOCKSTEP_Out(1751) <= \<const0>\;
  LOCKSTEP_Out(1752) <= \<const0>\;
  LOCKSTEP_Out(1753) <= \<const0>\;
  LOCKSTEP_Out(1754) <= \<const0>\;
  LOCKSTEP_Out(1755) <= \<const0>\;
  LOCKSTEP_Out(1756) <= \<const0>\;
  LOCKSTEP_Out(1757) <= \<const0>\;
  LOCKSTEP_Out(1758) <= \<const0>\;
  LOCKSTEP_Out(1759) <= \<const0>\;
  LOCKSTEP_Out(1760) <= \<const0>\;
  LOCKSTEP_Out(1761) <= \<const0>\;
  LOCKSTEP_Out(1762) <= \<const0>\;
  LOCKSTEP_Out(1763) <= \<const0>\;
  LOCKSTEP_Out(1764) <= \<const0>\;
  LOCKSTEP_Out(1765) <= \<const0>\;
  LOCKSTEP_Out(1766) <= \<const0>\;
  LOCKSTEP_Out(1767) <= \<const0>\;
  LOCKSTEP_Out(1768) <= \<const0>\;
  LOCKSTEP_Out(1769) <= \<const0>\;
  LOCKSTEP_Out(1770) <= \<const0>\;
  LOCKSTEP_Out(1771) <= \<const0>\;
  LOCKSTEP_Out(1772) <= \<const0>\;
  LOCKSTEP_Out(1773) <= \<const0>\;
  LOCKSTEP_Out(1774) <= \<const0>\;
  LOCKSTEP_Out(1775) <= \<const0>\;
  LOCKSTEP_Out(1776) <= \<const0>\;
  LOCKSTEP_Out(1777) <= \<const0>\;
  LOCKSTEP_Out(1778) <= \<const0>\;
  LOCKSTEP_Out(1779) <= \<const0>\;
  LOCKSTEP_Out(1780) <= \<const0>\;
  LOCKSTEP_Out(1781) <= \<const0>\;
  LOCKSTEP_Out(1782) <= \<const0>\;
  LOCKSTEP_Out(1783) <= \<const0>\;
  LOCKSTEP_Out(1784) <= \<const0>\;
  LOCKSTEP_Out(1785) <= \<const0>\;
  LOCKSTEP_Out(1786) <= \<const0>\;
  LOCKSTEP_Out(1787) <= \<const0>\;
  LOCKSTEP_Out(1788) <= \<const0>\;
  LOCKSTEP_Out(1789) <= \<const0>\;
  LOCKSTEP_Out(1790) <= \<const0>\;
  LOCKSTEP_Out(1791) <= \<const0>\;
  LOCKSTEP_Out(1792) <= \<const0>\;
  LOCKSTEP_Out(1793) <= \<const0>\;
  LOCKSTEP_Out(1794) <= \<const0>\;
  LOCKSTEP_Out(1795) <= \<const0>\;
  LOCKSTEP_Out(1796) <= \<const0>\;
  LOCKSTEP_Out(1797) <= \<const0>\;
  LOCKSTEP_Out(1798) <= \<const0>\;
  LOCKSTEP_Out(1799) <= \<const0>\;
  LOCKSTEP_Out(1800) <= \<const0>\;
  LOCKSTEP_Out(1801) <= \<const0>\;
  LOCKSTEP_Out(1802) <= \<const0>\;
  LOCKSTEP_Out(1803) <= \<const0>\;
  LOCKSTEP_Out(1804) <= \<const0>\;
  LOCKSTEP_Out(1805) <= \<const0>\;
  LOCKSTEP_Out(1806) <= \<const0>\;
  LOCKSTEP_Out(1807) <= \<const0>\;
  LOCKSTEP_Out(1808) <= \<const0>\;
  LOCKSTEP_Out(1809) <= \<const0>\;
  LOCKSTEP_Out(1810) <= \<const0>\;
  LOCKSTEP_Out(1811) <= \<const0>\;
  LOCKSTEP_Out(1812) <= \<const0>\;
  LOCKSTEP_Out(1813) <= \<const0>\;
  LOCKSTEP_Out(1814) <= \<const0>\;
  LOCKSTEP_Out(1815) <= \<const0>\;
  LOCKSTEP_Out(1816) <= \<const0>\;
  LOCKSTEP_Out(1817) <= \<const0>\;
  LOCKSTEP_Out(1818) <= \<const0>\;
  LOCKSTEP_Out(1819) <= \<const0>\;
  LOCKSTEP_Out(1820) <= \<const0>\;
  LOCKSTEP_Out(1821) <= \<const0>\;
  LOCKSTEP_Out(1822) <= \<const0>\;
  LOCKSTEP_Out(1823) <= \<const0>\;
  LOCKSTEP_Out(1824) <= \<const0>\;
  LOCKSTEP_Out(1825) <= \<const0>\;
  LOCKSTEP_Out(1826) <= \<const0>\;
  LOCKSTEP_Out(1827) <= \<const0>\;
  LOCKSTEP_Out(1828) <= \<const0>\;
  LOCKSTEP_Out(1829) <= \<const0>\;
  LOCKSTEP_Out(1830) <= \<const0>\;
  LOCKSTEP_Out(1831) <= \<const0>\;
  LOCKSTEP_Out(1832) <= \<const0>\;
  LOCKSTEP_Out(1833) <= \<const0>\;
  LOCKSTEP_Out(1834) <= \<const0>\;
  LOCKSTEP_Out(1835) <= \<const0>\;
  LOCKSTEP_Out(1836) <= \<const0>\;
  LOCKSTEP_Out(1837) <= \<const0>\;
  LOCKSTEP_Out(1838) <= \<const0>\;
  LOCKSTEP_Out(1839) <= \<const0>\;
  LOCKSTEP_Out(1840) <= \<const0>\;
  LOCKSTEP_Out(1841) <= \<const0>\;
  LOCKSTEP_Out(1842) <= \<const0>\;
  LOCKSTEP_Out(1843) <= \<const0>\;
  LOCKSTEP_Out(1844) <= \<const0>\;
  LOCKSTEP_Out(1845) <= \<const0>\;
  LOCKSTEP_Out(1846) <= \<const0>\;
  LOCKSTEP_Out(1847) <= \<const0>\;
  LOCKSTEP_Out(1848) <= \<const0>\;
  LOCKSTEP_Out(1849) <= \<const0>\;
  LOCKSTEP_Out(1850) <= \<const0>\;
  LOCKSTEP_Out(1851) <= \<const0>\;
  LOCKSTEP_Out(1852) <= \<const0>\;
  LOCKSTEP_Out(1853) <= \<const0>\;
  LOCKSTEP_Out(1854) <= \<const0>\;
  LOCKSTEP_Out(1855) <= \<const0>\;
  LOCKSTEP_Out(1856) <= \<const0>\;
  LOCKSTEP_Out(1857) <= \<const0>\;
  LOCKSTEP_Out(1858) <= \<const0>\;
  LOCKSTEP_Out(1859) <= \<const0>\;
  LOCKSTEP_Out(1860) <= \<const0>\;
  LOCKSTEP_Out(1861) <= \<const0>\;
  LOCKSTEP_Out(1862) <= \<const0>\;
  LOCKSTEP_Out(1863) <= \<const0>\;
  LOCKSTEP_Out(1864) <= \<const0>\;
  LOCKSTEP_Out(1865) <= \<const0>\;
  LOCKSTEP_Out(1866) <= \<const0>\;
  LOCKSTEP_Out(1867) <= \<const0>\;
  LOCKSTEP_Out(1868) <= \<const0>\;
  LOCKSTEP_Out(1869) <= \<const0>\;
  LOCKSTEP_Out(1870) <= \<const0>\;
  LOCKSTEP_Out(1871) <= \<const0>\;
  LOCKSTEP_Out(1872) <= \<const0>\;
  LOCKSTEP_Out(1873) <= \<const0>\;
  LOCKSTEP_Out(1874) <= \<const0>\;
  LOCKSTEP_Out(1875) <= \<const0>\;
  LOCKSTEP_Out(1876) <= \<const0>\;
  LOCKSTEP_Out(1877) <= \<const0>\;
  LOCKSTEP_Out(1878) <= \<const0>\;
  LOCKSTEP_Out(1879) <= \<const0>\;
  LOCKSTEP_Out(1880) <= \<const0>\;
  LOCKSTEP_Out(1881) <= \<const0>\;
  LOCKSTEP_Out(1882) <= \<const0>\;
  LOCKSTEP_Out(1883) <= \<const0>\;
  LOCKSTEP_Out(1884) <= \<const0>\;
  LOCKSTEP_Out(1885) <= \<const0>\;
  LOCKSTEP_Out(1886) <= \<const0>\;
  LOCKSTEP_Out(1887) <= \<const0>\;
  LOCKSTEP_Out(1888) <= \<const0>\;
  LOCKSTEP_Out(1889) <= \<const0>\;
  LOCKSTEP_Out(1890) <= \<const0>\;
  LOCKSTEP_Out(1891) <= \<const0>\;
  LOCKSTEP_Out(1892) <= \<const0>\;
  LOCKSTEP_Out(1893) <= \<const0>\;
  LOCKSTEP_Out(1894) <= \<const0>\;
  LOCKSTEP_Out(1895) <= \<const0>\;
  LOCKSTEP_Out(1896) <= \<const0>\;
  LOCKSTEP_Out(1897) <= \<const0>\;
  LOCKSTEP_Out(1898) <= \<const0>\;
  LOCKSTEP_Out(1899) <= \<const0>\;
  LOCKSTEP_Out(1900) <= \<const0>\;
  LOCKSTEP_Out(1901) <= \<const0>\;
  LOCKSTEP_Out(1902) <= \<const0>\;
  LOCKSTEP_Out(1903) <= \<const0>\;
  LOCKSTEP_Out(1904) <= \<const0>\;
  LOCKSTEP_Out(1905) <= \<const0>\;
  LOCKSTEP_Out(1906) <= \<const0>\;
  LOCKSTEP_Out(1907) <= \<const0>\;
  LOCKSTEP_Out(1908) <= \<const0>\;
  LOCKSTEP_Out(1909) <= \<const0>\;
  LOCKSTEP_Out(1910) <= \<const0>\;
  LOCKSTEP_Out(1911) <= \<const0>\;
  LOCKSTEP_Out(1912) <= \<const0>\;
  LOCKSTEP_Out(1913) <= \<const0>\;
  LOCKSTEP_Out(1914) <= \<const0>\;
  LOCKSTEP_Out(1915) <= \<const0>\;
  LOCKSTEP_Out(1916) <= \<const0>\;
  LOCKSTEP_Out(1917) <= \<const0>\;
  LOCKSTEP_Out(1918) <= \<const0>\;
  LOCKSTEP_Out(1919) <= \<const0>\;
  LOCKSTEP_Out(1920) <= \<const0>\;
  LOCKSTEP_Out(1921) <= \<const0>\;
  LOCKSTEP_Out(1922) <= \<const0>\;
  LOCKSTEP_Out(1923) <= \<const0>\;
  LOCKSTEP_Out(1924) <= \<const0>\;
  LOCKSTEP_Out(1925) <= \<const0>\;
  LOCKSTEP_Out(1926) <= \<const0>\;
  LOCKSTEP_Out(1927) <= \<const0>\;
  LOCKSTEP_Out(1928) <= \<const0>\;
  LOCKSTEP_Out(1929) <= \<const0>\;
  LOCKSTEP_Out(1930) <= \<const0>\;
  LOCKSTEP_Out(1931) <= \<const0>\;
  LOCKSTEP_Out(1932) <= \<const0>\;
  LOCKSTEP_Out(1933) <= \<const0>\;
  LOCKSTEP_Out(1934) <= \<const0>\;
  LOCKSTEP_Out(1935) <= \<const0>\;
  LOCKSTEP_Out(1936) <= \<const0>\;
  LOCKSTEP_Out(1937) <= \<const0>\;
  LOCKSTEP_Out(1938) <= \<const0>\;
  LOCKSTEP_Out(1939) <= \<const0>\;
  LOCKSTEP_Out(1940) <= \<const0>\;
  LOCKSTEP_Out(1941) <= \<const0>\;
  LOCKSTEP_Out(1942) <= \<const0>\;
  LOCKSTEP_Out(1943) <= \<const0>\;
  LOCKSTEP_Out(1944) <= \<const0>\;
  LOCKSTEP_Out(1945) <= \<const0>\;
  LOCKSTEP_Out(1946) <= \<const0>\;
  LOCKSTEP_Out(1947) <= \<const0>\;
  LOCKSTEP_Out(1948) <= \<const0>\;
  LOCKSTEP_Out(1949) <= \<const0>\;
  LOCKSTEP_Out(1950) <= \<const0>\;
  LOCKSTEP_Out(1951) <= \<const0>\;
  LOCKSTEP_Out(1952) <= \<const0>\;
  LOCKSTEP_Out(1953) <= \<const0>\;
  LOCKSTEP_Out(1954) <= \<const0>\;
  LOCKSTEP_Out(1955) <= \<const0>\;
  LOCKSTEP_Out(1956) <= \<const0>\;
  LOCKSTEP_Out(1957) <= \<const0>\;
  LOCKSTEP_Out(1958) <= \<const0>\;
  LOCKSTEP_Out(1959) <= \<const0>\;
  LOCKSTEP_Out(1960) <= \<const0>\;
  LOCKSTEP_Out(1961) <= \<const0>\;
  LOCKSTEP_Out(1962) <= \<const0>\;
  LOCKSTEP_Out(1963) <= \<const0>\;
  LOCKSTEP_Out(1964) <= \<const0>\;
  LOCKSTEP_Out(1965) <= \<const0>\;
  LOCKSTEP_Out(1966) <= \<const0>\;
  LOCKSTEP_Out(1967) <= \<const0>\;
  LOCKSTEP_Out(1968) <= \<const0>\;
  LOCKSTEP_Out(1969) <= \<const0>\;
  LOCKSTEP_Out(1970) <= \<const0>\;
  LOCKSTEP_Out(1971) <= \<const0>\;
  LOCKSTEP_Out(1972) <= \<const0>\;
  LOCKSTEP_Out(1973) <= \<const0>\;
  LOCKSTEP_Out(1974) <= \<const0>\;
  LOCKSTEP_Out(1975) <= \<const0>\;
  LOCKSTEP_Out(1976) <= \<const0>\;
  LOCKSTEP_Out(1977) <= \<const0>\;
  LOCKSTEP_Out(1978) <= \<const0>\;
  LOCKSTEP_Out(1979) <= \<const0>\;
  LOCKSTEP_Out(1980) <= \<const0>\;
  LOCKSTEP_Out(1981) <= \<const0>\;
  LOCKSTEP_Out(1982) <= \<const0>\;
  LOCKSTEP_Out(1983) <= \<const0>\;
  LOCKSTEP_Out(1984) <= \<const0>\;
  LOCKSTEP_Out(1985) <= \<const0>\;
  LOCKSTEP_Out(1986) <= \<const0>\;
  LOCKSTEP_Out(1987) <= \<const0>\;
  LOCKSTEP_Out(1988) <= \<const0>\;
  LOCKSTEP_Out(1989) <= \<const0>\;
  LOCKSTEP_Out(1990) <= \<const0>\;
  LOCKSTEP_Out(1991) <= \<const0>\;
  LOCKSTEP_Out(1992) <= \<const0>\;
  LOCKSTEP_Out(1993) <= \<const0>\;
  LOCKSTEP_Out(1994) <= \<const0>\;
  LOCKSTEP_Out(1995) <= \<const0>\;
  LOCKSTEP_Out(1996) <= \<const0>\;
  LOCKSTEP_Out(1997) <= \<const0>\;
  LOCKSTEP_Out(1998) <= \<const0>\;
  LOCKSTEP_Out(1999) <= \<const0>\;
  LOCKSTEP_Out(2000) <= \<const0>\;
  LOCKSTEP_Out(2001) <= \<const0>\;
  LOCKSTEP_Out(2002) <= \<const0>\;
  LOCKSTEP_Out(2003) <= \<const0>\;
  LOCKSTEP_Out(2004) <= \<const0>\;
  LOCKSTEP_Out(2005) <= \<const0>\;
  LOCKSTEP_Out(2006) <= \<const0>\;
  LOCKSTEP_Out(2007) <= \<const0>\;
  LOCKSTEP_Out(2008) <= \<const0>\;
  LOCKSTEP_Out(2009) <= \<const0>\;
  LOCKSTEP_Out(2010) <= \<const0>\;
  LOCKSTEP_Out(2011) <= \<const0>\;
  LOCKSTEP_Out(2012) <= \<const0>\;
  LOCKSTEP_Out(2013) <= \<const0>\;
  LOCKSTEP_Out(2014) <= \<const0>\;
  LOCKSTEP_Out(2015) <= \<const0>\;
  LOCKSTEP_Out(2016) <= \<const0>\;
  LOCKSTEP_Out(2017) <= \<const0>\;
  LOCKSTEP_Out(2018) <= \<const0>\;
  LOCKSTEP_Out(2019) <= \<const0>\;
  LOCKSTEP_Out(2020) <= \<const0>\;
  LOCKSTEP_Out(2021) <= \<const0>\;
  LOCKSTEP_Out(2022) <= \<const0>\;
  LOCKSTEP_Out(2023) <= \<const0>\;
  LOCKSTEP_Out(2024) <= \<const0>\;
  LOCKSTEP_Out(2025) <= \<const0>\;
  LOCKSTEP_Out(2026) <= \<const0>\;
  LOCKSTEP_Out(2027) <= \<const0>\;
  LOCKSTEP_Out(2028) <= \<const0>\;
  LOCKSTEP_Out(2029) <= \<const0>\;
  LOCKSTEP_Out(2030) <= \<const0>\;
  LOCKSTEP_Out(2031) <= \<const0>\;
  LOCKSTEP_Out(2032) <= \<const0>\;
  LOCKSTEP_Out(2033) <= \<const0>\;
  LOCKSTEP_Out(2034) <= \<const0>\;
  LOCKSTEP_Out(2035) <= \<const0>\;
  LOCKSTEP_Out(2036) <= \<const0>\;
  LOCKSTEP_Out(2037) <= \<const0>\;
  LOCKSTEP_Out(2038) <= \<const0>\;
  LOCKSTEP_Out(2039) <= \<const0>\;
  LOCKSTEP_Out(2040) <= \<const0>\;
  LOCKSTEP_Out(2041) <= \<const0>\;
  LOCKSTEP_Out(2042) <= \<const0>\;
  LOCKSTEP_Out(2043) <= \<const0>\;
  LOCKSTEP_Out(2044) <= \<const0>\;
  LOCKSTEP_Out(2045) <= \<const0>\;
  LOCKSTEP_Out(2046) <= \<const0>\;
  LOCKSTEP_Out(2047) <= \<const0>\;
  LOCKSTEP_Out(2048) <= \<const0>\;
  LOCKSTEP_Out(2049) <= \<const0>\;
  LOCKSTEP_Out(2050) <= \<const0>\;
  LOCKSTEP_Out(2051) <= \<const0>\;
  LOCKSTEP_Out(2052) <= \<const0>\;
  LOCKSTEP_Out(2053) <= \<const0>\;
  LOCKSTEP_Out(2054) <= \<const0>\;
  LOCKSTEP_Out(2055) <= \<const0>\;
  LOCKSTEP_Out(2056) <= \<const0>\;
  LOCKSTEP_Out(2057) <= \<const0>\;
  LOCKSTEP_Out(2058) <= \<const0>\;
  LOCKSTEP_Out(2059) <= \<const0>\;
  LOCKSTEP_Out(2060) <= \<const0>\;
  LOCKSTEP_Out(2061) <= \<const0>\;
  LOCKSTEP_Out(2062) <= \<const0>\;
  LOCKSTEP_Out(2063) <= \<const0>\;
  LOCKSTEP_Out(2064) <= \<const0>\;
  LOCKSTEP_Out(2065) <= \<const0>\;
  LOCKSTEP_Out(2066) <= \<const0>\;
  LOCKSTEP_Out(2067) <= \<const0>\;
  LOCKSTEP_Out(2068) <= \<const0>\;
  LOCKSTEP_Out(2069) <= \<const0>\;
  LOCKSTEP_Out(2070) <= \<const0>\;
  LOCKSTEP_Out(2071) <= \<const0>\;
  LOCKSTEP_Out(2072) <= \<const0>\;
  LOCKSTEP_Out(2073) <= \<const0>\;
  LOCKSTEP_Out(2074) <= \<const0>\;
  LOCKSTEP_Out(2075) <= \<const0>\;
  LOCKSTEP_Out(2076) <= \<const0>\;
  LOCKSTEP_Out(2077) <= \<const0>\;
  LOCKSTEP_Out(2078) <= \<const0>\;
  LOCKSTEP_Out(2079) <= \<const0>\;
  LOCKSTEP_Out(2080) <= \<const0>\;
  LOCKSTEP_Out(2081) <= \<const0>\;
  LOCKSTEP_Out(2082) <= \<const0>\;
  LOCKSTEP_Out(2083) <= \<const0>\;
  LOCKSTEP_Out(2084) <= \<const0>\;
  LOCKSTEP_Out(2085) <= \<const0>\;
  LOCKSTEP_Out(2086) <= \<const0>\;
  LOCKSTEP_Out(2087) <= \<const0>\;
  LOCKSTEP_Out(2088) <= \<const0>\;
  LOCKSTEP_Out(2089) <= \<const0>\;
  LOCKSTEP_Out(2090) <= \<const0>\;
  LOCKSTEP_Out(2091) <= \<const0>\;
  LOCKSTEP_Out(2092) <= \<const0>\;
  LOCKSTEP_Out(2093) <= \<const0>\;
  LOCKSTEP_Out(2094) <= \<const0>\;
  LOCKSTEP_Out(2095) <= \<const0>\;
  LOCKSTEP_Out(2096) <= \<const0>\;
  LOCKSTEP_Out(2097) <= \<const0>\;
  LOCKSTEP_Out(2098) <= \<const0>\;
  LOCKSTEP_Out(2099) <= \<const0>\;
  LOCKSTEP_Out(2100) <= \<const0>\;
  LOCKSTEP_Out(2101) <= \<const0>\;
  LOCKSTEP_Out(2102) <= \<const0>\;
  LOCKSTEP_Out(2103) <= \<const0>\;
  LOCKSTEP_Out(2104) <= \<const0>\;
  LOCKSTEP_Out(2105) <= \<const0>\;
  LOCKSTEP_Out(2106) <= \<const0>\;
  LOCKSTEP_Out(2107) <= \<const0>\;
  LOCKSTEP_Out(2108) <= \<const0>\;
  LOCKSTEP_Out(2109) <= \<const0>\;
  LOCKSTEP_Out(2110) <= \<const0>\;
  LOCKSTEP_Out(2111) <= \<const0>\;
  LOCKSTEP_Out(2112) <= \<const0>\;
  LOCKSTEP_Out(2113) <= \<const0>\;
  LOCKSTEP_Out(2114) <= \<const0>\;
  LOCKSTEP_Out(2115) <= \<const0>\;
  LOCKSTEP_Out(2116) <= \<const0>\;
  LOCKSTEP_Out(2117) <= \<const0>\;
  LOCKSTEP_Out(2118) <= \<const0>\;
  LOCKSTEP_Out(2119) <= \<const0>\;
  LOCKSTEP_Out(2120) <= \<const0>\;
  LOCKSTEP_Out(2121) <= \<const0>\;
  LOCKSTEP_Out(2122) <= \<const0>\;
  LOCKSTEP_Out(2123) <= \<const0>\;
  LOCKSTEP_Out(2124) <= \<const0>\;
  LOCKSTEP_Out(2125) <= \<const0>\;
  LOCKSTEP_Out(2126) <= \<const0>\;
  LOCKSTEP_Out(2127) <= \<const0>\;
  LOCKSTEP_Out(2128) <= \<const0>\;
  LOCKSTEP_Out(2129) <= \<const0>\;
  LOCKSTEP_Out(2130) <= \<const0>\;
  LOCKSTEP_Out(2131) <= \<const0>\;
  LOCKSTEP_Out(2132) <= \<const0>\;
  LOCKSTEP_Out(2133) <= \<const0>\;
  LOCKSTEP_Out(2134) <= \<const0>\;
  LOCKSTEP_Out(2135) <= \<const0>\;
  LOCKSTEP_Out(2136) <= \<const0>\;
  LOCKSTEP_Out(2137) <= \<const0>\;
  LOCKSTEP_Out(2138) <= \<const0>\;
  LOCKSTEP_Out(2139) <= \<const0>\;
  LOCKSTEP_Out(2140) <= \<const0>\;
  LOCKSTEP_Out(2141) <= \<const0>\;
  LOCKSTEP_Out(2142) <= \<const0>\;
  LOCKSTEP_Out(2143) <= \<const0>\;
  LOCKSTEP_Out(2144) <= \<const0>\;
  LOCKSTEP_Out(2145) <= \<const0>\;
  LOCKSTEP_Out(2146) <= \<const0>\;
  LOCKSTEP_Out(2147) <= \<const0>\;
  LOCKSTEP_Out(2148) <= \<const0>\;
  LOCKSTEP_Out(2149) <= \<const0>\;
  LOCKSTEP_Out(2150) <= \<const0>\;
  LOCKSTEP_Out(2151) <= \<const0>\;
  LOCKSTEP_Out(2152) <= \<const0>\;
  LOCKSTEP_Out(2153) <= \<const0>\;
  LOCKSTEP_Out(2154) <= \<const0>\;
  LOCKSTEP_Out(2155) <= \<const0>\;
  LOCKSTEP_Out(2156) <= \<const0>\;
  LOCKSTEP_Out(2157) <= \<const0>\;
  LOCKSTEP_Out(2158) <= \<const0>\;
  LOCKSTEP_Out(2159) <= \<const0>\;
  LOCKSTEP_Out(2160) <= \<const0>\;
  LOCKSTEP_Out(2161) <= \<const0>\;
  LOCKSTEP_Out(2162) <= \<const0>\;
  LOCKSTEP_Out(2163) <= \<const0>\;
  LOCKSTEP_Out(2164) <= \<const0>\;
  LOCKSTEP_Out(2165) <= \<const0>\;
  LOCKSTEP_Out(2166) <= \<const0>\;
  LOCKSTEP_Out(2167) <= \<const0>\;
  LOCKSTEP_Out(2168) <= \<const0>\;
  LOCKSTEP_Out(2169) <= \<const0>\;
  LOCKSTEP_Out(2170) <= \<const0>\;
  LOCKSTEP_Out(2171) <= \<const0>\;
  LOCKSTEP_Out(2172) <= \<const0>\;
  LOCKSTEP_Out(2173) <= \<const0>\;
  LOCKSTEP_Out(2174) <= \<const0>\;
  LOCKSTEP_Out(2175) <= \<const0>\;
  LOCKSTEP_Out(2176) <= \<const0>\;
  LOCKSTEP_Out(2177) <= \<const0>\;
  LOCKSTEP_Out(2178) <= \<const0>\;
  LOCKSTEP_Out(2179) <= \<const0>\;
  LOCKSTEP_Out(2180) <= \<const0>\;
  LOCKSTEP_Out(2181) <= \<const0>\;
  LOCKSTEP_Out(2182) <= \<const0>\;
  LOCKSTEP_Out(2183) <= \<const0>\;
  LOCKSTEP_Out(2184) <= \<const0>\;
  LOCKSTEP_Out(2185) <= \<const0>\;
  LOCKSTEP_Out(2186) <= \<const0>\;
  LOCKSTEP_Out(2187) <= \<const0>\;
  LOCKSTEP_Out(2188) <= \<const0>\;
  LOCKSTEP_Out(2189) <= \<const0>\;
  LOCKSTEP_Out(2190) <= \<const0>\;
  LOCKSTEP_Out(2191) <= \<const0>\;
  LOCKSTEP_Out(2192) <= \<const0>\;
  LOCKSTEP_Out(2193) <= \<const0>\;
  LOCKSTEP_Out(2194) <= \<const0>\;
  LOCKSTEP_Out(2195) <= \<const0>\;
  LOCKSTEP_Out(2196) <= \<const0>\;
  LOCKSTEP_Out(2197) <= \<const0>\;
  LOCKSTEP_Out(2198) <= \<const0>\;
  LOCKSTEP_Out(2199) <= \<const0>\;
  LOCKSTEP_Out(2200) <= \<const0>\;
  LOCKSTEP_Out(2201) <= \<const0>\;
  LOCKSTEP_Out(2202) <= \<const0>\;
  LOCKSTEP_Out(2203) <= \<const0>\;
  LOCKSTEP_Out(2204) <= \<const0>\;
  LOCKSTEP_Out(2205) <= \<const0>\;
  LOCKSTEP_Out(2206) <= \<const0>\;
  LOCKSTEP_Out(2207) <= \<const0>\;
  LOCKSTEP_Out(2208) <= \<const0>\;
  LOCKSTEP_Out(2209) <= \<const0>\;
  LOCKSTEP_Out(2210) <= \<const0>\;
  LOCKSTEP_Out(2211) <= \<const0>\;
  LOCKSTEP_Out(2212) <= \<const0>\;
  LOCKSTEP_Out(2213) <= \<const0>\;
  LOCKSTEP_Out(2214) <= \<const0>\;
  LOCKSTEP_Out(2215) <= \<const0>\;
  LOCKSTEP_Out(2216) <= \<const0>\;
  LOCKSTEP_Out(2217) <= \<const0>\;
  LOCKSTEP_Out(2218) <= \<const0>\;
  LOCKSTEP_Out(2219) <= \<const0>\;
  LOCKSTEP_Out(2220) <= \<const0>\;
  LOCKSTEP_Out(2221) <= \<const0>\;
  LOCKSTEP_Out(2222) <= \<const0>\;
  LOCKSTEP_Out(2223) <= \<const0>\;
  LOCKSTEP_Out(2224) <= \<const0>\;
  LOCKSTEP_Out(2225) <= \<const0>\;
  LOCKSTEP_Out(2226) <= \<const0>\;
  LOCKSTEP_Out(2227) <= \<const0>\;
  LOCKSTEP_Out(2228) <= \<const0>\;
  LOCKSTEP_Out(2229) <= \<const0>\;
  LOCKSTEP_Out(2230) <= \<const0>\;
  LOCKSTEP_Out(2231) <= \<const0>\;
  LOCKSTEP_Out(2232) <= \<const0>\;
  LOCKSTEP_Out(2233) <= \<const0>\;
  LOCKSTEP_Out(2234) <= \<const0>\;
  LOCKSTEP_Out(2235) <= \<const0>\;
  LOCKSTEP_Out(2236) <= \<const0>\;
  LOCKSTEP_Out(2237) <= \<const0>\;
  LOCKSTEP_Out(2238) <= \<const0>\;
  LOCKSTEP_Out(2239) <= \<const0>\;
  LOCKSTEP_Out(2240) <= \<const0>\;
  LOCKSTEP_Out(2241) <= \<const0>\;
  LOCKSTEP_Out(2242) <= \<const0>\;
  LOCKSTEP_Out(2243) <= \<const0>\;
  LOCKSTEP_Out(2244) <= \<const0>\;
  LOCKSTEP_Out(2245) <= \<const0>\;
  LOCKSTEP_Out(2246) <= \<const0>\;
  LOCKSTEP_Out(2247) <= \<const0>\;
  LOCKSTEP_Out(2248) <= \<const0>\;
  LOCKSTEP_Out(2249) <= \<const0>\;
  LOCKSTEP_Out(2250) <= \<const0>\;
  LOCKSTEP_Out(2251) <= \<const0>\;
  LOCKSTEP_Out(2252) <= \<const0>\;
  LOCKSTEP_Out(2253) <= \<const0>\;
  LOCKSTEP_Out(2254) <= \<const0>\;
  LOCKSTEP_Out(2255) <= \<const0>\;
  LOCKSTEP_Out(2256) <= \<const0>\;
  LOCKSTEP_Out(2257) <= \<const0>\;
  LOCKSTEP_Out(2258) <= \<const0>\;
  LOCKSTEP_Out(2259) <= \<const0>\;
  LOCKSTEP_Out(2260) <= \<const0>\;
  LOCKSTEP_Out(2261) <= \<const0>\;
  LOCKSTEP_Out(2262) <= \<const0>\;
  LOCKSTEP_Out(2263) <= \<const0>\;
  LOCKSTEP_Out(2264) <= \<const0>\;
  LOCKSTEP_Out(2265) <= \<const0>\;
  LOCKSTEP_Out(2266) <= \<const0>\;
  LOCKSTEP_Out(2267) <= \<const0>\;
  LOCKSTEP_Out(2268) <= \<const0>\;
  LOCKSTEP_Out(2269) <= \<const0>\;
  LOCKSTEP_Out(2270) <= \<const0>\;
  LOCKSTEP_Out(2271) <= \<const0>\;
  LOCKSTEP_Out(2272) <= \<const0>\;
  LOCKSTEP_Out(2273) <= \<const0>\;
  LOCKSTEP_Out(2274) <= \<const0>\;
  LOCKSTEP_Out(2275) <= \<const0>\;
  LOCKSTEP_Out(2276) <= \<const0>\;
  LOCKSTEP_Out(2277) <= \<const0>\;
  LOCKSTEP_Out(2278) <= \<const0>\;
  LOCKSTEP_Out(2279) <= \<const0>\;
  LOCKSTEP_Out(2280) <= \<const0>\;
  LOCKSTEP_Out(2281) <= \<const0>\;
  LOCKSTEP_Out(2282) <= \<const0>\;
  LOCKSTEP_Out(2283) <= \<const0>\;
  LOCKSTEP_Out(2284) <= \<const0>\;
  LOCKSTEP_Out(2285) <= \<const0>\;
  LOCKSTEP_Out(2286) <= \<const0>\;
  LOCKSTEP_Out(2287) <= \<const0>\;
  LOCKSTEP_Out(2288) <= \<const0>\;
  LOCKSTEP_Out(2289) <= \<const0>\;
  LOCKSTEP_Out(2290) <= \<const0>\;
  LOCKSTEP_Out(2291) <= \<const0>\;
  LOCKSTEP_Out(2292) <= \<const0>\;
  LOCKSTEP_Out(2293) <= \<const0>\;
  LOCKSTEP_Out(2294) <= \<const0>\;
  LOCKSTEP_Out(2295) <= \<const0>\;
  LOCKSTEP_Out(2296) <= \<const0>\;
  LOCKSTEP_Out(2297) <= \<const0>\;
  LOCKSTEP_Out(2298) <= \<const0>\;
  LOCKSTEP_Out(2299) <= \<const0>\;
  LOCKSTEP_Out(2300) <= \<const0>\;
  LOCKSTEP_Out(2301) <= \<const0>\;
  LOCKSTEP_Out(2302) <= \<const0>\;
  LOCKSTEP_Out(2303) <= \<const0>\;
  LOCKSTEP_Out(2304) <= \<const0>\;
  LOCKSTEP_Out(2305) <= \<const0>\;
  LOCKSTEP_Out(2306) <= \<const0>\;
  LOCKSTEP_Out(2307) <= \<const0>\;
  LOCKSTEP_Out(2308) <= \<const0>\;
  LOCKSTEP_Out(2309) <= \<const0>\;
  LOCKSTEP_Out(2310) <= \<const0>\;
  LOCKSTEP_Out(2311) <= \<const0>\;
  LOCKSTEP_Out(2312) <= \<const0>\;
  LOCKSTEP_Out(2313) <= \<const0>\;
  LOCKSTEP_Out(2314) <= \<const0>\;
  LOCKSTEP_Out(2315) <= \<const0>\;
  LOCKSTEP_Out(2316) <= \<const0>\;
  LOCKSTEP_Out(2317) <= \<const0>\;
  LOCKSTEP_Out(2318) <= \<const0>\;
  LOCKSTEP_Out(2319) <= \<const0>\;
  LOCKSTEP_Out(2320) <= \<const0>\;
  LOCKSTEP_Out(2321) <= \<const0>\;
  LOCKSTEP_Out(2322) <= \<const0>\;
  LOCKSTEP_Out(2323) <= \<const0>\;
  LOCKSTEP_Out(2324) <= \<const0>\;
  LOCKSTEP_Out(2325) <= \<const0>\;
  LOCKSTEP_Out(2326) <= \<const0>\;
  LOCKSTEP_Out(2327) <= \<const0>\;
  LOCKSTEP_Out(2328) <= \<const0>\;
  LOCKSTEP_Out(2329) <= \<const0>\;
  LOCKSTEP_Out(2330) <= \<const0>\;
  LOCKSTEP_Out(2331) <= \<const0>\;
  LOCKSTEP_Out(2332) <= \<const0>\;
  LOCKSTEP_Out(2333) <= \<const0>\;
  LOCKSTEP_Out(2334) <= \<const0>\;
  LOCKSTEP_Out(2335) <= \<const0>\;
  LOCKSTEP_Out(2336) <= \<const0>\;
  LOCKSTEP_Out(2337) <= \<const0>\;
  LOCKSTEP_Out(2338) <= \<const0>\;
  LOCKSTEP_Out(2339) <= \<const0>\;
  LOCKSTEP_Out(2340) <= \<const0>\;
  LOCKSTEP_Out(2341) <= \<const0>\;
  LOCKSTEP_Out(2342) <= \<const0>\;
  LOCKSTEP_Out(2343) <= \<const0>\;
  LOCKSTEP_Out(2344) <= \<const0>\;
  LOCKSTEP_Out(2345) <= \<const0>\;
  LOCKSTEP_Out(2346) <= \<const0>\;
  LOCKSTEP_Out(2347) <= \<const0>\;
  LOCKSTEP_Out(2348) <= \<const0>\;
  LOCKSTEP_Out(2349) <= \<const0>\;
  LOCKSTEP_Out(2350) <= \<const0>\;
  LOCKSTEP_Out(2351) <= \<const0>\;
  LOCKSTEP_Out(2352) <= \<const0>\;
  LOCKSTEP_Out(2353) <= \<const0>\;
  LOCKSTEP_Out(2354) <= \<const0>\;
  LOCKSTEP_Out(2355) <= \<const0>\;
  LOCKSTEP_Out(2356) <= \<const0>\;
  LOCKSTEP_Out(2357) <= \<const0>\;
  LOCKSTEP_Out(2358) <= \<const0>\;
  LOCKSTEP_Out(2359) <= \<const0>\;
  LOCKSTEP_Out(2360) <= \<const0>\;
  LOCKSTEP_Out(2361) <= \<const0>\;
  LOCKSTEP_Out(2362) <= \<const0>\;
  LOCKSTEP_Out(2363) <= \<const0>\;
  LOCKSTEP_Out(2364) <= \<const0>\;
  LOCKSTEP_Out(2365) <= \<const0>\;
  LOCKSTEP_Out(2366) <= \<const0>\;
  LOCKSTEP_Out(2367) <= \<const0>\;
  LOCKSTEP_Out(2368) <= \<const0>\;
  LOCKSTEP_Out(2369) <= \<const0>\;
  LOCKSTEP_Out(2370) <= \<const0>\;
  LOCKSTEP_Out(2371) <= \<const0>\;
  LOCKSTEP_Out(2372) <= \<const0>\;
  LOCKSTEP_Out(2373) <= \<const0>\;
  LOCKSTEP_Out(2374) <= \<const0>\;
  LOCKSTEP_Out(2375) <= \<const0>\;
  LOCKSTEP_Out(2376) <= \<const0>\;
  LOCKSTEP_Out(2377) <= \<const0>\;
  LOCKSTEP_Out(2378) <= \<const0>\;
  LOCKSTEP_Out(2379) <= \<const0>\;
  LOCKSTEP_Out(2380) <= \<const0>\;
  LOCKSTEP_Out(2381) <= \<const0>\;
  LOCKSTEP_Out(2382) <= \<const0>\;
  LOCKSTEP_Out(2383) <= \<const0>\;
  LOCKSTEP_Out(2384) <= \<const0>\;
  LOCKSTEP_Out(2385) <= \<const0>\;
  LOCKSTEP_Out(2386) <= \<const0>\;
  LOCKSTEP_Out(2387) <= \<const0>\;
  LOCKSTEP_Out(2388) <= \<const0>\;
  LOCKSTEP_Out(2389) <= \<const0>\;
  LOCKSTEP_Out(2390) <= \<const0>\;
  LOCKSTEP_Out(2391) <= \<const0>\;
  LOCKSTEP_Out(2392) <= \<const0>\;
  LOCKSTEP_Out(2393) <= \<const0>\;
  LOCKSTEP_Out(2394) <= \<const0>\;
  LOCKSTEP_Out(2395) <= \<const0>\;
  LOCKSTEP_Out(2396) <= \<const0>\;
  LOCKSTEP_Out(2397) <= \<const0>\;
  LOCKSTEP_Out(2398) <= \<const0>\;
  LOCKSTEP_Out(2399) <= \<const0>\;
  LOCKSTEP_Out(2400) <= \<const0>\;
  LOCKSTEP_Out(2401) <= \<const0>\;
  LOCKSTEP_Out(2402) <= \<const0>\;
  LOCKSTEP_Out(2403) <= \<const0>\;
  LOCKSTEP_Out(2404) <= \<const0>\;
  LOCKSTEP_Out(2405) <= \<const0>\;
  LOCKSTEP_Out(2406) <= \<const0>\;
  LOCKSTEP_Out(2407) <= \<const0>\;
  LOCKSTEP_Out(2408) <= \<const0>\;
  LOCKSTEP_Out(2409) <= \<const0>\;
  LOCKSTEP_Out(2410) <= \<const0>\;
  LOCKSTEP_Out(2411) <= \<const0>\;
  LOCKSTEP_Out(2412) <= \<const0>\;
  LOCKSTEP_Out(2413) <= \<const0>\;
  LOCKSTEP_Out(2414) <= \<const0>\;
  LOCKSTEP_Out(2415) <= \<const0>\;
  LOCKSTEP_Out(2416) <= \<const0>\;
  LOCKSTEP_Out(2417) <= \<const0>\;
  LOCKSTEP_Out(2418) <= \<const0>\;
  LOCKSTEP_Out(2419) <= \<const0>\;
  LOCKSTEP_Out(2420) <= \<const0>\;
  LOCKSTEP_Out(2421) <= \<const0>\;
  LOCKSTEP_Out(2422) <= \<const0>\;
  LOCKSTEP_Out(2423) <= \<const0>\;
  LOCKSTEP_Out(2424) <= \<const0>\;
  LOCKSTEP_Out(2425) <= \<const0>\;
  LOCKSTEP_Out(2426) <= \<const0>\;
  LOCKSTEP_Out(2427) <= \<const0>\;
  LOCKSTEP_Out(2428) <= \<const0>\;
  LOCKSTEP_Out(2429) <= \<const0>\;
  LOCKSTEP_Out(2430) <= \<const0>\;
  LOCKSTEP_Out(2431) <= \<const0>\;
  LOCKSTEP_Out(2432) <= \<const0>\;
  LOCKSTEP_Out(2433) <= \<const0>\;
  LOCKSTEP_Out(2434) <= \<const0>\;
  LOCKSTEP_Out(2435) <= \<const0>\;
  LOCKSTEP_Out(2436) <= \<const0>\;
  LOCKSTEP_Out(2437) <= \<const0>\;
  LOCKSTEP_Out(2438) <= \<const0>\;
  LOCKSTEP_Out(2439) <= \<const0>\;
  LOCKSTEP_Out(2440) <= \<const0>\;
  LOCKSTEP_Out(2441) <= \<const0>\;
  LOCKSTEP_Out(2442) <= \<const0>\;
  LOCKSTEP_Out(2443) <= \<const0>\;
  LOCKSTEP_Out(2444) <= \<const0>\;
  LOCKSTEP_Out(2445) <= \<const0>\;
  LOCKSTEP_Out(2446) <= \<const0>\;
  LOCKSTEP_Out(2447) <= \<const0>\;
  LOCKSTEP_Out(2448) <= \<const0>\;
  LOCKSTEP_Out(2449) <= \<const0>\;
  LOCKSTEP_Out(2450) <= \<const0>\;
  LOCKSTEP_Out(2451) <= \<const0>\;
  LOCKSTEP_Out(2452) <= \<const0>\;
  LOCKSTEP_Out(2453) <= \<const0>\;
  LOCKSTEP_Out(2454) <= \<const0>\;
  LOCKSTEP_Out(2455) <= \<const0>\;
  LOCKSTEP_Out(2456) <= \<const0>\;
  LOCKSTEP_Out(2457) <= \<const0>\;
  LOCKSTEP_Out(2458) <= \<const0>\;
  LOCKSTEP_Out(2459) <= \<const0>\;
  LOCKSTEP_Out(2460) <= \<const0>\;
  LOCKSTEP_Out(2461) <= \<const0>\;
  LOCKSTEP_Out(2462) <= \<const0>\;
  LOCKSTEP_Out(2463) <= \<const0>\;
  LOCKSTEP_Out(2464) <= \<const0>\;
  LOCKSTEP_Out(2465) <= \<const0>\;
  LOCKSTEP_Out(2466) <= \<const0>\;
  LOCKSTEP_Out(2467) <= \<const0>\;
  LOCKSTEP_Out(2468) <= \<const0>\;
  LOCKSTEP_Out(2469) <= \<const0>\;
  LOCKSTEP_Out(2470) <= \<const0>\;
  LOCKSTEP_Out(2471) <= \<const0>\;
  LOCKSTEP_Out(2472) <= \<const0>\;
  LOCKSTEP_Out(2473) <= \<const0>\;
  LOCKSTEP_Out(2474) <= \<const0>\;
  LOCKSTEP_Out(2475) <= \<const0>\;
  LOCKSTEP_Out(2476) <= \<const0>\;
  LOCKSTEP_Out(2477) <= \<const0>\;
  LOCKSTEP_Out(2478) <= \<const0>\;
  LOCKSTEP_Out(2479) <= \<const0>\;
  LOCKSTEP_Out(2480) <= \<const0>\;
  LOCKSTEP_Out(2481) <= \<const0>\;
  LOCKSTEP_Out(2482) <= \<const0>\;
  LOCKSTEP_Out(2483) <= \<const0>\;
  LOCKSTEP_Out(2484) <= \<const0>\;
  LOCKSTEP_Out(2485) <= \<const0>\;
  LOCKSTEP_Out(2486) <= \<const0>\;
  LOCKSTEP_Out(2487) <= \<const0>\;
  LOCKSTEP_Out(2488) <= \<const0>\;
  LOCKSTEP_Out(2489) <= \<const0>\;
  LOCKSTEP_Out(2490) <= \<const0>\;
  LOCKSTEP_Out(2491) <= \<const0>\;
  LOCKSTEP_Out(2492) <= \<const0>\;
  LOCKSTEP_Out(2493) <= \<const0>\;
  LOCKSTEP_Out(2494) <= \<const0>\;
  LOCKSTEP_Out(2495) <= \<const0>\;
  LOCKSTEP_Out(2496) <= \<const0>\;
  LOCKSTEP_Out(2497) <= \<const0>\;
  LOCKSTEP_Out(2498) <= \<const0>\;
  LOCKSTEP_Out(2499) <= \<const0>\;
  LOCKSTEP_Out(2500) <= \<const0>\;
  LOCKSTEP_Out(2501) <= \<const0>\;
  LOCKSTEP_Out(2502) <= \<const0>\;
  LOCKSTEP_Out(2503) <= \<const0>\;
  LOCKSTEP_Out(2504) <= \<const0>\;
  LOCKSTEP_Out(2505) <= \<const0>\;
  LOCKSTEP_Out(2506) <= \<const0>\;
  LOCKSTEP_Out(2507) <= \<const0>\;
  LOCKSTEP_Out(2508) <= \<const0>\;
  LOCKSTEP_Out(2509) <= \<const0>\;
  LOCKSTEP_Out(2510) <= \<const0>\;
  LOCKSTEP_Out(2511) <= \<const0>\;
  LOCKSTEP_Out(2512) <= \<const0>\;
  LOCKSTEP_Out(2513) <= \<const0>\;
  LOCKSTEP_Out(2514) <= \<const0>\;
  LOCKSTEP_Out(2515) <= \<const0>\;
  LOCKSTEP_Out(2516) <= \<const0>\;
  LOCKSTEP_Out(2517) <= \<const0>\;
  LOCKSTEP_Out(2518) <= \<const0>\;
  LOCKSTEP_Out(2519) <= \<const0>\;
  LOCKSTEP_Out(2520) <= \<const0>\;
  LOCKSTEP_Out(2521) <= \<const0>\;
  LOCKSTEP_Out(2522) <= \<const0>\;
  LOCKSTEP_Out(2523) <= \<const0>\;
  LOCKSTEP_Out(2524) <= \<const0>\;
  LOCKSTEP_Out(2525) <= \<const0>\;
  LOCKSTEP_Out(2526) <= \<const0>\;
  LOCKSTEP_Out(2527) <= \<const0>\;
  LOCKSTEP_Out(2528) <= \<const0>\;
  LOCKSTEP_Out(2529) <= \<const0>\;
  LOCKSTEP_Out(2530) <= \<const0>\;
  LOCKSTEP_Out(2531) <= \<const0>\;
  LOCKSTEP_Out(2532) <= \<const0>\;
  LOCKSTEP_Out(2533) <= \<const0>\;
  LOCKSTEP_Out(2534) <= \<const0>\;
  LOCKSTEP_Out(2535) <= \<const0>\;
  LOCKSTEP_Out(2536) <= \<const0>\;
  LOCKSTEP_Out(2537) <= \<const0>\;
  LOCKSTEP_Out(2538) <= \<const0>\;
  LOCKSTEP_Out(2539) <= \<const0>\;
  LOCKSTEP_Out(2540) <= \<const0>\;
  LOCKSTEP_Out(2541) <= \<const0>\;
  LOCKSTEP_Out(2542) <= \<const0>\;
  LOCKSTEP_Out(2543) <= \<const0>\;
  LOCKSTEP_Out(2544) <= \<const0>\;
  LOCKSTEP_Out(2545) <= \<const0>\;
  LOCKSTEP_Out(2546) <= \<const0>\;
  LOCKSTEP_Out(2547) <= \<const0>\;
  LOCKSTEP_Out(2548) <= \<const0>\;
  LOCKSTEP_Out(2549) <= \<const0>\;
  LOCKSTEP_Out(2550) <= \<const0>\;
  LOCKSTEP_Out(2551) <= \<const0>\;
  LOCKSTEP_Out(2552) <= \<const0>\;
  LOCKSTEP_Out(2553) <= \<const0>\;
  LOCKSTEP_Out(2554) <= \<const0>\;
  LOCKSTEP_Out(2555) <= \<const0>\;
  LOCKSTEP_Out(2556) <= \<const0>\;
  LOCKSTEP_Out(2557) <= \<const0>\;
  LOCKSTEP_Out(2558) <= \<const0>\;
  LOCKSTEP_Out(2559) <= \<const0>\;
  LOCKSTEP_Out(2560) <= \<const0>\;
  LOCKSTEP_Out(2561) <= \<const0>\;
  LOCKSTEP_Out(2562) <= \<const0>\;
  LOCKSTEP_Out(2563) <= \<const0>\;
  LOCKSTEP_Out(2564) <= \<const0>\;
  LOCKSTEP_Out(2565) <= \<const0>\;
  LOCKSTEP_Out(2566) <= \<const0>\;
  LOCKSTEP_Out(2567) <= \<const0>\;
  LOCKSTEP_Out(2568) <= \<const0>\;
  LOCKSTEP_Out(2569) <= \<const0>\;
  LOCKSTEP_Out(2570) <= \<const0>\;
  LOCKSTEP_Out(2571) <= \<const0>\;
  LOCKSTEP_Out(2572) <= \<const0>\;
  LOCKSTEP_Out(2573) <= \<const0>\;
  LOCKSTEP_Out(2574) <= \<const0>\;
  LOCKSTEP_Out(2575) <= \<const0>\;
  LOCKSTEP_Out(2576) <= \<const0>\;
  LOCKSTEP_Out(2577) <= \<const0>\;
  LOCKSTEP_Out(2578) <= \<const0>\;
  LOCKSTEP_Out(2579) <= \<const0>\;
  LOCKSTEP_Out(2580) <= \<const0>\;
  LOCKSTEP_Out(2581) <= \<const0>\;
  LOCKSTEP_Out(2582) <= \<const0>\;
  LOCKSTEP_Out(2583) <= \<const0>\;
  LOCKSTEP_Out(2584) <= \<const0>\;
  LOCKSTEP_Out(2585) <= \<const0>\;
  LOCKSTEP_Out(2586) <= \<const0>\;
  LOCKSTEP_Out(2587) <= \<const0>\;
  LOCKSTEP_Out(2588) <= \<const0>\;
  LOCKSTEP_Out(2589) <= \<const0>\;
  LOCKSTEP_Out(2590) <= \<const0>\;
  LOCKSTEP_Out(2591) <= \<const0>\;
  LOCKSTEP_Out(2592) <= \<const0>\;
  LOCKSTEP_Out(2593) <= \<const0>\;
  LOCKSTEP_Out(2594) <= \<const0>\;
  LOCKSTEP_Out(2595) <= \<const0>\;
  LOCKSTEP_Out(2596) <= \<const0>\;
  LOCKSTEP_Out(2597) <= \<const0>\;
  LOCKSTEP_Out(2598) <= \<const0>\;
  LOCKSTEP_Out(2599) <= \<const0>\;
  LOCKSTEP_Out(2600) <= \<const0>\;
  LOCKSTEP_Out(2601) <= \<const0>\;
  LOCKSTEP_Out(2602) <= \<const0>\;
  LOCKSTEP_Out(2603) <= \<const0>\;
  LOCKSTEP_Out(2604) <= \<const0>\;
  LOCKSTEP_Out(2605) <= \<const0>\;
  LOCKSTEP_Out(2606) <= \<const0>\;
  LOCKSTEP_Out(2607) <= \<const0>\;
  LOCKSTEP_Out(2608) <= \<const0>\;
  LOCKSTEP_Out(2609) <= \<const0>\;
  LOCKSTEP_Out(2610) <= \<const0>\;
  LOCKSTEP_Out(2611) <= \<const0>\;
  LOCKSTEP_Out(2612) <= \<const0>\;
  LOCKSTEP_Out(2613) <= \<const0>\;
  LOCKSTEP_Out(2614) <= \<const0>\;
  LOCKSTEP_Out(2615) <= \<const0>\;
  LOCKSTEP_Out(2616) <= \<const0>\;
  LOCKSTEP_Out(2617) <= \<const0>\;
  LOCKSTEP_Out(2618) <= \<const0>\;
  LOCKSTEP_Out(2619) <= \<const0>\;
  LOCKSTEP_Out(2620) <= \<const0>\;
  LOCKSTEP_Out(2621) <= \<const0>\;
  LOCKSTEP_Out(2622) <= \<const0>\;
  LOCKSTEP_Out(2623) <= \<const0>\;
  LOCKSTEP_Out(2624) <= \<const0>\;
  LOCKSTEP_Out(2625) <= \<const0>\;
  LOCKSTEP_Out(2626) <= \<const0>\;
  LOCKSTEP_Out(2627) <= \<const0>\;
  LOCKSTEP_Out(2628) <= \<const0>\;
  LOCKSTEP_Out(2629) <= \<const0>\;
  LOCKSTEP_Out(2630) <= \<const0>\;
  LOCKSTEP_Out(2631) <= \<const0>\;
  LOCKSTEP_Out(2632) <= \<const0>\;
  LOCKSTEP_Out(2633) <= \<const0>\;
  LOCKSTEP_Out(2634) <= \<const0>\;
  LOCKSTEP_Out(2635) <= \<const0>\;
  LOCKSTEP_Out(2636) <= \<const0>\;
  LOCKSTEP_Out(2637) <= \<const0>\;
  LOCKSTEP_Out(2638) <= \<const0>\;
  LOCKSTEP_Out(2639) <= \<const0>\;
  LOCKSTEP_Out(2640) <= \<const0>\;
  LOCKSTEP_Out(2641) <= \<const0>\;
  LOCKSTEP_Out(2642) <= \<const0>\;
  LOCKSTEP_Out(2643) <= \<const0>\;
  LOCKSTEP_Out(2644) <= \<const0>\;
  LOCKSTEP_Out(2645) <= \<const0>\;
  LOCKSTEP_Out(2646) <= \<const0>\;
  LOCKSTEP_Out(2647) <= \<const0>\;
  LOCKSTEP_Out(2648) <= \<const0>\;
  LOCKSTEP_Out(2649) <= \<const0>\;
  LOCKSTEP_Out(2650) <= \<const0>\;
  LOCKSTEP_Out(2651) <= \<const0>\;
  LOCKSTEP_Out(2652) <= \<const0>\;
  LOCKSTEP_Out(2653) <= \<const0>\;
  LOCKSTEP_Out(2654) <= \<const0>\;
  LOCKSTEP_Out(2655) <= \<const0>\;
  LOCKSTEP_Out(2656) <= \<const0>\;
  LOCKSTEP_Out(2657) <= \<const0>\;
  LOCKSTEP_Out(2658) <= \<const0>\;
  LOCKSTEP_Out(2659) <= \<const0>\;
  LOCKSTEP_Out(2660) <= \<const0>\;
  LOCKSTEP_Out(2661) <= \<const0>\;
  LOCKSTEP_Out(2662) <= \<const0>\;
  LOCKSTEP_Out(2663) <= \<const0>\;
  LOCKSTEP_Out(2664) <= \<const0>\;
  LOCKSTEP_Out(2665) <= \<const0>\;
  LOCKSTEP_Out(2666) <= \<const0>\;
  LOCKSTEP_Out(2667) <= \<const0>\;
  LOCKSTEP_Out(2668) <= \<const0>\;
  LOCKSTEP_Out(2669) <= \<const0>\;
  LOCKSTEP_Out(2670) <= \<const0>\;
  LOCKSTEP_Out(2671) <= \<const0>\;
  LOCKSTEP_Out(2672) <= \<const0>\;
  LOCKSTEP_Out(2673) <= \<const0>\;
  LOCKSTEP_Out(2674) <= \<const0>\;
  LOCKSTEP_Out(2675) <= \<const0>\;
  LOCKSTEP_Out(2676) <= \<const0>\;
  LOCKSTEP_Out(2677) <= \<const0>\;
  LOCKSTEP_Out(2678) <= \<const0>\;
  LOCKSTEP_Out(2679) <= \<const0>\;
  LOCKSTEP_Out(2680) <= \<const0>\;
  LOCKSTEP_Out(2681) <= \<const0>\;
  LOCKSTEP_Out(2682) <= \<const0>\;
  LOCKSTEP_Out(2683) <= \<const0>\;
  LOCKSTEP_Out(2684) <= \<const0>\;
  LOCKSTEP_Out(2685) <= \<const0>\;
  LOCKSTEP_Out(2686) <= \<const0>\;
  LOCKSTEP_Out(2687) <= \<const0>\;
  LOCKSTEP_Out(2688) <= \<const0>\;
  LOCKSTEP_Out(2689) <= \<const0>\;
  LOCKSTEP_Out(2690) <= \<const0>\;
  LOCKSTEP_Out(2691) <= \<const0>\;
  LOCKSTEP_Out(2692) <= \<const0>\;
  LOCKSTEP_Out(2693) <= \<const0>\;
  LOCKSTEP_Out(2694) <= \<const0>\;
  LOCKSTEP_Out(2695) <= \<const0>\;
  LOCKSTEP_Out(2696) <= \<const0>\;
  LOCKSTEP_Out(2697) <= \<const0>\;
  LOCKSTEP_Out(2698) <= \<const0>\;
  LOCKSTEP_Out(2699) <= \<const0>\;
  LOCKSTEP_Out(2700) <= \<const0>\;
  LOCKSTEP_Out(2701) <= \<const0>\;
  LOCKSTEP_Out(2702) <= \<const0>\;
  LOCKSTEP_Out(2703) <= \<const0>\;
  LOCKSTEP_Out(2704) <= \<const0>\;
  LOCKSTEP_Out(2705) <= \<const0>\;
  LOCKSTEP_Out(2706) <= \<const0>\;
  LOCKSTEP_Out(2707) <= \<const0>\;
  LOCKSTEP_Out(2708) <= \<const0>\;
  LOCKSTEP_Out(2709) <= \<const0>\;
  LOCKSTEP_Out(2710) <= \<const0>\;
  LOCKSTEP_Out(2711) <= \<const0>\;
  LOCKSTEP_Out(2712) <= \<const0>\;
  LOCKSTEP_Out(2713) <= \<const0>\;
  LOCKSTEP_Out(2714) <= \<const0>\;
  LOCKSTEP_Out(2715) <= \<const0>\;
  LOCKSTEP_Out(2716) <= \<const0>\;
  LOCKSTEP_Out(2717) <= \<const0>\;
  LOCKSTEP_Out(2718) <= \<const0>\;
  LOCKSTEP_Out(2719) <= \<const0>\;
  LOCKSTEP_Out(2720) <= \<const0>\;
  LOCKSTEP_Out(2721) <= \<const0>\;
  LOCKSTEP_Out(2722) <= \<const0>\;
  LOCKSTEP_Out(2723) <= \<const0>\;
  LOCKSTEP_Out(2724) <= \<const0>\;
  LOCKSTEP_Out(2725) <= \<const0>\;
  LOCKSTEP_Out(2726) <= \<const0>\;
  LOCKSTEP_Out(2727) <= \<const0>\;
  LOCKSTEP_Out(2728) <= \<const0>\;
  LOCKSTEP_Out(2729) <= \<const0>\;
  LOCKSTEP_Out(2730) <= \<const0>\;
  LOCKSTEP_Out(2731) <= \<const0>\;
  LOCKSTEP_Out(2732) <= \<const0>\;
  LOCKSTEP_Out(2733) <= \<const0>\;
  LOCKSTEP_Out(2734) <= \<const0>\;
  LOCKSTEP_Out(2735) <= \<const0>\;
  LOCKSTEP_Out(2736) <= \<const0>\;
  LOCKSTEP_Out(2737) <= \<const0>\;
  LOCKSTEP_Out(2738) <= \<const0>\;
  LOCKSTEP_Out(2739) <= \<const0>\;
  LOCKSTEP_Out(2740) <= \<const0>\;
  LOCKSTEP_Out(2741) <= \<const0>\;
  LOCKSTEP_Out(2742) <= \<const0>\;
  LOCKSTEP_Out(2743) <= \<const0>\;
  LOCKSTEP_Out(2744) <= \<const0>\;
  LOCKSTEP_Out(2745) <= \<const0>\;
  LOCKSTEP_Out(2746) <= \<const0>\;
  LOCKSTEP_Out(2747) <= \<const0>\;
  LOCKSTEP_Out(2748) <= \<const0>\;
  LOCKSTEP_Out(2749) <= \<const0>\;
  LOCKSTEP_Out(2750) <= \<const0>\;
  LOCKSTEP_Out(2751) <= \<const0>\;
  LOCKSTEP_Out(2752) <= \<const0>\;
  LOCKSTEP_Out(2753) <= \<const0>\;
  LOCKSTEP_Out(2754) <= \<const0>\;
  LOCKSTEP_Out(2755) <= \<const0>\;
  LOCKSTEP_Out(2756) <= \<const0>\;
  LOCKSTEP_Out(2757) <= \<const0>\;
  LOCKSTEP_Out(2758) <= \<const0>\;
  LOCKSTEP_Out(2759) <= \<const0>\;
  LOCKSTEP_Out(2760) <= \<const0>\;
  LOCKSTEP_Out(2761) <= \<const0>\;
  LOCKSTEP_Out(2762) <= \<const0>\;
  LOCKSTEP_Out(2763) <= \<const0>\;
  LOCKSTEP_Out(2764) <= \<const0>\;
  LOCKSTEP_Out(2765) <= \<const0>\;
  LOCKSTEP_Out(2766) <= \<const0>\;
  LOCKSTEP_Out(2767) <= \<const0>\;
  LOCKSTEP_Out(2768) <= \<const0>\;
  LOCKSTEP_Out(2769) <= \<const0>\;
  LOCKSTEP_Out(2770) <= \<const0>\;
  LOCKSTEP_Out(2771) <= \<const0>\;
  LOCKSTEP_Out(2772) <= \<const0>\;
  LOCKSTEP_Out(2773) <= \<const0>\;
  LOCKSTEP_Out(2774) <= \<const0>\;
  LOCKSTEP_Out(2775) <= \<const0>\;
  LOCKSTEP_Out(2776) <= \<const0>\;
  LOCKSTEP_Out(2777) <= \<const0>\;
  LOCKSTEP_Out(2778) <= \<const0>\;
  LOCKSTEP_Out(2779) <= \<const0>\;
  LOCKSTEP_Out(2780) <= \<const0>\;
  LOCKSTEP_Out(2781) <= \<const0>\;
  LOCKSTEP_Out(2782) <= \<const0>\;
  LOCKSTEP_Out(2783) <= \<const0>\;
  LOCKSTEP_Out(2784) <= \<const0>\;
  LOCKSTEP_Out(2785) <= \<const0>\;
  LOCKSTEP_Out(2786) <= \<const0>\;
  LOCKSTEP_Out(2787) <= \<const0>\;
  LOCKSTEP_Out(2788) <= \<const0>\;
  LOCKSTEP_Out(2789) <= \<const0>\;
  LOCKSTEP_Out(2790) <= \<const0>\;
  LOCKSTEP_Out(2791) <= \<const0>\;
  LOCKSTEP_Out(2792) <= \<const0>\;
  LOCKSTEP_Out(2793) <= \<const0>\;
  LOCKSTEP_Out(2794) <= \<const0>\;
  LOCKSTEP_Out(2795) <= \<const0>\;
  LOCKSTEP_Out(2796) <= \<const0>\;
  LOCKSTEP_Out(2797) <= \<const0>\;
  LOCKSTEP_Out(2798) <= \<const0>\;
  LOCKSTEP_Out(2799) <= \<const0>\;
  LOCKSTEP_Out(2800) <= \<const0>\;
  LOCKSTEP_Out(2801) <= \<const0>\;
  LOCKSTEP_Out(2802) <= \<const0>\;
  LOCKSTEP_Out(2803) <= \<const0>\;
  LOCKSTEP_Out(2804) <= \<const0>\;
  LOCKSTEP_Out(2805) <= \<const0>\;
  LOCKSTEP_Out(2806) <= \<const0>\;
  LOCKSTEP_Out(2807) <= \<const0>\;
  LOCKSTEP_Out(2808) <= \<const0>\;
  LOCKSTEP_Out(2809) <= \<const0>\;
  LOCKSTEP_Out(2810) <= \<const0>\;
  LOCKSTEP_Out(2811) <= \<const0>\;
  LOCKSTEP_Out(2812) <= \<const0>\;
  LOCKSTEP_Out(2813) <= \<const0>\;
  LOCKSTEP_Out(2814) <= \<const0>\;
  LOCKSTEP_Out(2815) <= \<const0>\;
  LOCKSTEP_Out(2816) <= \<const0>\;
  LOCKSTEP_Out(2817) <= \<const0>\;
  LOCKSTEP_Out(2818) <= \<const0>\;
  LOCKSTEP_Out(2819) <= \<const0>\;
  LOCKSTEP_Out(2820) <= \<const0>\;
  LOCKSTEP_Out(2821) <= \<const0>\;
  LOCKSTEP_Out(2822) <= \<const0>\;
  LOCKSTEP_Out(2823) <= \<const0>\;
  LOCKSTEP_Out(2824) <= \<const0>\;
  LOCKSTEP_Out(2825) <= \<const0>\;
  LOCKSTEP_Out(2826) <= \<const0>\;
  LOCKSTEP_Out(2827) <= \<const0>\;
  LOCKSTEP_Out(2828) <= \<const0>\;
  LOCKSTEP_Out(2829) <= \<const0>\;
  LOCKSTEP_Out(2830) <= \<const0>\;
  LOCKSTEP_Out(2831) <= \<const0>\;
  LOCKSTEP_Out(2832) <= \<const0>\;
  LOCKSTEP_Out(2833) <= \<const0>\;
  LOCKSTEP_Out(2834) <= \<const0>\;
  LOCKSTEP_Out(2835) <= \<const0>\;
  LOCKSTEP_Out(2836) <= \<const0>\;
  LOCKSTEP_Out(2837) <= \<const0>\;
  LOCKSTEP_Out(2838) <= \<const0>\;
  LOCKSTEP_Out(2839) <= \<const0>\;
  LOCKSTEP_Out(2840) <= \<const0>\;
  LOCKSTEP_Out(2841) <= \<const0>\;
  LOCKSTEP_Out(2842) <= \<const0>\;
  LOCKSTEP_Out(2843) <= \<const0>\;
  LOCKSTEP_Out(2844) <= \<const0>\;
  LOCKSTEP_Out(2845) <= \<const0>\;
  LOCKSTEP_Out(2846) <= \<const0>\;
  LOCKSTEP_Out(2847) <= \<const0>\;
  LOCKSTEP_Out(2848) <= \<const0>\;
  LOCKSTEP_Out(2849) <= \<const0>\;
  LOCKSTEP_Out(2850) <= \<const0>\;
  LOCKSTEP_Out(2851) <= \<const0>\;
  LOCKSTEP_Out(2852) <= \<const0>\;
  LOCKSTEP_Out(2853) <= \<const0>\;
  LOCKSTEP_Out(2854) <= \<const0>\;
  LOCKSTEP_Out(2855) <= \<const0>\;
  LOCKSTEP_Out(2856) <= \<const0>\;
  LOCKSTEP_Out(2857) <= \<const0>\;
  LOCKSTEP_Out(2858) <= \<const0>\;
  LOCKSTEP_Out(2859) <= \<const0>\;
  LOCKSTEP_Out(2860) <= \<const0>\;
  LOCKSTEP_Out(2861) <= \<const0>\;
  LOCKSTEP_Out(2862) <= \<const0>\;
  LOCKSTEP_Out(2863) <= \<const0>\;
  LOCKSTEP_Out(2864) <= \<const0>\;
  LOCKSTEP_Out(2865) <= \<const0>\;
  LOCKSTEP_Out(2866) <= \<const0>\;
  LOCKSTEP_Out(2867) <= \<const0>\;
  LOCKSTEP_Out(2868) <= \<const0>\;
  LOCKSTEP_Out(2869) <= \<const0>\;
  LOCKSTEP_Out(2870) <= \<const0>\;
  LOCKSTEP_Out(2871) <= \<const0>\;
  LOCKSTEP_Out(2872) <= \<const0>\;
  LOCKSTEP_Out(2873) <= \<const0>\;
  LOCKSTEP_Out(2874) <= \<const0>\;
  LOCKSTEP_Out(2875) <= \<const0>\;
  LOCKSTEP_Out(2876) <= \<const0>\;
  LOCKSTEP_Out(2877) <= \<const0>\;
  LOCKSTEP_Out(2878) <= \<const0>\;
  LOCKSTEP_Out(2879) <= \<const0>\;
  LOCKSTEP_Out(2880) <= \<const0>\;
  LOCKSTEP_Out(2881 to 2913) <= \^lockstep_out\(2881 to 2913);
  LOCKSTEP_Out(2914) <= \<const0>\;
  LOCKSTEP_Out(2915) <= \<const0>\;
  LOCKSTEP_Out(2916) <= \<const0>\;
  LOCKSTEP_Out(2917) <= \<const0>\;
  LOCKSTEP_Out(2918) <= \<const0>\;
  LOCKSTEP_Out(2919) <= \<const0>\;
  LOCKSTEP_Out(2920) <= \<const0>\;
  LOCKSTEP_Out(2921) <= \<const0>\;
  LOCKSTEP_Out(2922) <= \<const0>\;
  LOCKSTEP_Out(2923) <= \<const0>\;
  LOCKSTEP_Out(2924) <= \<const0>\;
  LOCKSTEP_Out(2925) <= \<const0>\;
  LOCKSTEP_Out(2926) <= \<const0>\;
  LOCKSTEP_Out(2927) <= \<const0>\;
  LOCKSTEP_Out(2928) <= \<const0>\;
  LOCKSTEP_Out(2929 to 2943) <= \^lockstep_out\(2929 to 2943);
  LOCKSTEP_Out(2944) <= \<const0>\;
  LOCKSTEP_Out(2945) <= \<const0>\;
  LOCKSTEP_Out(2946) <= \<const0>\;
  LOCKSTEP_Out(2947) <= \<const0>\;
  LOCKSTEP_Out(2948) <= \<const0>\;
  LOCKSTEP_Out(2949) <= \<const0>\;
  LOCKSTEP_Out(2950) <= \<const0>\;
  LOCKSTEP_Out(2951) <= \<const0>\;
  LOCKSTEP_Out(2952) <= \<const0>\;
  LOCKSTEP_Out(2953) <= \<const0>\;
  LOCKSTEP_Out(2954) <= \<const0>\;
  LOCKSTEP_Out(2955) <= \<const0>\;
  LOCKSTEP_Out(2956) <= \<const0>\;
  LOCKSTEP_Out(2957) <= \<const0>\;
  LOCKSTEP_Out(2958) <= \<const0>\;
  LOCKSTEP_Out(2959) <= \<const0>\;
  LOCKSTEP_Out(2960) <= \<const0>\;
  LOCKSTEP_Out(2961) <= \<const0>\;
  LOCKSTEP_Out(2962) <= \<const0>\;
  LOCKSTEP_Out(2963) <= \<const0>\;
  LOCKSTEP_Out(2964) <= \<const0>\;
  LOCKSTEP_Out(2965) <= \<const0>\;
  LOCKSTEP_Out(2966) <= \<const0>\;
  LOCKSTEP_Out(2967) <= \<const0>\;
  LOCKSTEP_Out(2968) <= \<const0>\;
  LOCKSTEP_Out(2969) <= \<const0>\;
  LOCKSTEP_Out(2970) <= \<const0>\;
  LOCKSTEP_Out(2971) <= \<const0>\;
  LOCKSTEP_Out(2972) <= \<const0>\;
  LOCKSTEP_Out(2973) <= \<const0>\;
  LOCKSTEP_Out(2974) <= \<const0>\;
  LOCKSTEP_Out(2975) <= \<const0>\;
  LOCKSTEP_Out(2976) <= \<const0>\;
  LOCKSTEP_Out(2977) <= \<const0>\;
  LOCKSTEP_Out(2978 to 2983) <= \^lockstep_out\(2978 to 2983);
  LOCKSTEP_Out(2984) <= \<const0>\;
  LOCKSTEP_Out(2985) <= \<const0>\;
  LOCKSTEP_Out(2986) <= \<const0>\;
  LOCKSTEP_Out(2987) <= \<const0>\;
  LOCKSTEP_Out(2988) <= \<const0>\;
  LOCKSTEP_Out(2989) <= \<const0>\;
  LOCKSTEP_Out(2990) <= \<const0>\;
  LOCKSTEP_Out(2991) <= \<const0>\;
  LOCKSTEP_Out(2992) <= \<const0>\;
  LOCKSTEP_Out(2993) <= \<const0>\;
  LOCKSTEP_Out(2994) <= \<const0>\;
  LOCKSTEP_Out(2995 to 2997) <= \^lockstep_out\(2995 to 2997);
  LOCKSTEP_Out(2998) <= \<const0>\;
  LOCKSTEP_Out(2999) <= \<const0>\;
  LOCKSTEP_Out(3000) <= \<const0>\;
  LOCKSTEP_Out(3001) <= \<const0>\;
  LOCKSTEP_Out(3002) <= \<const0>\;
  LOCKSTEP_Out(3003) <= \<const0>\;
  LOCKSTEP_Out(3004) <= \<const0>\;
  LOCKSTEP_Out(3005) <= \<const0>\;
  LOCKSTEP_Out(3006) <= \<const0>\;
  LOCKSTEP_Out(3007 to 3038) <= \^lockstep_out\(3007 to 3038);
  LOCKSTEP_Out(3039) <= \<const0>\;
  LOCKSTEP_Out(3040) <= \<const0>\;
  LOCKSTEP_Out(3041) <= \<const0>\;
  LOCKSTEP_Out(3042) <= \<const0>\;
  LOCKSTEP_Out(3043) <= \<const0>\;
  LOCKSTEP_Out(3044) <= \<const0>\;
  LOCKSTEP_Out(3045) <= \<const0>\;
  LOCKSTEP_Out(3046) <= \<const0>\;
  LOCKSTEP_Out(3047) <= \<const0>\;
  LOCKSTEP_Out(3048) <= \<const0>\;
  LOCKSTEP_Out(3049) <= \<const0>\;
  LOCKSTEP_Out(3050) <= \<const0>\;
  LOCKSTEP_Out(3051) <= \<const0>\;
  LOCKSTEP_Out(3052) <= \<const0>\;
  LOCKSTEP_Out(3053) <= \<const0>\;
  LOCKSTEP_Out(3054) <= \<const0>\;
  LOCKSTEP_Out(3055) <= \<const0>\;
  LOCKSTEP_Out(3056) <= \<const0>\;
  LOCKSTEP_Out(3057) <= \<const0>\;
  LOCKSTEP_Out(3058) <= \<const0>\;
  LOCKSTEP_Out(3059) <= \<const0>\;
  LOCKSTEP_Out(3060) <= \<const0>\;
  LOCKSTEP_Out(3061) <= \<const0>\;
  LOCKSTEP_Out(3062) <= \<const0>\;
  LOCKSTEP_Out(3063) <= \<const0>\;
  LOCKSTEP_Out(3064) <= \<const0>\;
  LOCKSTEP_Out(3065) <= \<const0>\;
  LOCKSTEP_Out(3066) <= \<const0>\;
  LOCKSTEP_Out(3067) <= \<const0>\;
  LOCKSTEP_Out(3068) <= \<const0>\;
  LOCKSTEP_Out(3069) <= \<const0>\;
  LOCKSTEP_Out(3070) <= \<const0>\;
  LOCKSTEP_Out(3071) <= \<const0>\;
  LOCKSTEP_Out(3072) <= \<const0>\;
  LOCKSTEP_Out(3073) <= \<const0>\;
  LOCKSTEP_Out(3074) <= \<const0>\;
  LOCKSTEP_Out(3075) <= \<const0>\;
  LOCKSTEP_Out(3076) <= \<const0>\;
  LOCKSTEP_Out(3077 to 3110) <= \^lockstep_out\(3077 to 3110);
  LOCKSTEP_Out(3111) <= \<const0>\;
  LOCKSTEP_Out(3112) <= \<const0>\;
  LOCKSTEP_Out(3113) <= \<const0>\;
  LOCKSTEP_Out(3114) <= \<const0>\;
  LOCKSTEP_Out(3115) <= \<const0>\;
  LOCKSTEP_Out(3116) <= \<const0>\;
  LOCKSTEP_Out(3117) <= \<const0>\;
  LOCKSTEP_Out(3118) <= \<const0>\;
  LOCKSTEP_Out(3119) <= \<const0>\;
  LOCKSTEP_Out(3120) <= \<const0>\;
  LOCKSTEP_Out(3121) <= \<const0>\;
  LOCKSTEP_Out(3122) <= \<const0>\;
  LOCKSTEP_Out(3123) <= \<const0>\;
  LOCKSTEP_Out(3124) <= \<const0>\;
  LOCKSTEP_Out(3125) <= \<const0>\;
  LOCKSTEP_Out(3126) <= \<const0>\;
  LOCKSTEP_Out(3127) <= \<const0>\;
  LOCKSTEP_Out(3128) <= \<const0>\;
  LOCKSTEP_Out(3129) <= \<const0>\;
  LOCKSTEP_Out(3130) <= \<const0>\;
  LOCKSTEP_Out(3131) <= \<const0>\;
  LOCKSTEP_Out(3132) <= \<const0>\;
  LOCKSTEP_Out(3133) <= \<const0>\;
  LOCKSTEP_Out(3134) <= \<const0>\;
  LOCKSTEP_Out(3135) <= \<const0>\;
  LOCKSTEP_Out(3136) <= \<const0>\;
  LOCKSTEP_Out(3137) <= \<const0>\;
  LOCKSTEP_Out(3138) <= \<const0>\;
  LOCKSTEP_Out(3139) <= \<const0>\;
  LOCKSTEP_Out(3140) <= \<const0>\;
  LOCKSTEP_Out(3141) <= \<const0>\;
  LOCKSTEP_Out(3142) <= \<const0>\;
  LOCKSTEP_Out(3143 to 3174) <= \^lockstep_out\(3143 to 3174);
  LOCKSTEP_Out(3175) <= \<const0>\;
  LOCKSTEP_Out(3176) <= \<const0>\;
  LOCKSTEP_Out(3177) <= \<const0>\;
  LOCKSTEP_Out(3178) <= \<const0>\;
  LOCKSTEP_Out(3179) <= \<const0>\;
  LOCKSTEP_Out(3180) <= \<const0>\;
  LOCKSTEP_Out(3181) <= \<const0>\;
  LOCKSTEP_Out(3182) <= \<const0>\;
  LOCKSTEP_Out(3183) <= \<const0>\;
  LOCKSTEP_Out(3184) <= \<const0>\;
  LOCKSTEP_Out(3185) <= \<const0>\;
  LOCKSTEP_Out(3186) <= \<const0>\;
  LOCKSTEP_Out(3187) <= \<const0>\;
  LOCKSTEP_Out(3188) <= \<const0>\;
  LOCKSTEP_Out(3189) <= \<const0>\;
  LOCKSTEP_Out(3190) <= \<const0>\;
  LOCKSTEP_Out(3191) <= \<const0>\;
  LOCKSTEP_Out(3192) <= \<const0>\;
  LOCKSTEP_Out(3193) <= \<const0>\;
  LOCKSTEP_Out(3194) <= \<const0>\;
  LOCKSTEP_Out(3195) <= \<const0>\;
  LOCKSTEP_Out(3196) <= \<const0>\;
  LOCKSTEP_Out(3197) <= \<const0>\;
  LOCKSTEP_Out(3198) <= \<const0>\;
  LOCKSTEP_Out(3199) <= \<const0>\;
  LOCKSTEP_Out(3200) <= \<const0>\;
  LOCKSTEP_Out(3201) <= \<const0>\;
  LOCKSTEP_Out(3202) <= \<const0>\;
  LOCKSTEP_Out(3203) <= \<const0>\;
  LOCKSTEP_Out(3204) <= \<const0>\;
  LOCKSTEP_Out(3205) <= \<const0>\;
  LOCKSTEP_Out(3206) <= \<const0>\;
  LOCKSTEP_Out(3207 to 3210) <= \^lockstep_out\(3207 to 3210);
  LOCKSTEP_Out(3211) <= \<const0>\;
  LOCKSTEP_Out(3212) <= \<const0>\;
  LOCKSTEP_Out(3213) <= \<const0>\;
  LOCKSTEP_Out(3214) <= \<const0>\;
  LOCKSTEP_Out(3215 to 3217) <= \^lockstep_out\(3215 to 3217);
  LOCKSTEP_Out(3218) <= \<const0>\;
  LOCKSTEP_Out(3219) <= \<const0>\;
  LOCKSTEP_Out(3220) <= \<const0>\;
  LOCKSTEP_Out(3221) <= \<const0>\;
  LOCKSTEP_Out(3222) <= \<const0>\;
  LOCKSTEP_Out(3223) <= \<const0>\;
  LOCKSTEP_Out(3224) <= \<const0>\;
  LOCKSTEP_Out(3225) <= \^lockstep_out\(3225);
  LOCKSTEP_Out(3226) <= \^lockstep_out\(3227);
  LOCKSTEP_Out(3227 to 3228) <= \^lockstep_out\(3227 to 3228);
  LOCKSTEP_Out(3229) <= \<const0>\;
  LOCKSTEP_Out(3230) <= \<const0>\;
  LOCKSTEP_Out(3231) <= \<const0>\;
  LOCKSTEP_Out(3232) <= \<const0>\;
  LOCKSTEP_Out(3233) <= \<const0>\;
  LOCKSTEP_Out(3234) <= \<const0>\;
  LOCKSTEP_Out(3235) <= \<const0>\;
  LOCKSTEP_Out(3236) <= \<const0>\;
  LOCKSTEP_Out(3237) <= \<const0>\;
  LOCKSTEP_Out(3238) <= \<const0>\;
  LOCKSTEP_Out(3239) <= \<const0>\;
  LOCKSTEP_Out(3240) <= \<const0>\;
  LOCKSTEP_Out(3241) <= \<const0>\;
  LOCKSTEP_Out(3242) <= \<const0>\;
  LOCKSTEP_Out(3243) <= \<const0>\;
  LOCKSTEP_Out(3244) <= \<const0>\;
  LOCKSTEP_Out(3245) <= \<const0>\;
  LOCKSTEP_Out(3246) <= \<const0>\;
  LOCKSTEP_Out(3247) <= \<const0>\;
  LOCKSTEP_Out(3248) <= \<const0>\;
  LOCKSTEP_Out(3249) <= \<const0>\;
  LOCKSTEP_Out(3250) <= \<const0>\;
  LOCKSTEP_Out(3251) <= \<const0>\;
  LOCKSTEP_Out(3252) <= \<const0>\;
  LOCKSTEP_Out(3253) <= \<const0>\;
  LOCKSTEP_Out(3254) <= \<const0>\;
  LOCKSTEP_Out(3255) <= \<const0>\;
  LOCKSTEP_Out(3256) <= \<const0>\;
  LOCKSTEP_Out(3257) <= \<const0>\;
  LOCKSTEP_Out(3258) <= \<const0>\;
  LOCKSTEP_Out(3259) <= \<const0>\;
  LOCKSTEP_Out(3260) <= \<const0>\;
  LOCKSTEP_Out(3261) <= \<const0>\;
  LOCKSTEP_Out(3262) <= \<const0>\;
  LOCKSTEP_Out(3263) <= \<const0>\;
  LOCKSTEP_Out(3264) <= \<const0>\;
  LOCKSTEP_Out(3265) <= \<const0>\;
  LOCKSTEP_Out(3266) <= \<const0>\;
  LOCKSTEP_Out(3267) <= \<const0>\;
  LOCKSTEP_Out(3268) <= \<const0>\;
  LOCKSTEP_Out(3269) <= \<const0>\;
  LOCKSTEP_Out(3270) <= \<const0>\;
  LOCKSTEP_Out(3271) <= \<const0>\;
  LOCKSTEP_Out(3272) <= \<const0>\;
  LOCKSTEP_Out(3273) <= \<const0>\;
  LOCKSTEP_Out(3274) <= \<const0>\;
  LOCKSTEP_Out(3275) <= \<const0>\;
  LOCKSTEP_Out(3276) <= \<const0>\;
  LOCKSTEP_Out(3277) <= \<const0>\;
  LOCKSTEP_Out(3278) <= \<const0>\;
  LOCKSTEP_Out(3279) <= \<const0>\;
  LOCKSTEP_Out(3280) <= \<const0>\;
  LOCKSTEP_Out(3281) <= \<const0>\;
  LOCKSTEP_Out(3282) <= \<const0>\;
  LOCKSTEP_Out(3283) <= \<const0>\;
  LOCKSTEP_Out(3284) <= \<const0>\;
  LOCKSTEP_Out(3285) <= \<const0>\;
  LOCKSTEP_Out(3286) <= \<const0>\;
  LOCKSTEP_Out(3287) <= \<const0>\;
  LOCKSTEP_Out(3288) <= \<const0>\;
  LOCKSTEP_Out(3289) <= \<const0>\;
  LOCKSTEP_Out(3290) <= \<const0>\;
  LOCKSTEP_Out(3291) <= \<const0>\;
  LOCKSTEP_Out(3292) <= \<const0>\;
  LOCKSTEP_Out(3293) <= \<const0>\;
  LOCKSTEP_Out(3294) <= \<const0>\;
  LOCKSTEP_Out(3295) <= \<const0>\;
  LOCKSTEP_Out(3296) <= \<const0>\;
  LOCKSTEP_Out(3297) <= \<const0>\;
  LOCKSTEP_Out(3298) <= \<const0>\;
  LOCKSTEP_Out(3299) <= \<const0>\;
  LOCKSTEP_Out(3300) <= \<const0>\;
  LOCKSTEP_Out(3301) <= \<const0>\;
  LOCKSTEP_Out(3302) <= \<const0>\;
  LOCKSTEP_Out(3303) <= \<const0>\;
  LOCKSTEP_Out(3304) <= \<const0>\;
  LOCKSTEP_Out(3305) <= \<const0>\;
  LOCKSTEP_Out(3306) <= \<const0>\;
  LOCKSTEP_Out(3307) <= \<const0>\;
  LOCKSTEP_Out(3308) <= \<const0>\;
  LOCKSTEP_Out(3309) <= \<const0>\;
  LOCKSTEP_Out(3310) <= \<const0>\;
  LOCKSTEP_Out(3311) <= \<const0>\;
  LOCKSTEP_Out(3312) <= \<const0>\;
  LOCKSTEP_Out(3313) <= \<const0>\;
  LOCKSTEP_Out(3314) <= \<const0>\;
  LOCKSTEP_Out(3315) <= \<const0>\;
  LOCKSTEP_Out(3316) <= \<const0>\;
  LOCKSTEP_Out(3317) <= \<const0>\;
  LOCKSTEP_Out(3318) <= \<const0>\;
  LOCKSTEP_Out(3319) <= \<const0>\;
  LOCKSTEP_Out(3320) <= \<const0>\;
  LOCKSTEP_Out(3321) <= \<const0>\;
  LOCKSTEP_Out(3322) <= \<const0>\;
  LOCKSTEP_Out(3323) <= \<const0>\;
  LOCKSTEP_Out(3324) <= \<const0>\;
  LOCKSTEP_Out(3325) <= \<const0>\;
  LOCKSTEP_Out(3326) <= \<const0>\;
  LOCKSTEP_Out(3327) <= \<const0>\;
  LOCKSTEP_Out(3328) <= \<const0>\;
  LOCKSTEP_Out(3329) <= \<const0>\;
  LOCKSTEP_Out(3330) <= \<const0>\;
  LOCKSTEP_Out(3331) <= \<const0>\;
  LOCKSTEP_Out(3332) <= \<const0>\;
  LOCKSTEP_Out(3333) <= \<const0>\;
  LOCKSTEP_Out(3334) <= \<const0>\;
  LOCKSTEP_Out(3335) <= \<const0>\;
  LOCKSTEP_Out(3336) <= \<const0>\;
  LOCKSTEP_Out(3337) <= \<const0>\;
  LOCKSTEP_Out(3338) <= \<const0>\;
  LOCKSTEP_Out(3339) <= \<const0>\;
  LOCKSTEP_Out(3340) <= \<const0>\;
  LOCKSTEP_Out(3341) <= \<const0>\;
  LOCKSTEP_Out(3342) <= \<const0>\;
  LOCKSTEP_Out(3343) <= \<const0>\;
  LOCKSTEP_Out(3344) <= \<const0>\;
  LOCKSTEP_Out(3345) <= \<const0>\;
  LOCKSTEP_Out(3346) <= \<const0>\;
  LOCKSTEP_Out(3347) <= \<const0>\;
  LOCKSTEP_Out(3348) <= \<const0>\;
  LOCKSTEP_Out(3349) <= \<const0>\;
  LOCKSTEP_Out(3350) <= \<const0>\;
  LOCKSTEP_Out(3351) <= \<const0>\;
  LOCKSTEP_Out(3352) <= \<const0>\;
  LOCKSTEP_Out(3353) <= \<const0>\;
  LOCKSTEP_Out(3354) <= \<const0>\;
  LOCKSTEP_Out(3355) <= \<const0>\;
  LOCKSTEP_Out(3356) <= \<const0>\;
  LOCKSTEP_Out(3357) <= \<const0>\;
  LOCKSTEP_Out(3358) <= \<const0>\;
  LOCKSTEP_Out(3359) <= \<const0>\;
  LOCKSTEP_Out(3360) <= \<const0>\;
  LOCKSTEP_Out(3361) <= \<const0>\;
  LOCKSTEP_Out(3362) <= \<const0>\;
  LOCKSTEP_Out(3363) <= \<const0>\;
  LOCKSTEP_Out(3364) <= \<const0>\;
  LOCKSTEP_Out(3365) <= \<const0>\;
  LOCKSTEP_Out(3366) <= \<const0>\;
  LOCKSTEP_Out(3367) <= \<const0>\;
  LOCKSTEP_Out(3368) <= \<const0>\;
  LOCKSTEP_Out(3369) <= \<const0>\;
  LOCKSTEP_Out(3370) <= \<const0>\;
  LOCKSTEP_Out(3371) <= \<const0>\;
  LOCKSTEP_Out(3372) <= \<const0>\;
  LOCKSTEP_Out(3373) <= \<const0>\;
  LOCKSTEP_Out(3374) <= \<const0>\;
  LOCKSTEP_Out(3375) <= \<const0>\;
  LOCKSTEP_Out(3376) <= \<const0>\;
  LOCKSTEP_Out(3377) <= \<const0>\;
  LOCKSTEP_Out(3378) <= \<const0>\;
  LOCKSTEP_Out(3379) <= \<const0>\;
  LOCKSTEP_Out(3380) <= \<const0>\;
  LOCKSTEP_Out(3381) <= \<const0>\;
  LOCKSTEP_Out(3382) <= \<const0>\;
  LOCKSTEP_Out(3383) <= \<const0>\;
  LOCKSTEP_Out(3384) <= \<const0>\;
  LOCKSTEP_Out(3385) <= \<const0>\;
  LOCKSTEP_Out(3386) <= \<const0>\;
  LOCKSTEP_Out(3387) <= \<const0>\;
  LOCKSTEP_Out(3388) <= \<const0>\;
  LOCKSTEP_Out(3389) <= \<const0>\;
  LOCKSTEP_Out(3390) <= \<const0>\;
  LOCKSTEP_Out(3391) <= \<const0>\;
  LOCKSTEP_Out(3392) <= \<const0>\;
  LOCKSTEP_Out(3393) <= \<const0>\;
  LOCKSTEP_Out(3394) <= \<const0>\;
  LOCKSTEP_Out(3395) <= \<const0>\;
  LOCKSTEP_Out(3396) <= \<const0>\;
  LOCKSTEP_Out(3397) <= \<const0>\;
  LOCKSTEP_Out(3398) <= \<const0>\;
  LOCKSTEP_Out(3399) <= \<const0>\;
  LOCKSTEP_Out(3400) <= \<const0>\;
  LOCKSTEP_Out(3401) <= \<const0>\;
  LOCKSTEP_Out(3402) <= \<const0>\;
  LOCKSTEP_Out(3403) <= \<const0>\;
  LOCKSTEP_Out(3404) <= \<const0>\;
  LOCKSTEP_Out(3405) <= \<const0>\;
  LOCKSTEP_Out(3406) <= \<const0>\;
  LOCKSTEP_Out(3407) <= \<const0>\;
  LOCKSTEP_Out(3408) <= \<const0>\;
  LOCKSTEP_Out(3409) <= \<const0>\;
  LOCKSTEP_Out(3410) <= \<const0>\;
  LOCKSTEP_Out(3411) <= \<const0>\;
  LOCKSTEP_Out(3412) <= \<const0>\;
  LOCKSTEP_Out(3413) <= \<const0>\;
  LOCKSTEP_Out(3414) <= \<const0>\;
  LOCKSTEP_Out(3415) <= \<const0>\;
  LOCKSTEP_Out(3416) <= \<const0>\;
  LOCKSTEP_Out(3417) <= \<const0>\;
  LOCKSTEP_Out(3418) <= \<const0>\;
  LOCKSTEP_Out(3419) <= \<const0>\;
  LOCKSTEP_Out(3420) <= \<const0>\;
  LOCKSTEP_Out(3421) <= \<const0>\;
  LOCKSTEP_Out(3422) <= \<const0>\;
  LOCKSTEP_Out(3423) <= \<const0>\;
  LOCKSTEP_Out(3424) <= \<const0>\;
  LOCKSTEP_Out(3425) <= \<const0>\;
  LOCKSTEP_Out(3426) <= \<const0>\;
  LOCKSTEP_Out(3427) <= \<const0>\;
  LOCKSTEP_Out(3428) <= \<const0>\;
  LOCKSTEP_Out(3429) <= \<const0>\;
  LOCKSTEP_Out(3430) <= \<const0>\;
  LOCKSTEP_Out(3431) <= \<const0>\;
  LOCKSTEP_Out(3432) <= \<const0>\;
  LOCKSTEP_Out(3433) <= \<const0>\;
  LOCKSTEP_Out(3434) <= \<const0>\;
  LOCKSTEP_Out(3435) <= \<const0>\;
  LOCKSTEP_Out(3436) <= \<const0>\;
  LOCKSTEP_Out(3437) <= \<const0>\;
  LOCKSTEP_Out(3438) <= \<const0>\;
  LOCKSTEP_Out(3439) <= \<const0>\;
  LOCKSTEP_Out(3440) <= \<const0>\;
  LOCKSTEP_Out(3441) <= \<const0>\;
  LOCKSTEP_Out(3442) <= \<const0>\;
  LOCKSTEP_Out(3443) <= \<const0>\;
  LOCKSTEP_Out(3444) <= \<const0>\;
  LOCKSTEP_Out(3445) <= \<const0>\;
  LOCKSTEP_Out(3446) <= \<const0>\;
  LOCKSTEP_Out(3447) <= \<const0>\;
  LOCKSTEP_Out(3448) <= \<const0>\;
  LOCKSTEP_Out(3449) <= \<const0>\;
  LOCKSTEP_Out(3450) <= \<const0>\;
  LOCKSTEP_Out(3451) <= \<const0>\;
  LOCKSTEP_Out(3452) <= \<const0>\;
  LOCKSTEP_Out(3453) <= \<const0>\;
  LOCKSTEP_Out(3454) <= \<const0>\;
  LOCKSTEP_Out(3455) <= \<const0>\;
  LOCKSTEP_Out(3456) <= \<const0>\;
  LOCKSTEP_Out(3457) <= \<const0>\;
  LOCKSTEP_Out(3458) <= \<const0>\;
  LOCKSTEP_Out(3459) <= \<const0>\;
  LOCKSTEP_Out(3460) <= \<const0>\;
  LOCKSTEP_Out(3461) <= \<const0>\;
  LOCKSTEP_Out(3462) <= \<const0>\;
  LOCKSTEP_Out(3463) <= \<const0>\;
  LOCKSTEP_Out(3464) <= \<const0>\;
  LOCKSTEP_Out(3465) <= \<const0>\;
  LOCKSTEP_Out(3466) <= \<const0>\;
  LOCKSTEP_Out(3467) <= \<const0>\;
  LOCKSTEP_Out(3468) <= \<const0>\;
  LOCKSTEP_Out(3469) <= \<const0>\;
  LOCKSTEP_Out(3470) <= \<const0>\;
  LOCKSTEP_Out(3471) <= \<const0>\;
  LOCKSTEP_Out(3472) <= \<const0>\;
  LOCKSTEP_Out(3473) <= \<const0>\;
  LOCKSTEP_Out(3474) <= \<const0>\;
  LOCKSTEP_Out(3475) <= \<const0>\;
  LOCKSTEP_Out(3476) <= \<const0>\;
  LOCKSTEP_Out(3477) <= \<const0>\;
  LOCKSTEP_Out(3478) <= \<const0>\;
  LOCKSTEP_Out(3479) <= \<const0>\;
  LOCKSTEP_Out(3480) <= \<const0>\;
  LOCKSTEP_Out(3481) <= \<const0>\;
  LOCKSTEP_Out(3482) <= \<const0>\;
  LOCKSTEP_Out(3483) <= \<const0>\;
  LOCKSTEP_Out(3484) <= \<const0>\;
  LOCKSTEP_Out(3485) <= \<const0>\;
  LOCKSTEP_Out(3486) <= \<const0>\;
  LOCKSTEP_Out(3487) <= \<const0>\;
  LOCKSTEP_Out(3488) <= \<const0>\;
  LOCKSTEP_Out(3489) <= \<const0>\;
  LOCKSTEP_Out(3490) <= \<const0>\;
  LOCKSTEP_Out(3491) <= \<const0>\;
  LOCKSTEP_Out(3492) <= \<const0>\;
  LOCKSTEP_Out(3493) <= \<const0>\;
  LOCKSTEP_Out(3494) <= \<const0>\;
  LOCKSTEP_Out(3495) <= \<const0>\;
  LOCKSTEP_Out(3496) <= \<const0>\;
  LOCKSTEP_Out(3497) <= \<const0>\;
  LOCKSTEP_Out(3498) <= \<const0>\;
  LOCKSTEP_Out(3499) <= \<const0>\;
  LOCKSTEP_Out(3500) <= \<const0>\;
  LOCKSTEP_Out(3501) <= \<const0>\;
  LOCKSTEP_Out(3502) <= \<const0>\;
  LOCKSTEP_Out(3503) <= \<const0>\;
  LOCKSTEP_Out(3504) <= \<const0>\;
  LOCKSTEP_Out(3505) <= \<const0>\;
  LOCKSTEP_Out(3506) <= \<const0>\;
  LOCKSTEP_Out(3507) <= \<const0>\;
  LOCKSTEP_Out(3508) <= \<const0>\;
  LOCKSTEP_Out(3509) <= \<const0>\;
  LOCKSTEP_Out(3510) <= \<const0>\;
  LOCKSTEP_Out(3511) <= \<const0>\;
  LOCKSTEP_Out(3512) <= \<const0>\;
  LOCKSTEP_Out(3513) <= \<const0>\;
  LOCKSTEP_Out(3514) <= \<const0>\;
  LOCKSTEP_Out(3515) <= \<const0>\;
  LOCKSTEP_Out(3516) <= \<const0>\;
  LOCKSTEP_Out(3517) <= \<const0>\;
  LOCKSTEP_Out(3518) <= \<const0>\;
  LOCKSTEP_Out(3519) <= \<const0>\;
  LOCKSTEP_Out(3520) <= \<const0>\;
  LOCKSTEP_Out(3521) <= \<const0>\;
  LOCKSTEP_Out(3522) <= \<const0>\;
  LOCKSTEP_Out(3523) <= \<const0>\;
  LOCKSTEP_Out(3524) <= \<const0>\;
  LOCKSTEP_Out(3525) <= \<const0>\;
  LOCKSTEP_Out(3526) <= \<const0>\;
  LOCKSTEP_Out(3527) <= \<const0>\;
  LOCKSTEP_Out(3528) <= \<const0>\;
  LOCKSTEP_Out(3529) <= \<const0>\;
  LOCKSTEP_Out(3530) <= \<const0>\;
  LOCKSTEP_Out(3531) <= \<const0>\;
  LOCKSTEP_Out(3532) <= \<const0>\;
  LOCKSTEP_Out(3533) <= \<const0>\;
  LOCKSTEP_Out(3534) <= \<const0>\;
  LOCKSTEP_Out(3535) <= \<const0>\;
  LOCKSTEP_Out(3536) <= \<const0>\;
  LOCKSTEP_Out(3537) <= \<const0>\;
  LOCKSTEP_Out(3538) <= \<const0>\;
  LOCKSTEP_Out(3539) <= \<const0>\;
  LOCKSTEP_Out(3540) <= \<const0>\;
  LOCKSTEP_Out(3541) <= \<const0>\;
  LOCKSTEP_Out(3542) <= \<const0>\;
  LOCKSTEP_Out(3543) <= \<const0>\;
  LOCKSTEP_Out(3544) <= \<const0>\;
  LOCKSTEP_Out(3545) <= \<const0>\;
  LOCKSTEP_Out(3546) <= \<const0>\;
  LOCKSTEP_Out(3547) <= \<const0>\;
  LOCKSTEP_Out(3548) <= \<const0>\;
  LOCKSTEP_Out(3549) <= \<const0>\;
  LOCKSTEP_Out(3550) <= \<const0>\;
  LOCKSTEP_Out(3551) <= \<const0>\;
  LOCKSTEP_Out(3552) <= \<const0>\;
  LOCKSTEP_Out(3553) <= \<const0>\;
  LOCKSTEP_Out(3554) <= \<const0>\;
  LOCKSTEP_Out(3555) <= \<const0>\;
  LOCKSTEP_Out(3556) <= \<const0>\;
  LOCKSTEP_Out(3557) <= \<const0>\;
  LOCKSTEP_Out(3558) <= \<const0>\;
  LOCKSTEP_Out(3559) <= \<const0>\;
  LOCKSTEP_Out(3560) <= \<const0>\;
  LOCKSTEP_Out(3561) <= \<const0>\;
  LOCKSTEP_Out(3562) <= \<const0>\;
  LOCKSTEP_Out(3563) <= \<const0>\;
  LOCKSTEP_Out(3564) <= \<const0>\;
  LOCKSTEP_Out(3565) <= \<const0>\;
  LOCKSTEP_Out(3566) <= \<const0>\;
  LOCKSTEP_Out(3567) <= \<const0>\;
  LOCKSTEP_Out(3568) <= \<const0>\;
  LOCKSTEP_Out(3569) <= \<const0>\;
  LOCKSTEP_Out(3570) <= \<const0>\;
  LOCKSTEP_Out(3571) <= \<const0>\;
  LOCKSTEP_Out(3572) <= \<const0>\;
  LOCKSTEP_Out(3573) <= \<const0>\;
  LOCKSTEP_Out(3574) <= \<const0>\;
  LOCKSTEP_Out(3575) <= \<const0>\;
  LOCKSTEP_Out(3576) <= \<const0>\;
  LOCKSTEP_Out(3577) <= \<const0>\;
  LOCKSTEP_Out(3578) <= \<const0>\;
  LOCKSTEP_Out(3579) <= \<const0>\;
  LOCKSTEP_Out(3580) <= \<const0>\;
  LOCKSTEP_Out(3581) <= \<const0>\;
  LOCKSTEP_Out(3582) <= \<const0>\;
  LOCKSTEP_Out(3583) <= \<const0>\;
  LOCKSTEP_Out(3584) <= \<const0>\;
  LOCKSTEP_Out(3585) <= \<const0>\;
  LOCKSTEP_Out(3586) <= \<const0>\;
  LOCKSTEP_Out(3587) <= \<const0>\;
  LOCKSTEP_Out(3588) <= \<const0>\;
  LOCKSTEP_Out(3589) <= \<const0>\;
  LOCKSTEP_Out(3590) <= \<const0>\;
  LOCKSTEP_Out(3591) <= \<const0>\;
  LOCKSTEP_Out(3592) <= \<const0>\;
  LOCKSTEP_Out(3593) <= \<const0>\;
  LOCKSTEP_Out(3594) <= \<const0>\;
  LOCKSTEP_Out(3595) <= \<const0>\;
  LOCKSTEP_Out(3596) <= \<const0>\;
  LOCKSTEP_Out(3597) <= \<const0>\;
  LOCKSTEP_Out(3598) <= \<const0>\;
  LOCKSTEP_Out(3599) <= \<const0>\;
  LOCKSTEP_Out(3600) <= \<const0>\;
  LOCKSTEP_Out(3601) <= \<const0>\;
  LOCKSTEP_Out(3602) <= \<const0>\;
  LOCKSTEP_Out(3603) <= \<const0>\;
  LOCKSTEP_Out(3604) <= \<const0>\;
  LOCKSTEP_Out(3605) <= \<const0>\;
  LOCKSTEP_Out(3606) <= \<const0>\;
  LOCKSTEP_Out(3607) <= \<const0>\;
  LOCKSTEP_Out(3608) <= \<const0>\;
  LOCKSTEP_Out(3609) <= \<const0>\;
  LOCKSTEP_Out(3610) <= \<const0>\;
  LOCKSTEP_Out(3611) <= \<const0>\;
  LOCKSTEP_Out(3612) <= \<const0>\;
  LOCKSTEP_Out(3613) <= \<const0>\;
  LOCKSTEP_Out(3614) <= \<const0>\;
  LOCKSTEP_Out(3615) <= \<const0>\;
  LOCKSTEP_Out(3616) <= \<const0>\;
  LOCKSTEP_Out(3617) <= \<const0>\;
  LOCKSTEP_Out(3618) <= \<const0>\;
  LOCKSTEP_Out(3619) <= \<const0>\;
  LOCKSTEP_Out(3620) <= \<const0>\;
  LOCKSTEP_Out(3621) <= \<const0>\;
  LOCKSTEP_Out(3622) <= \<const0>\;
  LOCKSTEP_Out(3623) <= \<const0>\;
  LOCKSTEP_Out(3624) <= \<const0>\;
  LOCKSTEP_Out(3625) <= \<const0>\;
  LOCKSTEP_Out(3626) <= \<const0>\;
  LOCKSTEP_Out(3627) <= \<const0>\;
  LOCKSTEP_Out(3628) <= \<const0>\;
  LOCKSTEP_Out(3629) <= \<const0>\;
  LOCKSTEP_Out(3630) <= \<const0>\;
  LOCKSTEP_Out(3631) <= \<const0>\;
  LOCKSTEP_Out(3632) <= \<const0>\;
  LOCKSTEP_Out(3633) <= \<const0>\;
  LOCKSTEP_Out(3634) <= \<const0>\;
  LOCKSTEP_Out(3635) <= \<const0>\;
  LOCKSTEP_Out(3636) <= \<const0>\;
  LOCKSTEP_Out(3637) <= \<const0>\;
  LOCKSTEP_Out(3638) <= \<const0>\;
  LOCKSTEP_Out(3639) <= \<const0>\;
  LOCKSTEP_Out(3640) <= \<const0>\;
  LOCKSTEP_Out(3641) <= \<const0>\;
  LOCKSTEP_Out(3642) <= \<const0>\;
  LOCKSTEP_Out(3643) <= \<const0>\;
  LOCKSTEP_Out(3644) <= \<const0>\;
  LOCKSTEP_Out(3645) <= \<const0>\;
  LOCKSTEP_Out(3646) <= \<const0>\;
  LOCKSTEP_Out(3647) <= \<const0>\;
  LOCKSTEP_Out(3648) <= \<const0>\;
  LOCKSTEP_Out(3649) <= \<const0>\;
  LOCKSTEP_Out(3650) <= \<const0>\;
  LOCKSTEP_Out(3651) <= \<const0>\;
  LOCKSTEP_Out(3652) <= \<const0>\;
  LOCKSTEP_Out(3653) <= \<const0>\;
  LOCKSTEP_Out(3654) <= \<const0>\;
  LOCKSTEP_Out(3655) <= \<const0>\;
  LOCKSTEP_Out(3656) <= \<const0>\;
  LOCKSTEP_Out(3657) <= \<const0>\;
  LOCKSTEP_Out(3658) <= \<const0>\;
  LOCKSTEP_Out(3659) <= \<const0>\;
  LOCKSTEP_Out(3660) <= \<const0>\;
  LOCKSTEP_Out(3661) <= \<const0>\;
  LOCKSTEP_Out(3662) <= \<const0>\;
  LOCKSTEP_Out(3663) <= \<const0>\;
  LOCKSTEP_Out(3664) <= \<const0>\;
  LOCKSTEP_Out(3665) <= \<const0>\;
  LOCKSTEP_Out(3666) <= \<const0>\;
  LOCKSTEP_Out(3667) <= \<const0>\;
  LOCKSTEP_Out(3668) <= \<const0>\;
  LOCKSTEP_Out(3669) <= \<const0>\;
  LOCKSTEP_Out(3670) <= \<const0>\;
  LOCKSTEP_Out(3671) <= \<const0>\;
  LOCKSTEP_Out(3672) <= \<const0>\;
  LOCKSTEP_Out(3673) <= \<const0>\;
  LOCKSTEP_Out(3674) <= \<const0>\;
  LOCKSTEP_Out(3675) <= \<const0>\;
  LOCKSTEP_Out(3676) <= \<const0>\;
  LOCKSTEP_Out(3677) <= \<const0>\;
  LOCKSTEP_Out(3678) <= \<const0>\;
  LOCKSTEP_Out(3679) <= \<const0>\;
  LOCKSTEP_Out(3680) <= \<const0>\;
  LOCKSTEP_Out(3681) <= \<const0>\;
  LOCKSTEP_Out(3682) <= \<const0>\;
  LOCKSTEP_Out(3683) <= \<const0>\;
  LOCKSTEP_Out(3684) <= \<const0>\;
  LOCKSTEP_Out(3685) <= \<const0>\;
  LOCKSTEP_Out(3686) <= \<const0>\;
  LOCKSTEP_Out(3687) <= \<const0>\;
  LOCKSTEP_Out(3688) <= \<const0>\;
  LOCKSTEP_Out(3689) <= \<const0>\;
  LOCKSTEP_Out(3690) <= \<const0>\;
  LOCKSTEP_Out(3691) <= \<const0>\;
  LOCKSTEP_Out(3692) <= \<const0>\;
  LOCKSTEP_Out(3693) <= \<const0>\;
  LOCKSTEP_Out(3694) <= \<const0>\;
  LOCKSTEP_Out(3695) <= \<const0>\;
  LOCKSTEP_Out(3696) <= \<const0>\;
  LOCKSTEP_Out(3697) <= \<const0>\;
  LOCKSTEP_Out(3698) <= \<const0>\;
  LOCKSTEP_Out(3699) <= \<const0>\;
  LOCKSTEP_Out(3700) <= \<const0>\;
  LOCKSTEP_Out(3701) <= \<const0>\;
  LOCKSTEP_Out(3702) <= \<const0>\;
  LOCKSTEP_Out(3703) <= \<const0>\;
  LOCKSTEP_Out(3704) <= \<const0>\;
  LOCKSTEP_Out(3705) <= \<const0>\;
  LOCKSTEP_Out(3706) <= \<const0>\;
  LOCKSTEP_Out(3707) <= \<const0>\;
  LOCKSTEP_Out(3708) <= \<const0>\;
  LOCKSTEP_Out(3709) <= \<const0>\;
  LOCKSTEP_Out(3710) <= \<const0>\;
  LOCKSTEP_Out(3711) <= \<const0>\;
  LOCKSTEP_Out(3712) <= \<const0>\;
  LOCKSTEP_Out(3713) <= \<const0>\;
  LOCKSTEP_Out(3714) <= \<const0>\;
  LOCKSTEP_Out(3715) <= \<const0>\;
  LOCKSTEP_Out(3716) <= \<const0>\;
  LOCKSTEP_Out(3717) <= \<const0>\;
  LOCKSTEP_Out(3718) <= \<const0>\;
  LOCKSTEP_Out(3719) <= \<const0>\;
  LOCKSTEP_Out(3720) <= \<const0>\;
  LOCKSTEP_Out(3721) <= \<const0>\;
  LOCKSTEP_Out(3722) <= \<const0>\;
  LOCKSTEP_Out(3723) <= \<const0>\;
  LOCKSTEP_Out(3724) <= \<const0>\;
  LOCKSTEP_Out(3725) <= \<const0>\;
  LOCKSTEP_Out(3726) <= \<const0>\;
  LOCKSTEP_Out(3727) <= \<const0>\;
  LOCKSTEP_Out(3728) <= \<const0>\;
  LOCKSTEP_Out(3729) <= \<const0>\;
  LOCKSTEP_Out(3730) <= \<const0>\;
  LOCKSTEP_Out(3731) <= \<const0>\;
  LOCKSTEP_Out(3732) <= \<const0>\;
  LOCKSTEP_Out(3733) <= \<const0>\;
  LOCKSTEP_Out(3734) <= \<const0>\;
  LOCKSTEP_Out(3735) <= \<const0>\;
  LOCKSTEP_Out(3736) <= \<const0>\;
  LOCKSTEP_Out(3737) <= \<const0>\;
  LOCKSTEP_Out(3738) <= \<const0>\;
  LOCKSTEP_Out(3739) <= \<const0>\;
  LOCKSTEP_Out(3740) <= \<const0>\;
  LOCKSTEP_Out(3741) <= \<const0>\;
  LOCKSTEP_Out(3742) <= \<const0>\;
  LOCKSTEP_Out(3743) <= \<const0>\;
  LOCKSTEP_Out(3744) <= \<const0>\;
  LOCKSTEP_Out(3745) <= \<const0>\;
  LOCKSTEP_Out(3746) <= \<const0>\;
  LOCKSTEP_Out(3747) <= \<const0>\;
  LOCKSTEP_Out(3748) <= \<const0>\;
  LOCKSTEP_Out(3749) <= \<const0>\;
  LOCKSTEP_Out(3750) <= \<const0>\;
  LOCKSTEP_Out(3751) <= \<const0>\;
  LOCKSTEP_Out(3752) <= \<const0>\;
  LOCKSTEP_Out(3753) <= \<const0>\;
  LOCKSTEP_Out(3754) <= \<const0>\;
  LOCKSTEP_Out(3755) <= \<const0>\;
  LOCKSTEP_Out(3756) <= \<const0>\;
  LOCKSTEP_Out(3757) <= \<const0>\;
  LOCKSTEP_Out(3758) <= \<const0>\;
  LOCKSTEP_Out(3759) <= \<const0>\;
  LOCKSTEP_Out(3760) <= \<const0>\;
  LOCKSTEP_Out(3761) <= \<const0>\;
  LOCKSTEP_Out(3762) <= \<const0>\;
  LOCKSTEP_Out(3763) <= \<const0>\;
  LOCKSTEP_Out(3764) <= \<const0>\;
  LOCKSTEP_Out(3765) <= \<const0>\;
  LOCKSTEP_Out(3766) <= \<const0>\;
  LOCKSTEP_Out(3767) <= \<const0>\;
  LOCKSTEP_Out(3768) <= \<const0>\;
  LOCKSTEP_Out(3769) <= \<const0>\;
  LOCKSTEP_Out(3770) <= \<const0>\;
  LOCKSTEP_Out(3771) <= \<const0>\;
  LOCKSTEP_Out(3772) <= \<const0>\;
  LOCKSTEP_Out(3773) <= \<const0>\;
  LOCKSTEP_Out(3774) <= \<const0>\;
  LOCKSTEP_Out(3775) <= \<const0>\;
  LOCKSTEP_Out(3776) <= \<const0>\;
  LOCKSTEP_Out(3777) <= \<const0>\;
  LOCKSTEP_Out(3778) <= \<const0>\;
  LOCKSTEP_Out(3779) <= \<const0>\;
  LOCKSTEP_Out(3780) <= \<const0>\;
  LOCKSTEP_Out(3781) <= \<const0>\;
  LOCKSTEP_Out(3782) <= \<const0>\;
  LOCKSTEP_Out(3783) <= \<const0>\;
  LOCKSTEP_Out(3784) <= \<const0>\;
  LOCKSTEP_Out(3785) <= \<const0>\;
  LOCKSTEP_Out(3786) <= \<const0>\;
  LOCKSTEP_Out(3787) <= \<const0>\;
  LOCKSTEP_Out(3788) <= \<const0>\;
  LOCKSTEP_Out(3789) <= \<const0>\;
  LOCKSTEP_Out(3790) <= \<const0>\;
  LOCKSTEP_Out(3791) <= \<const0>\;
  LOCKSTEP_Out(3792) <= \<const0>\;
  LOCKSTEP_Out(3793) <= \<const0>\;
  LOCKSTEP_Out(3794) <= \<const0>\;
  LOCKSTEP_Out(3795) <= \<const0>\;
  LOCKSTEP_Out(3796) <= \<const0>\;
  LOCKSTEP_Out(3797) <= \<const0>\;
  LOCKSTEP_Out(3798) <= \<const0>\;
  LOCKSTEP_Out(3799) <= \<const0>\;
  LOCKSTEP_Out(3800) <= \<const0>\;
  LOCKSTEP_Out(3801) <= \<const0>\;
  LOCKSTEP_Out(3802) <= \<const0>\;
  LOCKSTEP_Out(3803) <= \<const0>\;
  LOCKSTEP_Out(3804) <= \<const0>\;
  LOCKSTEP_Out(3805) <= \<const0>\;
  LOCKSTEP_Out(3806) <= \<const0>\;
  LOCKSTEP_Out(3807) <= \<const0>\;
  LOCKSTEP_Out(3808) <= \<const0>\;
  LOCKSTEP_Out(3809) <= \<const0>\;
  LOCKSTEP_Out(3810) <= \<const0>\;
  LOCKSTEP_Out(3811) <= \<const0>\;
  LOCKSTEP_Out(3812) <= \<const0>\;
  LOCKSTEP_Out(3813) <= \<const0>\;
  LOCKSTEP_Out(3814) <= \<const0>\;
  LOCKSTEP_Out(3815) <= \<const0>\;
  LOCKSTEP_Out(3816) <= \<const0>\;
  LOCKSTEP_Out(3817) <= \<const0>\;
  LOCKSTEP_Out(3818) <= \<const0>\;
  LOCKSTEP_Out(3819) <= \<const0>\;
  LOCKSTEP_Out(3820) <= \<const0>\;
  LOCKSTEP_Out(3821) <= \<const0>\;
  LOCKSTEP_Out(3822) <= \<const0>\;
  LOCKSTEP_Out(3823) <= \<const0>\;
  LOCKSTEP_Out(3824) <= \<const0>\;
  LOCKSTEP_Out(3825) <= \<const0>\;
  LOCKSTEP_Out(3826) <= \<const0>\;
  LOCKSTEP_Out(3827) <= \<const0>\;
  LOCKSTEP_Out(3828) <= \<const0>\;
  LOCKSTEP_Out(3829) <= \<const0>\;
  LOCKSTEP_Out(3830) <= \<const0>\;
  LOCKSTEP_Out(3831) <= \<const0>\;
  LOCKSTEP_Out(3832) <= \<const0>\;
  LOCKSTEP_Out(3833) <= \<const0>\;
  LOCKSTEP_Out(3834) <= \<const0>\;
  LOCKSTEP_Out(3835) <= \<const0>\;
  LOCKSTEP_Out(3836) <= \<const0>\;
  LOCKSTEP_Out(3837) <= \<const0>\;
  LOCKSTEP_Out(3838) <= \<const0>\;
  LOCKSTEP_Out(3839) <= \<const0>\;
  LOCKSTEP_Out(3840) <= \<const0>\;
  LOCKSTEP_Out(3841) <= \<const0>\;
  LOCKSTEP_Out(3842) <= \<const0>\;
  LOCKSTEP_Out(3843) <= \<const0>\;
  LOCKSTEP_Out(3844) <= \<const0>\;
  LOCKSTEP_Out(3845) <= \<const0>\;
  LOCKSTEP_Out(3846) <= \<const0>\;
  LOCKSTEP_Out(3847) <= \<const0>\;
  LOCKSTEP_Out(3848) <= \<const0>\;
  LOCKSTEP_Out(3849) <= \<const0>\;
  LOCKSTEP_Out(3850) <= \<const0>\;
  LOCKSTEP_Out(3851) <= \<const0>\;
  LOCKSTEP_Out(3852) <= \<const0>\;
  LOCKSTEP_Out(3853) <= \<const0>\;
  LOCKSTEP_Out(3854) <= \<const0>\;
  LOCKSTEP_Out(3855) <= \<const0>\;
  LOCKSTEP_Out(3856) <= \<const0>\;
  LOCKSTEP_Out(3857) <= \<const0>\;
  LOCKSTEP_Out(3858) <= \<const0>\;
  LOCKSTEP_Out(3859) <= \<const0>\;
  LOCKSTEP_Out(3860) <= \<const0>\;
  LOCKSTEP_Out(3861) <= \<const0>\;
  LOCKSTEP_Out(3862) <= \<const0>\;
  LOCKSTEP_Out(3863) <= \<const0>\;
  LOCKSTEP_Out(3864) <= \<const0>\;
  LOCKSTEP_Out(3865) <= \<const0>\;
  LOCKSTEP_Out(3866) <= \<const0>\;
  LOCKSTEP_Out(3867) <= \<const0>\;
  LOCKSTEP_Out(3868) <= \<const0>\;
  LOCKSTEP_Out(3869) <= \<const0>\;
  LOCKSTEP_Out(3870) <= \<const0>\;
  LOCKSTEP_Out(3871) <= \<const0>\;
  LOCKSTEP_Out(3872) <= \<const0>\;
  LOCKSTEP_Out(3873) <= \<const0>\;
  LOCKSTEP_Out(3874) <= \<const0>\;
  LOCKSTEP_Out(3875) <= \<const0>\;
  LOCKSTEP_Out(3876) <= \<const0>\;
  LOCKSTEP_Out(3877) <= \<const0>\;
  LOCKSTEP_Out(3878) <= \<const0>\;
  LOCKSTEP_Out(3879) <= \<const0>\;
  LOCKSTEP_Out(3880) <= \<const0>\;
  LOCKSTEP_Out(3881) <= \<const0>\;
  LOCKSTEP_Out(3882) <= \<const0>\;
  LOCKSTEP_Out(3883) <= \<const0>\;
  LOCKSTEP_Out(3884) <= \<const0>\;
  LOCKSTEP_Out(3885) <= \<const0>\;
  LOCKSTEP_Out(3886) <= \<const0>\;
  LOCKSTEP_Out(3887) <= \<const0>\;
  LOCKSTEP_Out(3888) <= \<const0>\;
  LOCKSTEP_Out(3889) <= \<const0>\;
  LOCKSTEP_Out(3890) <= \<const0>\;
  LOCKSTEP_Out(3891) <= \<const0>\;
  LOCKSTEP_Out(3892) <= \<const0>\;
  LOCKSTEP_Out(3893) <= \<const0>\;
  LOCKSTEP_Out(3894) <= \<const0>\;
  LOCKSTEP_Out(3895) <= \<const0>\;
  LOCKSTEP_Out(3896) <= \<const0>\;
  LOCKSTEP_Out(3897) <= \<const0>\;
  LOCKSTEP_Out(3898) <= \<const0>\;
  LOCKSTEP_Out(3899) <= \<const0>\;
  LOCKSTEP_Out(3900) <= \<const0>\;
  LOCKSTEP_Out(3901) <= \<const0>\;
  LOCKSTEP_Out(3902) <= \<const0>\;
  LOCKSTEP_Out(3903) <= \<const0>\;
  LOCKSTEP_Out(3904) <= \<const0>\;
  LOCKSTEP_Out(3905) <= \<const0>\;
  LOCKSTEP_Out(3906) <= \<const0>\;
  LOCKSTEP_Out(3907) <= \<const0>\;
  LOCKSTEP_Out(3908) <= \<const0>\;
  LOCKSTEP_Out(3909) <= \<const0>\;
  LOCKSTEP_Out(3910) <= \<const0>\;
  LOCKSTEP_Out(3911) <= \<const0>\;
  LOCKSTEP_Out(3912) <= \<const0>\;
  LOCKSTEP_Out(3913) <= \<const0>\;
  LOCKSTEP_Out(3914) <= \<const0>\;
  LOCKSTEP_Out(3915) <= \<const0>\;
  LOCKSTEP_Out(3916) <= \<const0>\;
  LOCKSTEP_Out(3917) <= \<const0>\;
  LOCKSTEP_Out(3918) <= \<const0>\;
  LOCKSTEP_Out(3919) <= \<const0>\;
  LOCKSTEP_Out(3920) <= \<const0>\;
  LOCKSTEP_Out(3921) <= \<const0>\;
  LOCKSTEP_Out(3922) <= \<const0>\;
  LOCKSTEP_Out(3923) <= \<const0>\;
  LOCKSTEP_Out(3924) <= \<const0>\;
  LOCKSTEP_Out(3925) <= \<const0>\;
  LOCKSTEP_Out(3926) <= \<const0>\;
  LOCKSTEP_Out(3927) <= \<const0>\;
  LOCKSTEP_Out(3928) <= \<const0>\;
  LOCKSTEP_Out(3929) <= \<const0>\;
  LOCKSTEP_Out(3930) <= \<const0>\;
  LOCKSTEP_Out(3931) <= \<const0>\;
  LOCKSTEP_Out(3932) <= \<const0>\;
  LOCKSTEP_Out(3933) <= \<const0>\;
  LOCKSTEP_Out(3934) <= \<const0>\;
  LOCKSTEP_Out(3935) <= \<const0>\;
  LOCKSTEP_Out(3936) <= \<const0>\;
  LOCKSTEP_Out(3937) <= \<const0>\;
  LOCKSTEP_Out(3938) <= \<const0>\;
  LOCKSTEP_Out(3939) <= \<const0>\;
  LOCKSTEP_Out(3940) <= \<const0>\;
  LOCKSTEP_Out(3941) <= \<const0>\;
  LOCKSTEP_Out(3942) <= \<const0>\;
  LOCKSTEP_Out(3943) <= \<const0>\;
  LOCKSTEP_Out(3944) <= \<const0>\;
  LOCKSTEP_Out(3945) <= \<const0>\;
  LOCKSTEP_Out(3946) <= \<const0>\;
  LOCKSTEP_Out(3947) <= \<const0>\;
  LOCKSTEP_Out(3948) <= \<const0>\;
  LOCKSTEP_Out(3949) <= \<const0>\;
  LOCKSTEP_Out(3950) <= \<const0>\;
  LOCKSTEP_Out(3951) <= \<const0>\;
  LOCKSTEP_Out(3952) <= \<const0>\;
  LOCKSTEP_Out(3953) <= \<const0>\;
  LOCKSTEP_Out(3954) <= \<const0>\;
  LOCKSTEP_Out(3955) <= \<const0>\;
  LOCKSTEP_Out(3956) <= \<const0>\;
  LOCKSTEP_Out(3957) <= \<const0>\;
  LOCKSTEP_Out(3958) <= \<const0>\;
  LOCKSTEP_Out(3959) <= \<const0>\;
  LOCKSTEP_Out(3960) <= \<const0>\;
  LOCKSTEP_Out(3961) <= \<const0>\;
  LOCKSTEP_Out(3962) <= \<const0>\;
  LOCKSTEP_Out(3963) <= \<const0>\;
  LOCKSTEP_Out(3964) <= \<const0>\;
  LOCKSTEP_Out(3965) <= \<const0>\;
  LOCKSTEP_Out(3966) <= \<const0>\;
  LOCKSTEP_Out(3967) <= \<const0>\;
  LOCKSTEP_Out(3968) <= \<const0>\;
  LOCKSTEP_Out(3969) <= \<const0>\;
  LOCKSTEP_Out(3970) <= \<const0>\;
  LOCKSTEP_Out(3971) <= \<const0>\;
  LOCKSTEP_Out(3972) <= \<const0>\;
  LOCKSTEP_Out(3973) <= \<const0>\;
  LOCKSTEP_Out(3974) <= \<const0>\;
  LOCKSTEP_Out(3975) <= \<const0>\;
  LOCKSTEP_Out(3976) <= \<const0>\;
  LOCKSTEP_Out(3977) <= \<const0>\;
  LOCKSTEP_Out(3978) <= \<const0>\;
  LOCKSTEP_Out(3979) <= \<const0>\;
  LOCKSTEP_Out(3980) <= \<const0>\;
  LOCKSTEP_Out(3981) <= \<const0>\;
  LOCKSTEP_Out(3982) <= \<const0>\;
  LOCKSTEP_Out(3983) <= \<const0>\;
  LOCKSTEP_Out(3984) <= \<const0>\;
  LOCKSTEP_Out(3985) <= \<const0>\;
  LOCKSTEP_Out(3986) <= \<const0>\;
  LOCKSTEP_Out(3987) <= \<const0>\;
  LOCKSTEP_Out(3988) <= \<const0>\;
  LOCKSTEP_Out(3989) <= \<const0>\;
  LOCKSTEP_Out(3990) <= \<const0>\;
  LOCKSTEP_Out(3991) <= \<const0>\;
  LOCKSTEP_Out(3992) <= \<const0>\;
  LOCKSTEP_Out(3993) <= \<const0>\;
  LOCKSTEP_Out(3994) <= \<const0>\;
  LOCKSTEP_Out(3995) <= \<const0>\;
  LOCKSTEP_Out(3996) <= \<const0>\;
  LOCKSTEP_Out(3997) <= \<const0>\;
  LOCKSTEP_Out(3998) <= \<const0>\;
  LOCKSTEP_Out(3999) <= \<const0>\;
  LOCKSTEP_Out(4000) <= \<const0>\;
  LOCKSTEP_Out(4001) <= \<const0>\;
  LOCKSTEP_Out(4002) <= \<const0>\;
  LOCKSTEP_Out(4003) <= \<const0>\;
  LOCKSTEP_Out(4004) <= \<const0>\;
  LOCKSTEP_Out(4005) <= \<const0>\;
  LOCKSTEP_Out(4006) <= \<const0>\;
  LOCKSTEP_Out(4007) <= \<const0>\;
  LOCKSTEP_Out(4008) <= \<const0>\;
  LOCKSTEP_Out(4009) <= \<const0>\;
  LOCKSTEP_Out(4010) <= \<const0>\;
  LOCKSTEP_Out(4011) <= \<const0>\;
  LOCKSTEP_Out(4012) <= \<const0>\;
  LOCKSTEP_Out(4013) <= \<const0>\;
  LOCKSTEP_Out(4014) <= \<const0>\;
  LOCKSTEP_Out(4015) <= \<const0>\;
  LOCKSTEP_Out(4016) <= \<const0>\;
  LOCKSTEP_Out(4017) <= \<const0>\;
  LOCKSTEP_Out(4018) <= \<const0>\;
  LOCKSTEP_Out(4019) <= \<const0>\;
  LOCKSTEP_Out(4020) <= \<const0>\;
  LOCKSTEP_Out(4021) <= \<const0>\;
  LOCKSTEP_Out(4022) <= \<const0>\;
  LOCKSTEP_Out(4023) <= \<const0>\;
  LOCKSTEP_Out(4024) <= \<const0>\;
  LOCKSTEP_Out(4025) <= \<const0>\;
  LOCKSTEP_Out(4026) <= \<const0>\;
  LOCKSTEP_Out(4027) <= \<const0>\;
  LOCKSTEP_Out(4028) <= \<const0>\;
  LOCKSTEP_Out(4029) <= \<const0>\;
  LOCKSTEP_Out(4030) <= \<const0>\;
  LOCKSTEP_Out(4031) <= \<const0>\;
  LOCKSTEP_Out(4032) <= \<const0>\;
  LOCKSTEP_Out(4033) <= \<const0>\;
  LOCKSTEP_Out(4034) <= \<const0>\;
  LOCKSTEP_Out(4035) <= \<const0>\;
  LOCKSTEP_Out(4036) <= \<const0>\;
  LOCKSTEP_Out(4037) <= \<const0>\;
  LOCKSTEP_Out(4038) <= \<const0>\;
  LOCKSTEP_Out(4039) <= \<const0>\;
  LOCKSTEP_Out(4040) <= \<const0>\;
  LOCKSTEP_Out(4041) <= \<const0>\;
  LOCKSTEP_Out(4042) <= \<const0>\;
  LOCKSTEP_Out(4043) <= \<const0>\;
  LOCKSTEP_Out(4044) <= \<const0>\;
  LOCKSTEP_Out(4045) <= \<const0>\;
  LOCKSTEP_Out(4046) <= \<const0>\;
  LOCKSTEP_Out(4047) <= \<const0>\;
  LOCKSTEP_Out(4048) <= \<const0>\;
  LOCKSTEP_Out(4049) <= \<const0>\;
  LOCKSTEP_Out(4050) <= \<const0>\;
  LOCKSTEP_Out(4051) <= \<const0>\;
  LOCKSTEP_Out(4052) <= \<const0>\;
  LOCKSTEP_Out(4053) <= \<const0>\;
  LOCKSTEP_Out(4054) <= \<const0>\;
  LOCKSTEP_Out(4055) <= \<const0>\;
  LOCKSTEP_Out(4056) <= \<const0>\;
  LOCKSTEP_Out(4057) <= \<const0>\;
  LOCKSTEP_Out(4058) <= \<const0>\;
  LOCKSTEP_Out(4059) <= \<const0>\;
  LOCKSTEP_Out(4060) <= \<const0>\;
  LOCKSTEP_Out(4061) <= \<const0>\;
  LOCKSTEP_Out(4062) <= \<const0>\;
  LOCKSTEP_Out(4063) <= \<const0>\;
  LOCKSTEP_Out(4064) <= \<const0>\;
  LOCKSTEP_Out(4065) <= \<const0>\;
  LOCKSTEP_Out(4066) <= \<const0>\;
  LOCKSTEP_Out(4067) <= \<const0>\;
  LOCKSTEP_Out(4068) <= \<const0>\;
  LOCKSTEP_Out(4069) <= \<const0>\;
  LOCKSTEP_Out(4070) <= \<const0>\;
  LOCKSTEP_Out(4071) <= \<const0>\;
  LOCKSTEP_Out(4072) <= \<const0>\;
  LOCKSTEP_Out(4073) <= \<const0>\;
  LOCKSTEP_Out(4074) <= \<const0>\;
  LOCKSTEP_Out(4075) <= \<const0>\;
  LOCKSTEP_Out(4076) <= \<const0>\;
  LOCKSTEP_Out(4077) <= \<const0>\;
  LOCKSTEP_Out(4078) <= \<const0>\;
  LOCKSTEP_Out(4079) <= \<const0>\;
  LOCKSTEP_Out(4080) <= \<const0>\;
  LOCKSTEP_Out(4081) <= \<const0>\;
  LOCKSTEP_Out(4082) <= \<const0>\;
  LOCKSTEP_Out(4083) <= \<const0>\;
  LOCKSTEP_Out(4084) <= \<const0>\;
  LOCKSTEP_Out(4085) <= \<const0>\;
  LOCKSTEP_Out(4086) <= \<const0>\;
  LOCKSTEP_Out(4087) <= \<const0>\;
  LOCKSTEP_Out(4088) <= \<const0>\;
  LOCKSTEP_Out(4089) <= \<const0>\;
  LOCKSTEP_Out(4090) <= \<const0>\;
  LOCKSTEP_Out(4091) <= \<const0>\;
  LOCKSTEP_Out(4092) <= \<const0>\;
  LOCKSTEP_Out(4093) <= \<const0>\;
  LOCKSTEP_Out(4094) <= \<const0>\;
  LOCKSTEP_Out(4095) <= \<const0>\;
  M0_AXIS_TDATA(31) <= \<const0>\;
  M0_AXIS_TDATA(30) <= \<const0>\;
  M0_AXIS_TDATA(29) <= \<const0>\;
  M0_AXIS_TDATA(28) <= \<const0>\;
  M0_AXIS_TDATA(27) <= \<const0>\;
  M0_AXIS_TDATA(26) <= \<const0>\;
  M0_AXIS_TDATA(25) <= \<const0>\;
  M0_AXIS_TDATA(24) <= \<const0>\;
  M0_AXIS_TDATA(23) <= \<const0>\;
  M0_AXIS_TDATA(22) <= \<const0>\;
  M0_AXIS_TDATA(21) <= \<const0>\;
  M0_AXIS_TDATA(20) <= \<const0>\;
  M0_AXIS_TDATA(19) <= \<const0>\;
  M0_AXIS_TDATA(18) <= \<const0>\;
  M0_AXIS_TDATA(17) <= \<const0>\;
  M0_AXIS_TDATA(16) <= \<const0>\;
  M0_AXIS_TDATA(15) <= \<const0>\;
  M0_AXIS_TDATA(14) <= \<const0>\;
  M0_AXIS_TDATA(13) <= \<const0>\;
  M0_AXIS_TDATA(12) <= \<const0>\;
  M0_AXIS_TDATA(11) <= \<const0>\;
  M0_AXIS_TDATA(10) <= \<const0>\;
  M0_AXIS_TDATA(9) <= \<const0>\;
  M0_AXIS_TDATA(8) <= \<const0>\;
  M0_AXIS_TDATA(7) <= \<const0>\;
  M0_AXIS_TDATA(6) <= \<const0>\;
  M0_AXIS_TDATA(5) <= \<const0>\;
  M0_AXIS_TDATA(4) <= \<const0>\;
  M0_AXIS_TDATA(3) <= \<const0>\;
  M0_AXIS_TDATA(2) <= \<const0>\;
  M0_AXIS_TDATA(1) <= \<const0>\;
  M0_AXIS_TDATA(0) <= \<const0>\;
  M0_AXIS_TLAST <= \<const0>\;
  M0_AXIS_TVALID <= \<const0>\;
  M10_AXIS_TDATA(31) <= \<const0>\;
  M10_AXIS_TDATA(30) <= \<const0>\;
  M10_AXIS_TDATA(29) <= \<const0>\;
  M10_AXIS_TDATA(28) <= \<const0>\;
  M10_AXIS_TDATA(27) <= \<const0>\;
  M10_AXIS_TDATA(26) <= \<const0>\;
  M10_AXIS_TDATA(25) <= \<const0>\;
  M10_AXIS_TDATA(24) <= \<const0>\;
  M10_AXIS_TDATA(23) <= \<const0>\;
  M10_AXIS_TDATA(22) <= \<const0>\;
  M10_AXIS_TDATA(21) <= \<const0>\;
  M10_AXIS_TDATA(20) <= \<const0>\;
  M10_AXIS_TDATA(19) <= \<const0>\;
  M10_AXIS_TDATA(18) <= \<const0>\;
  M10_AXIS_TDATA(17) <= \<const0>\;
  M10_AXIS_TDATA(16) <= \<const0>\;
  M10_AXIS_TDATA(15) <= \<const0>\;
  M10_AXIS_TDATA(14) <= \<const0>\;
  M10_AXIS_TDATA(13) <= \<const0>\;
  M10_AXIS_TDATA(12) <= \<const0>\;
  M10_AXIS_TDATA(11) <= \<const0>\;
  M10_AXIS_TDATA(10) <= \<const0>\;
  M10_AXIS_TDATA(9) <= \<const0>\;
  M10_AXIS_TDATA(8) <= \<const0>\;
  M10_AXIS_TDATA(7) <= \<const0>\;
  M10_AXIS_TDATA(6) <= \<const0>\;
  M10_AXIS_TDATA(5) <= \<const0>\;
  M10_AXIS_TDATA(4) <= \<const0>\;
  M10_AXIS_TDATA(3) <= \<const0>\;
  M10_AXIS_TDATA(2) <= \<const0>\;
  M10_AXIS_TDATA(1) <= \<const0>\;
  M10_AXIS_TDATA(0) <= \<const0>\;
  M10_AXIS_TLAST <= \<const0>\;
  M10_AXIS_TVALID <= \<const0>\;
  M11_AXIS_TDATA(31) <= \<const0>\;
  M11_AXIS_TDATA(30) <= \<const0>\;
  M11_AXIS_TDATA(29) <= \<const0>\;
  M11_AXIS_TDATA(28) <= \<const0>\;
  M11_AXIS_TDATA(27) <= \<const0>\;
  M11_AXIS_TDATA(26) <= \<const0>\;
  M11_AXIS_TDATA(25) <= \<const0>\;
  M11_AXIS_TDATA(24) <= \<const0>\;
  M11_AXIS_TDATA(23) <= \<const0>\;
  M11_AXIS_TDATA(22) <= \<const0>\;
  M11_AXIS_TDATA(21) <= \<const0>\;
  M11_AXIS_TDATA(20) <= \<const0>\;
  M11_AXIS_TDATA(19) <= \<const0>\;
  M11_AXIS_TDATA(18) <= \<const0>\;
  M11_AXIS_TDATA(17) <= \<const0>\;
  M11_AXIS_TDATA(16) <= \<const0>\;
  M11_AXIS_TDATA(15) <= \<const0>\;
  M11_AXIS_TDATA(14) <= \<const0>\;
  M11_AXIS_TDATA(13) <= \<const0>\;
  M11_AXIS_TDATA(12) <= \<const0>\;
  M11_AXIS_TDATA(11) <= \<const0>\;
  M11_AXIS_TDATA(10) <= \<const0>\;
  M11_AXIS_TDATA(9) <= \<const0>\;
  M11_AXIS_TDATA(8) <= \<const0>\;
  M11_AXIS_TDATA(7) <= \<const0>\;
  M11_AXIS_TDATA(6) <= \<const0>\;
  M11_AXIS_TDATA(5) <= \<const0>\;
  M11_AXIS_TDATA(4) <= \<const0>\;
  M11_AXIS_TDATA(3) <= \<const0>\;
  M11_AXIS_TDATA(2) <= \<const0>\;
  M11_AXIS_TDATA(1) <= \<const0>\;
  M11_AXIS_TDATA(0) <= \<const0>\;
  M11_AXIS_TLAST <= \<const0>\;
  M11_AXIS_TVALID <= \<const0>\;
  M12_AXIS_TDATA(31) <= \<const0>\;
  M12_AXIS_TDATA(30) <= \<const0>\;
  M12_AXIS_TDATA(29) <= \<const0>\;
  M12_AXIS_TDATA(28) <= \<const0>\;
  M12_AXIS_TDATA(27) <= \<const0>\;
  M12_AXIS_TDATA(26) <= \<const0>\;
  M12_AXIS_TDATA(25) <= \<const0>\;
  M12_AXIS_TDATA(24) <= \<const0>\;
  M12_AXIS_TDATA(23) <= \<const0>\;
  M12_AXIS_TDATA(22) <= \<const0>\;
  M12_AXIS_TDATA(21) <= \<const0>\;
  M12_AXIS_TDATA(20) <= \<const0>\;
  M12_AXIS_TDATA(19) <= \<const0>\;
  M12_AXIS_TDATA(18) <= \<const0>\;
  M12_AXIS_TDATA(17) <= \<const0>\;
  M12_AXIS_TDATA(16) <= \<const0>\;
  M12_AXIS_TDATA(15) <= \<const0>\;
  M12_AXIS_TDATA(14) <= \<const0>\;
  M12_AXIS_TDATA(13) <= \<const0>\;
  M12_AXIS_TDATA(12) <= \<const0>\;
  M12_AXIS_TDATA(11) <= \<const0>\;
  M12_AXIS_TDATA(10) <= \<const0>\;
  M12_AXIS_TDATA(9) <= \<const0>\;
  M12_AXIS_TDATA(8) <= \<const0>\;
  M12_AXIS_TDATA(7) <= \<const0>\;
  M12_AXIS_TDATA(6) <= \<const0>\;
  M12_AXIS_TDATA(5) <= \<const0>\;
  M12_AXIS_TDATA(4) <= \<const0>\;
  M12_AXIS_TDATA(3) <= \<const0>\;
  M12_AXIS_TDATA(2) <= \<const0>\;
  M12_AXIS_TDATA(1) <= \<const0>\;
  M12_AXIS_TDATA(0) <= \<const0>\;
  M12_AXIS_TLAST <= \<const0>\;
  M12_AXIS_TVALID <= \<const0>\;
  M13_AXIS_TDATA(31) <= \<const0>\;
  M13_AXIS_TDATA(30) <= \<const0>\;
  M13_AXIS_TDATA(29) <= \<const0>\;
  M13_AXIS_TDATA(28) <= \<const0>\;
  M13_AXIS_TDATA(27) <= \<const0>\;
  M13_AXIS_TDATA(26) <= \<const0>\;
  M13_AXIS_TDATA(25) <= \<const0>\;
  M13_AXIS_TDATA(24) <= \<const0>\;
  M13_AXIS_TDATA(23) <= \<const0>\;
  M13_AXIS_TDATA(22) <= \<const0>\;
  M13_AXIS_TDATA(21) <= \<const0>\;
  M13_AXIS_TDATA(20) <= \<const0>\;
  M13_AXIS_TDATA(19) <= \<const0>\;
  M13_AXIS_TDATA(18) <= \<const0>\;
  M13_AXIS_TDATA(17) <= \<const0>\;
  M13_AXIS_TDATA(16) <= \<const0>\;
  M13_AXIS_TDATA(15) <= \<const0>\;
  M13_AXIS_TDATA(14) <= \<const0>\;
  M13_AXIS_TDATA(13) <= \<const0>\;
  M13_AXIS_TDATA(12) <= \<const0>\;
  M13_AXIS_TDATA(11) <= \<const0>\;
  M13_AXIS_TDATA(10) <= \<const0>\;
  M13_AXIS_TDATA(9) <= \<const0>\;
  M13_AXIS_TDATA(8) <= \<const0>\;
  M13_AXIS_TDATA(7) <= \<const0>\;
  M13_AXIS_TDATA(6) <= \<const0>\;
  M13_AXIS_TDATA(5) <= \<const0>\;
  M13_AXIS_TDATA(4) <= \<const0>\;
  M13_AXIS_TDATA(3) <= \<const0>\;
  M13_AXIS_TDATA(2) <= \<const0>\;
  M13_AXIS_TDATA(1) <= \<const0>\;
  M13_AXIS_TDATA(0) <= \<const0>\;
  M13_AXIS_TLAST <= \<const0>\;
  M13_AXIS_TVALID <= \<const0>\;
  M14_AXIS_TDATA(31) <= \<const0>\;
  M14_AXIS_TDATA(30) <= \<const0>\;
  M14_AXIS_TDATA(29) <= \<const0>\;
  M14_AXIS_TDATA(28) <= \<const0>\;
  M14_AXIS_TDATA(27) <= \<const0>\;
  M14_AXIS_TDATA(26) <= \<const0>\;
  M14_AXIS_TDATA(25) <= \<const0>\;
  M14_AXIS_TDATA(24) <= \<const0>\;
  M14_AXIS_TDATA(23) <= \<const0>\;
  M14_AXIS_TDATA(22) <= \<const0>\;
  M14_AXIS_TDATA(21) <= \<const0>\;
  M14_AXIS_TDATA(20) <= \<const0>\;
  M14_AXIS_TDATA(19) <= \<const0>\;
  M14_AXIS_TDATA(18) <= \<const0>\;
  M14_AXIS_TDATA(17) <= \<const0>\;
  M14_AXIS_TDATA(16) <= \<const0>\;
  M14_AXIS_TDATA(15) <= \<const0>\;
  M14_AXIS_TDATA(14) <= \<const0>\;
  M14_AXIS_TDATA(13) <= \<const0>\;
  M14_AXIS_TDATA(12) <= \<const0>\;
  M14_AXIS_TDATA(11) <= \<const0>\;
  M14_AXIS_TDATA(10) <= \<const0>\;
  M14_AXIS_TDATA(9) <= \<const0>\;
  M14_AXIS_TDATA(8) <= \<const0>\;
  M14_AXIS_TDATA(7) <= \<const0>\;
  M14_AXIS_TDATA(6) <= \<const0>\;
  M14_AXIS_TDATA(5) <= \<const0>\;
  M14_AXIS_TDATA(4) <= \<const0>\;
  M14_AXIS_TDATA(3) <= \<const0>\;
  M14_AXIS_TDATA(2) <= \<const0>\;
  M14_AXIS_TDATA(1) <= \<const0>\;
  M14_AXIS_TDATA(0) <= \<const0>\;
  M14_AXIS_TLAST <= \<const0>\;
  M14_AXIS_TVALID <= \<const0>\;
  M15_AXIS_TDATA(31) <= \<const0>\;
  M15_AXIS_TDATA(30) <= \<const0>\;
  M15_AXIS_TDATA(29) <= \<const0>\;
  M15_AXIS_TDATA(28) <= \<const0>\;
  M15_AXIS_TDATA(27) <= \<const0>\;
  M15_AXIS_TDATA(26) <= \<const0>\;
  M15_AXIS_TDATA(25) <= \<const0>\;
  M15_AXIS_TDATA(24) <= \<const0>\;
  M15_AXIS_TDATA(23) <= \<const0>\;
  M15_AXIS_TDATA(22) <= \<const0>\;
  M15_AXIS_TDATA(21) <= \<const0>\;
  M15_AXIS_TDATA(20) <= \<const0>\;
  M15_AXIS_TDATA(19) <= \<const0>\;
  M15_AXIS_TDATA(18) <= \<const0>\;
  M15_AXIS_TDATA(17) <= \<const0>\;
  M15_AXIS_TDATA(16) <= \<const0>\;
  M15_AXIS_TDATA(15) <= \<const0>\;
  M15_AXIS_TDATA(14) <= \<const0>\;
  M15_AXIS_TDATA(13) <= \<const0>\;
  M15_AXIS_TDATA(12) <= \<const0>\;
  M15_AXIS_TDATA(11) <= \<const0>\;
  M15_AXIS_TDATA(10) <= \<const0>\;
  M15_AXIS_TDATA(9) <= \<const0>\;
  M15_AXIS_TDATA(8) <= \<const0>\;
  M15_AXIS_TDATA(7) <= \<const0>\;
  M15_AXIS_TDATA(6) <= \<const0>\;
  M15_AXIS_TDATA(5) <= \<const0>\;
  M15_AXIS_TDATA(4) <= \<const0>\;
  M15_AXIS_TDATA(3) <= \<const0>\;
  M15_AXIS_TDATA(2) <= \<const0>\;
  M15_AXIS_TDATA(1) <= \<const0>\;
  M15_AXIS_TDATA(0) <= \<const0>\;
  M15_AXIS_TLAST <= \<const0>\;
  M15_AXIS_TVALID <= \<const0>\;
  M1_AXIS_TDATA(31) <= \<const0>\;
  M1_AXIS_TDATA(30) <= \<const0>\;
  M1_AXIS_TDATA(29) <= \<const0>\;
  M1_AXIS_TDATA(28) <= \<const0>\;
  M1_AXIS_TDATA(27) <= \<const0>\;
  M1_AXIS_TDATA(26) <= \<const0>\;
  M1_AXIS_TDATA(25) <= \<const0>\;
  M1_AXIS_TDATA(24) <= \<const0>\;
  M1_AXIS_TDATA(23) <= \<const0>\;
  M1_AXIS_TDATA(22) <= \<const0>\;
  M1_AXIS_TDATA(21) <= \<const0>\;
  M1_AXIS_TDATA(20) <= \<const0>\;
  M1_AXIS_TDATA(19) <= \<const0>\;
  M1_AXIS_TDATA(18) <= \<const0>\;
  M1_AXIS_TDATA(17) <= \<const0>\;
  M1_AXIS_TDATA(16) <= \<const0>\;
  M1_AXIS_TDATA(15) <= \<const0>\;
  M1_AXIS_TDATA(14) <= \<const0>\;
  M1_AXIS_TDATA(13) <= \<const0>\;
  M1_AXIS_TDATA(12) <= \<const0>\;
  M1_AXIS_TDATA(11) <= \<const0>\;
  M1_AXIS_TDATA(10) <= \<const0>\;
  M1_AXIS_TDATA(9) <= \<const0>\;
  M1_AXIS_TDATA(8) <= \<const0>\;
  M1_AXIS_TDATA(7) <= \<const0>\;
  M1_AXIS_TDATA(6) <= \<const0>\;
  M1_AXIS_TDATA(5) <= \<const0>\;
  M1_AXIS_TDATA(4) <= \<const0>\;
  M1_AXIS_TDATA(3) <= \<const0>\;
  M1_AXIS_TDATA(2) <= \<const0>\;
  M1_AXIS_TDATA(1) <= \<const0>\;
  M1_AXIS_TDATA(0) <= \<const0>\;
  M1_AXIS_TLAST <= \<const0>\;
  M1_AXIS_TVALID <= \<const0>\;
  M2_AXIS_TDATA(31) <= \<const0>\;
  M2_AXIS_TDATA(30) <= \<const0>\;
  M2_AXIS_TDATA(29) <= \<const0>\;
  M2_AXIS_TDATA(28) <= \<const0>\;
  M2_AXIS_TDATA(27) <= \<const0>\;
  M2_AXIS_TDATA(26) <= \<const0>\;
  M2_AXIS_TDATA(25) <= \<const0>\;
  M2_AXIS_TDATA(24) <= \<const0>\;
  M2_AXIS_TDATA(23) <= \<const0>\;
  M2_AXIS_TDATA(22) <= \<const0>\;
  M2_AXIS_TDATA(21) <= \<const0>\;
  M2_AXIS_TDATA(20) <= \<const0>\;
  M2_AXIS_TDATA(19) <= \<const0>\;
  M2_AXIS_TDATA(18) <= \<const0>\;
  M2_AXIS_TDATA(17) <= \<const0>\;
  M2_AXIS_TDATA(16) <= \<const0>\;
  M2_AXIS_TDATA(15) <= \<const0>\;
  M2_AXIS_TDATA(14) <= \<const0>\;
  M2_AXIS_TDATA(13) <= \<const0>\;
  M2_AXIS_TDATA(12) <= \<const0>\;
  M2_AXIS_TDATA(11) <= \<const0>\;
  M2_AXIS_TDATA(10) <= \<const0>\;
  M2_AXIS_TDATA(9) <= \<const0>\;
  M2_AXIS_TDATA(8) <= \<const0>\;
  M2_AXIS_TDATA(7) <= \<const0>\;
  M2_AXIS_TDATA(6) <= \<const0>\;
  M2_AXIS_TDATA(5) <= \<const0>\;
  M2_AXIS_TDATA(4) <= \<const0>\;
  M2_AXIS_TDATA(3) <= \<const0>\;
  M2_AXIS_TDATA(2) <= \<const0>\;
  M2_AXIS_TDATA(1) <= \<const0>\;
  M2_AXIS_TDATA(0) <= \<const0>\;
  M2_AXIS_TLAST <= \<const0>\;
  M2_AXIS_TVALID <= \<const0>\;
  M3_AXIS_TDATA(31) <= \<const0>\;
  M3_AXIS_TDATA(30) <= \<const0>\;
  M3_AXIS_TDATA(29) <= \<const0>\;
  M3_AXIS_TDATA(28) <= \<const0>\;
  M3_AXIS_TDATA(27) <= \<const0>\;
  M3_AXIS_TDATA(26) <= \<const0>\;
  M3_AXIS_TDATA(25) <= \<const0>\;
  M3_AXIS_TDATA(24) <= \<const0>\;
  M3_AXIS_TDATA(23) <= \<const0>\;
  M3_AXIS_TDATA(22) <= \<const0>\;
  M3_AXIS_TDATA(21) <= \<const0>\;
  M3_AXIS_TDATA(20) <= \<const0>\;
  M3_AXIS_TDATA(19) <= \<const0>\;
  M3_AXIS_TDATA(18) <= \<const0>\;
  M3_AXIS_TDATA(17) <= \<const0>\;
  M3_AXIS_TDATA(16) <= \<const0>\;
  M3_AXIS_TDATA(15) <= \<const0>\;
  M3_AXIS_TDATA(14) <= \<const0>\;
  M3_AXIS_TDATA(13) <= \<const0>\;
  M3_AXIS_TDATA(12) <= \<const0>\;
  M3_AXIS_TDATA(11) <= \<const0>\;
  M3_AXIS_TDATA(10) <= \<const0>\;
  M3_AXIS_TDATA(9) <= \<const0>\;
  M3_AXIS_TDATA(8) <= \<const0>\;
  M3_AXIS_TDATA(7) <= \<const0>\;
  M3_AXIS_TDATA(6) <= \<const0>\;
  M3_AXIS_TDATA(5) <= \<const0>\;
  M3_AXIS_TDATA(4) <= \<const0>\;
  M3_AXIS_TDATA(3) <= \<const0>\;
  M3_AXIS_TDATA(2) <= \<const0>\;
  M3_AXIS_TDATA(1) <= \<const0>\;
  M3_AXIS_TDATA(0) <= \<const0>\;
  M3_AXIS_TLAST <= \<const0>\;
  M3_AXIS_TVALID <= \<const0>\;
  M4_AXIS_TDATA(31) <= \<const0>\;
  M4_AXIS_TDATA(30) <= \<const0>\;
  M4_AXIS_TDATA(29) <= \<const0>\;
  M4_AXIS_TDATA(28) <= \<const0>\;
  M4_AXIS_TDATA(27) <= \<const0>\;
  M4_AXIS_TDATA(26) <= \<const0>\;
  M4_AXIS_TDATA(25) <= \<const0>\;
  M4_AXIS_TDATA(24) <= \<const0>\;
  M4_AXIS_TDATA(23) <= \<const0>\;
  M4_AXIS_TDATA(22) <= \<const0>\;
  M4_AXIS_TDATA(21) <= \<const0>\;
  M4_AXIS_TDATA(20) <= \<const0>\;
  M4_AXIS_TDATA(19) <= \<const0>\;
  M4_AXIS_TDATA(18) <= \<const0>\;
  M4_AXIS_TDATA(17) <= \<const0>\;
  M4_AXIS_TDATA(16) <= \<const0>\;
  M4_AXIS_TDATA(15) <= \<const0>\;
  M4_AXIS_TDATA(14) <= \<const0>\;
  M4_AXIS_TDATA(13) <= \<const0>\;
  M4_AXIS_TDATA(12) <= \<const0>\;
  M4_AXIS_TDATA(11) <= \<const0>\;
  M4_AXIS_TDATA(10) <= \<const0>\;
  M4_AXIS_TDATA(9) <= \<const0>\;
  M4_AXIS_TDATA(8) <= \<const0>\;
  M4_AXIS_TDATA(7) <= \<const0>\;
  M4_AXIS_TDATA(6) <= \<const0>\;
  M4_AXIS_TDATA(5) <= \<const0>\;
  M4_AXIS_TDATA(4) <= \<const0>\;
  M4_AXIS_TDATA(3) <= \<const0>\;
  M4_AXIS_TDATA(2) <= \<const0>\;
  M4_AXIS_TDATA(1) <= \<const0>\;
  M4_AXIS_TDATA(0) <= \<const0>\;
  M4_AXIS_TLAST <= \<const0>\;
  M4_AXIS_TVALID <= \<const0>\;
  M5_AXIS_TDATA(31) <= \<const0>\;
  M5_AXIS_TDATA(30) <= \<const0>\;
  M5_AXIS_TDATA(29) <= \<const0>\;
  M5_AXIS_TDATA(28) <= \<const0>\;
  M5_AXIS_TDATA(27) <= \<const0>\;
  M5_AXIS_TDATA(26) <= \<const0>\;
  M5_AXIS_TDATA(25) <= \<const0>\;
  M5_AXIS_TDATA(24) <= \<const0>\;
  M5_AXIS_TDATA(23) <= \<const0>\;
  M5_AXIS_TDATA(22) <= \<const0>\;
  M5_AXIS_TDATA(21) <= \<const0>\;
  M5_AXIS_TDATA(20) <= \<const0>\;
  M5_AXIS_TDATA(19) <= \<const0>\;
  M5_AXIS_TDATA(18) <= \<const0>\;
  M5_AXIS_TDATA(17) <= \<const0>\;
  M5_AXIS_TDATA(16) <= \<const0>\;
  M5_AXIS_TDATA(15) <= \<const0>\;
  M5_AXIS_TDATA(14) <= \<const0>\;
  M5_AXIS_TDATA(13) <= \<const0>\;
  M5_AXIS_TDATA(12) <= \<const0>\;
  M5_AXIS_TDATA(11) <= \<const0>\;
  M5_AXIS_TDATA(10) <= \<const0>\;
  M5_AXIS_TDATA(9) <= \<const0>\;
  M5_AXIS_TDATA(8) <= \<const0>\;
  M5_AXIS_TDATA(7) <= \<const0>\;
  M5_AXIS_TDATA(6) <= \<const0>\;
  M5_AXIS_TDATA(5) <= \<const0>\;
  M5_AXIS_TDATA(4) <= \<const0>\;
  M5_AXIS_TDATA(3) <= \<const0>\;
  M5_AXIS_TDATA(2) <= \<const0>\;
  M5_AXIS_TDATA(1) <= \<const0>\;
  M5_AXIS_TDATA(0) <= \<const0>\;
  M5_AXIS_TLAST <= \<const0>\;
  M5_AXIS_TVALID <= \<const0>\;
  M6_AXIS_TDATA(31) <= \<const0>\;
  M6_AXIS_TDATA(30) <= \<const0>\;
  M6_AXIS_TDATA(29) <= \<const0>\;
  M6_AXIS_TDATA(28) <= \<const0>\;
  M6_AXIS_TDATA(27) <= \<const0>\;
  M6_AXIS_TDATA(26) <= \<const0>\;
  M6_AXIS_TDATA(25) <= \<const0>\;
  M6_AXIS_TDATA(24) <= \<const0>\;
  M6_AXIS_TDATA(23) <= \<const0>\;
  M6_AXIS_TDATA(22) <= \<const0>\;
  M6_AXIS_TDATA(21) <= \<const0>\;
  M6_AXIS_TDATA(20) <= \<const0>\;
  M6_AXIS_TDATA(19) <= \<const0>\;
  M6_AXIS_TDATA(18) <= \<const0>\;
  M6_AXIS_TDATA(17) <= \<const0>\;
  M6_AXIS_TDATA(16) <= \<const0>\;
  M6_AXIS_TDATA(15) <= \<const0>\;
  M6_AXIS_TDATA(14) <= \<const0>\;
  M6_AXIS_TDATA(13) <= \<const0>\;
  M6_AXIS_TDATA(12) <= \<const0>\;
  M6_AXIS_TDATA(11) <= \<const0>\;
  M6_AXIS_TDATA(10) <= \<const0>\;
  M6_AXIS_TDATA(9) <= \<const0>\;
  M6_AXIS_TDATA(8) <= \<const0>\;
  M6_AXIS_TDATA(7) <= \<const0>\;
  M6_AXIS_TDATA(6) <= \<const0>\;
  M6_AXIS_TDATA(5) <= \<const0>\;
  M6_AXIS_TDATA(4) <= \<const0>\;
  M6_AXIS_TDATA(3) <= \<const0>\;
  M6_AXIS_TDATA(2) <= \<const0>\;
  M6_AXIS_TDATA(1) <= \<const0>\;
  M6_AXIS_TDATA(0) <= \<const0>\;
  M6_AXIS_TLAST <= \<const0>\;
  M6_AXIS_TVALID <= \<const0>\;
  M7_AXIS_TDATA(31) <= \<const0>\;
  M7_AXIS_TDATA(30) <= \<const0>\;
  M7_AXIS_TDATA(29) <= \<const0>\;
  M7_AXIS_TDATA(28) <= \<const0>\;
  M7_AXIS_TDATA(27) <= \<const0>\;
  M7_AXIS_TDATA(26) <= \<const0>\;
  M7_AXIS_TDATA(25) <= \<const0>\;
  M7_AXIS_TDATA(24) <= \<const0>\;
  M7_AXIS_TDATA(23) <= \<const0>\;
  M7_AXIS_TDATA(22) <= \<const0>\;
  M7_AXIS_TDATA(21) <= \<const0>\;
  M7_AXIS_TDATA(20) <= \<const0>\;
  M7_AXIS_TDATA(19) <= \<const0>\;
  M7_AXIS_TDATA(18) <= \<const0>\;
  M7_AXIS_TDATA(17) <= \<const0>\;
  M7_AXIS_TDATA(16) <= \<const0>\;
  M7_AXIS_TDATA(15) <= \<const0>\;
  M7_AXIS_TDATA(14) <= \<const0>\;
  M7_AXIS_TDATA(13) <= \<const0>\;
  M7_AXIS_TDATA(12) <= \<const0>\;
  M7_AXIS_TDATA(11) <= \<const0>\;
  M7_AXIS_TDATA(10) <= \<const0>\;
  M7_AXIS_TDATA(9) <= \<const0>\;
  M7_AXIS_TDATA(8) <= \<const0>\;
  M7_AXIS_TDATA(7) <= \<const0>\;
  M7_AXIS_TDATA(6) <= \<const0>\;
  M7_AXIS_TDATA(5) <= \<const0>\;
  M7_AXIS_TDATA(4) <= \<const0>\;
  M7_AXIS_TDATA(3) <= \<const0>\;
  M7_AXIS_TDATA(2) <= \<const0>\;
  M7_AXIS_TDATA(1) <= \<const0>\;
  M7_AXIS_TDATA(0) <= \<const0>\;
  M7_AXIS_TLAST <= \<const0>\;
  M7_AXIS_TVALID <= \<const0>\;
  M8_AXIS_TDATA(31) <= \<const0>\;
  M8_AXIS_TDATA(30) <= \<const0>\;
  M8_AXIS_TDATA(29) <= \<const0>\;
  M8_AXIS_TDATA(28) <= \<const0>\;
  M8_AXIS_TDATA(27) <= \<const0>\;
  M8_AXIS_TDATA(26) <= \<const0>\;
  M8_AXIS_TDATA(25) <= \<const0>\;
  M8_AXIS_TDATA(24) <= \<const0>\;
  M8_AXIS_TDATA(23) <= \<const0>\;
  M8_AXIS_TDATA(22) <= \<const0>\;
  M8_AXIS_TDATA(21) <= \<const0>\;
  M8_AXIS_TDATA(20) <= \<const0>\;
  M8_AXIS_TDATA(19) <= \<const0>\;
  M8_AXIS_TDATA(18) <= \<const0>\;
  M8_AXIS_TDATA(17) <= \<const0>\;
  M8_AXIS_TDATA(16) <= \<const0>\;
  M8_AXIS_TDATA(15) <= \<const0>\;
  M8_AXIS_TDATA(14) <= \<const0>\;
  M8_AXIS_TDATA(13) <= \<const0>\;
  M8_AXIS_TDATA(12) <= \<const0>\;
  M8_AXIS_TDATA(11) <= \<const0>\;
  M8_AXIS_TDATA(10) <= \<const0>\;
  M8_AXIS_TDATA(9) <= \<const0>\;
  M8_AXIS_TDATA(8) <= \<const0>\;
  M8_AXIS_TDATA(7) <= \<const0>\;
  M8_AXIS_TDATA(6) <= \<const0>\;
  M8_AXIS_TDATA(5) <= \<const0>\;
  M8_AXIS_TDATA(4) <= \<const0>\;
  M8_AXIS_TDATA(3) <= \<const0>\;
  M8_AXIS_TDATA(2) <= \<const0>\;
  M8_AXIS_TDATA(1) <= \<const0>\;
  M8_AXIS_TDATA(0) <= \<const0>\;
  M8_AXIS_TLAST <= \<const0>\;
  M8_AXIS_TVALID <= \<const0>\;
  M9_AXIS_TDATA(31) <= \<const0>\;
  M9_AXIS_TDATA(30) <= \<const0>\;
  M9_AXIS_TDATA(29) <= \<const0>\;
  M9_AXIS_TDATA(28) <= \<const0>\;
  M9_AXIS_TDATA(27) <= \<const0>\;
  M9_AXIS_TDATA(26) <= \<const0>\;
  M9_AXIS_TDATA(25) <= \<const0>\;
  M9_AXIS_TDATA(24) <= \<const0>\;
  M9_AXIS_TDATA(23) <= \<const0>\;
  M9_AXIS_TDATA(22) <= \<const0>\;
  M9_AXIS_TDATA(21) <= \<const0>\;
  M9_AXIS_TDATA(20) <= \<const0>\;
  M9_AXIS_TDATA(19) <= \<const0>\;
  M9_AXIS_TDATA(18) <= \<const0>\;
  M9_AXIS_TDATA(17) <= \<const0>\;
  M9_AXIS_TDATA(16) <= \<const0>\;
  M9_AXIS_TDATA(15) <= \<const0>\;
  M9_AXIS_TDATA(14) <= \<const0>\;
  M9_AXIS_TDATA(13) <= \<const0>\;
  M9_AXIS_TDATA(12) <= \<const0>\;
  M9_AXIS_TDATA(11) <= \<const0>\;
  M9_AXIS_TDATA(10) <= \<const0>\;
  M9_AXIS_TDATA(9) <= \<const0>\;
  M9_AXIS_TDATA(8) <= \<const0>\;
  M9_AXIS_TDATA(7) <= \<const0>\;
  M9_AXIS_TDATA(6) <= \<const0>\;
  M9_AXIS_TDATA(5) <= \<const0>\;
  M9_AXIS_TDATA(4) <= \<const0>\;
  M9_AXIS_TDATA(3) <= \<const0>\;
  M9_AXIS_TDATA(2) <= \<const0>\;
  M9_AXIS_TDATA(1) <= \<const0>\;
  M9_AXIS_TDATA(0) <= \<const0>\;
  M9_AXIS_TLAST <= \<const0>\;
  M9_AXIS_TVALID <= \<const0>\;
  MB_Error <= \<const0>\;
  MB_Halted <= \^mb_halted\;
  M_AXI_DC_ACREADY <= \<const0>\;
  M_AXI_DC_ARADDR(31) <= \<const0>\;
  M_AXI_DC_ARADDR(30) <= \<const0>\;
  M_AXI_DC_ARADDR(29) <= \<const0>\;
  M_AXI_DC_ARADDR(28) <= \<const0>\;
  M_AXI_DC_ARADDR(27) <= \<const0>\;
  M_AXI_DC_ARADDR(26) <= \<const0>\;
  M_AXI_DC_ARADDR(25) <= \<const0>\;
  M_AXI_DC_ARADDR(24) <= \<const0>\;
  M_AXI_DC_ARADDR(23) <= \<const0>\;
  M_AXI_DC_ARADDR(22) <= \<const0>\;
  M_AXI_DC_ARADDR(21) <= \<const0>\;
  M_AXI_DC_ARADDR(20) <= \<const0>\;
  M_AXI_DC_ARADDR(19) <= \<const0>\;
  M_AXI_DC_ARADDR(18) <= \<const0>\;
  M_AXI_DC_ARADDR(17) <= \<const0>\;
  M_AXI_DC_ARADDR(16) <= \<const0>\;
  M_AXI_DC_ARADDR(15) <= \<const0>\;
  M_AXI_DC_ARADDR(14) <= \<const0>\;
  M_AXI_DC_ARADDR(13) <= \<const0>\;
  M_AXI_DC_ARADDR(12) <= \<const0>\;
  M_AXI_DC_ARADDR(11) <= \<const0>\;
  M_AXI_DC_ARADDR(10) <= \<const0>\;
  M_AXI_DC_ARADDR(9) <= \<const0>\;
  M_AXI_DC_ARADDR(8) <= \<const0>\;
  M_AXI_DC_ARADDR(7) <= \<const0>\;
  M_AXI_DC_ARADDR(6) <= \<const0>\;
  M_AXI_DC_ARADDR(5) <= \<const0>\;
  M_AXI_DC_ARADDR(4) <= \<const0>\;
  M_AXI_DC_ARADDR(3) <= \<const0>\;
  M_AXI_DC_ARADDR(2) <= \<const0>\;
  M_AXI_DC_ARADDR(1) <= \<const0>\;
  M_AXI_DC_ARADDR(0) <= \<const0>\;
  M_AXI_DC_ARBAR(1) <= \<const0>\;
  M_AXI_DC_ARBAR(0) <= \<const0>\;
  M_AXI_DC_ARBURST(1) <= \<const0>\;
  M_AXI_DC_ARBURST(0) <= \<const0>\;
  M_AXI_DC_ARCACHE(3) <= \<const0>\;
  M_AXI_DC_ARCACHE(2) <= \<const0>\;
  M_AXI_DC_ARCACHE(1) <= \<const0>\;
  M_AXI_DC_ARCACHE(0) <= \<const0>\;
  M_AXI_DC_ARDOMAIN(1) <= \<const0>\;
  M_AXI_DC_ARDOMAIN(0) <= \<const0>\;
  M_AXI_DC_ARID(0) <= \<const0>\;
  M_AXI_DC_ARLEN(7) <= \<const0>\;
  M_AXI_DC_ARLEN(6) <= \<const0>\;
  M_AXI_DC_ARLEN(5) <= \<const0>\;
  M_AXI_DC_ARLEN(4) <= \<const0>\;
  M_AXI_DC_ARLEN(3) <= \<const0>\;
  M_AXI_DC_ARLEN(2) <= \<const0>\;
  M_AXI_DC_ARLEN(1) <= \<const0>\;
  M_AXI_DC_ARLEN(0) <= \<const0>\;
  M_AXI_DC_ARLOCK <= \<const0>\;
  M_AXI_DC_ARPROT(2) <= \<const0>\;
  M_AXI_DC_ARPROT(1) <= \<const0>\;
  M_AXI_DC_ARPROT(0) <= \<const0>\;
  M_AXI_DC_ARQOS(3) <= \<const0>\;
  M_AXI_DC_ARQOS(2) <= \<const0>\;
  M_AXI_DC_ARQOS(1) <= \<const0>\;
  M_AXI_DC_ARQOS(0) <= \<const0>\;
  M_AXI_DC_ARSIZE(2) <= \<const0>\;
  M_AXI_DC_ARSIZE(1) <= \<const0>\;
  M_AXI_DC_ARSIZE(0) <= \<const0>\;
  M_AXI_DC_ARSNOOP(3) <= \<const0>\;
  M_AXI_DC_ARSNOOP(2) <= \<const0>\;
  M_AXI_DC_ARSNOOP(1) <= \<const0>\;
  M_AXI_DC_ARSNOOP(0) <= \<const0>\;
  M_AXI_DC_ARUSER(4) <= \<const0>\;
  M_AXI_DC_ARUSER(3) <= \<const0>\;
  M_AXI_DC_ARUSER(2) <= \<const0>\;
  M_AXI_DC_ARUSER(1) <= \<const0>\;
  M_AXI_DC_ARUSER(0) <= \<const0>\;
  M_AXI_DC_ARVALID <= \<const0>\;
  M_AXI_DC_AWADDR(31) <= \<const0>\;
  M_AXI_DC_AWADDR(30) <= \<const0>\;
  M_AXI_DC_AWADDR(29) <= \<const0>\;
  M_AXI_DC_AWADDR(28) <= \<const0>\;
  M_AXI_DC_AWADDR(27) <= \<const0>\;
  M_AXI_DC_AWADDR(26) <= \<const0>\;
  M_AXI_DC_AWADDR(25) <= \<const0>\;
  M_AXI_DC_AWADDR(24) <= \<const0>\;
  M_AXI_DC_AWADDR(23) <= \<const0>\;
  M_AXI_DC_AWADDR(22) <= \<const0>\;
  M_AXI_DC_AWADDR(21) <= \<const0>\;
  M_AXI_DC_AWADDR(20) <= \<const0>\;
  M_AXI_DC_AWADDR(19) <= \<const0>\;
  M_AXI_DC_AWADDR(18) <= \<const0>\;
  M_AXI_DC_AWADDR(17) <= \<const0>\;
  M_AXI_DC_AWADDR(16) <= \<const0>\;
  M_AXI_DC_AWADDR(15) <= \<const0>\;
  M_AXI_DC_AWADDR(14) <= \<const0>\;
  M_AXI_DC_AWADDR(13) <= \<const0>\;
  M_AXI_DC_AWADDR(12) <= \<const0>\;
  M_AXI_DC_AWADDR(11) <= \<const0>\;
  M_AXI_DC_AWADDR(10) <= \<const0>\;
  M_AXI_DC_AWADDR(9) <= \<const0>\;
  M_AXI_DC_AWADDR(8) <= \<const0>\;
  M_AXI_DC_AWADDR(7) <= \<const0>\;
  M_AXI_DC_AWADDR(6) <= \<const0>\;
  M_AXI_DC_AWADDR(5) <= \<const0>\;
  M_AXI_DC_AWADDR(4) <= \<const0>\;
  M_AXI_DC_AWADDR(3) <= \<const0>\;
  M_AXI_DC_AWADDR(2) <= \<const0>\;
  M_AXI_DC_AWADDR(1) <= \<const0>\;
  M_AXI_DC_AWADDR(0) <= \<const0>\;
  M_AXI_DC_AWBAR(1) <= \<const0>\;
  M_AXI_DC_AWBAR(0) <= \<const0>\;
  M_AXI_DC_AWBURST(1) <= \<const0>\;
  M_AXI_DC_AWBURST(0) <= \<const0>\;
  M_AXI_DC_AWCACHE(3) <= \<const0>\;
  M_AXI_DC_AWCACHE(2) <= \<const0>\;
  M_AXI_DC_AWCACHE(1) <= \<const0>\;
  M_AXI_DC_AWCACHE(0) <= \<const0>\;
  M_AXI_DC_AWDOMAIN(1) <= \<const0>\;
  M_AXI_DC_AWDOMAIN(0) <= \<const0>\;
  M_AXI_DC_AWID(0) <= \<const0>\;
  M_AXI_DC_AWLEN(7) <= \<const0>\;
  M_AXI_DC_AWLEN(6) <= \<const0>\;
  M_AXI_DC_AWLEN(5) <= \<const0>\;
  M_AXI_DC_AWLEN(4) <= \<const0>\;
  M_AXI_DC_AWLEN(3) <= \<const0>\;
  M_AXI_DC_AWLEN(2) <= \<const0>\;
  M_AXI_DC_AWLEN(1) <= \<const0>\;
  M_AXI_DC_AWLEN(0) <= \<const0>\;
  M_AXI_DC_AWLOCK <= \<const0>\;
  M_AXI_DC_AWPROT(2) <= \<const0>\;
  M_AXI_DC_AWPROT(1) <= \<const0>\;
  M_AXI_DC_AWPROT(0) <= \<const0>\;
  M_AXI_DC_AWQOS(3) <= \<const0>\;
  M_AXI_DC_AWQOS(2) <= \<const0>\;
  M_AXI_DC_AWQOS(1) <= \<const0>\;
  M_AXI_DC_AWQOS(0) <= \<const0>\;
  M_AXI_DC_AWSIZE(2) <= \<const0>\;
  M_AXI_DC_AWSIZE(1) <= \<const0>\;
  M_AXI_DC_AWSIZE(0) <= \<const0>\;
  M_AXI_DC_AWSNOOP(2) <= \<const0>\;
  M_AXI_DC_AWSNOOP(1) <= \<const0>\;
  M_AXI_DC_AWSNOOP(0) <= \<const0>\;
  M_AXI_DC_AWUSER(4) <= \<const0>\;
  M_AXI_DC_AWUSER(3) <= \<const0>\;
  M_AXI_DC_AWUSER(2) <= \<const0>\;
  M_AXI_DC_AWUSER(1) <= \<const0>\;
  M_AXI_DC_AWUSER(0) <= \<const0>\;
  M_AXI_DC_AWVALID <= \<const0>\;
  M_AXI_DC_BREADY <= \<const0>\;
  M_AXI_DC_CDDATA(31) <= \<const0>\;
  M_AXI_DC_CDDATA(30) <= \<const0>\;
  M_AXI_DC_CDDATA(29) <= \<const0>\;
  M_AXI_DC_CDDATA(28) <= \<const0>\;
  M_AXI_DC_CDDATA(27) <= \<const0>\;
  M_AXI_DC_CDDATA(26) <= \<const0>\;
  M_AXI_DC_CDDATA(25) <= \<const0>\;
  M_AXI_DC_CDDATA(24) <= \<const0>\;
  M_AXI_DC_CDDATA(23) <= \<const0>\;
  M_AXI_DC_CDDATA(22) <= \<const0>\;
  M_AXI_DC_CDDATA(21) <= \<const0>\;
  M_AXI_DC_CDDATA(20) <= \<const0>\;
  M_AXI_DC_CDDATA(19) <= \<const0>\;
  M_AXI_DC_CDDATA(18) <= \<const0>\;
  M_AXI_DC_CDDATA(17) <= \<const0>\;
  M_AXI_DC_CDDATA(16) <= \<const0>\;
  M_AXI_DC_CDDATA(15) <= \<const0>\;
  M_AXI_DC_CDDATA(14) <= \<const0>\;
  M_AXI_DC_CDDATA(13) <= \<const0>\;
  M_AXI_DC_CDDATA(12) <= \<const0>\;
  M_AXI_DC_CDDATA(11) <= \<const0>\;
  M_AXI_DC_CDDATA(10) <= \<const0>\;
  M_AXI_DC_CDDATA(9) <= \<const0>\;
  M_AXI_DC_CDDATA(8) <= \<const0>\;
  M_AXI_DC_CDDATA(7) <= \<const0>\;
  M_AXI_DC_CDDATA(6) <= \<const0>\;
  M_AXI_DC_CDDATA(5) <= \<const0>\;
  M_AXI_DC_CDDATA(4) <= \<const0>\;
  M_AXI_DC_CDDATA(3) <= \<const0>\;
  M_AXI_DC_CDDATA(2) <= \<const0>\;
  M_AXI_DC_CDDATA(1) <= \<const0>\;
  M_AXI_DC_CDDATA(0) <= \<const0>\;
  M_AXI_DC_CDLAST <= \<const0>\;
  M_AXI_DC_CDVALID <= \<const0>\;
  M_AXI_DC_CRRESP(4) <= \<const0>\;
  M_AXI_DC_CRRESP(3) <= \<const0>\;
  M_AXI_DC_CRRESP(2) <= \<const0>\;
  M_AXI_DC_CRRESP(1) <= \<const0>\;
  M_AXI_DC_CRRESP(0) <= \<const0>\;
  M_AXI_DC_CRVALID <= \<const0>\;
  M_AXI_DC_RACK <= \<const0>\;
  M_AXI_DC_RREADY <= \<const0>\;
  M_AXI_DC_WACK <= \<const0>\;
  M_AXI_DC_WDATA(31) <= \<const0>\;
  M_AXI_DC_WDATA(30) <= \<const0>\;
  M_AXI_DC_WDATA(29) <= \<const0>\;
  M_AXI_DC_WDATA(28) <= \<const0>\;
  M_AXI_DC_WDATA(27) <= \<const0>\;
  M_AXI_DC_WDATA(26) <= \<const0>\;
  M_AXI_DC_WDATA(25) <= \<const0>\;
  M_AXI_DC_WDATA(24) <= \<const0>\;
  M_AXI_DC_WDATA(23) <= \<const0>\;
  M_AXI_DC_WDATA(22) <= \<const0>\;
  M_AXI_DC_WDATA(21) <= \<const0>\;
  M_AXI_DC_WDATA(20) <= \<const0>\;
  M_AXI_DC_WDATA(19) <= \<const0>\;
  M_AXI_DC_WDATA(18) <= \<const0>\;
  M_AXI_DC_WDATA(17) <= \<const0>\;
  M_AXI_DC_WDATA(16) <= \<const0>\;
  M_AXI_DC_WDATA(15) <= \<const0>\;
  M_AXI_DC_WDATA(14) <= \<const0>\;
  M_AXI_DC_WDATA(13) <= \<const0>\;
  M_AXI_DC_WDATA(12) <= \<const0>\;
  M_AXI_DC_WDATA(11) <= \<const0>\;
  M_AXI_DC_WDATA(10) <= \<const0>\;
  M_AXI_DC_WDATA(9) <= \<const0>\;
  M_AXI_DC_WDATA(8) <= \<const0>\;
  M_AXI_DC_WDATA(7) <= \<const0>\;
  M_AXI_DC_WDATA(6) <= \<const0>\;
  M_AXI_DC_WDATA(5) <= \<const0>\;
  M_AXI_DC_WDATA(4) <= \<const0>\;
  M_AXI_DC_WDATA(3) <= \<const0>\;
  M_AXI_DC_WDATA(2) <= \<const0>\;
  M_AXI_DC_WDATA(1) <= \<const0>\;
  M_AXI_DC_WDATA(0) <= \<const0>\;
  M_AXI_DC_WLAST <= \<const0>\;
  M_AXI_DC_WSTRB(3) <= \<const0>\;
  M_AXI_DC_WSTRB(2) <= \<const0>\;
  M_AXI_DC_WSTRB(1) <= \<const0>\;
  M_AXI_DC_WSTRB(0) <= \<const0>\;
  M_AXI_DC_WUSER(0) <= \<const0>\;
  M_AXI_DC_WVALID <= \<const0>\;
  M_AXI_DP_ARADDR(31) <= \<const0>\;
  M_AXI_DP_ARADDR(30) <= \<const0>\;
  M_AXI_DP_ARADDR(29) <= \<const0>\;
  M_AXI_DP_ARADDR(28) <= \<const0>\;
  M_AXI_DP_ARADDR(27) <= \<const0>\;
  M_AXI_DP_ARADDR(26) <= \<const0>\;
  M_AXI_DP_ARADDR(25) <= \<const0>\;
  M_AXI_DP_ARADDR(24) <= \<const0>\;
  M_AXI_DP_ARADDR(23) <= \<const0>\;
  M_AXI_DP_ARADDR(22) <= \<const0>\;
  M_AXI_DP_ARADDR(21) <= \<const0>\;
  M_AXI_DP_ARADDR(20) <= \<const0>\;
  M_AXI_DP_ARADDR(19) <= \<const0>\;
  M_AXI_DP_ARADDR(18) <= \<const0>\;
  M_AXI_DP_ARADDR(17) <= \<const0>\;
  M_AXI_DP_ARADDR(16) <= \<const0>\;
  M_AXI_DP_ARADDR(15) <= \<const0>\;
  M_AXI_DP_ARADDR(14) <= \<const0>\;
  M_AXI_DP_ARADDR(13) <= \<const0>\;
  M_AXI_DP_ARADDR(12) <= \<const0>\;
  M_AXI_DP_ARADDR(11) <= \<const0>\;
  M_AXI_DP_ARADDR(10) <= \<const0>\;
  M_AXI_DP_ARADDR(9) <= \<const0>\;
  M_AXI_DP_ARADDR(8) <= \<const0>\;
  M_AXI_DP_ARADDR(7) <= \<const0>\;
  M_AXI_DP_ARADDR(6) <= \<const0>\;
  M_AXI_DP_ARADDR(5) <= \<const0>\;
  M_AXI_DP_ARADDR(4) <= \<const0>\;
  M_AXI_DP_ARADDR(3) <= \<const0>\;
  M_AXI_DP_ARADDR(2) <= \<const0>\;
  M_AXI_DP_ARADDR(1) <= \<const0>\;
  M_AXI_DP_ARADDR(0) <= \<const0>\;
  M_AXI_DP_ARBURST(1) <= \<const0>\;
  M_AXI_DP_ARBURST(0) <= \<const0>\;
  M_AXI_DP_ARCACHE(3) <= \<const0>\;
  M_AXI_DP_ARCACHE(2) <= \<const0>\;
  M_AXI_DP_ARCACHE(1) <= \<const0>\;
  M_AXI_DP_ARCACHE(0) <= \<const0>\;
  M_AXI_DP_ARID(0) <= \<const0>\;
  M_AXI_DP_ARLEN(7) <= \<const0>\;
  M_AXI_DP_ARLEN(6) <= \<const0>\;
  M_AXI_DP_ARLEN(5) <= \<const0>\;
  M_AXI_DP_ARLEN(4) <= \<const0>\;
  M_AXI_DP_ARLEN(3) <= \<const0>\;
  M_AXI_DP_ARLEN(2) <= \<const0>\;
  M_AXI_DP_ARLEN(1) <= \<const0>\;
  M_AXI_DP_ARLEN(0) <= \<const0>\;
  M_AXI_DP_ARLOCK <= \<const0>\;
  M_AXI_DP_ARPROT(2) <= \<const0>\;
  M_AXI_DP_ARPROT(1) <= \<const0>\;
  M_AXI_DP_ARPROT(0) <= \<const0>\;
  M_AXI_DP_ARQOS(3) <= \<const0>\;
  M_AXI_DP_ARQOS(2) <= \<const0>\;
  M_AXI_DP_ARQOS(1) <= \<const0>\;
  M_AXI_DP_ARQOS(0) <= \<const0>\;
  M_AXI_DP_ARSIZE(2) <= \<const0>\;
  M_AXI_DP_ARSIZE(1) <= \<const0>\;
  M_AXI_DP_ARSIZE(0) <= \<const0>\;
  M_AXI_DP_ARVALID <= \<const0>\;
  M_AXI_DP_AWADDR(31) <= \<const0>\;
  M_AXI_DP_AWADDR(30) <= \<const0>\;
  M_AXI_DP_AWADDR(29) <= \<const0>\;
  M_AXI_DP_AWADDR(28) <= \<const0>\;
  M_AXI_DP_AWADDR(27) <= \<const0>\;
  M_AXI_DP_AWADDR(26) <= \<const0>\;
  M_AXI_DP_AWADDR(25) <= \<const0>\;
  M_AXI_DP_AWADDR(24) <= \<const0>\;
  M_AXI_DP_AWADDR(23) <= \<const0>\;
  M_AXI_DP_AWADDR(22) <= \<const0>\;
  M_AXI_DP_AWADDR(21) <= \<const0>\;
  M_AXI_DP_AWADDR(20) <= \<const0>\;
  M_AXI_DP_AWADDR(19) <= \<const0>\;
  M_AXI_DP_AWADDR(18) <= \<const0>\;
  M_AXI_DP_AWADDR(17) <= \<const0>\;
  M_AXI_DP_AWADDR(16) <= \<const0>\;
  M_AXI_DP_AWADDR(15) <= \<const0>\;
  M_AXI_DP_AWADDR(14) <= \<const0>\;
  M_AXI_DP_AWADDR(13) <= \<const0>\;
  M_AXI_DP_AWADDR(12) <= \<const0>\;
  M_AXI_DP_AWADDR(11) <= \<const0>\;
  M_AXI_DP_AWADDR(10) <= \<const0>\;
  M_AXI_DP_AWADDR(9) <= \<const0>\;
  M_AXI_DP_AWADDR(8) <= \<const0>\;
  M_AXI_DP_AWADDR(7) <= \<const0>\;
  M_AXI_DP_AWADDR(6) <= \<const0>\;
  M_AXI_DP_AWADDR(5) <= \<const0>\;
  M_AXI_DP_AWADDR(4) <= \<const0>\;
  M_AXI_DP_AWADDR(3) <= \<const0>\;
  M_AXI_DP_AWADDR(2) <= \<const0>\;
  M_AXI_DP_AWADDR(1) <= \<const0>\;
  M_AXI_DP_AWADDR(0) <= \<const0>\;
  M_AXI_DP_AWBURST(1) <= \<const0>\;
  M_AXI_DP_AWBURST(0) <= \<const0>\;
  M_AXI_DP_AWCACHE(3) <= \<const0>\;
  M_AXI_DP_AWCACHE(2) <= \<const0>\;
  M_AXI_DP_AWCACHE(1) <= \<const0>\;
  M_AXI_DP_AWCACHE(0) <= \<const0>\;
  M_AXI_DP_AWID(0) <= \<const0>\;
  M_AXI_DP_AWLEN(7) <= \<const0>\;
  M_AXI_DP_AWLEN(6) <= \<const0>\;
  M_AXI_DP_AWLEN(5) <= \<const0>\;
  M_AXI_DP_AWLEN(4) <= \<const0>\;
  M_AXI_DP_AWLEN(3) <= \<const0>\;
  M_AXI_DP_AWLEN(2) <= \<const0>\;
  M_AXI_DP_AWLEN(1) <= \<const0>\;
  M_AXI_DP_AWLEN(0) <= \<const0>\;
  M_AXI_DP_AWLOCK <= \<const0>\;
  M_AXI_DP_AWPROT(2) <= \<const0>\;
  M_AXI_DP_AWPROT(1) <= \<const0>\;
  M_AXI_DP_AWPROT(0) <= \<const0>\;
  M_AXI_DP_AWQOS(3) <= \<const0>\;
  M_AXI_DP_AWQOS(2) <= \<const0>\;
  M_AXI_DP_AWQOS(1) <= \<const0>\;
  M_AXI_DP_AWQOS(0) <= \<const0>\;
  M_AXI_DP_AWSIZE(2) <= \<const0>\;
  M_AXI_DP_AWSIZE(1) <= \<const0>\;
  M_AXI_DP_AWSIZE(0) <= \<const0>\;
  M_AXI_DP_AWVALID <= \<const0>\;
  M_AXI_DP_BREADY <= \<const0>\;
  M_AXI_DP_RREADY <= \<const0>\;
  M_AXI_DP_WDATA(31) <= \<const0>\;
  M_AXI_DP_WDATA(30) <= \<const0>\;
  M_AXI_DP_WDATA(29) <= \<const0>\;
  M_AXI_DP_WDATA(28) <= \<const0>\;
  M_AXI_DP_WDATA(27) <= \<const0>\;
  M_AXI_DP_WDATA(26) <= \<const0>\;
  M_AXI_DP_WDATA(25) <= \<const0>\;
  M_AXI_DP_WDATA(24) <= \<const0>\;
  M_AXI_DP_WDATA(23) <= \<const0>\;
  M_AXI_DP_WDATA(22) <= \<const0>\;
  M_AXI_DP_WDATA(21) <= \<const0>\;
  M_AXI_DP_WDATA(20) <= \<const0>\;
  M_AXI_DP_WDATA(19) <= \<const0>\;
  M_AXI_DP_WDATA(18) <= \<const0>\;
  M_AXI_DP_WDATA(17) <= \<const0>\;
  M_AXI_DP_WDATA(16) <= \<const0>\;
  M_AXI_DP_WDATA(15) <= \<const0>\;
  M_AXI_DP_WDATA(14) <= \<const0>\;
  M_AXI_DP_WDATA(13) <= \<const0>\;
  M_AXI_DP_WDATA(12) <= \<const0>\;
  M_AXI_DP_WDATA(11) <= \<const0>\;
  M_AXI_DP_WDATA(10) <= \<const0>\;
  M_AXI_DP_WDATA(9) <= \<const0>\;
  M_AXI_DP_WDATA(8) <= \<const0>\;
  M_AXI_DP_WDATA(7) <= \<const0>\;
  M_AXI_DP_WDATA(6) <= \<const0>\;
  M_AXI_DP_WDATA(5) <= \<const0>\;
  M_AXI_DP_WDATA(4) <= \<const0>\;
  M_AXI_DP_WDATA(3) <= \<const0>\;
  M_AXI_DP_WDATA(2) <= \<const0>\;
  M_AXI_DP_WDATA(1) <= \<const0>\;
  M_AXI_DP_WDATA(0) <= \<const0>\;
  M_AXI_DP_WLAST <= \<const0>\;
  M_AXI_DP_WSTRB(3) <= \<const0>\;
  M_AXI_DP_WSTRB(2) <= \<const0>\;
  M_AXI_DP_WSTRB(1) <= \<const0>\;
  M_AXI_DP_WSTRB(0) <= \<const0>\;
  M_AXI_DP_WVALID <= \<const0>\;
  M_AXI_IC_ACREADY <= \<const0>\;
  M_AXI_IC_ARADDR(31) <= \<const0>\;
  M_AXI_IC_ARADDR(30) <= \<const0>\;
  M_AXI_IC_ARADDR(29) <= \<const0>\;
  M_AXI_IC_ARADDR(28) <= \<const0>\;
  M_AXI_IC_ARADDR(27) <= \<const0>\;
  M_AXI_IC_ARADDR(26) <= \<const0>\;
  M_AXI_IC_ARADDR(25) <= \<const0>\;
  M_AXI_IC_ARADDR(24) <= \<const0>\;
  M_AXI_IC_ARADDR(23) <= \<const0>\;
  M_AXI_IC_ARADDR(22) <= \<const0>\;
  M_AXI_IC_ARADDR(21) <= \<const0>\;
  M_AXI_IC_ARADDR(20) <= \<const0>\;
  M_AXI_IC_ARADDR(19) <= \<const0>\;
  M_AXI_IC_ARADDR(18) <= \<const0>\;
  M_AXI_IC_ARADDR(17) <= \<const0>\;
  M_AXI_IC_ARADDR(16) <= \<const0>\;
  M_AXI_IC_ARADDR(15) <= \<const0>\;
  M_AXI_IC_ARADDR(14) <= \<const0>\;
  M_AXI_IC_ARADDR(13) <= \<const0>\;
  M_AXI_IC_ARADDR(12) <= \<const0>\;
  M_AXI_IC_ARADDR(11) <= \<const0>\;
  M_AXI_IC_ARADDR(10) <= \<const0>\;
  M_AXI_IC_ARADDR(9) <= \<const0>\;
  M_AXI_IC_ARADDR(8) <= \<const0>\;
  M_AXI_IC_ARADDR(7) <= \<const0>\;
  M_AXI_IC_ARADDR(6) <= \<const0>\;
  M_AXI_IC_ARADDR(5) <= \<const0>\;
  M_AXI_IC_ARADDR(4) <= \<const0>\;
  M_AXI_IC_ARADDR(3) <= \<const0>\;
  M_AXI_IC_ARADDR(2) <= \<const0>\;
  M_AXI_IC_ARADDR(1) <= \<const0>\;
  M_AXI_IC_ARADDR(0) <= \<const0>\;
  M_AXI_IC_ARBAR(1) <= \<const0>\;
  M_AXI_IC_ARBAR(0) <= \<const0>\;
  M_AXI_IC_ARBURST(1) <= \<const0>\;
  M_AXI_IC_ARBURST(0) <= \<const0>\;
  M_AXI_IC_ARCACHE(3) <= \<const0>\;
  M_AXI_IC_ARCACHE(2) <= \<const0>\;
  M_AXI_IC_ARCACHE(1) <= \<const0>\;
  M_AXI_IC_ARCACHE(0) <= \<const0>\;
  M_AXI_IC_ARDOMAIN(1) <= \<const0>\;
  M_AXI_IC_ARDOMAIN(0) <= \<const0>\;
  M_AXI_IC_ARID(0) <= \<const0>\;
  M_AXI_IC_ARLEN(7) <= \<const0>\;
  M_AXI_IC_ARLEN(6) <= \<const0>\;
  M_AXI_IC_ARLEN(5) <= \<const0>\;
  M_AXI_IC_ARLEN(4) <= \<const0>\;
  M_AXI_IC_ARLEN(3) <= \<const0>\;
  M_AXI_IC_ARLEN(2) <= \<const0>\;
  M_AXI_IC_ARLEN(1) <= \<const0>\;
  M_AXI_IC_ARLEN(0) <= \<const0>\;
  M_AXI_IC_ARLOCK <= \<const0>\;
  M_AXI_IC_ARPROT(2) <= \<const0>\;
  M_AXI_IC_ARPROT(1) <= \<const0>\;
  M_AXI_IC_ARPROT(0) <= \<const0>\;
  M_AXI_IC_ARQOS(3) <= \<const0>\;
  M_AXI_IC_ARQOS(2) <= \<const0>\;
  M_AXI_IC_ARQOS(1) <= \<const0>\;
  M_AXI_IC_ARQOS(0) <= \<const0>\;
  M_AXI_IC_ARSIZE(2) <= \<const0>\;
  M_AXI_IC_ARSIZE(1) <= \<const0>\;
  M_AXI_IC_ARSIZE(0) <= \<const0>\;
  M_AXI_IC_ARSNOOP(3) <= \<const0>\;
  M_AXI_IC_ARSNOOP(2) <= \<const0>\;
  M_AXI_IC_ARSNOOP(1) <= \<const0>\;
  M_AXI_IC_ARSNOOP(0) <= \<const0>\;
  M_AXI_IC_ARUSER(4) <= \<const0>\;
  M_AXI_IC_ARUSER(3) <= \<const0>\;
  M_AXI_IC_ARUSER(2) <= \<const0>\;
  M_AXI_IC_ARUSER(1) <= \<const0>\;
  M_AXI_IC_ARUSER(0) <= \<const0>\;
  M_AXI_IC_ARVALID <= \<const0>\;
  M_AXI_IC_AWADDR(31) <= \<const0>\;
  M_AXI_IC_AWADDR(30) <= \<const0>\;
  M_AXI_IC_AWADDR(29) <= \<const0>\;
  M_AXI_IC_AWADDR(28) <= \<const0>\;
  M_AXI_IC_AWADDR(27) <= \<const0>\;
  M_AXI_IC_AWADDR(26) <= \<const0>\;
  M_AXI_IC_AWADDR(25) <= \<const0>\;
  M_AXI_IC_AWADDR(24) <= \<const0>\;
  M_AXI_IC_AWADDR(23) <= \<const0>\;
  M_AXI_IC_AWADDR(22) <= \<const0>\;
  M_AXI_IC_AWADDR(21) <= \<const0>\;
  M_AXI_IC_AWADDR(20) <= \<const0>\;
  M_AXI_IC_AWADDR(19) <= \<const0>\;
  M_AXI_IC_AWADDR(18) <= \<const0>\;
  M_AXI_IC_AWADDR(17) <= \<const0>\;
  M_AXI_IC_AWADDR(16) <= \<const0>\;
  M_AXI_IC_AWADDR(15) <= \<const0>\;
  M_AXI_IC_AWADDR(14) <= \<const0>\;
  M_AXI_IC_AWADDR(13) <= \<const0>\;
  M_AXI_IC_AWADDR(12) <= \<const0>\;
  M_AXI_IC_AWADDR(11) <= \<const0>\;
  M_AXI_IC_AWADDR(10) <= \<const0>\;
  M_AXI_IC_AWADDR(9) <= \<const0>\;
  M_AXI_IC_AWADDR(8) <= \<const0>\;
  M_AXI_IC_AWADDR(7) <= \<const0>\;
  M_AXI_IC_AWADDR(6) <= \<const0>\;
  M_AXI_IC_AWADDR(5) <= \<const0>\;
  M_AXI_IC_AWADDR(4) <= \<const0>\;
  M_AXI_IC_AWADDR(3) <= \<const0>\;
  M_AXI_IC_AWADDR(2) <= \<const0>\;
  M_AXI_IC_AWADDR(1) <= \<const0>\;
  M_AXI_IC_AWADDR(0) <= \<const0>\;
  M_AXI_IC_AWBAR(1) <= \<const0>\;
  M_AXI_IC_AWBAR(0) <= \<const0>\;
  M_AXI_IC_AWBURST(1) <= \<const0>\;
  M_AXI_IC_AWBURST(0) <= \<const0>\;
  M_AXI_IC_AWCACHE(3) <= \<const0>\;
  M_AXI_IC_AWCACHE(2) <= \<const0>\;
  M_AXI_IC_AWCACHE(1) <= \<const0>\;
  M_AXI_IC_AWCACHE(0) <= \<const0>\;
  M_AXI_IC_AWDOMAIN(1) <= \<const0>\;
  M_AXI_IC_AWDOMAIN(0) <= \<const0>\;
  M_AXI_IC_AWID(0) <= \<const0>\;
  M_AXI_IC_AWLEN(7) <= \<const0>\;
  M_AXI_IC_AWLEN(6) <= \<const0>\;
  M_AXI_IC_AWLEN(5) <= \<const0>\;
  M_AXI_IC_AWLEN(4) <= \<const0>\;
  M_AXI_IC_AWLEN(3) <= \<const0>\;
  M_AXI_IC_AWLEN(2) <= \<const0>\;
  M_AXI_IC_AWLEN(1) <= \<const0>\;
  M_AXI_IC_AWLEN(0) <= \<const0>\;
  M_AXI_IC_AWLOCK <= \<const0>\;
  M_AXI_IC_AWPROT(2) <= \<const0>\;
  M_AXI_IC_AWPROT(1) <= \<const0>\;
  M_AXI_IC_AWPROT(0) <= \<const0>\;
  M_AXI_IC_AWQOS(3) <= \<const0>\;
  M_AXI_IC_AWQOS(2) <= \<const0>\;
  M_AXI_IC_AWQOS(1) <= \<const0>\;
  M_AXI_IC_AWQOS(0) <= \<const0>\;
  M_AXI_IC_AWSIZE(2) <= \<const0>\;
  M_AXI_IC_AWSIZE(1) <= \<const0>\;
  M_AXI_IC_AWSIZE(0) <= \<const0>\;
  M_AXI_IC_AWSNOOP(2) <= \<const0>\;
  M_AXI_IC_AWSNOOP(1) <= \<const0>\;
  M_AXI_IC_AWSNOOP(0) <= \<const0>\;
  M_AXI_IC_AWUSER(4) <= \<const0>\;
  M_AXI_IC_AWUSER(3) <= \<const0>\;
  M_AXI_IC_AWUSER(2) <= \<const0>\;
  M_AXI_IC_AWUSER(1) <= \<const0>\;
  M_AXI_IC_AWUSER(0) <= \<const0>\;
  M_AXI_IC_AWVALID <= \<const0>\;
  M_AXI_IC_BREADY <= \<const0>\;
  M_AXI_IC_CDDATA(31) <= \<const0>\;
  M_AXI_IC_CDDATA(30) <= \<const0>\;
  M_AXI_IC_CDDATA(29) <= \<const0>\;
  M_AXI_IC_CDDATA(28) <= \<const0>\;
  M_AXI_IC_CDDATA(27) <= \<const0>\;
  M_AXI_IC_CDDATA(26) <= \<const0>\;
  M_AXI_IC_CDDATA(25) <= \<const0>\;
  M_AXI_IC_CDDATA(24) <= \<const0>\;
  M_AXI_IC_CDDATA(23) <= \<const0>\;
  M_AXI_IC_CDDATA(22) <= \<const0>\;
  M_AXI_IC_CDDATA(21) <= \<const0>\;
  M_AXI_IC_CDDATA(20) <= \<const0>\;
  M_AXI_IC_CDDATA(19) <= \<const0>\;
  M_AXI_IC_CDDATA(18) <= \<const0>\;
  M_AXI_IC_CDDATA(17) <= \<const0>\;
  M_AXI_IC_CDDATA(16) <= \<const0>\;
  M_AXI_IC_CDDATA(15) <= \<const0>\;
  M_AXI_IC_CDDATA(14) <= \<const0>\;
  M_AXI_IC_CDDATA(13) <= \<const0>\;
  M_AXI_IC_CDDATA(12) <= \<const0>\;
  M_AXI_IC_CDDATA(11) <= \<const0>\;
  M_AXI_IC_CDDATA(10) <= \<const0>\;
  M_AXI_IC_CDDATA(9) <= \<const0>\;
  M_AXI_IC_CDDATA(8) <= \<const0>\;
  M_AXI_IC_CDDATA(7) <= \<const0>\;
  M_AXI_IC_CDDATA(6) <= \<const0>\;
  M_AXI_IC_CDDATA(5) <= \<const0>\;
  M_AXI_IC_CDDATA(4) <= \<const0>\;
  M_AXI_IC_CDDATA(3) <= \<const0>\;
  M_AXI_IC_CDDATA(2) <= \<const0>\;
  M_AXI_IC_CDDATA(1) <= \<const0>\;
  M_AXI_IC_CDDATA(0) <= \<const0>\;
  M_AXI_IC_CDLAST <= \<const0>\;
  M_AXI_IC_CDVALID <= \<const0>\;
  M_AXI_IC_CRRESP(4) <= \<const0>\;
  M_AXI_IC_CRRESP(3) <= \<const0>\;
  M_AXI_IC_CRRESP(2) <= \<const0>\;
  M_AXI_IC_CRRESP(1) <= \<const0>\;
  M_AXI_IC_CRRESP(0) <= \<const0>\;
  M_AXI_IC_CRVALID <= \<const0>\;
  M_AXI_IC_RACK <= \<const0>\;
  M_AXI_IC_RREADY <= \<const0>\;
  M_AXI_IC_WACK <= \<const0>\;
  M_AXI_IC_WDATA(31) <= \<const0>\;
  M_AXI_IC_WDATA(30) <= \<const0>\;
  M_AXI_IC_WDATA(29) <= \<const0>\;
  M_AXI_IC_WDATA(28) <= \<const0>\;
  M_AXI_IC_WDATA(27) <= \<const0>\;
  M_AXI_IC_WDATA(26) <= \<const0>\;
  M_AXI_IC_WDATA(25) <= \<const0>\;
  M_AXI_IC_WDATA(24) <= \<const0>\;
  M_AXI_IC_WDATA(23) <= \<const0>\;
  M_AXI_IC_WDATA(22) <= \<const0>\;
  M_AXI_IC_WDATA(21) <= \<const0>\;
  M_AXI_IC_WDATA(20) <= \<const0>\;
  M_AXI_IC_WDATA(19) <= \<const0>\;
  M_AXI_IC_WDATA(18) <= \<const0>\;
  M_AXI_IC_WDATA(17) <= \<const0>\;
  M_AXI_IC_WDATA(16) <= \<const0>\;
  M_AXI_IC_WDATA(15) <= \<const0>\;
  M_AXI_IC_WDATA(14) <= \<const0>\;
  M_AXI_IC_WDATA(13) <= \<const0>\;
  M_AXI_IC_WDATA(12) <= \<const0>\;
  M_AXI_IC_WDATA(11) <= \<const0>\;
  M_AXI_IC_WDATA(10) <= \<const0>\;
  M_AXI_IC_WDATA(9) <= \<const0>\;
  M_AXI_IC_WDATA(8) <= \<const0>\;
  M_AXI_IC_WDATA(7) <= \<const0>\;
  M_AXI_IC_WDATA(6) <= \<const0>\;
  M_AXI_IC_WDATA(5) <= \<const0>\;
  M_AXI_IC_WDATA(4) <= \<const0>\;
  M_AXI_IC_WDATA(3) <= \<const0>\;
  M_AXI_IC_WDATA(2) <= \<const0>\;
  M_AXI_IC_WDATA(1) <= \<const0>\;
  M_AXI_IC_WDATA(0) <= \<const0>\;
  M_AXI_IC_WLAST <= \<const0>\;
  M_AXI_IC_WSTRB(3) <= \<const0>\;
  M_AXI_IC_WSTRB(2) <= \<const0>\;
  M_AXI_IC_WSTRB(1) <= \<const0>\;
  M_AXI_IC_WSTRB(0) <= \<const0>\;
  M_AXI_IC_WUSER(0) <= \<const0>\;
  M_AXI_IC_WVALID <= \<const0>\;
  M_AXI_IP_ARADDR(31) <= \<const0>\;
  M_AXI_IP_ARADDR(30) <= \<const0>\;
  M_AXI_IP_ARADDR(29) <= \<const0>\;
  M_AXI_IP_ARADDR(28) <= \<const0>\;
  M_AXI_IP_ARADDR(27) <= \<const0>\;
  M_AXI_IP_ARADDR(26) <= \<const0>\;
  M_AXI_IP_ARADDR(25) <= \<const0>\;
  M_AXI_IP_ARADDR(24) <= \<const0>\;
  M_AXI_IP_ARADDR(23) <= \<const0>\;
  M_AXI_IP_ARADDR(22) <= \<const0>\;
  M_AXI_IP_ARADDR(21) <= \<const0>\;
  M_AXI_IP_ARADDR(20) <= \<const0>\;
  M_AXI_IP_ARADDR(19) <= \<const0>\;
  M_AXI_IP_ARADDR(18) <= \<const0>\;
  M_AXI_IP_ARADDR(17) <= \<const0>\;
  M_AXI_IP_ARADDR(16) <= \<const0>\;
  M_AXI_IP_ARADDR(15) <= \<const0>\;
  M_AXI_IP_ARADDR(14) <= \<const0>\;
  M_AXI_IP_ARADDR(13) <= \<const0>\;
  M_AXI_IP_ARADDR(12) <= \<const0>\;
  M_AXI_IP_ARADDR(11) <= \<const0>\;
  M_AXI_IP_ARADDR(10) <= \<const0>\;
  M_AXI_IP_ARADDR(9) <= \<const0>\;
  M_AXI_IP_ARADDR(8) <= \<const0>\;
  M_AXI_IP_ARADDR(7) <= \<const0>\;
  M_AXI_IP_ARADDR(6) <= \<const0>\;
  M_AXI_IP_ARADDR(5) <= \<const0>\;
  M_AXI_IP_ARADDR(4) <= \<const0>\;
  M_AXI_IP_ARADDR(3) <= \<const0>\;
  M_AXI_IP_ARADDR(2) <= \<const0>\;
  M_AXI_IP_ARADDR(1) <= \<const0>\;
  M_AXI_IP_ARADDR(0) <= \<const0>\;
  M_AXI_IP_ARBURST(1) <= \<const0>\;
  M_AXI_IP_ARBURST(0) <= \<const0>\;
  M_AXI_IP_ARCACHE(3) <= \<const0>\;
  M_AXI_IP_ARCACHE(2) <= \<const0>\;
  M_AXI_IP_ARCACHE(1) <= \<const0>\;
  M_AXI_IP_ARCACHE(0) <= \<const0>\;
  M_AXI_IP_ARID(0) <= \<const0>\;
  M_AXI_IP_ARLEN(7) <= \<const0>\;
  M_AXI_IP_ARLEN(6) <= \<const0>\;
  M_AXI_IP_ARLEN(5) <= \<const0>\;
  M_AXI_IP_ARLEN(4) <= \<const0>\;
  M_AXI_IP_ARLEN(3) <= \<const0>\;
  M_AXI_IP_ARLEN(2) <= \<const0>\;
  M_AXI_IP_ARLEN(1) <= \<const0>\;
  M_AXI_IP_ARLEN(0) <= \<const0>\;
  M_AXI_IP_ARLOCK <= \<const0>\;
  M_AXI_IP_ARPROT(2) <= \<const0>\;
  M_AXI_IP_ARPROT(1) <= \<const0>\;
  M_AXI_IP_ARPROT(0) <= \<const0>\;
  M_AXI_IP_ARQOS(3) <= \<const0>\;
  M_AXI_IP_ARQOS(2) <= \<const0>\;
  M_AXI_IP_ARQOS(1) <= \<const0>\;
  M_AXI_IP_ARQOS(0) <= \<const0>\;
  M_AXI_IP_ARSIZE(2) <= \<const0>\;
  M_AXI_IP_ARSIZE(1) <= \<const0>\;
  M_AXI_IP_ARSIZE(0) <= \<const0>\;
  M_AXI_IP_ARVALID <= \<const0>\;
  M_AXI_IP_AWADDR(31) <= \<const0>\;
  M_AXI_IP_AWADDR(30) <= \<const0>\;
  M_AXI_IP_AWADDR(29) <= \<const0>\;
  M_AXI_IP_AWADDR(28) <= \<const0>\;
  M_AXI_IP_AWADDR(27) <= \<const0>\;
  M_AXI_IP_AWADDR(26) <= \<const0>\;
  M_AXI_IP_AWADDR(25) <= \<const0>\;
  M_AXI_IP_AWADDR(24) <= \<const0>\;
  M_AXI_IP_AWADDR(23) <= \<const0>\;
  M_AXI_IP_AWADDR(22) <= \<const0>\;
  M_AXI_IP_AWADDR(21) <= \<const0>\;
  M_AXI_IP_AWADDR(20) <= \<const0>\;
  M_AXI_IP_AWADDR(19) <= \<const0>\;
  M_AXI_IP_AWADDR(18) <= \<const0>\;
  M_AXI_IP_AWADDR(17) <= \<const0>\;
  M_AXI_IP_AWADDR(16) <= \<const0>\;
  M_AXI_IP_AWADDR(15) <= \<const0>\;
  M_AXI_IP_AWADDR(14) <= \<const0>\;
  M_AXI_IP_AWADDR(13) <= \<const0>\;
  M_AXI_IP_AWADDR(12) <= \<const0>\;
  M_AXI_IP_AWADDR(11) <= \<const0>\;
  M_AXI_IP_AWADDR(10) <= \<const0>\;
  M_AXI_IP_AWADDR(9) <= \<const0>\;
  M_AXI_IP_AWADDR(8) <= \<const0>\;
  M_AXI_IP_AWADDR(7) <= \<const0>\;
  M_AXI_IP_AWADDR(6) <= \<const0>\;
  M_AXI_IP_AWADDR(5) <= \<const0>\;
  M_AXI_IP_AWADDR(4) <= \<const0>\;
  M_AXI_IP_AWADDR(3) <= \<const0>\;
  M_AXI_IP_AWADDR(2) <= \<const0>\;
  M_AXI_IP_AWADDR(1) <= \<const0>\;
  M_AXI_IP_AWADDR(0) <= \<const0>\;
  M_AXI_IP_AWBURST(1) <= \<const0>\;
  M_AXI_IP_AWBURST(0) <= \<const0>\;
  M_AXI_IP_AWCACHE(3) <= \<const0>\;
  M_AXI_IP_AWCACHE(2) <= \<const0>\;
  M_AXI_IP_AWCACHE(1) <= \<const0>\;
  M_AXI_IP_AWCACHE(0) <= \<const0>\;
  M_AXI_IP_AWID(0) <= \<const0>\;
  M_AXI_IP_AWLEN(7) <= \<const0>\;
  M_AXI_IP_AWLEN(6) <= \<const0>\;
  M_AXI_IP_AWLEN(5) <= \<const0>\;
  M_AXI_IP_AWLEN(4) <= \<const0>\;
  M_AXI_IP_AWLEN(3) <= \<const0>\;
  M_AXI_IP_AWLEN(2) <= \<const0>\;
  M_AXI_IP_AWLEN(1) <= \<const0>\;
  M_AXI_IP_AWLEN(0) <= \<const0>\;
  M_AXI_IP_AWLOCK <= \<const0>\;
  M_AXI_IP_AWPROT(2) <= \<const0>\;
  M_AXI_IP_AWPROT(1) <= \<const0>\;
  M_AXI_IP_AWPROT(0) <= \<const0>\;
  M_AXI_IP_AWQOS(3) <= \<const0>\;
  M_AXI_IP_AWQOS(2) <= \<const0>\;
  M_AXI_IP_AWQOS(1) <= \<const0>\;
  M_AXI_IP_AWQOS(0) <= \<const0>\;
  M_AXI_IP_AWSIZE(2) <= \<const0>\;
  M_AXI_IP_AWSIZE(1) <= \<const0>\;
  M_AXI_IP_AWSIZE(0) <= \<const0>\;
  M_AXI_IP_AWVALID <= \<const0>\;
  M_AXI_IP_BREADY <= \<const0>\;
  M_AXI_IP_RREADY <= \<const0>\;
  M_AXI_IP_WDATA(31) <= \<const0>\;
  M_AXI_IP_WDATA(30) <= \<const0>\;
  M_AXI_IP_WDATA(29) <= \<const0>\;
  M_AXI_IP_WDATA(28) <= \<const0>\;
  M_AXI_IP_WDATA(27) <= \<const0>\;
  M_AXI_IP_WDATA(26) <= \<const0>\;
  M_AXI_IP_WDATA(25) <= \<const0>\;
  M_AXI_IP_WDATA(24) <= \<const0>\;
  M_AXI_IP_WDATA(23) <= \<const0>\;
  M_AXI_IP_WDATA(22) <= \<const0>\;
  M_AXI_IP_WDATA(21) <= \<const0>\;
  M_AXI_IP_WDATA(20) <= \<const0>\;
  M_AXI_IP_WDATA(19) <= \<const0>\;
  M_AXI_IP_WDATA(18) <= \<const0>\;
  M_AXI_IP_WDATA(17) <= \<const0>\;
  M_AXI_IP_WDATA(16) <= \<const0>\;
  M_AXI_IP_WDATA(15) <= \<const0>\;
  M_AXI_IP_WDATA(14) <= \<const0>\;
  M_AXI_IP_WDATA(13) <= \<const0>\;
  M_AXI_IP_WDATA(12) <= \<const0>\;
  M_AXI_IP_WDATA(11) <= \<const0>\;
  M_AXI_IP_WDATA(10) <= \<const0>\;
  M_AXI_IP_WDATA(9) <= \<const0>\;
  M_AXI_IP_WDATA(8) <= \<const0>\;
  M_AXI_IP_WDATA(7) <= \<const0>\;
  M_AXI_IP_WDATA(6) <= \<const0>\;
  M_AXI_IP_WDATA(5) <= \<const0>\;
  M_AXI_IP_WDATA(4) <= \<const0>\;
  M_AXI_IP_WDATA(3) <= \<const0>\;
  M_AXI_IP_WDATA(2) <= \<const0>\;
  M_AXI_IP_WDATA(1) <= \<const0>\;
  M_AXI_IP_WDATA(0) <= \<const0>\;
  M_AXI_IP_WLAST <= \<const0>\;
  M_AXI_IP_WSTRB(3) <= \<const0>\;
  M_AXI_IP_WSTRB(2) <= \<const0>\;
  M_AXI_IP_WSTRB(1) <= \<const0>\;
  M_AXI_IP_WSTRB(0) <= \<const0>\;
  M_AXI_IP_WVALID <= \<const0>\;
  RAM_From(255) <= \<const0>\;
  RAM_From(254) <= \<const0>\;
  RAM_From(253) <= \<const0>\;
  RAM_From(252) <= \<const0>\;
  RAM_From(251) <= \<const0>\;
  RAM_From(250) <= \<const0>\;
  RAM_From(249) <= \<const0>\;
  RAM_From(248) <= \<const0>\;
  RAM_From(247) <= \<const0>\;
  RAM_From(246) <= \<const0>\;
  RAM_From(245) <= \<const0>\;
  RAM_From(244) <= \<const0>\;
  RAM_From(243) <= \<const0>\;
  RAM_From(242) <= \<const0>\;
  RAM_From(241) <= \<const0>\;
  RAM_From(240) <= \<const0>\;
  RAM_From(239) <= \<const0>\;
  RAM_From(238) <= \<const0>\;
  RAM_From(237) <= \<const0>\;
  RAM_From(236) <= \<const0>\;
  RAM_From(235) <= \<const0>\;
  RAM_From(234) <= \<const0>\;
  RAM_From(233) <= \<const0>\;
  RAM_From(232) <= \<const0>\;
  RAM_From(231) <= \<const0>\;
  RAM_From(230) <= \<const0>\;
  RAM_From(229) <= \<const0>\;
  RAM_From(228) <= \<const0>\;
  RAM_From(227) <= \<const0>\;
  RAM_From(226) <= \<const0>\;
  RAM_From(225) <= \<const0>\;
  RAM_From(224) <= \<const0>\;
  RAM_From(223) <= \<const0>\;
  RAM_From(222) <= \<const0>\;
  RAM_From(221) <= \<const0>\;
  RAM_From(220) <= \<const0>\;
  RAM_From(219) <= \<const0>\;
  RAM_From(218) <= \<const0>\;
  RAM_From(217) <= \<const0>\;
  RAM_From(216) <= \<const0>\;
  RAM_From(215) <= \<const0>\;
  RAM_From(214) <= \<const0>\;
  RAM_From(213) <= \<const0>\;
  RAM_From(212) <= \<const0>\;
  RAM_From(211) <= \<const0>\;
  RAM_From(210) <= \<const0>\;
  RAM_From(209) <= \<const0>\;
  RAM_From(208) <= \<const0>\;
  RAM_From(207) <= \<const0>\;
  RAM_From(206) <= \<const0>\;
  RAM_From(205) <= \<const0>\;
  RAM_From(204) <= \<const0>\;
  RAM_From(203) <= \<const0>\;
  RAM_From(202) <= \<const0>\;
  RAM_From(201) <= \<const0>\;
  RAM_From(200) <= \<const0>\;
  RAM_From(199) <= \<const0>\;
  RAM_From(198) <= \<const0>\;
  RAM_From(197) <= \<const0>\;
  RAM_From(196) <= \<const0>\;
  RAM_From(195) <= \<const0>\;
  RAM_From(194) <= \<const0>\;
  RAM_From(193) <= \<const0>\;
  RAM_From(192) <= \<const0>\;
  RAM_From(191) <= \<const0>\;
  RAM_From(190) <= \<const0>\;
  RAM_From(189) <= \<const0>\;
  RAM_From(188) <= \<const0>\;
  RAM_From(187) <= \<const0>\;
  RAM_From(186) <= \<const0>\;
  RAM_From(185) <= \<const0>\;
  RAM_From(184) <= \<const0>\;
  RAM_From(183) <= \<const0>\;
  RAM_From(182) <= \<const0>\;
  RAM_From(181) <= \<const0>\;
  RAM_From(180) <= \<const0>\;
  RAM_From(179) <= \<const0>\;
  RAM_From(178) <= \<const0>\;
  RAM_From(177) <= \<const0>\;
  RAM_From(176) <= \<const0>\;
  RAM_From(175) <= \<const0>\;
  RAM_From(174) <= \<const0>\;
  RAM_From(173) <= \<const0>\;
  RAM_From(172) <= \<const0>\;
  RAM_From(171) <= \<const0>\;
  RAM_From(170) <= \<const0>\;
  RAM_From(169) <= \<const0>\;
  RAM_From(168) <= \<const0>\;
  RAM_From(167) <= \<const0>\;
  RAM_From(166) <= \<const0>\;
  RAM_From(165) <= \<const0>\;
  RAM_From(164) <= \<const0>\;
  RAM_From(163) <= \<const0>\;
  RAM_From(162) <= \<const0>\;
  RAM_From(161) <= \<const0>\;
  RAM_From(160) <= \<const0>\;
  RAM_From(159) <= \<const0>\;
  RAM_From(158) <= \<const0>\;
  RAM_From(157) <= \<const0>\;
  RAM_From(156) <= \<const0>\;
  RAM_From(155) <= \<const0>\;
  RAM_From(154) <= \<const0>\;
  RAM_From(153) <= \<const0>\;
  RAM_From(152) <= \<const0>\;
  RAM_From(151) <= \<const0>\;
  RAM_From(150) <= \<const0>\;
  RAM_From(149) <= \<const0>\;
  RAM_From(148) <= \<const0>\;
  RAM_From(147) <= \<const0>\;
  RAM_From(146) <= \<const0>\;
  RAM_From(145) <= \<const0>\;
  RAM_From(144) <= \<const0>\;
  RAM_From(143) <= \<const0>\;
  RAM_From(142) <= \<const0>\;
  RAM_From(141) <= \<const0>\;
  RAM_From(140) <= \<const0>\;
  RAM_From(139) <= \<const0>\;
  RAM_From(138) <= \<const0>\;
  RAM_From(137) <= \<const0>\;
  RAM_From(136) <= \<const0>\;
  RAM_From(135) <= \<const0>\;
  RAM_From(134) <= \<const0>\;
  RAM_From(133) <= \<const0>\;
  RAM_From(132) <= \<const0>\;
  RAM_From(131) <= \<const0>\;
  RAM_From(130) <= \<const0>\;
  RAM_From(129) <= \<const0>\;
  RAM_From(128) <= \<const0>\;
  RAM_From(127) <= \<const0>\;
  RAM_From(126) <= \<const0>\;
  RAM_From(125) <= \<const0>\;
  RAM_From(124) <= \<const0>\;
  RAM_From(123) <= \<const0>\;
  RAM_From(122) <= \<const0>\;
  RAM_From(121) <= \<const0>\;
  RAM_From(120) <= \<const0>\;
  RAM_From(119) <= \<const0>\;
  RAM_From(118) <= \<const0>\;
  RAM_From(117) <= \<const0>\;
  RAM_From(116) <= \<const0>\;
  RAM_From(115) <= \<const0>\;
  RAM_From(114) <= \<const0>\;
  RAM_From(113) <= \<const0>\;
  RAM_From(112) <= \<const0>\;
  RAM_From(111) <= \<const0>\;
  RAM_From(110) <= \<const0>\;
  RAM_From(109) <= \<const0>\;
  RAM_From(108) <= \<const0>\;
  RAM_From(107) <= \<const0>\;
  RAM_From(106) <= \<const0>\;
  RAM_From(105) <= \<const0>\;
  RAM_From(104) <= \<const0>\;
  RAM_From(103) <= \<const0>\;
  RAM_From(102) <= \<const0>\;
  RAM_From(101) <= \<const0>\;
  RAM_From(100) <= \<const0>\;
  RAM_From(99) <= \<const0>\;
  RAM_From(98) <= \<const0>\;
  RAM_From(97) <= \<const0>\;
  RAM_From(96) <= \<const0>\;
  RAM_From(95) <= \<const0>\;
  RAM_From(94) <= \<const0>\;
  RAM_From(93) <= \<const0>\;
  RAM_From(92) <= \<const0>\;
  RAM_From(91) <= \<const0>\;
  RAM_From(90) <= \<const0>\;
  RAM_From(89) <= \<const0>\;
  RAM_From(88) <= \<const0>\;
  RAM_From(87) <= \<const0>\;
  RAM_From(86) <= \<const0>\;
  RAM_From(85) <= \<const0>\;
  RAM_From(84) <= \<const0>\;
  RAM_From(83) <= \<const0>\;
  RAM_From(82) <= \<const0>\;
  RAM_From(81) <= \<const0>\;
  RAM_From(80) <= \<const0>\;
  RAM_From(79) <= \<const0>\;
  RAM_From(78) <= \<const0>\;
  RAM_From(77) <= \<const0>\;
  RAM_From(76) <= \<const0>\;
  RAM_From(75) <= \<const0>\;
  RAM_From(74) <= \<const0>\;
  RAM_From(73) <= \<const0>\;
  RAM_From(72) <= \<const0>\;
  RAM_From(71) <= \<const0>\;
  RAM_From(70) <= \<const0>\;
  RAM_From(69) <= \<const0>\;
  RAM_From(68) <= \<const0>\;
  RAM_From(67) <= \<const0>\;
  RAM_From(66) <= \<const0>\;
  RAM_From(65) <= \<const0>\;
  RAM_From(64) <= \<const0>\;
  RAM_From(63) <= \<const0>\;
  RAM_From(62) <= \<const0>\;
  RAM_From(61) <= \<const0>\;
  RAM_From(60) <= \<const0>\;
  RAM_From(59) <= \<const0>\;
  RAM_From(58) <= \<const0>\;
  RAM_From(57) <= \<const0>\;
  RAM_From(56) <= \<const0>\;
  RAM_From(55) <= \<const0>\;
  RAM_From(54) <= \<const0>\;
  RAM_From(53) <= \<const0>\;
  RAM_From(52) <= \<const0>\;
  RAM_From(51) <= \<const0>\;
  RAM_From(50) <= \<const0>\;
  RAM_From(49) <= \<const0>\;
  RAM_From(48) <= \<const0>\;
  RAM_From(47) <= \<const0>\;
  RAM_From(46) <= \<const0>\;
  RAM_From(45) <= \<const0>\;
  RAM_From(44) <= \<const0>\;
  RAM_From(43) <= \<const0>\;
  RAM_From(42) <= \<const0>\;
  RAM_From(41) <= \<const0>\;
  RAM_From(40) <= \<const0>\;
  RAM_From(39) <= \<const0>\;
  RAM_From(38) <= \<const0>\;
  RAM_From(37) <= \<const0>\;
  RAM_From(36) <= \<const0>\;
  RAM_From(35) <= \<const0>\;
  RAM_From(34) <= \<const0>\;
  RAM_From(33) <= \<const0>\;
  RAM_From(32) <= \<const0>\;
  RAM_From(31) <= \<const0>\;
  RAM_From(30) <= \<const0>\;
  RAM_From(29) <= \<const0>\;
  RAM_From(28) <= \<const0>\;
  RAM_From(27) <= \<const0>\;
  RAM_From(26) <= \<const0>\;
  RAM_From(25) <= \<const0>\;
  RAM_From(24) <= \<const0>\;
  RAM_From(23) <= \<const0>\;
  RAM_From(22) <= \<const0>\;
  RAM_From(21) <= \<const0>\;
  RAM_From(20) <= \<const0>\;
  RAM_From(19) <= \<const0>\;
  RAM_From(18) <= \<const0>\;
  RAM_From(17) <= \<const0>\;
  RAM_From(16) <= \<const0>\;
  RAM_From(15) <= \<const0>\;
  RAM_From(14) <= \<const0>\;
  RAM_From(13) <= \<const0>\;
  RAM_From(12) <= \<const0>\;
  RAM_From(11) <= \<const0>\;
  RAM_From(10) <= \<const0>\;
  RAM_From(9) <= \<const0>\;
  RAM_From(8) <= \<const0>\;
  RAM_From(7) <= \<const0>\;
  RAM_From(6) <= \<const0>\;
  RAM_From(5) <= \<const0>\;
  RAM_From(4) <= \<const0>\;
  RAM_From(3) <= \<const0>\;
  RAM_From(2) <= \<const0>\;
  RAM_From(1) <= \<const0>\;
  RAM_From(0) <= \<const0>\;
  Read_Strobe <= \^read_strobe\;
  S0_AXIS_TREADY <= \<const0>\;
  S10_AXIS_TREADY <= \<const0>\;
  S11_AXIS_TREADY <= \<const0>\;
  S12_AXIS_TREADY <= \<const0>\;
  S13_AXIS_TREADY <= \<const0>\;
  S14_AXIS_TREADY <= \<const0>\;
  S15_AXIS_TREADY <= \<const0>\;
  S1_AXIS_TREADY <= \<const0>\;
  S2_AXIS_TREADY <= \<const0>\;
  S3_AXIS_TREADY <= \<const0>\;
  S4_AXIS_TREADY <= \<const0>\;
  S5_AXIS_TREADY <= \<const0>\;
  S6_AXIS_TREADY <= \<const0>\;
  S7_AXIS_TREADY <= \<const0>\;
  S8_AXIS_TREADY <= \<const0>\;
  S9_AXIS_TREADY <= \<const0>\;
  Trace_DCache_Hit <= \<const0>\;
  Trace_DCache_Rdy <= \<const0>\;
  Trace_DCache_Read <= \<const0>\;
  Trace_DCache_Req <= \<const0>\;
  Trace_Data_Access <= \^trace_data_access\;
  Trace_Data_Address(0 to 31) <= \^trace_data_address\(0 to 31);
  Trace_Data_Byte_Enable(0 to 3) <= \^trace_data_byte_enable\(0 to 3);
  Trace_Data_Read <= \^trace_data_read\;
  Trace_Data_Write <= \^trace_data_write\;
  Trace_Data_Write_Value(0 to 31) <= \^trace_data_write_value\(0 to 31);
  Trace_Delay_Slot <= \^trace_delay_slot\;
  Trace_EX_PipeRun <= \<const1>\;
  Trace_Exception_Kind(0) <= \<const0>\;
  Trace_Exception_Kind(1) <= \<const0>\;
  Trace_Exception_Kind(2) <= \<const0>\;
  Trace_Exception_Kind(3) <= \<const0>\;
  Trace_Exception_Kind(4) <= \<const0>\;
  Trace_Exception_Taken <= \<const0>\;
  Trace_ICache_Hit <= \<const0>\;
  Trace_ICache_Rdy <= \<const0>\;
  Trace_ICache_Req <= \<const0>\;
  Trace_Instruction(0 to 31) <= \^trace_instruction\(0 to 31);
  Trace_Jump_Hit <= \<const0>\;
  Trace_Jump_Taken <= \^trace_jump_taken\;
  Trace_MB_Halted <= \^mb_halted\;
  Trace_MEM_PipeRun <= \<const1>\;
  Trace_MSR_Reg(0) <= \<const0>\;
  Trace_MSR_Reg(1) <= \<const0>\;
  Trace_MSR_Reg(2) <= \<const0>\;
  Trace_MSR_Reg(3) <= \<const0>\;
  Trace_MSR_Reg(4) <= \<const0>\;
  Trace_MSR_Reg(5) <= \<const0>\;
  Trace_MSR_Reg(6) <= \<const0>\;
  Trace_MSR_Reg(7) <= \<const0>\;
  Trace_MSR_Reg(8) <= \<const0>\;
  Trace_MSR_Reg(9) <= \<const0>\;
  Trace_MSR_Reg(10) <= \<const0>\;
  Trace_MSR_Reg(11 to 13) <= \^trace_msr_reg\(11 to 13);
  Trace_MSR_Reg(14) <= \<const0>\;
  Trace_New_Reg_Value(0 to 31) <= \^trace_new_reg_value\(0 to 31);
  Trace_OF_PipeRun <= \^trace_of_piperun\;
  Trace_PC(0) <= \<const0>\;
  Trace_PC(1) <= \<const0>\;
  Trace_PC(2) <= \<const0>\;
  Trace_PC(3) <= \<const0>\;
  Trace_PC(4) <= \<const0>\;
  Trace_PC(5) <= \<const0>\;
  Trace_PC(6) <= \<const0>\;
  Trace_PC(7) <= \<const0>\;
  Trace_PC(8) <= \<const0>\;
  Trace_PC(9) <= \<const0>\;
  Trace_PC(10) <= \<const0>\;
  Trace_PC(11) <= \<const0>\;
  Trace_PC(12) <= \<const0>\;
  Trace_PC(13) <= \<const0>\;
  Trace_PC(14) <= \<const0>\;
  Trace_PC(15 to 29) <= \^trace_pc\(15 to 29);
  Trace_PC(30) <= \<const0>\;
  Trace_PC(31) <= \<const0>\;
  Trace_PID_Reg(0) <= \<const0>\;
  Trace_PID_Reg(1) <= \<const0>\;
  Trace_PID_Reg(2) <= \<const0>\;
  Trace_PID_Reg(3) <= \<const0>\;
  Trace_PID_Reg(4) <= \<const0>\;
  Trace_PID_Reg(5) <= \<const0>\;
  Trace_PID_Reg(6) <= \<const0>\;
  Trace_PID_Reg(7) <= \<const0>\;
  Trace_Reg_Addr(0 to 4) <= \^trace_reg_addr\(0 to 4);
  Trace_Reg_Write <= \^trace_reg_write\;
  Trace_Valid_Instr <= \^trace_valid_instr\;
  Write_Strobe <= \^write_strobe\;
  \^debug_rst\ <= Debug_Rst;
Dbg_TDO_INST_0_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Dbg_Reg_En(2),
      I1 => Dbg_Reg_En(0),
      O => Dbg_TDO_INST_0_i_21_n_0
    );
Dbg_TDO_INST_0_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Dbg_Reg_En(7),
      I1 => Dbg_Reg_En(6),
      I2 => Dbg_Reg_En(2),
      I3 => Dbg_Reg_En(0),
      O => Dbg_TDO_INST_0_i_33_n_0
    );
Dbg_TDO_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => Dbg_Reg_En(7),
      I1 => Dbg_Reg_En(0),
      I2 => Dbg_Reg_En(2),
      I3 => Dbg_Reg_En(6),
      I4 => MicroBlaze_Core_I_n_301,
      O => \Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_En\
    );
Dbg_TDO_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => Dbg_Reg_En(6),
      I1 => Dbg_Reg_En(2),
      I2 => Dbg_Reg_En(0),
      I3 => Dbg_Reg_En(7),
      O => Dbg_TDO_INST_0_i_7_n_0
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\LOCKSTEP_Out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^mb_halted\,
      Q => \^lockstep_out\(3228),
      R => Reset
    );
\LOCKSTEP_Out_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(0),
      Q => \^lockstep_out\(132),
      R => Reset
    );
\LOCKSTEP_Out_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(1),
      Q => \^lockstep_out\(133),
      R => Reset
    );
\LOCKSTEP_Out_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(2),
      Q => \^lockstep_out\(134),
      R => Reset
    );
\LOCKSTEP_Out_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(3),
      Q => \^lockstep_out\(135),
      R => Reset
    );
\LOCKSTEP_Out_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(4),
      Q => \^lockstep_out\(136),
      R => Reset
    );
\LOCKSTEP_Out_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(5),
      Q => \^lockstep_out\(137),
      R => Reset
    );
\LOCKSTEP_Out_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(6),
      Q => \^lockstep_out\(138),
      R => Reset
    );
\LOCKSTEP_Out_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(7),
      Q => \^lockstep_out\(139),
      R => Reset
    );
\LOCKSTEP_Out_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(8),
      Q => \^lockstep_out\(140),
      R => Reset
    );
\LOCKSTEP_Out_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(9),
      Q => \^lockstep_out\(141),
      R => Reset
    );
\LOCKSTEP_Out_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(10),
      Q => \^lockstep_out\(142),
      R => Reset
    );
\LOCKSTEP_Out_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(11),
      Q => \^lockstep_out\(143),
      R => Reset
    );
\LOCKSTEP_Out_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(12),
      Q => \^lockstep_out\(144),
      R => Reset
    );
\LOCKSTEP_Out_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(13),
      Q => \^lockstep_out\(145),
      R => Reset
    );
\LOCKSTEP_Out_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(14),
      Q => \^lockstep_out\(146),
      R => Reset
    );
\LOCKSTEP_Out_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(15),
      Q => \^lockstep_out\(147),
      R => Reset
    );
\LOCKSTEP_Out_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(16),
      Q => \^lockstep_out\(148),
      R => Reset
    );
\LOCKSTEP_Out_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(17),
      Q => \^lockstep_out\(149),
      R => Reset
    );
\LOCKSTEP_Out_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(18),
      Q => \^lockstep_out\(150),
      R => Reset
    );
\LOCKSTEP_Out_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(19),
      Q => \^lockstep_out\(151),
      R => Reset
    );
\LOCKSTEP_Out_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(20),
      Q => \^lockstep_out\(152),
      R => Reset
    );
\LOCKSTEP_Out_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(21),
      Q => \^lockstep_out\(153),
      R => Reset
    );
\LOCKSTEP_Out_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(22),
      Q => \^lockstep_out\(154),
      R => Reset
    );
\LOCKSTEP_Out_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(23),
      Q => \^lockstep_out\(155),
      R => Reset
    );
\LOCKSTEP_Out_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(24),
      Q => \^lockstep_out\(156),
      R => Reset
    );
\LOCKSTEP_Out_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(25),
      Q => \^lockstep_out\(157),
      R => Reset
    );
\LOCKSTEP_Out_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(26),
      Q => \^lockstep_out\(158),
      R => Reset
    );
\LOCKSTEP_Out_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(27),
      Q => \^lockstep_out\(159),
      R => Reset
    );
\LOCKSTEP_Out_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(28),
      Q => \^lockstep_out\(160),
      R => Reset
    );
\LOCKSTEP_Out_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(29),
      Q => \^lockstep_out\(161),
      R => Reset
    );
\LOCKSTEP_Out_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(30),
      Q => \^lockstep_out\(162),
      R => Reset
    );
\LOCKSTEP_Out_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(31),
      Q => \^lockstep_out\(163),
      R => Reset
    );
\LOCKSTEP_Out_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d_as\,
      Q => \^lockstep_out\(196),
      R => Reset
    );
\LOCKSTEP_Out_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^read_strobe\,
      Q => \^lockstep_out\(197),
      R => Reset
    );
\LOCKSTEP_Out_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^write_strobe\,
      Q => \^lockstep_out\(198),
      R => Reset
    );
\LOCKSTEP_Out_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(0),
      Q => \^lockstep_out\(199),
      R => Reset
    );
\LOCKSTEP_Out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(15),
      Q => \^lockstep_out\(19),
      R => Reset
    );
\LOCKSTEP_Out_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(1),
      Q => \^lockstep_out\(200),
      R => Reset
    );
\LOCKSTEP_Out_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(2),
      Q => \^lockstep_out\(201),
      R => Reset
    );
\LOCKSTEP_Out_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(3),
      Q => \^lockstep_out\(202),
      R => Reset
    );
\LOCKSTEP_Out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(16),
      Q => \^lockstep_out\(20),
      R => Reset
    );
\LOCKSTEP_Out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(17),
      Q => \^lockstep_out\(21),
      R => Reset
    );
\LOCKSTEP_Out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(18),
      Q => \^lockstep_out\(22),
      R => Reset
    );
\LOCKSTEP_Out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(19),
      Q => \^lockstep_out\(23),
      R => Reset
    );
\LOCKSTEP_Out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(20),
      Q => \^lockstep_out\(24),
      R => Reset
    );
\LOCKSTEP_Out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(21),
      Q => \^lockstep_out\(25),
      R => Reset
    );
\LOCKSTEP_Out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(22),
      Q => \^lockstep_out\(26),
      R => Reset
    );
\LOCKSTEP_Out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(23),
      Q => \^lockstep_out\(27),
      R => Reset
    );
\LOCKSTEP_Out_reg[2881]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(0),
      Q => \^lockstep_out\(2881),
      R => Reset
    );
\LOCKSTEP_Out_reg[2882]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(1),
      Q => \^lockstep_out\(2882),
      R => Reset
    );
\LOCKSTEP_Out_reg[2883]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(2),
      Q => \^lockstep_out\(2883),
      R => Reset
    );
\LOCKSTEP_Out_reg[2884]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(3),
      Q => \^lockstep_out\(2884),
      R => Reset
    );
\LOCKSTEP_Out_reg[2885]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(4),
      Q => \^lockstep_out\(2885),
      R => Reset
    );
\LOCKSTEP_Out_reg[2886]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(5),
      Q => \^lockstep_out\(2886),
      R => Reset
    );
\LOCKSTEP_Out_reg[2887]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(6),
      Q => \^lockstep_out\(2887),
      R => Reset
    );
\LOCKSTEP_Out_reg[2888]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(7),
      Q => \^lockstep_out\(2888),
      R => Reset
    );
\LOCKSTEP_Out_reg[2889]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(8),
      Q => \^lockstep_out\(2889),
      R => Reset
    );
\LOCKSTEP_Out_reg[2890]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(9),
      Q => \^lockstep_out\(2890),
      R => Reset
    );
\LOCKSTEP_Out_reg[2891]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(10),
      Q => \^lockstep_out\(2891),
      R => Reset
    );
\LOCKSTEP_Out_reg[2892]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(11),
      Q => \^lockstep_out\(2892),
      R => Reset
    );
\LOCKSTEP_Out_reg[2893]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(12),
      Q => \^lockstep_out\(2893),
      R => Reset
    );
\LOCKSTEP_Out_reg[2894]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(13),
      Q => \^lockstep_out\(2894),
      R => Reset
    );
\LOCKSTEP_Out_reg[2895]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(14),
      Q => \^lockstep_out\(2895),
      R => Reset
    );
\LOCKSTEP_Out_reg[2896]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(15),
      Q => \^lockstep_out\(2896),
      R => Reset
    );
\LOCKSTEP_Out_reg[2897]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(16),
      Q => \^lockstep_out\(2897),
      R => Reset
    );
\LOCKSTEP_Out_reg[2898]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(17),
      Q => \^lockstep_out\(2898),
      R => Reset
    );
\LOCKSTEP_Out_reg[2899]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(18),
      Q => \^lockstep_out\(2899),
      R => Reset
    );
\LOCKSTEP_Out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(24),
      Q => \^lockstep_out\(28),
      R => Reset
    );
\LOCKSTEP_Out_reg[2900]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(19),
      Q => \^lockstep_out\(2900),
      R => Reset
    );
\LOCKSTEP_Out_reg[2901]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(20),
      Q => \^lockstep_out\(2901),
      R => Reset
    );
\LOCKSTEP_Out_reg[2902]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(21),
      Q => \^lockstep_out\(2902),
      R => Reset
    );
\LOCKSTEP_Out_reg[2903]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(22),
      Q => \^lockstep_out\(2903),
      R => Reset
    );
\LOCKSTEP_Out_reg[2904]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(23),
      Q => \^lockstep_out\(2904),
      R => Reset
    );
\LOCKSTEP_Out_reg[2905]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(24),
      Q => \^lockstep_out\(2905),
      R => Reset
    );
\LOCKSTEP_Out_reg[2906]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(25),
      Q => \^lockstep_out\(2906),
      R => Reset
    );
\LOCKSTEP_Out_reg[2907]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(26),
      Q => \^lockstep_out\(2907),
      R => Reset
    );
\LOCKSTEP_Out_reg[2908]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(27),
      Q => \^lockstep_out\(2908),
      R => Reset
    );
\LOCKSTEP_Out_reg[2909]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(28),
      Q => \^lockstep_out\(2909),
      R => Reset
    );
\LOCKSTEP_Out_reg[2910]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(29),
      Q => \^lockstep_out\(2910),
      R => Reset
    );
\LOCKSTEP_Out_reg[2911]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(30),
      Q => \^lockstep_out\(2911),
      R => Reset
    );
\LOCKSTEP_Out_reg[2912]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(31),
      Q => \^lockstep_out\(2912),
      R => Reset
    );
\LOCKSTEP_Out_reg[2913]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_valid_instr\,
      Q => \^lockstep_out\(2913),
      R => Reset
    );
\LOCKSTEP_Out_reg[2929]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(15),
      Q => \^lockstep_out\(2929),
      R => Reset
    );
\LOCKSTEP_Out_reg[2930]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(16),
      Q => \^lockstep_out\(2930),
      R => Reset
    );
\LOCKSTEP_Out_reg[2931]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(17),
      Q => \^lockstep_out\(2931),
      R => Reset
    );
\LOCKSTEP_Out_reg[2932]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(18),
      Q => \^lockstep_out\(2932),
      R => Reset
    );
\LOCKSTEP_Out_reg[2933]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(19),
      Q => \^lockstep_out\(2933),
      R => Reset
    );
\LOCKSTEP_Out_reg[2934]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(20),
      Q => \^lockstep_out\(2934),
      R => Reset
    );
\LOCKSTEP_Out_reg[2935]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(21),
      Q => \^lockstep_out\(2935),
      R => Reset
    );
\LOCKSTEP_Out_reg[2936]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(22),
      Q => \^lockstep_out\(2936),
      R => Reset
    );
\LOCKSTEP_Out_reg[2937]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(23),
      Q => \^lockstep_out\(2937),
      R => Reset
    );
\LOCKSTEP_Out_reg[2938]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(24),
      Q => \^lockstep_out\(2938),
      R => Reset
    );
\LOCKSTEP_Out_reg[2939]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(25),
      Q => \^lockstep_out\(2939),
      R => Reset
    );
\LOCKSTEP_Out_reg[2940]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(26),
      Q => \^lockstep_out\(2940),
      R => Reset
    );
\LOCKSTEP_Out_reg[2941]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(27),
      Q => \^lockstep_out\(2941),
      R => Reset
    );
\LOCKSTEP_Out_reg[2942]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(28),
      Q => \^lockstep_out\(2942),
      R => Reset
    );
\LOCKSTEP_Out_reg[2943]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(29),
      Q => \^lockstep_out\(2943),
      R => Reset
    );
\LOCKSTEP_Out_reg[2978]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_write\,
      Q => \^lockstep_out\(2978),
      R => Reset
    );
\LOCKSTEP_Out_reg[2979]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(0),
      Q => \^lockstep_out\(2979),
      R => Reset
    );
\LOCKSTEP_Out_reg[2980]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(1),
      Q => \^lockstep_out\(2980),
      R => Reset
    );
\LOCKSTEP_Out_reg[2981]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(2),
      Q => \^lockstep_out\(2981),
      R => Reset
    );
\LOCKSTEP_Out_reg[2982]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(3),
      Q => \^lockstep_out\(2982),
      R => Reset
    );
\LOCKSTEP_Out_reg[2983]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(4),
      Q => \^lockstep_out\(2983),
      R => Reset
    );
\LOCKSTEP_Out_reg[2995]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(11),
      Q => \^lockstep_out\(2995),
      R => Reset
    );
\LOCKSTEP_Out_reg[2996]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(12),
      Q => \^lockstep_out\(2996),
      R => Reset
    );
\LOCKSTEP_Out_reg[2997]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(13),
      Q => \^lockstep_out\(2997),
      R => Reset
    );
\LOCKSTEP_Out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(25),
      Q => \^lockstep_out\(29),
      R => Reset
    );
\LOCKSTEP_Out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^ifetch\,
      Q => \^lockstep_out\(2),
      R => Reset
    );
\LOCKSTEP_Out_reg[3007]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(0),
      Q => \^lockstep_out\(3007),
      R => Reset
    );
\LOCKSTEP_Out_reg[3008]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(1),
      Q => \^lockstep_out\(3008),
      R => Reset
    );
\LOCKSTEP_Out_reg[3009]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(2),
      Q => \^lockstep_out\(3009),
      R => Reset
    );
\LOCKSTEP_Out_reg[3010]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(3),
      Q => \^lockstep_out\(3010),
      R => Reset
    );
\LOCKSTEP_Out_reg[3011]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(4),
      Q => \^lockstep_out\(3011),
      R => Reset
    );
\LOCKSTEP_Out_reg[3012]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(5),
      Q => \^lockstep_out\(3012),
      R => Reset
    );
\LOCKSTEP_Out_reg[3013]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(6),
      Q => \^lockstep_out\(3013),
      R => Reset
    );
\LOCKSTEP_Out_reg[3014]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(7),
      Q => \^lockstep_out\(3014),
      R => Reset
    );
\LOCKSTEP_Out_reg[3015]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(8),
      Q => \^lockstep_out\(3015),
      R => Reset
    );
\LOCKSTEP_Out_reg[3016]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(9),
      Q => \^lockstep_out\(3016),
      R => Reset
    );
\LOCKSTEP_Out_reg[3017]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(10),
      Q => \^lockstep_out\(3017),
      R => Reset
    );
\LOCKSTEP_Out_reg[3018]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(11),
      Q => \^lockstep_out\(3018),
      R => Reset
    );
\LOCKSTEP_Out_reg[3019]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(12),
      Q => \^lockstep_out\(3019),
      R => Reset
    );
\LOCKSTEP_Out_reg[3020]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(13),
      Q => \^lockstep_out\(3020),
      R => Reset
    );
\LOCKSTEP_Out_reg[3021]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(14),
      Q => \^lockstep_out\(3021),
      R => Reset
    );
\LOCKSTEP_Out_reg[3022]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(15),
      Q => \^lockstep_out\(3022),
      R => Reset
    );
\LOCKSTEP_Out_reg[3023]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(16),
      Q => \^lockstep_out\(3023),
      R => Reset
    );
\LOCKSTEP_Out_reg[3024]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(17),
      Q => \^lockstep_out\(3024),
      R => Reset
    );
\LOCKSTEP_Out_reg[3025]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(18),
      Q => \^lockstep_out\(3025),
      R => Reset
    );
\LOCKSTEP_Out_reg[3026]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(19),
      Q => \^lockstep_out\(3026),
      R => Reset
    );
\LOCKSTEP_Out_reg[3027]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(20),
      Q => \^lockstep_out\(3027),
      R => Reset
    );
\LOCKSTEP_Out_reg[3028]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(21),
      Q => \^lockstep_out\(3028),
      R => Reset
    );
\LOCKSTEP_Out_reg[3029]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(22),
      Q => \^lockstep_out\(3029),
      R => Reset
    );
\LOCKSTEP_Out_reg[3030]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(23),
      Q => \^lockstep_out\(3030),
      R => Reset
    );
\LOCKSTEP_Out_reg[3031]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(24),
      Q => \^lockstep_out\(3031),
      R => Reset
    );
\LOCKSTEP_Out_reg[3032]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(25),
      Q => \^lockstep_out\(3032),
      R => Reset
    );
\LOCKSTEP_Out_reg[3033]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(26),
      Q => \^lockstep_out\(3033),
      R => Reset
    );
\LOCKSTEP_Out_reg[3034]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(27),
      Q => \^lockstep_out\(3034),
      R => Reset
    );
\LOCKSTEP_Out_reg[3035]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(28),
      Q => \^lockstep_out\(3035),
      R => Reset
    );
\LOCKSTEP_Out_reg[3036]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(29),
      Q => \^lockstep_out\(3036),
      R => Reset
    );
\LOCKSTEP_Out_reg[3037]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(30),
      Q => \^lockstep_out\(3037),
      R => Reset
    );
\LOCKSTEP_Out_reg[3038]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(31),
      Q => \^lockstep_out\(3038),
      R => Reset
    );
\LOCKSTEP_Out_reg[3077]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_jump_taken\,
      Q => \^lockstep_out\(3077),
      R => Reset
    );
\LOCKSTEP_Out_reg[3078]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_delay_slot\,
      Q => \^lockstep_out\(3078),
      R => Reset
    );
\LOCKSTEP_Out_reg[3079]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(0),
      Q => \^lockstep_out\(3079),
      R => Reset
    );
\LOCKSTEP_Out_reg[3080]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(1),
      Q => \^lockstep_out\(3080),
      R => Reset
    );
\LOCKSTEP_Out_reg[3081]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(2),
      Q => \^lockstep_out\(3081),
      R => Reset
    );
\LOCKSTEP_Out_reg[3082]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(3),
      Q => \^lockstep_out\(3082),
      R => Reset
    );
\LOCKSTEP_Out_reg[3083]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(4),
      Q => \^lockstep_out\(3083),
      R => Reset
    );
\LOCKSTEP_Out_reg[3084]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(5),
      Q => \^lockstep_out\(3084),
      R => Reset
    );
\LOCKSTEP_Out_reg[3085]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(6),
      Q => \^lockstep_out\(3085),
      R => Reset
    );
\LOCKSTEP_Out_reg[3086]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(7),
      Q => \^lockstep_out\(3086),
      R => Reset
    );
\LOCKSTEP_Out_reg[3087]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(8),
      Q => \^lockstep_out\(3087),
      R => Reset
    );
\LOCKSTEP_Out_reg[3088]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(9),
      Q => \^lockstep_out\(3088),
      R => Reset
    );
\LOCKSTEP_Out_reg[3089]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(10),
      Q => \^lockstep_out\(3089),
      R => Reset
    );
\LOCKSTEP_Out_reg[3090]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(11),
      Q => \^lockstep_out\(3090),
      R => Reset
    );
\LOCKSTEP_Out_reg[3091]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(12),
      Q => \^lockstep_out\(3091),
      R => Reset
    );
\LOCKSTEP_Out_reg[3092]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(13),
      Q => \^lockstep_out\(3092),
      R => Reset
    );
\LOCKSTEP_Out_reg[3093]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(14),
      Q => \^lockstep_out\(3093),
      R => Reset
    );
\LOCKSTEP_Out_reg[3094]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(15),
      Q => \^lockstep_out\(3094),
      R => Reset
    );
\LOCKSTEP_Out_reg[3095]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(16),
      Q => \^lockstep_out\(3095),
      R => Reset
    );
\LOCKSTEP_Out_reg[3096]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(17),
      Q => \^lockstep_out\(3096),
      R => Reset
    );
\LOCKSTEP_Out_reg[3097]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(18),
      Q => \^lockstep_out\(3097),
      R => Reset
    );
\LOCKSTEP_Out_reg[3098]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(19),
      Q => \^lockstep_out\(3098),
      R => Reset
    );
\LOCKSTEP_Out_reg[3099]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(20),
      Q => \^lockstep_out\(3099),
      R => Reset
    );
\LOCKSTEP_Out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(26),
      Q => \^lockstep_out\(30),
      R => Reset
    );
\LOCKSTEP_Out_reg[3100]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(21),
      Q => \^lockstep_out\(3100),
      R => Reset
    );
\LOCKSTEP_Out_reg[3101]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(22),
      Q => \^lockstep_out\(3101),
      R => Reset
    );
\LOCKSTEP_Out_reg[3102]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(23),
      Q => \^lockstep_out\(3102),
      R => Reset
    );
\LOCKSTEP_Out_reg[3103]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(24),
      Q => \^lockstep_out\(3103),
      R => Reset
    );
\LOCKSTEP_Out_reg[3104]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(25),
      Q => \^lockstep_out\(3104),
      R => Reset
    );
\LOCKSTEP_Out_reg[3105]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(26),
      Q => \^lockstep_out\(3105),
      R => Reset
    );
\LOCKSTEP_Out_reg[3106]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(27),
      Q => \^lockstep_out\(3106),
      R => Reset
    );
\LOCKSTEP_Out_reg[3107]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(28),
      Q => \^lockstep_out\(3107),
      R => Reset
    );
\LOCKSTEP_Out_reg[3108]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(29),
      Q => \^lockstep_out\(3108),
      R => Reset
    );
\LOCKSTEP_Out_reg[3109]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(30),
      Q => \^lockstep_out\(3109),
      R => Reset
    );
\LOCKSTEP_Out_reg[3110]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(31),
      Q => \^lockstep_out\(3110),
      R => Reset
    );
\LOCKSTEP_Out_reg[3143]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(0),
      Q => \^lockstep_out\(3143),
      R => Reset
    );
\LOCKSTEP_Out_reg[3144]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(1),
      Q => \^lockstep_out\(3144),
      R => Reset
    );
\LOCKSTEP_Out_reg[3145]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(2),
      Q => \^lockstep_out\(3145),
      R => Reset
    );
\LOCKSTEP_Out_reg[3146]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(3),
      Q => \^lockstep_out\(3146),
      R => Reset
    );
\LOCKSTEP_Out_reg[3147]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(4),
      Q => \^lockstep_out\(3147),
      R => Reset
    );
\LOCKSTEP_Out_reg[3148]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(5),
      Q => \^lockstep_out\(3148),
      R => Reset
    );
\LOCKSTEP_Out_reg[3149]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(6),
      Q => \^lockstep_out\(3149),
      R => Reset
    );
\LOCKSTEP_Out_reg[3150]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(7),
      Q => \^lockstep_out\(3150),
      R => Reset
    );
\LOCKSTEP_Out_reg[3151]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(8),
      Q => \^lockstep_out\(3151),
      R => Reset
    );
\LOCKSTEP_Out_reg[3152]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(9),
      Q => \^lockstep_out\(3152),
      R => Reset
    );
\LOCKSTEP_Out_reg[3153]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(10),
      Q => \^lockstep_out\(3153),
      R => Reset
    );
\LOCKSTEP_Out_reg[3154]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(11),
      Q => \^lockstep_out\(3154),
      R => Reset
    );
\LOCKSTEP_Out_reg[3155]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(12),
      Q => \^lockstep_out\(3155),
      R => Reset
    );
\LOCKSTEP_Out_reg[3156]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(13),
      Q => \^lockstep_out\(3156),
      R => Reset
    );
\LOCKSTEP_Out_reg[3157]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(14),
      Q => \^lockstep_out\(3157),
      R => Reset
    );
\LOCKSTEP_Out_reg[3158]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(15),
      Q => \^lockstep_out\(3158),
      R => Reset
    );
\LOCKSTEP_Out_reg[3159]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(16),
      Q => \^lockstep_out\(3159),
      R => Reset
    );
\LOCKSTEP_Out_reg[3160]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(17),
      Q => \^lockstep_out\(3160),
      R => Reset
    );
\LOCKSTEP_Out_reg[3161]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(18),
      Q => \^lockstep_out\(3161),
      R => Reset
    );
\LOCKSTEP_Out_reg[3162]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(19),
      Q => \^lockstep_out\(3162),
      R => Reset
    );
\LOCKSTEP_Out_reg[3163]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(20),
      Q => \^lockstep_out\(3163),
      R => Reset
    );
\LOCKSTEP_Out_reg[3164]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(21),
      Q => \^lockstep_out\(3164),
      R => Reset
    );
\LOCKSTEP_Out_reg[3165]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(22),
      Q => \^lockstep_out\(3165),
      R => Reset
    );
\LOCKSTEP_Out_reg[3166]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(23),
      Q => \^lockstep_out\(3166),
      R => Reset
    );
\LOCKSTEP_Out_reg[3167]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(24),
      Q => \^lockstep_out\(3167),
      R => Reset
    );
\LOCKSTEP_Out_reg[3168]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(25),
      Q => \^lockstep_out\(3168),
      R => Reset
    );
\LOCKSTEP_Out_reg[3169]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(26),
      Q => \^lockstep_out\(3169),
      R => Reset
    );
\LOCKSTEP_Out_reg[3170]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(27),
      Q => \^lockstep_out\(3170),
      R => Reset
    );
\LOCKSTEP_Out_reg[3171]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(28),
      Q => \^lockstep_out\(3171),
      R => Reset
    );
\LOCKSTEP_Out_reg[3172]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(29),
      Q => \^lockstep_out\(3172),
      R => Reset
    );
\LOCKSTEP_Out_reg[3173]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(30),
      Q => \^lockstep_out\(3173),
      R => Reset
    );
\LOCKSTEP_Out_reg[3174]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(31),
      Q => \^lockstep_out\(3174),
      R => Reset
    );
\LOCKSTEP_Out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(27),
      Q => \^lockstep_out\(31),
      R => Reset
    );
\LOCKSTEP_Out_reg[3207]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(0),
      Q => \^lockstep_out\(3207),
      R => Reset
    );
\LOCKSTEP_Out_reg[3208]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(1),
      Q => \^lockstep_out\(3208),
      R => Reset
    );
\LOCKSTEP_Out_reg[3209]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(2),
      Q => \^lockstep_out\(3209),
      R => Reset
    );
\LOCKSTEP_Out_reg[3210]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(3),
      Q => \^lockstep_out\(3210),
      R => Reset
    );
\LOCKSTEP_Out_reg[3215]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_access\,
      Q => \^lockstep_out\(3215),
      R => Reset
    );
\LOCKSTEP_Out_reg[3216]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_read\,
      Q => \^lockstep_out\(3216),
      R => Reset
    );
\LOCKSTEP_Out_reg[3217]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write\,
      Q => \^lockstep_out\(3217),
      R => Reset
    );
\LOCKSTEP_Out_reg[3225]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_of_piperun\,
      Q => \^lockstep_out\(3225),
      R => Reset
    );
\LOCKSTEP_Out_reg[3226]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(3227),
      R => Reset
    );
\LOCKSTEP_Out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(28),
      Q => \^lockstep_out\(32),
      R => Reset
    );
\LOCKSTEP_Out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(29),
      Q => \^lockstep_out\(33),
      R => Reset
    );
\LOCKSTEP_Out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^i_as\,
      Q => \^lockstep_out\(3),
      R => Reset
    );
\LOCKSTEP_Out_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(0),
      Q => \^lockstep_out\(68),
      R => Reset
    );
\LOCKSTEP_Out_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(1),
      Q => \^lockstep_out\(69),
      R => Reset
    );
\LOCKSTEP_Out_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(2),
      Q => \^lockstep_out\(70),
      R => Reset
    );
\LOCKSTEP_Out_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(3),
      Q => \^lockstep_out\(71),
      R => Reset
    );
\LOCKSTEP_Out_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(4),
      Q => \^lockstep_out\(72),
      R => Reset
    );
\LOCKSTEP_Out_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(5),
      Q => \^lockstep_out\(73),
      R => Reset
    );
\LOCKSTEP_Out_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(6),
      Q => \^lockstep_out\(74),
      R => Reset
    );
\LOCKSTEP_Out_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(7),
      Q => \^lockstep_out\(75),
      R => Reset
    );
\LOCKSTEP_Out_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(8),
      Q => \^lockstep_out\(76),
      R => Reset
    );
\LOCKSTEP_Out_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(9),
      Q => \^lockstep_out\(77),
      R => Reset
    );
\LOCKSTEP_Out_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(10),
      Q => \^lockstep_out\(78),
      R => Reset
    );
\LOCKSTEP_Out_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(11),
      Q => \^lockstep_out\(79),
      R => Reset
    );
\LOCKSTEP_Out_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(12),
      Q => \^lockstep_out\(80),
      R => Reset
    );
\LOCKSTEP_Out_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(13),
      Q => \^lockstep_out\(81),
      R => Reset
    );
\LOCKSTEP_Out_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(14),
      Q => \^lockstep_out\(82),
      R => Reset
    );
\LOCKSTEP_Out_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(15),
      Q => \^lockstep_out\(83),
      R => Reset
    );
\LOCKSTEP_Out_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(16),
      Q => \^lockstep_out\(84),
      R => Reset
    );
\LOCKSTEP_Out_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(17),
      Q => \^lockstep_out\(85),
      R => Reset
    );
\LOCKSTEP_Out_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(18),
      Q => \^lockstep_out\(86),
      R => Reset
    );
\LOCKSTEP_Out_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(19),
      Q => \^lockstep_out\(87),
      R => Reset
    );
\LOCKSTEP_Out_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(20),
      Q => \^lockstep_out\(88),
      R => Reset
    );
\LOCKSTEP_Out_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(21),
      Q => \^lockstep_out\(89),
      R => Reset
    );
\LOCKSTEP_Out_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(22),
      Q => \^lockstep_out\(90),
      R => Reset
    );
\LOCKSTEP_Out_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(23),
      Q => \^lockstep_out\(91),
      R => Reset
    );
\LOCKSTEP_Out_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(24),
      Q => \^lockstep_out\(92),
      R => Reset
    );
\LOCKSTEP_Out_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(25),
      Q => \^lockstep_out\(93),
      R => Reset
    );
\LOCKSTEP_Out_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(26),
      Q => \^lockstep_out\(94),
      R => Reset
    );
\LOCKSTEP_Out_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(27),
      Q => \^lockstep_out\(95),
      R => Reset
    );
\LOCKSTEP_Out_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(28),
      Q => \^lockstep_out\(96),
      R => Reset
    );
\LOCKSTEP_Out_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(29),
      Q => \^lockstep_out\(97),
      R => Reset
    );
\LOCKSTEP_Out_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(30),
      Q => \^lockstep_out\(98),
      R => Reset
    );
\LOCKSTEP_Out_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(31),
      Q => \^lockstep_out\(99),
      R => Reset
    );
MicroBlaze_Core_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Core
     port map (
      Clk => Clk,
      D(251) => \^mb_halted\,
      D(250) => \^ifetch\,
      D(249) => \^i_as\,
      D(248) => \^instr_addr\(15),
      D(247) => \^instr_addr\(16),
      D(246) => \^instr_addr\(17),
      D(245) => \^instr_addr\(18),
      D(244) => \^instr_addr\(19),
      D(243) => \^instr_addr\(20),
      D(242) => \^instr_addr\(21),
      D(241) => \^instr_addr\(22),
      D(240) => \^instr_addr\(23),
      D(239) => \^instr_addr\(24),
      D(238) => \^instr_addr\(25),
      D(237) => \^instr_addr\(26),
      D(236) => \^instr_addr\(27),
      D(235) => \^instr_addr\(28),
      D(234) => \^instr_addr\(29),
      D(233) => \^data_addr\(0),
      D(232) => \^data_addr\(1),
      D(231) => \^data_addr\(2),
      D(230) => \^data_addr\(3),
      D(229) => \^data_addr\(4),
      D(228) => \^data_addr\(5),
      D(227) => \^data_addr\(6),
      D(226) => \^data_addr\(7),
      D(225) => \^data_addr\(8),
      D(224) => \^data_addr\(9),
      D(223) => \^data_addr\(10),
      D(222) => \^data_addr\(11),
      D(221) => \^data_addr\(12),
      D(220) => \^data_addr\(13),
      D(219) => \^data_addr\(14),
      D(218) => \^data_addr\(15),
      D(217) => \^data_addr\(16),
      D(216) => \^data_addr\(17),
      D(215) => \^data_addr\(18),
      D(214) => \^data_addr\(19),
      D(213) => \^data_addr\(20),
      D(212) => \^data_addr\(21),
      D(211) => \^data_addr\(22),
      D(210) => \^data_addr\(23),
      D(209) => \^data_addr\(24),
      D(208) => \^data_addr\(25),
      D(207) => \^data_addr\(26),
      D(206) => \^data_addr\(27),
      D(205) => \^data_addr\(28),
      D(204) => \^data_addr\(29),
      D(203) => \^data_addr\(30),
      D(202) => \^data_addr\(31),
      D(201) => \^data_write\(0),
      D(200) => \^data_write\(1),
      D(199) => \^data_write\(2),
      D(198) => \^data_write\(3),
      D(197) => \^data_write\(4),
      D(196) => \^data_write\(5),
      D(195) => \^data_write\(6),
      D(194) => \^data_write\(7),
      D(193) => \^data_write\(8),
      D(192) => \^data_write\(9),
      D(191) => \^data_write\(10),
      D(190) => \^data_write\(11),
      D(189) => \^data_write\(12),
      D(188) => \^data_write\(13),
      D(187) => \^data_write\(14),
      D(186) => \^data_write\(15),
      D(185) => \^data_write\(16),
      D(184) => \^data_write\(17),
      D(183) => \^data_write\(18),
      D(182) => \^data_write\(19),
      D(181) => \^data_write\(20),
      D(180) => \^data_write\(21),
      D(179) => \^data_write\(22),
      D(178) => \^data_write\(23),
      D(177) => \^data_write\(24),
      D(176) => \^data_write\(25),
      D(175) => \^data_write\(26),
      D(174) => \^data_write\(27),
      D(173) => \^data_write\(28),
      D(172) => \^data_write\(29),
      D(171) => \^data_write\(30),
      D(170) => \^data_write\(31),
      D(169) => \^d_as\,
      D(168) => \^read_strobe\,
      D(167) => \^write_strobe\,
      D(166) => \^byte_enable\(0),
      D(165) => \^byte_enable\(1),
      D(164) => \^byte_enable\(2),
      D(163) => \^byte_enable\(3),
      D(162) => \^trace_instruction\(0),
      D(161) => \^trace_instruction\(1),
      D(160) => \^trace_instruction\(2),
      D(159) => \^trace_instruction\(3),
      D(158) => \^trace_instruction\(4),
      D(157) => \^trace_instruction\(5),
      D(156) => \^trace_instruction\(6),
      D(155) => \^trace_instruction\(7),
      D(154) => \^trace_instruction\(8),
      D(153) => \^trace_instruction\(9),
      D(152) => \^trace_instruction\(10),
      D(151) => \^trace_instruction\(11),
      D(150) => \^trace_instruction\(12),
      D(149) => \^trace_instruction\(13),
      D(148) => \^trace_instruction\(14),
      D(147) => \^trace_instruction\(15),
      D(146) => \^trace_instruction\(16),
      D(145) => \^trace_instruction\(17),
      D(144) => \^trace_instruction\(18),
      D(143) => \^trace_instruction\(19),
      D(142) => \^trace_instruction\(20),
      D(141) => \^trace_instruction\(21),
      D(140) => \^trace_instruction\(22),
      D(139) => \^trace_instruction\(23),
      D(138) => \^trace_instruction\(24),
      D(137) => \^trace_instruction\(25),
      D(136) => \^trace_instruction\(26),
      D(135) => \^trace_instruction\(27),
      D(134) => \^trace_instruction\(28),
      D(133) => \^trace_instruction\(29),
      D(132) => \^trace_instruction\(30),
      D(131) => \^trace_instruction\(31),
      D(130) => \^trace_valid_instr\,
      D(129) => \^trace_pc\(15),
      D(128) => \^trace_pc\(16),
      D(127) => \^trace_pc\(17),
      D(126) => \^trace_pc\(18),
      D(125) => \^trace_pc\(19),
      D(124) => \^trace_pc\(20),
      D(123) => \^trace_pc\(21),
      D(122) => \^trace_pc\(22),
      D(121) => \^trace_pc\(23),
      D(120) => \^trace_pc\(24),
      D(119) => \^trace_pc\(25),
      D(118) => \^trace_pc\(26),
      D(117) => \^trace_pc\(27),
      D(116) => \^trace_pc\(28),
      D(115) => \^trace_pc\(29),
      D(114) => \^trace_reg_write\,
      D(113) => \^trace_reg_addr\(0),
      D(112) => \^trace_reg_addr\(1),
      D(111) => \^trace_reg_addr\(2),
      D(110) => \^trace_reg_addr\(3),
      D(109) => \^trace_reg_addr\(4),
      D(108) => \^trace_msr_reg\(11),
      D(107) => \^trace_msr_reg\(12),
      D(106) => \^trace_msr_reg\(13),
      D(105) => \^trace_new_reg_value\(0),
      D(104) => \^trace_new_reg_value\(1),
      D(103) => \^trace_new_reg_value\(2),
      D(102) => \^trace_new_reg_value\(3),
      D(101) => \^trace_new_reg_value\(4),
      D(100) => \^trace_new_reg_value\(5),
      D(99) => \^trace_new_reg_value\(6),
      D(98) => \^trace_new_reg_value\(7),
      D(97) => \^trace_new_reg_value\(8),
      D(96) => \^trace_new_reg_value\(9),
      D(95) => \^trace_new_reg_value\(10),
      D(94) => \^trace_new_reg_value\(11),
      D(93) => \^trace_new_reg_value\(12),
      D(92) => \^trace_new_reg_value\(13),
      D(91) => \^trace_new_reg_value\(14),
      D(90) => \^trace_new_reg_value\(15),
      D(89) => \^trace_new_reg_value\(16),
      D(88) => \^trace_new_reg_value\(17),
      D(87) => \^trace_new_reg_value\(18),
      D(86) => \^trace_new_reg_value\(19),
      D(85) => \^trace_new_reg_value\(20),
      D(84) => \^trace_new_reg_value\(21),
      D(83) => \^trace_new_reg_value\(22),
      D(82) => \^trace_new_reg_value\(23),
      D(81) => \^trace_new_reg_value\(24),
      D(80) => \^trace_new_reg_value\(25),
      D(79) => \^trace_new_reg_value\(26),
      D(78) => \^trace_new_reg_value\(27),
      D(77) => \^trace_new_reg_value\(28),
      D(76) => \^trace_new_reg_value\(29),
      D(75) => \^trace_new_reg_value\(30),
      D(74) => \^trace_new_reg_value\(31),
      D(73) => \^trace_jump_taken\,
      D(72) => \^trace_delay_slot\,
      D(71) => \^trace_data_address\(0),
      D(70) => \^trace_data_address\(1),
      D(69) => \^trace_data_address\(2),
      D(68) => \^trace_data_address\(3),
      D(67) => \^trace_data_address\(4),
      D(66) => \^trace_data_address\(5),
      D(65) => \^trace_data_address\(6),
      D(64) => \^trace_data_address\(7),
      D(63) => \^trace_data_address\(8),
      D(62) => \^trace_data_address\(9),
      D(61) => \^trace_data_address\(10),
      D(60) => \^trace_data_address\(11),
      D(59) => \^trace_data_address\(12),
      D(58) => \^trace_data_address\(13),
      D(57) => \^trace_data_address\(14),
      D(56) => \^trace_data_address\(15),
      D(55) => \^trace_data_address\(16),
      D(54) => \^trace_data_address\(17),
      D(53) => \^trace_data_address\(18),
      D(52) => \^trace_data_address\(19),
      D(51) => \^trace_data_address\(20),
      D(50) => \^trace_data_address\(21),
      D(49) => \^trace_data_address\(22),
      D(48) => \^trace_data_address\(23),
      D(47) => \^trace_data_address\(24),
      D(46) => \^trace_data_address\(25),
      D(45) => \^trace_data_address\(26),
      D(44) => \^trace_data_address\(27),
      D(43) => \^trace_data_address\(28),
      D(42) => \^trace_data_address\(29),
      D(41) => \^trace_data_address\(30),
      D(40) => \^trace_data_address\(31),
      D(39) => \^trace_data_write_value\(0),
      D(38) => \^trace_data_write_value\(1),
      D(37) => \^trace_data_write_value\(2),
      D(36) => \^trace_data_write_value\(3),
      D(35) => \^trace_data_write_value\(4),
      D(34) => \^trace_data_write_value\(5),
      D(33) => \^trace_data_write_value\(6),
      D(32) => \^trace_data_write_value\(7),
      D(31) => \^trace_data_write_value\(8),
      D(30) => \^trace_data_write_value\(9),
      D(29) => \^trace_data_write_value\(10),
      D(28) => \^trace_data_write_value\(11),
      D(27) => \^trace_data_write_value\(12),
      D(26) => \^trace_data_write_value\(13),
      D(25) => \^trace_data_write_value\(14),
      D(24) => \^trace_data_write_value\(15),
      D(23) => \^trace_data_write_value\(16),
      D(22) => \^trace_data_write_value\(17),
      D(21) => \^trace_data_write_value\(18),
      D(20) => \^trace_data_write_value\(19),
      D(19) => \^trace_data_write_value\(20),
      D(18) => \^trace_data_write_value\(21),
      D(17) => \^trace_data_write_value\(22),
      D(16) => \^trace_data_write_value\(23),
      D(15) => \^trace_data_write_value\(24),
      D(14) => \^trace_data_write_value\(25),
      D(13) => \^trace_data_write_value\(26),
      D(12) => \^trace_data_write_value\(27),
      D(11) => \^trace_data_write_value\(28),
      D(10) => \^trace_data_write_value\(29),
      D(9) => \^trace_data_write_value\(30),
      D(8) => \^trace_data_write_value\(31),
      D(7) => \^trace_data_byte_enable\(0),
      D(6) => \^trace_data_byte_enable\(1),
      D(5) => \^trace_data_byte_enable\(2),
      D(4) => \^trace_data_byte_enable\(3),
      D(3) => \^trace_data_access\,
      D(2) => \^trace_data_read\,
      D(1) => \^trace_data_write\,
      D(0) => \^trace_of_piperun\,
      DReady => DReady,
      Data_Read(0 to 31) => Data_Read(0 to 31),
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_Shift => Dbg_Shift,
      Dbg_Stop => Dbg_Stop,
      Dbg_TDI => Dbg_TDI,
      Dbg_TDO => Dbg_TDO,
      Dbg_TDO_INST_0 => Dbg_TDO_INST_0_i_7_n_0,
      Dbg_TDO_INST_0_i_1 => Dbg_TDO_INST_0_i_21_n_0,
      Dbg_TDO_INST_0_i_2 => Dbg_TDO_INST_0_i_33_n_0,
      Dbg_Trig_Ack_In(1) => Dbg_Trig_Ack_In(0),
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(1),
      Dbg_Trig_Ack_Out(1) => \^dbg_trig_ack_out\(0),
      Dbg_Trig_Ack_Out(0) => \^dbg_trig_ack_out\(1),
      Dbg_Trig_In(1) => \^dbg_trig_in\(0),
      Dbg_Trig_In(0) => \^dbg_trig_in\(1),
      Dbg_Trig_Out(1) => Dbg_Trig_Out(0),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(1),
      Dbg_Update => Dbg_Update,
      Debug_Rst => \^debug_rst\,
      Hibernate => Hibernate,
      IReady => IReady,
      Instr(0 to 31) => Instr(0 to 31),
      LOCKSTEP_Master_Out(37) => \^lockstep_master_out\(1),
      LOCKSTEP_Master_Out(36) => \^lockstep_master_out\(3),
      LOCKSTEP_Master_Out(35) => \^lockstep_master_out\(4),
      LOCKSTEP_Master_Out(34) => \^lockstep_master_out\(5),
      LOCKSTEP_Master_Out(33) => \^dbg_wakeup\,
      LOCKSTEP_Master_Out(32) => \^lockstep_master_out\(12),
      LOCKSTEP_Master_Out(31) => \^lockstep_master_out\(15),
      LOCKSTEP_Master_Out(30) => \^lockstep_master_out\(16),
      LOCKSTEP_Master_Out(29) => \^lockstep_master_out\(17),
      LOCKSTEP_Master_Out(28) => \^lockstep_master_out\(18),
      LOCKSTEP_Master_Out(27) => \^lockstep_master_out\(19),
      LOCKSTEP_Master_Out(26) => \^lockstep_master_out\(20),
      LOCKSTEP_Master_Out(25) => \^lockstep_master_out\(21),
      LOCKSTEP_Master_Out(24) => \^lockstep_master_out\(22),
      LOCKSTEP_Master_Out(23) => \^lockstep_master_out\(23),
      LOCKSTEP_Master_Out(22) => \^lockstep_master_out\(24),
      LOCKSTEP_Master_Out(21) => \^lockstep_master_out\(25),
      LOCKSTEP_Master_Out(20) => \^lockstep_master_out\(26),
      LOCKSTEP_Master_Out(19) => \^lockstep_master_out\(27),
      LOCKSTEP_Master_Out(18) => \^lockstep_master_out\(28),
      LOCKSTEP_Master_Out(17) => \^lockstep_master_out\(29),
      LOCKSTEP_Master_Out(16) => \^lockstep_master_out\(30),
      LOCKSTEP_Master_Out(15) => \^lockstep_master_out\(31),
      LOCKSTEP_Master_Out(14) => \^lockstep_master_out\(32),
      LOCKSTEP_Master_Out(13) => \^lockstep_master_out\(33),
      LOCKSTEP_Master_Out(12) => \^lockstep_master_out\(34),
      LOCKSTEP_Master_Out(11) => \^lockstep_master_out\(35),
      LOCKSTEP_Master_Out(10) => \^lockstep_master_out\(36),
      LOCKSTEP_Master_Out(9) => \^lockstep_master_out\(37),
      LOCKSTEP_Master_Out(8) => \^lockstep_master_out\(38),
      LOCKSTEP_Master_Out(7) => \^lockstep_master_out\(39),
      LOCKSTEP_Master_Out(6) => \^lockstep_master_out\(40),
      LOCKSTEP_Master_Out(5) => \^lockstep_master_out\(41),
      LOCKSTEP_Master_Out(4) => \^lockstep_master_out\(42),
      LOCKSTEP_Master_Out(3) => \^lockstep_master_out\(43),
      LOCKSTEP_Master_Out(2) => \^lockstep_master_out\(44),
      LOCKSTEP_Master_Out(1) => \^lockstep_master_out\(45),
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(46),
      Mb_Reset => Mb_Reset,
      Pause => Pause,
      Pause_Ack => Pause_Ack,
      Reset => Reset,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      Sleep => Sleep,
      Status_Reg_En => \Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_En\,
      Suspend => Suspend,
      \Use_Serial_Unified_Completion.completion_block_reg\ => MicroBlaze_Core_I_n_301,
      \Using_FPGA.Native\ => \^lockstep_master_out\(9),
      \Using_FPGA.Native_0\ => \^lockstep_master_out\(2),
      Wakeup(0 to 1) => Wakeup(0 to 1)
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_microblaze_I_0 is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Ext_BRK : in STD_LOGIC;
    Ext_NM_BRK : in STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    MB_Halted : out STD_LOGIC;
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 1 );
    Sleep : out STD_LOGIC;
    Hibernate : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    Dbg_Wakeup : out STD_LOGIC;
    Dbg_Continue : out STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    Pause : in STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    Non_Secure : in STD_LOGIC_VECTOR ( 0 to 3 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC;
    Dbg_Disable : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_microblaze_I_0 : entity is "bd_3914_microblaze_I_0,MicroBlaze,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_microblaze_I_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_microblaze_I_0 : entity is "MicroBlaze,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_microblaze_I_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_microblaze_I_0 is
  signal NLW_U0_Dbg_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Trace_Valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M0_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M0_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M10_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M10_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M11_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M11_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M12_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M12_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M13_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M13_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M14_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M14_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M15_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M15_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M4_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M4_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M5_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M5_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M6_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M6_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M7_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M7_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M8_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M8_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M9_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M9_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_MB_Error_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_ACREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_CDLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_CDVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_CRVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_RACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_WACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_ACREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_CDLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_CDVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_CRVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_RACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_WACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S0_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S1_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Hit_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Read_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Req_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Access_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Read_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Write_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Delay_Slot_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_EX_PipeRun_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Exception_Taken_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_ICache_Hit_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_ICache_Rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_ICache_Req_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Jump_Hit_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Jump_Taken_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_MB_Halted_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_MEM_PipeRun_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_OF_PipeRun_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Reg_Write_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Valid_Instr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_Dbg_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_Dbg_Trace_Data_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 35 );
  signal NLW_U0_Dbg_Trig_Ack_Out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_In_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_LOCKSTEP_Master_Out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4095 );
  signal NLW_U0_LOCKSTEP_Out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4095 );
  signal NLW_U0_M0_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M10_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M11_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M12_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M13_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M14_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M15_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M1_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M2_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M3_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M4_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M5_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M6_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M7_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M8_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M9_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_ARBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_ARDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DC_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_DC_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_ARSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_DC_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_AWBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_AWDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DC_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_DC_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_AWSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_DC_CDDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_CRRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_DC_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DP_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DP_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DP_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DP_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_DP_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DP_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DP_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DP_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DP_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DP_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_DP_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DP_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DP_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DP_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IC_ARBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_ARDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IC_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_IC_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_ARSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_IC_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IC_AWBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_AWDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IC_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_IC_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_AWSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_IC_CDDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IC_CRRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_IC_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IC_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IP_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IP_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IP_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IP_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_IP_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IP_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IP_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IP_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_IP_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IP_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_RAM_From_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_U0_Trace_Data_Address_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_Data_Byte_Enable_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_Trace_Data_Write_Value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_Exception_Kind_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4 );
  signal NLW_U0_Trace_Instruction_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_MSR_Reg_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 14 );
  signal NLW_U0_Trace_New_Reg_Value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_PC_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_PID_Reg_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Trace_Reg_Addr_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4 );
  attribute C_ADDR_TAG_BITS : integer;
  attribute C_ADDR_TAG_BITS of U0 : label is 0;
  attribute C_ALLOW_DCACHE_WR : integer;
  attribute C_ALLOW_DCACHE_WR of U0 : label is 1;
  attribute C_ALLOW_ICACHE_WR : integer;
  attribute C_ALLOW_ICACHE_WR of U0 : label is 1;
  attribute C_AREA_OPTIMIZED : integer;
  attribute C_AREA_OPTIMIZED of U0 : label is 1;
  attribute C_ASYNC_INTERRUPT : integer;
  attribute C_ASYNC_INTERRUPT of U0 : label is 1;
  attribute C_ASYNC_WAKEUP : integer;
  attribute C_ASYNC_WAKEUP of U0 : label is 3;
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of U0 : label is 0;
  attribute C_BASE_VECTORS : string;
  attribute C_BASE_VECTORS of U0 : label is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_BRANCH_TARGET_CACHE_SIZE : integer;
  attribute C_BRANCH_TARGET_CACHE_SIZE of U0 : label is 0;
  attribute C_CACHE_BYTE_SIZE : integer;
  attribute C_CACHE_BYTE_SIZE of U0 : label is 8192;
  attribute C_DADDR_SIZE : integer;
  attribute C_DADDR_SIZE of U0 : label is 32;
  attribute C_DATA_SIZE : integer;
  attribute C_DATA_SIZE of U0 : label is 32;
  attribute C_DCACHE_ADDR_TAG : integer;
  attribute C_DCACHE_ADDR_TAG of U0 : label is 0;
  attribute C_DCACHE_ALWAYS_USED : integer;
  attribute C_DCACHE_ALWAYS_USED of U0 : label is 1;
  attribute C_DCACHE_BASEADDR : string;
  attribute C_DCACHE_BASEADDR of U0 : label is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_DCACHE_BYTE_SIZE : integer;
  attribute C_DCACHE_BYTE_SIZE of U0 : label is 8192;
  attribute C_DCACHE_DATA_WIDTH : integer;
  attribute C_DCACHE_DATA_WIDTH of U0 : label is 0;
  attribute C_DCACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_DCACHE_FORCE_TAG_LUTRAM of U0 : label is 0;
  attribute C_DCACHE_HIGHADDR : string;
  attribute C_DCACHE_HIGHADDR of U0 : label is "64'b0000000000000000000000000000000000111111111111111111111111111111";
  attribute C_DCACHE_LINE_LEN : integer;
  attribute C_DCACHE_LINE_LEN of U0 : label is 4;
  attribute C_DCACHE_USE_WRITEBACK : integer;
  attribute C_DCACHE_USE_WRITEBACK of U0 : label is 0;
  attribute C_DCACHE_VICTIMS : integer;
  attribute C_DCACHE_VICTIMS of U0 : label is 0;
  attribute C_DEBUG_COUNTER_WIDTH : integer;
  attribute C_DEBUG_COUNTER_WIDTH of U0 : label is 32;
  attribute C_DEBUG_ENABLED : integer;
  attribute C_DEBUG_ENABLED of U0 : label is 1;
  attribute C_DEBUG_EVENT_COUNTERS : integer;
  attribute C_DEBUG_EVENT_COUNTERS of U0 : label is 5;
  attribute C_DEBUG_EXTERNAL_TRACE : integer;
  attribute C_DEBUG_EXTERNAL_TRACE of U0 : label is 0;
  attribute C_DEBUG_INTERFACE : integer;
  attribute C_DEBUG_INTERFACE of U0 : label is 0;
  attribute C_DEBUG_LATENCY_COUNTERS : integer;
  attribute C_DEBUG_LATENCY_COUNTERS of U0 : label is 1;
  attribute C_DEBUG_PROFILE_SIZE : integer;
  attribute C_DEBUG_PROFILE_SIZE of U0 : label is 0;
  attribute C_DEBUG_TRACE_ASYNC_RESET : integer;
  attribute C_DEBUG_TRACE_ASYNC_RESET of U0 : label is 0;
  attribute C_DEBUG_TRACE_SIZE : integer;
  attribute C_DEBUG_TRACE_SIZE of U0 : label is 8192;
  attribute C_DIV_ZERO_EXCEPTION : integer;
  attribute C_DIV_ZERO_EXCEPTION of U0 : label is 0;
  attribute C_DYNAMIC_BUS_SIZING : integer;
  attribute C_DYNAMIC_BUS_SIZING of U0 : label is 0;
  attribute C_D_AXI : integer;
  attribute C_D_AXI of U0 : label is 0;
  attribute C_D_LMB : integer;
  attribute C_D_LMB of U0 : label is 1;
  attribute C_D_LMB_PROTOCOL : integer;
  attribute C_D_LMB_PROTOCOL of U0 : label is 0;
  attribute C_ECC_USE_CE_EXCEPTION : integer;
  attribute C_ECC_USE_CE_EXCEPTION of U0 : label is 0;
  attribute C_EDGE_IS_POSITIVE : integer;
  attribute C_EDGE_IS_POSITIVE of U0 : label is 1;
  attribute C_ENDIANNESS : integer;
  attribute C_ENDIANNESS of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FAULT_TOLERANT : integer;
  attribute C_FAULT_TOLERANT of U0 : label is 0;
  attribute C_FPU_EXCEPTION : integer;
  attribute C_FPU_EXCEPTION of U0 : label is 0;
  attribute C_FREQ : integer;
  attribute C_FREQ of U0 : label is 100000000;
  attribute C_FSL_EXCEPTION : integer;
  attribute C_FSL_EXCEPTION of U0 : label is 0;
  attribute C_FSL_LINKS : integer;
  attribute C_FSL_LINKS of U0 : label is 0;
  attribute C_IADDR_SIZE : integer;
  attribute C_IADDR_SIZE of U0 : label is 32;
  attribute C_ICACHE_ALWAYS_USED : integer;
  attribute C_ICACHE_ALWAYS_USED of U0 : label is 1;
  attribute C_ICACHE_BASEADDR : string;
  attribute C_ICACHE_BASEADDR of U0 : label is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_ICACHE_DATA_WIDTH : integer;
  attribute C_ICACHE_DATA_WIDTH of U0 : label is 0;
  attribute C_ICACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_ICACHE_FORCE_TAG_LUTRAM of U0 : label is 0;
  attribute C_ICACHE_HIGHADDR : string;
  attribute C_ICACHE_HIGHADDR of U0 : label is "64'b0000000000000000000000000000000000111111111111111111111111111111";
  attribute C_ICACHE_LINE_LEN : integer;
  attribute C_ICACHE_LINE_LEN of U0 : label is 4;
  attribute C_ICACHE_STREAMS : integer;
  attribute C_ICACHE_STREAMS of U0 : label is 0;
  attribute C_ICACHE_VICTIMS : integer;
  attribute C_ICACHE_VICTIMS of U0 : label is 0;
  attribute C_ILL_OPCODE_EXCEPTION : integer;
  attribute C_ILL_OPCODE_EXCEPTION of U0 : label is 0;
  attribute C_IMPRECISE_EXCEPTIONS : integer;
  attribute C_IMPRECISE_EXCEPTIONS of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "bd_3914_microblaze_I_0";
  attribute C_INSTR_SIZE : integer;
  attribute C_INSTR_SIZE of U0 : label is 32;
  attribute C_INTERCONNECT : integer;
  attribute C_INTERCONNECT of U0 : label is 2;
  attribute C_INTERRUPT_IS_EDGE : integer;
  attribute C_INTERRUPT_IS_EDGE of U0 : label is 0;
  attribute C_I_AXI : integer;
  attribute C_I_AXI of U0 : label is 0;
  attribute C_I_LMB : integer;
  attribute C_I_LMB of U0 : label is 1;
  attribute C_I_LMB_PROTOCOL : integer;
  attribute C_I_LMB_PROTOCOL of U0 : label is 0;
  attribute C_LMB_DATA_SIZE : integer;
  attribute C_LMB_DATA_SIZE of U0 : label is 32;
  attribute C_LOCKSTEP_MASTER : integer;
  attribute C_LOCKSTEP_MASTER of U0 : label is 0;
  attribute C_LOCKSTEP_SLAVE : integer;
  attribute C_LOCKSTEP_SLAVE of U0 : label is 0;
  attribute C_M0_AXIS_DATA_WIDTH : integer;
  attribute C_M0_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M10_AXIS_DATA_WIDTH : integer;
  attribute C_M10_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M11_AXIS_DATA_WIDTH : integer;
  attribute C_M11_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M12_AXIS_DATA_WIDTH : integer;
  attribute C_M12_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M13_AXIS_DATA_WIDTH : integer;
  attribute C_M13_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M14_AXIS_DATA_WIDTH : integer;
  attribute C_M14_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M15_AXIS_DATA_WIDTH : integer;
  attribute C_M15_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M1_AXIS_DATA_WIDTH : integer;
  attribute C_M1_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M2_AXIS_DATA_WIDTH : integer;
  attribute C_M2_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M3_AXIS_DATA_WIDTH : integer;
  attribute C_M3_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M4_AXIS_DATA_WIDTH : integer;
  attribute C_M4_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M5_AXIS_DATA_WIDTH : integer;
  attribute C_M5_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M6_AXIS_DATA_WIDTH : integer;
  attribute C_M6_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M7_AXIS_DATA_WIDTH : integer;
  attribute C_M7_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M8_AXIS_DATA_WIDTH : integer;
  attribute C_M8_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M9_AXIS_DATA_WIDTH : integer;
  attribute C_M9_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_MMU_DTLB_SIZE : integer;
  attribute C_MMU_DTLB_SIZE of U0 : label is 4;
  attribute C_MMU_ITLB_SIZE : integer;
  attribute C_MMU_ITLB_SIZE of U0 : label is 2;
  attribute C_MMU_PRIVILEGED_INSTR : integer;
  attribute C_MMU_PRIVILEGED_INSTR of U0 : label is 0;
  attribute C_MMU_TLB_ACCESS : integer;
  attribute C_MMU_TLB_ACCESS of U0 : label is 3;
  attribute C_MMU_ZONES : integer;
  attribute C_MMU_ZONES of U0 : label is 16;
  attribute C_M_AXI_DC_ADDR_WIDTH : integer;
  attribute C_M_AXI_DC_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_DC_ARUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_DC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_DC_AWUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_DC_BUSER_WIDTH : integer;
  attribute C_M_AXI_DC_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DC_DATA_WIDTH : integer;
  attribute C_M_AXI_DC_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS of U0 : label is 0;
  attribute C_M_AXI_DC_RUSER_WIDTH : integer;
  attribute C_M_AXI_DC_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DC_USER_VALUE : integer;
  attribute C_M_AXI_DC_USER_VALUE of U0 : label is 31;
  attribute C_M_AXI_DC_WUSER_WIDTH : integer;
  attribute C_M_AXI_DC_WUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DP_ADDR_WIDTH : integer;
  attribute C_M_AXI_DP_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DP_DATA_WIDTH : integer;
  attribute C_M_AXI_DP_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS of U0 : label is 0;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_D_BUS_EXCEPTION : integer;
  attribute C_M_AXI_D_BUS_EXCEPTION of U0 : label is 0;
  attribute C_M_AXI_IC_ADDR_WIDTH : integer;
  attribute C_M_AXI_IC_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_IC_ARUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_IC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_IC_AWUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_IC_BUSER_WIDTH : integer;
  attribute C_M_AXI_IC_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IC_DATA_WIDTH : integer;
  attribute C_M_AXI_IC_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IC_RUSER_WIDTH : integer;
  attribute C_M_AXI_IC_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IC_USER_VALUE : integer;
  attribute C_M_AXI_IC_USER_VALUE of U0 : label is 31;
  attribute C_M_AXI_IC_WUSER_WIDTH : integer;
  attribute C_M_AXI_IC_WUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IP_ADDR_WIDTH : integer;
  attribute C_M_AXI_IP_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IP_DATA_WIDTH : integer;
  attribute C_M_AXI_IP_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_I_BUS_EXCEPTION : integer;
  attribute C_M_AXI_I_BUS_EXCEPTION of U0 : label is 0;
  attribute C_NUMBER_OF_PC_BRK : integer;
  attribute C_NUMBER_OF_PC_BRK of U0 : label is 1;
  attribute C_NUMBER_OF_RD_ADDR_BRK : integer;
  attribute C_NUMBER_OF_RD_ADDR_BRK of U0 : label is 0;
  attribute C_NUMBER_OF_WR_ADDR_BRK : integer;
  attribute C_NUMBER_OF_WR_ADDR_BRK of U0 : label is 0;
  attribute C_NUM_SYNC_FF_CLK : integer;
  attribute C_NUM_SYNC_FF_CLK of U0 : label is 2;
  attribute C_NUM_SYNC_FF_CLK_DEBUG : integer;
  attribute C_NUM_SYNC_FF_CLK_DEBUG of U0 : label is 2;
  attribute C_NUM_SYNC_FF_CLK_IRQ : integer;
  attribute C_NUM_SYNC_FF_CLK_IRQ of U0 : label is 1;
  attribute C_NUM_SYNC_FF_DBG_CLK : integer;
  attribute C_NUM_SYNC_FF_DBG_CLK of U0 : label is 1;
  attribute C_NUM_SYNC_FF_DBG_TRACE_CLK : integer;
  attribute C_NUM_SYNC_FF_DBG_TRACE_CLK of U0 : label is 2;
  attribute C_OPCODE_0x0_ILLEGAL : integer;
  attribute C_OPCODE_0x0_ILLEGAL of U0 : label is 0;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 0;
  attribute C_PC_WIDTH : integer;
  attribute C_PC_WIDTH of U0 : label is 17;
  attribute C_PIADDR_SIZE : integer;
  attribute C_PIADDR_SIZE of U0 : label is 32;
  attribute C_PVR : integer;
  attribute C_PVR of U0 : label is 0;
  attribute C_PVR_USER1 : string;
  attribute C_PVR_USER1 of U0 : label is "8'b00000000";
  attribute C_PVR_USER2 : integer;
  attribute C_PVR_USER2 of U0 : label is 0;
  attribute C_RESET_MSR : integer;
  attribute C_RESET_MSR of U0 : label is 0;
  attribute C_S0_AXIS_DATA_WIDTH : integer;
  attribute C_S0_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S10_AXIS_DATA_WIDTH : integer;
  attribute C_S10_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S11_AXIS_DATA_WIDTH : integer;
  attribute C_S11_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S12_AXIS_DATA_WIDTH : integer;
  attribute C_S12_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S13_AXIS_DATA_WIDTH : integer;
  attribute C_S13_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S14_AXIS_DATA_WIDTH : integer;
  attribute C_S14_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S15_AXIS_DATA_WIDTH : integer;
  attribute C_S15_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S1_AXIS_DATA_WIDTH : integer;
  attribute C_S1_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S2_AXIS_DATA_WIDTH : integer;
  attribute C_S2_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S3_AXIS_DATA_WIDTH : integer;
  attribute C_S3_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S4_AXIS_DATA_WIDTH : integer;
  attribute C_S4_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S5_AXIS_DATA_WIDTH : integer;
  attribute C_S5_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S6_AXIS_DATA_WIDTH : integer;
  attribute C_S6_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S7_AXIS_DATA_WIDTH : integer;
  attribute C_S7_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S8_AXIS_DATA_WIDTH : integer;
  attribute C_S8_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S9_AXIS_DATA_WIDTH : integer;
  attribute C_S9_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_SCO : integer;
  attribute C_SCO of U0 : label is 0;
  attribute C_UNALIGNED_EXCEPTIONS : integer;
  attribute C_UNALIGNED_EXCEPTIONS of U0 : label is 0;
  attribute C_USE_BARREL : integer;
  attribute C_USE_BARREL of U0 : label is 0;
  attribute C_USE_BRANCH_TARGET_CACHE : integer;
  attribute C_USE_BRANCH_TARGET_CACHE of U0 : label is 0;
  attribute C_USE_CONFIG_RESET : integer;
  attribute C_USE_CONFIG_RESET of U0 : label is 0;
  attribute C_USE_DCACHE : integer;
  attribute C_USE_DCACHE of U0 : label is 0;
  attribute C_USE_DIV : integer;
  attribute C_USE_DIV of U0 : label is 0;
  attribute C_USE_EXTENDED_FSL_INSTR : integer;
  attribute C_USE_EXTENDED_FSL_INSTR of U0 : label is 0;
  attribute C_USE_EXT_BRK : integer;
  attribute C_USE_EXT_BRK of U0 : label is 0;
  attribute C_USE_EXT_NM_BRK : integer;
  attribute C_USE_EXT_NM_BRK of U0 : label is 0;
  attribute C_USE_FPU : integer;
  attribute C_USE_FPU of U0 : label is 0;
  attribute C_USE_HW_MUL : integer;
  attribute C_USE_HW_MUL of U0 : label is 0;
  attribute C_USE_ICACHE : integer;
  attribute C_USE_ICACHE of U0 : label is 0;
  attribute C_USE_INTERRUPT : integer;
  attribute C_USE_INTERRUPT of U0 : label is 0;
  attribute C_USE_MMU : integer;
  attribute C_USE_MMU of U0 : label is 0;
  attribute C_USE_MSR_INSTR : integer;
  attribute C_USE_MSR_INSTR of U0 : label is 0;
  attribute C_USE_NON_SECURE : integer;
  attribute C_USE_NON_SECURE of U0 : label is 0;
  attribute C_USE_PCMP_INSTR : integer;
  attribute C_USE_PCMP_INSTR of U0 : label is 0;
  attribute C_USE_REORDER_INSTR : integer;
  attribute C_USE_REORDER_INSTR of U0 : label is 0;
  attribute C_USE_STACK_PROTECTION : integer;
  attribute C_USE_STACK_PROTECTION of U0 : label is 0;
  attribute G_TEMPLATE_LIST : integer;
  attribute G_TEMPLATE_LIST of U0 : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 CLK.CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME CLK.CLK, ASSOCIATED_BUSIF M0_AXIS:S0_AXIS:M1_AXIS:S1_AXIS:M2_AXIS:S2_AXIS:M3_AXIS:S3_AXIS:M4_AXIS:S4_AXIS:M5_AXIS:S5_AXIS:M6_AXIS:S6_AXIS:M7_AXIS:S7_AXIS:M8_AXIS:S8_AXIS:M9_AXIS:S9_AXIS:M10_AXIS:S10_AXIS:M11_AXIS:S11_AXIS:M12_AXIS:S12_AXIS:M13_AXIS:S13_AXIS:M14_AXIS:S14_AXIS:M15_AXIS:S15_AXIS:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC:M_ACE_DC:M_ACE_IC:MON_DLMB:MON_ILMB:MON_AXI_DP:MON_AXI_IP:MON_AXI_DC:MON_AXI_IC:MON_ACE_DC:MON_ACE_IC, ASSOCIATED_RESET Reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN bd_3914_Clk, INSERT_VIP 0";
  attribute x_interface_info of DCE : signal is "xilinx.com:interface:lmb:1.0 DLMB CE";
  attribute x_interface_info of DReady : signal is "xilinx.com:interface:lmb:1.0 DLMB READY";
  attribute x_interface_info of DUE : signal is "xilinx.com:interface:lmb:1.0 DLMB UE";
  attribute x_interface_info of DWait : signal is "xilinx.com:interface:lmb:1.0 DLMB WAIT";
  attribute x_interface_info of D_AS : signal is "xilinx.com:interface:lmb:1.0 DLMB ADDRSTROBE";
  attribute x_interface_info of Dbg_Capture : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG CAPTURE";
  attribute x_interface_info of Dbg_Clk : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG CLK";
  attribute x_interface_info of Dbg_Disable : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG DISABLE";
  attribute x_interface_info of Dbg_Shift : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG SHIFT";
  attribute x_interface_info of Dbg_TDI : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG TDI";
  attribute x_interface_info of Dbg_TDO : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG TDO";
  attribute x_interface_info of Dbg_Update : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG UPDATE";
  attribute x_interface_info of Debug_Rst : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG RST";
  attribute x_interface_info of ICE : signal is "xilinx.com:interface:lmb:1.0 ILMB CE";
  attribute x_interface_info of IFetch : signal is "xilinx.com:interface:lmb:1.0 ILMB READSTROBE";
  attribute x_interface_info of IReady : signal is "xilinx.com:interface:lmb:1.0 ILMB READY";
  attribute x_interface_info of IUE : signal is "xilinx.com:interface:lmb:1.0 ILMB UE";
  attribute x_interface_info of IWAIT : signal is "xilinx.com:interface:lmb:1.0 ILMB WAIT";
  attribute x_interface_info of I_AS : signal is "xilinx.com:interface:lmb:1.0 ILMB ADDRSTROBE";
  attribute x_interface_info of Interrupt : signal is "xilinx.com:interface:mbinterrupt:1.0 INTERRUPT INTERRUPT";
  attribute x_interface_parameter of Interrupt : signal is "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, LOW_LATENCY 0";
  attribute x_interface_info of Read_Strobe : signal is "xilinx.com:interface:lmb:1.0 DLMB READSTROBE";
  attribute x_interface_info of Reset : signal is "xilinx.com:signal:reset:1.0 RST.RESET RST";
  attribute x_interface_parameter of Reset : signal is "XIL_INTERFACENAME RST.RESET, POLARITY ACTIVE_HIGH, TYPE PROCESSOR, INSERT_VIP 0";
  attribute x_interface_info of Write_Strobe : signal is "xilinx.com:interface:lmb:1.0 DLMB WRITESTROBE";
  attribute x_interface_info of Byte_Enable : signal is "xilinx.com:interface:lmb:1.0 DLMB BE";
  attribute x_interface_info of Data_Addr : signal is "xilinx.com:interface:lmb:1.0 DLMB ABUS";
  attribute x_interface_parameter of Data_Addr : signal is "XIL_INTERFACENAME DLMB, ADDR_WIDTH 32, DATA_WIDTH 32, PROTOCOL STANDARD, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of Data_Read : signal is "xilinx.com:interface:lmb:1.0 DLMB READDBUS";
  attribute x_interface_info of Data_Write : signal is "xilinx.com:interface:lmb:1.0 DLMB WRITEDBUS";
  attribute x_interface_info of Dbg_Reg_En : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG REG_EN";
  attribute x_interface_info of Instr : signal is "xilinx.com:interface:lmb:1.0 ILMB READDBUS";
  attribute x_interface_info of Instr_Addr : signal is "xilinx.com:interface:lmb:1.0 ILMB ABUS";
  attribute x_interface_parameter of Instr_Addr : signal is "XIL_INTERFACENAME ILMB, ADDR_WIDTH 32, DATA_WIDTH 32, PROTOCOL STANDARD, READ_WRITE_MODE READ_ONLY";
  attribute x_interface_info of Interrupt_Ack : signal is "xilinx.com:interface:mbinterrupt:1.0 INTERRUPT ACK";
  attribute x_interface_info of Interrupt_Address : signal is "xilinx.com:interface:mbinterrupt:1.0 INTERRUPT ADDRESS";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze
     port map (
      Byte_Enable(0 to 3) => Byte_Enable(0 to 3),
      Clk => Clk,
      Config_Reset => '0',
      DCE => DCE,
      DEBUG_ACLK => '0',
      DEBUG_ARESETN => '0',
      DReady => DReady,
      DUE => DUE,
      DWait => DWait,
      D_AS => D_AS,
      Data_Addr(0 to 31) => Data_Addr(0 to 31),
      Data_Read(0 to 31) => Data_Read(0 to 31),
      Data_Write(0 to 31) => Data_Write(0 to 31),
      Dbg_ARADDR(14 downto 2) => B"0000000000000",
      Dbg_ARREADY => NLW_U0_Dbg_ARREADY_UNCONNECTED,
      Dbg_ARVALID => '0',
      Dbg_AWADDR(14 downto 2) => B"0000000000000",
      Dbg_AWREADY => NLW_U0_Dbg_AWREADY_UNCONNECTED,
      Dbg_AWVALID => '0',
      Dbg_BREADY => '0',
      Dbg_BRESP(1 downto 0) => NLW_U0_Dbg_BRESP_UNCONNECTED(1 downto 0),
      Dbg_BVALID => NLW_U0_Dbg_BVALID_UNCONNECTED,
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Continue => Dbg_Continue,
      Dbg_Disable => Dbg_Disable,
      Dbg_Intr => NLW_U0_Dbg_Intr_UNCONNECTED,
      Dbg_RDATA(31 downto 0) => NLW_U0_Dbg_RDATA_UNCONNECTED(31 downto 0),
      Dbg_RREADY => '0',
      Dbg_RRESP(1 downto 0) => NLW_U0_Dbg_RRESP_UNCONNECTED(1 downto 0),
      Dbg_RVALID => NLW_U0_Dbg_RVALID_UNCONNECTED,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_Shift => Dbg_Shift,
      Dbg_Stop => Dbg_Stop,
      Dbg_TDI => Dbg_TDI,
      Dbg_TDO => Dbg_TDO,
      Dbg_Trace_Clk => '0',
      Dbg_Trace_Data(0 to 35) => NLW_U0_Dbg_Trace_Data_UNCONNECTED(0 to 35),
      Dbg_Trace_Ready => '0',
      Dbg_Trace_Valid => NLW_U0_Dbg_Trace_Valid_UNCONNECTED,
      Dbg_Trig_Ack_In(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out(0 to 7) => NLW_U0_Dbg_Trig_Ack_Out_UNCONNECTED(0 to 7),
      Dbg_Trig_In(0 to 7) => NLW_U0_Dbg_Trig_In_UNCONNECTED(0 to 7),
      Dbg_Trig_Out(0 to 7) => B"00000000",
      Dbg_Update => Dbg_Update,
      Dbg_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_WREADY => NLW_U0_Dbg_WREADY_UNCONNECTED,
      Dbg_WVALID => '0',
      Dbg_Wakeup => Dbg_Wakeup,
      Debug_Rst => Debug_Rst,
      Ext_BRK => Ext_BRK,
      Ext_NM_BRK => Ext_NM_BRK,
      Hibernate => Hibernate,
      ICE => ICE,
      IFetch => IFetch,
      IReady => IReady,
      IUE => IUE,
      IWAIT => IWAIT,
      I_AS => I_AS,
      Instr(0 to 31) => Instr(0 to 31),
      Instr_Addr(0 to 31) => Instr_Addr(0 to 31),
      Interrupt => Interrupt,
      Interrupt_Ack(0 to 1) => Interrupt_Ack(0 to 1),
      Interrupt_Address(0 to 31) => Interrupt_Address(0 to 31),
      LOCKSTEP_Master_Out(0 to 4095) => NLW_U0_LOCKSTEP_Master_Out_UNCONNECTED(0 to 4095),
      LOCKSTEP_Out(0 to 4095) => NLW_U0_LOCKSTEP_Out_UNCONNECTED(0 to 4095),
      LOCKSTEP_Slave_In(0 to 4095) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      M0_AXIS_TDATA(31 downto 0) => NLW_U0_M0_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M0_AXIS_TLAST => NLW_U0_M0_AXIS_TLAST_UNCONNECTED,
      M0_AXIS_TREADY => '0',
      M0_AXIS_TVALID => NLW_U0_M0_AXIS_TVALID_UNCONNECTED,
      M10_AXIS_TDATA(31 downto 0) => NLW_U0_M10_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M10_AXIS_TLAST => NLW_U0_M10_AXIS_TLAST_UNCONNECTED,
      M10_AXIS_TREADY => '0',
      M10_AXIS_TVALID => NLW_U0_M10_AXIS_TVALID_UNCONNECTED,
      M11_AXIS_TDATA(31 downto 0) => NLW_U0_M11_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M11_AXIS_TLAST => NLW_U0_M11_AXIS_TLAST_UNCONNECTED,
      M11_AXIS_TREADY => '0',
      M11_AXIS_TVALID => NLW_U0_M11_AXIS_TVALID_UNCONNECTED,
      M12_AXIS_TDATA(31 downto 0) => NLW_U0_M12_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M12_AXIS_TLAST => NLW_U0_M12_AXIS_TLAST_UNCONNECTED,
      M12_AXIS_TREADY => '0',
      M12_AXIS_TVALID => NLW_U0_M12_AXIS_TVALID_UNCONNECTED,
      M13_AXIS_TDATA(31 downto 0) => NLW_U0_M13_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M13_AXIS_TLAST => NLW_U0_M13_AXIS_TLAST_UNCONNECTED,
      M13_AXIS_TREADY => '0',
      M13_AXIS_TVALID => NLW_U0_M13_AXIS_TVALID_UNCONNECTED,
      M14_AXIS_TDATA(31 downto 0) => NLW_U0_M14_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M14_AXIS_TLAST => NLW_U0_M14_AXIS_TLAST_UNCONNECTED,
      M14_AXIS_TREADY => '0',
      M14_AXIS_TVALID => NLW_U0_M14_AXIS_TVALID_UNCONNECTED,
      M15_AXIS_TDATA(31 downto 0) => NLW_U0_M15_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M15_AXIS_TLAST => NLW_U0_M15_AXIS_TLAST_UNCONNECTED,
      M15_AXIS_TREADY => '0',
      M15_AXIS_TVALID => NLW_U0_M15_AXIS_TVALID_UNCONNECTED,
      M1_AXIS_TDATA(31 downto 0) => NLW_U0_M1_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M1_AXIS_TLAST => NLW_U0_M1_AXIS_TLAST_UNCONNECTED,
      M1_AXIS_TREADY => '0',
      M1_AXIS_TVALID => NLW_U0_M1_AXIS_TVALID_UNCONNECTED,
      M2_AXIS_TDATA(31 downto 0) => NLW_U0_M2_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M2_AXIS_TLAST => NLW_U0_M2_AXIS_TLAST_UNCONNECTED,
      M2_AXIS_TREADY => '0',
      M2_AXIS_TVALID => NLW_U0_M2_AXIS_TVALID_UNCONNECTED,
      M3_AXIS_TDATA(31 downto 0) => NLW_U0_M3_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M3_AXIS_TLAST => NLW_U0_M3_AXIS_TLAST_UNCONNECTED,
      M3_AXIS_TREADY => '0',
      M3_AXIS_TVALID => NLW_U0_M3_AXIS_TVALID_UNCONNECTED,
      M4_AXIS_TDATA(31 downto 0) => NLW_U0_M4_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M4_AXIS_TLAST => NLW_U0_M4_AXIS_TLAST_UNCONNECTED,
      M4_AXIS_TREADY => '0',
      M4_AXIS_TVALID => NLW_U0_M4_AXIS_TVALID_UNCONNECTED,
      M5_AXIS_TDATA(31 downto 0) => NLW_U0_M5_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M5_AXIS_TLAST => NLW_U0_M5_AXIS_TLAST_UNCONNECTED,
      M5_AXIS_TREADY => '0',
      M5_AXIS_TVALID => NLW_U0_M5_AXIS_TVALID_UNCONNECTED,
      M6_AXIS_TDATA(31 downto 0) => NLW_U0_M6_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M6_AXIS_TLAST => NLW_U0_M6_AXIS_TLAST_UNCONNECTED,
      M6_AXIS_TREADY => '0',
      M6_AXIS_TVALID => NLW_U0_M6_AXIS_TVALID_UNCONNECTED,
      M7_AXIS_TDATA(31 downto 0) => NLW_U0_M7_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M7_AXIS_TLAST => NLW_U0_M7_AXIS_TLAST_UNCONNECTED,
      M7_AXIS_TREADY => '0',
      M7_AXIS_TVALID => NLW_U0_M7_AXIS_TVALID_UNCONNECTED,
      M8_AXIS_TDATA(31 downto 0) => NLW_U0_M8_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M8_AXIS_TLAST => NLW_U0_M8_AXIS_TLAST_UNCONNECTED,
      M8_AXIS_TREADY => '0',
      M8_AXIS_TVALID => NLW_U0_M8_AXIS_TVALID_UNCONNECTED,
      M9_AXIS_TDATA(31 downto 0) => NLW_U0_M9_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M9_AXIS_TLAST => NLW_U0_M9_AXIS_TLAST_UNCONNECTED,
      M9_AXIS_TREADY => '0',
      M9_AXIS_TVALID => NLW_U0_M9_AXIS_TVALID_UNCONNECTED,
      MB_Error => NLW_U0_MB_Error_UNCONNECTED,
      MB_Halted => MB_Halted,
      M_AXI_DC_ACADDR(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_DC_ACPROT(2 downto 0) => B"000",
      M_AXI_DC_ACREADY => NLW_U0_M_AXI_DC_ACREADY_UNCONNECTED,
      M_AXI_DC_ACSNOOP(3 downto 0) => B"0000",
      M_AXI_DC_ACVALID => '0',
      M_AXI_DC_ARADDR(31 downto 0) => NLW_U0_M_AXI_DC_ARADDR_UNCONNECTED(31 downto 0),
      M_AXI_DC_ARBAR(1 downto 0) => NLW_U0_M_AXI_DC_ARBAR_UNCONNECTED(1 downto 0),
      M_AXI_DC_ARBURST(1 downto 0) => NLW_U0_M_AXI_DC_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_DC_ARCACHE(3 downto 0) => NLW_U0_M_AXI_DC_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_DC_ARDOMAIN(1 downto 0) => NLW_U0_M_AXI_DC_ARDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_DC_ARID(0) => NLW_U0_M_AXI_DC_ARID_UNCONNECTED(0),
      M_AXI_DC_ARLEN(7 downto 0) => NLW_U0_M_AXI_DC_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_DC_ARLOCK => NLW_U0_M_AXI_DC_ARLOCK_UNCONNECTED,
      M_AXI_DC_ARPROT(2 downto 0) => NLW_U0_M_AXI_DC_ARPROT_UNCONNECTED(2 downto 0),
      M_AXI_DC_ARQOS(3 downto 0) => NLW_U0_M_AXI_DC_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_DC_ARREADY => '0',
      M_AXI_DC_ARSIZE(2 downto 0) => NLW_U0_M_AXI_DC_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_DC_ARSNOOP(3 downto 0) => NLW_U0_M_AXI_DC_ARSNOOP_UNCONNECTED(3 downto 0),
      M_AXI_DC_ARUSER(4 downto 0) => NLW_U0_M_AXI_DC_ARUSER_UNCONNECTED(4 downto 0),
      M_AXI_DC_ARVALID => NLW_U0_M_AXI_DC_ARVALID_UNCONNECTED,
      M_AXI_DC_AWADDR(31 downto 0) => NLW_U0_M_AXI_DC_AWADDR_UNCONNECTED(31 downto 0),
      M_AXI_DC_AWBAR(1 downto 0) => NLW_U0_M_AXI_DC_AWBAR_UNCONNECTED(1 downto 0),
      M_AXI_DC_AWBURST(1 downto 0) => NLW_U0_M_AXI_DC_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_DC_AWCACHE(3 downto 0) => NLW_U0_M_AXI_DC_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_DC_AWDOMAIN(1 downto 0) => NLW_U0_M_AXI_DC_AWDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_DC_AWID(0) => NLW_U0_M_AXI_DC_AWID_UNCONNECTED(0),
      M_AXI_DC_AWLEN(7 downto 0) => NLW_U0_M_AXI_DC_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_DC_AWLOCK => NLW_U0_M_AXI_DC_AWLOCK_UNCONNECTED,
      M_AXI_DC_AWPROT(2 downto 0) => NLW_U0_M_AXI_DC_AWPROT_UNCONNECTED(2 downto 0),
      M_AXI_DC_AWQOS(3 downto 0) => NLW_U0_M_AXI_DC_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_DC_AWREADY => '0',
      M_AXI_DC_AWSIZE(2 downto 0) => NLW_U0_M_AXI_DC_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_DC_AWSNOOP(2 downto 0) => NLW_U0_M_AXI_DC_AWSNOOP_UNCONNECTED(2 downto 0),
      M_AXI_DC_AWUSER(4 downto 0) => NLW_U0_M_AXI_DC_AWUSER_UNCONNECTED(4 downto 0),
      M_AXI_DC_AWVALID => NLW_U0_M_AXI_DC_AWVALID_UNCONNECTED,
      M_AXI_DC_BID(0) => '0',
      M_AXI_DC_BREADY => NLW_U0_M_AXI_DC_BREADY_UNCONNECTED,
      M_AXI_DC_BRESP(1 downto 0) => B"00",
      M_AXI_DC_BUSER(0) => '0',
      M_AXI_DC_BVALID => '0',
      M_AXI_DC_CDDATA(31 downto 0) => NLW_U0_M_AXI_DC_CDDATA_UNCONNECTED(31 downto 0),
      M_AXI_DC_CDLAST => NLW_U0_M_AXI_DC_CDLAST_UNCONNECTED,
      M_AXI_DC_CDREADY => '0',
      M_AXI_DC_CDVALID => NLW_U0_M_AXI_DC_CDVALID_UNCONNECTED,
      M_AXI_DC_CRREADY => '0',
      M_AXI_DC_CRRESP(4 downto 0) => NLW_U0_M_AXI_DC_CRRESP_UNCONNECTED(4 downto 0),
      M_AXI_DC_CRVALID => NLW_U0_M_AXI_DC_CRVALID_UNCONNECTED,
      M_AXI_DC_RACK => NLW_U0_M_AXI_DC_RACK_UNCONNECTED,
      M_AXI_DC_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_DC_RID(0) => '0',
      M_AXI_DC_RLAST => '0',
      M_AXI_DC_RREADY => NLW_U0_M_AXI_DC_RREADY_UNCONNECTED,
      M_AXI_DC_RRESP(1 downto 0) => B"00",
      M_AXI_DC_RUSER(0) => '0',
      M_AXI_DC_RVALID => '0',
      M_AXI_DC_WACK => NLW_U0_M_AXI_DC_WACK_UNCONNECTED,
      M_AXI_DC_WDATA(31 downto 0) => NLW_U0_M_AXI_DC_WDATA_UNCONNECTED(31 downto 0),
      M_AXI_DC_WLAST => NLW_U0_M_AXI_DC_WLAST_UNCONNECTED,
      M_AXI_DC_WREADY => '0',
      M_AXI_DC_WSTRB(3 downto 0) => NLW_U0_M_AXI_DC_WSTRB_UNCONNECTED(3 downto 0),
      M_AXI_DC_WUSER(0) => NLW_U0_M_AXI_DC_WUSER_UNCONNECTED(0),
      M_AXI_DC_WVALID => NLW_U0_M_AXI_DC_WVALID_UNCONNECTED,
      M_AXI_DP_ARADDR(31 downto 0) => NLW_U0_M_AXI_DP_ARADDR_UNCONNECTED(31 downto 0),
      M_AXI_DP_ARBURST(1 downto 0) => NLW_U0_M_AXI_DP_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_DP_ARCACHE(3 downto 0) => NLW_U0_M_AXI_DP_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_DP_ARID(0) => NLW_U0_M_AXI_DP_ARID_UNCONNECTED(0),
      M_AXI_DP_ARLEN(7 downto 0) => NLW_U0_M_AXI_DP_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_DP_ARLOCK => NLW_U0_M_AXI_DP_ARLOCK_UNCONNECTED,
      M_AXI_DP_ARPROT(2 downto 0) => NLW_U0_M_AXI_DP_ARPROT_UNCONNECTED(2 downto 0),
      M_AXI_DP_ARQOS(3 downto 0) => NLW_U0_M_AXI_DP_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_DP_ARREADY => '0',
      M_AXI_DP_ARSIZE(2 downto 0) => NLW_U0_M_AXI_DP_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_DP_ARVALID => NLW_U0_M_AXI_DP_ARVALID_UNCONNECTED,
      M_AXI_DP_AWADDR(31 downto 0) => NLW_U0_M_AXI_DP_AWADDR_UNCONNECTED(31 downto 0),
      M_AXI_DP_AWBURST(1 downto 0) => NLW_U0_M_AXI_DP_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_DP_AWCACHE(3 downto 0) => NLW_U0_M_AXI_DP_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_DP_AWID(0) => NLW_U0_M_AXI_DP_AWID_UNCONNECTED(0),
      M_AXI_DP_AWLEN(7 downto 0) => NLW_U0_M_AXI_DP_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_DP_AWLOCK => NLW_U0_M_AXI_DP_AWLOCK_UNCONNECTED,
      M_AXI_DP_AWPROT(2 downto 0) => NLW_U0_M_AXI_DP_AWPROT_UNCONNECTED(2 downto 0),
      M_AXI_DP_AWQOS(3 downto 0) => NLW_U0_M_AXI_DP_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_DP_AWREADY => '0',
      M_AXI_DP_AWSIZE(2 downto 0) => NLW_U0_M_AXI_DP_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_DP_AWVALID => NLW_U0_M_AXI_DP_AWVALID_UNCONNECTED,
      M_AXI_DP_BID(0) => '0',
      M_AXI_DP_BREADY => NLW_U0_M_AXI_DP_BREADY_UNCONNECTED,
      M_AXI_DP_BRESP(1 downto 0) => B"00",
      M_AXI_DP_BVALID => '0',
      M_AXI_DP_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_DP_RID(0) => '0',
      M_AXI_DP_RLAST => '0',
      M_AXI_DP_RREADY => NLW_U0_M_AXI_DP_RREADY_UNCONNECTED,
      M_AXI_DP_RRESP(1 downto 0) => B"00",
      M_AXI_DP_RVALID => '0',
      M_AXI_DP_WDATA(31 downto 0) => NLW_U0_M_AXI_DP_WDATA_UNCONNECTED(31 downto 0),
      M_AXI_DP_WLAST => NLW_U0_M_AXI_DP_WLAST_UNCONNECTED,
      M_AXI_DP_WREADY => '0',
      M_AXI_DP_WSTRB(3 downto 0) => NLW_U0_M_AXI_DP_WSTRB_UNCONNECTED(3 downto 0),
      M_AXI_DP_WVALID => NLW_U0_M_AXI_DP_WVALID_UNCONNECTED,
      M_AXI_IC_ACADDR(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_IC_ACPROT(2 downto 0) => B"000",
      M_AXI_IC_ACREADY => NLW_U0_M_AXI_IC_ACREADY_UNCONNECTED,
      M_AXI_IC_ACSNOOP(3 downto 0) => B"0000",
      M_AXI_IC_ACVALID => '0',
      M_AXI_IC_ARADDR(31 downto 0) => NLW_U0_M_AXI_IC_ARADDR_UNCONNECTED(31 downto 0),
      M_AXI_IC_ARBAR(1 downto 0) => NLW_U0_M_AXI_IC_ARBAR_UNCONNECTED(1 downto 0),
      M_AXI_IC_ARBURST(1 downto 0) => NLW_U0_M_AXI_IC_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_IC_ARCACHE(3 downto 0) => NLW_U0_M_AXI_IC_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_IC_ARDOMAIN(1 downto 0) => NLW_U0_M_AXI_IC_ARDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_IC_ARID(0) => NLW_U0_M_AXI_IC_ARID_UNCONNECTED(0),
      M_AXI_IC_ARLEN(7 downto 0) => NLW_U0_M_AXI_IC_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_IC_ARLOCK => NLW_U0_M_AXI_IC_ARLOCK_UNCONNECTED,
      M_AXI_IC_ARPROT(2 downto 0) => NLW_U0_M_AXI_IC_ARPROT_UNCONNECTED(2 downto 0),
      M_AXI_IC_ARQOS(3 downto 0) => NLW_U0_M_AXI_IC_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_IC_ARREADY => '0',
      M_AXI_IC_ARSIZE(2 downto 0) => NLW_U0_M_AXI_IC_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_IC_ARSNOOP(3 downto 0) => NLW_U0_M_AXI_IC_ARSNOOP_UNCONNECTED(3 downto 0),
      M_AXI_IC_ARUSER(4 downto 0) => NLW_U0_M_AXI_IC_ARUSER_UNCONNECTED(4 downto 0),
      M_AXI_IC_ARVALID => NLW_U0_M_AXI_IC_ARVALID_UNCONNECTED,
      M_AXI_IC_AWADDR(31 downto 0) => NLW_U0_M_AXI_IC_AWADDR_UNCONNECTED(31 downto 0),
      M_AXI_IC_AWBAR(1 downto 0) => NLW_U0_M_AXI_IC_AWBAR_UNCONNECTED(1 downto 0),
      M_AXI_IC_AWBURST(1 downto 0) => NLW_U0_M_AXI_IC_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_IC_AWCACHE(3 downto 0) => NLW_U0_M_AXI_IC_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_IC_AWDOMAIN(1 downto 0) => NLW_U0_M_AXI_IC_AWDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_IC_AWID(0) => NLW_U0_M_AXI_IC_AWID_UNCONNECTED(0),
      M_AXI_IC_AWLEN(7 downto 0) => NLW_U0_M_AXI_IC_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_IC_AWLOCK => NLW_U0_M_AXI_IC_AWLOCK_UNCONNECTED,
      M_AXI_IC_AWPROT(2 downto 0) => NLW_U0_M_AXI_IC_AWPROT_UNCONNECTED(2 downto 0),
      M_AXI_IC_AWQOS(3 downto 0) => NLW_U0_M_AXI_IC_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_IC_AWREADY => '0',
      M_AXI_IC_AWSIZE(2 downto 0) => NLW_U0_M_AXI_IC_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_IC_AWSNOOP(2 downto 0) => NLW_U0_M_AXI_IC_AWSNOOP_UNCONNECTED(2 downto 0),
      M_AXI_IC_AWUSER(4 downto 0) => NLW_U0_M_AXI_IC_AWUSER_UNCONNECTED(4 downto 0),
      M_AXI_IC_AWVALID => NLW_U0_M_AXI_IC_AWVALID_UNCONNECTED,
      M_AXI_IC_BID(0) => '0',
      M_AXI_IC_BREADY => NLW_U0_M_AXI_IC_BREADY_UNCONNECTED,
      M_AXI_IC_BRESP(1 downto 0) => B"00",
      M_AXI_IC_BUSER(0) => '0',
      M_AXI_IC_BVALID => '0',
      M_AXI_IC_CDDATA(31 downto 0) => NLW_U0_M_AXI_IC_CDDATA_UNCONNECTED(31 downto 0),
      M_AXI_IC_CDLAST => NLW_U0_M_AXI_IC_CDLAST_UNCONNECTED,
      M_AXI_IC_CDREADY => '0',
      M_AXI_IC_CDVALID => NLW_U0_M_AXI_IC_CDVALID_UNCONNECTED,
      M_AXI_IC_CRREADY => '0',
      M_AXI_IC_CRRESP(4 downto 0) => NLW_U0_M_AXI_IC_CRRESP_UNCONNECTED(4 downto 0),
      M_AXI_IC_CRVALID => NLW_U0_M_AXI_IC_CRVALID_UNCONNECTED,
      M_AXI_IC_RACK => NLW_U0_M_AXI_IC_RACK_UNCONNECTED,
      M_AXI_IC_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_IC_RID(0) => '0',
      M_AXI_IC_RLAST => '0',
      M_AXI_IC_RREADY => NLW_U0_M_AXI_IC_RREADY_UNCONNECTED,
      M_AXI_IC_RRESP(1 downto 0) => B"00",
      M_AXI_IC_RUSER(0) => '0',
      M_AXI_IC_RVALID => '0',
      M_AXI_IC_WACK => NLW_U0_M_AXI_IC_WACK_UNCONNECTED,
      M_AXI_IC_WDATA(31 downto 0) => NLW_U0_M_AXI_IC_WDATA_UNCONNECTED(31 downto 0),
      M_AXI_IC_WLAST => NLW_U0_M_AXI_IC_WLAST_UNCONNECTED,
      M_AXI_IC_WREADY => '0',
      M_AXI_IC_WSTRB(3 downto 0) => NLW_U0_M_AXI_IC_WSTRB_UNCONNECTED(3 downto 0),
      M_AXI_IC_WUSER(0) => NLW_U0_M_AXI_IC_WUSER_UNCONNECTED(0),
      M_AXI_IC_WVALID => NLW_U0_M_AXI_IC_WVALID_UNCONNECTED,
      M_AXI_IP_ARADDR(31 downto 0) => NLW_U0_M_AXI_IP_ARADDR_UNCONNECTED(31 downto 0),
      M_AXI_IP_ARBURST(1 downto 0) => NLW_U0_M_AXI_IP_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_IP_ARCACHE(3 downto 0) => NLW_U0_M_AXI_IP_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_IP_ARID(0) => NLW_U0_M_AXI_IP_ARID_UNCONNECTED(0),
      M_AXI_IP_ARLEN(7 downto 0) => NLW_U0_M_AXI_IP_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_IP_ARLOCK => NLW_U0_M_AXI_IP_ARLOCK_UNCONNECTED,
      M_AXI_IP_ARPROT(2 downto 0) => NLW_U0_M_AXI_IP_ARPROT_UNCONNECTED(2 downto 0),
      M_AXI_IP_ARQOS(3 downto 0) => NLW_U0_M_AXI_IP_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_IP_ARREADY => '0',
      M_AXI_IP_ARSIZE(2 downto 0) => NLW_U0_M_AXI_IP_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_IP_ARVALID => NLW_U0_M_AXI_IP_ARVALID_UNCONNECTED,
      M_AXI_IP_AWADDR(31 downto 0) => NLW_U0_M_AXI_IP_AWADDR_UNCONNECTED(31 downto 0),
      M_AXI_IP_AWBURST(1 downto 0) => NLW_U0_M_AXI_IP_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_IP_AWCACHE(3 downto 0) => NLW_U0_M_AXI_IP_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_IP_AWID(0) => NLW_U0_M_AXI_IP_AWID_UNCONNECTED(0),
      M_AXI_IP_AWLEN(7 downto 0) => NLW_U0_M_AXI_IP_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_IP_AWLOCK => NLW_U0_M_AXI_IP_AWLOCK_UNCONNECTED,
      M_AXI_IP_AWPROT(2 downto 0) => NLW_U0_M_AXI_IP_AWPROT_UNCONNECTED(2 downto 0),
      M_AXI_IP_AWQOS(3 downto 0) => NLW_U0_M_AXI_IP_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_IP_AWREADY => '0',
      M_AXI_IP_AWSIZE(2 downto 0) => NLW_U0_M_AXI_IP_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_IP_AWVALID => NLW_U0_M_AXI_IP_AWVALID_UNCONNECTED,
      M_AXI_IP_BID(0) => '0',
      M_AXI_IP_BREADY => NLW_U0_M_AXI_IP_BREADY_UNCONNECTED,
      M_AXI_IP_BRESP(1 downto 0) => B"00",
      M_AXI_IP_BVALID => '0',
      M_AXI_IP_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_IP_RID(0) => '0',
      M_AXI_IP_RLAST => '0',
      M_AXI_IP_RREADY => NLW_U0_M_AXI_IP_RREADY_UNCONNECTED,
      M_AXI_IP_RRESP(1 downto 0) => B"00",
      M_AXI_IP_RVALID => '0',
      M_AXI_IP_WDATA(31 downto 0) => NLW_U0_M_AXI_IP_WDATA_UNCONNECTED(31 downto 0),
      M_AXI_IP_WLAST => NLW_U0_M_AXI_IP_WLAST_UNCONNECTED,
      M_AXI_IP_WREADY => '0',
      M_AXI_IP_WSTRB(3 downto 0) => NLW_U0_M_AXI_IP_WSTRB_UNCONNECTED(3 downto 0),
      M_AXI_IP_WVALID => NLW_U0_M_AXI_IP_WVALID_UNCONNECTED,
      Mb_Reset => '0',
      Non_Secure(0 to 3) => Non_Secure(0 to 3),
      Pause => Pause,
      Pause_Ack => Pause_Ack,
      RAM_From(255 downto 0) => NLW_U0_RAM_From_UNCONNECTED(255 downto 0),
      RAM_To(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      Read_Strobe => Read_Strobe,
      Reset => Reset,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      S0_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S0_AXIS_TLAST => '0',
      S0_AXIS_TREADY => NLW_U0_S0_AXIS_TREADY_UNCONNECTED,
      S0_AXIS_TVALID => '0',
      S10_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXIS_TLAST => '0',
      S10_AXIS_TREADY => NLW_U0_S10_AXIS_TREADY_UNCONNECTED,
      S10_AXIS_TVALID => '0',
      S11_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXIS_TLAST => '0',
      S11_AXIS_TREADY => NLW_U0_S11_AXIS_TREADY_UNCONNECTED,
      S11_AXIS_TVALID => '0',
      S12_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXIS_TLAST => '0',
      S12_AXIS_TREADY => NLW_U0_S12_AXIS_TREADY_UNCONNECTED,
      S12_AXIS_TVALID => '0',
      S13_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXIS_TLAST => '0',
      S13_AXIS_TREADY => NLW_U0_S13_AXIS_TREADY_UNCONNECTED,
      S13_AXIS_TVALID => '0',
      S14_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXIS_TLAST => '0',
      S14_AXIS_TREADY => NLW_U0_S14_AXIS_TREADY_UNCONNECTED,
      S14_AXIS_TVALID => '0',
      S15_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXIS_TLAST => '0',
      S15_AXIS_TREADY => NLW_U0_S15_AXIS_TREADY_UNCONNECTED,
      S15_AXIS_TVALID => '0',
      S1_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S1_AXIS_TLAST => '0',
      S1_AXIS_TREADY => NLW_U0_S1_AXIS_TREADY_UNCONNECTED,
      S1_AXIS_TVALID => '0',
      S2_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S2_AXIS_TLAST => '0',
      S2_AXIS_TREADY => NLW_U0_S2_AXIS_TREADY_UNCONNECTED,
      S2_AXIS_TVALID => '0',
      S3_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S3_AXIS_TLAST => '0',
      S3_AXIS_TREADY => NLW_U0_S3_AXIS_TREADY_UNCONNECTED,
      S3_AXIS_TVALID => '0',
      S4_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S4_AXIS_TLAST => '0',
      S4_AXIS_TREADY => NLW_U0_S4_AXIS_TREADY_UNCONNECTED,
      S4_AXIS_TVALID => '0',
      S5_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S5_AXIS_TLAST => '0',
      S5_AXIS_TREADY => NLW_U0_S5_AXIS_TREADY_UNCONNECTED,
      S5_AXIS_TVALID => '0',
      S6_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S6_AXIS_TLAST => '0',
      S6_AXIS_TREADY => NLW_U0_S6_AXIS_TREADY_UNCONNECTED,
      S6_AXIS_TVALID => '0',
      S7_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S7_AXIS_TLAST => '0',
      S7_AXIS_TREADY => NLW_U0_S7_AXIS_TREADY_UNCONNECTED,
      S7_AXIS_TVALID => '0',
      S8_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S8_AXIS_TLAST => '0',
      S8_AXIS_TREADY => NLW_U0_S8_AXIS_TREADY_UNCONNECTED,
      S8_AXIS_TVALID => '0',
      S9_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S9_AXIS_TLAST => '0',
      S9_AXIS_TREADY => NLW_U0_S9_AXIS_TREADY_UNCONNECTED,
      S9_AXIS_TVALID => '0',
      Scan_En => '0',
      Scan_Reset => '0',
      Scan_Reset_Sel => '0',
      Sleep => Sleep,
      Suspend => Suspend,
      Trace_DCache_Hit => NLW_U0_Trace_DCache_Hit_UNCONNECTED,
      Trace_DCache_Rdy => NLW_U0_Trace_DCache_Rdy_UNCONNECTED,
      Trace_DCache_Read => NLW_U0_Trace_DCache_Read_UNCONNECTED,
      Trace_DCache_Req => NLW_U0_Trace_DCache_Req_UNCONNECTED,
      Trace_Data_Access => NLW_U0_Trace_Data_Access_UNCONNECTED,
      Trace_Data_Address(0 to 31) => NLW_U0_Trace_Data_Address_UNCONNECTED(0 to 31),
      Trace_Data_Byte_Enable(0 to 3) => NLW_U0_Trace_Data_Byte_Enable_UNCONNECTED(0 to 3),
      Trace_Data_Read => NLW_U0_Trace_Data_Read_UNCONNECTED,
      Trace_Data_Write => NLW_U0_Trace_Data_Write_UNCONNECTED,
      Trace_Data_Write_Value(0 to 31) => NLW_U0_Trace_Data_Write_Value_UNCONNECTED(0 to 31),
      Trace_Delay_Slot => NLW_U0_Trace_Delay_Slot_UNCONNECTED,
      Trace_EX_PipeRun => NLW_U0_Trace_EX_PipeRun_UNCONNECTED,
      Trace_Exception_Kind(0 to 4) => NLW_U0_Trace_Exception_Kind_UNCONNECTED(0 to 4),
      Trace_Exception_Taken => NLW_U0_Trace_Exception_Taken_UNCONNECTED,
      Trace_ICache_Hit => NLW_U0_Trace_ICache_Hit_UNCONNECTED,
      Trace_ICache_Rdy => NLW_U0_Trace_ICache_Rdy_UNCONNECTED,
      Trace_ICache_Req => NLW_U0_Trace_ICache_Req_UNCONNECTED,
      Trace_Instruction(0 to 31) => NLW_U0_Trace_Instruction_UNCONNECTED(0 to 31),
      Trace_Jump_Hit => NLW_U0_Trace_Jump_Hit_UNCONNECTED,
      Trace_Jump_Taken => NLW_U0_Trace_Jump_Taken_UNCONNECTED,
      Trace_MB_Halted => NLW_U0_Trace_MB_Halted_UNCONNECTED,
      Trace_MEM_PipeRun => NLW_U0_Trace_MEM_PipeRun_UNCONNECTED,
      Trace_MSR_Reg(0 to 14) => NLW_U0_Trace_MSR_Reg_UNCONNECTED(0 to 14),
      Trace_New_Reg_Value(0 to 31) => NLW_U0_Trace_New_Reg_Value_UNCONNECTED(0 to 31),
      Trace_OF_PipeRun => NLW_U0_Trace_OF_PipeRun_UNCONNECTED,
      Trace_PC(0 to 31) => NLW_U0_Trace_PC_UNCONNECTED(0 to 31),
      Trace_PID_Reg(0 to 7) => NLW_U0_Trace_PID_Reg_UNCONNECTED(0 to 7),
      Trace_Reg_Addr(0 to 4) => NLW_U0_Trace_Reg_Addr_UNCONNECTED(0 to 4),
      Trace_Reg_Write => NLW_U0_Trace_Reg_Write_UNCONNECTED,
      Trace_Valid_Instr => NLW_U0_Trace_Valid_Instr_UNCONNECTED,
      Wakeup(0 to 1) => Wakeup(0 to 1),
      Write_Strobe => Write_Strobe
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914 is
  port (
    Clk : in STD_LOGIC;
    IO_addr_strobe : out STD_LOGIC;
    IO_address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_byte_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    IO_read_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_read_strobe : out STD_LOGIC;
    IO_ready : in STD_LOGIC;
    IO_write_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_write_strobe : out STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute hw_handoff : string;
  attribute hw_handoff of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914 : entity is "cpu.hwdef";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914 is
  signal Data_Read : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Dbg_Reg_En : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Dbg_Wakeup : STD_LOGIC;
  signal Debug_SYS_Rst : STD_LOGIC;
  signal IO_Rst : STD_LOGIC;
  signal Instr : STD_LOGIC_VECTOR ( 0 to 31 );
  signal LMB_Rst1_0 : STD_LOGIC;
  signal MB_Reset : STD_LOGIC;
  signal Sl_CE : STD_LOGIC;
  signal Sl_Ready : STD_LOGIC;
  signal Sl_UE : STD_LOGIC;
  signal Sl_Wait : STD_LOGIC;
  signal Wakeup : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dlmb_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal dlmb_ADDRSTROBE : STD_LOGIC;
  signal dlmb_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal dlmb_CE : STD_LOGIC;
  signal dlmb_READSTROBE : STD_LOGIC;
  signal dlmb_READY : STD_LOGIC;
  signal dlmb_UE : STD_LOGIC;
  signal dlmb_WAIT : STD_LOGIC;
  signal dlmb_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal dlmb_WRITESTROBE : STD_LOGIC;
  signal dlmb_port_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal dlmb_port_CLK : STD_LOGIC;
  signal dlmb_port_DIN : STD_LOGIC_VECTOR ( 0 to 31 );
  signal dlmb_port_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dlmb_port_EN : STD_LOGIC;
  signal dlmb_port_RST : STD_LOGIC;
  signal dlmb_port_WE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal dlmb_sl_0_ABUS_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dlmb_sl_0_ADDRSTROBE : STD_LOGIC;
  signal dlmb_sl_0_BE_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dlmb_sl_0_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal dlmb_sl_0_READSTROBE : STD_LOGIC;
  signal dlmb_sl_0_WRITEDBUS_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dlmb_sl_0_WRITESTROBE : STD_LOGIC;
  signal dlmb_sl_1_CE : STD_LOGIC;
  signal dlmb_sl_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal dlmb_sl_1_READY : STD_LOGIC;
  signal dlmb_sl_1_UE : STD_LOGIC;
  signal dlmb_sl_1_WAIT : STD_LOGIC;
  signal ilmb_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ilmb_ADDRSTROBE : STD_LOGIC;
  signal ilmb_CE : STD_LOGIC;
  signal ilmb_READSTROBE : STD_LOGIC;
  signal ilmb_READY : STD_LOGIC;
  signal ilmb_UE : STD_LOGIC;
  signal ilmb_WAIT : STD_LOGIC;
  signal ilmb_n_1 : STD_LOGIC;
  signal ilmb_n_10 : STD_LOGIC;
  signal ilmb_n_104 : STD_LOGIC;
  signal ilmb_n_105 : STD_LOGIC;
  signal ilmb_n_106 : STD_LOGIC;
  signal ilmb_n_107 : STD_LOGIC;
  signal ilmb_n_11 : STD_LOGIC;
  signal ilmb_n_12 : STD_LOGIC;
  signal ilmb_n_13 : STD_LOGIC;
  signal ilmb_n_14 : STD_LOGIC;
  signal ilmb_n_15 : STD_LOGIC;
  signal ilmb_n_16 : STD_LOGIC;
  signal ilmb_n_17 : STD_LOGIC;
  signal ilmb_n_18 : STD_LOGIC;
  signal ilmb_n_19 : STD_LOGIC;
  signal ilmb_n_2 : STD_LOGIC;
  signal ilmb_n_20 : STD_LOGIC;
  signal ilmb_n_21 : STD_LOGIC;
  signal ilmb_n_22 : STD_LOGIC;
  signal ilmb_n_23 : STD_LOGIC;
  signal ilmb_n_24 : STD_LOGIC;
  signal ilmb_n_25 : STD_LOGIC;
  signal ilmb_n_26 : STD_LOGIC;
  signal ilmb_n_27 : STD_LOGIC;
  signal ilmb_n_28 : STD_LOGIC;
  signal ilmb_n_29 : STD_LOGIC;
  signal ilmb_n_3 : STD_LOGIC;
  signal ilmb_n_30 : STD_LOGIC;
  signal ilmb_n_31 : STD_LOGIC;
  signal ilmb_n_32 : STD_LOGIC;
  signal ilmb_n_4 : STD_LOGIC;
  signal ilmb_n_5 : STD_LOGIC;
  signal ilmb_n_6 : STD_LOGIC;
  signal ilmb_n_68 : STD_LOGIC;
  signal ilmb_n_69 : STD_LOGIC;
  signal ilmb_n_7 : STD_LOGIC;
  signal ilmb_n_70 : STD_LOGIC;
  signal ilmb_n_71 : STD_LOGIC;
  signal ilmb_n_72 : STD_LOGIC;
  signal ilmb_n_73 : STD_LOGIC;
  signal ilmb_n_74 : STD_LOGIC;
  signal ilmb_n_75 : STD_LOGIC;
  signal ilmb_n_76 : STD_LOGIC;
  signal ilmb_n_77 : STD_LOGIC;
  signal ilmb_n_78 : STD_LOGIC;
  signal ilmb_n_79 : STD_LOGIC;
  signal ilmb_n_8 : STD_LOGIC;
  signal ilmb_n_80 : STD_LOGIC;
  signal ilmb_n_81 : STD_LOGIC;
  signal ilmb_n_82 : STD_LOGIC;
  signal ilmb_n_83 : STD_LOGIC;
  signal ilmb_n_84 : STD_LOGIC;
  signal ilmb_n_85 : STD_LOGIC;
  signal ilmb_n_86 : STD_LOGIC;
  signal ilmb_n_87 : STD_LOGIC;
  signal ilmb_n_88 : STD_LOGIC;
  signal ilmb_n_89 : STD_LOGIC;
  signal ilmb_n_9 : STD_LOGIC;
  signal ilmb_n_90 : STD_LOGIC;
  signal ilmb_n_91 : STD_LOGIC;
  signal ilmb_n_92 : STD_LOGIC;
  signal ilmb_n_93 : STD_LOGIC;
  signal ilmb_n_94 : STD_LOGIC;
  signal ilmb_n_95 : STD_LOGIC;
  signal ilmb_n_96 : STD_LOGIC;
  signal ilmb_n_97 : STD_LOGIC;
  signal ilmb_n_98 : STD_LOGIC;
  signal ilmb_n_99 : STD_LOGIC;
  signal ilmb_port_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ilmb_port_CLK : STD_LOGIC;
  signal ilmb_port_DIN : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ilmb_port_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ilmb_port_EN : STD_LOGIC;
  signal ilmb_port_RST : STD_LOGIC;
  signal ilmb_port_WE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal ilmb_sl_0_ADDRSTROBE : STD_LOGIC;
  signal ilmb_sl_0_CE : STD_LOGIC;
  signal ilmb_sl_0_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ilmb_sl_0_READSTROBE : STD_LOGIC;
  signal ilmb_sl_0_READY : STD_LOGIC;
  signal ilmb_sl_0_UE : STD_LOGIC;
  signal ilmb_sl_0_WAIT : STD_LOGIC;
  signal ilmb_sl_0_WRITESTROBE : STD_LOGIC;
  signal microblaze_I_mdm_bus_CAPTURE : STD_LOGIC;
  signal microblaze_I_mdm_bus_CLK : STD_LOGIC;
  signal microblaze_I_mdm_bus_DISABLE : STD_LOGIC;
  signal microblaze_I_mdm_bus_RST : STD_LOGIC;
  signal microblaze_I_mdm_bus_SHIFT : STD_LOGIC;
  signal microblaze_I_mdm_bus_TDI : STD_LOGIC;
  signal microblaze_I_mdm_bus_TDO : STD_LOGIC;
  signal microblaze_I_mdm_bus_UPDATE : STD_LOGIC;
  signal NLW_dlmb_LMB_Rst_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_LMB_Rst_UNCONNECTED : STD_LOGIC;
  signal NLW_lmb_bram_I_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_lmb_bram_I_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_microblaze_I_Dbg_Continue_UNCONNECTED : STD_LOGIC;
  signal NLW_microblaze_I_Hibernate_UNCONNECTED : STD_LOGIC;
  signal NLW_microblaze_I_MB_Halted_UNCONNECTED : STD_LOGIC;
  signal NLW_microblaze_I_Pause_Ack_UNCONNECTED : STD_LOGIC;
  signal NLW_microblaze_I_Sleep_UNCONNECTED : STD_LOGIC;
  signal NLW_microblaze_I_Suspend_UNCONNECTED : STD_LOGIC;
  signal NLW_microblaze_I_Interrupt_Ack_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 1 );
  signal NLW_rst_0_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_0_peripheral_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dlmb : label is "bd_3914_dlmb_0,lmb_v10,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of dlmb : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of dlmb : label is "lmb_v10,Vivado 2020.1";
  attribute CHECK_LICENSE_TYPE of dlmb_cntlr : label is "bd_3914_dlmb_cntlr_0,lmb_bram_if_cntlr,{}";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of dlmb_cntlr : label is "yes";
  attribute bmm_info_address_space : string;
  attribute bmm_info_address_space of dlmb_cntlr : label is "byte  0x00000000 32 > bd_3914 lmb_bram_I";
  attribute downgradeipidentifiedwarnings of dlmb_cntlr : label is "yes";
  attribute x_core_info of dlmb_cntlr : label is "lmb_bram_if_cntlr,Vivado 2020.1";
  attribute CHECK_LICENSE_TYPE of ilmb : label is "bd_3914_ilmb_0,lmb_v10,{}";
  attribute downgradeipidentifiedwarnings of ilmb : label is "yes";
  attribute x_core_info of ilmb : label is "lmb_v10,Vivado 2020.1";
  attribute CHECK_LICENSE_TYPE of ilmb_cntlr : label is "bd_3914_ilmb_cntlr_0,lmb_bram_if_cntlr,{}";
  attribute downgradeipidentifiedwarnings of ilmb_cntlr : label is "yes";
  attribute x_core_info of ilmb_cntlr : label is "lmb_bram_if_cntlr,Vivado 2020.1";
  attribute CHECK_LICENSE_TYPE of iomodule_0 : label is "bd_3914_iomodule_0_0,iomodule,{}";
  attribute downgradeipidentifiedwarnings of iomodule_0 : label is "yes";
  attribute x_core_info of iomodule_0 : label is "iomodule,Vivado 2020.1";
  attribute CHECK_LICENSE_TYPE of lmb_bram_I : label is "bd_3914_lmb_bram_I_0,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings of lmb_bram_I : label is "yes";
  attribute x_core_info of lmb_bram_I : label is "blk_mem_gen_v8_4_4,Vivado 2020.1";
  attribute CHECK_LICENSE_TYPE of mdm_0 : label is "bd_3914_mdm_0_0,MDM,{}";
  attribute downgradeipidentifiedwarnings of mdm_0 : label is "yes";
  attribute x_core_info of mdm_0 : label is "MDM,Vivado 2020.1";
  attribute CHECK_LICENSE_TYPE of microblaze_I : label is "bd_3914_microblaze_I_0,MicroBlaze,{}";
  attribute KEEP_HIERARCHY of microblaze_I : label is "yes";
  attribute bmm_info_processor : string;
  attribute bmm_info_processor of microblaze_I : label is "microblaze-le > bd_3914 dlmb_cntlr";
  attribute downgradeipidentifiedwarnings of microblaze_I : label is "yes";
  attribute x_core_info of microblaze_I : label is "MicroBlaze,Vivado 2020.1";
  attribute CHECK_LICENSE_TYPE of rst_0 : label is "bd_3914_rst_0_0,proc_sys_reset,{}";
  attribute downgradeipidentifiedwarnings of rst_0 : label is "yes";
  attribute x_core_info of rst_0 : label is "proc_sys_reset,Vivado 2020.1";
  attribute CHECK_LICENSE_TYPE of xlconcat_0 : label is "bd_3914_xlconcat_0_0,xlconcat_v2_1_3_xlconcat,{}";
  attribute downgradeipidentifiedwarnings of xlconcat_0 : label is "yes";
  attribute x_core_info of xlconcat_0 : label is "xlconcat_v2_1_3_xlconcat,Vivado 2020.1";
  attribute x_interface_info : string;
  attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 CLK.CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME CLK.CLK, ASSOCIATED_ASYNC_RESET Reset, CLK_DOMAIN bd_3914_Clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.000";
  attribute x_interface_info of IO_addr_strobe : signal is "xilinx.com:interface:mcsio_bus:1.0 IO ADDR_STROBE";
  attribute x_interface_info of IO_read_strobe : signal is "xilinx.com:interface:mcsio_bus:1.0 IO READ_STROBE";
  attribute x_interface_info of IO_ready : signal is "xilinx.com:interface:mcsio_bus:1.0 IO READY";
  attribute x_interface_info of IO_write_strobe : signal is "xilinx.com:interface:mcsio_bus:1.0 IO WRITE_STROBE";
  attribute x_interface_info of Reset : signal is "xilinx.com:signal:reset:1.0 RST.RESET RST";
  attribute x_interface_parameter of Reset : signal is "XIL_INTERFACENAME RST.RESET, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute x_interface_info of IO_address : signal is "xilinx.com:interface:mcsio_bus:1.0 IO ADDRESS";
  attribute x_interface_info of IO_byte_enable : signal is "xilinx.com:interface:mcsio_bus:1.0 IO BYTE_ENABLE";
  attribute x_interface_info of IO_read_data : signal is "xilinx.com:interface:mcsio_bus:1.0 IO READ_DATA";
  attribute x_interface_info of IO_write_data : signal is "xilinx.com:interface:mcsio_bus:1.0 IO WRITE_DATA";
begin
dlmb: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_dlmb_0
     port map (
      LMB_ABus(0) => dlmb_sl_0_ABUS_0(31),
      LMB_ABus(1) => dlmb_sl_0_ABUS_0(30),
      LMB_ABus(2) => dlmb_sl_0_ABUS_0(29),
      LMB_ABus(3) => dlmb_sl_0_ABUS_0(28),
      LMB_ABus(4) => dlmb_sl_0_ABUS_0(27),
      LMB_ABus(5) => dlmb_sl_0_ABUS_0(26),
      LMB_ABus(6) => dlmb_sl_0_ABUS_0(25),
      LMB_ABus(7) => dlmb_sl_0_ABUS_0(24),
      LMB_ABus(8) => dlmb_sl_0_ABUS_0(23),
      LMB_ABus(9) => dlmb_sl_0_ABUS_0(22),
      LMB_ABus(10) => dlmb_sl_0_ABUS_0(21),
      LMB_ABus(11) => dlmb_sl_0_ABUS_0(20),
      LMB_ABus(12) => dlmb_sl_0_ABUS_0(19),
      LMB_ABus(13) => dlmb_sl_0_ABUS_0(18),
      LMB_ABus(14) => dlmb_sl_0_ABUS_0(17),
      LMB_ABus(15) => dlmb_sl_0_ABUS_0(16),
      LMB_ABus(16) => dlmb_sl_0_ABUS_0(15),
      LMB_ABus(17) => dlmb_sl_0_ABUS_0(14),
      LMB_ABus(18) => dlmb_sl_0_ABUS_0(13),
      LMB_ABus(19) => dlmb_sl_0_ABUS_0(12),
      LMB_ABus(20) => dlmb_sl_0_ABUS_0(11),
      LMB_ABus(21) => dlmb_sl_0_ABUS_0(10),
      LMB_ABus(22) => dlmb_sl_0_ABUS_0(9),
      LMB_ABus(23) => dlmb_sl_0_ABUS_0(8),
      LMB_ABus(24) => dlmb_sl_0_ABUS_0(7),
      LMB_ABus(25) => dlmb_sl_0_ABUS_0(6),
      LMB_ABus(26) => dlmb_sl_0_ABUS_0(5),
      LMB_ABus(27) => dlmb_sl_0_ABUS_0(4),
      LMB_ABus(28) => dlmb_sl_0_ABUS_0(3),
      LMB_ABus(29) => dlmb_sl_0_ABUS_0(2),
      LMB_ABus(30) => dlmb_sl_0_ABUS_0(1),
      LMB_ABus(31) => dlmb_sl_0_ABUS_0(0),
      LMB_AddrStrobe => dlmb_sl_0_ADDRSTROBE,
      LMB_BE(0) => dlmb_sl_0_BE_0(3),
      LMB_BE(1) => dlmb_sl_0_BE_0(2),
      LMB_BE(2) => dlmb_sl_0_BE_0(1),
      LMB_BE(3) => dlmb_sl_0_BE_0(0),
      LMB_CE => dlmb_CE,
      LMB_Clk => Clk,
      LMB_ReadDBus(0 to 31) => Data_Read(0 to 31),
      LMB_ReadStrobe => dlmb_sl_0_READSTROBE,
      LMB_Ready => dlmb_READY,
      LMB_Rst => NLW_dlmb_LMB_Rst_UNCONNECTED,
      LMB_UE => dlmb_UE,
      LMB_Wait => dlmb_WAIT,
      LMB_WriteDBus(0) => dlmb_sl_0_WRITEDBUS_0(31),
      LMB_WriteDBus(1) => dlmb_sl_0_WRITEDBUS_0(30),
      LMB_WriteDBus(2) => dlmb_sl_0_WRITEDBUS_0(29),
      LMB_WriteDBus(3) => dlmb_sl_0_WRITEDBUS_0(28),
      LMB_WriteDBus(4) => dlmb_sl_0_WRITEDBUS_0(27),
      LMB_WriteDBus(5) => dlmb_sl_0_WRITEDBUS_0(26),
      LMB_WriteDBus(6) => dlmb_sl_0_WRITEDBUS_0(25),
      LMB_WriteDBus(7) => dlmb_sl_0_WRITEDBUS_0(24),
      LMB_WriteDBus(8) => dlmb_sl_0_WRITEDBUS_0(23),
      LMB_WriteDBus(9) => dlmb_sl_0_WRITEDBUS_0(22),
      LMB_WriteDBus(10) => dlmb_sl_0_WRITEDBUS_0(21),
      LMB_WriteDBus(11) => dlmb_sl_0_WRITEDBUS_0(20),
      LMB_WriteDBus(12) => dlmb_sl_0_WRITEDBUS_0(19),
      LMB_WriteDBus(13) => dlmb_sl_0_WRITEDBUS_0(18),
      LMB_WriteDBus(14) => dlmb_sl_0_WRITEDBUS_0(17),
      LMB_WriteDBus(15) => dlmb_sl_0_WRITEDBUS_0(16),
      LMB_WriteDBus(16) => dlmb_sl_0_WRITEDBUS_0(15),
      LMB_WriteDBus(17) => dlmb_sl_0_WRITEDBUS_0(14),
      LMB_WriteDBus(18) => dlmb_sl_0_WRITEDBUS_0(13),
      LMB_WriteDBus(19) => dlmb_sl_0_WRITEDBUS_0(12),
      LMB_WriteDBus(20) => dlmb_sl_0_WRITEDBUS_0(11),
      LMB_WriteDBus(21) => dlmb_sl_0_WRITEDBUS_0(10),
      LMB_WriteDBus(22) => dlmb_sl_0_WRITEDBUS_0(9),
      LMB_WriteDBus(23) => dlmb_sl_0_WRITEDBUS_0(8),
      LMB_WriteDBus(24) => dlmb_sl_0_WRITEDBUS_0(7),
      LMB_WriteDBus(25) => dlmb_sl_0_WRITEDBUS_0(6),
      LMB_WriteDBus(26) => dlmb_sl_0_WRITEDBUS_0(5),
      LMB_WriteDBus(27) => dlmb_sl_0_WRITEDBUS_0(4),
      LMB_WriteDBus(28) => dlmb_sl_0_WRITEDBUS_0(3),
      LMB_WriteDBus(29) => dlmb_sl_0_WRITEDBUS_0(2),
      LMB_WriteDBus(30) => dlmb_sl_0_WRITEDBUS_0(1),
      LMB_WriteDBus(31) => dlmb_sl_0_WRITEDBUS_0(0),
      LMB_WriteStrobe => dlmb_sl_0_WRITESTROBE,
      M_ABus(0 to 31) => dlmb_ABUS(0 to 31),
      M_AddrStrobe => dlmb_ADDRSTROBE,
      M_BE(0 to 3) => dlmb_BE(0 to 3),
      M_DBus(0 to 31) => dlmb_WRITEDBUS(0 to 31),
      M_ReadStrobe => dlmb_READSTROBE,
      M_WriteStrobe => dlmb_WRITESTROBE,
      SYS_Rst => LMB_Rst1_0,
      Sl_CE(0) => Sl_CE,
      Sl_CE(1) => dlmb_sl_1_CE,
      Sl_DBus(0 to 31) => dlmb_sl_0_READDBUS(0 to 31),
      Sl_DBus(32 to 63) => dlmb_sl_1_READDBUS(0 to 31),
      Sl_Ready(0) => Sl_Ready,
      Sl_Ready(1) => dlmb_sl_1_READY,
      Sl_UE(0) => Sl_UE,
      Sl_UE(1) => dlmb_sl_1_UE,
      Sl_Wait(0) => Sl_Wait,
      Sl_Wait(1) => dlmb_sl_1_WAIT
    );
dlmb_cntlr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_dlmb_cntlr_0
     port map (
      BRAM_Addr_A(0 to 31) => dlmb_port_ADDR(0 to 31),
      BRAM_Clk_A => dlmb_port_CLK,
      BRAM_Din_A(0) => dlmb_port_DOUT(31),
      BRAM_Din_A(1) => dlmb_port_DOUT(30),
      BRAM_Din_A(2) => dlmb_port_DOUT(29),
      BRAM_Din_A(3) => dlmb_port_DOUT(28),
      BRAM_Din_A(4) => dlmb_port_DOUT(27),
      BRAM_Din_A(5) => dlmb_port_DOUT(26),
      BRAM_Din_A(6) => dlmb_port_DOUT(25),
      BRAM_Din_A(7) => dlmb_port_DOUT(24),
      BRAM_Din_A(8) => dlmb_port_DOUT(23),
      BRAM_Din_A(9) => dlmb_port_DOUT(22),
      BRAM_Din_A(10) => dlmb_port_DOUT(21),
      BRAM_Din_A(11) => dlmb_port_DOUT(20),
      BRAM_Din_A(12) => dlmb_port_DOUT(19),
      BRAM_Din_A(13) => dlmb_port_DOUT(18),
      BRAM_Din_A(14) => dlmb_port_DOUT(17),
      BRAM_Din_A(15) => dlmb_port_DOUT(16),
      BRAM_Din_A(16) => dlmb_port_DOUT(15),
      BRAM_Din_A(17) => dlmb_port_DOUT(14),
      BRAM_Din_A(18) => dlmb_port_DOUT(13),
      BRAM_Din_A(19) => dlmb_port_DOUT(12),
      BRAM_Din_A(20) => dlmb_port_DOUT(11),
      BRAM_Din_A(21) => dlmb_port_DOUT(10),
      BRAM_Din_A(22) => dlmb_port_DOUT(9),
      BRAM_Din_A(23) => dlmb_port_DOUT(8),
      BRAM_Din_A(24) => dlmb_port_DOUT(7),
      BRAM_Din_A(25) => dlmb_port_DOUT(6),
      BRAM_Din_A(26) => dlmb_port_DOUT(5),
      BRAM_Din_A(27) => dlmb_port_DOUT(4),
      BRAM_Din_A(28) => dlmb_port_DOUT(3),
      BRAM_Din_A(29) => dlmb_port_DOUT(2),
      BRAM_Din_A(30) => dlmb_port_DOUT(1),
      BRAM_Din_A(31) => dlmb_port_DOUT(0),
      BRAM_Dout_A(0 to 31) => dlmb_port_DIN(0 to 31),
      BRAM_EN_A => dlmb_port_EN,
      BRAM_Rst_A => dlmb_port_RST,
      BRAM_WEN_A(0 to 3) => dlmb_port_WE(0 to 3),
      LMB_ABus(0) => dlmb_sl_0_ABUS_0(31),
      LMB_ABus(1) => dlmb_sl_0_ABUS_0(30),
      LMB_ABus(2) => dlmb_sl_0_ABUS_0(29),
      LMB_ABus(3) => dlmb_sl_0_ABUS_0(28),
      LMB_ABus(4) => dlmb_sl_0_ABUS_0(27),
      LMB_ABus(5) => dlmb_sl_0_ABUS_0(26),
      LMB_ABus(6) => dlmb_sl_0_ABUS_0(25),
      LMB_ABus(7) => dlmb_sl_0_ABUS_0(24),
      LMB_ABus(8) => dlmb_sl_0_ABUS_0(23),
      LMB_ABus(9) => dlmb_sl_0_ABUS_0(22),
      LMB_ABus(10) => dlmb_sl_0_ABUS_0(21),
      LMB_ABus(11) => dlmb_sl_0_ABUS_0(20),
      LMB_ABus(12) => dlmb_sl_0_ABUS_0(19),
      LMB_ABus(13) => dlmb_sl_0_ABUS_0(18),
      LMB_ABus(14) => dlmb_sl_0_ABUS_0(17),
      LMB_ABus(15) => dlmb_sl_0_ABUS_0(16),
      LMB_ABus(16) => dlmb_sl_0_ABUS_0(15),
      LMB_ABus(17) => dlmb_sl_0_ABUS_0(14),
      LMB_ABus(18) => dlmb_sl_0_ABUS_0(13),
      LMB_ABus(19) => dlmb_sl_0_ABUS_0(12),
      LMB_ABus(20) => dlmb_sl_0_ABUS_0(11),
      LMB_ABus(21) => dlmb_sl_0_ABUS_0(10),
      LMB_ABus(22) => dlmb_sl_0_ABUS_0(9),
      LMB_ABus(23) => dlmb_sl_0_ABUS_0(8),
      LMB_ABus(24) => dlmb_sl_0_ABUS_0(7),
      LMB_ABus(25) => dlmb_sl_0_ABUS_0(6),
      LMB_ABus(26) => dlmb_sl_0_ABUS_0(5),
      LMB_ABus(27) => dlmb_sl_0_ABUS_0(4),
      LMB_ABus(28) => dlmb_sl_0_ABUS_0(3),
      LMB_ABus(29) => dlmb_sl_0_ABUS_0(2),
      LMB_ABus(30) => dlmb_sl_0_ABUS_0(1),
      LMB_ABus(31) => dlmb_sl_0_ABUS_0(0),
      LMB_AddrStrobe => dlmb_sl_0_ADDRSTROBE,
      LMB_BE(0) => dlmb_sl_0_BE_0(3),
      LMB_BE(1) => dlmb_sl_0_BE_0(2),
      LMB_BE(2) => dlmb_sl_0_BE_0(1),
      LMB_BE(3) => dlmb_sl_0_BE_0(0),
      LMB_Clk => Clk,
      LMB_ReadStrobe => dlmb_sl_0_READSTROBE,
      LMB_Rst => LMB_Rst1_0,
      LMB_WriteDBus(0) => dlmb_sl_0_WRITEDBUS_0(31),
      LMB_WriteDBus(1) => dlmb_sl_0_WRITEDBUS_0(30),
      LMB_WriteDBus(2) => dlmb_sl_0_WRITEDBUS_0(29),
      LMB_WriteDBus(3) => dlmb_sl_0_WRITEDBUS_0(28),
      LMB_WriteDBus(4) => dlmb_sl_0_WRITEDBUS_0(27),
      LMB_WriteDBus(5) => dlmb_sl_0_WRITEDBUS_0(26),
      LMB_WriteDBus(6) => dlmb_sl_0_WRITEDBUS_0(25),
      LMB_WriteDBus(7) => dlmb_sl_0_WRITEDBUS_0(24),
      LMB_WriteDBus(8) => dlmb_sl_0_WRITEDBUS_0(23),
      LMB_WriteDBus(9) => dlmb_sl_0_WRITEDBUS_0(22),
      LMB_WriteDBus(10) => dlmb_sl_0_WRITEDBUS_0(21),
      LMB_WriteDBus(11) => dlmb_sl_0_WRITEDBUS_0(20),
      LMB_WriteDBus(12) => dlmb_sl_0_WRITEDBUS_0(19),
      LMB_WriteDBus(13) => dlmb_sl_0_WRITEDBUS_0(18),
      LMB_WriteDBus(14) => dlmb_sl_0_WRITEDBUS_0(17),
      LMB_WriteDBus(15) => dlmb_sl_0_WRITEDBUS_0(16),
      LMB_WriteDBus(16) => dlmb_sl_0_WRITEDBUS_0(15),
      LMB_WriteDBus(17) => dlmb_sl_0_WRITEDBUS_0(14),
      LMB_WriteDBus(18) => dlmb_sl_0_WRITEDBUS_0(13),
      LMB_WriteDBus(19) => dlmb_sl_0_WRITEDBUS_0(12),
      LMB_WriteDBus(20) => dlmb_sl_0_WRITEDBUS_0(11),
      LMB_WriteDBus(21) => dlmb_sl_0_WRITEDBUS_0(10),
      LMB_WriteDBus(22) => dlmb_sl_0_WRITEDBUS_0(9),
      LMB_WriteDBus(23) => dlmb_sl_0_WRITEDBUS_0(8),
      LMB_WriteDBus(24) => dlmb_sl_0_WRITEDBUS_0(7),
      LMB_WriteDBus(25) => dlmb_sl_0_WRITEDBUS_0(6),
      LMB_WriteDBus(26) => dlmb_sl_0_WRITEDBUS_0(5),
      LMB_WriteDBus(27) => dlmb_sl_0_WRITEDBUS_0(4),
      LMB_WriteDBus(28) => dlmb_sl_0_WRITEDBUS_0(3),
      LMB_WriteDBus(29) => dlmb_sl_0_WRITEDBUS_0(2),
      LMB_WriteDBus(30) => dlmb_sl_0_WRITEDBUS_0(1),
      LMB_WriteDBus(31) => dlmb_sl_0_WRITEDBUS_0(0),
      LMB_WriteStrobe => dlmb_sl_0_WRITESTROBE,
      Sl_CE => Sl_CE,
      Sl_DBus(0 to 31) => dlmb_sl_0_READDBUS(0 to 31),
      Sl_Ready => Sl_Ready,
      Sl_UE => Sl_UE,
      Sl_Wait => Sl_Wait
    );
ilmb: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_ilmb_0
     port map (
      LMB_ABus(0) => ilmb_n_1,
      LMB_ABus(1) => ilmb_n_2,
      LMB_ABus(2) => ilmb_n_3,
      LMB_ABus(3) => ilmb_n_4,
      LMB_ABus(4) => ilmb_n_5,
      LMB_ABus(5) => ilmb_n_6,
      LMB_ABus(6) => ilmb_n_7,
      LMB_ABus(7) => ilmb_n_8,
      LMB_ABus(8) => ilmb_n_9,
      LMB_ABus(9) => ilmb_n_10,
      LMB_ABus(10) => ilmb_n_11,
      LMB_ABus(11) => ilmb_n_12,
      LMB_ABus(12) => ilmb_n_13,
      LMB_ABus(13) => ilmb_n_14,
      LMB_ABus(14) => ilmb_n_15,
      LMB_ABus(15) => ilmb_n_16,
      LMB_ABus(16) => ilmb_n_17,
      LMB_ABus(17) => ilmb_n_18,
      LMB_ABus(18) => ilmb_n_19,
      LMB_ABus(19) => ilmb_n_20,
      LMB_ABus(20) => ilmb_n_21,
      LMB_ABus(21) => ilmb_n_22,
      LMB_ABus(22) => ilmb_n_23,
      LMB_ABus(23) => ilmb_n_24,
      LMB_ABus(24) => ilmb_n_25,
      LMB_ABus(25) => ilmb_n_26,
      LMB_ABus(26) => ilmb_n_27,
      LMB_ABus(27) => ilmb_n_28,
      LMB_ABus(28) => ilmb_n_29,
      LMB_ABus(29) => ilmb_n_30,
      LMB_ABus(30) => ilmb_n_31,
      LMB_ABus(31) => ilmb_n_32,
      LMB_AddrStrobe => ilmb_sl_0_ADDRSTROBE,
      LMB_BE(0) => ilmb_n_104,
      LMB_BE(1) => ilmb_n_105,
      LMB_BE(2) => ilmb_n_106,
      LMB_BE(3) => ilmb_n_107,
      LMB_CE => ilmb_CE,
      LMB_Clk => Clk,
      LMB_ReadDBus(0 to 31) => Instr(0 to 31),
      LMB_ReadStrobe => ilmb_sl_0_READSTROBE,
      LMB_Ready => ilmb_READY,
      LMB_Rst => NLW_ilmb_LMB_Rst_UNCONNECTED,
      LMB_UE => ilmb_UE,
      LMB_Wait => ilmb_WAIT,
      LMB_WriteDBus(0) => ilmb_n_68,
      LMB_WriteDBus(1) => ilmb_n_69,
      LMB_WriteDBus(2) => ilmb_n_70,
      LMB_WriteDBus(3) => ilmb_n_71,
      LMB_WriteDBus(4) => ilmb_n_72,
      LMB_WriteDBus(5) => ilmb_n_73,
      LMB_WriteDBus(6) => ilmb_n_74,
      LMB_WriteDBus(7) => ilmb_n_75,
      LMB_WriteDBus(8) => ilmb_n_76,
      LMB_WriteDBus(9) => ilmb_n_77,
      LMB_WriteDBus(10) => ilmb_n_78,
      LMB_WriteDBus(11) => ilmb_n_79,
      LMB_WriteDBus(12) => ilmb_n_80,
      LMB_WriteDBus(13) => ilmb_n_81,
      LMB_WriteDBus(14) => ilmb_n_82,
      LMB_WriteDBus(15) => ilmb_n_83,
      LMB_WriteDBus(16) => ilmb_n_84,
      LMB_WriteDBus(17) => ilmb_n_85,
      LMB_WriteDBus(18) => ilmb_n_86,
      LMB_WriteDBus(19) => ilmb_n_87,
      LMB_WriteDBus(20) => ilmb_n_88,
      LMB_WriteDBus(21) => ilmb_n_89,
      LMB_WriteDBus(22) => ilmb_n_90,
      LMB_WriteDBus(23) => ilmb_n_91,
      LMB_WriteDBus(24) => ilmb_n_92,
      LMB_WriteDBus(25) => ilmb_n_93,
      LMB_WriteDBus(26) => ilmb_n_94,
      LMB_WriteDBus(27) => ilmb_n_95,
      LMB_WriteDBus(28) => ilmb_n_96,
      LMB_WriteDBus(29) => ilmb_n_97,
      LMB_WriteDBus(30) => ilmb_n_98,
      LMB_WriteDBus(31) => ilmb_n_99,
      LMB_WriteStrobe => ilmb_sl_0_WRITESTROBE,
      M_ABus(0 to 31) => ilmb_ABUS(0 to 31),
      M_AddrStrobe => ilmb_ADDRSTROBE,
      M_BE(0 to 3) => B"0000",
      M_DBus(0 to 31) => B"00000000000000000000000000000000",
      M_ReadStrobe => ilmb_READSTROBE,
      M_WriteStrobe => '0',
      SYS_Rst => LMB_Rst1_0,
      Sl_CE(0) => ilmb_sl_0_CE,
      Sl_DBus(0 to 31) => ilmb_sl_0_READDBUS(0 to 31),
      Sl_Ready(0) => ilmb_sl_0_READY,
      Sl_UE(0) => ilmb_sl_0_UE,
      Sl_Wait(0) => ilmb_sl_0_WAIT
    );
ilmb_cntlr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_ilmb_cntlr_0
     port map (
      BRAM_Addr_A(0 to 31) => ilmb_port_ADDR(0 to 31),
      BRAM_Clk_A => ilmb_port_CLK,
      BRAM_Din_A(0) => ilmb_port_DOUT(31),
      BRAM_Din_A(1) => ilmb_port_DOUT(30),
      BRAM_Din_A(2) => ilmb_port_DOUT(29),
      BRAM_Din_A(3) => ilmb_port_DOUT(28),
      BRAM_Din_A(4) => ilmb_port_DOUT(27),
      BRAM_Din_A(5) => ilmb_port_DOUT(26),
      BRAM_Din_A(6) => ilmb_port_DOUT(25),
      BRAM_Din_A(7) => ilmb_port_DOUT(24),
      BRAM_Din_A(8) => ilmb_port_DOUT(23),
      BRAM_Din_A(9) => ilmb_port_DOUT(22),
      BRAM_Din_A(10) => ilmb_port_DOUT(21),
      BRAM_Din_A(11) => ilmb_port_DOUT(20),
      BRAM_Din_A(12) => ilmb_port_DOUT(19),
      BRAM_Din_A(13) => ilmb_port_DOUT(18),
      BRAM_Din_A(14) => ilmb_port_DOUT(17),
      BRAM_Din_A(15) => ilmb_port_DOUT(16),
      BRAM_Din_A(16) => ilmb_port_DOUT(15),
      BRAM_Din_A(17) => ilmb_port_DOUT(14),
      BRAM_Din_A(18) => ilmb_port_DOUT(13),
      BRAM_Din_A(19) => ilmb_port_DOUT(12),
      BRAM_Din_A(20) => ilmb_port_DOUT(11),
      BRAM_Din_A(21) => ilmb_port_DOUT(10),
      BRAM_Din_A(22) => ilmb_port_DOUT(9),
      BRAM_Din_A(23) => ilmb_port_DOUT(8),
      BRAM_Din_A(24) => ilmb_port_DOUT(7),
      BRAM_Din_A(25) => ilmb_port_DOUT(6),
      BRAM_Din_A(26) => ilmb_port_DOUT(5),
      BRAM_Din_A(27) => ilmb_port_DOUT(4),
      BRAM_Din_A(28) => ilmb_port_DOUT(3),
      BRAM_Din_A(29) => ilmb_port_DOUT(2),
      BRAM_Din_A(30) => ilmb_port_DOUT(1),
      BRAM_Din_A(31) => ilmb_port_DOUT(0),
      BRAM_Dout_A(0 to 31) => ilmb_port_DIN(0 to 31),
      BRAM_EN_A => ilmb_port_EN,
      BRAM_Rst_A => ilmb_port_RST,
      BRAM_WEN_A(0 to 3) => ilmb_port_WE(0 to 3),
      LMB_ABus(0) => ilmb_n_1,
      LMB_ABus(1) => ilmb_n_2,
      LMB_ABus(2) => ilmb_n_3,
      LMB_ABus(3) => ilmb_n_4,
      LMB_ABus(4) => ilmb_n_5,
      LMB_ABus(5) => ilmb_n_6,
      LMB_ABus(6) => ilmb_n_7,
      LMB_ABus(7) => ilmb_n_8,
      LMB_ABus(8) => ilmb_n_9,
      LMB_ABus(9) => ilmb_n_10,
      LMB_ABus(10) => ilmb_n_11,
      LMB_ABus(11) => ilmb_n_12,
      LMB_ABus(12) => ilmb_n_13,
      LMB_ABus(13) => ilmb_n_14,
      LMB_ABus(14) => ilmb_n_15,
      LMB_ABus(15) => ilmb_n_16,
      LMB_ABus(16) => ilmb_n_17,
      LMB_ABus(17) => ilmb_n_18,
      LMB_ABus(18) => ilmb_n_19,
      LMB_ABus(19) => ilmb_n_20,
      LMB_ABus(20) => ilmb_n_21,
      LMB_ABus(21) => ilmb_n_22,
      LMB_ABus(22) => ilmb_n_23,
      LMB_ABus(23) => ilmb_n_24,
      LMB_ABus(24) => ilmb_n_25,
      LMB_ABus(25) => ilmb_n_26,
      LMB_ABus(26) => ilmb_n_27,
      LMB_ABus(27) => ilmb_n_28,
      LMB_ABus(28) => ilmb_n_29,
      LMB_ABus(29) => ilmb_n_30,
      LMB_ABus(30) => ilmb_n_31,
      LMB_ABus(31) => ilmb_n_32,
      LMB_AddrStrobe => ilmb_sl_0_ADDRSTROBE,
      LMB_BE(0) => ilmb_n_104,
      LMB_BE(1) => ilmb_n_105,
      LMB_BE(2) => ilmb_n_106,
      LMB_BE(3) => ilmb_n_107,
      LMB_Clk => Clk,
      LMB_ReadStrobe => ilmb_sl_0_READSTROBE,
      LMB_Rst => LMB_Rst1_0,
      LMB_WriteDBus(0) => ilmb_n_68,
      LMB_WriteDBus(1) => ilmb_n_69,
      LMB_WriteDBus(2) => ilmb_n_70,
      LMB_WriteDBus(3) => ilmb_n_71,
      LMB_WriteDBus(4) => ilmb_n_72,
      LMB_WriteDBus(5) => ilmb_n_73,
      LMB_WriteDBus(6) => ilmb_n_74,
      LMB_WriteDBus(7) => ilmb_n_75,
      LMB_WriteDBus(8) => ilmb_n_76,
      LMB_WriteDBus(9) => ilmb_n_77,
      LMB_WriteDBus(10) => ilmb_n_78,
      LMB_WriteDBus(11) => ilmb_n_79,
      LMB_WriteDBus(12) => ilmb_n_80,
      LMB_WriteDBus(13) => ilmb_n_81,
      LMB_WriteDBus(14) => ilmb_n_82,
      LMB_WriteDBus(15) => ilmb_n_83,
      LMB_WriteDBus(16) => ilmb_n_84,
      LMB_WriteDBus(17) => ilmb_n_85,
      LMB_WriteDBus(18) => ilmb_n_86,
      LMB_WriteDBus(19) => ilmb_n_87,
      LMB_WriteDBus(20) => ilmb_n_88,
      LMB_WriteDBus(21) => ilmb_n_89,
      LMB_WriteDBus(22) => ilmb_n_90,
      LMB_WriteDBus(23) => ilmb_n_91,
      LMB_WriteDBus(24) => ilmb_n_92,
      LMB_WriteDBus(25) => ilmb_n_93,
      LMB_WriteDBus(26) => ilmb_n_94,
      LMB_WriteDBus(27) => ilmb_n_95,
      LMB_WriteDBus(28) => ilmb_n_96,
      LMB_WriteDBus(29) => ilmb_n_97,
      LMB_WriteDBus(30) => ilmb_n_98,
      LMB_WriteDBus(31) => ilmb_n_99,
      LMB_WriteStrobe => ilmb_sl_0_WRITESTROBE,
      Sl_CE => ilmb_sl_0_CE,
      Sl_DBus(0 to 31) => ilmb_sl_0_READDBUS(0 to 31),
      Sl_Ready => ilmb_sl_0_READY,
      Sl_UE => ilmb_sl_0_UE,
      Sl_Wait => ilmb_sl_0_WAIT
    );
iomodule_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_iomodule_0_0
     port map (
      Clk => Clk,
      IO_Addr_Strobe => IO_addr_strobe,
      IO_Address(31 downto 0) => IO_address(31 downto 0),
      IO_Byte_Enable(3 downto 0) => IO_byte_enable(3 downto 0),
      IO_Read_Data(31 downto 0) => IO_read_data(31 downto 0),
      IO_Read_Strobe => IO_read_strobe,
      IO_Ready => IO_ready,
      IO_Write_Data(31 downto 0) => IO_write_data(31 downto 0),
      IO_Write_Strobe => IO_write_strobe,
      LMB_ABus(0) => dlmb_sl_0_ABUS_0(31),
      LMB_ABus(1) => dlmb_sl_0_ABUS_0(30),
      LMB_ABus(2) => dlmb_sl_0_ABUS_0(29),
      LMB_ABus(3) => dlmb_sl_0_ABUS_0(28),
      LMB_ABus(4) => dlmb_sl_0_ABUS_0(27),
      LMB_ABus(5) => dlmb_sl_0_ABUS_0(26),
      LMB_ABus(6) => dlmb_sl_0_ABUS_0(25),
      LMB_ABus(7) => dlmb_sl_0_ABUS_0(24),
      LMB_ABus(8) => dlmb_sl_0_ABUS_0(23),
      LMB_ABus(9) => dlmb_sl_0_ABUS_0(22),
      LMB_ABus(10) => dlmb_sl_0_ABUS_0(21),
      LMB_ABus(11) => dlmb_sl_0_ABUS_0(20),
      LMB_ABus(12) => dlmb_sl_0_ABUS_0(19),
      LMB_ABus(13) => dlmb_sl_0_ABUS_0(18),
      LMB_ABus(14) => dlmb_sl_0_ABUS_0(17),
      LMB_ABus(15) => dlmb_sl_0_ABUS_0(16),
      LMB_ABus(16) => dlmb_sl_0_ABUS_0(15),
      LMB_ABus(17) => dlmb_sl_0_ABUS_0(14),
      LMB_ABus(18) => dlmb_sl_0_ABUS_0(13),
      LMB_ABus(19) => dlmb_sl_0_ABUS_0(12),
      LMB_ABus(20) => dlmb_sl_0_ABUS_0(11),
      LMB_ABus(21) => dlmb_sl_0_ABUS_0(10),
      LMB_ABus(22) => dlmb_sl_0_ABUS_0(9),
      LMB_ABus(23) => dlmb_sl_0_ABUS_0(8),
      LMB_ABus(24) => dlmb_sl_0_ABUS_0(7),
      LMB_ABus(25) => dlmb_sl_0_ABUS_0(6),
      LMB_ABus(26) => dlmb_sl_0_ABUS_0(5),
      LMB_ABus(27) => dlmb_sl_0_ABUS_0(4),
      LMB_ABus(28) => dlmb_sl_0_ABUS_0(3),
      LMB_ABus(29) => dlmb_sl_0_ABUS_0(2),
      LMB_ABus(30) => dlmb_sl_0_ABUS_0(1),
      LMB_ABus(31) => dlmb_sl_0_ABUS_0(0),
      LMB_AddrStrobe => dlmb_sl_0_ADDRSTROBE,
      LMB_BE(0) => dlmb_sl_0_BE_0(3),
      LMB_BE(1) => dlmb_sl_0_BE_0(2),
      LMB_BE(2) => dlmb_sl_0_BE_0(1),
      LMB_BE(3) => dlmb_sl_0_BE_0(0),
      LMB_ReadStrobe => dlmb_sl_0_READSTROBE,
      LMB_WriteDBus(0) => dlmb_sl_0_WRITEDBUS_0(31),
      LMB_WriteDBus(1) => dlmb_sl_0_WRITEDBUS_0(30),
      LMB_WriteDBus(2) => dlmb_sl_0_WRITEDBUS_0(29),
      LMB_WriteDBus(3) => dlmb_sl_0_WRITEDBUS_0(28),
      LMB_WriteDBus(4) => dlmb_sl_0_WRITEDBUS_0(27),
      LMB_WriteDBus(5) => dlmb_sl_0_WRITEDBUS_0(26),
      LMB_WriteDBus(6) => dlmb_sl_0_WRITEDBUS_0(25),
      LMB_WriteDBus(7) => dlmb_sl_0_WRITEDBUS_0(24),
      LMB_WriteDBus(8) => dlmb_sl_0_WRITEDBUS_0(23),
      LMB_WriteDBus(9) => dlmb_sl_0_WRITEDBUS_0(22),
      LMB_WriteDBus(10) => dlmb_sl_0_WRITEDBUS_0(21),
      LMB_WriteDBus(11) => dlmb_sl_0_WRITEDBUS_0(20),
      LMB_WriteDBus(12) => dlmb_sl_0_WRITEDBUS_0(19),
      LMB_WriteDBus(13) => dlmb_sl_0_WRITEDBUS_0(18),
      LMB_WriteDBus(14) => dlmb_sl_0_WRITEDBUS_0(17),
      LMB_WriteDBus(15) => dlmb_sl_0_WRITEDBUS_0(16),
      LMB_WriteDBus(16) => dlmb_sl_0_WRITEDBUS_0(15),
      LMB_WriteDBus(17) => dlmb_sl_0_WRITEDBUS_0(14),
      LMB_WriteDBus(18) => dlmb_sl_0_WRITEDBUS_0(13),
      LMB_WriteDBus(19) => dlmb_sl_0_WRITEDBUS_0(12),
      LMB_WriteDBus(20) => dlmb_sl_0_WRITEDBUS_0(11),
      LMB_WriteDBus(21) => dlmb_sl_0_WRITEDBUS_0(10),
      LMB_WriteDBus(22) => dlmb_sl_0_WRITEDBUS_0(9),
      LMB_WriteDBus(23) => dlmb_sl_0_WRITEDBUS_0(8),
      LMB_WriteDBus(24) => dlmb_sl_0_WRITEDBUS_0(7),
      LMB_WriteDBus(25) => dlmb_sl_0_WRITEDBUS_0(6),
      LMB_WriteDBus(26) => dlmb_sl_0_WRITEDBUS_0(5),
      LMB_WriteDBus(27) => dlmb_sl_0_WRITEDBUS_0(4),
      LMB_WriteDBus(28) => dlmb_sl_0_WRITEDBUS_0(3),
      LMB_WriteDBus(29) => dlmb_sl_0_WRITEDBUS_0(2),
      LMB_WriteDBus(30) => dlmb_sl_0_WRITEDBUS_0(1),
      LMB_WriteDBus(31) => dlmb_sl_0_WRITEDBUS_0(0),
      LMB_WriteStrobe => dlmb_sl_0_WRITESTROBE,
      Rst => IO_Rst,
      Sl_CE => dlmb_sl_1_CE,
      Sl_DBus(0 to 31) => dlmb_sl_1_READDBUS(0 to 31),
      Sl_Ready => dlmb_sl_1_READY,
      Sl_UE => dlmb_sl_1_UE,
      Sl_Wait => dlmb_sl_1_WAIT
    );
lmb_bram_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_lmb_bram_I_0
     port map (
      addra(31) => dlmb_port_ADDR(0),
      addra(30) => dlmb_port_ADDR(1),
      addra(29) => dlmb_port_ADDR(2),
      addra(28) => dlmb_port_ADDR(3),
      addra(27) => dlmb_port_ADDR(4),
      addra(26) => dlmb_port_ADDR(5),
      addra(25) => dlmb_port_ADDR(6),
      addra(24) => dlmb_port_ADDR(7),
      addra(23) => dlmb_port_ADDR(8),
      addra(22) => dlmb_port_ADDR(9),
      addra(21) => dlmb_port_ADDR(10),
      addra(20) => dlmb_port_ADDR(11),
      addra(19) => dlmb_port_ADDR(12),
      addra(18) => dlmb_port_ADDR(13),
      addra(17) => dlmb_port_ADDR(14),
      addra(16) => dlmb_port_ADDR(15),
      addra(15) => dlmb_port_ADDR(16),
      addra(14) => dlmb_port_ADDR(17),
      addra(13) => dlmb_port_ADDR(18),
      addra(12) => dlmb_port_ADDR(19),
      addra(11) => dlmb_port_ADDR(20),
      addra(10) => dlmb_port_ADDR(21),
      addra(9) => dlmb_port_ADDR(22),
      addra(8) => dlmb_port_ADDR(23),
      addra(7) => dlmb_port_ADDR(24),
      addra(6) => dlmb_port_ADDR(25),
      addra(5) => dlmb_port_ADDR(26),
      addra(4) => dlmb_port_ADDR(27),
      addra(3) => dlmb_port_ADDR(28),
      addra(2) => dlmb_port_ADDR(29),
      addra(1) => dlmb_port_ADDR(30),
      addra(0) => dlmb_port_ADDR(31),
      addrb(31) => ilmb_port_ADDR(0),
      addrb(30) => ilmb_port_ADDR(1),
      addrb(29) => ilmb_port_ADDR(2),
      addrb(28) => ilmb_port_ADDR(3),
      addrb(27) => ilmb_port_ADDR(4),
      addrb(26) => ilmb_port_ADDR(5),
      addrb(25) => ilmb_port_ADDR(6),
      addrb(24) => ilmb_port_ADDR(7),
      addrb(23) => ilmb_port_ADDR(8),
      addrb(22) => ilmb_port_ADDR(9),
      addrb(21) => ilmb_port_ADDR(10),
      addrb(20) => ilmb_port_ADDR(11),
      addrb(19) => ilmb_port_ADDR(12),
      addrb(18) => ilmb_port_ADDR(13),
      addrb(17) => ilmb_port_ADDR(14),
      addrb(16) => ilmb_port_ADDR(15),
      addrb(15) => ilmb_port_ADDR(16),
      addrb(14) => ilmb_port_ADDR(17),
      addrb(13) => ilmb_port_ADDR(18),
      addrb(12) => ilmb_port_ADDR(19),
      addrb(11) => ilmb_port_ADDR(20),
      addrb(10) => ilmb_port_ADDR(21),
      addrb(9) => ilmb_port_ADDR(22),
      addrb(8) => ilmb_port_ADDR(23),
      addrb(7) => ilmb_port_ADDR(24),
      addrb(6) => ilmb_port_ADDR(25),
      addrb(5) => ilmb_port_ADDR(26),
      addrb(4) => ilmb_port_ADDR(27),
      addrb(3) => ilmb_port_ADDR(28),
      addrb(2) => ilmb_port_ADDR(29),
      addrb(1) => ilmb_port_ADDR(30),
      addrb(0) => ilmb_port_ADDR(31),
      clka => dlmb_port_CLK,
      clkb => ilmb_port_CLK,
      dina(31) => dlmb_port_DIN(0),
      dina(30) => dlmb_port_DIN(1),
      dina(29) => dlmb_port_DIN(2),
      dina(28) => dlmb_port_DIN(3),
      dina(27) => dlmb_port_DIN(4),
      dina(26) => dlmb_port_DIN(5),
      dina(25) => dlmb_port_DIN(6),
      dina(24) => dlmb_port_DIN(7),
      dina(23) => dlmb_port_DIN(8),
      dina(22) => dlmb_port_DIN(9),
      dina(21) => dlmb_port_DIN(10),
      dina(20) => dlmb_port_DIN(11),
      dina(19) => dlmb_port_DIN(12),
      dina(18) => dlmb_port_DIN(13),
      dina(17) => dlmb_port_DIN(14),
      dina(16) => dlmb_port_DIN(15),
      dina(15) => dlmb_port_DIN(16),
      dina(14) => dlmb_port_DIN(17),
      dina(13) => dlmb_port_DIN(18),
      dina(12) => dlmb_port_DIN(19),
      dina(11) => dlmb_port_DIN(20),
      dina(10) => dlmb_port_DIN(21),
      dina(9) => dlmb_port_DIN(22),
      dina(8) => dlmb_port_DIN(23),
      dina(7) => dlmb_port_DIN(24),
      dina(6) => dlmb_port_DIN(25),
      dina(5) => dlmb_port_DIN(26),
      dina(4) => dlmb_port_DIN(27),
      dina(3) => dlmb_port_DIN(28),
      dina(2) => dlmb_port_DIN(29),
      dina(1) => dlmb_port_DIN(30),
      dina(0) => dlmb_port_DIN(31),
      dinb(31) => ilmb_port_DIN(0),
      dinb(30) => ilmb_port_DIN(1),
      dinb(29) => ilmb_port_DIN(2),
      dinb(28) => ilmb_port_DIN(3),
      dinb(27) => ilmb_port_DIN(4),
      dinb(26) => ilmb_port_DIN(5),
      dinb(25) => ilmb_port_DIN(6),
      dinb(24) => ilmb_port_DIN(7),
      dinb(23) => ilmb_port_DIN(8),
      dinb(22) => ilmb_port_DIN(9),
      dinb(21) => ilmb_port_DIN(10),
      dinb(20) => ilmb_port_DIN(11),
      dinb(19) => ilmb_port_DIN(12),
      dinb(18) => ilmb_port_DIN(13),
      dinb(17) => ilmb_port_DIN(14),
      dinb(16) => ilmb_port_DIN(15),
      dinb(15) => ilmb_port_DIN(16),
      dinb(14) => ilmb_port_DIN(17),
      dinb(13) => ilmb_port_DIN(18),
      dinb(12) => ilmb_port_DIN(19),
      dinb(11) => ilmb_port_DIN(20),
      dinb(10) => ilmb_port_DIN(21),
      dinb(9) => ilmb_port_DIN(22),
      dinb(8) => ilmb_port_DIN(23),
      dinb(7) => ilmb_port_DIN(24),
      dinb(6) => ilmb_port_DIN(25),
      dinb(5) => ilmb_port_DIN(26),
      dinb(4) => ilmb_port_DIN(27),
      dinb(3) => ilmb_port_DIN(28),
      dinb(2) => ilmb_port_DIN(29),
      dinb(1) => ilmb_port_DIN(30),
      dinb(0) => ilmb_port_DIN(31),
      douta(31 downto 0) => dlmb_port_DOUT(31 downto 0),
      doutb(31 downto 0) => ilmb_port_DOUT(31 downto 0),
      ena => dlmb_port_EN,
      enb => ilmb_port_EN,
      rsta => dlmb_port_RST,
      rsta_busy => NLW_lmb_bram_I_rsta_busy_UNCONNECTED,
      rstb => ilmb_port_RST,
      rstb_busy => NLW_lmb_bram_I_rstb_busy_UNCONNECTED,
      wea(3) => dlmb_port_WE(0),
      wea(2) => dlmb_port_WE(1),
      wea(1) => dlmb_port_WE(2),
      wea(0) => dlmb_port_WE(3),
      web(3) => ilmb_port_WE(0),
      web(2) => ilmb_port_WE(1),
      web(1) => ilmb_port_WE(2),
      web(0) => ilmb_port_WE(3)
    );
mdm_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_mdm_0_0
     port map (
      Dbg_Capture_0 => microblaze_I_mdm_bus_CAPTURE,
      Dbg_Clk_0 => microblaze_I_mdm_bus_CLK,
      Dbg_Disable_0 => microblaze_I_mdm_bus_DISABLE,
      Dbg_Reg_En_0(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_Rst_0 => microblaze_I_mdm_bus_RST,
      Dbg_Shift_0 => microblaze_I_mdm_bus_SHIFT,
      Dbg_TDI_0 => microblaze_I_mdm_bus_TDI,
      Dbg_TDO_0 => microblaze_I_mdm_bus_TDO,
      Dbg_Update_0 => microblaze_I_mdm_bus_UPDATE,
      Debug_SYS_Rst => Debug_SYS_Rst
    );
microblaze_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_microblaze_I_0
     port map (
      Byte_Enable(0 to 3) => dlmb_BE(0 to 3),
      Clk => Clk,
      DCE => dlmb_CE,
      DReady => dlmb_READY,
      DUE => dlmb_UE,
      DWait => dlmb_WAIT,
      D_AS => dlmb_ADDRSTROBE,
      Data_Addr(0 to 31) => dlmb_ABUS(0 to 31),
      Data_Read(0 to 31) => Data_Read(0 to 31),
      Data_Write(0 to 31) => dlmb_WRITEDBUS(0 to 31),
      Dbg_Capture => microblaze_I_mdm_bus_CAPTURE,
      Dbg_Clk => microblaze_I_mdm_bus_CLK,
      Dbg_Continue => NLW_microblaze_I_Dbg_Continue_UNCONNECTED,
      Dbg_Disable => microblaze_I_mdm_bus_DISABLE,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_Shift => microblaze_I_mdm_bus_SHIFT,
      Dbg_Stop => '0',
      Dbg_TDI => microblaze_I_mdm_bus_TDI,
      Dbg_TDO => microblaze_I_mdm_bus_TDO,
      Dbg_Update => microblaze_I_mdm_bus_UPDATE,
      Dbg_Wakeup => Dbg_Wakeup,
      Debug_Rst => microblaze_I_mdm_bus_RST,
      Ext_BRK => '0',
      Ext_NM_BRK => '0',
      Hibernate => NLW_microblaze_I_Hibernate_UNCONNECTED,
      ICE => ilmb_CE,
      IFetch => ilmb_READSTROBE,
      IReady => ilmb_READY,
      IUE => ilmb_UE,
      IWAIT => ilmb_WAIT,
      I_AS => ilmb_ADDRSTROBE,
      Instr(0 to 31) => Instr(0 to 31),
      Instr_Addr(0 to 31) => ilmb_ABUS(0 to 31),
      Interrupt => '0',
      Interrupt_Ack(0 to 1) => NLW_microblaze_I_Interrupt_Ack_UNCONNECTED(0 to 1),
      Interrupt_Address(0 to 31) => B"00000000000000000000000000000000",
      MB_Halted => NLW_microblaze_I_MB_Halted_UNCONNECTED,
      Non_Secure(0 to 3) => B"0000",
      Pause => '0',
      Pause_Ack => NLW_microblaze_I_Pause_Ack_UNCONNECTED,
      Read_Strobe => dlmb_READSTROBE,
      Reset => MB_Reset,
      Reset_Mode(0 to 1) => B"00",
      Sleep => NLW_microblaze_I_Sleep_UNCONNECTED,
      Suspend => NLW_microblaze_I_Suspend_UNCONNECTED,
      Wakeup(0) => Wakeup(1),
      Wakeup(1) => Wakeup(0),
      Write_Strobe => dlmb_WRITESTROBE
    );
rst_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_rst_0_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => LMB_Rst1_0,
      dcm_locked => '1',
      ext_reset_in => Reset,
      interconnect_aresetn(0) => NLW_rst_0_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => Debug_SYS_Rst,
      mb_reset => MB_Reset,
      peripheral_aresetn(0) => NLW_rst_0_peripheral_aresetn_UNCONNECTED(0),
      peripheral_reset(0) => IO_Rst,
      slowest_sync_clk => Clk
    );
xlconcat_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914_xlconcat_0_0
     port map (
      In0(0) => Dbg_Wakeup,
      In1(0) => Dbg_Wakeup,
      dout(1 downto 0) => Wakeup(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IO_addr_strobe : out STD_LOGIC;
    IO_address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_byte_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    IO_read_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_read_strobe : out STD_LOGIC;
    IO_ready : in STD_LOGIC;
    IO_write_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_write_strobe : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "cpu,bd_3914,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_3914,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute hw_handoff : string;
  attribute hw_handoff of U0 : label is "cpu.hwdef";
  attribute x_interface_info : string;
  attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 CLK.Clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME CLK.Clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN bd_3914_Clk, INSERT_VIP 0, ASSOCIATED_ASYNC_RESET Reset, BOARD.ASSOCIATED_PARAM CLK_BOARD_INTERFACE";
  attribute x_interface_info of IO_addr_strobe : signal is "xilinx.com:interface:mcsio_bus:1.0 IO ADDR_STROBE";
  attribute x_interface_info of IO_read_strobe : signal is "xilinx.com:interface:mcsio_bus:1.0 IO READ_STROBE";
  attribute x_interface_info of IO_ready : signal is "xilinx.com:interface:mcsio_bus:1.0 IO READY";
  attribute x_interface_info of IO_write_strobe : signal is "xilinx.com:interface:mcsio_bus:1.0 IO WRITE_STROBE";
  attribute x_interface_info of Reset : signal is "xilinx.com:signal:reset:1.0 RST.Reset RST";
  attribute x_interface_parameter of Reset : signal is "XIL_INTERFACENAME RST.Reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0, BOARD.ASSOCIATED_PARAM RESET_BOARD_INTERFACE";
  attribute x_interface_info of IO_address : signal is "xilinx.com:interface:mcsio_bus:1.0 IO ADDRESS";
  attribute x_interface_info of IO_byte_enable : signal is "xilinx.com:interface:mcsio_bus:1.0 IO BYTE_ENABLE";
  attribute x_interface_info of IO_read_data : signal is "xilinx.com:interface:mcsio_bus:1.0 IO READ_DATA";
  attribute x_interface_info of IO_write_data : signal is "xilinx.com:interface:mcsio_bus:1.0 IO WRITE_DATA";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3914
     port map (
      Clk => Clk,
      IO_addr_strobe => IO_addr_strobe,
      IO_address(31 downto 0) => IO_address(31 downto 0),
      IO_byte_enable(3 downto 0) => IO_byte_enable(3 downto 0),
      IO_read_data(31 downto 0) => IO_read_data(31 downto 0),
      IO_read_strobe => IO_read_strobe,
      IO_ready => IO_ready,
      IO_write_data(31 downto 0) => IO_write_data(31 downto 0),
      IO_write_strobe => IO_write_strobe,
      Reset => Reset
    );
end STRUCTURE;
