
nucleo_l433_rover_arduino_port.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dfac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d14  0800e140  0800e140  0001e140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ee54  0800ee54  00020208  2**0
                  CONTENTS
  4 .ARM          00000008  0800ee54  0800ee54  0001ee54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ee5c  0800ee5c  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800ee5c  0800ee5c  0001ee5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ee64  0800ee64  0001ee64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  0800ee68  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000658  20000208  0800f070  00020208  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000860  0800f070  00020860  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002003e  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f3f  00000000  00000000  00040276  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f0  00000000  00000000  000441b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001378  00000000  00000000  000456a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028664  00000000  00000000  00046a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a11f  00000000  00000000  0006f084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e395d  00000000  00000000  000891a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016cb00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000707c  00000000  00000000  0016cb50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000208 	.word	0x20000208
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e124 	.word	0x0800e124

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000020c 	.word	0x2000020c
 80001cc:	0800e124 	.word	0x0800e124

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800101e:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <MX_DMA_Init+0x38>)
 8001020:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001022:	4a0b      	ldr	r2, [pc, #44]	; (8001050 <MX_DMA_Init+0x38>)
 8001024:	f043 0301 	orr.w	r3, r3, #1
 8001028:	6493      	str	r3, [r2, #72]	; 0x48
 800102a:	4b09      	ldr	r3, [pc, #36]	; (8001050 <MX_DMA_Init+0x38>)
 800102c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	607b      	str	r3, [r7, #4]
 8001034:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001036:	2200      	movs	r2, #0
 8001038:	2100      	movs	r1, #0
 800103a:	2010      	movs	r0, #16
 800103c:	f002 fbdd 	bl	80037fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001040:	2010      	movs	r0, #16
 8001042:	f002 fbf6 	bl	8003832 <HAL_NVIC_EnableIRQ>

}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	40021000 	.word	0x40021000

08001054 <MX_GPIO_Init>:
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
     PB8   ------> S_TIM16_CH1
*/
void MX_GPIO_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b08a      	sub	sp, #40	; 0x28
 8001058:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105a:	f107 0314 	add.w	r3, r7, #20
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]
 8001068:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800106a:	4b5c      	ldr	r3, [pc, #368]	; (80011dc <MX_GPIO_Init+0x188>)
 800106c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800106e:	4a5b      	ldr	r2, [pc, #364]	; (80011dc <MX_GPIO_Init+0x188>)
 8001070:	f043 0304 	orr.w	r3, r3, #4
 8001074:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001076:	4b59      	ldr	r3, [pc, #356]	; (80011dc <MX_GPIO_Init+0x188>)
 8001078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800107a:	f003 0304 	and.w	r3, r3, #4
 800107e:	613b      	str	r3, [r7, #16]
 8001080:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001082:	4b56      	ldr	r3, [pc, #344]	; (80011dc <MX_GPIO_Init+0x188>)
 8001084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001086:	4a55      	ldr	r2, [pc, #340]	; (80011dc <MX_GPIO_Init+0x188>)
 8001088:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800108c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800108e:	4b53      	ldr	r3, [pc, #332]	; (80011dc <MX_GPIO_Init+0x188>)
 8001090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800109a:	4b50      	ldr	r3, [pc, #320]	; (80011dc <MX_GPIO_Init+0x188>)
 800109c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800109e:	4a4f      	ldr	r2, [pc, #316]	; (80011dc <MX_GPIO_Init+0x188>)
 80010a0:	f043 0301 	orr.w	r3, r3, #1
 80010a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010a6:	4b4d      	ldr	r3, [pc, #308]	; (80011dc <MX_GPIO_Init+0x188>)
 80010a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	60bb      	str	r3, [r7, #8]
 80010b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b2:	4b4a      	ldr	r3, [pc, #296]	; (80011dc <MX_GPIO_Init+0x188>)
 80010b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b6:	4a49      	ldr	r2, [pc, #292]	; (80011dc <MX_GPIO_Init+0x188>)
 80010b8:	f043 0302 	orr.w	r3, r3, #2
 80010bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010be:	4b47      	ldr	r3, [pc, #284]	; (80011dc <MX_GPIO_Init+0x188>)
 80010c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c2:	f003 0302 	and.w	r3, r3, #2
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|SPI3_CS_D9_Pin
 80010ca:	2200      	movs	r2, #0
 80010cc:	f248 11b0 	movw	r1, #33200	; 0x81b0
 80010d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d4:	f002 ff28 	bl	8003f28 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|CYTRON_DIR_1_Pin|SPI2_CS_D8_Pin, GPIO_PIN_RESET);
 80010d8:	2200      	movs	r2, #0
 80010da:	f242 0160 	movw	r1, #8288	; 0x2060
 80010de:	4840      	ldr	r0, [pc, #256]	; (80011e0 <MX_GPIO_Init+0x18c>)
 80010e0:	f002 ff22 	bl	8003f28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80010e4:	2200      	movs	r2, #0
 80010e6:	2180      	movs	r1, #128	; 0x80
 80010e8:	483e      	ldr	r0, [pc, #248]	; (80011e4 <MX_GPIO_Init+0x190>)
 80010ea:	f002 ff1d 	bl	8003f28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010f4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80010f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010fe:	f107 0314 	add.w	r3, r7, #20
 8001102:	4619      	mov	r1, r3
 8001104:	4837      	ldr	r0, [pc, #220]	; (80011e4 <MX_GPIO_Init+0x190>)
 8001106:	f002 fd95 	bl	8003c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PA15 */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|SPI3_CS_D9_Pin
 800110a:	f248 13b0 	movw	r3, #33200	; 0x81b0
 800110e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001110:	2301      	movs	r3, #1
 8001112:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001118:	2300      	movs	r3, #0
 800111a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	4619      	mov	r1, r3
 8001122:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001126:	f002 fd85 	bl	8003c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 800112a:	2340      	movs	r3, #64	; 0x40
 800112c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800112e:	2300      	movs	r3, #0
 8001130:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001132:	2301      	movs	r3, #1
 8001134:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 8001136:	f107 0314 	add.w	r3, r7, #20
 800113a:	4619      	mov	r1, r3
 800113c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001140:	f002 fd78 	bl	8003c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|CYTRON_DIR_1_Pin|SPI2_CS_D8_Pin;
 8001144:	f242 0360 	movw	r3, #8288	; 0x2060
 8001148:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800114a:	2301      	movs	r3, #1
 800114c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001152:	2300      	movs	r3, #0
 8001154:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001156:	f107 0314 	add.w	r3, r7, #20
 800115a:	4619      	mov	r1, r3
 800115c:	4820      	ldr	r0, [pc, #128]	; (80011e0 <MX_GPIO_Init+0x18c>)
 800115e:	f002 fd69 	bl	8003c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001162:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001166:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001168:	2302      	movs	r3, #2
 800116a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001170:	2303      	movs	r3, #3
 8001172:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001174:	2305      	movs	r3, #5
 8001176:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001178:	f107 0314 	add.w	r3, r7, #20
 800117c:	4619      	mov	r1, r3
 800117e:	4818      	ldr	r0, [pc, #96]	; (80011e0 <MX_GPIO_Init+0x18c>)
 8001180:	f002 fd58 	bl	8003c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001188:	2301      	movs	r3, #1
 800118a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118c:	2300      	movs	r3, #0
 800118e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001190:	2300      	movs	r3, #0
 8001192:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001194:	f107 0314 	add.w	r3, r7, #20
 8001198:	4619      	mov	r1, r3
 800119a:	4812      	ldr	r0, [pc, #72]	; (80011e4 <MX_GPIO_Init+0x190>)
 800119c:	f002 fd4a 	bl	8003c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80011a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a6:	2302      	movs	r3, #2
 80011a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ae:	2300      	movs	r3, #0
 80011b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 80011b2:	230e      	movs	r3, #14
 80011b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	4619      	mov	r1, r3
 80011bc:	4808      	ldr	r0, [pc, #32]	; (80011e0 <MX_GPIO_Init+0x18c>)
 80011be:	f002 fd39 	bl	8003c34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80011c2:	2200      	movs	r2, #0
 80011c4:	2101      	movs	r1, #1
 80011c6:	2028      	movs	r0, #40	; 0x28
 80011c8:	f002 fb17 	bl	80037fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011cc:	2028      	movs	r0, #40	; 0x28
 80011ce:	f002 fb30 	bl	8003832 <HAL_NVIC_EnableIRQ>

}
 80011d2:	bf00      	nop
 80011d4:	3728      	adds	r7, #40	; 0x28
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40021000 	.word	0x40021000
 80011e0:	48000400 	.word	0x48000400
 80011e4:	48000800 	.word	0x48000800

080011e8 <_ZN3PinC1Ev>:
    uint16_t pin;
    bool valid;
    TIM_HandleTypeDef *p_tim;
    unsigned int tim_channel;

    Pin() : port(nullptr), pin(0), valid(false), p_tim(nullptr), tim_channel(0) {}
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2200      	movs	r2, #0
 80011fa:	809a      	strh	r2, [r3, #4]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2200      	movs	r2, #0
 8001200:	719a      	strb	r2, [r3, #6]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2200      	movs	r2, #0
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4618      	mov	r0, r3
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <_ZN3PinC1EP12GPIO_TypeDeft>:
    Pin(GPIO_TypeDef *p, uint16_t pn) : port(p), pin(pn), valid(true), p_tim(nullptr), tim_channel(0) {} // no timer
 800121c:	b480      	push	{r7}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	4613      	mov	r3, r2
 8001228:	80fb      	strh	r3, [r7, #6]
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	68ba      	ldr	r2, [r7, #8]
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	88fa      	ldrh	r2, [r7, #6]
 8001234:	809a      	strh	r2, [r3, #4]
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	2201      	movs	r2, #1
 800123a:	719a      	strb	r2, [r3, #6]
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	2200      	movs	r2, #0
 8001246:	60da      	str	r2, [r3, #12]
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	4618      	mov	r0, r3
 800124c:	3714      	adds	r7, #20
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <_ZN3PinC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefj>:
    Pin(GPIO_TypeDef *p, uint16_t pn, TIM_HandleTypeDef *t, unsigned int c) : port(p), pin(pn), valid(true), p_tim(t), tim_channel(c) {}
 8001256:	b480      	push	{r7}
 8001258:	b085      	sub	sp, #20
 800125a:	af00      	add	r7, sp, #0
 800125c:	60f8      	str	r0, [r7, #12]
 800125e:	60b9      	str	r1, [r7, #8]
 8001260:	603b      	str	r3, [r7, #0]
 8001262:	4613      	mov	r3, r2
 8001264:	80fb      	strh	r3, [r7, #6]
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	68ba      	ldr	r2, [r7, #8]
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	88fa      	ldrh	r2, [r7, #6]
 8001270:	809a      	strh	r2, [r3, #4]
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	2201      	movs	r2, #1
 8001276:	719a      	strb	r2, [r3, #6]
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	683a      	ldr	r2, [r7, #0]
 800127c:	609a      	str	r2, [r3, #8]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	60da      	str	r2, [r3, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	4618      	mov	r0, r3
 8001288:	3714      	adds	r7, #20
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
	...

08001294 <_Z5printPKc>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void print(const char *s)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  //	#ifdef PRINT
  HAL_StatusTypeDef code = HAL_UART_Transmit(&huart2, (uint8_t *)s, strlen(s), HAL_MAX_DELAY);
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7fe ffa1 	bl	80001e4 <strlen>
 80012a2:	4603      	mov	r3, r0
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	f04f 33ff 	mov.w	r3, #4294967295
 80012aa:	6879      	ldr	r1, [r7, #4]
 80012ac:	4804      	ldr	r0, [pc, #16]	; (80012c0 <_Z5printPKc+0x2c>)
 80012ae:	f005 fea7 	bl	8007000 <HAL_UART_Transmit>
 80012b2:	4603      	mov	r3, r0
 80012b4:	73fb      	strb	r3, [r7, #15]
  //	#endif
}
 80012b6:	bf00      	nop
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000780 	.word	0x20000780

080012c4 <printf>:
int printf(const char *s, ...)
{
 80012c4:	b40f      	push	{r0, r1, r2, r3}
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b0c2      	sub	sp, #264	; 0x108
 80012ca:	af00      	add	r7, sp, #0
  char buffer[256];
  //	#ifdef PRINT
  va_list args;
  va_start(args, s);
 80012cc:	f507 728a 	add.w	r2, r7, #276	; 0x114
 80012d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80012d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80012d8:	601a      	str	r2, [r3, #0]
  vsprintf(buffer, s, args);
 80012da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80012de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80012e2:	f107 0008 	add.w	r0, r7, #8
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 80012ec:	f009 fd30 	bl	800ad50 <vsiprintf>
  perror(buffer);
 80012f0:	f107 0308 	add.w	r3, r7, #8
 80012f4:	4618      	mov	r0, r3
 80012f6:	f008 fb8d 	bl	8009a14 <perror>
  print(buffer);
 80012fa:	f107 0308 	add.w	r3, r7, #8
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff ffc8 	bl	8001294 <_Z5printPKc>
  va_end(args);
  //	#endif
  return strlen(buffer);
 8001304:	f107 0308 	add.w	r3, r7, #8
 8001308:	4618      	mov	r0, r3
 800130a:	f7fe ff6b 	bl	80001e4 <strlen>
 800130e:	4603      	mov	r3, r0
}
 8001310:	4618      	mov	r0, r3
 8001312:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001316:	46bd      	mov	sp, r7
 8001318:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800131c:	b004      	add	sp, #16
 800131e:	4770      	bx	lr

08001320 <_ZL11print_MOTORPcP13RoverArmMotor>:
RoverArmMotor Waist(&hspi1, SERVO_PWM_1, dummy_pin, AMT22_1, BLUE_ROBOTICS, 0, 359.99f);
int is_turning = 0;

/*---------------------HELPER---------------------*/
static void print_MOTOR(char *msg, RoverArmMotor *pMotor)
{
 8001320:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001324:	b098      	sub	sp, #96	; 0x60
 8001326:	af0e      	add	r7, sp, #56	; 0x38
 8001328:	6078      	str	r0, [r7, #4]
 800132a:	6039      	str	r1, [r7, #0]
  double current_angle = pMotor->get_current_angle();
 800132c:	6838      	ldr	r0, [r7, #0]
 800132e:	f001 fc71 	bl	8002c14 <_ZN13RoverArmMotor17get_current_angleEv>
 8001332:	ed87 0b08 	vstr	d0, [r7, #32]
  double current_angle_multi = pMotor->get_current_angle_multi();
 8001336:	6838      	ldr	r0, [r7, #0]
 8001338:	f001 fcac 	bl	8002c94 <_ZN13RoverArmMotor23get_current_angle_multiEv>
 800133c:	ed87 0b06 	vstr	d0, [r7, #24]
  double current_angle_sw = pMotor->get_current_angle_sw();
 8001340:	6838      	ldr	r0, [r7, #0]
 8001342:	f001 fd09 	bl	8002d58 <_ZN13RoverArmMotor20get_current_angle_swEv>
 8001346:	ed87 0b04 	vstr	d0, [r7, #16]
  int turn_count = pMotor->get_turn_count();
 800134a:	6838      	ldr	r0, [r7, #0]
 800134c:	f001 fd5e 	bl	8002e0c <_ZN13RoverArmMotor14get_turn_countEv>
 8001350:	60f8      	str	r0, [r7, #12]
  printf("%s turn_count %d, setpoint %.2f, angle_sw %.2f, zero_sw %.2f, angle_raw_multi %.2f, angle_raw %.2f, _outputSum %.2f, output_specific %.2f, output_raw %.2f\r\n",
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	e9d3 4550 	ldrd	r4, r5, [r3, #320]	; 0x140
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	e9d3 8958 	ldrd	r8, r9, [r3, #352]	; 0x160
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	e9d3 ab14 	ldrd	sl, fp, [r3, #80]	; 0x50
         current_angle_sw,
         pMotor->zero_angle_sw,
         current_angle_multi,
         current_angle,
         pMotor->internalPIDInstance._outputSum,
         (*(pMotor->internalPIDInstance._myOutput)) + 1500.0 - 1.0),
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001368:	e9d3 0100 	ldrd	r0, r1, [r3]
 800136c:	a318      	add	r3, pc, #96	; (adr r3, 80013d0 <_ZL11print_MOTORPcP13RoverArmMotor+0xb0>)
 800136e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001372:	f7fe ff9b 	bl	80002ac <__adddf3>
 8001376:	4602      	mov	r2, r0
 8001378:	460b      	mov	r3, r1
 800137a:	4610      	mov	r0, r2
 800137c:	4619      	mov	r1, r3
  printf("%s turn_count %d, setpoint %.2f, angle_sw %.2f, zero_sw %.2f, angle_raw_multi %.2f, angle_raw %.2f, _outputSum %.2f, output_specific %.2f, output_raw %.2f\r\n",
 800137e:	f04f 0200 	mov.w	r2, #0
 8001382:	4b11      	ldr	r3, [pc, #68]	; (80013c8 <_ZL11print_MOTORPcP13RoverArmMotor+0xa8>)
 8001384:	f7fe ff90 	bl	80002a8 <__aeabi_dsub>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8001390:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8001394:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001398:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800139c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013a0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80013a4:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80013a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80013ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80013b0:	e9cd 4500 	strd	r4, r5, [sp]
 80013b4:	68fa      	ldr	r2, [r7, #12]
 80013b6:	6879      	ldr	r1, [r7, #4]
 80013b8:	4804      	ldr	r0, [pc, #16]	; (80013cc <_ZL11print_MOTORPcP13RoverArmMotor+0xac>)
 80013ba:	f7ff ff83 	bl	80012c4 <printf>
      pMotor->output;
}
 80013be:	bf00      	nop
 80013c0:	3728      	adds	r7, #40	; 0x28
 80013c2:	46bd      	mov	sp, r7
 80013c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80013c8:	3ff00000 	.word	0x3ff00000
 80013cc:	0800e140 	.word	0x0800e140
 80013d0:	00000000 	.word	0x00000000
 80013d4:	40977000 	.word	0x40977000

080013d8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013de:	f002 f891 	bl	8003504 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013e2:	f000 f8b3 	bl	800154c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013e6:	f7ff fe35 	bl	8001054 <MX_GPIO_Init>
  MX_DMA_Init();
 80013ea:	f7ff fe15 	bl	8001018 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80013ee:	f000 ff8f 	bl	8002310 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80013f2:	f000 fb29 	bl	8001a48 <MX_SPI1_Init>
  //  MX_SPI2_Init();
  MX_SPI3_Init();
 80013f6:	f000 fb65 	bl	8001ac4 <MX_SPI3_Init>
  MX_TIM1_Init();
 80013fa:	f000 fd63 	bl	8001ec4 <MX_TIM1_Init>
  MX_TIM2_Init();
 80013fe:	f000 fe0d 	bl	800201c <MX_TIM2_Init>
  MX_TIM6_Init();
 8001402:	f000 fe81 	bl	8002108 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  uint16_t encoderData_1 = 99;
 8001406:	2363      	movs	r3, #99	; 0x63
 8001408:	82fb      	strh	r3, [r7, #22]
  uint16_t encoderData_2 = 99;
 800140a:	2363      	movs	r3, #99	; 0x63
 800140c:	82bb      	strh	r3, [r7, #20]
  uint16_t encoderData_3 = 99;
 800140e:	2363      	movs	r3, #99	; 0x63
 8001410:	827b      	strh	r3, [r7, #18]
  uint16_t encoder_max = 0;
 8001412:	2300      	movs	r3, #0
 8001414:	823b      	strh	r3, [r7, #16]
  uint16_t encoder_min = 4100;
 8001416:	f241 0304 	movw	r3, #4100	; 0x1004
 800141a:	81fb      	strh	r3, [r7, #14]
  HAL_TIM_Base_Start(&htim1);
 800141c:	483e      	ldr	r0, [pc, #248]	; (8001518 <main+0x140>)
 800141e:	f004 fbfd 	bl	8005c1c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 8001422:	483e      	ldr	r0, [pc, #248]	; (800151c <main+0x144>)
 8001424:	f004 fc46 	bl	8005cb4 <HAL_TIM_Base_Start_IT>

  /*---AMT22 setup---*/
  // resetAMT22(&hspi1, GPIOC, GPIO_PIN_7, &htim1);

  /*---SERVO setup---*/
  int32_t CH2_ESC = 1500 - 1;
 8001428:	f240 53db 	movw	r3, #1499	; 0x5db
 800142c:	60bb      	str	r3, [r7, #8]
  HAL_Delay(500);
 800142e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001432:	f002 f8e3 	bl	80035fc <HAL_Delay>
  Waist.wrist_waist = 1;
 8001436:	4b3a      	ldr	r3, [pc, #232]	; (8001520 <main+0x148>)
 8001438:	2201      	movs	r2, #1
 800143a:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
  Waist.begin(aggKp, aggKi, aggKd, regKp, regKi, regKd);
 800143e:	4b39      	ldr	r3, [pc, #228]	; (8001524 <main+0x14c>)
 8001440:	ed93 7b00 	vldr	d7, [r3]
 8001444:	4b38      	ldr	r3, [pc, #224]	; (8001528 <main+0x150>)
 8001446:	ed93 6b00 	vldr	d6, [r3]
 800144a:	4b38      	ldr	r3, [pc, #224]	; (800152c <main+0x154>)
 800144c:	ed93 2b00 	vldr	d2, [r3]
 8001450:	4b37      	ldr	r3, [pc, #220]	; (8001530 <main+0x158>)
 8001452:	ed93 3b00 	vldr	d3, [r3]
 8001456:	4b37      	ldr	r3, [pc, #220]	; (8001534 <main+0x15c>)
 8001458:	ed93 4b00 	vldr	d4, [r3]
 800145c:	4b36      	ldr	r3, [pc, #216]	; (8001538 <main+0x160>)
 800145e:	ed93 5b00 	vldr	d5, [r3]
 8001462:	eeb0 1a46 	vmov.f32	s2, s12
 8001466:	eef0 1a66 	vmov.f32	s3, s13
 800146a:	eeb0 0a47 	vmov.f32	s0, s14
 800146e:	eef0 0a67 	vmov.f32	s1, s15
 8001472:	482b      	ldr	r0, [pc, #172]	; (8001520 <main+0x148>)
 8001474:	f001 f8f4 	bl	8002660 <_ZN13RoverArmMotor5beginEdddddd>
  Waist.setAngleLimits(-359.99, 359.99f); // TODO check good angle limits
 8001478:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8001500 <main+0x128>
 800147c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8001508 <main+0x130>
 8001480:	4827      	ldr	r0, [pc, #156]	; (8001520 <main+0x148>)
 8001482:	f001 fb7a 	bl	8002b7a <_ZN13RoverArmMotor14setAngleLimitsEdd>

  /*---CYTRON setup---*/
  int32_t CH2_DC = 0;
 8001486:	2300      	movs	r3, #0
 8001488:	607b      	str	r3, [r7, #4]
  Wrist_Roll.wrist_waist = 1;
 800148a:	4b2c      	ldr	r3, [pc, #176]	; (800153c <main+0x164>)
 800148c:	2201      	movs	r2, #1
 800148e:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
  Wrist_Roll.begin(aggKp, aggKi, aggKd, regKp, regKi, regKd);
 8001492:	4b24      	ldr	r3, [pc, #144]	; (8001524 <main+0x14c>)
 8001494:	ed93 7b00 	vldr	d7, [r3]
 8001498:	4b23      	ldr	r3, [pc, #140]	; (8001528 <main+0x150>)
 800149a:	ed93 6b00 	vldr	d6, [r3]
 800149e:	4b23      	ldr	r3, [pc, #140]	; (800152c <main+0x154>)
 80014a0:	ed93 2b00 	vldr	d2, [r3]
 80014a4:	4b22      	ldr	r3, [pc, #136]	; (8001530 <main+0x158>)
 80014a6:	ed93 3b00 	vldr	d3, [r3]
 80014aa:	4b22      	ldr	r3, [pc, #136]	; (8001534 <main+0x15c>)
 80014ac:	ed93 4b00 	vldr	d4, [r3]
 80014b0:	4b21      	ldr	r3, [pc, #132]	; (8001538 <main+0x160>)
 80014b2:	ed93 5b00 	vldr	d5, [r3]
 80014b6:	eeb0 1a46 	vmov.f32	s2, s12
 80014ba:	eef0 1a66 	vmov.f32	s3, s13
 80014be:	eeb0 0a47 	vmov.f32	s0, s14
 80014c2:	eef0 0a67 	vmov.f32	s1, s15
 80014c6:	481d      	ldr	r0, [pc, #116]	; (800153c <main+0x164>)
 80014c8:	f001 f8ca 	bl	8002660 <_ZN13RoverArmMotor5beginEdddddd>
  Wrist_Roll.setGearRatio(2.672222f);
 80014cc:	ed9f 0b10 	vldr	d0, [pc, #64]	; 8001510 <main+0x138>
 80014d0:	481a      	ldr	r0, [pc, #104]	; (800153c <main+0x164>)
 80014d2:	f001 fb41 	bl	8002b58 <_ZN13RoverArmMotor12setGearRatioEd>
  Wrist_Roll.setAngleLimits(-359.99, 359.99f); // TODO check good angle limits
 80014d6:	ed9f 1b0a 	vldr	d1, [pc, #40]	; 8001500 <main+0x128>
 80014da:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8001508 <main+0x130>
 80014de:	4817      	ldr	r0, [pc, #92]	; (800153c <main+0x164>)
 80014e0:	f001 fb4b 	bl	8002b7a <_ZN13RoverArmMotor14setAngleLimitsEdd>
  //   print_MOTOR("BRAKE", &Waist);
  // }
  // __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);

  /*---UART setup---*/
  HAL_UART_Receive_IT(&huart2, rx_data, 1);
 80014e4:	2201      	movs	r2, #1
 80014e6:	4916      	ldr	r1, [pc, #88]	; (8001540 <main+0x168>)
 80014e8:	4816      	ldr	r0, [pc, #88]	; (8001544 <main+0x16c>)
 80014ea:	f005 fe1d 	bl	8007128 <HAL_UART_Receive_IT>
    /*--------------------------------------CYTRON setpoint test--------------------------------------*/
    // print_MOTOR("SP Wrist_Roll", &Wrist_Roll);
    // Wrist_Roll.tick();

    /*--------------------------------------SERVO setpoint test--------------------------------------*/
    print_MOTOR("SP Waist", &Waist);
 80014ee:	490c      	ldr	r1, [pc, #48]	; (8001520 <main+0x148>)
 80014f0:	4815      	ldr	r0, [pc, #84]	; (8001548 <main+0x170>)
 80014f2:	f7ff ff15 	bl	8001320 <_ZL11print_MOTORPcP13RoverArmMotor>
    HAL_Delay(100);
 80014f6:	2064      	movs	r0, #100	; 0x64
 80014f8:	f002 f880 	bl	80035fc <HAL_Delay>
    print_MOTOR("SP Waist", &Waist);
 80014fc:	e7f7      	b.n	80014ee <main+0x116>
 80014fe:	bf00      	nop
 8001500:	00000000 	.word	0x00000000
 8001504:	40767fd7 	.word	0x40767fd7
 8001508:	0a3d70a4 	.word	0x0a3d70a4
 800150c:	c0767fd7 	.word	0xc0767fd7
 8001510:	e0000000 	.word	0xe0000000
 8001514:	400560b5 	.word	0x400560b5
 8001518:	2000069c 	.word	0x2000069c
 800151c:	20000734 	.word	0x20000734
 8001520:	20000400 	.word	0x20000400
 8001524:	20000000 	.word	0x20000000
 8001528:	20000008 	.word	0x20000008
 800152c:	20000010 	.word	0x20000010
 8001530:	20000018 	.word	0x20000018
 8001534:	20000020 	.word	0x20000020
 8001538:	20000228 	.word	0x20000228
 800153c:	20000268 	.word	0x20000268
 8001540:	20000574 	.word	0x20000574
 8001544:	20000780 	.word	0x20000780
 8001548:	0800e1e0 	.word	0x0800e1e0

0800154c <_Z18SystemClock_Configv>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b096      	sub	sp, #88	; 0x58
 8001550:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001552:	f107 0314 	add.w	r3, r7, #20
 8001556:	2244      	movs	r2, #68	; 0x44
 8001558:	2100      	movs	r1, #0
 800155a:	4618      	mov	r0, r3
 800155c:	f007 fa5e 	bl	8008a1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001560:	463b      	mov	r3, r7
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
 800156c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800156e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001572:	f002 fd17 	bl	8003fa4 <HAL_PWREx_ControlVoltageScaling>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	bf14      	ite	ne
 800157c:	2301      	movne	r3, #1
 800157e:	2300      	moveq	r3, #0
 8001580:	b2db      	uxtb	r3, r3
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 8001586:	f000 f9ad 	bl	80018e4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800158a:	2302      	movs	r3, #2
 800158c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800158e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001592:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001594:	2310      	movs	r3, #16
 8001596:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001598:	2302      	movs	r3, #2
 800159a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800159c:	2302      	movs	r3, #2
 800159e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80015a0:	2301      	movs	r3, #1
 80015a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80015a4:	230a      	movs	r3, #10
 80015a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80015a8:	2307      	movs	r3, #7
 80015aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80015ac:	2302      	movs	r3, #2
 80015ae:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015b0:	2302      	movs	r3, #2
 80015b2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015b4:	f107 0314 	add.w	r3, r7, #20
 80015b8:	4618      	mov	r0, r3
 80015ba:	f002 fd49 	bl	8004050 <HAL_RCC_OscConfig>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	bf14      	ite	ne
 80015c4:	2301      	movne	r3, #1
 80015c6:	2300      	moveq	r3, #0
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <_Z18SystemClock_Configv+0x86>
  {
    Error_Handler();
 80015ce:	f000 f989 	bl	80018e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80015d2:	230f      	movs	r3, #15
 80015d4:	603b      	str	r3, [r7, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015d6:	2303      	movs	r3, #3
 80015d8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015da:	2300      	movs	r3, #0
 80015dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015de:	2300      	movs	r3, #0
 80015e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015e2:	2300      	movs	r3, #0
 80015e4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015e6:	463b      	mov	r3, r7
 80015e8:	2104      	movs	r1, #4
 80015ea:	4618      	mov	r0, r3
 80015ec:	f003 f944 	bl	8004878 <HAL_RCC_ClockConfig>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	bf14      	ite	ne
 80015f6:	2301      	movne	r3, #1
 80015f8:	2300      	moveq	r3, #0
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 8001600:	f000 f970 	bl	80018e4 <Error_Handler>
  }
}
 8001604:	bf00      	nop
 8001606:	3758      	adds	r7, #88	; 0x58
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	0000      	movs	r0, r0
	...

08001610 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
// External Interrupt ISR Handler CallBackFun
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	80fb      	strh	r3, [r7, #6]
  // if(!brakeSet) {
  if (GPIO_Pin == B1_Pin) // INT Source is pin A9
 800161a:	88fb      	ldrh	r3, [r7, #6]
 800161c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001620:	d140      	bne.n	80016a4 <HAL_GPIO_EXTI_Callback+0x94>
  {
    if (is_turning == 0)
 8001622:	4b25      	ldr	r3, [pc, #148]	; (80016b8 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d10b      	bne.n	8001642 <HAL_GPIO_EXTI_Callback+0x32>
    {
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 1499 + 200);
 800162a:	4b24      	ldr	r3, [pc, #144]	; (80016bc <HAL_GPIO_EXTI_Callback+0xac>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f240 62a3 	movw	r2, #1699	; 0x6a3
 8001632:	639a      	str	r2, [r3, #56]	; 0x38
      is_turning = 1;
 8001634:	4b20      	ldr	r3, [pc, #128]	; (80016b8 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001636:	2201      	movs	r2, #1
 8001638:	601a      	str	r2, [r3, #0]
      brakeSet = 1;
 800163a:	4b21      	ldr	r3, [pc, #132]	; (80016c0 <HAL_GPIO_EXTI_Callback+0xb0>)
 800163c:	2201      	movs	r2, #1
 800163e:	601a      	str	r2, [r3, #0]
 8001640:	e00a      	b.n	8001658 <HAL_GPIO_EXTI_Callback+0x48>
      // return;
    }
    else
    {
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 1499); // set encoder stationary
 8001642:	4b1e      	ldr	r3, [pc, #120]	; (80016bc <HAL_GPIO_EXTI_Callback+0xac>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f240 52db 	movw	r2, #1499	; 0x5db
 800164a:	639a      	str	r2, [r3, #56]	; 0x38
      is_turning = 0;
 800164c:	4b1a      	ldr	r3, [pc, #104]	; (80016b8 <HAL_GPIO_EXTI_Callback+0xa8>)
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
      brakeSet = 1;
 8001652:	4b1b      	ldr	r3, [pc, #108]	; (80016c0 <HAL_GPIO_EXTI_Callback+0xb0>)
 8001654:	2201      	movs	r2, #1
 8001656:	601a      	str	r2, [r3, #0]
      // return;
    }
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0); // set encoder stationary
 8001658:	4b1a      	ldr	r3, [pc, #104]	; (80016c4 <HAL_GPIO_EXTI_Callback+0xb4>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2200      	movs	r2, #0
 800165e:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_Delay(100);
 8001660:	2064      	movs	r0, #100	; 0x64
 8001662:	f001 ffcb 	bl	80035fc <HAL_Delay>
    button_counter++;
 8001666:	4b18      	ldr	r3, [pc, #96]	; (80016c8 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	3301      	adds	r3, #1
 800166c:	4a16      	ldr	r2, [pc, #88]	; (80016c8 <HAL_GPIO_EXTI_Callback+0xb8>)
 800166e:	6013      	str	r3, [r2, #0]
    Wrist_Roll.set_zero_angle_sw();
 8001670:	4816      	ldr	r0, [pc, #88]	; (80016cc <HAL_GPIO_EXTI_Callback+0xbc>)
 8001672:	f001 faa6 	bl	8002bc2 <_ZN13RoverArmMotor17set_zero_angle_swEv>
    Waist.set_zero_angle_sw();
 8001676:	4816      	ldr	r0, [pc, #88]	; (80016d0 <HAL_GPIO_EXTI_Callback+0xc0>)
 8001678:	f001 faa3 	bl	8002bc2 <_ZN13RoverArmMotor17set_zero_angle_swEv>

    HAL_Delay(100);
 800167c:	2064      	movs	r0, #100	; 0x64
 800167e:	f001 ffbd 	bl	80035fc <HAL_Delay>
    Wrist_Roll.newSetpoint(0.0); // TODO check this?
 8001682:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 80016b0 <HAL_GPIO_EXTI_Callback+0xa0>
 8001686:	4811      	ldr	r0, [pc, #68]	; (80016cc <HAL_GPIO_EXTI_Callback+0xbc>)
 8001688:	f001 fa35 	bl	8002af6 <_ZN13RoverArmMotor11newSetpointEd>
    Waist.newSetpoint(0.0);      // TODO check this?
 800168c:	ed9f 0b08 	vldr	d0, [pc, #32]	; 80016b0 <HAL_GPIO_EXTI_Callback+0xa0>
 8001690:	480f      	ldr	r0, [pc, #60]	; (80016d0 <HAL_GPIO_EXTI_Callback+0xc0>)
 8001692:	f001 fa30 	bl	8002af6 <_ZN13RoverArmMotor11newSetpointEd>

    brakeSet = 1;
 8001696:	4b0a      	ldr	r3, [pc, #40]	; (80016c0 <HAL_GPIO_EXTI_Callback+0xb0>)
 8001698:	2201      	movs	r2, #1
 800169a:	601a      	str	r2, [r3, #0]
    HAL_Delay(100);
 800169c:	2064      	movs	r0, #100	; 0x64
 800169e:	f001 ffad 	bl	80035fc <HAL_Delay>
    return;
 80016a2:	bf00      	nop
  }
  // }
}
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	f3af 8000 	nop.w
	...
 80016b8:	20000570 	.word	0x20000570
 80016bc:	2000069c 	.word	0x2000069c
 80016c0:	20000230 	.word	0x20000230
 80016c4:	200006e8 	.word	0x200006e8
 80016c8:	200003d8 	.word	0x200003d8
 80016cc:	20000268 	.word	0x20000268
 80016d0:	20000400 	.word	0x20000400

080016d4 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80016d4:	b5b0      	push	{r4, r5, r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af04      	add	r7, sp, #16
 80016da:	6078      	str	r0, [r7, #4]
  // if(huart->Instance == USART2)
  // {
  if (rx_index < RX_BUFFER_SIZE - 1) // check if buffer is not full
 80016dc:	4b65      	ldr	r3, [pc, #404]	; (8001874 <HAL_UART_RxCpltCallback+0x1a0>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2b1c      	cmp	r3, #28
 80016e2:	f200 8094 	bhi.w	800180e <HAL_UART_RxCpltCallback+0x13a>
  {
    rx_buffer[rx_index++] = (uint8_t)rx_data[0];  // add received byte to buffer
 80016e6:	4b63      	ldr	r3, [pc, #396]	; (8001874 <HAL_UART_RxCpltCallback+0x1a0>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	1c5a      	adds	r2, r3, #1
 80016ec:	4961      	ldr	r1, [pc, #388]	; (8001874 <HAL_UART_RxCpltCallback+0x1a0>)
 80016ee:	600a      	str	r2, [r1, #0]
 80016f0:	4a61      	ldr	r2, [pc, #388]	; (8001878 <HAL_UART_RxCpltCallback+0x1a4>)
 80016f2:	7811      	ldrb	r1, [r2, #0]
 80016f4:	4a61      	ldr	r2, [pc, #388]	; (800187c <HAL_UART_RxCpltCallback+0x1a8>)
 80016f6:	54d1      	strb	r1, [r2, r3]
    if (rx_data[0] == '\n' || rx_data[0] == '\r') // check for Enter key
 80016f8:	4b5f      	ldr	r3, [pc, #380]	; (8001878 <HAL_UART_RxCpltCallback+0x1a4>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	2b0a      	cmp	r3, #10
 80016fe:	d003      	beq.n	8001708 <HAL_UART_RxCpltCallback+0x34>
 8001700:	4b5d      	ldr	r3, [pc, #372]	; (8001878 <HAL_UART_RxCpltCallback+0x1a4>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	2b0d      	cmp	r3, #13
 8001706:	d17d      	bne.n	8001804 <HAL_UART_RxCpltCallback+0x130>
    {
      rx_buffer[rx_index] = '\0'; // add null terminator to make it a string
 8001708:	4b5a      	ldr	r3, [pc, #360]	; (8001874 <HAL_UART_RxCpltCallback+0x1a0>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a5b      	ldr	r2, [pc, #364]	; (800187c <HAL_UART_RxCpltCallback+0x1a8>)
 800170e:	2100      	movs	r1, #0
 8001710:	54d1      	strb	r1, [r2, r3]
      rx_index = 0;               // reset buffer index
 8001712:	4b58      	ldr	r3, [pc, #352]	; (8001874 <HAL_UART_RxCpltCallback+0x1a0>)
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
      // do something with the received data
      sscanf(rx_buffer, "%s %lf %lf %lf", command_buffer, &param1, &param2, &param3);
 8001718:	4b59      	ldr	r3, [pc, #356]	; (8001880 <HAL_UART_RxCpltCallback+0x1ac>)
 800171a:	9301      	str	r3, [sp, #4]
 800171c:	4b59      	ldr	r3, [pc, #356]	; (8001884 <HAL_UART_RxCpltCallback+0x1b0>)
 800171e:	9300      	str	r3, [sp, #0]
 8001720:	4b59      	ldr	r3, [pc, #356]	; (8001888 <HAL_UART_RxCpltCallback+0x1b4>)
 8001722:	4a5a      	ldr	r2, [pc, #360]	; (800188c <HAL_UART_RxCpltCallback+0x1b8>)
 8001724:	495a      	ldr	r1, [pc, #360]	; (8001890 <HAL_UART_RxCpltCallback+0x1bc>)
 8001726:	4855      	ldr	r0, [pc, #340]	; (800187c <HAL_UART_RxCpltCallback+0x1a8>)
 8001728:	f008 f9f6 	bl	8009b18 <siscanf>
      // check if commmand_buffer is "pid"
      if (strcmp(command_buffer, "pid") == 0)
 800172c:	4959      	ldr	r1, [pc, #356]	; (8001894 <HAL_UART_RxCpltCallback+0x1c0>)
 800172e:	4857      	ldr	r0, [pc, #348]	; (800188c <HAL_UART_RxCpltCallback+0x1b8>)
 8001730:	f7fe fd4e 	bl	80001d0 <strcmp>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d12f      	bne.n	800179a <HAL_UART_RxCpltCallback+0xc6>
      {
        Wrist_Roll.set_PID_params(param1, param2, param3, param1, param2, param3);
 800173a:	4b53      	ldr	r3, [pc, #332]	; (8001888 <HAL_UART_RxCpltCallback+0x1b4>)
 800173c:	ed93 7b00 	vldr	d7, [r3]
 8001740:	4b50      	ldr	r3, [pc, #320]	; (8001884 <HAL_UART_RxCpltCallback+0x1b0>)
 8001742:	ed93 6b00 	vldr	d6, [r3]
 8001746:	4b4e      	ldr	r3, [pc, #312]	; (8001880 <HAL_UART_RxCpltCallback+0x1ac>)
 8001748:	ed93 2b00 	vldr	d2, [r3]
 800174c:	4b4e      	ldr	r3, [pc, #312]	; (8001888 <HAL_UART_RxCpltCallback+0x1b4>)
 800174e:	ed93 3b00 	vldr	d3, [r3]
 8001752:	4b4c      	ldr	r3, [pc, #304]	; (8001884 <HAL_UART_RxCpltCallback+0x1b0>)
 8001754:	ed93 4b00 	vldr	d4, [r3]
 8001758:	4b49      	ldr	r3, [pc, #292]	; (8001880 <HAL_UART_RxCpltCallback+0x1ac>)
 800175a:	ed93 5b00 	vldr	d5, [r3]
 800175e:	eeb0 1a46 	vmov.f32	s2, s12
 8001762:	eef0 1a66 	vmov.f32	s3, s13
 8001766:	eeb0 0a47 	vmov.f32	s0, s14
 800176a:	eef0 0a67 	vmov.f32	s1, s15
 800176e:	484a      	ldr	r0, [pc, #296]	; (8001898 <HAL_UART_RxCpltCallback+0x1c4>)
 8001770:	f001 f976 	bl	8002a60 <_ZN13RoverArmMotor14set_PID_paramsEdddddd>
        printf("set to Kp: %lf, Ki: %lf, Kd: %lf\r\n", param1, param2, param3);
 8001774:	4b44      	ldr	r3, [pc, #272]	; (8001888 <HAL_UART_RxCpltCallback+0x1b4>)
 8001776:	e9d3 4500 	ldrd	r4, r5, [r3]
 800177a:	4b42      	ldr	r3, [pc, #264]	; (8001884 <HAL_UART_RxCpltCallback+0x1b0>)
 800177c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001780:	493f      	ldr	r1, [pc, #252]	; (8001880 <HAL_UART_RxCpltCallback+0x1ac>)
 8001782:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001786:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800178a:	e9cd 2300 	strd	r2, r3, [sp]
 800178e:	4622      	mov	r2, r4
 8001790:	462b      	mov	r3, r5
 8001792:	4842      	ldr	r0, [pc, #264]	; (800189c <HAL_UART_RxCpltCallback+0x1c8>)
 8001794:	f7ff fd96 	bl	80012c4 <printf>
      if (strcmp(command_buffer, "pid") == 0)
 8001798:	e062      	b.n	8001860 <HAL_UART_RxCpltCallback+0x18c>
      }
      else if (strcmp(command_buffer, "sp") == 0)
 800179a:	4941      	ldr	r1, [pc, #260]	; (80018a0 <HAL_UART_RxCpltCallback+0x1cc>)
 800179c:	483b      	ldr	r0, [pc, #236]	; (800188c <HAL_UART_RxCpltCallback+0x1b8>)
 800179e:	f7fe fd17 	bl	80001d0 <strcmp>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d11a      	bne.n	80017de <HAL_UART_RxCpltCallback+0x10a>
      {
        Wrist_Roll.newSetpoint(param1);
 80017a8:	4b37      	ldr	r3, [pc, #220]	; (8001888 <HAL_UART_RxCpltCallback+0x1b4>)
 80017aa:	ed93 7b00 	vldr	d7, [r3]
 80017ae:	eeb0 0a47 	vmov.f32	s0, s14
 80017b2:	eef0 0a67 	vmov.f32	s1, s15
 80017b6:	4838      	ldr	r0, [pc, #224]	; (8001898 <HAL_UART_RxCpltCallback+0x1c4>)
 80017b8:	f001 f99d 	bl	8002af6 <_ZN13RoverArmMotor11newSetpointEd>
        Waist.newSetpoint(param1); // TODO check this?
 80017bc:	4b32      	ldr	r3, [pc, #200]	; (8001888 <HAL_UART_RxCpltCallback+0x1b4>)
 80017be:	ed93 7b00 	vldr	d7, [r3]
 80017c2:	eeb0 0a47 	vmov.f32	s0, s14
 80017c6:	eef0 0a67 	vmov.f32	s1, s15
 80017ca:	4836      	ldr	r0, [pc, #216]	; (80018a4 <HAL_UART_RxCpltCallback+0x1d0>)
 80017cc:	f001 f993 	bl	8002af6 <_ZN13RoverArmMotor11newSetpointEd>
        printf("new Setpoint at %lf\r\n", param1);
 80017d0:	4b2d      	ldr	r3, [pc, #180]	; (8001888 <HAL_UART_RxCpltCallback+0x1b4>)
 80017d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d6:	4834      	ldr	r0, [pc, #208]	; (80018a8 <HAL_UART_RxCpltCallback+0x1d4>)
 80017d8:	f7ff fd74 	bl	80012c4 <printf>
      if (strcmp(command_buffer, "pid") == 0)
 80017dc:	e040      	b.n	8001860 <HAL_UART_RxCpltCallback+0x18c>
      }
      else if (strcmp(command_buffer, "s") == 0)
 80017de:	4933      	ldr	r1, [pc, #204]	; (80018ac <HAL_UART_RxCpltCallback+0x1d8>)
 80017e0:	482a      	ldr	r0, [pc, #168]	; (800188c <HAL_UART_RxCpltCallback+0x1b8>)
 80017e2:	f7fe fcf5 	bl	80001d0 <strcmp>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d139      	bne.n	8001860 <HAL_UART_RxCpltCallback+0x18c>
      {
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (int)param1); // set servo output
 80017ec:	4b26      	ldr	r3, [pc, #152]	; (8001888 <HAL_UART_RxCpltCallback+0x1b4>)
 80017ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017f2:	4610      	mov	r0, r2
 80017f4:	4619      	mov	r1, r3
 80017f6:	f7ff f9bf 	bl	8000b78 <__aeabi_d2iz>
 80017fa:	4602      	mov	r2, r0
 80017fc:	4b2c      	ldr	r3, [pc, #176]	; (80018b0 <HAL_UART_RxCpltCallback+0x1dc>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	639a      	str	r2, [r3, #56]	; 0x38
      if (strcmp(command_buffer, "pid") == 0)
 8001802:	e02d      	b.n	8001860 <HAL_UART_RxCpltCallback+0x18c>
      }
    }
    else
    {
      printf("invalid command %s\r\n", command_buffer);
 8001804:	4921      	ldr	r1, [pc, #132]	; (800188c <HAL_UART_RxCpltCallback+0x1b8>)
 8001806:	482b      	ldr	r0, [pc, #172]	; (80018b4 <HAL_UART_RxCpltCallback+0x1e0>)
 8001808:	f7ff fd5c 	bl	80012c4 <printf>
 800180c:	e029      	b.n	8001862 <HAL_UART_RxCpltCallback+0x18e>
    }
  }
  else if (rx_index == RX_BUFFER_SIZE - 1) // buffer is full
 800180e:	4b19      	ldr	r3, [pc, #100]	; (8001874 <HAL_UART_RxCpltCallback+0x1a0>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2b1d      	cmp	r3, #29
 8001814:	d125      	bne.n	8001862 <HAL_UART_RxCpltCallback+0x18e>
  {
    rx_buffer[rx_index] = '\0'; // add null terminator to make it a string
 8001816:	4b17      	ldr	r3, [pc, #92]	; (8001874 <HAL_UART_RxCpltCallback+0x1a0>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a18      	ldr	r2, [pc, #96]	; (800187c <HAL_UART_RxCpltCallback+0x1a8>)
 800181c:	2100      	movs	r1, #0
 800181e:	54d1      	strb	r1, [r2, r3]
    rx_index = 0;               // reset buffer index
 8001820:	4b14      	ldr	r3, [pc, #80]	; (8001874 <HAL_UART_RxCpltCallback+0x1a0>)
 8001822:	2200      	movs	r2, #0
 8001824:	601a      	str	r2, [r3, #0]
    // do something with the received data
    sscanf(rx_buffer, "%s %lf %lf %lf", command_buffer, &param1, &param2, &param3);
 8001826:	4b16      	ldr	r3, [pc, #88]	; (8001880 <HAL_UART_RxCpltCallback+0x1ac>)
 8001828:	9301      	str	r3, [sp, #4]
 800182a:	4b16      	ldr	r3, [pc, #88]	; (8001884 <HAL_UART_RxCpltCallback+0x1b0>)
 800182c:	9300      	str	r3, [sp, #0]
 800182e:	4b16      	ldr	r3, [pc, #88]	; (8001888 <HAL_UART_RxCpltCallback+0x1b4>)
 8001830:	4a16      	ldr	r2, [pc, #88]	; (800188c <HAL_UART_RxCpltCallback+0x1b8>)
 8001832:	4917      	ldr	r1, [pc, #92]	; (8001890 <HAL_UART_RxCpltCallback+0x1bc>)
 8001834:	4811      	ldr	r0, [pc, #68]	; (800187c <HAL_UART_RxCpltCallback+0x1a8>)
 8001836:	f008 f96f 	bl	8009b18 <siscanf>
    printf("set to Kp: %lf, Ki: %lf, Kd: %lf\r\n", param1, param2, param3);
 800183a:	4b13      	ldr	r3, [pc, #76]	; (8001888 <HAL_UART_RxCpltCallback+0x1b4>)
 800183c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001840:	4b10      	ldr	r3, [pc, #64]	; (8001884 <HAL_UART_RxCpltCallback+0x1b0>)
 8001842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001846:	490e      	ldr	r1, [pc, #56]	; (8001880 <HAL_UART_RxCpltCallback+0x1ac>)
 8001848:	e9d1 0100 	ldrd	r0, r1, [r1]
 800184c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001850:	e9cd 2300 	strd	r2, r3, [sp]
 8001854:	4622      	mov	r2, r4
 8001856:	462b      	mov	r3, r5
 8001858:	4810      	ldr	r0, [pc, #64]	; (800189c <HAL_UART_RxCpltCallback+0x1c8>)
 800185a:	f7ff fd33 	bl	80012c4 <printf>
 800185e:	e000      	b.n	8001862 <HAL_UART_RxCpltCallback+0x18e>
      if (strcmp(command_buffer, "pid") == 0)
 8001860:	bf00      	nop
  }
  // }
  HAL_UART_Receive_IT(&huart2, rx_data, 1); // start listening for next byte
 8001862:	2201      	movs	r2, #1
 8001864:	4904      	ldr	r1, [pc, #16]	; (8001878 <HAL_UART_RxCpltCallback+0x1a4>)
 8001866:	4814      	ldr	r0, [pc, #80]	; (80018b8 <HAL_UART_RxCpltCallback+0x1e4>)
 8001868:	f005 fc5e 	bl	8007128 <HAL_UART_Receive_IT>
}
 800186c:	bf00      	nop
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bdb0      	pop	{r4, r5, r7, pc}
 8001874:	2000059c 	.word	0x2000059c
 8001878:	20000574 	.word	0x20000574
 800187c:	2000057c 	.word	0x2000057c
 8001880:	200005c8 	.word	0x200005c8
 8001884:	200005c0 	.word	0x200005c0
 8001888:	200005b8 	.word	0x200005b8
 800188c:	200005a0 	.word	0x200005a0
 8001890:	0800e1ec 	.word	0x0800e1ec
 8001894:	0800e1fc 	.word	0x0800e1fc
 8001898:	20000268 	.word	0x20000268
 800189c:	0800e200 	.word	0x0800e200
 80018a0:	0800e224 	.word	0x0800e224
 80018a4:	20000400 	.word	0x20000400
 80018a8:	0800e228 	.word	0x0800e228
 80018ac:	0800e240 	.word	0x0800e240
 80018b0:	2000069c 	.word	0x2000069c
 80018b4:	0800e244 	.word	0x0800e244
 80018b8:	20000780 	.word	0x20000780

080018bc <HAL_TIM_PeriodElapsedCallback>:
// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback and toggle LED
  if (htim == &htim6 )
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4a05      	ldr	r2, [pc, #20]	; (80018dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d102      	bne.n	80018d2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    // print_MOTOR("SP Waist", &Waist);
    Waist.tick();
 80018cc:	4804      	ldr	r0, [pc, #16]	; (80018e0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80018ce:	f001 f80f 	bl	80028f0 <_ZN13RoverArmMotor4tickEv>
  }
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	20000734 	.word	0x20000734
 80018e0:	20000400 	.word	0x20000400

080018e4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018e8:	b672      	cpsid	i
}
 80018ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018ec:	e7fe      	b.n	80018ec <Error_Handler+0x8>
	...

080018f0 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80018f0:	b5b0      	push	{r4, r5, r7, lr}
 80018f2:	b09a      	sub	sp, #104	; 0x68
 80018f4:	af10      	add	r7, sp, #64	; 0x40
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d175      	bne.n	80019ec <_Z41__static_initialization_and_destruction_0ii+0xfc>
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001906:	4293      	cmp	r3, r2
 8001908:	d170      	bne.n	80019ec <_Z41__static_initialization_and_destruction_0ii+0xfc>
Pin CYTRON_DIR_1(CYTRON_DIR_1_GPIO_Port, CYTRON_DIR_1_Pin);
 800190a:	2220      	movs	r2, #32
 800190c:	493e      	ldr	r1, [pc, #248]	; (8001a08 <_Z41__static_initialization_and_destruction_0ii+0x118>)
 800190e:	483f      	ldr	r0, [pc, #252]	; (8001a0c <_Z41__static_initialization_and_destruction_0ii+0x11c>)
 8001910:	f7ff fc84 	bl	800121c <_ZN3PinC1EP12GPIO_TypeDeft>
Pin CYTRON_PWM_1(CYTRON_PWM_1_GPIO_Port, CYTRON_PWM_1_Pin, &htim2, TIM_CHANNEL_2);
 8001914:	2304      	movs	r3, #4
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	4b3d      	ldr	r3, [pc, #244]	; (8001a10 <_Z41__static_initialization_and_destruction_0ii+0x120>)
 800191a:	2208      	movs	r2, #8
 800191c:	493a      	ldr	r1, [pc, #232]	; (8001a08 <_Z41__static_initialization_and_destruction_0ii+0x118>)
 800191e:	483d      	ldr	r0, [pc, #244]	; (8001a14 <_Z41__static_initialization_and_destruction_0ii+0x124>)
 8001920:	f7ff fc99 	bl	8001256 <_ZN3PinC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefj>
Pin AMT22_1(GPIOC, GPIO_PIN_7);
 8001924:	2280      	movs	r2, #128	; 0x80
 8001926:	493c      	ldr	r1, [pc, #240]	; (8001a18 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 8001928:	483c      	ldr	r0, [pc, #240]	; (8001a1c <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 800192a:	f7ff fc77 	bl	800121c <_ZN3PinC1EP12GPIO_TypeDeft>
RoverArmMotor Wrist_Roll(&hspi1, CYTRON_PWM_1, CYTRON_DIR_1, AMT22_1, CYTRON, 0, 359.99f);
 800192e:	f107 0308 	add.w	r3, r7, #8
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff fc58 	bl	80011e8 <_ZN3PinC1Ev>
 8001938:	4c36      	ldr	r4, [pc, #216]	; (8001a14 <_Z41__static_initialization_and_destruction_0ii+0x124>)
 800193a:	ad0b      	add	r5, sp, #44	; 0x2c
 800193c:	f107 0308 	add.w	r3, r7, #8
 8001940:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001942:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001946:	2300      	movs	r3, #0
 8001948:	930a      	str	r3, [sp, #40]	; 0x28
 800194a:	4b34      	ldr	r3, [pc, #208]	; (8001a1c <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 800194c:	ad06      	add	r5, sp, #24
 800194e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001950:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001954:	4b2d      	ldr	r3, [pc, #180]	; (8001a0c <_Z41__static_initialization_and_destruction_0ii+0x11c>)
 8001956:	ad02      	add	r5, sp, #8
 8001958:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800195a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800195e:	466a      	mov	r2, sp
 8001960:	f104 0308 	add.w	r3, r4, #8
 8001964:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001968:	e882 0003 	stmia.w	r2, {r0, r1}
 800196c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001970:	ed9f 1b21 	vldr	d1, [pc, #132]	; 80019f8 <_Z41__static_initialization_and_destruction_0ii+0x108>
 8001974:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8001a00 <_Z41__static_initialization_and_destruction_0ii+0x110>
 8001978:	4929      	ldr	r1, [pc, #164]	; (8001a20 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 800197a:	482a      	ldr	r0, [pc, #168]	; (8001a24 <_Z41__static_initialization_and_destruction_0ii+0x134>)
 800197c:	f000 fdc7 	bl	800250e <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>
Pin dummy_pin;
 8001980:	4829      	ldr	r0, [pc, #164]	; (8001a28 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8001982:	f7ff fc31 	bl	80011e8 <_ZN3PinC1Ev>
Pin SERVO_PWM_1(SERVO_PWM_1_GPIO_Port, SERVO_PWM_1_Pin, &htim1, TIM_CHANNEL_2);
 8001986:	2304      	movs	r3, #4
 8001988:	9300      	str	r3, [sp, #0]
 800198a:	4b28      	ldr	r3, [pc, #160]	; (8001a2c <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 800198c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001990:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8001994:	4826      	ldr	r0, [pc, #152]	; (8001a30 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8001996:	f7ff fc5e 	bl	8001256 <_ZN3PinC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefj>
RoverArmMotor Waist(&hspi1, SERVO_PWM_1, dummy_pin, AMT22_1, BLUE_ROBOTICS, 0, 359.99f);
 800199a:	f107 0318 	add.w	r3, r7, #24
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff fc22 	bl	80011e8 <_ZN3PinC1Ev>
 80019a4:	4c22      	ldr	r4, [pc, #136]	; (8001a30 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 80019a6:	ad0b      	add	r5, sp, #44	; 0x2c
 80019a8:	f107 0318 	add.w	r3, r7, #24
 80019ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019ae:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80019b2:	2301      	movs	r3, #1
 80019b4:	930a      	str	r3, [sp, #40]	; 0x28
 80019b6:	4b19      	ldr	r3, [pc, #100]	; (8001a1c <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 80019b8:	ad06      	add	r5, sp, #24
 80019ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019bc:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80019c0:	4b19      	ldr	r3, [pc, #100]	; (8001a28 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 80019c2:	ad02      	add	r5, sp, #8
 80019c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019c6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80019ca:	466a      	mov	r2, sp
 80019cc:	f104 0308 	add.w	r3, r4, #8
 80019d0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80019d4:	e882 0003 	stmia.w	r2, {r0, r1}
 80019d8:	e894 000c 	ldmia.w	r4, {r2, r3}
 80019dc:	ed9f 1b06 	vldr	d1, [pc, #24]	; 80019f8 <_Z41__static_initialization_and_destruction_0ii+0x108>
 80019e0:	ed9f 0b07 	vldr	d0, [pc, #28]	; 8001a00 <_Z41__static_initialization_and_destruction_0ii+0x110>
 80019e4:	490e      	ldr	r1, [pc, #56]	; (8001a20 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 80019e6:	4813      	ldr	r0, [pc, #76]	; (8001a34 <_Z41__static_initialization_and_destruction_0ii+0x144>)
 80019e8:	f000 fd91 	bl	800250e <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>
}
 80019ec:	bf00      	nop
 80019ee:	3728      	adds	r7, #40	; 0x28
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bdb0      	pop	{r4, r5, r7, pc}
 80019f4:	f3af 8000 	nop.w
 80019f8:	00000000 	.word	0x00000000
 80019fc:	40767fd7 	.word	0x40767fd7
	...
 8001a08:	48000400 	.word	0x48000400
 8001a0c:	20000234 	.word	0x20000234
 8001a10:	200006e8 	.word	0x200006e8
 8001a14:	20000244 	.word	0x20000244
 8001a18:	48000800 	.word	0x48000800
 8001a1c:	20000254 	.word	0x20000254
 8001a20:	200005d0 	.word	0x200005d0
 8001a24:	20000268 	.word	0x20000268
 8001a28:	200003dc 	.word	0x200003dc
 8001a2c:	2000069c 	.word	0x2000069c
 8001a30:	200003ec 	.word	0x200003ec
 8001a34:	20000400 	.word	0x20000400

08001a38 <_GLOBAL__sub_I_aggKp>:
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001a40:	2001      	movs	r0, #1
 8001a42:	f7ff ff55 	bl	80018f0 <_Z41__static_initialization_and_destruction_0ii>
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001a4c:	4b1b      	ldr	r3, [pc, #108]	; (8001abc <MX_SPI1_Init+0x74>)
 8001a4e:	4a1c      	ldr	r2, [pc, #112]	; (8001ac0 <MX_SPI1_Init+0x78>)
 8001a50:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a52:	4b1a      	ldr	r3, [pc, #104]	; (8001abc <MX_SPI1_Init+0x74>)
 8001a54:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a58:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a5a:	4b18      	ldr	r3, [pc, #96]	; (8001abc <MX_SPI1_Init+0x74>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a60:	4b16      	ldr	r3, [pc, #88]	; (8001abc <MX_SPI1_Init+0x74>)
 8001a62:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001a66:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a68:	4b14      	ldr	r3, [pc, #80]	; (8001abc <MX_SPI1_Init+0x74>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a6e:	4b13      	ldr	r3, [pc, #76]	; (8001abc <MX_SPI1_Init+0x74>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a74:	4b11      	ldr	r3, [pc, #68]	; (8001abc <MX_SPI1_Init+0x74>)
 8001a76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a7a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001a7c:	4b0f      	ldr	r3, [pc, #60]	; (8001abc <MX_SPI1_Init+0x74>)
 8001a7e:	2228      	movs	r2, #40	; 0x28
 8001a80:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a82:	4b0e      	ldr	r3, [pc, #56]	; (8001abc <MX_SPI1_Init+0x74>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a88:	4b0c      	ldr	r3, [pc, #48]	; (8001abc <MX_SPI1_Init+0x74>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a8e:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <MX_SPI1_Init+0x74>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001a94:	4b09      	ldr	r3, [pc, #36]	; (8001abc <MX_SPI1_Init+0x74>)
 8001a96:	2207      	movs	r2, #7
 8001a98:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a9a:	4b08      	ldr	r3, [pc, #32]	; (8001abc <MX_SPI1_Init+0x74>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001aa0:	4b06      	ldr	r3, [pc, #24]	; (8001abc <MX_SPI1_Init+0x74>)
 8001aa2:	2208      	movs	r2, #8
 8001aa4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001aa6:	4805      	ldr	r0, [pc, #20]	; (8001abc <MX_SPI1_Init+0x74>)
 8001aa8:	f003 fc46 	bl	8005338 <HAL_SPI_Init>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001ab2:	f7ff ff17 	bl	80018e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	200005d0 	.word	0x200005d0
 8001ac0:	40013000 	.word	0x40013000

08001ac4 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001ac8:	4b1b      	ldr	r3, [pc, #108]	; (8001b38 <MX_SPI3_Init+0x74>)
 8001aca:	4a1c      	ldr	r2, [pc, #112]	; (8001b3c <MX_SPI3_Init+0x78>)
 8001acc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001ace:	4b1a      	ldr	r3, [pc, #104]	; (8001b38 <MX_SPI3_Init+0x74>)
 8001ad0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ad4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001ad6:	4b18      	ldr	r3, [pc, #96]	; (8001b38 <MX_SPI3_Init+0x74>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001adc:	4b16      	ldr	r3, [pc, #88]	; (8001b38 <MX_SPI3_Init+0x74>)
 8001ade:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001ae2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ae4:	4b14      	ldr	r3, [pc, #80]	; (8001b38 <MX_SPI3_Init+0x74>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001aea:	4b13      	ldr	r3, [pc, #76]	; (8001b38 <MX_SPI3_Init+0x74>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001af0:	4b11      	ldr	r3, [pc, #68]	; (8001b38 <MX_SPI3_Init+0x74>)
 8001af2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001af6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001af8:	4b0f      	ldr	r3, [pc, #60]	; (8001b38 <MX_SPI3_Init+0x74>)
 8001afa:	2220      	movs	r2, #32
 8001afc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001afe:	4b0e      	ldr	r3, [pc, #56]	; (8001b38 <MX_SPI3_Init+0x74>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b04:	4b0c      	ldr	r3, [pc, #48]	; (8001b38 <MX_SPI3_Init+0x74>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b0a:	4b0b      	ldr	r3, [pc, #44]	; (8001b38 <MX_SPI3_Init+0x74>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001b10:	4b09      	ldr	r3, [pc, #36]	; (8001b38 <MX_SPI3_Init+0x74>)
 8001b12:	2207      	movs	r2, #7
 8001b14:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b16:	4b08      	ldr	r3, [pc, #32]	; (8001b38 <MX_SPI3_Init+0x74>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001b1c:	4b06      	ldr	r3, [pc, #24]	; (8001b38 <MX_SPI3_Init+0x74>)
 8001b1e:	2208      	movs	r2, #8
 8001b20:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001b22:	4805      	ldr	r0, [pc, #20]	; (8001b38 <MX_SPI3_Init+0x74>)
 8001b24:	f003 fc08 	bl	8005338 <HAL_SPI_Init>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001b2e:	f7ff fed9 	bl	80018e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	20000634 	.word	0x20000634
 8001b3c:	40003c00 	.word	0x40003c00

08001b40 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b08c      	sub	sp, #48	; 0x30
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b48:	f107 031c 	add.w	r3, r7, #28
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]
 8001b56:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a2f      	ldr	r2, [pc, #188]	; (8001c1c <HAL_SPI_MspInit+0xdc>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d12a      	bne.n	8001bb8 <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b62:	4b2f      	ldr	r3, [pc, #188]	; (8001c20 <HAL_SPI_MspInit+0xe0>)
 8001b64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b66:	4a2e      	ldr	r2, [pc, #184]	; (8001c20 <HAL_SPI_MspInit+0xe0>)
 8001b68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b6c:	6613      	str	r3, [r2, #96]	; 0x60
 8001b6e:	4b2c      	ldr	r3, [pc, #176]	; (8001c20 <HAL_SPI_MspInit+0xe0>)
 8001b70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b76:	61bb      	str	r3, [r7, #24]
 8001b78:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b7a:	4b29      	ldr	r3, [pc, #164]	; (8001c20 <HAL_SPI_MspInit+0xe0>)
 8001b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b7e:	4a28      	ldr	r2, [pc, #160]	; (8001c20 <HAL_SPI_MspInit+0xe0>)
 8001b80:	f043 0301 	orr.w	r3, r3, #1
 8001b84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b86:	4b26      	ldr	r3, [pc, #152]	; (8001c20 <HAL_SPI_MspInit+0xe0>)
 8001b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	617b      	str	r3, [r7, #20]
 8001b90:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 8001b92:	f641 0302 	movw	r3, #6146	; 0x1802
 8001b96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b98:	2302      	movs	r3, #2
 8001b9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ba4:	2305      	movs	r3, #5
 8001ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba8:	f107 031c 	add.w	r3, r7, #28
 8001bac:	4619      	mov	r1, r3
 8001bae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bb2:	f002 f83f 	bl	8003c34 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001bb6:	e02d      	b.n	8001c14 <HAL_SPI_MspInit+0xd4>
  else if(spiHandle->Instance==SPI3)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a19      	ldr	r2, [pc, #100]	; (8001c24 <HAL_SPI_MspInit+0xe4>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d128      	bne.n	8001c14 <HAL_SPI_MspInit+0xd4>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001bc2:	4b17      	ldr	r3, [pc, #92]	; (8001c20 <HAL_SPI_MspInit+0xe0>)
 8001bc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bc6:	4a16      	ldr	r2, [pc, #88]	; (8001c20 <HAL_SPI_MspInit+0xe0>)
 8001bc8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001bcc:	6593      	str	r3, [r2, #88]	; 0x58
 8001bce:	4b14      	ldr	r3, [pc, #80]	; (8001c20 <HAL_SPI_MspInit+0xe0>)
 8001bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bd2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001bd6:	613b      	str	r3, [r7, #16]
 8001bd8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bda:	4b11      	ldr	r3, [pc, #68]	; (8001c20 <HAL_SPI_MspInit+0xe0>)
 8001bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bde:	4a10      	ldr	r2, [pc, #64]	; (8001c20 <HAL_SPI_MspInit+0xe0>)
 8001be0:	f043 0304 	orr.w	r3, r3, #4
 8001be4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001be6:	4b0e      	ldr	r3, [pc, #56]	; (8001c20 <HAL_SPI_MspInit+0xe0>)
 8001be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bea:	f003 0304 	and.w	r3, r3, #4
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001bf2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001bf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c00:	2303      	movs	r3, #3
 8001c02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c04:	2306      	movs	r3, #6
 8001c06:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c08:	f107 031c 	add.w	r3, r7, #28
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4806      	ldr	r0, [pc, #24]	; (8001c28 <HAL_SPI_MspInit+0xe8>)
 8001c10:	f002 f810 	bl	8003c34 <HAL_GPIO_Init>
}
 8001c14:	bf00      	nop
 8001c16:	3730      	adds	r7, #48	; 0x30
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40013000 	.word	0x40013000
 8001c20:	40021000 	.word	0x40021000
 8001c24:	40003c00 	.word	0x40003c00
 8001c28:	48000800 	.word	0x48000800

08001c2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c32:	4b0f      	ldr	r3, [pc, #60]	; (8001c70 <HAL_MspInit+0x44>)
 8001c34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c36:	4a0e      	ldr	r2, [pc, #56]	; (8001c70 <HAL_MspInit+0x44>)
 8001c38:	f043 0301 	orr.w	r3, r3, #1
 8001c3c:	6613      	str	r3, [r2, #96]	; 0x60
 8001c3e:	4b0c      	ldr	r3, [pc, #48]	; (8001c70 <HAL_MspInit+0x44>)
 8001c40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c42:	f003 0301 	and.w	r3, r3, #1
 8001c46:	607b      	str	r3, [r7, #4]
 8001c48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c4a:	4b09      	ldr	r3, [pc, #36]	; (8001c70 <HAL_MspInit+0x44>)
 8001c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c4e:	4a08      	ldr	r2, [pc, #32]	; (8001c70 <HAL_MspInit+0x44>)
 8001c50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c54:	6593      	str	r3, [r2, #88]	; 0x58
 8001c56:	4b06      	ldr	r3, [pc, #24]	; (8001c70 <HAL_MspInit+0x44>)
 8001c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c5e:	603b      	str	r3, [r7, #0]
 8001c60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c62:	bf00      	nop
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	40021000 	.word	0x40021000

08001c74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c78:	e7fe      	b.n	8001c78 <NMI_Handler+0x4>

08001c7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c7e:	e7fe      	b.n	8001c7e <HardFault_Handler+0x4>

08001c80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c84:	e7fe      	b.n	8001c84 <MemManage_Handler+0x4>

08001c86 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c86:	b480      	push	{r7}
 8001c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c8a:	e7fe      	b.n	8001c8a <BusFault_Handler+0x4>

08001c8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c90:	e7fe      	b.n	8001c90 <UsageFault_Handler+0x4>

08001c92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c92:	b480      	push	{r7}
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ca4:	bf00      	nop
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cc0:	f001 fc7c 	bl	80035bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001ccc:	4802      	ldr	r0, [pc, #8]	; (8001cd8 <DMA1_Channel6_IRQHandler+0x10>)
 8001cce:	f001 ff02 	bl	8003ad6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000804 	.word	0x20000804

08001cdc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ce0:	4802      	ldr	r0, [pc, #8]	; (8001cec <USART2_IRQHandler+0x10>)
 8001ce2:	f005 fa77 	bl	80071d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000780 	.word	0x20000780

08001cf0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001cf4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001cf8:	f002 f92e 	bl	8003f58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001cfc:	bf00      	nop
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001d04:	4802      	ldr	r0, [pc, #8]	; (8001d10 <TIM6_DAC_IRQHandler+0x10>)
 8001d06:	f004 f969 	bl	8005fdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000734 	.word	0x20000734

08001d14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  return 1;
 8001d18:	2301      	movs	r3, #1
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr

08001d24 <_kill>:

int _kill(int pid, int sig)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d2e:	f006 fe43 	bl	80089b8 <__errno>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2216      	movs	r2, #22
 8001d36:	601a      	str	r2, [r3, #0]
  return -1;
 8001d38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3708      	adds	r7, #8
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <_exit>:

void _exit (int status)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f7ff ffe7 	bl	8001d24 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d56:	e7fe      	b.n	8001d56 <_exit+0x12>

08001d58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d64:	2300      	movs	r3, #0
 8001d66:	617b      	str	r3, [r7, #20]
 8001d68:	e00a      	b.n	8001d80 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d6a:	f3af 8000 	nop.w
 8001d6e:	4601      	mov	r1, r0
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	1c5a      	adds	r2, r3, #1
 8001d74:	60ba      	str	r2, [r7, #8]
 8001d76:	b2ca      	uxtb	r2, r1
 8001d78:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	617b      	str	r3, [r7, #20]
 8001d80:	697a      	ldr	r2, [r7, #20]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	dbf0      	blt.n	8001d6a <_read+0x12>
  }

  return len;
 8001d88:	687b      	ldr	r3, [r7, #4]
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3718      	adds	r7, #24
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b086      	sub	sp, #24
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	60f8      	str	r0, [r7, #12]
 8001d9a:	60b9      	str	r1, [r7, #8]
 8001d9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d9e:	2300      	movs	r3, #0
 8001da0:	617b      	str	r3, [r7, #20]
 8001da2:	e009      	b.n	8001db8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	1c5a      	adds	r2, r3, #1
 8001da8:	60ba      	str	r2, [r7, #8]
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	3301      	adds	r3, #1
 8001db6:	617b      	str	r3, [r7, #20]
 8001db8:	697a      	ldr	r2, [r7, #20]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	dbf1      	blt.n	8001da4 <_write+0x12>
  }
  return len;
 8001dc0:	687b      	ldr	r3, [r7, #4]
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3718      	adds	r7, #24
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <_close>:

int _close(int file)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	b083      	sub	sp, #12
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr

08001de2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001de2:	b480      	push	{r7}
 8001de4:	b083      	sub	sp, #12
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
 8001dea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001df2:	605a      	str	r2, [r3, #4]
  return 0;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	370c      	adds	r7, #12
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr

08001e02 <_isatty>:

int _isatty(int file)
{
 8001e02:	b480      	push	{r7}
 8001e04:	b083      	sub	sp, #12
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e0a:	2301      	movs	r3, #1
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b085      	sub	sp, #20
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	60f8      	str	r0, [r7, #12]
 8001e20:	60b9      	str	r1, [r7, #8]
 8001e22:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e24:	2300      	movs	r3, #0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3714      	adds	r7, #20
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
	...

08001e34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b086      	sub	sp, #24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e3c:	4a14      	ldr	r2, [pc, #80]	; (8001e90 <_sbrk+0x5c>)
 8001e3e:	4b15      	ldr	r3, [pc, #84]	; (8001e94 <_sbrk+0x60>)
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e48:	4b13      	ldr	r3, [pc, #76]	; (8001e98 <_sbrk+0x64>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d102      	bne.n	8001e56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e50:	4b11      	ldr	r3, [pc, #68]	; (8001e98 <_sbrk+0x64>)
 8001e52:	4a12      	ldr	r2, [pc, #72]	; (8001e9c <_sbrk+0x68>)
 8001e54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e56:	4b10      	ldr	r3, [pc, #64]	; (8001e98 <_sbrk+0x64>)
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d207      	bcs.n	8001e74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e64:	f006 fda8 	bl	80089b8 <__errno>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	220c      	movs	r2, #12
 8001e6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e72:	e009      	b.n	8001e88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e74:	4b08      	ldr	r3, [pc, #32]	; (8001e98 <_sbrk+0x64>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e7a:	4b07      	ldr	r3, [pc, #28]	; (8001e98 <_sbrk+0x64>)
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4413      	add	r3, r2
 8001e82:	4a05      	ldr	r2, [pc, #20]	; (8001e98 <_sbrk+0x64>)
 8001e84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e86:	68fb      	ldr	r3, [r7, #12]
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3718      	adds	r7, #24
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	20010000 	.word	0x20010000
 8001e94:	00000400 	.word	0x00000400
 8001e98:	20000698 	.word	0x20000698
 8001e9c:	20000860 	.word	0x20000860

08001ea0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ea4:	4b06      	ldr	r3, [pc, #24]	; (8001ec0 <SystemInit+0x20>)
 8001ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001eaa:	4a05      	ldr	r2, [pc, #20]	; (8001ec0 <SystemInit+0x20>)
 8001eac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001eb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001eb4:	bf00      	nop
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	e000ed00 	.word	0xe000ed00

08001ec4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b09a      	sub	sp, #104	; 0x68
 8001ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eca:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001ece:	2200      	movs	r2, #0
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	605a      	str	r2, [r3, #4]
 8001ed4:	609a      	str	r2, [r3, #8]
 8001ed6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ed8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ee4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	605a      	str	r2, [r3, #4]
 8001eee:	609a      	str	r2, [r3, #8]
 8001ef0:	60da      	str	r2, [r3, #12]
 8001ef2:	611a      	str	r2, [r3, #16]
 8001ef4:	615a      	str	r2, [r3, #20]
 8001ef6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ef8:	1d3b      	adds	r3, r7, #4
 8001efa:	222c      	movs	r2, #44	; 0x2c
 8001efc:	2100      	movs	r1, #0
 8001efe:	4618      	mov	r0, r3
 8001f00:	f006 fd8c 	bl	8008a1c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f04:	4b43      	ldr	r3, [pc, #268]	; (8002014 <MX_TIM1_Init+0x150>)
 8001f06:	4a44      	ldr	r2, [pc, #272]	; (8002018 <MX_TIM1_Init+0x154>)
 8001f08:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 8001f0a:	4b42      	ldr	r3, [pc, #264]	; (8002014 <MX_TIM1_Init+0x150>)
 8001f0c:	224f      	movs	r2, #79	; 0x4f
 8001f0e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f10:	4b40      	ldr	r3, [pc, #256]	; (8002014 <MX_TIM1_Init+0x150>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2500-1;
 8001f16:	4b3f      	ldr	r3, [pc, #252]	; (8002014 <MX_TIM1_Init+0x150>)
 8001f18:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001f1c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f1e:	4b3d      	ldr	r3, [pc, #244]	; (8002014 <MX_TIM1_Init+0x150>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f24:	4b3b      	ldr	r3, [pc, #236]	; (8002014 <MX_TIM1_Init+0x150>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f2a:	4b3a      	ldr	r3, [pc, #232]	; (8002014 <MX_TIM1_Init+0x150>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f30:	4838      	ldr	r0, [pc, #224]	; (8002014 <MX_TIM1_Init+0x150>)
 8001f32:	f003 fe1b 	bl	8005b6c <HAL_TIM_Base_Init>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001f3c:	f7ff fcd2 	bl	80018e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f44:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f46:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	4831      	ldr	r0, [pc, #196]	; (8002014 <MX_TIM1_Init+0x150>)
 8001f4e:	f004 fa79 	bl	8006444 <HAL_TIM_ConfigClockSource>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001f58:	f7ff fcc4 	bl	80018e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f5c:	482d      	ldr	r0, [pc, #180]	; (8002014 <MX_TIM1_Init+0x150>)
 8001f5e:	f003 fefd 	bl	8005d5c <HAL_TIM_PWM_Init>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001f68:	f7ff fcbc 	bl	80018e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001f70:	2300      	movs	r3, #0
 8001f72:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f74:	2300      	movs	r3, #0
 8001f76:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f78:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4825      	ldr	r0, [pc, #148]	; (8002014 <MX_TIM1_Init+0x150>)
 8001f80:	f004 fef4 	bl	8006d6c <HAL_TIMEx_MasterConfigSynchronization>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001f8a:	f7ff fcab 	bl	80018e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f8e:	2360      	movs	r3, #96	; 0x60
 8001f90:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001f92:	2300      	movs	r3, #0
 8001f94:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f96:	2300      	movs	r3, #0
 8001f98:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001faa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fae:	2204      	movs	r2, #4
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4818      	ldr	r0, [pc, #96]	; (8002014 <MX_TIM1_Init+0x150>)
 8001fb4:	f004 f932 	bl	800621c <HAL_TIM_PWM_ConfigChannel>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001fbe:	f7ff fc91 	bl	80018e4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fd6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fda:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001fe4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fe8:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001fea:	2300      	movs	r3, #0
 8001fec:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ff2:	1d3b      	adds	r3, r7, #4
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4807      	ldr	r0, [pc, #28]	; (8002014 <MX_TIM1_Init+0x150>)
 8001ff8:	f004 ff1e 	bl	8006e38 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8002002:	f7ff fc6f 	bl	80018e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002006:	4803      	ldr	r0, [pc, #12]	; (8002014 <MX_TIM1_Init+0x150>)
 8002008:	f000 f926 	bl	8002258 <HAL_TIM_MspPostInit>

}
 800200c:	bf00      	nop
 800200e:	3768      	adds	r7, #104	; 0x68
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	2000069c 	.word	0x2000069c
 8002018:	40012c00 	.word	0x40012c00

0800201c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b08e      	sub	sp, #56	; 0x38
 8002020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002022:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	605a      	str	r2, [r3, #4]
 800202c:	609a      	str	r2, [r3, #8]
 800202e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002030:	f107 031c 	add.w	r3, r7, #28
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800203c:	463b      	mov	r3, r7
 800203e:	2200      	movs	r2, #0
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	605a      	str	r2, [r3, #4]
 8002044:	609a      	str	r2, [r3, #8]
 8002046:	60da      	str	r2, [r3, #12]
 8002048:	611a      	str	r2, [r3, #16]
 800204a:	615a      	str	r2, [r3, #20]
 800204c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800204e:	4b2d      	ldr	r3, [pc, #180]	; (8002104 <MX_TIM2_Init+0xe8>)
 8002050:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002054:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 8002056:	4b2b      	ldr	r3, [pc, #172]	; (8002104 <MX_TIM2_Init+0xe8>)
 8002058:	224f      	movs	r2, #79	; 0x4f
 800205a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800205c:	4b29      	ldr	r3, [pc, #164]	; (8002104 <MX_TIM2_Init+0xe8>)
 800205e:	2200      	movs	r2, #0
 8002060:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002062:	4b28      	ldr	r3, [pc, #160]	; (8002104 <MX_TIM2_Init+0xe8>)
 8002064:	2263      	movs	r2, #99	; 0x63
 8002066:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002068:	4b26      	ldr	r3, [pc, #152]	; (8002104 <MX_TIM2_Init+0xe8>)
 800206a:	2200      	movs	r2, #0
 800206c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800206e:	4b25      	ldr	r3, [pc, #148]	; (8002104 <MX_TIM2_Init+0xe8>)
 8002070:	2280      	movs	r2, #128	; 0x80
 8002072:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002074:	4823      	ldr	r0, [pc, #140]	; (8002104 <MX_TIM2_Init+0xe8>)
 8002076:	f003 fd79 	bl	8005b6c <HAL_TIM_Base_Init>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002080:	f7ff fc30 	bl	80018e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002084:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002088:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800208a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800208e:	4619      	mov	r1, r3
 8002090:	481c      	ldr	r0, [pc, #112]	; (8002104 <MX_TIM2_Init+0xe8>)
 8002092:	f004 f9d7 	bl	8006444 <HAL_TIM_ConfigClockSource>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800209c:	f7ff fc22 	bl	80018e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80020a0:	4818      	ldr	r0, [pc, #96]	; (8002104 <MX_TIM2_Init+0xe8>)
 80020a2:	f003 fe5b 	bl	8005d5c <HAL_TIM_PWM_Init>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80020ac:	f7ff fc1a 	bl	80018e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020b0:	2300      	movs	r3, #0
 80020b2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020b4:	2300      	movs	r3, #0
 80020b6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020b8:	f107 031c 	add.w	r3, r7, #28
 80020bc:	4619      	mov	r1, r3
 80020be:	4811      	ldr	r0, [pc, #68]	; (8002104 <MX_TIM2_Init+0xe8>)
 80020c0:	f004 fe54 	bl	8006d6c <HAL_TIMEx_MasterConfigSynchronization>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80020ca:	f7ff fc0b 	bl	80018e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020ce:	2360      	movs	r3, #96	; 0x60
 80020d0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80020d2:	2300      	movs	r3, #0
 80020d4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020d6:	2300      	movs	r3, #0
 80020d8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020da:	2300      	movs	r3, #0
 80020dc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020de:	463b      	mov	r3, r7
 80020e0:	2204      	movs	r2, #4
 80020e2:	4619      	mov	r1, r3
 80020e4:	4807      	ldr	r0, [pc, #28]	; (8002104 <MX_TIM2_Init+0xe8>)
 80020e6:	f004 f899 	bl	800621c <HAL_TIM_PWM_ConfigChannel>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80020f0:	f7ff fbf8 	bl	80018e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80020f4:	4803      	ldr	r0, [pc, #12]	; (8002104 <MX_TIM2_Init+0xe8>)
 80020f6:	f000 f8af 	bl	8002258 <HAL_TIM_MspPostInit>

}
 80020fa:	bf00      	nop
 80020fc:	3738      	adds	r7, #56	; 0x38
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	200006e8 	.word	0x200006e8

08002108 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800210e:	1d3b      	adds	r3, r7, #4
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
 8002114:	605a      	str	r2, [r3, #4]
 8002116:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002118:	4b14      	ldr	r3, [pc, #80]	; (800216c <MX_TIM6_Init+0x64>)
 800211a:	4a15      	ldr	r2, [pc, #84]	; (8002170 <MX_TIM6_Init+0x68>)
 800211c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 80-1;
 800211e:	4b13      	ldr	r3, [pc, #76]	; (800216c <MX_TIM6_Init+0x64>)
 8002120:	224f      	movs	r2, #79	; 0x4f
 8002122:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002124:	4b11      	ldr	r3, [pc, #68]	; (800216c <MX_TIM6_Init+0x64>)
 8002126:	2200      	movs	r2, #0
 8002128:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 800212a:	4b10      	ldr	r3, [pc, #64]	; (800216c <MX_TIM6_Init+0x64>)
 800212c:	f242 720f 	movw	r2, #9999	; 0x270f
 8002130:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002132:	4b0e      	ldr	r3, [pc, #56]	; (800216c <MX_TIM6_Init+0x64>)
 8002134:	2280      	movs	r2, #128	; 0x80
 8002136:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002138:	480c      	ldr	r0, [pc, #48]	; (800216c <MX_TIM6_Init+0x64>)
 800213a:	f003 fd17 	bl	8005b6c <HAL_TIM_Base_Init>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002144:	f7ff fbce 	bl	80018e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002148:	2300      	movs	r3, #0
 800214a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800214c:	2300      	movs	r3, #0
 800214e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002150:	1d3b      	adds	r3, r7, #4
 8002152:	4619      	mov	r1, r3
 8002154:	4805      	ldr	r0, [pc, #20]	; (800216c <MX_TIM6_Init+0x64>)
 8002156:	f004 fe09 	bl	8006d6c <HAL_TIMEx_MasterConfigSynchronization>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002160:	f7ff fbc0 	bl	80018e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002164:	bf00      	nop
 8002166:	3710      	adds	r7, #16
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	20000734 	.word	0x20000734
 8002170:	40001000 	.word	0x40001000

08002174 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b08c      	sub	sp, #48	; 0x30
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800217c:	f107 031c 	add.w	r3, r7, #28
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	605a      	str	r2, [r3, #4]
 8002186:	609a      	str	r2, [r3, #8]
 8002188:	60da      	str	r2, [r3, #12]
 800218a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a2d      	ldr	r2, [pc, #180]	; (8002248 <HAL_TIM_Base_MspInit+0xd4>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d10c      	bne.n	80021b0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002196:	4b2d      	ldr	r3, [pc, #180]	; (800224c <HAL_TIM_Base_MspInit+0xd8>)
 8002198:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800219a:	4a2c      	ldr	r2, [pc, #176]	; (800224c <HAL_TIM_Base_MspInit+0xd8>)
 800219c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021a0:	6613      	str	r3, [r2, #96]	; 0x60
 80021a2:	4b2a      	ldr	r3, [pc, #168]	; (800224c <HAL_TIM_Base_MspInit+0xd8>)
 80021a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021aa:	61bb      	str	r3, [r7, #24]
 80021ac:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80021ae:	e047      	b.n	8002240 <HAL_TIM_Base_MspInit+0xcc>
  else if(tim_baseHandle->Instance==TIM2)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021b8:	d129      	bne.n	800220e <HAL_TIM_Base_MspInit+0x9a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021ba:	4b24      	ldr	r3, [pc, #144]	; (800224c <HAL_TIM_Base_MspInit+0xd8>)
 80021bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021be:	4a23      	ldr	r2, [pc, #140]	; (800224c <HAL_TIM_Base_MspInit+0xd8>)
 80021c0:	f043 0301 	orr.w	r3, r3, #1
 80021c4:	6593      	str	r3, [r2, #88]	; 0x58
 80021c6:	4b21      	ldr	r3, [pc, #132]	; (800224c <HAL_TIM_Base_MspInit+0xd8>)
 80021c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	617b      	str	r3, [r7, #20]
 80021d0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d2:	4b1e      	ldr	r3, [pc, #120]	; (800224c <HAL_TIM_Base_MspInit+0xd8>)
 80021d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021d6:	4a1d      	ldr	r2, [pc, #116]	; (800224c <HAL_TIM_Base_MspInit+0xd8>)
 80021d8:	f043 0302 	orr.w	r3, r3, #2
 80021dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021de:	4b1b      	ldr	r3, [pc, #108]	; (800224c <HAL_TIM_Base_MspInit+0xd8>)
 80021e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	613b      	str	r3, [r7, #16]
 80021e8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f0:	2302      	movs	r3, #2
 80021f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f4:	2300      	movs	r3, #0
 80021f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f8:	2300      	movs	r3, #0
 80021fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021fc:	2301      	movs	r3, #1
 80021fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002200:	f107 031c 	add.w	r3, r7, #28
 8002204:	4619      	mov	r1, r3
 8002206:	4812      	ldr	r0, [pc, #72]	; (8002250 <HAL_TIM_Base_MspInit+0xdc>)
 8002208:	f001 fd14 	bl	8003c34 <HAL_GPIO_Init>
}
 800220c:	e018      	b.n	8002240 <HAL_TIM_Base_MspInit+0xcc>
  else if(tim_baseHandle->Instance==TIM6)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a10      	ldr	r2, [pc, #64]	; (8002254 <HAL_TIM_Base_MspInit+0xe0>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d113      	bne.n	8002240 <HAL_TIM_Base_MspInit+0xcc>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002218:	4b0c      	ldr	r3, [pc, #48]	; (800224c <HAL_TIM_Base_MspInit+0xd8>)
 800221a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800221c:	4a0b      	ldr	r2, [pc, #44]	; (800224c <HAL_TIM_Base_MspInit+0xd8>)
 800221e:	f043 0310 	orr.w	r3, r3, #16
 8002222:	6593      	str	r3, [r2, #88]	; 0x58
 8002224:	4b09      	ldr	r3, [pc, #36]	; (800224c <HAL_TIM_Base_MspInit+0xd8>)
 8002226:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002228:	f003 0310 	and.w	r3, r3, #16
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002230:	2200      	movs	r2, #0
 8002232:	2100      	movs	r1, #0
 8002234:	2036      	movs	r0, #54	; 0x36
 8002236:	f001 fae0 	bl	80037fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800223a:	2036      	movs	r0, #54	; 0x36
 800223c:	f001 faf9 	bl	8003832 <HAL_NVIC_EnableIRQ>
}
 8002240:	bf00      	nop
 8002242:	3730      	adds	r7, #48	; 0x30
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40012c00 	.word	0x40012c00
 800224c:	40021000 	.word	0x40021000
 8002250:	48000400 	.word	0x48000400
 8002254:	40001000 	.word	0x40001000

08002258 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b08a      	sub	sp, #40	; 0x28
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	605a      	str	r2, [r3, #4]
 800226a:	609a      	str	r2, [r3, #8]
 800226c:	60da      	str	r2, [r3, #12]
 800226e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a23      	ldr	r2, [pc, #140]	; (8002304 <HAL_TIM_MspPostInit+0xac>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d11e      	bne.n	80022b8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800227a:	4b23      	ldr	r3, [pc, #140]	; (8002308 <HAL_TIM_MspPostInit+0xb0>)
 800227c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800227e:	4a22      	ldr	r2, [pc, #136]	; (8002308 <HAL_TIM_MspPostInit+0xb0>)
 8002280:	f043 0301 	orr.w	r3, r3, #1
 8002284:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002286:	4b20      	ldr	r3, [pc, #128]	; (8002308 <HAL_TIM_MspPostInit+0xb0>)
 8002288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800228a:	f003 0301 	and.w	r3, r3, #1
 800228e:	613b      	str	r3, [r7, #16]
 8002290:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = SERVO_PWM_1_Pin;
 8002292:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002296:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002298:	2302      	movs	r3, #2
 800229a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229c:	2300      	movs	r3, #0
 800229e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a0:	2300      	movs	r3, #0
 80022a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80022a4:	2301      	movs	r3, #1
 80022a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SERVO_PWM_1_GPIO_Port, &GPIO_InitStruct);
 80022a8:	f107 0314 	add.w	r3, r7, #20
 80022ac:	4619      	mov	r1, r3
 80022ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022b2:	f001 fcbf 	bl	8003c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80022b6:	e020      	b.n	80022fa <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM2)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022c0:	d11b      	bne.n	80022fa <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022c2:	4b11      	ldr	r3, [pc, #68]	; (8002308 <HAL_TIM_MspPostInit+0xb0>)
 80022c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022c6:	4a10      	ldr	r2, [pc, #64]	; (8002308 <HAL_TIM_MspPostInit+0xb0>)
 80022c8:	f043 0302 	orr.w	r3, r3, #2
 80022cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022ce:	4b0e      	ldr	r3, [pc, #56]	; (8002308 <HAL_TIM_MspPostInit+0xb0>)
 80022d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	60fb      	str	r3, [r7, #12]
 80022d8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CYTRON_PWM_1_Pin;
 80022da:	2308      	movs	r3, #8
 80022dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022de:	2302      	movs	r3, #2
 80022e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e6:	2300      	movs	r3, #0
 80022e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80022ea:	2301      	movs	r3, #1
 80022ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(CYTRON_PWM_1_GPIO_Port, &GPIO_InitStruct);
 80022ee:	f107 0314 	add.w	r3, r7, #20
 80022f2:	4619      	mov	r1, r3
 80022f4:	4805      	ldr	r0, [pc, #20]	; (800230c <HAL_TIM_MspPostInit+0xb4>)
 80022f6:	f001 fc9d 	bl	8003c34 <HAL_GPIO_Init>
}
 80022fa:	bf00      	nop
 80022fc:	3728      	adds	r7, #40	; 0x28
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	40012c00 	.word	0x40012c00
 8002308:	40021000 	.word	0x40021000
 800230c:	48000400 	.word	0x48000400

08002310 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002314:	4b14      	ldr	r3, [pc, #80]	; (8002368 <MX_USART2_UART_Init+0x58>)
 8002316:	4a15      	ldr	r2, [pc, #84]	; (800236c <MX_USART2_UART_Init+0x5c>)
 8002318:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800231a:	4b13      	ldr	r3, [pc, #76]	; (8002368 <MX_USART2_UART_Init+0x58>)
 800231c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002320:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002322:	4b11      	ldr	r3, [pc, #68]	; (8002368 <MX_USART2_UART_Init+0x58>)
 8002324:	2200      	movs	r2, #0
 8002326:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002328:	4b0f      	ldr	r3, [pc, #60]	; (8002368 <MX_USART2_UART_Init+0x58>)
 800232a:	2200      	movs	r2, #0
 800232c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800232e:	4b0e      	ldr	r3, [pc, #56]	; (8002368 <MX_USART2_UART_Init+0x58>)
 8002330:	2200      	movs	r2, #0
 8002332:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002334:	4b0c      	ldr	r3, [pc, #48]	; (8002368 <MX_USART2_UART_Init+0x58>)
 8002336:	220c      	movs	r2, #12
 8002338:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800233a:	4b0b      	ldr	r3, [pc, #44]	; (8002368 <MX_USART2_UART_Init+0x58>)
 800233c:	2200      	movs	r2, #0
 800233e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002340:	4b09      	ldr	r3, [pc, #36]	; (8002368 <MX_USART2_UART_Init+0x58>)
 8002342:	2200      	movs	r2, #0
 8002344:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002346:	4b08      	ldr	r3, [pc, #32]	; (8002368 <MX_USART2_UART_Init+0x58>)
 8002348:	2200      	movs	r2, #0
 800234a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800234c:	4b06      	ldr	r3, [pc, #24]	; (8002368 <MX_USART2_UART_Init+0x58>)
 800234e:	2200      	movs	r2, #0
 8002350:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002352:	4805      	ldr	r0, [pc, #20]	; (8002368 <MX_USART2_UART_Init+0x58>)
 8002354:	f004 fe06 	bl	8006f64 <HAL_UART_Init>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800235e:	f7ff fac1 	bl	80018e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002362:	bf00      	nop
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	20000780 	.word	0x20000780
 800236c:	40004400 	.word	0x40004400

08002370 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b0a2      	sub	sp, #136	; 0x88
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002378:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800237c:	2200      	movs	r2, #0
 800237e:	601a      	str	r2, [r3, #0]
 8002380:	605a      	str	r2, [r3, #4]
 8002382:	609a      	str	r2, [r3, #8]
 8002384:	60da      	str	r2, [r3, #12]
 8002386:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002388:	f107 0314 	add.w	r3, r7, #20
 800238c:	2260      	movs	r2, #96	; 0x60
 800238e:	2100      	movs	r1, #0
 8002390:	4618      	mov	r0, r3
 8002392:	f006 fb43 	bl	8008a1c <memset>
  if(uartHandle->Instance==USART2)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a38      	ldr	r2, [pc, #224]	; (800247c <HAL_UART_MspInit+0x10c>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d169      	bne.n	8002474 <HAL_UART_MspInit+0x104>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80023a0:	2302      	movs	r3, #2
 80023a2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80023a4:	2300      	movs	r3, #0
 80023a6:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023a8:	f107 0314 	add.w	r3, r7, #20
 80023ac:	4618      	mov	r0, r3
 80023ae:	f002 fc87 	bl	8004cc0 <HAL_RCCEx_PeriphCLKConfig>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80023b8:	f7ff fa94 	bl	80018e4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80023bc:	4b30      	ldr	r3, [pc, #192]	; (8002480 <HAL_UART_MspInit+0x110>)
 80023be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023c0:	4a2f      	ldr	r2, [pc, #188]	; (8002480 <HAL_UART_MspInit+0x110>)
 80023c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023c6:	6593      	str	r3, [r2, #88]	; 0x58
 80023c8:	4b2d      	ldr	r3, [pc, #180]	; (8002480 <HAL_UART_MspInit+0x110>)
 80023ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d0:	613b      	str	r3, [r7, #16]
 80023d2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d4:	4b2a      	ldr	r3, [pc, #168]	; (8002480 <HAL_UART_MspInit+0x110>)
 80023d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023d8:	4a29      	ldr	r2, [pc, #164]	; (8002480 <HAL_UART_MspInit+0x110>)
 80023da:	f043 0301 	orr.w	r3, r3, #1
 80023de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023e0:	4b27      	ldr	r3, [pc, #156]	; (8002480 <HAL_UART_MspInit+0x110>)
 80023e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023e4:	f003 0301 	and.w	r3, r3, #1
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80023ec:	230c      	movs	r3, #12
 80023ee:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f0:	2302      	movs	r3, #2
 80023f2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f4:	2300      	movs	r3, #0
 80023f6:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f8:	2303      	movs	r3, #3
 80023fa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023fe:	2307      	movs	r3, #7
 8002400:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002404:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002408:	4619      	mov	r1, r3
 800240a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800240e:	f001 fc11 	bl	8003c34 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002412:	4b1c      	ldr	r3, [pc, #112]	; (8002484 <HAL_UART_MspInit+0x114>)
 8002414:	4a1c      	ldr	r2, [pc, #112]	; (8002488 <HAL_UART_MspInit+0x118>)
 8002416:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8002418:	4b1a      	ldr	r3, [pc, #104]	; (8002484 <HAL_UART_MspInit+0x114>)
 800241a:	2202      	movs	r2, #2
 800241c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800241e:	4b19      	ldr	r3, [pc, #100]	; (8002484 <HAL_UART_MspInit+0x114>)
 8002420:	2200      	movs	r2, #0
 8002422:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002424:	4b17      	ldr	r3, [pc, #92]	; (8002484 <HAL_UART_MspInit+0x114>)
 8002426:	2200      	movs	r2, #0
 8002428:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800242a:	4b16      	ldr	r3, [pc, #88]	; (8002484 <HAL_UART_MspInit+0x114>)
 800242c:	2280      	movs	r2, #128	; 0x80
 800242e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002430:	4b14      	ldr	r3, [pc, #80]	; (8002484 <HAL_UART_MspInit+0x114>)
 8002432:	2200      	movs	r2, #0
 8002434:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002436:	4b13      	ldr	r3, [pc, #76]	; (8002484 <HAL_UART_MspInit+0x114>)
 8002438:	2200      	movs	r2, #0
 800243a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800243c:	4b11      	ldr	r3, [pc, #68]	; (8002484 <HAL_UART_MspInit+0x114>)
 800243e:	2200      	movs	r2, #0
 8002440:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002442:	4b10      	ldr	r3, [pc, #64]	; (8002484 <HAL_UART_MspInit+0x114>)
 8002444:	2200      	movs	r2, #0
 8002446:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002448:	480e      	ldr	r0, [pc, #56]	; (8002484 <HAL_UART_MspInit+0x114>)
 800244a:	f001 fa0d 	bl	8003868 <HAL_DMA_Init>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8002454:	f7ff fa46 	bl	80018e4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	4a0a      	ldr	r2, [pc, #40]	; (8002484 <HAL_UART_MspInit+0x114>)
 800245c:	671a      	str	r2, [r3, #112]	; 0x70
 800245e:	4a09      	ldr	r2, [pc, #36]	; (8002484 <HAL_UART_MspInit+0x114>)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002464:	2200      	movs	r2, #0
 8002466:	2100      	movs	r1, #0
 8002468:	2026      	movs	r0, #38	; 0x26
 800246a:	f001 f9c6 	bl	80037fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800246e:	2026      	movs	r0, #38	; 0x26
 8002470:	f001 f9df 	bl	8003832 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002474:	bf00      	nop
 8002476:	3788      	adds	r7, #136	; 0x88
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	40004400 	.word	0x40004400
 8002480:	40021000 	.word	0x40021000
 8002484:	20000804 	.word	0x20000804
 8002488:	4002006c 	.word	0x4002006c

0800248c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800248c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024c4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002490:	f7ff fd06 	bl	8001ea0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002494:	480c      	ldr	r0, [pc, #48]	; (80024c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002496:	490d      	ldr	r1, [pc, #52]	; (80024cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002498:	4a0d      	ldr	r2, [pc, #52]	; (80024d0 <LoopForever+0xe>)
  movs r3, #0
 800249a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800249c:	e002      	b.n	80024a4 <LoopCopyDataInit>

0800249e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800249e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024a2:	3304      	adds	r3, #4

080024a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024a8:	d3f9      	bcc.n	800249e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024aa:	4a0a      	ldr	r2, [pc, #40]	; (80024d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80024ac:	4c0a      	ldr	r4, [pc, #40]	; (80024d8 <LoopForever+0x16>)
  movs r3, #0
 80024ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024b0:	e001      	b.n	80024b6 <LoopFillZerobss>

080024b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024b4:	3204      	adds	r2, #4

080024b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024b8:	d3fb      	bcc.n	80024b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024ba:	f006 fa83 	bl	80089c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024be:	f7fe ff8b 	bl	80013d8 <main>

080024c2 <LoopForever>:

LoopForever:
    b LoopForever
 80024c2:	e7fe      	b.n	80024c2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80024c4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80024c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024cc:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 80024d0:	0800ee68 	.word	0x0800ee68
  ldr r2, =_sbss
 80024d4:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 80024d8:	20000860 	.word	0x20000860

080024dc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024dc:	e7fe      	b.n	80024dc <ADC1_IRQHandler>

080024de <_ZN9movingAvgC1Ei>:
#define MOVINGAVG_H_INCLUDED

class movingAvg
{
    public:
        movingAvg(int interval)
 80024de:	b480      	push	{r7}
 80024e0:	b083      	sub	sp, #12
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
 80024e6:	6039      	str	r1, [r7, #0]
            : m_interval{interval}, m_nbrReadings{0}, m_sum{0}, m_next{0} {}
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	683a      	ldr	r2, [r7, #0]
 80024ec:	601a      	str	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	605a      	str	r2, [r3, #4]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	609a      	str	r2, [r3, #8]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	60da      	str	r2, [r3, #12]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4618      	mov	r0, r3
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr

0800250e <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>:
 * @param  minimum_angle: minimum angle of the motor
 * @param  maximum_angle: maximum angle of the motor
 * @param  limit_switch_pin: pin for the brake or limit switch
 * @retval None
 */
RoverArmMotor::RoverArmMotor(SPI_HandleTypeDef *spi_handle, Pin pwm_pin, Pin dir_pin, Pin encoder_pin, int esc_type, double minimum_angle, double maximum_angle, Pin limit_switch_pin)
 800250e:	b082      	sub	sp, #8
 8002510:	b590      	push	{r4, r7, lr}
 8002512:	b089      	sub	sp, #36	; 0x24
 8002514:	af02      	add	r7, sp, #8
 8002516:	6178      	str	r0, [r7, #20]
 8002518:	6139      	str	r1, [r7, #16]
 800251a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800251e:	e881 000c 	stmia.w	r1, {r2, r3}
 8002522:	ed87 0b02 	vstr	d0, [r7, #8]
 8002526:	ed87 1b00 	vstr	d1, [r7]
    : internalPIDInstance(&input, &output, &setpoint, regularKp, regularKi, regularKd, _PID_CD_DIRECT), internalAveragerInstance(15)
 800252a:	6978      	ldr	r0, [r7, #20]
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	f503 7198 	add.w	r1, r3, #304	; 0x130
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	f503 729c 	add.w	r2, r3, #312	; 0x138
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	f503 74a0 	add.w	r4, r3, #320	; 0x140
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 8002550:	2300      	movs	r3, #0
 8002552:	9300      	str	r3, [sp, #0]
 8002554:	eeb0 2a45 	vmov.f32	s4, s10
 8002558:	eef0 2a65 	vmov.f32	s5, s11
 800255c:	eeb0 1a46 	vmov.f32	s2, s12
 8002560:	eef0 1a66 	vmov.f32	s3, s13
 8002564:	eeb0 0a47 	vmov.f32	s0, s14
 8002568:	eef0 0a67 	vmov.f32	s1, s15
 800256c:	4623      	mov	r3, r4
 800256e:	f000 fcb7 	bl	8002ee0 <_ZN3PIDC1EPdS0_S0_ddd13PIDCD_TypeDef>
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	3370      	adds	r3, #112	; 0x70
 8002576:	210f      	movs	r1, #15
 8002578:	4618      	mov	r0, r3
 800257a:	f7ff ffb0 	bl	80024de <_ZN9movingAvgC1Ei>
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	33b8      	adds	r3, #184	; 0xb8
 8002582:	4618      	mov	r0, r3
 8002584:	f7fe fe30 	bl	80011e8 <_ZN3PinC1Ev>
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	33c8      	adds	r3, #200	; 0xc8
 800258c:	4618      	mov	r0, r3
 800258e:	f7fe fe2b 	bl	80011e8 <_ZN3PinC1Ev>
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	33d8      	adds	r3, #216	; 0xd8
 8002596:	4618      	mov	r0, r3
 8002598:	f7fe fe26 	bl	80011e8 <_ZN3PinC1Ev>
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	33e8      	adds	r3, #232	; 0xe8
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7fe fe21 	bl	80011e8 <_ZN3PinC1Ev>
{

    // constructor
    spi = spi_handle;
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    pwm = pwm_pin;
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	f103 04b8 	add.w	r4, r3, #184	; 0xb8
 80025b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80025ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    dir = dir_pin;
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	f103 04c8 	add.w	r4, r3, #200	; 0xc8
 80025c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80025c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80025ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    encoder = encoder_pin;
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	f103 04d8 	add.w	r4, r3, #216	; 0xd8
 80025d4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80025d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80025da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    limit_switch = limit_switch_pin;
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	f103 04e8 	add.w	r4, r3, #232	; 0xe8
 80025e4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80025e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80025ea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    escType = esc_type;
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80025f2:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    lowestAngle = minimum_angle;
 80025f6:	6979      	ldr	r1, [r7, #20]
 80025f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025fc:	e9c1 2340 	strd	r2, r3, [r1, #256]	; 0x100
    highestAngle = maximum_angle;
 8002600:	6979      	ldr	r1, [r7, #20]
 8002602:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002606:	e9c1 2342 	strd	r2, r3, [r1, #264]	; 0x108

    // clean up variables
    input = 0;
 800260a:	6979      	ldr	r1, [r7, #20]
 800260c:	f04f 0200 	mov.w	r2, #0
 8002610:	f04f 0300 	mov.w	r3, #0
 8002614:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
    output = 0;
 8002618:	6979      	ldr	r1, [r7, #20]
 800261a:	f04f 0200 	mov.w	r2, #0
 800261e:	f04f 0300 	mov.w	r3, #0
 8002622:	e9c1 234e 	strd	r2, r3, [r1, #312]	; 0x138
    lastAngle = 0;
 8002626:	6979      	ldr	r1, [r7, #20]
 8002628:	f04f 0200 	mov.w	r2, #0
 800262c:	f04f 0300 	mov.w	r3, #0
 8002630:	e9c1 2348 	strd	r2, r3, [r1, #288]	; 0x120
    useSwAngle = 1;    // default use software angle
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	2201      	movs	r2, #1
 8002638:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    zero_angle_sw = 0; // default no offset
 800263c:	6979      	ldr	r1, [r7, #20]
 800263e:	f04f 0200 	mov.w	r2, #0
 8002642:	f04f 0300 	mov.w	r3, #0
 8002646:	e9c1 2358 	strd	r2, r3, [r1, #352]	; 0x160
}
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	4618      	mov	r0, r3
 800264e:	371c      	adds	r7, #28
 8002650:	46bd      	mov	sp, r7
 8002652:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002656:	b002      	add	sp, #8
 8002658:	4770      	bx	lr
 800265a:	0000      	movs	r0, r0
 800265c:	0000      	movs	r0, r0
	...

08002660 <_ZN13RoverArmMotor5beginEdddddd>:

void RoverArmMotor::begin(double aggP, double aggI, double aggD, double regP, double regI, double regD)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b08e      	sub	sp, #56	; 0x38
 8002664:	af00      	add	r7, sp, #0
 8002666:	6378      	str	r0, [r7, #52]	; 0x34
 8002668:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 800266c:	ed87 1b08 	vstr	d1, [r7, #32]
 8002670:	ed87 2b06 	vstr	d2, [r7, #24]
 8002674:	ed87 3b04 	vstr	d3, [r7, #16]
 8002678:	ed87 4b02 	vstr	d4, [r7, #8]
 800267c:	ed87 5b00 	vstr	d5, [r7]

    /*------------------Initialize timers------------------*/
    HAL_TIM_PWM_Start(pwm.p_tim, pwm.tim_channel);
 8002680:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002682:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8002686:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002688:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800268c:	4619      	mov	r1, r3
 800268e:	4610      	mov	r0, r2
 8002690:	f003 fbc6 	bl	8005e20 <HAL_TIM_PWM_Start>
    HAL_Delay(500); // wait for the motor to start up
 8002694:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002698:	f000 ffb0 	bl	80035fc <HAL_Delay>
    if (escType == CYTRON)
 800269c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800269e:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d142      	bne.n	800272c <_ZN13RoverArmMotor5beginEdddddd+0xcc>
    {
        __HAL_TIM_SET_COMPARE(pwm.p_tim, pwm.tim_channel, 0); // stop motor
 80026a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026a8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d106      	bne.n	80026be <_ZN13RoverArmMotor5beginEdddddd+0x5e>
 80026b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026b2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2200      	movs	r2, #0
 80026ba:	635a      	str	r2, [r3, #52]	; 0x34
 80026bc:	e083      	b.n	80027c6 <_ZN13RoverArmMotor5beginEdddddd+0x166>
 80026be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026c0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80026c4:	2b04      	cmp	r3, #4
 80026c6:	d106      	bne.n	80026d6 <_ZN13RoverArmMotor5beginEdddddd+0x76>
 80026c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026ca:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2200      	movs	r2, #0
 80026d2:	639a      	str	r2, [r3, #56]	; 0x38
 80026d4:	e077      	b.n	80027c6 <_ZN13RoverArmMotor5beginEdddddd+0x166>
 80026d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026d8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80026dc:	2b08      	cmp	r3, #8
 80026de:	d106      	bne.n	80026ee <_ZN13RoverArmMotor5beginEdddddd+0x8e>
 80026e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026e2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2200      	movs	r2, #0
 80026ea:	63da      	str	r2, [r3, #60]	; 0x3c
 80026ec:	e06b      	b.n	80027c6 <_ZN13RoverArmMotor5beginEdddddd+0x166>
 80026ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026f0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80026f4:	2b0c      	cmp	r3, #12
 80026f6:	d106      	bne.n	8002706 <_ZN13RoverArmMotor5beginEdddddd+0xa6>
 80026f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026fa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2200      	movs	r2, #0
 8002702:	641a      	str	r2, [r3, #64]	; 0x40
 8002704:	e05f      	b.n	80027c6 <_ZN13RoverArmMotor5beginEdddddd+0x166>
 8002706:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002708:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800270c:	2b10      	cmp	r3, #16
 800270e:	d106      	bne.n	800271e <_ZN13RoverArmMotor5beginEdddddd+0xbe>
 8002710:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002712:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2200      	movs	r2, #0
 800271a:	659a      	str	r2, [r3, #88]	; 0x58
 800271c:	e053      	b.n	80027c6 <_ZN13RoverArmMotor5beginEdddddd+0x166>
 800271e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002720:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2200      	movs	r2, #0
 8002728:	65da      	str	r2, [r3, #92]	; 0x5c
 800272a:	e04c      	b.n	80027c6 <_ZN13RoverArmMotor5beginEdddddd+0x166>
    }
    else if (escType == BLUE_ROBOTICS)
 800272c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800272e:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8002732:	2b01      	cmp	r3, #1
 8002734:	d147      	bne.n	80027c6 <_ZN13RoverArmMotor5beginEdddddd+0x166>
    {
        __HAL_TIM_SET_COMPARE(pwm.p_tim, pwm.tim_channel, 1500 - 1); // stop motor
 8002736:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002738:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800273c:	2b00      	cmp	r3, #0
 800273e:	d107      	bne.n	8002750 <_ZN13RoverArmMotor5beginEdddddd+0xf0>
 8002740:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002742:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f240 52db 	movw	r2, #1499	; 0x5db
 800274c:	635a      	str	r2, [r3, #52]	; 0x34
 800274e:	e03a      	b.n	80027c6 <_ZN13RoverArmMotor5beginEdddddd+0x166>
 8002750:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002752:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002756:	2b04      	cmp	r3, #4
 8002758:	d107      	bne.n	800276a <_ZN13RoverArmMotor5beginEdddddd+0x10a>
 800275a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800275c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f240 52db 	movw	r2, #1499	; 0x5db
 8002766:	639a      	str	r2, [r3, #56]	; 0x38
 8002768:	e02d      	b.n	80027c6 <_ZN13RoverArmMotor5beginEdddddd+0x166>
 800276a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800276c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002770:	2b08      	cmp	r3, #8
 8002772:	d107      	bne.n	8002784 <_ZN13RoverArmMotor5beginEdddddd+0x124>
 8002774:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002776:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f240 52db 	movw	r2, #1499	; 0x5db
 8002780:	63da      	str	r2, [r3, #60]	; 0x3c
 8002782:	e020      	b.n	80027c6 <_ZN13RoverArmMotor5beginEdddddd+0x166>
 8002784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002786:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800278a:	2b0c      	cmp	r3, #12
 800278c:	d107      	bne.n	800279e <_ZN13RoverArmMotor5beginEdddddd+0x13e>
 800278e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002790:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f240 52db 	movw	r2, #1499	; 0x5db
 800279a:	641a      	str	r2, [r3, #64]	; 0x40
 800279c:	e013      	b.n	80027c6 <_ZN13RoverArmMotor5beginEdddddd+0x166>
 800279e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027a0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80027a4:	2b10      	cmp	r3, #16
 80027a6:	d107      	bne.n	80027b8 <_ZN13RoverArmMotor5beginEdddddd+0x158>
 80027a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027aa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f240 52db 	movw	r2, #1499	; 0x5db
 80027b4:	659a      	str	r2, [r3, #88]	; 0x58
 80027b6:	e006      	b.n	80027c6 <_ZN13RoverArmMotor5beginEdddddd+0x166>
 80027b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027ba:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f240 52db 	movw	r2, #1499	; 0x5db
 80027c4:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /*------------------set PID parameters------------------*/
    if (escType == CYTRON)
 80027c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027c8:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d108      	bne.n	80027e2 <_ZN13RoverArmMotor5beginEdddddd+0x182>
    {
        internalPIDInstance.SetOutputLimits(-99, 99); // PWM duty cycle mn297 TOOD: check this
 80027d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027d2:	ed9f 1b3d 	vldr	d1, [pc, #244]	; 80028c8 <_ZN13RoverArmMotor5beginEdddddd+0x268>
 80027d6:	ed9f 0b3e 	vldr	d0, [pc, #248]	; 80028d0 <_ZN13RoverArmMotor5beginEdddddd+0x270>
 80027da:	4618      	mov	r0, r3
 80027dc:	f000 fd21 	bl	8003222 <_ZN3PID15SetOutputLimitsEdd>
 80027e0:	e00c      	b.n	80027fc <_ZN13RoverArmMotor5beginEdddddd+0x19c>
    }
    else if (escType == BLUE_ROBOTICS)
 80027e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027e4:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d107      	bne.n	80027fc <_ZN13RoverArmMotor5beginEdddddd+0x19c>
    {
        internalPIDInstance.SetOutputLimits(-300, 300); // 1500 +- 400 for BlueRobotics ESC
 80027ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027ee:	ed9f 1b3a 	vldr	d1, [pc, #232]	; 80028d8 <_ZN13RoverArmMotor5beginEdddddd+0x278>
 80027f2:	ed9f 0b3b 	vldr	d0, [pc, #236]	; 80028e0 <_ZN13RoverArmMotor5beginEdddddd+0x280>
 80027f6:	4618      	mov	r0, r3
 80027f8:	f000 fd13 	bl	8003222 <_ZN3PID15SetOutputLimitsEdd>

    /*------------------Initialize moving average------------------*/
    // internalAveragerInstance.begin();

    /*------------------Initialize PID------------------*/
    internalPIDInstance.Init();
 80027fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027fe:	4618      	mov	r0, r3
 8002800:	f000 fbca 	bl	8002f98 <_ZN3PID4InitEv>
    internalPIDInstance.SetMode(_PID_MODE_AUTOMATIC);
 8002804:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002806:	2101      	movs	r1, #1
 8002808:	4618      	mov	r0, r3
 800280a:	f000 fcec 	bl	80031e6 <_ZN3PID7SetModeE15PIDMode_TypeDef>
    /*------------------Get setpoint------------------*/
    // Get current location and set it as setpoint. Essential to prevent jerkiness
    // as the microcontroller initializes.
    // adcResult = internalAveragerInstance.reading(analogRead(encoder));
    // after setup, currentAngle is same as setpoint
    currentAngle = get_current_angle_sw(); // fix setpoint not equal to current angle
 800280e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002810:	f000 faa2 	bl	8002d58 <_ZN13RoverArmMotor20get_current_angle_swEv>
 8002814:	eeb0 7a40 	vmov.f32	s14, s0
 8002818:	eef0 7a60 	vmov.f32	s15, s1
 800281c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800281e:	ed83 7b46 	vstr	d7, [r3, #280]	; 0x118
    setpoint = currentAngle;
 8002822:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002824:	e9d3 2346 	ldrd	r2, r3, [r3, #280]	; 0x118
 8002828:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800282a:	e9c1 2350 	strd	r2, r3, [r1, #320]	; 0x140

    /*------------------Set PID parameters------------------*/
    regularKp = regP;
 800282e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002830:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002834:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
    regularKi = regI;
 8002838:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800283a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800283e:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
    regularKd = regD;
 8002842:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002844:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002848:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
    aggressiveKp = aggP;
 800284c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800284e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002852:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
    aggressiveKi = aggI;
 8002856:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002858:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800285c:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
    aggressiveKd = aggD;
 8002860:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002862:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002866:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98

    internalPIDInstance.SetTunings(regularKp, regularKi, regularKd);
 800286a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800286c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800286e:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 8002872:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002874:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 8002878:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800287a:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 800287e:	eeb0 2a45 	vmov.f32	s4, s10
 8002882:	eef0 2a65 	vmov.f32	s5, s11
 8002886:	eeb0 1a46 	vmov.f32	s2, s12
 800288a:	eef0 1a66 	vmov.f32	s3, s13
 800288e:	eeb0 0a47 	vmov.f32	s0, s14
 8002892:	eef0 0a67 	vmov.f32	s1, s15
 8002896:	4610      	mov	r0, r2
 8002898:	f000 fd31 	bl	80032fe <_ZN3PID10SetTuningsEddd>
    // if(brake)  engageBrake(); //use brake if there is one
    if (limit_switch.valid != 0)
 800289c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800289e:	f893 30ee 	ldrb.w	r3, [r3, #238]	; 0xee
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d002      	beq.n	80028ac <_ZN13RoverArmMotor5beginEdddddd+0x24c>
        engageBrake(); // use brake if there is one
 80028a6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80028a8:	f000 f99d 	bl	8002be6 <_ZN13RoverArmMotor11engageBrakeEv>

    // initialize the multiplier bool to false and the multiplier to 1.
    wrist_waist = false;
 80028ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
    // multiplier = 1;
    gearRatio = 1; // TODO check if this is correct
 80028b4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80028b6:	f04f 0200 	mov.w	r2, #0
 80028ba:	4b0b      	ldr	r3, [pc, #44]	; (80028e8 <_ZN13RoverArmMotor5beginEdddddd+0x288>)
 80028bc:	e9c1 2354 	strd	r2, r3, [r1, #336]	; 0x150
}
 80028c0:	bf00      	nop
 80028c2:	3738      	adds	r7, #56	; 0x38
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	00000000 	.word	0x00000000
 80028cc:	4058c000 	.word	0x4058c000
 80028d0:	00000000 	.word	0x00000000
 80028d4:	c058c000 	.word	0xc058c000
 80028d8:	00000000 	.word	0x00000000
 80028dc:	4072c000 	.word	0x4072c000
 80028e0:	00000000 	.word	0x00000000
 80028e4:	c072c000 	.word	0xc072c000
 80028e8:	3ff00000 	.word	0x3ff00000
 80028ec:	00000000 	.word	0x00000000

080028f0 <_ZN13RoverArmMotor4tickEv>:
int positive_rezeros = 0;
double real_angle = 0;

// Needs to be called in each loop
void RoverArmMotor::tick()
{ // worry about currentAngle and setpoint
 80028f0:	b590      	push	{r4, r7, lr}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]

    /*------------------Get current angle------------------*/
    currentAngle = get_current_angle_sw();
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f000 fa2d 	bl	8002d58 <_ZN13RoverArmMotor20get_current_angle_swEv>
 80028fe:	eeb0 7a40 	vmov.f32	s14, s0
 8002902:	eef0 7a60 	vmov.f32	s15, s1
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	ed83 7b46 	vstr	d7, [r3, #280]	; 0x118

    input = currentAngle; // range is R line
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	e9d3 2346 	ldrd	r2, r3, [r3, #280]	; 0x118
 8002912:	6879      	ldr	r1, [r7, #4]
 8002914:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
    // else{
    //     gap = setpoint - input;
    // }

    // Tone down P and I as the motor hones onto position
    internalPIDInstance.Compute(); // return value stored in output
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4618      	mov	r0, r3
 800291c:	f000 fb76 	bl	800300c <_ZN3PID7ComputeEv>
        //     else
        //     {
        //         output = (output + deadband);
        //     }
        // }
        __HAL_TIM_SET_COMPARE(pwm.p_tim, pwm.tim_channel, 1500 - 1 + output);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002926:	2b00      	cmp	r3, #0
 8002928:	d114      	bne.n	8002954 <_ZN13RoverArmMotor4tickEv+0x64>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	e9d3 014e 	ldrd	r0, r1, [r3, #312]	; 0x138
 8002930:	a349      	add	r3, pc, #292	; (adr r3, 8002a58 <_ZN13RoverArmMotor4tickEv+0x168>)
 8002932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002936:	f7fd fcb9 	bl	80002ac <__adddf3>
 800293a:	4602      	mov	r2, r0
 800293c:	460b      	mov	r3, r1
 800293e:	4610      	mov	r0, r2
 8002940:	4619      	mov	r1, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002948:	681c      	ldr	r4, [r3, #0]
 800294a:	f7fe f93d 	bl	8000bc8 <__aeabi_d2uiz>
 800294e:	4603      	mov	r3, r0
 8002950:	6363      	str	r3, [r4, #52]	; 0x34
}
 8002952:	e07b      	b.n	8002a4c <_ZN13RoverArmMotor4tickEv+0x15c>
        __HAL_TIM_SET_COMPARE(pwm.p_tim, pwm.tim_channel, 1500 - 1 + output);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800295a:	2b04      	cmp	r3, #4
 800295c:	d114      	bne.n	8002988 <_ZN13RoverArmMotor4tickEv+0x98>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	e9d3 014e 	ldrd	r0, r1, [r3, #312]	; 0x138
 8002964:	a33c      	add	r3, pc, #240	; (adr r3, 8002a58 <_ZN13RoverArmMotor4tickEv+0x168>)
 8002966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800296a:	f7fd fc9f 	bl	80002ac <__adddf3>
 800296e:	4602      	mov	r2, r0
 8002970:	460b      	mov	r3, r1
 8002972:	4610      	mov	r0, r2
 8002974:	4619      	mov	r1, r3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800297c:	681c      	ldr	r4, [r3, #0]
 800297e:	f7fe f923 	bl	8000bc8 <__aeabi_d2uiz>
 8002982:	4603      	mov	r3, r0
 8002984:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8002986:	e061      	b.n	8002a4c <_ZN13RoverArmMotor4tickEv+0x15c>
        __HAL_TIM_SET_COMPARE(pwm.p_tim, pwm.tim_channel, 1500 - 1 + output);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800298e:	2b08      	cmp	r3, #8
 8002990:	d114      	bne.n	80029bc <_ZN13RoverArmMotor4tickEv+0xcc>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	e9d3 014e 	ldrd	r0, r1, [r3, #312]	; 0x138
 8002998:	a32f      	add	r3, pc, #188	; (adr r3, 8002a58 <_ZN13RoverArmMotor4tickEv+0x168>)
 800299a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800299e:	f7fd fc85 	bl	80002ac <__adddf3>
 80029a2:	4602      	mov	r2, r0
 80029a4:	460b      	mov	r3, r1
 80029a6:	4610      	mov	r0, r2
 80029a8:	4619      	mov	r1, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80029b0:	681c      	ldr	r4, [r3, #0]
 80029b2:	f7fe f909 	bl	8000bc8 <__aeabi_d2uiz>
 80029b6:	4603      	mov	r3, r0
 80029b8:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 80029ba:	e047      	b.n	8002a4c <_ZN13RoverArmMotor4tickEv+0x15c>
        __HAL_TIM_SET_COMPARE(pwm.p_tim, pwm.tim_channel, 1500 - 1 + output);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80029c2:	2b0c      	cmp	r3, #12
 80029c4:	d114      	bne.n	80029f0 <_ZN13RoverArmMotor4tickEv+0x100>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	e9d3 014e 	ldrd	r0, r1, [r3, #312]	; 0x138
 80029cc:	a322      	add	r3, pc, #136	; (adr r3, 8002a58 <_ZN13RoverArmMotor4tickEv+0x168>)
 80029ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029d2:	f7fd fc6b 	bl	80002ac <__adddf3>
 80029d6:	4602      	mov	r2, r0
 80029d8:	460b      	mov	r3, r1
 80029da:	4610      	mov	r0, r2
 80029dc:	4619      	mov	r1, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80029e4:	681c      	ldr	r4, [r3, #0]
 80029e6:	f7fe f8ef 	bl	8000bc8 <__aeabi_d2uiz>
 80029ea:	4603      	mov	r3, r0
 80029ec:	6423      	str	r3, [r4, #64]	; 0x40
}
 80029ee:	e02d      	b.n	8002a4c <_ZN13RoverArmMotor4tickEv+0x15c>
        __HAL_TIM_SET_COMPARE(pwm.p_tim, pwm.tim_channel, 1500 - 1 + output);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80029f6:	2b10      	cmp	r3, #16
 80029f8:	d114      	bne.n	8002a24 <_ZN13RoverArmMotor4tickEv+0x134>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	e9d3 014e 	ldrd	r0, r1, [r3, #312]	; 0x138
 8002a00:	a315      	add	r3, pc, #84	; (adr r3, 8002a58 <_ZN13RoverArmMotor4tickEv+0x168>)
 8002a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a06:	f7fd fc51 	bl	80002ac <__adddf3>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	4610      	mov	r0, r2
 8002a10:	4619      	mov	r1, r3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002a18:	681c      	ldr	r4, [r3, #0]
 8002a1a:	f7fe f8d5 	bl	8000bc8 <__aeabi_d2uiz>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8002a22:	e013      	b.n	8002a4c <_ZN13RoverArmMotor4tickEv+0x15c>
        __HAL_TIM_SET_COMPARE(pwm.p_tim, pwm.tim_channel, 1500 - 1 + output);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	e9d3 014e 	ldrd	r0, r1, [r3, #312]	; 0x138
 8002a2a:	a30b      	add	r3, pc, #44	; (adr r3, 8002a58 <_ZN13RoverArmMotor4tickEv+0x168>)
 8002a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a30:	f7fd fc3c 	bl	80002ac <__adddf3>
 8002a34:	4602      	mov	r2, r0
 8002a36:	460b      	mov	r3, r1
 8002a38:	4610      	mov	r0, r2
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002a42:	681c      	ldr	r4, [r3, #0]
 8002a44:	f7fe f8c0 	bl	8000bc8 <__aeabi_d2uiz>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8002a4c:	bf00      	nop
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd90      	pop	{r4, r7, pc}
 8002a54:	f3af 8000 	nop.w
 8002a58:	00000000 	.word	0x00000000
 8002a5c:	40976c00 	.word	0x40976c00

08002a60 <_ZN13RoverArmMotor14set_PID_paramsEdddddd>:
void RoverArmMotor::stop()
{
    __HAL_TIM_SET_COMPARE(pwm.p_tim, pwm.tim_channel, (int)0);
}
void RoverArmMotor::set_PID_params(double aggP, double aggI, double aggD, double regP, double regI, double regD)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b08e      	sub	sp, #56	; 0x38
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6378      	str	r0, [r7, #52]	; 0x34
 8002a68:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 8002a6c:	ed87 1b08 	vstr	d1, [r7, #32]
 8002a70:	ed87 2b06 	vstr	d2, [r7, #24]
 8002a74:	ed87 3b04 	vstr	d3, [r7, #16]
 8002a78:	ed87 4b02 	vstr	d4, [r7, #8]
 8002a7c:	ed87 5b00 	vstr	d5, [r7]
    regularKp = regP;
 8002a80:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002a82:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002a86:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
    regularKi = regI;
 8002a8a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002a8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a90:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
    regularKd = regD;
 8002a94:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002a96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002a9a:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
    aggressiveKp = aggP;
 8002a9e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002aa0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002aa4:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
    aggressiveKi = aggI;
 8002aa8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002aaa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002aae:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
    aggressiveKd = aggD;
 8002ab2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002ab4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ab8:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
    internalPIDInstance.SetTunings(regularKp, regularKi, regularKd);
 8002abc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002abe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ac0:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 8002ac4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ac6:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 8002aca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002acc:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 8002ad0:	eeb0 2a45 	vmov.f32	s4, s10
 8002ad4:	eef0 2a65 	vmov.f32	s5, s11
 8002ad8:	eeb0 1a46 	vmov.f32	s2, s12
 8002adc:	eef0 1a66 	vmov.f32	s3, s13
 8002ae0:	eeb0 0a47 	vmov.f32	s0, s14
 8002ae4:	eef0 0a67 	vmov.f32	s1, s15
 8002ae8:	4610      	mov	r0, r2
 8002aea:	f000 fc08 	bl	80032fe <_ZN3PID10SetTuningsEddd>
}
 8002aee:	bf00      	nop
 8002af0:	3738      	adds	r7, #56	; 0x38
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <_ZN13RoverArmMotor11newSetpointEd>:
{
    return setpoint / gearRatio;
}

bool RoverArmMotor::newSetpoint(double angle)
{
 8002af6:	b580      	push	{r7, lr}
 8002af8:	b086      	sub	sp, #24
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	60f8      	str	r0, [r7, #12]
 8002afe:	ed87 0b00 	vstr	d0, [r7]
    double setpoint_test = angle * gearRatio;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	e9d3 2354 	ldrd	r2, r3, [r3, #336]	; 0x150
 8002b08:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002b0c:	f7fd fd84 	bl	8000618 <__aeabi_dmul>
 8002b10:	4602      	mov	r2, r0
 8002b12:	460b      	mov	r3, r1
 8002b14:	e9c7 2304 	strd	r2, r3, [r7, #16]
    if (setpoint_test >= lowestAngle && setpoint_test <= highestAngle)
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	e9d3 2340 	ldrd	r2, r3, [r3, #256]	; 0x100
 8002b1e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002b22:	f7fd ffff 	bl	8000b24 <__aeabi_dcmpge>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d010      	beq.n	8002b4e <_ZN13RoverArmMotor11newSetpointEd+0x58>
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	e9d3 2342 	ldrd	r2, r3, [r3, #264]	; 0x108
 8002b32:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002b36:	f7fd ffeb 	bl	8000b10 <__aeabi_dcmple>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d006      	beq.n	8002b4e <_ZN13RoverArmMotor11newSetpointEd+0x58>
    {
        setpoint = setpoint_test;
 8002b40:	68f9      	ldr	r1, [r7, #12]
 8002b42:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002b46:	e9c1 2350 	strd	r2, r3, [r1, #320]	; 0x140
        return true;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e000      	b.n	8002b50 <_ZN13RoverArmMotor11newSetpointEd+0x5a>
    }
    else
    {
        return false;
 8002b4e:	2300      	movs	r3, #0
    }
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3718      	adds	r7, #24
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <_ZN13RoverArmMotor12setGearRatioEd>:
    // return (digitalRead(dir) == HIGH) ? FWD : REV;
    return (HAL_GPIO_ReadPin(dir.port, dir.pin) == GPIO_PIN_SET) ? FWD : REV; // mn297, TODO check if this is correct
}

void RoverArmMotor::setGearRatio(double ratio)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b085      	sub	sp, #20
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	ed87 0b00 	vstr	d0, [r7]
    gearRatio = ratio;
 8002b64:	68f9      	ldr	r1, [r7, #12]
 8002b66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b6a:	e9c1 2354 	strd	r2, r3, [r1, #336]	; 0x150
}
 8002b6e:	bf00      	nop
 8002b70:	3714      	adds	r7, #20
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr

08002b7a <_ZN13RoverArmMotor14setAngleLimitsEdd>:

void RoverArmMotor::setAngleLimits(double lowest, double highest)
{
 8002b7a:	b580      	push	{r7, lr}
 8002b7c:	b086      	sub	sp, #24
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6178      	str	r0, [r7, #20]
 8002b82:	ed87 0b02 	vstr	d0, [r7, #8]
 8002b86:	ed87 1b00 	vstr	d1, [r7]
    lowestAngle = lowest * gearRatio;
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	e9d3 0154 	ldrd	r0, r1, [r3, #336]	; 0x150
 8002b90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b94:	f7fd fd40 	bl	8000618 <__aeabi_dmul>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	6979      	ldr	r1, [r7, #20]
 8002b9e:	e9c1 2340 	strd	r2, r3, [r1, #256]	; 0x100
    highestAngle = highest * gearRatio;
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	e9d3 0154 	ldrd	r0, r1, [r3, #336]	; 0x150
 8002ba8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002bac:	f7fd fd34 	bl	8000618 <__aeabi_dmul>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	6979      	ldr	r1, [r7, #20]
 8002bb6:	e9c1 2342 	strd	r2, r3, [r1, #264]	; 0x108
}
 8002bba:	bf00      	nop
 8002bbc:	3718      	adds	r7, #24
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <_ZN13RoverArmMotor17set_zero_angle_swEv>:
void RoverArmMotor::reset_encoder()
{
    resetAMT22(spi, encoder.port, encoder.pin, nullptr); // timer not used, so nullptr
}
void RoverArmMotor::set_zero_angle_sw()
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b082      	sub	sp, #8
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
    // zero_angle_sw = this->get_current_angle();
    zero_angle_sw = this->get_current_angle_multi();
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 f862 	bl	8002c94 <_ZN13RoverArmMotor23get_current_angle_multiEv>
 8002bd0:	eeb0 7a40 	vmov.f32	s14, s0
 8002bd4:	eef0 7a60 	vmov.f32	s15, s1
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	ed83 7b58 	vstr	d7, [r3, #352]	; 0x160

} // mn297 software zero angle
 8002bde:	bf00      	nop
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <_ZN13RoverArmMotor11engageBrakeEv>:
        HAL_GPIO_WritePin(limit_switch.port, limit_switch.pin, GPIO_PIN_RESET); // mn297
    }
}

void RoverArmMotor::engageBrake()
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b082      	sub	sp, #8
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
    if (limit_switch.valid != 0)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f893 30ee 	ldrb.w	r3, [r3, #238]	; 0xee
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d009      	beq.n	8002c0c <_ZN13RoverArmMotor11engageBrakeEv+0x26>
    {
        //    digitalWrite(brake, HIGH);
        HAL_GPIO_WritePin(limit_switch.port, limit_switch.pin, GPIO_PIN_SET); // mn297
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8002c04:	2201      	movs	r2, #1
 8002c06:	4619      	mov	r1, r3
 8002c08:	f001 f98e 	bl	8003f28 <HAL_GPIO_WritePin>
    }
}
 8002c0c:	bf00      	nop
 8002c0e:	3708      	adds	r7, #8
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <_ZN13RoverArmMotor17get_current_angleEv>:
    adcResult = internalAveragerInstance.reading(encoderData);                           // implicit cast to int
    currentAngle = mapFloat((float)adcResult, MIN_ADC_VALUE, MAX_ADC_VALUE, 0, 359.99f); // mn297 potentiometer encoder
    return currentAngle / gearRatio;
}
double RoverArmMotor::get_current_angle()
{ // mn297
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af02      	add	r7, sp, #8
 8002c1a:	6078      	str	r0, [r7, #4]
    // return currentAngle / gearRatio;
    uint16_t encoderData = getPositionSPI(spi, encoder.port, encoder.pin, 12, nullptr);    // timer not used, so nullptr
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f8d3 00f8 	ldr.w	r0, [r3, #248]	; 0xf8
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	; 0xdc
 8002c2e:	2300      	movs	r3, #0
 8002c30:	9300      	str	r3, [sp, #0]
 8002c32:	230c      	movs	r3, #12
 8002c34:	f005 fcef 	bl	8008616 <getPositionSPI>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	81fb      	strh	r3, [r7, #14]
    currentAngle = mapFloat((float)encoderData, MIN_ADC_VALUE, MAX_ADC_VALUE, 0, 359.99f); // mn297 potentiometer encoder
 8002c3c:	89fb      	ldrh	r3, [r7, #14]
 8002c3e:	ee07 3a90 	vmov	s15, r3
 8002c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c46:	ed9f 2a10 	vldr	s4, [pc, #64]	; 8002c88 <_ZN13RoverArmMotor17get_current_angleEv+0x74>
 8002c4a:	eddf 1a10 	vldr	s3, [pc, #64]	; 8002c8c <_ZN13RoverArmMotor17get_current_angleEv+0x78>
 8002c4e:	ed9f 1a10 	vldr	s2, [pc, #64]	; 8002c90 <_ZN13RoverArmMotor17get_current_angleEv+0x7c>
 8002c52:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8002c8c <_ZN13RoverArmMotor17get_current_angleEv+0x78>
 8002c56:	eeb0 0a67 	vmov.f32	s0, s15
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f000 f89b 	bl	8002d96 <_ZN13RoverArmMotor8mapFloatEfffff>
 8002c60:	eeb0 7a40 	vmov.f32	s14, s0
 8002c64:	eef0 7a60 	vmov.f32	s15, s1
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	ed83 7b46 	vstr	d7, [r3, #280]	; 0x118
    return currentAngle;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	e9d3 2346 	ldrd	r2, r3, [r3, #280]	; 0x118
 8002c74:	ec43 2b17 	vmov	d7, r2, r3
}
 8002c78:	eeb0 0a47 	vmov.f32	s0, s14
 8002c7c:	eef0 0a67 	vmov.f32	s1, s15
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	43b3feb8 	.word	0x43b3feb8
 8002c8c:	00000000 	.word	0x00000000
 8002c90:	457ff000 	.word	0x457ff000

08002c94 <_ZN13RoverArmMotor23get_current_angle_multiEv>:

double RoverArmMotor::get_current_angle_multi()
{ // mn297
 8002c94:	b590      	push	{r4, r7, lr}
 8002c96:	b089      	sub	sp, #36	; 0x24
 8002c98:	af02      	add	r7, sp, #8
 8002c9a:	6078      	str	r0, [r7, #4]
    // return currentAngle / gearRatio;
    int16_t result_arr[2];
    getTurnCounterSPI(result_arr, spi, encoder.port, encoder.pin, 12, nullptr);                  // timer not used, so nullptr
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f8d3 10f8 	ldr.w	r1, [r3, #248]	; 0xf8
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 8002cae:	f107 0008 	add.w	r0, r7, #8
 8002cb2:	2400      	movs	r4, #0
 8002cb4:	9401      	str	r4, [sp, #4]
 8002cb6:	240c      	movs	r4, #12
 8002cb8:	9400      	str	r4, [sp, #0]
 8002cba:	f005 fd3c 	bl	8008736 <getTurnCounterSPI>
    double angle_raw = mapFloat((float)result_arr[0], MIN_ADC_VALUE, MAX_ADC_VALUE, 0, 359.99f); // mn297 potentiometer encoder
 8002cbe:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002cc2:	ee07 3a90 	vmov	s15, r3
 8002cc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cca:	ed9f 2a20 	vldr	s4, [pc, #128]	; 8002d4c <_ZN13RoverArmMotor23get_current_angle_multiEv+0xb8>
 8002cce:	eddf 1a20 	vldr	s3, [pc, #128]	; 8002d50 <_ZN13RoverArmMotor23get_current_angle_multiEv+0xbc>
 8002cd2:	ed9f 1a20 	vldr	s2, [pc, #128]	; 8002d54 <_ZN13RoverArmMotor23get_current_angle_multiEv+0xc0>
 8002cd6:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8002d50 <_ZN13RoverArmMotor23get_current_angle_multiEv+0xbc>
 8002cda:	eeb0 0a67 	vmov.f32	s0, s15
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 f859 	bl	8002d96 <_ZN13RoverArmMotor8mapFloatEfffff>
 8002ce4:	ed87 0b04 	vstr	d0, [r7, #16]
    int turns = result_arr[1];
 8002ce8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002cec:	60fb      	str	r3, [r7, #12]
    if (turns > 0)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	dd0e      	ble.n	8002d12 <_ZN13RoverArmMotor23get_current_angle_multiEv+0x7e>
    {
        return angle_raw + 360 * turns;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8002cfa:	fb02 f303 	mul.w	r3, r2, r3
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7fd fc20 	bl	8000544 <__aeabi_i2d>
 8002d04:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002d08:	f7fd fad0 	bl	80002ac <__adddf3>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	460b      	mov	r3, r1
 8002d10:	e013      	b.n	8002d3a <_ZN13RoverArmMotor23get_current_angle_multiEv+0xa6>
    }
    else if (turns < 0)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	da0e      	bge.n	8002d36 <_ZN13RoverArmMotor23get_current_angle_multiEv+0xa2>
    {
        return angle_raw + 360 * turns;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8002d1e:	fb02 f303 	mul.w	r3, r2, r3
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7fd fc0e 	bl	8000544 <__aeabi_i2d>
 8002d28:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002d2c:	f7fd fabe 	bl	80002ac <__adddf3>
 8002d30:	4602      	mov	r2, r0
 8002d32:	460b      	mov	r3, r1
 8002d34:	e001      	b.n	8002d3a <_ZN13RoverArmMotor23get_current_angle_multiEv+0xa6>
    }
    else
    {
        return angle_raw;
 8002d36:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
    }
}
 8002d3a:	ec43 2b17 	vmov	d7, r2, r3
 8002d3e:	eeb0 0a47 	vmov.f32	s0, s14
 8002d42:	eef0 0a67 	vmov.f32	s1, s15
 8002d46:	371c      	adds	r7, #28
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd90      	pop	{r4, r7, pc}
 8002d4c:	43b3feb8 	.word	0x43b3feb8
 8002d50:	00000000 	.word	0x00000000
 8002d54:	457ff000 	.word	0x457ff000

08002d58 <_ZN13RoverArmMotor20get_current_angle_swEv>:

double RoverArmMotor::get_current_angle_sw()
{ // TODO mn297
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b086      	sub	sp, #24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
    double current_angle_multi = get_current_angle_multi();
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f7ff ff97 	bl	8002c94 <_ZN13RoverArmMotor23get_current_angle_multiEv>
 8002d66:	ed87 0b04 	vstr	d0, [r7, #16]
    double diff = current_angle_multi - zero_angle_sw;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	e9d3 2358 	ldrd	r2, r3, [r3, #352]	; 0x160
 8002d70:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002d74:	f7fd fa98 	bl	80002a8 <__aeabi_dsub>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return diff;
 8002d80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d84:	ec43 2b17 	vmov	d7, r2, r3
}
 8002d88:	eeb0 0a47 	vmov.f32	s0, s14
 8002d8c:	eef0 0a67 	vmov.f32	s1, s15
 8002d90:	3718      	adds	r7, #24
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <_ZN13RoverArmMotor8mapFloatEfffff>:
{
    return output;
}

double RoverArmMotor::mapFloat(float x, float in_min, float in_max, float out_min, float out_max)
{
 8002d96:	b580      	push	{r7, lr}
 8002d98:	b088      	sub	sp, #32
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6178      	str	r0, [r7, #20]
 8002d9e:	ed87 0a04 	vstr	s0, [r7, #16]
 8002da2:	edc7 0a03 	vstr	s1, [r7, #12]
 8002da6:	ed87 1a02 	vstr	s2, [r7, #8]
 8002daa:	edc7 1a01 	vstr	s3, [r7, #4]
 8002dae:	ed87 2a00 	vstr	s4, [r7]
    double result = ((x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
 8002db2:	ed97 7a04 	vldr	s14, [r7, #16]
 8002db6:	edd7 7a03 	vldr	s15, [r7, #12]
 8002dba:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002dbe:	edd7 6a00 	vldr	s13, [r7]
 8002dc2:	edd7 7a01 	vldr	s15, [r7, #4]
 8002dc6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002dca:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002dce:	ed97 7a02 	vldr	s14, [r7, #8]
 8002dd2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002dd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002dde:	edd7 7a01 	vldr	s15, [r7, #4]
 8002de2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002de6:	ee17 0a90 	vmov	r0, s15
 8002dea:	f7fd fbbd 	bl	8000568 <__aeabi_f2d>
 8002dee:	4602      	mov	r2, r0
 8002df0:	460b      	mov	r3, r1
 8002df2:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return result;
 8002df6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dfa:	ec43 2b17 	vmov	d7, r2, r3
}
 8002dfe:	eeb0 0a47 	vmov.f32	s0, s14
 8002e02:	eef0 0a67 	vmov.f32	s1, s15
 8002e06:	3720      	adds	r7, #32
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <_ZN13RoverArmMotor14get_turn_countEv>:
{
    return gearRatio;
}

int RoverArmMotor::get_turn_count()
{
 8002e0c:	b590      	push	{r4, r7, lr}
 8002e0e:	b087      	sub	sp, #28
 8002e10:	af02      	add	r7, sp, #8
 8002e12:	6078      	str	r0, [r7, #4]
    int16_t result_arr[2];
    getTurnCounterSPI(result_arr, spi, encoder.port, encoder.pin, 12, nullptr); // timer not used, so nullptr
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	f8d3 10f8 	ldr.w	r1, [r3, #248]	; 0xf8
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 8002e26:	f107 000c 	add.w	r0, r7, #12
 8002e2a:	2400      	movs	r4, #0
 8002e2c:	9401      	str	r4, [sp, #4]
 8002e2e:	240c      	movs	r4, #12
 8002e30:	9400      	str	r4, [sp, #0]
 8002e32:	f005 fc80 	bl	8008736 <getTurnCounterSPI>
    return result_arr[1];
 8002e36:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
    // return turn_count;
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3714      	adds	r7, #20
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd90      	pop	{r4, r7, pc}
 8002e42:	0000      	movs	r0, r0
 8002e44:	0000      	movs	r0, r0
	...

08002e48 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef>:

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~ Constructor ~~~~~~~~~~~~~~~~ */
PID::PID() {}

PID::PID(double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b08a      	sub	sp, #40	; 0x28
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6278      	str	r0, [r7, #36]	; 0x24
 8002e50:	6239      	str	r1, [r7, #32]
 8002e52:	61fa      	str	r2, [r7, #28]
 8002e54:	61bb      	str	r3, [r7, #24]
 8002e56:	ed87 0b04 	vstr	d0, [r7, #16]
 8002e5a:	ed87 1b02 	vstr	d1, [r7, #8]
 8002e5e:	ed87 2b00 	vstr	d2, [r7]
{
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	_myOutput = Output;
 8002e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e64:	69fa      	ldr	r2, [r7, #28]
 8002e66:	645a      	str	r2, [r3, #68]	; 0x44
	_myInput = Input;
 8002e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e6a:	6a3a      	ldr	r2, [r7, #32]
 8002e6c:	641a      	str	r2, [r3, #64]	; 0x40
	_mySetpoint = Setpoint;
 8002e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e70:	69ba      	ldr	r2, [r7, #24]
 8002e72:	649a      	str	r2, [r3, #72]	; 0x48
	_inAuto = (PIDMode_TypeDef)_FALSE;
 8002e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e76:	2200      	movs	r2, #0
 8002e78:	705a      	strb	r2, [r3, #1]

	PID::SetOutputLimits(0, _PID_8BIT_PWM_MAX);
 8002e7a:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8002ed0 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef+0x88>
 8002e7e:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8002ed8 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef+0x90>
 8002e82:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e84:	f000 f9cd 	bl	8003222 <_ZN3PID15SetOutputLimitsEdd>

	_sampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8002e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8a:	2264      	movs	r2, #100	; 0x64
 8002e8c:	609a      	str	r2, [r3, #8]

	PID::SetControllerDirection(ControllerDirection);
 8002e8e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002e92:	4619      	mov	r1, r3
 8002e94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e96:	f000 faf5 	bl	8003484 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef>
	PID::SetTunings(Kp, Ki, Kd, POn);
 8002e9a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	ed97 2b00 	vldr	d2, [r7]
 8002ea4:	ed97 1b02 	vldr	d1, [r7, #8]
 8002ea8:	ed97 0b04 	vldr	d0, [r7, #16]
 8002eac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002eae:	f000 fa41 	bl	8003334 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>

	_lastTime = GetTime() - _sampleTime;
 8002eb2:	f000 fb97 	bl	80035e4 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	1ad2      	subs	r2, r2, r3
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec0:	605a      	str	r2, [r3, #4]
}
 8002ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3728      	adds	r7, #40	; 0x28
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	f3af 8000 	nop.w
 8002ed0:	00000000 	.word	0x00000000
 8002ed4:	406fe000 	.word	0x406fe000
	...

08002ee0 <_ZN3PIDC1EPdS0_S0_ddd13PIDCD_TypeDef>:

PID::PID(double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDCD_TypeDef ControllerDirection) : PID::PID(Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection)
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b08c      	sub	sp, #48	; 0x30
 8002ee4:	af02      	add	r7, sp, #8
 8002ee6:	6278      	str	r0, [r7, #36]	; 0x24
 8002ee8:	6239      	str	r1, [r7, #32]
 8002eea:	61fa      	str	r2, [r7, #28]
 8002eec:	61bb      	str	r3, [r7, #24]
 8002eee:	ed87 0b04 	vstr	d0, [r7, #16]
 8002ef2:	ed87 1b02 	vstr	d1, [r7, #8]
 8002ef6:	ed87 2b00 	vstr	d2, [r7]
 8002efa:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002efe:	9301      	str	r3, [sp, #4]
 8002f00:	2301      	movs	r3, #1
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	ed97 2b00 	vldr	d2, [r7]
 8002f08:	ed97 1b02 	vldr	d1, [r7, #8]
 8002f0c:	ed97 0b04 	vldr	d0, [r7, #16]
 8002f10:	69bb      	ldr	r3, [r7, #24]
 8002f12:	69fa      	ldr	r2, [r7, #28]
 8002f14:	6a39      	ldr	r1, [r7, #32]
 8002f16:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002f18:	f7ff ff96 	bl	8002e48 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef>
{
}
 8002f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3728      	adds	r7, #40	; 0x28
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
	...

08002f28 <_ZN3PID8printPIDEv>:

void PID::printPID()
{
 8002f28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f2c:	b08c      	sub	sp, #48	; 0x30
 8002f2e:	af08      	add	r7, sp, #32
 8002f30:	6078      	str	r0, [r7, #4]
	double error = *_mySetpoint - *_myInput;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f42:	f7fd f9b1 	bl	80002a8 <__aeabi_dsub>
 8002f46:	4602      	mov	r2, r0
 8002f48:	460b      	mov	r3, r1
 8002f4a:	e9c7 2302 	strd	r2, r3, [r7, #8]
	printf("_outputSum: %f, _myInput: %f, _myOutput: %f, _mySetpoint: %f, error: %f\n",
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	e9d3 ab14 	ldrd	sl, fp, [r3, #80]	; 0x50
		   _outputSum, *_myInput, *_myOutput, *_mySetpoint, error);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
	printf("_outputSum: %f, _myInput: %f, _myOutput: %f, _mySetpoint: %f, error: %f\n",
 8002f58:	e9d3 2300 	ldrd	r2, r3, [r3]
		   _outputSum, *_myInput, *_myOutput, *_mySetpoint, error);
 8002f5c:	6879      	ldr	r1, [r7, #4]
 8002f5e:	6c49      	ldr	r1, [r1, #68]	; 0x44
	printf("_outputSum: %f, _myInput: %f, _myOutput: %f, _mySetpoint: %f, error: %f\n",
 8002f60:	e9d1 0100 	ldrd	r0, r1, [r1]
		   _outputSum, *_myInput, *_myOutput, *_mySetpoint, error);
 8002f64:	687c      	ldr	r4, [r7, #4]
 8002f66:	6ca4      	ldr	r4, [r4, #72]	; 0x48
	printf("_outputSum: %f, _myInput: %f, _myOutput: %f, _mySetpoint: %f, error: %f\n",
 8002f68:	e9d4 4500 	ldrd	r4, r5, [r4]
 8002f6c:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8002f70:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8002f74:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8002f78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002f7c:	e9cd 2300 	strd	r2, r3, [sp]
 8002f80:	4652      	mov	r2, sl
 8002f82:	465b      	mov	r3, fp
 8002f84:	4803      	ldr	r0, [pc, #12]	; (8002f94 <_ZN3PID8printPIDEv+0x6c>)
 8002f86:	f7fe f99d 	bl	80012c4 <printf>
}
 8002f8a:	bf00      	nop
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f94:	0800e25c 	.word	0x0800e25c

08002f98 <_ZN3PID4InitEv>:

/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID::Init(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	_outputSum = *_myOutput;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa8:	6879      	ldr	r1, [r7, #4]
 8002faa:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	_lastInput = *_myInput;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb6:	6879      	ldr	r1, [r7, #4]
 8002fb8:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58

	if (_outputSum > _outMax)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002fc8:	f7fd fdb6 	bl	8000b38 <__aeabi_dcmpgt>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d006      	beq.n	8002fe0 <_ZN3PID4InitEv+0x48>
	{
		_outputSum = _outMax;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002fd8:	6879      	ldr	r1, [r7, #4]
 8002fda:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		_outputSum = _outMin;
	}
	else
	{
	}
}
 8002fde:	e011      	b.n	8003004 <_ZN3PID4InitEv+0x6c>
	else if (_outputSum < _outMin)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002fec:	f7fd fd86 	bl	8000afc <__aeabi_dcmplt>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d100      	bne.n	8002ff8 <_ZN3PID4InitEv+0x60>
}
 8002ff6:	e005      	b.n	8003004 <_ZN3PID4InitEv+0x6c>
		_outputSum = _outMin;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002ffe:	6879      	ldr	r1, [r7, #4]
 8003000:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 8003004:	bf00      	nop
 8003006:	3708      	adds	r7, #8
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <_ZN3PID7ComputeEv>:
	PID::Init(Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
}

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID::Compute(void)
{
 800300c:	b5b0      	push	{r4, r5, r7, lr}
 800300e:	b08c      	sub	sp, #48	; 0x30
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
	double output;
	// _outputSum = _outMin;	//mn297 hotfix1 TODO check if this is correct
	// if (_outputSum > 50) _outputSum = 50;	//mn297 hotfix2 TODO check if this is correct

	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!_inAuto)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	785b      	ldrb	r3, [r3, #1]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d101      	bne.n	8003020 <_ZN3PID7ComputeEv+0x14>
	{
		return _FALSE;
 800301c:	2300      	movs	r3, #0
 800301e:	e0de      	b.n	80031de <_ZN3PID7ComputeEv+0x1d2>
	}

	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now = GetTime();
 8003020:	f000 fae0 	bl	80035e4 <HAL_GetTick>
 8003024:	6278      	str	r0, [r7, #36]	; 0x24
	timeChange = (now - _lastTime);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	623b      	str	r3, [r7, #32]

	if (timeChange >= _sampleTime)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	6a3a      	ldr	r2, [r7, #32]
 8003036:	429a      	cmp	r2, r3
 8003038:	f0c0 80d0 	bcc.w	80031dc <_ZN3PID7ComputeEv+0x1d0>
	{
		/* ..... Compute all the working error variables ..... */
		input = *_myInput;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003044:	e9c7 2306 	strd	r2, r3, [r7, #24]

		error = *_mySetpoint - input; // mn297 fix
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800304c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003050:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003054:	f7fd f928 	bl	80002a8 <__aeabi_dsub>
 8003058:	4602      	mov	r2, r0
 800305a:	460b      	mov	r3, r1
 800305c:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput = input - _lastInput; // mn297 fix TODO: check if this is correct
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 8003066:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800306a:	f7fd f91d 	bl	80002a8 <__aeabi_dsub>
 800306e:	4602      	mov	r2, r0
 8003070:	460b      	mov	r3, r1
 8003072:	e9c7 2302 	strd	r2, r3, [r7, #8]

		_outputSum += (_ki * error);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8003082:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003086:	f7fd fac7 	bl	8000618 <__aeabi_dmul>
 800308a:	4602      	mov	r2, r0
 800308c:	460b      	mov	r3, r1
 800308e:	4620      	mov	r0, r4
 8003090:	4629      	mov	r1, r5
 8003092:	f7fd f90b 	bl	80002ac <__adddf3>
 8003096:	4602      	mov	r2, r0
 8003098:	460b      	mov	r3, r1
 800309a:	6879      	ldr	r1, [r7, #4]
 800309c:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!_pOnE)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d114      	bne.n	80030d2 <_ZN3PID7ComputeEv+0xc6>
		{
			_outputSum -= _kp * dInput;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80030b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030b8:	f7fd faae 	bl	8000618 <__aeabi_dmul>
 80030bc:	4602      	mov	r2, r0
 80030be:	460b      	mov	r3, r1
 80030c0:	4620      	mov	r0, r4
 80030c2:	4629      	mov	r1, r5
 80030c4:	f7fd f8f0 	bl	80002a8 <__aeabi_dsub>
 80030c8:	4602      	mov	r2, r0
 80030ca:	460b      	mov	r3, r1
 80030cc:	6879      	ldr	r1, [r7, #4]
 80030ce:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		}

		if (_outputSum > _outMax)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80030de:	f7fd fd2b 	bl	8000b38 <__aeabi_dcmpgt>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d006      	beq.n	80030f6 <_ZN3PID7ComputeEv+0xea>
		{
			_outputSum = _outMax;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80030ee:	6879      	ldr	r1, [r7, #4]
 80030f0:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 80030f4:	e010      	b.n	8003118 <_ZN3PID7ComputeEv+0x10c>
		}
		else if (_outputSum < _outMin)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003102:	f7fd fcfb 	bl	8000afc <__aeabi_dcmplt>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d005      	beq.n	8003118 <_ZN3PID7ComputeEv+0x10c>
		{
			_outputSum = _outMin;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003112:	6879      	ldr	r1, [r7, #4]
 8003114:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		else
		{
		}

		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (_pOnE)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d00b      	beq.n	8003138 <_ZN3PID7ComputeEv+0x12c>
		{
			output = _kp * error;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003126:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800312a:	f7fd fa75 	bl	8000618 <__aeabi_dmul>
 800312e:	4602      	mov	r2, r0
 8003130:	460b      	mov	r3, r1
 8003132:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8003136:	e005      	b.n	8003144 <_ZN3PID7ComputeEv+0x138>
		}
		else
		{
			output = 0;
 8003138:	f04f 0200 	mov.w	r2, #0
 800313c:	f04f 0300 	mov.w	r3, #0
 8003140:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}

		/* ..... Compute Rest of PID Output ..... */
		output += _outputSum - _kd * dInput; // TODO check if this is correct mn297
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003150:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003154:	f7fd fa60 	bl	8000618 <__aeabi_dmul>
 8003158:	4602      	mov	r2, r0
 800315a:	460b      	mov	r3, r1
 800315c:	4620      	mov	r0, r4
 800315e:	4629      	mov	r1, r5
 8003160:	f7fd f8a2 	bl	80002a8 <__aeabi_dsub>
 8003164:	4602      	mov	r2, r0
 8003166:	460b      	mov	r3, r1
 8003168:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800316c:	f7fd f89e 	bl	80002ac <__adddf3>
 8003170:	4602      	mov	r2, r0
 8003172:	460b      	mov	r3, r1
 8003174:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

		if (output > _outMax)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800317e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003182:	f7fd fcd9 	bl	8000b38 <__aeabi_dcmpgt>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d005      	beq.n	8003198 <_ZN3PID7ComputeEv+0x18c>
		{
			output = _outMax;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8003192:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8003196:	e00e      	b.n	80031b6 <_ZN3PID7ComputeEv+0x1aa>
		}
		else if (output < _outMin)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800319e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80031a2:	f7fd fcab 	bl	8000afc <__aeabi_dcmplt>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d004      	beq.n	80031b6 <_ZN3PID7ComputeEv+0x1aa>
		{
			output = _outMin;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80031b2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
		else
		{
		}

		*_myOutput = output;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80031ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80031be:	e9c1 2300 	strd	r2, r3, [r1]
		printPID();
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f7ff feb0 	bl	8002f28 <_ZN3PID8printPIDEv>

		/* ..... Remember some variables for next time ..... */
		_lastInput = input;
 80031c8:	6879      	ldr	r1, [r7, #4]
 80031ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031ce:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
		_lastTime = now;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031d6:	605a      	str	r2, [r3, #4]

		return _TRUE;
 80031d8:	2301      	movs	r3, #1
 80031da:	e000      	b.n	80031de <_ZN3PID7ComputeEv+0x1d2>
	}
	else
	{
		return _FALSE;
 80031dc:	2300      	movs	r3, #0
	}
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3730      	adds	r7, #48	; 0x30
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bdb0      	pop	{r4, r5, r7, pc}

080031e6 <_ZN3PID7SetModeE15PIDMode_TypeDef>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void PID::SetMode(PIDMode_TypeDef Mode)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b084      	sub	sp, #16
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
 80031ee:	460b      	mov	r3, r1
 80031f0:	70fb      	strb	r3, [r7, #3]

	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 80031f2:	78fb      	ldrb	r3, [r7, #3]
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	bf0c      	ite	eq
 80031f8:	2301      	moveq	r3, #1
 80031fa:	2300      	movne	r3, #0
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	73fb      	strb	r3, [r7, #15]

	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !_inAuto)
 8003200:	7bfb      	ldrb	r3, [r7, #15]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d006      	beq.n	8003214 <_ZN3PID7SetModeE15PIDMode_TypeDef+0x2e>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	785b      	ldrb	r3, [r3, #1]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d102      	bne.n	8003214 <_ZN3PID7SetModeE15PIDMode_TypeDef+0x2e>
	{
		Init();
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f7ff fec2 	bl	8002f98 <_ZN3PID4InitEv>
	}

	_inAuto = (PIDMode_TypeDef)newAuto;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	7bfa      	ldrb	r2, [r7, #15]
 8003218:	705a      	strb	r2, [r3, #1]
}
 800321a:	bf00      	nop
 800321c:	3710      	adds	r7, #16
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <_ZN3PID15SetOutputLimitsEdd>:
	return _inAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID::SetOutputLimits(double Min, double Max)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b086      	sub	sp, #24
 8003226:	af00      	add	r7, sp, #0
 8003228:	6178      	str	r0, [r7, #20]
 800322a:	ed87 0b02 	vstr	d0, [r7, #8]
 800322e:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8003232:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003236:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800323a:	f7fd fc73 	bl	8000b24 <__aeabi_dcmpge>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d158      	bne.n	80032f6 <_ZN3PID15SetOutputLimitsEdd+0xd4>
	{
		return;
	}

	_outMin = Min;
 8003244:	6979      	ldr	r1, [r7, #20]
 8003246:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800324a:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	_outMax = Max;
 800324e:	6979      	ldr	r1, [r7, #20]
 8003250:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003254:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68

	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (_inAuto)
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	785b      	ldrb	r3, [r3, #1]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d04b      	beq.n	80032f8 <_ZN3PID15SetOutputLimitsEdd+0xd6>
	{

		/* ..... Check out value ..... */
		if (*_myOutput > _outMax)
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003264:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800326e:	f7fd fc63 	bl	8000b38 <__aeabi_dcmpgt>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d007      	beq.n	8003288 <_ZN3PID15SetOutputLimitsEdd+0x66>
		{
			*_myOutput = _outMax;
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8003282:	e9c1 2300 	strd	r2, r3, [r1]
 8003286:	e012      	b.n	80032ae <_ZN3PID15SetOutputLimitsEdd+0x8c>
		}
		else if (*_myOutput < _outMin)
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800328c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003296:	f7fd fc31 	bl	8000afc <__aeabi_dcmplt>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d006      	beq.n	80032ae <_ZN3PID15SetOutputLimitsEdd+0x8c>
		{
			*_myOutput = _outMin;
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80032aa:	e9c1 2300 	strd	r2, r3, [r1]
		else
		{
		}

		/* ..... Check out value ..... */
		if (_outputSum > _outMax)
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80032ba:	f7fd fc3d 	bl	8000b38 <__aeabi_dcmpgt>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d006      	beq.n	80032d2 <_ZN3PID15SetOutputLimitsEdd+0xb0>
		{
			_outputSum = _outMax;
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80032ca:	6979      	ldr	r1, [r7, #20]
 80032cc:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 80032d0:	e012      	b.n	80032f8 <_ZN3PID15SetOutputLimitsEdd+0xd6>
		}
		else if (_outputSum < _outMin)
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80032de:	f7fd fc0d 	bl	8000afc <__aeabi_dcmplt>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d007      	beq.n	80032f8 <_ZN3PID15SetOutputLimitsEdd+0xd6>
		{
			_outputSum = _outMin;
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80032ee:	6979      	ldr	r1, [r7, #20]
 80032f0:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 80032f4:	e000      	b.n	80032f8 <_ZN3PID15SetOutputLimitsEdd+0xd6>
		return;
 80032f6:	bf00      	nop
		}
		else
		{
		}
	}
}
 80032f8:	3718      	adds	r7, #24
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}

080032fe <_ZN3PID10SetTuningsEddd>:

/* ~~~~~~~~~~~~~~~~ PID Tunings ~~~~~~~~~~~~~~~~ */
void PID::SetTunings(double Kp, double Ki, double Kd)
{
 80032fe:	b580      	push	{r7, lr}
 8003300:	b088      	sub	sp, #32
 8003302:	af00      	add	r7, sp, #0
 8003304:	61f8      	str	r0, [r7, #28]
 8003306:	ed87 0b04 	vstr	d0, [r7, #16]
 800330a:	ed87 1b02 	vstr	d1, [r7, #8]
 800330e:	ed87 2b00 	vstr	d2, [r7]
	PID::SetTunings(Kp, Ki, Kd, _pOn);
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	789b      	ldrb	r3, [r3, #2]
 8003316:	4619      	mov	r1, r3
 8003318:	ed97 2b00 	vldr	d2, [r7]
 800331c:	ed97 1b02 	vldr	d1, [r7, #8]
 8003320:	ed97 0b04 	vldr	d0, [r7, #16]
 8003324:	69f8      	ldr	r0, [r7, #28]
 8003326:	f000 f805 	bl	8003334 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>
}
 800332a:	bf00      	nop
 800332c:	3720      	adds	r7, #32
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
	...

08003334 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>:
void PID::SetTunings(double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b08a      	sub	sp, #40	; 0x28
 8003338:	af00      	add	r7, sp, #0
 800333a:	61f8      	str	r0, [r7, #28]
 800333c:	ed87 0b04 	vstr	d0, [r7, #16]
 8003340:	ed87 1b02 	vstr	d1, [r7, #8]
 8003344:	ed87 2b00 	vstr	d2, [r7]
 8003348:	460b      	mov	r3, r1
 800334a:	76fb      	strb	r3, [r7, #27]

	double SampleTimeInSec;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 800334c:	f04f 0200 	mov.w	r2, #0
 8003350:	f04f 0300 	mov.w	r3, #0
 8003354:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003358:	f7fd fbd0 	bl	8000afc <__aeabi_dcmplt>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	f040 8089 	bne.w	8003476 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
 8003364:	f04f 0200 	mov.w	r2, #0
 8003368:	f04f 0300 	mov.w	r3, #0
 800336c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003370:	f7fd fbc4 	bl	8000afc <__aeabi_dcmplt>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d17d      	bne.n	8003476 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
 800337a:	f04f 0200 	mov.w	r2, #0
 800337e:	f04f 0300 	mov.w	r3, #0
 8003382:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003386:	f7fd fbb9 	bl	8000afc <__aeabi_dcmplt>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d172      	bne.n	8003476 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
	{
		return;
	}

	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	_pOn = POn;
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	7efa      	ldrb	r2, [r7, #27]
 8003394:	709a      	strb	r2, [r3, #2]
	_pOnE = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 8003396:	7efb      	ldrb	r3, [r7, #27]
 8003398:	2b01      	cmp	r3, #1
 800339a:	bf0c      	ite	eq
 800339c:	2301      	moveq	r3, #1
 800339e:	2300      	movne	r3, #0
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	461a      	mov	r2, r3
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	701a      	strb	r2, [r3, #0]

	_dispKp = Kp;
 80033a8:	69f9      	ldr	r1, [r7, #28]
 80033aa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80033ae:	e9c1 2304 	strd	r2, r3, [r1, #16]
	_dispKi = Ki;
 80033b2:	69f9      	ldr	r1, [r7, #28]
 80033b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80033b8:	e9c1 2306 	strd	r2, r3, [r1, #24]
	_dispKd = Kd;
 80033bc:	69f9      	ldr	r1, [r7, #28]
 80033be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80033c2:	e9c1 2308 	strd	r2, r3, [r1, #32]

	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)_sampleTime) / 1000;
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7fd f8aa 	bl	8000524 <__aeabi_ui2d>
 80033d0:	f04f 0200 	mov.w	r2, #0
 80033d4:	4b2a      	ldr	r3, [pc, #168]	; (8003480 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x14c>)
 80033d6:	f7fd fa49 	bl	800086c <__aeabi_ddiv>
 80033da:	4602      	mov	r2, r0
 80033dc:	460b      	mov	r3, r1
 80033de:	e9c7 2308 	strd	r2, r3, [r7, #32]

	_kp = Kp;
 80033e2:	69f9      	ldr	r1, [r7, #28]
 80033e4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80033e8:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	_ki = Ki * SampleTimeInSec;
 80033ec:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80033f0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80033f4:	f7fd f910 	bl	8000618 <__aeabi_dmul>
 80033f8:	4602      	mov	r2, r0
 80033fa:	460b      	mov	r3, r1
 80033fc:	69f9      	ldr	r1, [r7, #28]
 80033fe:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	_kd = Kd / SampleTimeInSec;
 8003402:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003406:	e9d7 0100 	ldrd	r0, r1, [r7]
 800340a:	f7fd fa2f 	bl	800086c <__aeabi_ddiv>
 800340e:	4602      	mov	r2, r0
 8003410:	460b      	mov	r3, r1
 8003412:	69f9      	ldr	r1, [r7, #28]
 8003414:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (_controllerDirection == _PID_CD_REVERSE)
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	78db      	ldrb	r3, [r3, #3]
 800341c:	2b01      	cmp	r3, #1
 800341e:	d12b      	bne.n	8003478 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x144>
	{

		_kp = (0 - _kp);
 8003420:	69fb      	ldr	r3, [r7, #28]
 8003422:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003426:	f04f 0000 	mov.w	r0, #0
 800342a:	f04f 0100 	mov.w	r1, #0
 800342e:	f7fc ff3b 	bl	80002a8 <__aeabi_dsub>
 8003432:	4602      	mov	r2, r0
 8003434:	460b      	mov	r3, r1
 8003436:	69f9      	ldr	r1, [r7, #28]
 8003438:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		_ki = (0 - _ki);
 800343c:	69fb      	ldr	r3, [r7, #28]
 800343e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003442:	f04f 0000 	mov.w	r0, #0
 8003446:	f04f 0100 	mov.w	r1, #0
 800344a:	f7fc ff2d 	bl	80002a8 <__aeabi_dsub>
 800344e:	4602      	mov	r2, r0
 8003450:	460b      	mov	r3, r1
 8003452:	69f9      	ldr	r1, [r7, #28]
 8003454:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		_kd = (0 - _kd);
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800345e:	f04f 0000 	mov.w	r0, #0
 8003462:	f04f 0100 	mov.w	r1, #0
 8003466:	f7fc ff1f 	bl	80002a8 <__aeabi_dsub>
 800346a:	4602      	mov	r2, r0
 800346c:	460b      	mov	r3, r1
 800346e:	69f9      	ldr	r1, [r7, #28]
 8003470:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8003474:	e000      	b.n	8003478 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x144>
		return;
 8003476:	bf00      	nop
	}
}
 8003478:	3728      	adds	r7, #40	; 0x28
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	408f4000 	.word	0x408f4000

08003484 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void PID::SetControllerDirection(PIDCD_TypeDef Direction)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	460b      	mov	r3, r1
 800348e:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((_inAuto) && (Direction != _controllerDirection))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	785b      	ldrb	r3, [r3, #1]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d02e      	beq.n	80034f6 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef+0x72>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	78db      	ldrb	r3, [r3, #3]
 800349c:	78fa      	ldrb	r2, [r7, #3]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d029      	beq.n	80034f6 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef+0x72>
	{

		_kp = (0 - _kp);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80034a8:	f04f 0000 	mov.w	r0, #0
 80034ac:	f04f 0100 	mov.w	r1, #0
 80034b0:	f7fc fefa 	bl	80002a8 <__aeabi_dsub>
 80034b4:	4602      	mov	r2, r0
 80034b6:	460b      	mov	r3, r1
 80034b8:	6879      	ldr	r1, [r7, #4]
 80034ba:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		_ki = (0 - _ki);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80034c4:	f04f 0000 	mov.w	r0, #0
 80034c8:	f04f 0100 	mov.w	r1, #0
 80034cc:	f7fc feec 	bl	80002a8 <__aeabi_dsub>
 80034d0:	4602      	mov	r2, r0
 80034d2:	460b      	mov	r3, r1
 80034d4:	6879      	ldr	r1, [r7, #4]
 80034d6:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		_kd = (0 - _kd);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80034e0:	f04f 0000 	mov.w	r0, #0
 80034e4:	f04f 0100 	mov.w	r1, #0
 80034e8:	f7fc fede 	bl	80002a8 <__aeabi_dsub>
 80034ec:	4602      	mov	r2, r0
 80034ee:	460b      	mov	r3, r1
 80034f0:	6879      	ldr	r1, [r7, #4]
 80034f2:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	}

	_controllerDirection = Direction;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	78fa      	ldrb	r2, [r7, #3]
 80034fa:	70da      	strb	r2, [r3, #3]
}
 80034fc:	bf00      	nop
 80034fe:	3708      	adds	r7, #8
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}

08003504 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800350a:	2300      	movs	r3, #0
 800350c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800350e:	4b0c      	ldr	r3, [pc, #48]	; (8003540 <HAL_Init+0x3c>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a0b      	ldr	r2, [pc, #44]	; (8003540 <HAL_Init+0x3c>)
 8003514:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003518:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800351a:	2003      	movs	r0, #3
 800351c:	f000 f962 	bl	80037e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003520:	2000      	movs	r0, #0
 8003522:	f000 f80f 	bl	8003544 <HAL_InitTick>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d002      	beq.n	8003532 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	71fb      	strb	r3, [r7, #7]
 8003530:	e001      	b.n	8003536 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003532:	f7fe fb7b 	bl	8001c2c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003536:	79fb      	ldrb	r3, [r7, #7]
}
 8003538:	4618      	mov	r0, r3
 800353a:	3708      	adds	r7, #8
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	40022000 	.word	0x40022000

08003544 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800354c:	2300      	movs	r3, #0
 800354e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003550:	4b17      	ldr	r3, [pc, #92]	; (80035b0 <HAL_InitTick+0x6c>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d023      	beq.n	80035a0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003558:	4b16      	ldr	r3, [pc, #88]	; (80035b4 <HAL_InitTick+0x70>)
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	4b14      	ldr	r3, [pc, #80]	; (80035b0 <HAL_InitTick+0x6c>)
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	4619      	mov	r1, r3
 8003562:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003566:	fbb3 f3f1 	udiv	r3, r3, r1
 800356a:	fbb2 f3f3 	udiv	r3, r2, r3
 800356e:	4618      	mov	r0, r3
 8003570:	f000 f96d 	bl	800384e <HAL_SYSTICK_Config>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d10f      	bne.n	800359a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2b0f      	cmp	r3, #15
 800357e:	d809      	bhi.n	8003594 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003580:	2200      	movs	r2, #0
 8003582:	6879      	ldr	r1, [r7, #4]
 8003584:	f04f 30ff 	mov.w	r0, #4294967295
 8003588:	f000 f937 	bl	80037fa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800358c:	4a0a      	ldr	r2, [pc, #40]	; (80035b8 <HAL_InitTick+0x74>)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6013      	str	r3, [r2, #0]
 8003592:	e007      	b.n	80035a4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	73fb      	strb	r3, [r7, #15]
 8003598:	e004      	b.n	80035a4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	73fb      	strb	r3, [r7, #15]
 800359e:	e001      	b.n	80035a4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80035a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3710      	adds	r7, #16
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	20000030 	.word	0x20000030
 80035b4:	20000028 	.word	0x20000028
 80035b8:	2000002c 	.word	0x2000002c

080035bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80035c0:	4b06      	ldr	r3, [pc, #24]	; (80035dc <HAL_IncTick+0x20>)
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	461a      	mov	r2, r3
 80035c6:	4b06      	ldr	r3, [pc, #24]	; (80035e0 <HAL_IncTick+0x24>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4413      	add	r3, r2
 80035cc:	4a04      	ldr	r2, [pc, #16]	; (80035e0 <HAL_IncTick+0x24>)
 80035ce:	6013      	str	r3, [r2, #0]
}
 80035d0:	bf00      	nop
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop
 80035dc:	20000030 	.word	0x20000030
 80035e0:	2000084c 	.word	0x2000084c

080035e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035e4:	b480      	push	{r7}
 80035e6:	af00      	add	r7, sp, #0
  return uwTick;
 80035e8:	4b03      	ldr	r3, [pc, #12]	; (80035f8 <HAL_GetTick+0x14>)
 80035ea:	681b      	ldr	r3, [r3, #0]
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	2000084c 	.word	0x2000084c

080035fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003604:	f7ff ffee 	bl	80035e4 <HAL_GetTick>
 8003608:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003614:	d005      	beq.n	8003622 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003616:	4b0a      	ldr	r3, [pc, #40]	; (8003640 <HAL_Delay+0x44>)
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	461a      	mov	r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	4413      	add	r3, r2
 8003620:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003622:	bf00      	nop
 8003624:	f7ff ffde 	bl	80035e4 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	429a      	cmp	r2, r3
 8003632:	d8f7      	bhi.n	8003624 <HAL_Delay+0x28>
  {
  }
}
 8003634:	bf00      	nop
 8003636:	bf00      	nop
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	20000030 	.word	0x20000030

08003644 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003644:	b480      	push	{r7}
 8003646:	b085      	sub	sp, #20
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f003 0307 	and.w	r3, r3, #7
 8003652:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003654:	4b0c      	ldr	r3, [pc, #48]	; (8003688 <__NVIC_SetPriorityGrouping+0x44>)
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800365a:	68ba      	ldr	r2, [r7, #8]
 800365c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003660:	4013      	ands	r3, r2
 8003662:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800366c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003670:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003674:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003676:	4a04      	ldr	r2, [pc, #16]	; (8003688 <__NVIC_SetPriorityGrouping+0x44>)
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	60d3      	str	r3, [r2, #12]
}
 800367c:	bf00      	nop
 800367e:	3714      	adds	r7, #20
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr
 8003688:	e000ed00 	.word	0xe000ed00

0800368c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800368c:	b480      	push	{r7}
 800368e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003690:	4b04      	ldr	r3, [pc, #16]	; (80036a4 <__NVIC_GetPriorityGrouping+0x18>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	0a1b      	lsrs	r3, r3, #8
 8003696:	f003 0307 	and.w	r3, r3, #7
}
 800369a:	4618      	mov	r0, r3
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr
 80036a4:	e000ed00 	.word	0xe000ed00

080036a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	4603      	mov	r3, r0
 80036b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	db0b      	blt.n	80036d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036ba:	79fb      	ldrb	r3, [r7, #7]
 80036bc:	f003 021f 	and.w	r2, r3, #31
 80036c0:	4907      	ldr	r1, [pc, #28]	; (80036e0 <__NVIC_EnableIRQ+0x38>)
 80036c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c6:	095b      	lsrs	r3, r3, #5
 80036c8:	2001      	movs	r0, #1
 80036ca:	fa00 f202 	lsl.w	r2, r0, r2
 80036ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036d2:	bf00      	nop
 80036d4:	370c      	adds	r7, #12
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	e000e100 	.word	0xe000e100

080036e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	4603      	mov	r3, r0
 80036ec:	6039      	str	r1, [r7, #0]
 80036ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	db0a      	blt.n	800370e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	b2da      	uxtb	r2, r3
 80036fc:	490c      	ldr	r1, [pc, #48]	; (8003730 <__NVIC_SetPriority+0x4c>)
 80036fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003702:	0112      	lsls	r2, r2, #4
 8003704:	b2d2      	uxtb	r2, r2
 8003706:	440b      	add	r3, r1
 8003708:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800370c:	e00a      	b.n	8003724 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	b2da      	uxtb	r2, r3
 8003712:	4908      	ldr	r1, [pc, #32]	; (8003734 <__NVIC_SetPriority+0x50>)
 8003714:	79fb      	ldrb	r3, [r7, #7]
 8003716:	f003 030f 	and.w	r3, r3, #15
 800371a:	3b04      	subs	r3, #4
 800371c:	0112      	lsls	r2, r2, #4
 800371e:	b2d2      	uxtb	r2, r2
 8003720:	440b      	add	r3, r1
 8003722:	761a      	strb	r2, [r3, #24]
}
 8003724:	bf00      	nop
 8003726:	370c      	adds	r7, #12
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr
 8003730:	e000e100 	.word	0xe000e100
 8003734:	e000ed00 	.word	0xe000ed00

08003738 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003738:	b480      	push	{r7}
 800373a:	b089      	sub	sp, #36	; 0x24
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f003 0307 	and.w	r3, r3, #7
 800374a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	f1c3 0307 	rsb	r3, r3, #7
 8003752:	2b04      	cmp	r3, #4
 8003754:	bf28      	it	cs
 8003756:	2304      	movcs	r3, #4
 8003758:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	3304      	adds	r3, #4
 800375e:	2b06      	cmp	r3, #6
 8003760:	d902      	bls.n	8003768 <NVIC_EncodePriority+0x30>
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	3b03      	subs	r3, #3
 8003766:	e000      	b.n	800376a <NVIC_EncodePriority+0x32>
 8003768:	2300      	movs	r3, #0
 800376a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800376c:	f04f 32ff 	mov.w	r2, #4294967295
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	fa02 f303 	lsl.w	r3, r2, r3
 8003776:	43da      	mvns	r2, r3
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	401a      	ands	r2, r3
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003780:	f04f 31ff 	mov.w	r1, #4294967295
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	fa01 f303 	lsl.w	r3, r1, r3
 800378a:	43d9      	mvns	r1, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003790:	4313      	orrs	r3, r2
         );
}
 8003792:	4618      	mov	r0, r3
 8003794:	3724      	adds	r7, #36	; 0x24
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
	...

080037a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	3b01      	subs	r3, #1
 80037ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037b0:	d301      	bcc.n	80037b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037b2:	2301      	movs	r3, #1
 80037b4:	e00f      	b.n	80037d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037b6:	4a0a      	ldr	r2, [pc, #40]	; (80037e0 <SysTick_Config+0x40>)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	3b01      	subs	r3, #1
 80037bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037be:	210f      	movs	r1, #15
 80037c0:	f04f 30ff 	mov.w	r0, #4294967295
 80037c4:	f7ff ff8e 	bl	80036e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037c8:	4b05      	ldr	r3, [pc, #20]	; (80037e0 <SysTick_Config+0x40>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037ce:	4b04      	ldr	r3, [pc, #16]	; (80037e0 <SysTick_Config+0x40>)
 80037d0:	2207      	movs	r2, #7
 80037d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3708      	adds	r7, #8
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	e000e010 	.word	0xe000e010

080037e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f7ff ff29 	bl	8003644 <__NVIC_SetPriorityGrouping>
}
 80037f2:	bf00      	nop
 80037f4:	3708      	adds	r7, #8
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b086      	sub	sp, #24
 80037fe:	af00      	add	r7, sp, #0
 8003800:	4603      	mov	r3, r0
 8003802:	60b9      	str	r1, [r7, #8]
 8003804:	607a      	str	r2, [r7, #4]
 8003806:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003808:	2300      	movs	r3, #0
 800380a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800380c:	f7ff ff3e 	bl	800368c <__NVIC_GetPriorityGrouping>
 8003810:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	68b9      	ldr	r1, [r7, #8]
 8003816:	6978      	ldr	r0, [r7, #20]
 8003818:	f7ff ff8e 	bl	8003738 <NVIC_EncodePriority>
 800381c:	4602      	mov	r2, r0
 800381e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003822:	4611      	mov	r1, r2
 8003824:	4618      	mov	r0, r3
 8003826:	f7ff ff5d 	bl	80036e4 <__NVIC_SetPriority>
}
 800382a:	bf00      	nop
 800382c:	3718      	adds	r7, #24
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003832:	b580      	push	{r7, lr}
 8003834:	b082      	sub	sp, #8
 8003836:	af00      	add	r7, sp, #0
 8003838:	4603      	mov	r3, r0
 800383a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800383c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003840:	4618      	mov	r0, r3
 8003842:	f7ff ff31 	bl	80036a8 <__NVIC_EnableIRQ>
}
 8003846:	bf00      	nop
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}

0800384e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800384e:	b580      	push	{r7, lr}
 8003850:	b082      	sub	sp, #8
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f7ff ffa2 	bl	80037a0 <SysTick_Config>
 800385c:	4603      	mov	r3, r0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3708      	adds	r7, #8
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
	...

08003868 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003868:	b480      	push	{r7}
 800386a:	b085      	sub	sp, #20
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d101      	bne.n	800387a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e098      	b.n	80039ac <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	461a      	mov	r2, r3
 8003880:	4b4d      	ldr	r3, [pc, #308]	; (80039b8 <HAL_DMA_Init+0x150>)
 8003882:	429a      	cmp	r2, r3
 8003884:	d80f      	bhi.n	80038a6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	461a      	mov	r2, r3
 800388c:	4b4b      	ldr	r3, [pc, #300]	; (80039bc <HAL_DMA_Init+0x154>)
 800388e:	4413      	add	r3, r2
 8003890:	4a4b      	ldr	r2, [pc, #300]	; (80039c0 <HAL_DMA_Init+0x158>)
 8003892:	fba2 2303 	umull	r2, r3, r2, r3
 8003896:	091b      	lsrs	r3, r3, #4
 8003898:	009a      	lsls	r2, r3, #2
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a48      	ldr	r2, [pc, #288]	; (80039c4 <HAL_DMA_Init+0x15c>)
 80038a2:	641a      	str	r2, [r3, #64]	; 0x40
 80038a4:	e00e      	b.n	80038c4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	461a      	mov	r2, r3
 80038ac:	4b46      	ldr	r3, [pc, #280]	; (80039c8 <HAL_DMA_Init+0x160>)
 80038ae:	4413      	add	r3, r2
 80038b0:	4a43      	ldr	r2, [pc, #268]	; (80039c0 <HAL_DMA_Init+0x158>)
 80038b2:	fba2 2303 	umull	r2, r3, r2, r3
 80038b6:	091b      	lsrs	r3, r3, #4
 80038b8:	009a      	lsls	r2, r3, #2
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a42      	ldr	r2, [pc, #264]	; (80039cc <HAL_DMA_Init+0x164>)
 80038c2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2202      	movs	r2, #2
 80038c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80038da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80038e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	699b      	ldr	r3, [r3, #24]
 80038fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003900:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a1b      	ldr	r3, [r3, #32]
 8003906:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003908:	68fa      	ldr	r2, [r7, #12]
 800390a:	4313      	orrs	r3, r2
 800390c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	68fa      	ldr	r2, [r7, #12]
 8003914:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800391e:	d039      	beq.n	8003994 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003924:	4a27      	ldr	r2, [pc, #156]	; (80039c4 <HAL_DMA_Init+0x15c>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d11a      	bne.n	8003960 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800392a:	4b29      	ldr	r3, [pc, #164]	; (80039d0 <HAL_DMA_Init+0x168>)
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003932:	f003 031c 	and.w	r3, r3, #28
 8003936:	210f      	movs	r1, #15
 8003938:	fa01 f303 	lsl.w	r3, r1, r3
 800393c:	43db      	mvns	r3, r3
 800393e:	4924      	ldr	r1, [pc, #144]	; (80039d0 <HAL_DMA_Init+0x168>)
 8003940:	4013      	ands	r3, r2
 8003942:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003944:	4b22      	ldr	r3, [pc, #136]	; (80039d0 <HAL_DMA_Init+0x168>)
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6859      	ldr	r1, [r3, #4]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003950:	f003 031c 	and.w	r3, r3, #28
 8003954:	fa01 f303 	lsl.w	r3, r1, r3
 8003958:	491d      	ldr	r1, [pc, #116]	; (80039d0 <HAL_DMA_Init+0x168>)
 800395a:	4313      	orrs	r3, r2
 800395c:	600b      	str	r3, [r1, #0]
 800395e:	e019      	b.n	8003994 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003960:	4b1c      	ldr	r3, [pc, #112]	; (80039d4 <HAL_DMA_Init+0x16c>)
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003968:	f003 031c 	and.w	r3, r3, #28
 800396c:	210f      	movs	r1, #15
 800396e:	fa01 f303 	lsl.w	r3, r1, r3
 8003972:	43db      	mvns	r3, r3
 8003974:	4917      	ldr	r1, [pc, #92]	; (80039d4 <HAL_DMA_Init+0x16c>)
 8003976:	4013      	ands	r3, r2
 8003978:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800397a:	4b16      	ldr	r3, [pc, #88]	; (80039d4 <HAL_DMA_Init+0x16c>)
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6859      	ldr	r1, [r3, #4]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003986:	f003 031c 	and.w	r3, r3, #28
 800398a:	fa01 f303 	lsl.w	r3, r1, r3
 800398e:	4911      	ldr	r1, [pc, #68]	; (80039d4 <HAL_DMA_Init+0x16c>)
 8003990:	4313      	orrs	r3, r2
 8003992:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2200      	movs	r2, #0
 8003998:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2201      	movs	r2, #1
 800399e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80039aa:	2300      	movs	r3, #0
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3714      	adds	r7, #20
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr
 80039b8:	40020407 	.word	0x40020407
 80039bc:	bffdfff8 	.word	0xbffdfff8
 80039c0:	cccccccd 	.word	0xcccccccd
 80039c4:	40020000 	.word	0x40020000
 80039c8:	bffdfbf8 	.word	0xbffdfbf8
 80039cc:	40020400 	.word	0x40020400
 80039d0:	400200a8 	.word	0x400200a8
 80039d4:	400204a8 	.word	0x400204a8

080039d8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039e0:	2300      	movs	r3, #0
 80039e2:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d008      	beq.n	8003a02 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2204      	movs	r2, #4
 80039f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e022      	b.n	8003a48 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f022 020e 	bic.w	r2, r2, #14
 8003a10:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f022 0201 	bic.w	r2, r2, #1
 8003a20:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a26:	f003 021c 	and.w	r2, r3, #28
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2e:	2101      	movs	r1, #1
 8003a30:	fa01 f202 	lsl.w	r2, r1, r2
 8003a34:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003a46:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3714      	adds	r7, #20
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr

08003a54 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d005      	beq.n	8003a78 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2204      	movs	r2, #4
 8003a70:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	73fb      	strb	r3, [r7, #15]
 8003a76:	e029      	b.n	8003acc <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f022 020e 	bic.w	r2, r2, #14
 8003a86:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f022 0201 	bic.w	r2, r2, #1
 8003a96:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a9c:	f003 021c 	and.w	r2, r3, #28
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	fa01 f202 	lsl.w	r2, r1, r2
 8003aaa:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d003      	beq.n	8003acc <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	4798      	blx	r3
    }
  }
  return status;
 8003acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3710      	adds	r7, #16
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b084      	sub	sp, #16
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af2:	f003 031c 	and.w	r3, r3, #28
 8003af6:	2204      	movs	r2, #4
 8003af8:	409a      	lsls	r2, r3
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	4013      	ands	r3, r2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d026      	beq.n	8003b50 <HAL_DMA_IRQHandler+0x7a>
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	f003 0304 	and.w	r3, r3, #4
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d021      	beq.n	8003b50 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0320 	and.w	r3, r3, #32
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d107      	bne.n	8003b2a <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f022 0204 	bic.w	r2, r2, #4
 8003b28:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b2e:	f003 021c 	and.w	r2, r3, #28
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b36:	2104      	movs	r1, #4
 8003b38:	fa01 f202 	lsl.w	r2, r1, r2
 8003b3c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d071      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003b4e:	e06c      	b.n	8003c2a <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b54:	f003 031c 	and.w	r3, r3, #28
 8003b58:	2202      	movs	r2, #2
 8003b5a:	409a      	lsls	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	4013      	ands	r3, r2
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d02e      	beq.n	8003bc2 <HAL_DMA_IRQHandler+0xec>
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d029      	beq.n	8003bc2 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0320 	and.w	r3, r3, #32
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d10b      	bne.n	8003b94 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f022 020a 	bic.w	r2, r2, #10
 8003b8a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b98:	f003 021c 	and.w	r2, r3, #28
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba0:	2102      	movs	r1, #2
 8003ba2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d038      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003bc0:	e033      	b.n	8003c2a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc6:	f003 031c 	and.w	r3, r3, #28
 8003bca:	2208      	movs	r2, #8
 8003bcc:	409a      	lsls	r2, r3
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d02a      	beq.n	8003c2c <HAL_DMA_IRQHandler+0x156>
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	f003 0308 	and.w	r3, r3, #8
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d025      	beq.n	8003c2c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f022 020e 	bic.w	r2, r2, #14
 8003bee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf4:	f003 021c 	and.w	r2, r3, #28
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfc:	2101      	movs	r1, #1
 8003bfe:	fa01 f202 	lsl.w	r2, r1, r2
 8003c02:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d004      	beq.n	8003c2c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003c2a:	bf00      	nop
 8003c2c:	bf00      	nop
}
 8003c2e:	3710      	adds	r7, #16
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b087      	sub	sp, #28
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c42:	e154      	b.n	8003eee <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	2101      	movs	r1, #1
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c50:	4013      	ands	r3, r2
 8003c52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	f000 8146 	beq.w	8003ee8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f003 0303 	and.w	r3, r3, #3
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d005      	beq.n	8003c74 <HAL_GPIO_Init+0x40>
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f003 0303 	and.w	r3, r3, #3
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d130      	bne.n	8003cd6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	005b      	lsls	r3, r3, #1
 8003c7e:	2203      	movs	r2, #3
 8003c80:	fa02 f303 	lsl.w	r3, r2, r3
 8003c84:	43db      	mvns	r3, r3
 8003c86:	693a      	ldr	r2, [r7, #16]
 8003c88:	4013      	ands	r3, r2
 8003c8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	68da      	ldr	r2, [r3, #12]
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	005b      	lsls	r3, r3, #1
 8003c94:	fa02 f303 	lsl.w	r3, r2, r3
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003caa:	2201      	movs	r2, #1
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb2:	43db      	mvns	r3, r3
 8003cb4:	693a      	ldr	r2, [r7, #16]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	091b      	lsrs	r3, r3, #4
 8003cc0:	f003 0201 	and.w	r2, r3, #1
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cca:	693a      	ldr	r2, [r7, #16]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	693a      	ldr	r2, [r7, #16]
 8003cd4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	f003 0303 	and.w	r3, r3, #3
 8003cde:	2b03      	cmp	r3, #3
 8003ce0:	d017      	beq.n	8003d12 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	005b      	lsls	r3, r3, #1
 8003cec:	2203      	movs	r2, #3
 8003cee:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf2:	43db      	mvns	r3, r3
 8003cf4:	693a      	ldr	r2, [r7, #16]
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	689a      	ldr	r2, [r3, #8]
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	005b      	lsls	r3, r3, #1
 8003d02:	fa02 f303 	lsl.w	r3, r2, r3
 8003d06:	693a      	ldr	r2, [r7, #16]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f003 0303 	and.w	r3, r3, #3
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d123      	bne.n	8003d66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	08da      	lsrs	r2, r3, #3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	3208      	adds	r2, #8
 8003d26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	f003 0307 	and.w	r3, r3, #7
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	220f      	movs	r2, #15
 8003d36:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3a:	43db      	mvns	r3, r3
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	4013      	ands	r3, r2
 8003d40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	691a      	ldr	r2, [r3, #16]
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	f003 0307 	and.w	r3, r3, #7
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d52:	693a      	ldr	r2, [r7, #16]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	08da      	lsrs	r2, r3, #3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	3208      	adds	r2, #8
 8003d60:	6939      	ldr	r1, [r7, #16]
 8003d62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	005b      	lsls	r3, r3, #1
 8003d70:	2203      	movs	r2, #3
 8003d72:	fa02 f303 	lsl.w	r3, r2, r3
 8003d76:	43db      	mvns	r3, r3
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	f003 0203 	and.w	r2, r3, #3
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	005b      	lsls	r3, r3, #1
 8003d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8e:	693a      	ldr	r2, [r7, #16]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	f000 80a0 	beq.w	8003ee8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003da8:	4b58      	ldr	r3, [pc, #352]	; (8003f0c <HAL_GPIO_Init+0x2d8>)
 8003daa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dac:	4a57      	ldr	r2, [pc, #348]	; (8003f0c <HAL_GPIO_Init+0x2d8>)
 8003dae:	f043 0301 	orr.w	r3, r3, #1
 8003db2:	6613      	str	r3, [r2, #96]	; 0x60
 8003db4:	4b55      	ldr	r3, [pc, #340]	; (8003f0c <HAL_GPIO_Init+0x2d8>)
 8003db6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003db8:	f003 0301 	and.w	r3, r3, #1
 8003dbc:	60bb      	str	r3, [r7, #8]
 8003dbe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003dc0:	4a53      	ldr	r2, [pc, #332]	; (8003f10 <HAL_GPIO_Init+0x2dc>)
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	089b      	lsrs	r3, r3, #2
 8003dc6:	3302      	adds	r3, #2
 8003dc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dcc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	f003 0303 	and.w	r3, r3, #3
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	220f      	movs	r2, #15
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	4013      	ands	r3, r2
 8003de2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003dea:	d019      	beq.n	8003e20 <HAL_GPIO_Init+0x1ec>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	4a49      	ldr	r2, [pc, #292]	; (8003f14 <HAL_GPIO_Init+0x2e0>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d013      	beq.n	8003e1c <HAL_GPIO_Init+0x1e8>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	4a48      	ldr	r2, [pc, #288]	; (8003f18 <HAL_GPIO_Init+0x2e4>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d00d      	beq.n	8003e18 <HAL_GPIO_Init+0x1e4>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4a47      	ldr	r2, [pc, #284]	; (8003f1c <HAL_GPIO_Init+0x2e8>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d007      	beq.n	8003e14 <HAL_GPIO_Init+0x1e0>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4a46      	ldr	r2, [pc, #280]	; (8003f20 <HAL_GPIO_Init+0x2ec>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d101      	bne.n	8003e10 <HAL_GPIO_Init+0x1dc>
 8003e0c:	2304      	movs	r3, #4
 8003e0e:	e008      	b.n	8003e22 <HAL_GPIO_Init+0x1ee>
 8003e10:	2307      	movs	r3, #7
 8003e12:	e006      	b.n	8003e22 <HAL_GPIO_Init+0x1ee>
 8003e14:	2303      	movs	r3, #3
 8003e16:	e004      	b.n	8003e22 <HAL_GPIO_Init+0x1ee>
 8003e18:	2302      	movs	r3, #2
 8003e1a:	e002      	b.n	8003e22 <HAL_GPIO_Init+0x1ee>
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e000      	b.n	8003e22 <HAL_GPIO_Init+0x1ee>
 8003e20:	2300      	movs	r3, #0
 8003e22:	697a      	ldr	r2, [r7, #20]
 8003e24:	f002 0203 	and.w	r2, r2, #3
 8003e28:	0092      	lsls	r2, r2, #2
 8003e2a:	4093      	lsls	r3, r2
 8003e2c:	693a      	ldr	r2, [r7, #16]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003e32:	4937      	ldr	r1, [pc, #220]	; (8003f10 <HAL_GPIO_Init+0x2dc>)
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	089b      	lsrs	r3, r3, #2
 8003e38:	3302      	adds	r3, #2
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e40:	4b38      	ldr	r3, [pc, #224]	; (8003f24 <HAL_GPIO_Init+0x2f0>)
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	43db      	mvns	r3, r3
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d003      	beq.n	8003e64 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003e5c:	693a      	ldr	r2, [r7, #16]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003e64:	4a2f      	ldr	r2, [pc, #188]	; (8003f24 <HAL_GPIO_Init+0x2f0>)
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003e6a:	4b2e      	ldr	r3, [pc, #184]	; (8003f24 <HAL_GPIO_Init+0x2f0>)
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	43db      	mvns	r3, r3
 8003e74:	693a      	ldr	r2, [r7, #16]
 8003e76:	4013      	ands	r3, r2
 8003e78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d003      	beq.n	8003e8e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003e86:	693a      	ldr	r2, [r7, #16]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003e8e:	4a25      	ldr	r2, [pc, #148]	; (8003f24 <HAL_GPIO_Init+0x2f0>)
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003e94:	4b23      	ldr	r3, [pc, #140]	; (8003f24 <HAL_GPIO_Init+0x2f0>)
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	43db      	mvns	r3, r3
 8003e9e:	693a      	ldr	r2, [r7, #16]
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d003      	beq.n	8003eb8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003eb0:	693a      	ldr	r2, [r7, #16]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003eb8:	4a1a      	ldr	r2, [pc, #104]	; (8003f24 <HAL_GPIO_Init+0x2f0>)
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003ebe:	4b19      	ldr	r3, [pc, #100]	; (8003f24 <HAL_GPIO_Init+0x2f0>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	43db      	mvns	r3, r3
 8003ec8:	693a      	ldr	r2, [r7, #16]
 8003eca:	4013      	ands	r3, r2
 8003ecc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d003      	beq.n	8003ee2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003eda:	693a      	ldr	r2, [r7, #16]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ee2:	4a10      	ldr	r2, [pc, #64]	; (8003f24 <HAL_GPIO_Init+0x2f0>)
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	3301      	adds	r3, #1
 8003eec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	fa22 f303 	lsr.w	r3, r2, r3
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	f47f aea3 	bne.w	8003c44 <HAL_GPIO_Init+0x10>
  }
}
 8003efe:	bf00      	nop
 8003f00:	bf00      	nop
 8003f02:	371c      	adds	r7, #28
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr
 8003f0c:	40021000 	.word	0x40021000
 8003f10:	40010000 	.word	0x40010000
 8003f14:	48000400 	.word	0x48000400
 8003f18:	48000800 	.word	0x48000800
 8003f1c:	48000c00 	.word	0x48000c00
 8003f20:	48001000 	.word	0x48001000
 8003f24:	40010400 	.word	0x40010400

08003f28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
 8003f30:	460b      	mov	r3, r1
 8003f32:	807b      	strh	r3, [r7, #2]
 8003f34:	4613      	mov	r3, r2
 8003f36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f38:	787b      	ldrb	r3, [r7, #1]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d003      	beq.n	8003f46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f3e:	887a      	ldrh	r2, [r7, #2]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f44:	e002      	b.n	8003f4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f46:	887a      	ldrh	r2, [r7, #2]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003f4c:	bf00      	nop
 8003f4e:	370c      	adds	r7, #12
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr

08003f58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	4603      	mov	r3, r0
 8003f60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003f62:	4b08      	ldr	r3, [pc, #32]	; (8003f84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f64:	695a      	ldr	r2, [r3, #20]
 8003f66:	88fb      	ldrh	r3, [r7, #6]
 8003f68:	4013      	ands	r3, r2
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d006      	beq.n	8003f7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f6e:	4a05      	ldr	r2, [pc, #20]	; (8003f84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f70:	88fb      	ldrh	r3, [r7, #6]
 8003f72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f74:	88fb      	ldrh	r3, [r7, #6]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7fd fb4a 	bl	8001610 <HAL_GPIO_EXTI_Callback>
  }
}
 8003f7c:	bf00      	nop
 8003f7e:	3708      	adds	r7, #8
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	40010400 	.word	0x40010400

08003f88 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003f8c:	4b04      	ldr	r3, [pc, #16]	; (8003fa0 <HAL_PWREx_GetVoltageRange+0x18>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	40007000 	.word	0x40007000

08003fa4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b085      	sub	sp, #20
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fb2:	d130      	bne.n	8004016 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003fb4:	4b23      	ldr	r3, [pc, #140]	; (8004044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003fbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fc0:	d038      	beq.n	8004034 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fc2:	4b20      	ldr	r3, [pc, #128]	; (8004044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003fca:	4a1e      	ldr	r2, [pc, #120]	; (8004044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fcc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fd0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003fd2:	4b1d      	ldr	r3, [pc, #116]	; (8004048 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	2232      	movs	r2, #50	; 0x32
 8003fd8:	fb02 f303 	mul.w	r3, r2, r3
 8003fdc:	4a1b      	ldr	r2, [pc, #108]	; (800404c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003fde:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe2:	0c9b      	lsrs	r3, r3, #18
 8003fe4:	3301      	adds	r3, #1
 8003fe6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fe8:	e002      	b.n	8003ff0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	3b01      	subs	r3, #1
 8003fee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ff0:	4b14      	ldr	r3, [pc, #80]	; (8004044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ff2:	695b      	ldr	r3, [r3, #20]
 8003ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ff8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ffc:	d102      	bne.n	8004004 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d1f2      	bne.n	8003fea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004004:	4b0f      	ldr	r3, [pc, #60]	; (8004044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004006:	695b      	ldr	r3, [r3, #20]
 8004008:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800400c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004010:	d110      	bne.n	8004034 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004012:	2303      	movs	r3, #3
 8004014:	e00f      	b.n	8004036 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004016:	4b0b      	ldr	r3, [pc, #44]	; (8004044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800401e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004022:	d007      	beq.n	8004034 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004024:	4b07      	ldr	r3, [pc, #28]	; (8004044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800402c:	4a05      	ldr	r2, [pc, #20]	; (8004044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800402e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004032:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3714      	adds	r7, #20
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	40007000 	.word	0x40007000
 8004048:	20000028 	.word	0x20000028
 800404c:	431bde83 	.word	0x431bde83

08004050 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b088      	sub	sp, #32
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d102      	bne.n	8004064 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	f000 bc02 	b.w	8004868 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004064:	4b96      	ldr	r3, [pc, #600]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f003 030c 	and.w	r3, r3, #12
 800406c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800406e:	4b94      	ldr	r3, [pc, #592]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	f003 0303 	and.w	r3, r3, #3
 8004076:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 0310 	and.w	r3, r3, #16
 8004080:	2b00      	cmp	r3, #0
 8004082:	f000 80e4 	beq.w	800424e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004086:	69bb      	ldr	r3, [r7, #24]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d007      	beq.n	800409c <HAL_RCC_OscConfig+0x4c>
 800408c:	69bb      	ldr	r3, [r7, #24]
 800408e:	2b0c      	cmp	r3, #12
 8004090:	f040 808b 	bne.w	80041aa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	2b01      	cmp	r3, #1
 8004098:	f040 8087 	bne.w	80041aa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800409c:	4b88      	ldr	r3, [pc, #544]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0302 	and.w	r3, r3, #2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d005      	beq.n	80040b4 <HAL_RCC_OscConfig+0x64>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	699b      	ldr	r3, [r3, #24]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d101      	bne.n	80040b4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e3d9      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6a1a      	ldr	r2, [r3, #32]
 80040b8:	4b81      	ldr	r3, [pc, #516]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0308 	and.w	r3, r3, #8
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d004      	beq.n	80040ce <HAL_RCC_OscConfig+0x7e>
 80040c4:	4b7e      	ldr	r3, [pc, #504]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040cc:	e005      	b.n	80040da <HAL_RCC_OscConfig+0x8a>
 80040ce:	4b7c      	ldr	r3, [pc, #496]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 80040d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040d4:	091b      	lsrs	r3, r3, #4
 80040d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040da:	4293      	cmp	r3, r2
 80040dc:	d223      	bcs.n	8004126 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a1b      	ldr	r3, [r3, #32]
 80040e2:	4618      	mov	r0, r3
 80040e4:	f000 fd8c 	bl	8004c00 <RCC_SetFlashLatencyFromMSIRange>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d001      	beq.n	80040f2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e3ba      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040f2:	4b73      	ldr	r3, [pc, #460]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a72      	ldr	r2, [pc, #456]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 80040f8:	f043 0308 	orr.w	r3, r3, #8
 80040fc:	6013      	str	r3, [r2, #0]
 80040fe:	4b70      	ldr	r3, [pc, #448]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a1b      	ldr	r3, [r3, #32]
 800410a:	496d      	ldr	r1, [pc, #436]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 800410c:	4313      	orrs	r3, r2
 800410e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004110:	4b6b      	ldr	r3, [pc, #428]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	69db      	ldr	r3, [r3, #28]
 800411c:	021b      	lsls	r3, r3, #8
 800411e:	4968      	ldr	r1, [pc, #416]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 8004120:	4313      	orrs	r3, r2
 8004122:	604b      	str	r3, [r1, #4]
 8004124:	e025      	b.n	8004172 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004126:	4b66      	ldr	r3, [pc, #408]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a65      	ldr	r2, [pc, #404]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 800412c:	f043 0308 	orr.w	r3, r3, #8
 8004130:	6013      	str	r3, [r2, #0]
 8004132:	4b63      	ldr	r3, [pc, #396]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a1b      	ldr	r3, [r3, #32]
 800413e:	4960      	ldr	r1, [pc, #384]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 8004140:	4313      	orrs	r3, r2
 8004142:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004144:	4b5e      	ldr	r3, [pc, #376]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	69db      	ldr	r3, [r3, #28]
 8004150:	021b      	lsls	r3, r3, #8
 8004152:	495b      	ldr	r1, [pc, #364]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 8004154:	4313      	orrs	r3, r2
 8004156:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004158:	69bb      	ldr	r3, [r7, #24]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d109      	bne.n	8004172 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a1b      	ldr	r3, [r3, #32]
 8004162:	4618      	mov	r0, r3
 8004164:	f000 fd4c 	bl	8004c00 <RCC_SetFlashLatencyFromMSIRange>
 8004168:	4603      	mov	r3, r0
 800416a:	2b00      	cmp	r3, #0
 800416c:	d001      	beq.n	8004172 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e37a      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004172:	f000 fc81 	bl	8004a78 <HAL_RCC_GetSysClockFreq>
 8004176:	4602      	mov	r2, r0
 8004178:	4b51      	ldr	r3, [pc, #324]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	091b      	lsrs	r3, r3, #4
 800417e:	f003 030f 	and.w	r3, r3, #15
 8004182:	4950      	ldr	r1, [pc, #320]	; (80042c4 <HAL_RCC_OscConfig+0x274>)
 8004184:	5ccb      	ldrb	r3, [r1, r3]
 8004186:	f003 031f 	and.w	r3, r3, #31
 800418a:	fa22 f303 	lsr.w	r3, r2, r3
 800418e:	4a4e      	ldr	r2, [pc, #312]	; (80042c8 <HAL_RCC_OscConfig+0x278>)
 8004190:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004192:	4b4e      	ldr	r3, [pc, #312]	; (80042cc <HAL_RCC_OscConfig+0x27c>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4618      	mov	r0, r3
 8004198:	f7ff f9d4 	bl	8003544 <HAL_InitTick>
 800419c:	4603      	mov	r3, r0
 800419e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80041a0:	7bfb      	ldrb	r3, [r7, #15]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d052      	beq.n	800424c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80041a6:	7bfb      	ldrb	r3, [r7, #15]
 80041a8:	e35e      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	699b      	ldr	r3, [r3, #24]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d032      	beq.n	8004218 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80041b2:	4b43      	ldr	r3, [pc, #268]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a42      	ldr	r2, [pc, #264]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 80041b8:	f043 0301 	orr.w	r3, r3, #1
 80041bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80041be:	f7ff fa11 	bl	80035e4 <HAL_GetTick>
 80041c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041c4:	e008      	b.n	80041d8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80041c6:	f7ff fa0d 	bl	80035e4 <HAL_GetTick>
 80041ca:	4602      	mov	r2, r0
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d901      	bls.n	80041d8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80041d4:	2303      	movs	r3, #3
 80041d6:	e347      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041d8:	4b39      	ldr	r3, [pc, #228]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d0f0      	beq.n	80041c6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041e4:	4b36      	ldr	r3, [pc, #216]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a35      	ldr	r2, [pc, #212]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 80041ea:	f043 0308 	orr.w	r3, r3, #8
 80041ee:	6013      	str	r3, [r2, #0]
 80041f0:	4b33      	ldr	r3, [pc, #204]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a1b      	ldr	r3, [r3, #32]
 80041fc:	4930      	ldr	r1, [pc, #192]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 80041fe:	4313      	orrs	r3, r2
 8004200:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004202:	4b2f      	ldr	r3, [pc, #188]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	69db      	ldr	r3, [r3, #28]
 800420e:	021b      	lsls	r3, r3, #8
 8004210:	492b      	ldr	r1, [pc, #172]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 8004212:	4313      	orrs	r3, r2
 8004214:	604b      	str	r3, [r1, #4]
 8004216:	e01a      	b.n	800424e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004218:	4b29      	ldr	r3, [pc, #164]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a28      	ldr	r2, [pc, #160]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 800421e:	f023 0301 	bic.w	r3, r3, #1
 8004222:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004224:	f7ff f9de 	bl	80035e4 <HAL_GetTick>
 8004228:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800422a:	e008      	b.n	800423e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800422c:	f7ff f9da 	bl	80035e4 <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	2b02      	cmp	r3, #2
 8004238:	d901      	bls.n	800423e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e314      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800423e:	4b20      	ldr	r3, [pc, #128]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0302 	and.w	r3, r3, #2
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1f0      	bne.n	800422c <HAL_RCC_OscConfig+0x1dc>
 800424a:	e000      	b.n	800424e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800424c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	2b00      	cmp	r3, #0
 8004258:	d073      	beq.n	8004342 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	2b08      	cmp	r3, #8
 800425e:	d005      	beq.n	800426c <HAL_RCC_OscConfig+0x21c>
 8004260:	69bb      	ldr	r3, [r7, #24]
 8004262:	2b0c      	cmp	r3, #12
 8004264:	d10e      	bne.n	8004284 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	2b03      	cmp	r3, #3
 800426a:	d10b      	bne.n	8004284 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800426c:	4b14      	ldr	r3, [pc, #80]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d063      	beq.n	8004340 <HAL_RCC_OscConfig+0x2f0>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d15f      	bne.n	8004340 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e2f1      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800428c:	d106      	bne.n	800429c <HAL_RCC_OscConfig+0x24c>
 800428e:	4b0c      	ldr	r3, [pc, #48]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a0b      	ldr	r2, [pc, #44]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 8004294:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004298:	6013      	str	r3, [r2, #0]
 800429a:	e025      	b.n	80042e8 <HAL_RCC_OscConfig+0x298>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042a4:	d114      	bne.n	80042d0 <HAL_RCC_OscConfig+0x280>
 80042a6:	4b06      	ldr	r3, [pc, #24]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a05      	ldr	r2, [pc, #20]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 80042ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042b0:	6013      	str	r3, [r2, #0]
 80042b2:	4b03      	ldr	r3, [pc, #12]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a02      	ldr	r2, [pc, #8]	; (80042c0 <HAL_RCC_OscConfig+0x270>)
 80042b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042bc:	6013      	str	r3, [r2, #0]
 80042be:	e013      	b.n	80042e8 <HAL_RCC_OscConfig+0x298>
 80042c0:	40021000 	.word	0x40021000
 80042c4:	0800e2b4 	.word	0x0800e2b4
 80042c8:	20000028 	.word	0x20000028
 80042cc:	2000002c 	.word	0x2000002c
 80042d0:	4ba0      	ldr	r3, [pc, #640]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a9f      	ldr	r2, [pc, #636]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 80042d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042da:	6013      	str	r3, [r2, #0]
 80042dc:	4b9d      	ldr	r3, [pc, #628]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a9c      	ldr	r2, [pc, #624]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 80042e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d013      	beq.n	8004318 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042f0:	f7ff f978 	bl	80035e4 <HAL_GetTick>
 80042f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042f6:	e008      	b.n	800430a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042f8:	f7ff f974 	bl	80035e4 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b64      	cmp	r3, #100	; 0x64
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e2ae      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800430a:	4b92      	ldr	r3, [pc, #584]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004312:	2b00      	cmp	r3, #0
 8004314:	d0f0      	beq.n	80042f8 <HAL_RCC_OscConfig+0x2a8>
 8004316:	e014      	b.n	8004342 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004318:	f7ff f964 	bl	80035e4 <HAL_GetTick>
 800431c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800431e:	e008      	b.n	8004332 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004320:	f7ff f960 	bl	80035e4 <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	2b64      	cmp	r3, #100	; 0x64
 800432c:	d901      	bls.n	8004332 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e29a      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004332:	4b88      	ldr	r3, [pc, #544]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d1f0      	bne.n	8004320 <HAL_RCC_OscConfig+0x2d0>
 800433e:	e000      	b.n	8004342 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004340:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0302 	and.w	r3, r3, #2
 800434a:	2b00      	cmp	r3, #0
 800434c:	d060      	beq.n	8004410 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	2b04      	cmp	r3, #4
 8004352:	d005      	beq.n	8004360 <HAL_RCC_OscConfig+0x310>
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	2b0c      	cmp	r3, #12
 8004358:	d119      	bne.n	800438e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	2b02      	cmp	r3, #2
 800435e:	d116      	bne.n	800438e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004360:	4b7c      	ldr	r3, [pc, #496]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004368:	2b00      	cmp	r3, #0
 800436a:	d005      	beq.n	8004378 <HAL_RCC_OscConfig+0x328>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d101      	bne.n	8004378 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e277      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004378:	4b76      	ldr	r3, [pc, #472]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	691b      	ldr	r3, [r3, #16]
 8004384:	061b      	lsls	r3, r3, #24
 8004386:	4973      	ldr	r1, [pc, #460]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 8004388:	4313      	orrs	r3, r2
 800438a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800438c:	e040      	b.n	8004410 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d023      	beq.n	80043de <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004396:	4b6f      	ldr	r3, [pc, #444]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a6e      	ldr	r2, [pc, #440]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 800439c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a2:	f7ff f91f 	bl	80035e4 <HAL_GetTick>
 80043a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043a8:	e008      	b.n	80043bc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043aa:	f7ff f91b 	bl	80035e4 <HAL_GetTick>
 80043ae:	4602      	mov	r2, r0
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d901      	bls.n	80043bc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80043b8:	2303      	movs	r3, #3
 80043ba:	e255      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043bc:	4b65      	ldr	r3, [pc, #404]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d0f0      	beq.n	80043aa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043c8:	4b62      	ldr	r3, [pc, #392]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	691b      	ldr	r3, [r3, #16]
 80043d4:	061b      	lsls	r3, r3, #24
 80043d6:	495f      	ldr	r1, [pc, #380]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 80043d8:	4313      	orrs	r3, r2
 80043da:	604b      	str	r3, [r1, #4]
 80043dc:	e018      	b.n	8004410 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043de:	4b5d      	ldr	r3, [pc, #372]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a5c      	ldr	r2, [pc, #368]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 80043e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ea:	f7ff f8fb 	bl	80035e4 <HAL_GetTick>
 80043ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043f0:	e008      	b.n	8004404 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043f2:	f7ff f8f7 	bl	80035e4 <HAL_GetTick>
 80043f6:	4602      	mov	r2, r0
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	2b02      	cmp	r3, #2
 80043fe:	d901      	bls.n	8004404 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	e231      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004404:	4b53      	ldr	r3, [pc, #332]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1f0      	bne.n	80043f2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0308 	and.w	r3, r3, #8
 8004418:	2b00      	cmp	r3, #0
 800441a:	d03c      	beq.n	8004496 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	695b      	ldr	r3, [r3, #20]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d01c      	beq.n	800445e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004424:	4b4b      	ldr	r3, [pc, #300]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 8004426:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800442a:	4a4a      	ldr	r2, [pc, #296]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 800442c:	f043 0301 	orr.w	r3, r3, #1
 8004430:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004434:	f7ff f8d6 	bl	80035e4 <HAL_GetTick>
 8004438:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800443a:	e008      	b.n	800444e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800443c:	f7ff f8d2 	bl	80035e4 <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	2b02      	cmp	r3, #2
 8004448:	d901      	bls.n	800444e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e20c      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800444e:	4b41      	ldr	r3, [pc, #260]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 8004450:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004454:	f003 0302 	and.w	r3, r3, #2
 8004458:	2b00      	cmp	r3, #0
 800445a:	d0ef      	beq.n	800443c <HAL_RCC_OscConfig+0x3ec>
 800445c:	e01b      	b.n	8004496 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800445e:	4b3d      	ldr	r3, [pc, #244]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 8004460:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004464:	4a3b      	ldr	r2, [pc, #236]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 8004466:	f023 0301 	bic.w	r3, r3, #1
 800446a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800446e:	f7ff f8b9 	bl	80035e4 <HAL_GetTick>
 8004472:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004474:	e008      	b.n	8004488 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004476:	f7ff f8b5 	bl	80035e4 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	2b02      	cmp	r3, #2
 8004482:	d901      	bls.n	8004488 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e1ef      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004488:	4b32      	ldr	r3, [pc, #200]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 800448a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800448e:	f003 0302 	and.w	r3, r3, #2
 8004492:	2b00      	cmp	r3, #0
 8004494:	d1ef      	bne.n	8004476 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 0304 	and.w	r3, r3, #4
 800449e:	2b00      	cmp	r3, #0
 80044a0:	f000 80a6 	beq.w	80045f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044a4:	2300      	movs	r3, #0
 80044a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80044a8:	4b2a      	ldr	r3, [pc, #168]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 80044aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d10d      	bne.n	80044d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044b4:	4b27      	ldr	r3, [pc, #156]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 80044b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044b8:	4a26      	ldr	r2, [pc, #152]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 80044ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044be:	6593      	str	r3, [r2, #88]	; 0x58
 80044c0:	4b24      	ldr	r3, [pc, #144]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 80044c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044c8:	60bb      	str	r3, [r7, #8]
 80044ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044cc:	2301      	movs	r3, #1
 80044ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044d0:	4b21      	ldr	r3, [pc, #132]	; (8004558 <HAL_RCC_OscConfig+0x508>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d118      	bne.n	800450e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044dc:	4b1e      	ldr	r3, [pc, #120]	; (8004558 <HAL_RCC_OscConfig+0x508>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a1d      	ldr	r2, [pc, #116]	; (8004558 <HAL_RCC_OscConfig+0x508>)
 80044e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044e8:	f7ff f87c 	bl	80035e4 <HAL_GetTick>
 80044ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044ee:	e008      	b.n	8004502 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044f0:	f7ff f878 	bl	80035e4 <HAL_GetTick>
 80044f4:	4602      	mov	r2, r0
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d901      	bls.n	8004502 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e1b2      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004502:	4b15      	ldr	r3, [pc, #84]	; (8004558 <HAL_RCC_OscConfig+0x508>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800450a:	2b00      	cmp	r3, #0
 800450c:	d0f0      	beq.n	80044f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d108      	bne.n	8004528 <HAL_RCC_OscConfig+0x4d8>
 8004516:	4b0f      	ldr	r3, [pc, #60]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 8004518:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800451c:	4a0d      	ldr	r2, [pc, #52]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 800451e:	f043 0301 	orr.w	r3, r3, #1
 8004522:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004526:	e029      	b.n	800457c <HAL_RCC_OscConfig+0x52c>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	2b05      	cmp	r3, #5
 800452e:	d115      	bne.n	800455c <HAL_RCC_OscConfig+0x50c>
 8004530:	4b08      	ldr	r3, [pc, #32]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 8004532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004536:	4a07      	ldr	r2, [pc, #28]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 8004538:	f043 0304 	orr.w	r3, r3, #4
 800453c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004540:	4b04      	ldr	r3, [pc, #16]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 8004542:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004546:	4a03      	ldr	r2, [pc, #12]	; (8004554 <HAL_RCC_OscConfig+0x504>)
 8004548:	f043 0301 	orr.w	r3, r3, #1
 800454c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004550:	e014      	b.n	800457c <HAL_RCC_OscConfig+0x52c>
 8004552:	bf00      	nop
 8004554:	40021000 	.word	0x40021000
 8004558:	40007000 	.word	0x40007000
 800455c:	4b9a      	ldr	r3, [pc, #616]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 800455e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004562:	4a99      	ldr	r2, [pc, #612]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 8004564:	f023 0301 	bic.w	r3, r3, #1
 8004568:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800456c:	4b96      	ldr	r3, [pc, #600]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 800456e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004572:	4a95      	ldr	r2, [pc, #596]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 8004574:	f023 0304 	bic.w	r3, r3, #4
 8004578:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d016      	beq.n	80045b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004584:	f7ff f82e 	bl	80035e4 <HAL_GetTick>
 8004588:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800458a:	e00a      	b.n	80045a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800458c:	f7ff f82a 	bl	80035e4 <HAL_GetTick>
 8004590:	4602      	mov	r2, r0
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	f241 3288 	movw	r2, #5000	; 0x1388
 800459a:	4293      	cmp	r3, r2
 800459c:	d901      	bls.n	80045a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e162      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045a2:	4b89      	ldr	r3, [pc, #548]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 80045a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045a8:	f003 0302 	and.w	r3, r3, #2
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d0ed      	beq.n	800458c <HAL_RCC_OscConfig+0x53c>
 80045b0:	e015      	b.n	80045de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045b2:	f7ff f817 	bl	80035e4 <HAL_GetTick>
 80045b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045b8:	e00a      	b.n	80045d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045ba:	f7ff f813 	bl	80035e4 <HAL_GetTick>
 80045be:	4602      	mov	r2, r0
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	1ad3      	subs	r3, r2, r3
 80045c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d901      	bls.n	80045d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80045cc:	2303      	movs	r3, #3
 80045ce:	e14b      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045d0:	4b7d      	ldr	r3, [pc, #500]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 80045d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045d6:	f003 0302 	and.w	r3, r3, #2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d1ed      	bne.n	80045ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80045de:	7ffb      	ldrb	r3, [r7, #31]
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d105      	bne.n	80045f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045e4:	4b78      	ldr	r3, [pc, #480]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 80045e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045e8:	4a77      	ldr	r2, [pc, #476]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 80045ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045ee:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 0320 	and.w	r3, r3, #32
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d03c      	beq.n	8004676 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004600:	2b00      	cmp	r3, #0
 8004602:	d01c      	beq.n	800463e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004604:	4b70      	ldr	r3, [pc, #448]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 8004606:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800460a:	4a6f      	ldr	r2, [pc, #444]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 800460c:	f043 0301 	orr.w	r3, r3, #1
 8004610:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004614:	f7fe ffe6 	bl	80035e4 <HAL_GetTick>
 8004618:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800461a:	e008      	b.n	800462e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800461c:	f7fe ffe2 	bl	80035e4 <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	2b02      	cmp	r3, #2
 8004628:	d901      	bls.n	800462e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800462a:	2303      	movs	r3, #3
 800462c:	e11c      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800462e:	4b66      	ldr	r3, [pc, #408]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 8004630:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004634:	f003 0302 	and.w	r3, r3, #2
 8004638:	2b00      	cmp	r3, #0
 800463a:	d0ef      	beq.n	800461c <HAL_RCC_OscConfig+0x5cc>
 800463c:	e01b      	b.n	8004676 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800463e:	4b62      	ldr	r3, [pc, #392]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 8004640:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004644:	4a60      	ldr	r2, [pc, #384]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 8004646:	f023 0301 	bic.w	r3, r3, #1
 800464a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800464e:	f7fe ffc9 	bl	80035e4 <HAL_GetTick>
 8004652:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004654:	e008      	b.n	8004668 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004656:	f7fe ffc5 	bl	80035e4 <HAL_GetTick>
 800465a:	4602      	mov	r2, r0
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	2b02      	cmp	r3, #2
 8004662:	d901      	bls.n	8004668 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e0ff      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004668:	4b57      	ldr	r3, [pc, #348]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 800466a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800466e:	f003 0302 	and.w	r3, r3, #2
 8004672:	2b00      	cmp	r3, #0
 8004674:	d1ef      	bne.n	8004656 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800467a:	2b00      	cmp	r3, #0
 800467c:	f000 80f3 	beq.w	8004866 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004684:	2b02      	cmp	r3, #2
 8004686:	f040 80c9 	bne.w	800481c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800468a:	4b4f      	ldr	r3, [pc, #316]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	f003 0203 	and.w	r2, r3, #3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469a:	429a      	cmp	r2, r3
 800469c:	d12c      	bne.n	80046f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046a8:	3b01      	subs	r3, #1
 80046aa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d123      	bne.n	80046f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ba:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80046bc:	429a      	cmp	r2, r3
 80046be:	d11b      	bne.n	80046f8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ca:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d113      	bne.n	80046f8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046da:	085b      	lsrs	r3, r3, #1
 80046dc:	3b01      	subs	r3, #1
 80046de:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d109      	bne.n	80046f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ee:	085b      	lsrs	r3, r3, #1
 80046f0:	3b01      	subs	r3, #1
 80046f2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d06b      	beq.n	80047d0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80046f8:	69bb      	ldr	r3, [r7, #24]
 80046fa:	2b0c      	cmp	r3, #12
 80046fc:	d062      	beq.n	80047c4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80046fe:	4b32      	ldr	r3, [pc, #200]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d001      	beq.n	800470e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e0ac      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800470e:	4b2e      	ldr	r3, [pc, #184]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a2d      	ldr	r2, [pc, #180]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 8004714:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004718:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800471a:	f7fe ff63 	bl	80035e4 <HAL_GetTick>
 800471e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004720:	e008      	b.n	8004734 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004722:	f7fe ff5f 	bl	80035e4 <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	2b02      	cmp	r3, #2
 800472e:	d901      	bls.n	8004734 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e099      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004734:	4b24      	ldr	r3, [pc, #144]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1f0      	bne.n	8004722 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004740:	4b21      	ldr	r3, [pc, #132]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 8004742:	68da      	ldr	r2, [r3, #12]
 8004744:	4b21      	ldr	r3, [pc, #132]	; (80047cc <HAL_RCC_OscConfig+0x77c>)
 8004746:	4013      	ands	r3, r2
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004750:	3a01      	subs	r2, #1
 8004752:	0112      	lsls	r2, r2, #4
 8004754:	4311      	orrs	r1, r2
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800475a:	0212      	lsls	r2, r2, #8
 800475c:	4311      	orrs	r1, r2
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004762:	0852      	lsrs	r2, r2, #1
 8004764:	3a01      	subs	r2, #1
 8004766:	0552      	lsls	r2, r2, #21
 8004768:	4311      	orrs	r1, r2
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800476e:	0852      	lsrs	r2, r2, #1
 8004770:	3a01      	subs	r2, #1
 8004772:	0652      	lsls	r2, r2, #25
 8004774:	4311      	orrs	r1, r2
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800477a:	06d2      	lsls	r2, r2, #27
 800477c:	430a      	orrs	r2, r1
 800477e:	4912      	ldr	r1, [pc, #72]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 8004780:	4313      	orrs	r3, r2
 8004782:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004784:	4b10      	ldr	r3, [pc, #64]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a0f      	ldr	r2, [pc, #60]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 800478a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800478e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004790:	4b0d      	ldr	r3, [pc, #52]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	4a0c      	ldr	r2, [pc, #48]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 8004796:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800479a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800479c:	f7fe ff22 	bl	80035e4 <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047a4:	f7fe ff1e 	bl	80035e4 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e058      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047b6:	4b04      	ldr	r3, [pc, #16]	; (80047c8 <HAL_RCC_OscConfig+0x778>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d0f0      	beq.n	80047a4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047c2:	e050      	b.n	8004866 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e04f      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
 80047c8:	40021000 	.word	0x40021000
 80047cc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047d0:	4b27      	ldr	r3, [pc, #156]	; (8004870 <HAL_RCC_OscConfig+0x820>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d144      	bne.n	8004866 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80047dc:	4b24      	ldr	r3, [pc, #144]	; (8004870 <HAL_RCC_OscConfig+0x820>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a23      	ldr	r2, [pc, #140]	; (8004870 <HAL_RCC_OscConfig+0x820>)
 80047e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80047e8:	4b21      	ldr	r3, [pc, #132]	; (8004870 <HAL_RCC_OscConfig+0x820>)
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	4a20      	ldr	r2, [pc, #128]	; (8004870 <HAL_RCC_OscConfig+0x820>)
 80047ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80047f4:	f7fe fef6 	bl	80035e4 <HAL_GetTick>
 80047f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047fa:	e008      	b.n	800480e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047fc:	f7fe fef2 	bl	80035e4 <HAL_GetTick>
 8004800:	4602      	mov	r2, r0
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	1ad3      	subs	r3, r2, r3
 8004806:	2b02      	cmp	r3, #2
 8004808:	d901      	bls.n	800480e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800480a:	2303      	movs	r3, #3
 800480c:	e02c      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800480e:	4b18      	ldr	r3, [pc, #96]	; (8004870 <HAL_RCC_OscConfig+0x820>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d0f0      	beq.n	80047fc <HAL_RCC_OscConfig+0x7ac>
 800481a:	e024      	b.n	8004866 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800481c:	69bb      	ldr	r3, [r7, #24]
 800481e:	2b0c      	cmp	r3, #12
 8004820:	d01f      	beq.n	8004862 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004822:	4b13      	ldr	r3, [pc, #76]	; (8004870 <HAL_RCC_OscConfig+0x820>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a12      	ldr	r2, [pc, #72]	; (8004870 <HAL_RCC_OscConfig+0x820>)
 8004828:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800482c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800482e:	f7fe fed9 	bl	80035e4 <HAL_GetTick>
 8004832:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004834:	e008      	b.n	8004848 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004836:	f7fe fed5 	bl	80035e4 <HAL_GetTick>
 800483a:	4602      	mov	r2, r0
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	2b02      	cmp	r3, #2
 8004842:	d901      	bls.n	8004848 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	e00f      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004848:	4b09      	ldr	r3, [pc, #36]	; (8004870 <HAL_RCC_OscConfig+0x820>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1f0      	bne.n	8004836 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004854:	4b06      	ldr	r3, [pc, #24]	; (8004870 <HAL_RCC_OscConfig+0x820>)
 8004856:	68da      	ldr	r2, [r3, #12]
 8004858:	4905      	ldr	r1, [pc, #20]	; (8004870 <HAL_RCC_OscConfig+0x820>)
 800485a:	4b06      	ldr	r3, [pc, #24]	; (8004874 <HAL_RCC_OscConfig+0x824>)
 800485c:	4013      	ands	r3, r2
 800485e:	60cb      	str	r3, [r1, #12]
 8004860:	e001      	b.n	8004866 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e000      	b.n	8004868 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004866:	2300      	movs	r3, #0
}
 8004868:	4618      	mov	r0, r3
 800486a:	3720      	adds	r7, #32
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	40021000 	.word	0x40021000
 8004874:	feeefffc 	.word	0xfeeefffc

08004878 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b084      	sub	sp, #16
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d101      	bne.n	800488c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e0e7      	b.n	8004a5c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800488c:	4b75      	ldr	r3, [pc, #468]	; (8004a64 <HAL_RCC_ClockConfig+0x1ec>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0307 	and.w	r3, r3, #7
 8004894:	683a      	ldr	r2, [r7, #0]
 8004896:	429a      	cmp	r2, r3
 8004898:	d910      	bls.n	80048bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800489a:	4b72      	ldr	r3, [pc, #456]	; (8004a64 <HAL_RCC_ClockConfig+0x1ec>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f023 0207 	bic.w	r2, r3, #7
 80048a2:	4970      	ldr	r1, [pc, #448]	; (8004a64 <HAL_RCC_ClockConfig+0x1ec>)
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048aa:	4b6e      	ldr	r3, [pc, #440]	; (8004a64 <HAL_RCC_ClockConfig+0x1ec>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0307 	and.w	r3, r3, #7
 80048b2:	683a      	ldr	r2, [r7, #0]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d001      	beq.n	80048bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e0cf      	b.n	8004a5c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0302 	and.w	r3, r3, #2
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d010      	beq.n	80048ea <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689a      	ldr	r2, [r3, #8]
 80048cc:	4b66      	ldr	r3, [pc, #408]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d908      	bls.n	80048ea <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048d8:	4b63      	ldr	r3, [pc, #396]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	4960      	ldr	r1, [pc, #384]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d04c      	beq.n	8004990 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	2b03      	cmp	r3, #3
 80048fc:	d107      	bne.n	800490e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048fe:	4b5a      	ldr	r3, [pc, #360]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d121      	bne.n	800494e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e0a6      	b.n	8004a5c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	2b02      	cmp	r3, #2
 8004914:	d107      	bne.n	8004926 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004916:	4b54      	ldr	r3, [pc, #336]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800491e:	2b00      	cmp	r3, #0
 8004920:	d115      	bne.n	800494e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e09a      	b.n	8004a5c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d107      	bne.n	800493e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800492e:	4b4e      	ldr	r3, [pc, #312]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0302 	and.w	r3, r3, #2
 8004936:	2b00      	cmp	r3, #0
 8004938:	d109      	bne.n	800494e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e08e      	b.n	8004a5c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800493e:	4b4a      	ldr	r3, [pc, #296]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004946:	2b00      	cmp	r3, #0
 8004948:	d101      	bne.n	800494e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e086      	b.n	8004a5c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800494e:	4b46      	ldr	r3, [pc, #280]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f023 0203 	bic.w	r2, r3, #3
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	4943      	ldr	r1, [pc, #268]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 800495c:	4313      	orrs	r3, r2
 800495e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004960:	f7fe fe40 	bl	80035e4 <HAL_GetTick>
 8004964:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004966:	e00a      	b.n	800497e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004968:	f7fe fe3c 	bl	80035e4 <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	f241 3288 	movw	r2, #5000	; 0x1388
 8004976:	4293      	cmp	r3, r2
 8004978:	d901      	bls.n	800497e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e06e      	b.n	8004a5c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800497e:	4b3a      	ldr	r3, [pc, #232]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	f003 020c 	and.w	r2, r3, #12
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	429a      	cmp	r2, r3
 800498e:	d1eb      	bne.n	8004968 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0302 	and.w	r3, r3, #2
 8004998:	2b00      	cmp	r3, #0
 800499a:	d010      	beq.n	80049be <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689a      	ldr	r2, [r3, #8]
 80049a0:	4b31      	ldr	r3, [pc, #196]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d208      	bcs.n	80049be <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049ac:	4b2e      	ldr	r3, [pc, #184]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	492b      	ldr	r1, [pc, #172]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049be:	4b29      	ldr	r3, [pc, #164]	; (8004a64 <HAL_RCC_ClockConfig+0x1ec>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0307 	and.w	r3, r3, #7
 80049c6:	683a      	ldr	r2, [r7, #0]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d210      	bcs.n	80049ee <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049cc:	4b25      	ldr	r3, [pc, #148]	; (8004a64 <HAL_RCC_ClockConfig+0x1ec>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f023 0207 	bic.w	r2, r3, #7
 80049d4:	4923      	ldr	r1, [pc, #140]	; (8004a64 <HAL_RCC_ClockConfig+0x1ec>)
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	4313      	orrs	r3, r2
 80049da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049dc:	4b21      	ldr	r3, [pc, #132]	; (8004a64 <HAL_RCC_ClockConfig+0x1ec>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0307 	and.w	r3, r3, #7
 80049e4:	683a      	ldr	r2, [r7, #0]
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d001      	beq.n	80049ee <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e036      	b.n	8004a5c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0304 	and.w	r3, r3, #4
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d008      	beq.n	8004a0c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049fa:	4b1b      	ldr	r3, [pc, #108]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	4918      	ldr	r1, [pc, #96]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0308 	and.w	r3, r3, #8
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d009      	beq.n	8004a2c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a18:	4b13      	ldr	r3, [pc, #76]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	691b      	ldr	r3, [r3, #16]
 8004a24:	00db      	lsls	r3, r3, #3
 8004a26:	4910      	ldr	r1, [pc, #64]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a2c:	f000 f824 	bl	8004a78 <HAL_RCC_GetSysClockFreq>
 8004a30:	4602      	mov	r2, r0
 8004a32:	4b0d      	ldr	r3, [pc, #52]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	091b      	lsrs	r3, r3, #4
 8004a38:	f003 030f 	and.w	r3, r3, #15
 8004a3c:	490b      	ldr	r1, [pc, #44]	; (8004a6c <HAL_RCC_ClockConfig+0x1f4>)
 8004a3e:	5ccb      	ldrb	r3, [r1, r3]
 8004a40:	f003 031f 	and.w	r3, r3, #31
 8004a44:	fa22 f303 	lsr.w	r3, r2, r3
 8004a48:	4a09      	ldr	r2, [pc, #36]	; (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 8004a4a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004a4c:	4b09      	ldr	r3, [pc, #36]	; (8004a74 <HAL_RCC_ClockConfig+0x1fc>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4618      	mov	r0, r3
 8004a52:	f7fe fd77 	bl	8003544 <HAL_InitTick>
 8004a56:	4603      	mov	r3, r0
 8004a58:	72fb      	strb	r3, [r7, #11]

  return status;
 8004a5a:	7afb      	ldrb	r3, [r7, #11]
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3710      	adds	r7, #16
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	40022000 	.word	0x40022000
 8004a68:	40021000 	.word	0x40021000
 8004a6c:	0800e2b4 	.word	0x0800e2b4
 8004a70:	20000028 	.word	0x20000028
 8004a74:	2000002c 	.word	0x2000002c

08004a78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b089      	sub	sp, #36	; 0x24
 8004a7c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	61fb      	str	r3, [r7, #28]
 8004a82:	2300      	movs	r3, #0
 8004a84:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a86:	4b3e      	ldr	r3, [pc, #248]	; (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	f003 030c 	and.w	r3, r3, #12
 8004a8e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a90:	4b3b      	ldr	r3, [pc, #236]	; (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	f003 0303 	and.w	r3, r3, #3
 8004a98:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d005      	beq.n	8004aac <HAL_RCC_GetSysClockFreq+0x34>
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	2b0c      	cmp	r3, #12
 8004aa4:	d121      	bne.n	8004aea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d11e      	bne.n	8004aea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004aac:	4b34      	ldr	r3, [pc, #208]	; (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 0308 	and.w	r3, r3, #8
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d107      	bne.n	8004ac8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004ab8:	4b31      	ldr	r3, [pc, #196]	; (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004abe:	0a1b      	lsrs	r3, r3, #8
 8004ac0:	f003 030f 	and.w	r3, r3, #15
 8004ac4:	61fb      	str	r3, [r7, #28]
 8004ac6:	e005      	b.n	8004ad4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004ac8:	4b2d      	ldr	r3, [pc, #180]	; (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	091b      	lsrs	r3, r3, #4
 8004ace:	f003 030f 	and.w	r3, r3, #15
 8004ad2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004ad4:	4a2b      	ldr	r2, [pc, #172]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004adc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d10d      	bne.n	8004b00 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ae8:	e00a      	b.n	8004b00 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	2b04      	cmp	r3, #4
 8004aee:	d102      	bne.n	8004af6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004af0:	4b25      	ldr	r3, [pc, #148]	; (8004b88 <HAL_RCC_GetSysClockFreq+0x110>)
 8004af2:	61bb      	str	r3, [r7, #24]
 8004af4:	e004      	b.n	8004b00 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	2b08      	cmp	r3, #8
 8004afa:	d101      	bne.n	8004b00 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004afc:	4b23      	ldr	r3, [pc, #140]	; (8004b8c <HAL_RCC_GetSysClockFreq+0x114>)
 8004afe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	2b0c      	cmp	r3, #12
 8004b04:	d134      	bne.n	8004b70 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004b06:	4b1e      	ldr	r3, [pc, #120]	; (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b08:	68db      	ldr	r3, [r3, #12]
 8004b0a:	f003 0303 	and.w	r3, r3, #3
 8004b0e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d003      	beq.n	8004b1e <HAL_RCC_GetSysClockFreq+0xa6>
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	2b03      	cmp	r3, #3
 8004b1a:	d003      	beq.n	8004b24 <HAL_RCC_GetSysClockFreq+0xac>
 8004b1c:	e005      	b.n	8004b2a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004b1e:	4b1a      	ldr	r3, [pc, #104]	; (8004b88 <HAL_RCC_GetSysClockFreq+0x110>)
 8004b20:	617b      	str	r3, [r7, #20]
      break;
 8004b22:	e005      	b.n	8004b30 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004b24:	4b19      	ldr	r3, [pc, #100]	; (8004b8c <HAL_RCC_GetSysClockFreq+0x114>)
 8004b26:	617b      	str	r3, [r7, #20]
      break;
 8004b28:	e002      	b.n	8004b30 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004b2a:	69fb      	ldr	r3, [r7, #28]
 8004b2c:	617b      	str	r3, [r7, #20]
      break;
 8004b2e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b30:	4b13      	ldr	r3, [pc, #76]	; (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	091b      	lsrs	r3, r3, #4
 8004b36:	f003 0307 	and.w	r3, r3, #7
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004b3e:	4b10      	ldr	r3, [pc, #64]	; (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	0a1b      	lsrs	r3, r3, #8
 8004b44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b48:	697a      	ldr	r2, [r7, #20]
 8004b4a:	fb03 f202 	mul.w	r2, r3, r2
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b54:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b56:	4b0a      	ldr	r3, [pc, #40]	; (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	0e5b      	lsrs	r3, r3, #25
 8004b5c:	f003 0303 	and.w	r3, r3, #3
 8004b60:	3301      	adds	r3, #1
 8004b62:	005b      	lsls	r3, r3, #1
 8004b64:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004b66:	697a      	ldr	r2, [r7, #20]
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b6e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004b70:	69bb      	ldr	r3, [r7, #24]
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3724      	adds	r7, #36	; 0x24
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr
 8004b7e:	bf00      	nop
 8004b80:	40021000 	.word	0x40021000
 8004b84:	0800e2cc 	.word	0x0800e2cc
 8004b88:	00f42400 	.word	0x00f42400
 8004b8c:	007a1200 	.word	0x007a1200

08004b90 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b90:	b480      	push	{r7}
 8004b92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b94:	4b03      	ldr	r3, [pc, #12]	; (8004ba4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b96:	681b      	ldr	r3, [r3, #0]
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	20000028 	.word	0x20000028

08004ba8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004bac:	f7ff fff0 	bl	8004b90 <HAL_RCC_GetHCLKFreq>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	4b06      	ldr	r3, [pc, #24]	; (8004bcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	0a1b      	lsrs	r3, r3, #8
 8004bb8:	f003 0307 	and.w	r3, r3, #7
 8004bbc:	4904      	ldr	r1, [pc, #16]	; (8004bd0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004bbe:	5ccb      	ldrb	r3, [r1, r3]
 8004bc0:	f003 031f 	and.w	r3, r3, #31
 8004bc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	40021000 	.word	0x40021000
 8004bd0:	0800e2c4 	.word	0x0800e2c4

08004bd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004bd8:	f7ff ffda 	bl	8004b90 <HAL_RCC_GetHCLKFreq>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	4b06      	ldr	r3, [pc, #24]	; (8004bf8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	0adb      	lsrs	r3, r3, #11
 8004be4:	f003 0307 	and.w	r3, r3, #7
 8004be8:	4904      	ldr	r1, [pc, #16]	; (8004bfc <HAL_RCC_GetPCLK2Freq+0x28>)
 8004bea:	5ccb      	ldrb	r3, [r1, r3]
 8004bec:	f003 031f 	and.w	r3, r3, #31
 8004bf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	40021000 	.word	0x40021000
 8004bfc:	0800e2c4 	.word	0x0800e2c4

08004c00 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b086      	sub	sp, #24
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004c08:	2300      	movs	r3, #0
 8004c0a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004c0c:	4b2a      	ldr	r3, [pc, #168]	; (8004cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d003      	beq.n	8004c20 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004c18:	f7ff f9b6 	bl	8003f88 <HAL_PWREx_GetVoltageRange>
 8004c1c:	6178      	str	r0, [r7, #20]
 8004c1e:	e014      	b.n	8004c4a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c20:	4b25      	ldr	r3, [pc, #148]	; (8004cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c24:	4a24      	ldr	r2, [pc, #144]	; (8004cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c2a:	6593      	str	r3, [r2, #88]	; 0x58
 8004c2c:	4b22      	ldr	r3, [pc, #136]	; (8004cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c34:	60fb      	str	r3, [r7, #12]
 8004c36:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004c38:	f7ff f9a6 	bl	8003f88 <HAL_PWREx_GetVoltageRange>
 8004c3c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c3e:	4b1e      	ldr	r3, [pc, #120]	; (8004cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c42:	4a1d      	ldr	r2, [pc, #116]	; (8004cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c48:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c50:	d10b      	bne.n	8004c6a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b80      	cmp	r3, #128	; 0x80
 8004c56:	d919      	bls.n	8004c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2ba0      	cmp	r3, #160	; 0xa0
 8004c5c:	d902      	bls.n	8004c64 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c5e:	2302      	movs	r3, #2
 8004c60:	613b      	str	r3, [r7, #16]
 8004c62:	e013      	b.n	8004c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c64:	2301      	movs	r3, #1
 8004c66:	613b      	str	r3, [r7, #16]
 8004c68:	e010      	b.n	8004c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2b80      	cmp	r3, #128	; 0x80
 8004c6e:	d902      	bls.n	8004c76 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004c70:	2303      	movs	r3, #3
 8004c72:	613b      	str	r3, [r7, #16]
 8004c74:	e00a      	b.n	8004c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2b80      	cmp	r3, #128	; 0x80
 8004c7a:	d102      	bne.n	8004c82 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c7c:	2302      	movs	r3, #2
 8004c7e:	613b      	str	r3, [r7, #16]
 8004c80:	e004      	b.n	8004c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2b70      	cmp	r3, #112	; 0x70
 8004c86:	d101      	bne.n	8004c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c88:	2301      	movs	r3, #1
 8004c8a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004c8c:	4b0b      	ldr	r3, [pc, #44]	; (8004cbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f023 0207 	bic.w	r2, r3, #7
 8004c94:	4909      	ldr	r1, [pc, #36]	; (8004cbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004c9c:	4b07      	ldr	r3, [pc, #28]	; (8004cbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 0307 	and.w	r3, r3, #7
 8004ca4:	693a      	ldr	r2, [r7, #16]
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d001      	beq.n	8004cae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e000      	b.n	8004cb0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004cae:	2300      	movs	r3, #0
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3718      	adds	r7, #24
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	40021000 	.word	0x40021000
 8004cbc:	40022000 	.word	0x40022000

08004cc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b086      	sub	sp, #24
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004cc8:	2300      	movs	r3, #0
 8004cca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ccc:	2300      	movs	r3, #0
 8004cce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d031      	beq.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ce0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004ce4:	d01a      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004ce6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004cea:	d814      	bhi.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d009      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004cf0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004cf4:	d10f      	bne.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004cf6:	4b5d      	ldr	r3, [pc, #372]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	4a5c      	ldr	r2, [pc, #368]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004cfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d00:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d02:	e00c      	b.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	3304      	adds	r3, #4
 8004d08:	2100      	movs	r1, #0
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f000 fa22 	bl	8005154 <RCCEx_PLLSAI1_Config>
 8004d10:	4603      	mov	r3, r0
 8004d12:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d14:	e003      	b.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	74fb      	strb	r3, [r7, #19]
      break;
 8004d1a:	e000      	b.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004d1c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d1e:	7cfb      	ldrb	r3, [r7, #19]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d10b      	bne.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d24:	4b51      	ldr	r3, [pc, #324]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d2a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d32:	494e      	ldr	r1, [pc, #312]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d34:	4313      	orrs	r3, r2
 8004d36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004d3a:	e001      	b.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d3c:	7cfb      	ldrb	r3, [r7, #19]
 8004d3e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	f000 809e 	beq.w	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004d52:	4b46      	ldr	r3, [pc, #280]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d101      	bne.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e000      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004d62:	2300      	movs	r3, #0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00d      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d68:	4b40      	ldr	r3, [pc, #256]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d6c:	4a3f      	ldr	r2, [pc, #252]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d72:	6593      	str	r3, [r2, #88]	; 0x58
 8004d74:	4b3d      	ldr	r3, [pc, #244]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d7c:	60bb      	str	r3, [r7, #8]
 8004d7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d80:	2301      	movs	r3, #1
 8004d82:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d84:	4b3a      	ldr	r3, [pc, #232]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a39      	ldr	r2, [pc, #228]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004d8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d8e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d90:	f7fe fc28 	bl	80035e4 <HAL_GetTick>
 8004d94:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004d96:	e009      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d98:	f7fe fc24 	bl	80035e4 <HAL_GetTick>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	2b02      	cmp	r3, #2
 8004da4:	d902      	bls.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004da6:	2303      	movs	r3, #3
 8004da8:	74fb      	strb	r3, [r7, #19]
        break;
 8004daa:	e005      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004dac:	4b30      	ldr	r3, [pc, #192]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d0ef      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004db8:	7cfb      	ldrb	r3, [r7, #19]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d15a      	bne.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004dbe:	4b2b      	ldr	r3, [pc, #172]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dc4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dc8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d01e      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dd4:	697a      	ldr	r2, [r7, #20]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d019      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004dda:	4b24      	ldr	r3, [pc, #144]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ddc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004de0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004de4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004de6:	4b21      	ldr	r3, [pc, #132]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dec:	4a1f      	ldr	r2, [pc, #124]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004dee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004df2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004df6:	4b1d      	ldr	r3, [pc, #116]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dfc:	4a1b      	ldr	r2, [pc, #108]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004dfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004e06:	4a19      	ldr	r2, [pc, #100]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	f003 0301 	and.w	r3, r3, #1
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d016      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e18:	f7fe fbe4 	bl	80035e4 <HAL_GetTick>
 8004e1c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e1e:	e00b      	b.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e20:	f7fe fbe0 	bl	80035e4 <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d902      	bls.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	74fb      	strb	r3, [r7, #19]
            break;
 8004e36:	e006      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e38:	4b0c      	ldr	r3, [pc, #48]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e3e:	f003 0302 	and.w	r3, r3, #2
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d0ec      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004e46:	7cfb      	ldrb	r3, [r7, #19]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d10b      	bne.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e4c:	4b07      	ldr	r3, [pc, #28]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e52:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e5a:	4904      	ldr	r1, [pc, #16]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004e62:	e009      	b.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004e64:	7cfb      	ldrb	r3, [r7, #19]
 8004e66:	74bb      	strb	r3, [r7, #18]
 8004e68:	e006      	b.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004e6a:	bf00      	nop
 8004e6c:	40021000 	.word	0x40021000
 8004e70:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e74:	7cfb      	ldrb	r3, [r7, #19]
 8004e76:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e78:	7c7b      	ldrb	r3, [r7, #17]
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d105      	bne.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e7e:	4b8d      	ldr	r3, [pc, #564]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e82:	4a8c      	ldr	r2, [pc, #560]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e88:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0301 	and.w	r3, r3, #1
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d00a      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e96:	4b87      	ldr	r3, [pc, #540]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e9c:	f023 0203 	bic.w	r2, r3, #3
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6a1b      	ldr	r3, [r3, #32]
 8004ea4:	4983      	ldr	r1, [pc, #524]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0302 	and.w	r3, r3, #2
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d00a      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004eb8:	4b7e      	ldr	r3, [pc, #504]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ebe:	f023 020c 	bic.w	r2, r3, #12
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec6:	497b      	ldr	r1, [pc, #492]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0304 	and.w	r3, r3, #4
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d00a      	beq.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004eda:	4b76      	ldr	r3, [pc, #472]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ee0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee8:	4972      	ldr	r1, [pc, #456]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004eea:	4313      	orrs	r3, r2
 8004eec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 0320 	and.w	r3, r3, #32
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d00a      	beq.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004efc:	4b6d      	ldr	r3, [pc, #436]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f02:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f0a:	496a      	ldr	r1, [pc, #424]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d00a      	beq.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f1e:	4b65      	ldr	r3, [pc, #404]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f24:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f2c:	4961      	ldr	r1, [pc, #388]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00a      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004f40:	4b5c      	ldr	r3, [pc, #368]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f46:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f4e:	4959      	ldr	r1, [pc, #356]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f50:	4313      	orrs	r3, r2
 8004f52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d00a      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f62:	4b54      	ldr	r3, [pc, #336]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f68:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f70:	4950      	ldr	r1, [pc, #320]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d00a      	beq.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f84:	4b4b      	ldr	r3, [pc, #300]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f8a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f92:	4948      	ldr	r1, [pc, #288]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f94:	4313      	orrs	r3, r2
 8004f96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00a      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004fa6:	4b43      	ldr	r3, [pc, #268]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fb4:	493f      	ldr	r1, [pc, #252]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d028      	beq.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004fc8:	4b3a      	ldr	r3, [pc, #232]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fd6:	4937      	ldr	r1, [pc, #220]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fe2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004fe6:	d106      	bne.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fe8:	4b32      	ldr	r3, [pc, #200]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	4a31      	ldr	r2, [pc, #196]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004fee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ff2:	60d3      	str	r3, [r2, #12]
 8004ff4:	e011      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ffa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004ffe:	d10c      	bne.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	3304      	adds	r3, #4
 8005004:	2101      	movs	r1, #1
 8005006:	4618      	mov	r0, r3
 8005008:	f000 f8a4 	bl	8005154 <RCCEx_PLLSAI1_Config>
 800500c:	4603      	mov	r3, r0
 800500e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005010:	7cfb      	ldrb	r3, [r7, #19]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d001      	beq.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8005016:	7cfb      	ldrb	r3, [r7, #19]
 8005018:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005022:	2b00      	cmp	r3, #0
 8005024:	d028      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005026:	4b23      	ldr	r3, [pc, #140]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005028:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800502c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005034:	491f      	ldr	r1, [pc, #124]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005036:	4313      	orrs	r3, r2
 8005038:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005040:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005044:	d106      	bne.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005046:	4b1b      	ldr	r3, [pc, #108]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	4a1a      	ldr	r2, [pc, #104]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800504c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005050:	60d3      	str	r3, [r2, #12]
 8005052:	e011      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005058:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800505c:	d10c      	bne.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	3304      	adds	r3, #4
 8005062:	2101      	movs	r1, #1
 8005064:	4618      	mov	r0, r3
 8005066:	f000 f875 	bl	8005154 <RCCEx_PLLSAI1_Config>
 800506a:	4603      	mov	r3, r0
 800506c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800506e:	7cfb      	ldrb	r3, [r7, #19]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d001      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8005074:	7cfb      	ldrb	r3, [r7, #19]
 8005076:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005080:	2b00      	cmp	r3, #0
 8005082:	d02b      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005084:	4b0b      	ldr	r3, [pc, #44]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005086:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800508a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005092:	4908      	ldr	r1, [pc, #32]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005094:	4313      	orrs	r3, r2
 8005096:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800509e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050a2:	d109      	bne.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050a4:	4b03      	ldr	r3, [pc, #12]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	4a02      	ldr	r2, [pc, #8]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80050aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80050ae:	60d3      	str	r3, [r2, #12]
 80050b0:	e014      	b.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80050b2:	bf00      	nop
 80050b4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80050c0:	d10c      	bne.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	3304      	adds	r3, #4
 80050c6:	2101      	movs	r1, #1
 80050c8:	4618      	mov	r0, r3
 80050ca:	f000 f843 	bl	8005154 <RCCEx_PLLSAI1_Config>
 80050ce:	4603      	mov	r3, r0
 80050d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80050d2:	7cfb      	ldrb	r3, [r7, #19]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d001      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 80050d8:	7cfb      	ldrb	r3, [r7, #19]
 80050da:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d01c      	beq.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80050e8:	4b19      	ldr	r3, [pc, #100]	; (8005150 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050ee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050f6:	4916      	ldr	r1, [pc, #88]	; (8005150 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050f8:	4313      	orrs	r3, r2
 80050fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005102:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005106:	d10c      	bne.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	3304      	adds	r3, #4
 800510c:	2102      	movs	r1, #2
 800510e:	4618      	mov	r0, r3
 8005110:	f000 f820 	bl	8005154 <RCCEx_PLLSAI1_Config>
 8005114:	4603      	mov	r3, r0
 8005116:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005118:	7cfb      	ldrb	r3, [r7, #19]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d001      	beq.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800511e:	7cfb      	ldrb	r3, [r7, #19]
 8005120:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00a      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800512e:	4b08      	ldr	r3, [pc, #32]	; (8005150 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005130:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005134:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800513c:	4904      	ldr	r1, [pc, #16]	; (8005150 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800513e:	4313      	orrs	r3, r2
 8005140:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005144:	7cbb      	ldrb	r3, [r7, #18]
}
 8005146:	4618      	mov	r0, r3
 8005148:	3718      	adds	r7, #24
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
 800514e:	bf00      	nop
 8005150:	40021000 	.word	0x40021000

08005154 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b084      	sub	sp, #16
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800515e:	2300      	movs	r3, #0
 8005160:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005162:	4b74      	ldr	r3, [pc, #464]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	f003 0303 	and.w	r3, r3, #3
 800516a:	2b00      	cmp	r3, #0
 800516c:	d018      	beq.n	80051a0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800516e:	4b71      	ldr	r3, [pc, #452]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	f003 0203 	and.w	r2, r3, #3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	429a      	cmp	r2, r3
 800517c:	d10d      	bne.n	800519a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
       ||
 8005182:	2b00      	cmp	r3, #0
 8005184:	d009      	beq.n	800519a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005186:	4b6b      	ldr	r3, [pc, #428]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	091b      	lsrs	r3, r3, #4
 800518c:	f003 0307 	and.w	r3, r3, #7
 8005190:	1c5a      	adds	r2, r3, #1
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	685b      	ldr	r3, [r3, #4]
       ||
 8005196:	429a      	cmp	r2, r3
 8005198:	d047      	beq.n	800522a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	73fb      	strb	r3, [r7, #15]
 800519e:	e044      	b.n	800522a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	2b03      	cmp	r3, #3
 80051a6:	d018      	beq.n	80051da <RCCEx_PLLSAI1_Config+0x86>
 80051a8:	2b03      	cmp	r3, #3
 80051aa:	d825      	bhi.n	80051f8 <RCCEx_PLLSAI1_Config+0xa4>
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d002      	beq.n	80051b6 <RCCEx_PLLSAI1_Config+0x62>
 80051b0:	2b02      	cmp	r3, #2
 80051b2:	d009      	beq.n	80051c8 <RCCEx_PLLSAI1_Config+0x74>
 80051b4:	e020      	b.n	80051f8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80051b6:	4b5f      	ldr	r3, [pc, #380]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 0302 	and.w	r3, r3, #2
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d11d      	bne.n	80051fe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051c6:	e01a      	b.n	80051fe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80051c8:	4b5a      	ldr	r3, [pc, #360]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d116      	bne.n	8005202 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051d8:	e013      	b.n	8005202 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80051da:	4b56      	ldr	r3, [pc, #344]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d10f      	bne.n	8005206 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80051e6:	4b53      	ldr	r3, [pc, #332]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d109      	bne.n	8005206 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80051f6:	e006      	b.n	8005206 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	73fb      	strb	r3, [r7, #15]
      break;
 80051fc:	e004      	b.n	8005208 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80051fe:	bf00      	nop
 8005200:	e002      	b.n	8005208 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005202:	bf00      	nop
 8005204:	e000      	b.n	8005208 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005206:	bf00      	nop
    }

    if(status == HAL_OK)
 8005208:	7bfb      	ldrb	r3, [r7, #15]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d10d      	bne.n	800522a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800520e:	4b49      	ldr	r3, [pc, #292]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005210:	68db      	ldr	r3, [r3, #12]
 8005212:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6819      	ldr	r1, [r3, #0]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	3b01      	subs	r3, #1
 8005220:	011b      	lsls	r3, r3, #4
 8005222:	430b      	orrs	r3, r1
 8005224:	4943      	ldr	r1, [pc, #268]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005226:	4313      	orrs	r3, r2
 8005228:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800522a:	7bfb      	ldrb	r3, [r7, #15]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d17c      	bne.n	800532a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005230:	4b40      	ldr	r3, [pc, #256]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a3f      	ldr	r2, [pc, #252]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005236:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800523a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800523c:	f7fe f9d2 	bl	80035e4 <HAL_GetTick>
 8005240:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005242:	e009      	b.n	8005258 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005244:	f7fe f9ce 	bl	80035e4 <HAL_GetTick>
 8005248:	4602      	mov	r2, r0
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	1ad3      	subs	r3, r2, r3
 800524e:	2b02      	cmp	r3, #2
 8005250:	d902      	bls.n	8005258 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005252:	2303      	movs	r3, #3
 8005254:	73fb      	strb	r3, [r7, #15]
        break;
 8005256:	e005      	b.n	8005264 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005258:	4b36      	ldr	r3, [pc, #216]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005260:	2b00      	cmp	r3, #0
 8005262:	d1ef      	bne.n	8005244 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005264:	7bfb      	ldrb	r3, [r7, #15]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d15f      	bne.n	800532a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d110      	bne.n	8005292 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005270:	4b30      	ldr	r3, [pc, #192]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8005278:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	6892      	ldr	r2, [r2, #8]
 8005280:	0211      	lsls	r1, r2, #8
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	68d2      	ldr	r2, [r2, #12]
 8005286:	06d2      	lsls	r2, r2, #27
 8005288:	430a      	orrs	r2, r1
 800528a:	492a      	ldr	r1, [pc, #168]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 800528c:	4313      	orrs	r3, r2
 800528e:	610b      	str	r3, [r1, #16]
 8005290:	e027      	b.n	80052e2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	2b01      	cmp	r3, #1
 8005296:	d112      	bne.n	80052be <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005298:	4b26      	ldr	r3, [pc, #152]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 800529a:	691b      	ldr	r3, [r3, #16]
 800529c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80052a0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	6892      	ldr	r2, [r2, #8]
 80052a8:	0211      	lsls	r1, r2, #8
 80052aa:	687a      	ldr	r2, [r7, #4]
 80052ac:	6912      	ldr	r2, [r2, #16]
 80052ae:	0852      	lsrs	r2, r2, #1
 80052b0:	3a01      	subs	r2, #1
 80052b2:	0552      	lsls	r2, r2, #21
 80052b4:	430a      	orrs	r2, r1
 80052b6:	491f      	ldr	r1, [pc, #124]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	610b      	str	r3, [r1, #16]
 80052bc:	e011      	b.n	80052e2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80052be:	4b1d      	ldr	r3, [pc, #116]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80052c6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	6892      	ldr	r2, [r2, #8]
 80052ce:	0211      	lsls	r1, r2, #8
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	6952      	ldr	r2, [r2, #20]
 80052d4:	0852      	lsrs	r2, r2, #1
 80052d6:	3a01      	subs	r2, #1
 80052d8:	0652      	lsls	r2, r2, #25
 80052da:	430a      	orrs	r2, r1
 80052dc:	4915      	ldr	r1, [pc, #84]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 80052de:	4313      	orrs	r3, r2
 80052e0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80052e2:	4b14      	ldr	r3, [pc, #80]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a13      	ldr	r2, [pc, #76]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 80052e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80052ec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052ee:	f7fe f979 	bl	80035e4 <HAL_GetTick>
 80052f2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80052f4:	e009      	b.n	800530a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80052f6:	f7fe f975 	bl	80035e4 <HAL_GetTick>
 80052fa:	4602      	mov	r2, r0
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	1ad3      	subs	r3, r2, r3
 8005300:	2b02      	cmp	r3, #2
 8005302:	d902      	bls.n	800530a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005304:	2303      	movs	r3, #3
 8005306:	73fb      	strb	r3, [r7, #15]
          break;
 8005308:	e005      	b.n	8005316 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800530a:	4b0a      	ldr	r3, [pc, #40]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d0ef      	beq.n	80052f6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005316:	7bfb      	ldrb	r3, [r7, #15]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d106      	bne.n	800532a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800531c:	4b05      	ldr	r3, [pc, #20]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 800531e:	691a      	ldr	r2, [r3, #16]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	699b      	ldr	r3, [r3, #24]
 8005324:	4903      	ldr	r1, [pc, #12]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005326:	4313      	orrs	r3, r2
 8005328:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800532a:	7bfb      	ldrb	r3, [r7, #15]
}
 800532c:	4618      	mov	r0, r3
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	40021000 	.word	0x40021000

08005338 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b084      	sub	sp, #16
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d101      	bne.n	800534a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e095      	b.n	8005476 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800534e:	2b00      	cmp	r3, #0
 8005350:	d108      	bne.n	8005364 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800535a:	d009      	beq.n	8005370 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2200      	movs	r2, #0
 8005360:	61da      	str	r2, [r3, #28]
 8005362:	e005      	b.n	8005370 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800537c:	b2db      	uxtb	r3, r3
 800537e:	2b00      	cmp	r3, #0
 8005380:	d106      	bne.n	8005390 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f7fc fbd8 	bl	8001b40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2202      	movs	r2, #2
 8005394:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053a6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053b0:	d902      	bls.n	80053b8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80053b2:	2300      	movs	r3, #0
 80053b4:	60fb      	str	r3, [r7, #12]
 80053b6:	e002      	b.n	80053be <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80053b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80053bc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80053c6:	d007      	beq.n	80053d8 <HAL_SPI_Init+0xa0>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053d0:	d002      	beq.n	80053d8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80053e8:	431a      	orrs	r2, r3
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	f003 0302 	and.w	r3, r3, #2
 80053f2:	431a      	orrs	r2, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	695b      	ldr	r3, [r3, #20]
 80053f8:	f003 0301 	and.w	r3, r3, #1
 80053fc:	431a      	orrs	r2, r3
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	699b      	ldr	r3, [r3, #24]
 8005402:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005406:	431a      	orrs	r2, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	69db      	ldr	r3, [r3, #28]
 800540c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005410:	431a      	orrs	r2, r3
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a1b      	ldr	r3, [r3, #32]
 8005416:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800541a:	ea42 0103 	orr.w	r1, r2, r3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005422:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	430a      	orrs	r2, r1
 800542c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	699b      	ldr	r3, [r3, #24]
 8005432:	0c1b      	lsrs	r3, r3, #16
 8005434:	f003 0204 	and.w	r2, r3, #4
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800543c:	f003 0310 	and.w	r3, r3, #16
 8005440:	431a      	orrs	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005446:	f003 0308 	and.w	r3, r3, #8
 800544a:	431a      	orrs	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005454:	ea42 0103 	orr.w	r1, r2, r3
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	430a      	orrs	r2, r1
 8005464:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005474:	2300      	movs	r3, #0
}
 8005476:	4618      	mov	r0, r3
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}

0800547e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800547e:	b580      	push	{r7, lr}
 8005480:	b08a      	sub	sp, #40	; 0x28
 8005482:	af00      	add	r7, sp, #0
 8005484:	60f8      	str	r0, [r7, #12]
 8005486:	60b9      	str	r1, [r7, #8]
 8005488:	607a      	str	r2, [r7, #4]
 800548a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800548c:	2301      	movs	r3, #1
 800548e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005490:	2300      	movs	r3, #0
 8005492:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800549c:	2b01      	cmp	r3, #1
 800549e:	d101      	bne.n	80054a4 <HAL_SPI_TransmitReceive+0x26>
 80054a0:	2302      	movs	r3, #2
 80054a2:	e1fb      	b.n	800589c <HAL_SPI_TransmitReceive+0x41e>
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054ac:	f7fe f89a 	bl	80035e4 <HAL_GetTick>
 80054b0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80054b8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80054c0:	887b      	ldrh	r3, [r7, #2]
 80054c2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80054c4:	887b      	ldrh	r3, [r7, #2]
 80054c6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80054c8:	7efb      	ldrb	r3, [r7, #27]
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d00e      	beq.n	80054ec <HAL_SPI_TransmitReceive+0x6e>
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054d4:	d106      	bne.n	80054e4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d102      	bne.n	80054e4 <HAL_SPI_TransmitReceive+0x66>
 80054de:	7efb      	ldrb	r3, [r7, #27]
 80054e0:	2b04      	cmp	r3, #4
 80054e2:	d003      	beq.n	80054ec <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80054e4:	2302      	movs	r3, #2
 80054e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80054ea:	e1cd      	b.n	8005888 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d005      	beq.n	80054fe <HAL_SPI_TransmitReceive+0x80>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d002      	beq.n	80054fe <HAL_SPI_TransmitReceive+0x80>
 80054f8:	887b      	ldrh	r3, [r7, #2]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d103      	bne.n	8005506 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005504:	e1c0      	b.n	8005888 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800550c:	b2db      	uxtb	r3, r3
 800550e:	2b04      	cmp	r3, #4
 8005510:	d003      	beq.n	800551a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2205      	movs	r2, #5
 8005516:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	887a      	ldrh	r2, [r7, #2]
 800552a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	887a      	ldrh	r2, [r7, #2]
 8005532:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	68ba      	ldr	r2, [r7, #8]
 800553a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	887a      	ldrh	r2, [r7, #2]
 8005540:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	887a      	ldrh	r2, [r7, #2]
 8005546:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	68db      	ldr	r3, [r3, #12]
 8005558:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800555c:	d802      	bhi.n	8005564 <HAL_SPI_TransmitReceive+0xe6>
 800555e:	8a3b      	ldrh	r3, [r7, #16]
 8005560:	2b01      	cmp	r3, #1
 8005562:	d908      	bls.n	8005576 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	685a      	ldr	r2, [r3, #4]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005572:	605a      	str	r2, [r3, #4]
 8005574:	e007      	b.n	8005586 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	685a      	ldr	r2, [r3, #4]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005584:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005590:	2b40      	cmp	r3, #64	; 0x40
 8005592:	d007      	beq.n	80055a4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80055ac:	d97c      	bls.n	80056a8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d002      	beq.n	80055bc <HAL_SPI_TransmitReceive+0x13e>
 80055b6:	8a7b      	ldrh	r3, [r7, #18]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d169      	bne.n	8005690 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055c0:	881a      	ldrh	r2, [r3, #0]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055cc:	1c9a      	adds	r2, r3, #2
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	3b01      	subs	r3, #1
 80055da:	b29a      	uxth	r2, r3
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055e0:	e056      	b.n	8005690 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f003 0302 	and.w	r3, r3, #2
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d11b      	bne.n	8005628 <HAL_SPI_TransmitReceive+0x1aa>
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d016      	beq.n	8005628 <HAL_SPI_TransmitReceive+0x1aa>
 80055fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d113      	bne.n	8005628 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005604:	881a      	ldrh	r2, [r3, #0]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005610:	1c9a      	adds	r2, r3, #2
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800561a:	b29b      	uxth	r3, r3
 800561c:	3b01      	subs	r3, #1
 800561e:	b29a      	uxth	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005624:	2300      	movs	r3, #0
 8005626:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	f003 0301 	and.w	r3, r3, #1
 8005632:	2b01      	cmp	r3, #1
 8005634:	d11c      	bne.n	8005670 <HAL_SPI_TransmitReceive+0x1f2>
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800563c:	b29b      	uxth	r3, r3
 800563e:	2b00      	cmp	r3, #0
 8005640:	d016      	beq.n	8005670 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	68da      	ldr	r2, [r3, #12]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564c:	b292      	uxth	r2, r2
 800564e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005654:	1c9a      	adds	r2, r3, #2
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005660:	b29b      	uxth	r3, r3
 8005662:	3b01      	subs	r3, #1
 8005664:	b29a      	uxth	r2, r3
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800566c:	2301      	movs	r3, #1
 800566e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005670:	f7fd ffb8 	bl	80035e4 <HAL_GetTick>
 8005674:	4602      	mov	r2, r0
 8005676:	69fb      	ldr	r3, [r7, #28]
 8005678:	1ad3      	subs	r3, r2, r3
 800567a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800567c:	429a      	cmp	r2, r3
 800567e:	d807      	bhi.n	8005690 <HAL_SPI_TransmitReceive+0x212>
 8005680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005686:	d003      	beq.n	8005690 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005688:	2303      	movs	r3, #3
 800568a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800568e:	e0fb      	b.n	8005888 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005694:	b29b      	uxth	r3, r3
 8005696:	2b00      	cmp	r3, #0
 8005698:	d1a3      	bne.n	80055e2 <HAL_SPI_TransmitReceive+0x164>
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d19d      	bne.n	80055e2 <HAL_SPI_TransmitReceive+0x164>
 80056a6:	e0df      	b.n	8005868 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d003      	beq.n	80056b8 <HAL_SPI_TransmitReceive+0x23a>
 80056b0:	8a7b      	ldrh	r3, [r7, #18]
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	f040 80cb 	bne.w	800584e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056bc:	b29b      	uxth	r3, r3
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d912      	bls.n	80056e8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c6:	881a      	ldrh	r2, [r3, #0]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056d2:	1c9a      	adds	r2, r3, #2
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056dc:	b29b      	uxth	r3, r3
 80056de:	3b02      	subs	r3, #2
 80056e0:	b29a      	uxth	r2, r3
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80056e6:	e0b2      	b.n	800584e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	330c      	adds	r3, #12
 80056f2:	7812      	ldrb	r2, [r2, #0]
 80056f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056fa:	1c5a      	adds	r2, r3, #1
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005704:	b29b      	uxth	r3, r3
 8005706:	3b01      	subs	r3, #1
 8005708:	b29a      	uxth	r2, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800570e:	e09e      	b.n	800584e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f003 0302 	and.w	r3, r3, #2
 800571a:	2b02      	cmp	r3, #2
 800571c:	d134      	bne.n	8005788 <HAL_SPI_TransmitReceive+0x30a>
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005722:	b29b      	uxth	r3, r3
 8005724:	2b00      	cmp	r3, #0
 8005726:	d02f      	beq.n	8005788 <HAL_SPI_TransmitReceive+0x30a>
 8005728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800572a:	2b01      	cmp	r3, #1
 800572c:	d12c      	bne.n	8005788 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005732:	b29b      	uxth	r3, r3
 8005734:	2b01      	cmp	r3, #1
 8005736:	d912      	bls.n	800575e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800573c:	881a      	ldrh	r2, [r3, #0]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005748:	1c9a      	adds	r2, r3, #2
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005752:	b29b      	uxth	r3, r3
 8005754:	3b02      	subs	r3, #2
 8005756:	b29a      	uxth	r2, r3
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800575c:	e012      	b.n	8005784 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	330c      	adds	r3, #12
 8005768:	7812      	ldrb	r2, [r2, #0]
 800576a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005770:	1c5a      	adds	r2, r3, #1
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800577a:	b29b      	uxth	r3, r3
 800577c:	3b01      	subs	r3, #1
 800577e:	b29a      	uxth	r2, r3
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005784:	2300      	movs	r3, #0
 8005786:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	f003 0301 	and.w	r3, r3, #1
 8005792:	2b01      	cmp	r3, #1
 8005794:	d148      	bne.n	8005828 <HAL_SPI_TransmitReceive+0x3aa>
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800579c:	b29b      	uxth	r3, r3
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d042      	beq.n	8005828 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d923      	bls.n	80057f6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	68da      	ldr	r2, [r3, #12]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b8:	b292      	uxth	r2, r2
 80057ba:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c0:	1c9a      	adds	r2, r3, #2
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80057cc:	b29b      	uxth	r3, r3
 80057ce:	3b02      	subs	r3, #2
 80057d0:	b29a      	uxth	r2, r3
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80057de:	b29b      	uxth	r3, r3
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d81f      	bhi.n	8005824 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	685a      	ldr	r2, [r3, #4]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80057f2:	605a      	str	r2, [r3, #4]
 80057f4:	e016      	b.n	8005824 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f103 020c 	add.w	r2, r3, #12
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005802:	7812      	ldrb	r2, [r2, #0]
 8005804:	b2d2      	uxtb	r2, r2
 8005806:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580c:	1c5a      	adds	r2, r3, #1
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005818:	b29b      	uxth	r3, r3
 800581a:	3b01      	subs	r3, #1
 800581c:	b29a      	uxth	r2, r3
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005824:	2301      	movs	r3, #1
 8005826:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005828:	f7fd fedc 	bl	80035e4 <HAL_GetTick>
 800582c:	4602      	mov	r2, r0
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	1ad3      	subs	r3, r2, r3
 8005832:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005834:	429a      	cmp	r2, r3
 8005836:	d803      	bhi.n	8005840 <HAL_SPI_TransmitReceive+0x3c2>
 8005838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800583a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800583e:	d102      	bne.n	8005846 <HAL_SPI_TransmitReceive+0x3c8>
 8005840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005842:	2b00      	cmp	r3, #0
 8005844:	d103      	bne.n	800584e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800584c:	e01c      	b.n	8005888 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005852:	b29b      	uxth	r3, r3
 8005854:	2b00      	cmp	r3, #0
 8005856:	f47f af5b 	bne.w	8005710 <HAL_SPI_TransmitReceive+0x292>
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005860:	b29b      	uxth	r3, r3
 8005862:	2b00      	cmp	r3, #0
 8005864:	f47f af54 	bne.w	8005710 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005868:	69fa      	ldr	r2, [r7, #28]
 800586a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	f000 f937 	bl	8005ae0 <SPI_EndRxTxTransaction>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d006      	beq.n	8005886 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2220      	movs	r2, #32
 8005882:	661a      	str	r2, [r3, #96]	; 0x60
 8005884:	e000      	b.n	8005888 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005886:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2200      	movs	r2, #0
 8005894:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005898:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800589c:	4618      	mov	r0, r3
 800589e:	3728      	adds	r7, #40	; 0x28
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b088      	sub	sp, #32
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	603b      	str	r3, [r7, #0]
 80058b0:	4613      	mov	r3, r2
 80058b2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80058b4:	f7fd fe96 	bl	80035e4 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058bc:	1a9b      	subs	r3, r3, r2
 80058be:	683a      	ldr	r2, [r7, #0]
 80058c0:	4413      	add	r3, r2
 80058c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80058c4:	f7fd fe8e 	bl	80035e4 <HAL_GetTick>
 80058c8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80058ca:	4b39      	ldr	r3, [pc, #228]	; (80059b0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	015b      	lsls	r3, r3, #5
 80058d0:	0d1b      	lsrs	r3, r3, #20
 80058d2:	69fa      	ldr	r2, [r7, #28]
 80058d4:	fb02 f303 	mul.w	r3, r2, r3
 80058d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80058da:	e054      	b.n	8005986 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e2:	d050      	beq.n	8005986 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80058e4:	f7fd fe7e 	bl	80035e4 <HAL_GetTick>
 80058e8:	4602      	mov	r2, r0
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	69fa      	ldr	r2, [r7, #28]
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d902      	bls.n	80058fa <SPI_WaitFlagStateUntilTimeout+0x56>
 80058f4:	69fb      	ldr	r3, [r7, #28]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d13d      	bne.n	8005976 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	685a      	ldr	r2, [r3, #4]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005908:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005912:	d111      	bne.n	8005938 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800591c:	d004      	beq.n	8005928 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005926:	d107      	bne.n	8005938 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005936:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800593c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005940:	d10f      	bne.n	8005962 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005950:	601a      	str	r2, [r3, #0]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005960:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2201      	movs	r2, #1
 8005966:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2200      	movs	r2, #0
 800596e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005972:	2303      	movs	r3, #3
 8005974:	e017      	b.n	80059a6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d101      	bne.n	8005980 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800597c:	2300      	movs	r3, #0
 800597e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	3b01      	subs	r3, #1
 8005984:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	689a      	ldr	r2, [r3, #8]
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	4013      	ands	r3, r2
 8005990:	68ba      	ldr	r2, [r7, #8]
 8005992:	429a      	cmp	r2, r3
 8005994:	bf0c      	ite	eq
 8005996:	2301      	moveq	r3, #1
 8005998:	2300      	movne	r3, #0
 800599a:	b2db      	uxtb	r3, r3
 800599c:	461a      	mov	r2, r3
 800599e:	79fb      	ldrb	r3, [r7, #7]
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d19b      	bne.n	80058dc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80059a4:	2300      	movs	r3, #0
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3720      	adds	r7, #32
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}
 80059ae:	bf00      	nop
 80059b0:	20000028 	.word	0x20000028

080059b4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b08a      	sub	sp, #40	; 0x28
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	607a      	str	r2, [r7, #4]
 80059c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80059c2:	2300      	movs	r3, #0
 80059c4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80059c6:	f7fd fe0d 	bl	80035e4 <HAL_GetTick>
 80059ca:	4602      	mov	r2, r0
 80059cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ce:	1a9b      	subs	r3, r3, r2
 80059d0:	683a      	ldr	r2, [r7, #0]
 80059d2:	4413      	add	r3, r2
 80059d4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80059d6:	f7fd fe05 	bl	80035e4 <HAL_GetTick>
 80059da:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	330c      	adds	r3, #12
 80059e2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80059e4:	4b3d      	ldr	r3, [pc, #244]	; (8005adc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	4613      	mov	r3, r2
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	4413      	add	r3, r2
 80059ee:	00da      	lsls	r2, r3, #3
 80059f0:	1ad3      	subs	r3, r2, r3
 80059f2:	0d1b      	lsrs	r3, r3, #20
 80059f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059f6:	fb02 f303 	mul.w	r3, r2, r3
 80059fa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80059fc:	e060      	b.n	8005ac0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005a04:	d107      	bne.n	8005a16 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d104      	bne.n	8005a16 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	781b      	ldrb	r3, [r3, #0]
 8005a10:	b2db      	uxtb	r3, r3
 8005a12:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005a14:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a1c:	d050      	beq.n	8005ac0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005a1e:	f7fd fde1 	bl	80035e4 <HAL_GetTick>
 8005a22:	4602      	mov	r2, r0
 8005a24:	6a3b      	ldr	r3, [r7, #32]
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d902      	bls.n	8005a34 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d13d      	bne.n	8005ab0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	685a      	ldr	r2, [r3, #4]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005a42:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a4c:	d111      	bne.n	8005a72 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a56:	d004      	beq.n	8005a62 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a60:	d107      	bne.n	8005a72 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a70:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a7a:	d10f      	bne.n	8005a9c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a8a:	601a      	str	r2, [r3, #0]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a9a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005aac:	2303      	movs	r3, #3
 8005aae:	e010      	b.n	8005ad2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005ab0:	69bb      	ldr	r3, [r7, #24]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d101      	bne.n	8005aba <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005aba:	69bb      	ldr	r3, [r7, #24]
 8005abc:	3b01      	subs	r3, #1
 8005abe:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	689a      	ldr	r2, [r3, #8]
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	4013      	ands	r3, r2
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d196      	bne.n	80059fe <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3728      	adds	r7, #40	; 0x28
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	20000028 	.word	0x20000028

08005ae0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b086      	sub	sp, #24
 8005ae4:	af02      	add	r7, sp, #8
 8005ae6:	60f8      	str	r0, [r7, #12]
 8005ae8:	60b9      	str	r1, [r7, #8]
 8005aea:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	9300      	str	r3, [sp, #0]
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005af8:	68f8      	ldr	r0, [r7, #12]
 8005afa:	f7ff ff5b 	bl	80059b4 <SPI_WaitFifoStateUntilTimeout>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d007      	beq.n	8005b14 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b08:	f043 0220 	orr.w	r2, r3, #32
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e027      	b.n	8005b64 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	9300      	str	r3, [sp, #0]
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	2180      	movs	r1, #128	; 0x80
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	f7ff fec0 	bl	80058a4 <SPI_WaitFlagStateUntilTimeout>
 8005b24:	4603      	mov	r3, r0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d007      	beq.n	8005b3a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b2e:	f043 0220 	orr.w	r2, r3, #32
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005b36:	2303      	movs	r3, #3
 8005b38:	e014      	b.n	8005b64 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	9300      	str	r3, [sp, #0]
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	2200      	movs	r2, #0
 8005b42:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005b46:	68f8      	ldr	r0, [r7, #12]
 8005b48:	f7ff ff34 	bl	80059b4 <SPI_WaitFifoStateUntilTimeout>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d007      	beq.n	8005b62 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b56:	f043 0220 	orr.w	r2, r3, #32
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e000      	b.n	8005b64 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005b62:	2300      	movs	r3, #0
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3710      	adds	r7, #16
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b082      	sub	sp, #8
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d101      	bne.n	8005b7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e049      	b.n	8005c12 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d106      	bne.n	8005b98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f7fc faee 	bl	8002174 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2202      	movs	r2, #2
 8005b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	3304      	adds	r3, #4
 8005ba8:	4619      	mov	r1, r3
 8005baa:	4610      	mov	r0, r2
 8005bac:	f000 fd3c 	bl	8006628 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3708      	adds	r7, #8
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
	...

08005c1c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b085      	sub	sp, #20
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d001      	beq.n	8005c34 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e033      	b.n	8005c9c <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2202      	movs	r2, #2
 8005c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a19      	ldr	r2, [pc, #100]	; (8005ca8 <HAL_TIM_Base_Start+0x8c>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d009      	beq.n	8005c5a <HAL_TIM_Base_Start+0x3e>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c4e:	d004      	beq.n	8005c5a <HAL_TIM_Base_Start+0x3e>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a15      	ldr	r2, [pc, #84]	; (8005cac <HAL_TIM_Base_Start+0x90>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d115      	bne.n	8005c86 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	689a      	ldr	r2, [r3, #8]
 8005c60:	4b13      	ldr	r3, [pc, #76]	; (8005cb0 <HAL_TIM_Base_Start+0x94>)
 8005c62:	4013      	ands	r3, r2
 8005c64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2b06      	cmp	r3, #6
 8005c6a:	d015      	beq.n	8005c98 <HAL_TIM_Base_Start+0x7c>
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c72:	d011      	beq.n	8005c98 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f042 0201 	orr.w	r2, r2, #1
 8005c82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c84:	e008      	b.n	8005c98 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f042 0201 	orr.w	r2, r2, #1
 8005c94:	601a      	str	r2, [r3, #0]
 8005c96:	e000      	b.n	8005c9a <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c98:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c9a:	2300      	movs	r3, #0
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3714      	adds	r7, #20
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr
 8005ca8:	40012c00 	.word	0x40012c00
 8005cac:	40014000 	.word	0x40014000
 8005cb0:	00010007 	.word	0x00010007

08005cb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b085      	sub	sp, #20
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d001      	beq.n	8005ccc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e03b      	b.n	8005d44 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2202      	movs	r2, #2
 8005cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68da      	ldr	r2, [r3, #12]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f042 0201 	orr.w	r2, r2, #1
 8005ce2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a19      	ldr	r2, [pc, #100]	; (8005d50 <HAL_TIM_Base_Start_IT+0x9c>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d009      	beq.n	8005d02 <HAL_TIM_Base_Start_IT+0x4e>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cf6:	d004      	beq.n	8005d02 <HAL_TIM_Base_Start_IT+0x4e>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a15      	ldr	r2, [pc, #84]	; (8005d54 <HAL_TIM_Base_Start_IT+0xa0>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d115      	bne.n	8005d2e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	689a      	ldr	r2, [r3, #8]
 8005d08:	4b13      	ldr	r3, [pc, #76]	; (8005d58 <HAL_TIM_Base_Start_IT+0xa4>)
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2b06      	cmp	r3, #6
 8005d12:	d015      	beq.n	8005d40 <HAL_TIM_Base_Start_IT+0x8c>
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d1a:	d011      	beq.n	8005d40 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f042 0201 	orr.w	r2, r2, #1
 8005d2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d2c:	e008      	b.n	8005d40 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f042 0201 	orr.w	r2, r2, #1
 8005d3c:	601a      	str	r2, [r3, #0]
 8005d3e:	e000      	b.n	8005d42 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d40:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d42:	2300      	movs	r3, #0
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3714      	adds	r7, #20
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr
 8005d50:	40012c00 	.word	0x40012c00
 8005d54:	40014000 	.word	0x40014000
 8005d58:	00010007 	.word	0x00010007

08005d5c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b082      	sub	sp, #8
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d101      	bne.n	8005d6e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e049      	b.n	8005e02 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d106      	bne.n	8005d88 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f000 f841 	bl	8005e0a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2202      	movs	r2, #2
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	3304      	adds	r3, #4
 8005d98:	4619      	mov	r1, r3
 8005d9a:	4610      	mov	r0, r2
 8005d9c:	f000 fc44 	bl	8006628 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e00:	2300      	movs	r3, #0
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3708      	adds	r7, #8
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}

08005e0a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005e0a:	b480      	push	{r7}
 8005e0c:	b083      	sub	sp, #12
 8005e0e:	af00      	add	r7, sp, #0
 8005e10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005e12:	bf00      	nop
 8005e14:	370c      	adds	r7, #12
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr
	...

08005e20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b084      	sub	sp, #16
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d109      	bne.n	8005e44 <HAL_TIM_PWM_Start+0x24>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	bf14      	ite	ne
 8005e3c:	2301      	movne	r3, #1
 8005e3e:	2300      	moveq	r3, #0
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	e03c      	b.n	8005ebe <HAL_TIM_PWM_Start+0x9e>
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	2b04      	cmp	r3, #4
 8005e48:	d109      	bne.n	8005e5e <HAL_TIM_PWM_Start+0x3e>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	bf14      	ite	ne
 8005e56:	2301      	movne	r3, #1
 8005e58:	2300      	moveq	r3, #0
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	e02f      	b.n	8005ebe <HAL_TIM_PWM_Start+0x9e>
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	2b08      	cmp	r3, #8
 8005e62:	d109      	bne.n	8005e78 <HAL_TIM_PWM_Start+0x58>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	bf14      	ite	ne
 8005e70:	2301      	movne	r3, #1
 8005e72:	2300      	moveq	r3, #0
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	e022      	b.n	8005ebe <HAL_TIM_PWM_Start+0x9e>
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	2b0c      	cmp	r3, #12
 8005e7c:	d109      	bne.n	8005e92 <HAL_TIM_PWM_Start+0x72>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b01      	cmp	r3, #1
 8005e88:	bf14      	ite	ne
 8005e8a:	2301      	movne	r3, #1
 8005e8c:	2300      	moveq	r3, #0
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	e015      	b.n	8005ebe <HAL_TIM_PWM_Start+0x9e>
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	2b10      	cmp	r3, #16
 8005e96:	d109      	bne.n	8005eac <HAL_TIM_PWM_Start+0x8c>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005e9e:	b2db      	uxtb	r3, r3
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	bf14      	ite	ne
 8005ea4:	2301      	movne	r3, #1
 8005ea6:	2300      	moveq	r3, #0
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	e008      	b.n	8005ebe <HAL_TIM_PWM_Start+0x9e>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005eb2:	b2db      	uxtb	r3, r3
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	bf14      	ite	ne
 8005eb8:	2301      	movne	r3, #1
 8005eba:	2300      	moveq	r3, #0
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d001      	beq.n	8005ec6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e07e      	b.n	8005fc4 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d104      	bne.n	8005ed6 <HAL_TIM_PWM_Start+0xb6>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2202      	movs	r2, #2
 8005ed0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ed4:	e023      	b.n	8005f1e <HAL_TIM_PWM_Start+0xfe>
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	2b04      	cmp	r3, #4
 8005eda:	d104      	bne.n	8005ee6 <HAL_TIM_PWM_Start+0xc6>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2202      	movs	r2, #2
 8005ee0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ee4:	e01b      	b.n	8005f1e <HAL_TIM_PWM_Start+0xfe>
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	2b08      	cmp	r3, #8
 8005eea:	d104      	bne.n	8005ef6 <HAL_TIM_PWM_Start+0xd6>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2202      	movs	r2, #2
 8005ef0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ef4:	e013      	b.n	8005f1e <HAL_TIM_PWM_Start+0xfe>
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	2b0c      	cmp	r3, #12
 8005efa:	d104      	bne.n	8005f06 <HAL_TIM_PWM_Start+0xe6>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2202      	movs	r2, #2
 8005f00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f04:	e00b      	b.n	8005f1e <HAL_TIM_PWM_Start+0xfe>
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	2b10      	cmp	r3, #16
 8005f0a:	d104      	bne.n	8005f16 <HAL_TIM_PWM_Start+0xf6>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2202      	movs	r2, #2
 8005f10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f14:	e003      	b.n	8005f1e <HAL_TIM_PWM_Start+0xfe>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2202      	movs	r2, #2
 8005f1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	2201      	movs	r2, #1
 8005f24:	6839      	ldr	r1, [r7, #0]
 8005f26:	4618      	mov	r0, r3
 8005f28:	f000 fefa 	bl	8006d20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a26      	ldr	r2, [pc, #152]	; (8005fcc <HAL_TIM_PWM_Start+0x1ac>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d009      	beq.n	8005f4a <HAL_TIM_PWM_Start+0x12a>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a25      	ldr	r2, [pc, #148]	; (8005fd0 <HAL_TIM_PWM_Start+0x1b0>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d004      	beq.n	8005f4a <HAL_TIM_PWM_Start+0x12a>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a23      	ldr	r2, [pc, #140]	; (8005fd4 <HAL_TIM_PWM_Start+0x1b4>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d101      	bne.n	8005f4e <HAL_TIM_PWM_Start+0x12e>
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e000      	b.n	8005f50 <HAL_TIM_PWM_Start+0x130>
 8005f4e:	2300      	movs	r3, #0
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d007      	beq.n	8005f64 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f62:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a18      	ldr	r2, [pc, #96]	; (8005fcc <HAL_TIM_PWM_Start+0x1ac>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d009      	beq.n	8005f82 <HAL_TIM_PWM_Start+0x162>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f76:	d004      	beq.n	8005f82 <HAL_TIM_PWM_Start+0x162>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a14      	ldr	r2, [pc, #80]	; (8005fd0 <HAL_TIM_PWM_Start+0x1b0>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d115      	bne.n	8005fae <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	689a      	ldr	r2, [r3, #8]
 8005f88:	4b13      	ldr	r3, [pc, #76]	; (8005fd8 <HAL_TIM_PWM_Start+0x1b8>)
 8005f8a:	4013      	ands	r3, r2
 8005f8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2b06      	cmp	r3, #6
 8005f92:	d015      	beq.n	8005fc0 <HAL_TIM_PWM_Start+0x1a0>
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f9a:	d011      	beq.n	8005fc0 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f042 0201 	orr.w	r2, r2, #1
 8005faa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fac:	e008      	b.n	8005fc0 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f042 0201 	orr.w	r2, r2, #1
 8005fbc:	601a      	str	r2, [r3, #0]
 8005fbe:	e000      	b.n	8005fc2 <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fc0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005fc2:	2300      	movs	r3, #0
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3710      	adds	r7, #16
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}
 8005fcc:	40012c00 	.word	0x40012c00
 8005fd0:	40014000 	.word	0x40014000
 8005fd4:	40014400 	.word	0x40014400
 8005fd8:	00010007 	.word	0x00010007

08005fdc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b082      	sub	sp, #8
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	691b      	ldr	r3, [r3, #16]
 8005fea:	f003 0302 	and.w	r3, r3, #2
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	d122      	bne.n	8006038 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	f003 0302 	and.w	r3, r3, #2
 8005ffc:	2b02      	cmp	r3, #2
 8005ffe:	d11b      	bne.n	8006038 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f06f 0202 	mvn.w	r2, #2
 8006008:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2201      	movs	r2, #1
 800600e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	699b      	ldr	r3, [r3, #24]
 8006016:	f003 0303 	and.w	r3, r3, #3
 800601a:	2b00      	cmp	r3, #0
 800601c:	d003      	beq.n	8006026 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f000 fae3 	bl	80065ea <HAL_TIM_IC_CaptureCallback>
 8006024:	e005      	b.n	8006032 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f000 fad5 	bl	80065d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f000 fae6 	bl	80065fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	691b      	ldr	r3, [r3, #16]
 800603e:	f003 0304 	and.w	r3, r3, #4
 8006042:	2b04      	cmp	r3, #4
 8006044:	d122      	bne.n	800608c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	68db      	ldr	r3, [r3, #12]
 800604c:	f003 0304 	and.w	r3, r3, #4
 8006050:	2b04      	cmp	r3, #4
 8006052:	d11b      	bne.n	800608c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f06f 0204 	mvn.w	r2, #4
 800605c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2202      	movs	r2, #2
 8006062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	699b      	ldr	r3, [r3, #24]
 800606a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800606e:	2b00      	cmp	r3, #0
 8006070:	d003      	beq.n	800607a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f000 fab9 	bl	80065ea <HAL_TIM_IC_CaptureCallback>
 8006078:	e005      	b.n	8006086 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f000 faab 	bl	80065d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f000 fabc 	bl	80065fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	f003 0308 	and.w	r3, r3, #8
 8006096:	2b08      	cmp	r3, #8
 8006098:	d122      	bne.n	80060e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	f003 0308 	and.w	r3, r3, #8
 80060a4:	2b08      	cmp	r3, #8
 80060a6:	d11b      	bne.n	80060e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f06f 0208 	mvn.w	r2, #8
 80060b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2204      	movs	r2, #4
 80060b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	69db      	ldr	r3, [r3, #28]
 80060be:	f003 0303 	and.w	r3, r3, #3
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d003      	beq.n	80060ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f000 fa8f 	bl	80065ea <HAL_TIM_IC_CaptureCallback>
 80060cc:	e005      	b.n	80060da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f000 fa81 	bl	80065d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060d4:	6878      	ldr	r0, [r7, #4]
 80060d6:	f000 fa92 	bl	80065fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2200      	movs	r2, #0
 80060de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	691b      	ldr	r3, [r3, #16]
 80060e6:	f003 0310 	and.w	r3, r3, #16
 80060ea:	2b10      	cmp	r3, #16
 80060ec:	d122      	bne.n	8006134 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	f003 0310 	and.w	r3, r3, #16
 80060f8:	2b10      	cmp	r3, #16
 80060fa:	d11b      	bne.n	8006134 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f06f 0210 	mvn.w	r2, #16
 8006104:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2208      	movs	r2, #8
 800610a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	69db      	ldr	r3, [r3, #28]
 8006112:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006116:	2b00      	cmp	r3, #0
 8006118:	d003      	beq.n	8006122 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f000 fa65 	bl	80065ea <HAL_TIM_IC_CaptureCallback>
 8006120:	e005      	b.n	800612e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f000 fa57 	bl	80065d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f000 fa68 	bl	80065fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	f003 0301 	and.w	r3, r3, #1
 800613e:	2b01      	cmp	r3, #1
 8006140:	d10e      	bne.n	8006160 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	68db      	ldr	r3, [r3, #12]
 8006148:	f003 0301 	and.w	r3, r3, #1
 800614c:	2b01      	cmp	r3, #1
 800614e:	d107      	bne.n	8006160 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f06f 0201 	mvn.w	r2, #1
 8006158:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f7fb fbae 	bl	80018bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	691b      	ldr	r3, [r3, #16]
 8006166:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800616a:	2b80      	cmp	r3, #128	; 0x80
 800616c:	d10e      	bne.n	800618c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006178:	2b80      	cmp	r3, #128	; 0x80
 800617a:	d107      	bne.n	800618c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006184:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f000 fed8 	bl	8006f3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006196:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800619a:	d10e      	bne.n	80061ba <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061a6:	2b80      	cmp	r3, #128	; 0x80
 80061a8:	d107      	bne.n	80061ba <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80061b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f000 fecb 	bl	8006f50 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	691b      	ldr	r3, [r3, #16]
 80061c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061c4:	2b40      	cmp	r3, #64	; 0x40
 80061c6:	d10e      	bne.n	80061e6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	68db      	ldr	r3, [r3, #12]
 80061ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061d2:	2b40      	cmp	r3, #64	; 0x40
 80061d4:	d107      	bne.n	80061e6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f000 fa16 	bl	8006612 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	691b      	ldr	r3, [r3, #16]
 80061ec:	f003 0320 	and.w	r3, r3, #32
 80061f0:	2b20      	cmp	r3, #32
 80061f2:	d10e      	bne.n	8006212 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	f003 0320 	and.w	r3, r3, #32
 80061fe:	2b20      	cmp	r3, #32
 8006200:	d107      	bne.n	8006212 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f06f 0220 	mvn.w	r2, #32
 800620a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f000 fe8b 	bl	8006f28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006212:	bf00      	nop
 8006214:	3708      	adds	r7, #8
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
	...

0800621c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b086      	sub	sp, #24
 8006220:	af00      	add	r7, sp, #0
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	60b9      	str	r1, [r7, #8]
 8006226:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006228:	2300      	movs	r3, #0
 800622a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006232:	2b01      	cmp	r3, #1
 8006234:	d101      	bne.n	800623a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006236:	2302      	movs	r3, #2
 8006238:	e0ff      	b.n	800643a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2201      	movs	r2, #1
 800623e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2b14      	cmp	r3, #20
 8006246:	f200 80f0 	bhi.w	800642a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800624a:	a201      	add	r2, pc, #4	; (adr r2, 8006250 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800624c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006250:	080062a5 	.word	0x080062a5
 8006254:	0800642b 	.word	0x0800642b
 8006258:	0800642b 	.word	0x0800642b
 800625c:	0800642b 	.word	0x0800642b
 8006260:	080062e5 	.word	0x080062e5
 8006264:	0800642b 	.word	0x0800642b
 8006268:	0800642b 	.word	0x0800642b
 800626c:	0800642b 	.word	0x0800642b
 8006270:	08006327 	.word	0x08006327
 8006274:	0800642b 	.word	0x0800642b
 8006278:	0800642b 	.word	0x0800642b
 800627c:	0800642b 	.word	0x0800642b
 8006280:	08006367 	.word	0x08006367
 8006284:	0800642b 	.word	0x0800642b
 8006288:	0800642b 	.word	0x0800642b
 800628c:	0800642b 	.word	0x0800642b
 8006290:	080063a9 	.word	0x080063a9
 8006294:	0800642b 	.word	0x0800642b
 8006298:	0800642b 	.word	0x0800642b
 800629c:	0800642b 	.word	0x0800642b
 80062a0:	080063e9 	.word	0x080063e9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	68b9      	ldr	r1, [r7, #8]
 80062aa:	4618      	mov	r0, r3
 80062ac:	f000 fa20 	bl	80066f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	699a      	ldr	r2, [r3, #24]
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f042 0208 	orr.w	r2, r2, #8
 80062be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	699a      	ldr	r2, [r3, #24]
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f022 0204 	bic.w	r2, r2, #4
 80062ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	6999      	ldr	r1, [r3, #24]
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	691a      	ldr	r2, [r3, #16]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	430a      	orrs	r2, r1
 80062e0:	619a      	str	r2, [r3, #24]
      break;
 80062e2:	e0a5      	b.n	8006430 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	68b9      	ldr	r1, [r7, #8]
 80062ea:	4618      	mov	r0, r3
 80062ec:	f000 fa7c 	bl	80067e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	699a      	ldr	r2, [r3, #24]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	699a      	ldr	r2, [r3, #24]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800630e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	6999      	ldr	r1, [r3, #24]
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	691b      	ldr	r3, [r3, #16]
 800631a:	021a      	lsls	r2, r3, #8
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	430a      	orrs	r2, r1
 8006322:	619a      	str	r2, [r3, #24]
      break;
 8006324:	e084      	b.n	8006430 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68b9      	ldr	r1, [r7, #8]
 800632c:	4618      	mov	r0, r3
 800632e:	f000 fad5 	bl	80068dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	69da      	ldr	r2, [r3, #28]
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f042 0208 	orr.w	r2, r2, #8
 8006340:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	69da      	ldr	r2, [r3, #28]
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f022 0204 	bic.w	r2, r2, #4
 8006350:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	69d9      	ldr	r1, [r3, #28]
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	691a      	ldr	r2, [r3, #16]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	430a      	orrs	r2, r1
 8006362:	61da      	str	r2, [r3, #28]
      break;
 8006364:	e064      	b.n	8006430 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	68b9      	ldr	r1, [r7, #8]
 800636c:	4618      	mov	r0, r3
 800636e:	f000 fb2d 	bl	80069cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	69da      	ldr	r2, [r3, #28]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006380:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	69da      	ldr	r2, [r3, #28]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006390:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	69d9      	ldr	r1, [r3, #28]
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	691b      	ldr	r3, [r3, #16]
 800639c:	021a      	lsls	r2, r3, #8
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	430a      	orrs	r2, r1
 80063a4:	61da      	str	r2, [r3, #28]
      break;
 80063a6:	e043      	b.n	8006430 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	68b9      	ldr	r1, [r7, #8]
 80063ae:	4618      	mov	r0, r3
 80063b0:	f000 fb6a 	bl	8006a88 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f042 0208 	orr.w	r2, r2, #8
 80063c2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f022 0204 	bic.w	r2, r2, #4
 80063d2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	691a      	ldr	r2, [r3, #16]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	430a      	orrs	r2, r1
 80063e4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80063e6:	e023      	b.n	8006430 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	68b9      	ldr	r1, [r7, #8]
 80063ee:	4618      	mov	r0, r3
 80063f0:	f000 fba2 	bl	8006b38 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006402:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006412:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	021a      	lsls	r2, r3, #8
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	430a      	orrs	r2, r1
 8006426:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006428:	e002      	b.n	8006430 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	75fb      	strb	r3, [r7, #23]
      break;
 800642e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2200      	movs	r2, #0
 8006434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006438:	7dfb      	ldrb	r3, [r7, #23]
}
 800643a:	4618      	mov	r0, r3
 800643c:	3718      	adds	r7, #24
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop

08006444 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b084      	sub	sp, #16
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
 800644c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800644e:	2300      	movs	r3, #0
 8006450:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006458:	2b01      	cmp	r3, #1
 800645a:	d101      	bne.n	8006460 <HAL_TIM_ConfigClockSource+0x1c>
 800645c:	2302      	movs	r3, #2
 800645e:	e0b6      	b.n	80065ce <HAL_TIM_ConfigClockSource+0x18a>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2201      	movs	r2, #1
 8006464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2202      	movs	r2, #2
 800646c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800647e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006482:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800648a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	68ba      	ldr	r2, [r7, #8]
 8006492:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800649c:	d03e      	beq.n	800651c <HAL_TIM_ConfigClockSource+0xd8>
 800649e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064a2:	f200 8087 	bhi.w	80065b4 <HAL_TIM_ConfigClockSource+0x170>
 80064a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064aa:	f000 8086 	beq.w	80065ba <HAL_TIM_ConfigClockSource+0x176>
 80064ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064b2:	d87f      	bhi.n	80065b4 <HAL_TIM_ConfigClockSource+0x170>
 80064b4:	2b70      	cmp	r3, #112	; 0x70
 80064b6:	d01a      	beq.n	80064ee <HAL_TIM_ConfigClockSource+0xaa>
 80064b8:	2b70      	cmp	r3, #112	; 0x70
 80064ba:	d87b      	bhi.n	80065b4 <HAL_TIM_ConfigClockSource+0x170>
 80064bc:	2b60      	cmp	r3, #96	; 0x60
 80064be:	d050      	beq.n	8006562 <HAL_TIM_ConfigClockSource+0x11e>
 80064c0:	2b60      	cmp	r3, #96	; 0x60
 80064c2:	d877      	bhi.n	80065b4 <HAL_TIM_ConfigClockSource+0x170>
 80064c4:	2b50      	cmp	r3, #80	; 0x50
 80064c6:	d03c      	beq.n	8006542 <HAL_TIM_ConfigClockSource+0xfe>
 80064c8:	2b50      	cmp	r3, #80	; 0x50
 80064ca:	d873      	bhi.n	80065b4 <HAL_TIM_ConfigClockSource+0x170>
 80064cc:	2b40      	cmp	r3, #64	; 0x40
 80064ce:	d058      	beq.n	8006582 <HAL_TIM_ConfigClockSource+0x13e>
 80064d0:	2b40      	cmp	r3, #64	; 0x40
 80064d2:	d86f      	bhi.n	80065b4 <HAL_TIM_ConfigClockSource+0x170>
 80064d4:	2b30      	cmp	r3, #48	; 0x30
 80064d6:	d064      	beq.n	80065a2 <HAL_TIM_ConfigClockSource+0x15e>
 80064d8:	2b30      	cmp	r3, #48	; 0x30
 80064da:	d86b      	bhi.n	80065b4 <HAL_TIM_ConfigClockSource+0x170>
 80064dc:	2b20      	cmp	r3, #32
 80064de:	d060      	beq.n	80065a2 <HAL_TIM_ConfigClockSource+0x15e>
 80064e0:	2b20      	cmp	r3, #32
 80064e2:	d867      	bhi.n	80065b4 <HAL_TIM_ConfigClockSource+0x170>
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d05c      	beq.n	80065a2 <HAL_TIM_ConfigClockSource+0x15e>
 80064e8:	2b10      	cmp	r3, #16
 80064ea:	d05a      	beq.n	80065a2 <HAL_TIM_ConfigClockSource+0x15e>
 80064ec:	e062      	b.n	80065b4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6818      	ldr	r0, [r3, #0]
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	6899      	ldr	r1, [r3, #8]
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	685a      	ldr	r2, [r3, #4]
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	f000 fbef 	bl	8006ce0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006510:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	68ba      	ldr	r2, [r7, #8]
 8006518:	609a      	str	r2, [r3, #8]
      break;
 800651a:	e04f      	b.n	80065bc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6818      	ldr	r0, [r3, #0]
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	6899      	ldr	r1, [r3, #8]
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	685a      	ldr	r2, [r3, #4]
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	f000 fbd8 	bl	8006ce0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	689a      	ldr	r2, [r3, #8]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800653e:	609a      	str	r2, [r3, #8]
      break;
 8006540:	e03c      	b.n	80065bc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6818      	ldr	r0, [r3, #0]
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	6859      	ldr	r1, [r3, #4]
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	68db      	ldr	r3, [r3, #12]
 800654e:	461a      	mov	r2, r3
 8006550:	f000 fb4c 	bl	8006bec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	2150      	movs	r1, #80	; 0x50
 800655a:	4618      	mov	r0, r3
 800655c:	f000 fba5 	bl	8006caa <TIM_ITRx_SetConfig>
      break;
 8006560:	e02c      	b.n	80065bc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6818      	ldr	r0, [r3, #0]
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	6859      	ldr	r1, [r3, #4]
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	461a      	mov	r2, r3
 8006570:	f000 fb6b 	bl	8006c4a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	2160      	movs	r1, #96	; 0x60
 800657a:	4618      	mov	r0, r3
 800657c:	f000 fb95 	bl	8006caa <TIM_ITRx_SetConfig>
      break;
 8006580:	e01c      	b.n	80065bc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6818      	ldr	r0, [r3, #0]
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	6859      	ldr	r1, [r3, #4]
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	68db      	ldr	r3, [r3, #12]
 800658e:	461a      	mov	r2, r3
 8006590:	f000 fb2c 	bl	8006bec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	2140      	movs	r1, #64	; 0x40
 800659a:	4618      	mov	r0, r3
 800659c:	f000 fb85 	bl	8006caa <TIM_ITRx_SetConfig>
      break;
 80065a0:	e00c      	b.n	80065bc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4619      	mov	r1, r3
 80065ac:	4610      	mov	r0, r2
 80065ae:	f000 fb7c 	bl	8006caa <TIM_ITRx_SetConfig>
      break;
 80065b2:	e003      	b.n	80065bc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	73fb      	strb	r3, [r7, #15]
      break;
 80065b8:	e000      	b.n	80065bc <HAL_TIM_ConfigClockSource+0x178>
      break;
 80065ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2201      	movs	r2, #1
 80065c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80065cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3710      	adds	r7, #16
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}

080065d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065d6:	b480      	push	{r7}
 80065d8:	b083      	sub	sp, #12
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80065de:	bf00      	nop
 80065e0:	370c      	adds	r7, #12
 80065e2:	46bd      	mov	sp, r7
 80065e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e8:	4770      	bx	lr

080065ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80065ea:	b480      	push	{r7}
 80065ec:	b083      	sub	sp, #12
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80065f2:	bf00      	nop
 80065f4:	370c      	adds	r7, #12
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr

080065fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80065fe:	b480      	push	{r7}
 8006600:	b083      	sub	sp, #12
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006606:	bf00      	nop
 8006608:	370c      	adds	r7, #12
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr

08006612 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006612:	b480      	push	{r7}
 8006614:	b083      	sub	sp, #12
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800661a:	bf00      	nop
 800661c:	370c      	adds	r7, #12
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr
	...

08006628 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006628:	b480      	push	{r7}
 800662a:	b085      	sub	sp, #20
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
 8006630:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	4a2a      	ldr	r2, [pc, #168]	; (80066e4 <TIM_Base_SetConfig+0xbc>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d003      	beq.n	8006648 <TIM_Base_SetConfig+0x20>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006646:	d108      	bne.n	800665a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800664e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	68fa      	ldr	r2, [r7, #12]
 8006656:	4313      	orrs	r3, r2
 8006658:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4a21      	ldr	r2, [pc, #132]	; (80066e4 <TIM_Base_SetConfig+0xbc>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d00b      	beq.n	800667a <TIM_Base_SetConfig+0x52>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006668:	d007      	beq.n	800667a <TIM_Base_SetConfig+0x52>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a1e      	ldr	r2, [pc, #120]	; (80066e8 <TIM_Base_SetConfig+0xc0>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d003      	beq.n	800667a <TIM_Base_SetConfig+0x52>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a1d      	ldr	r2, [pc, #116]	; (80066ec <TIM_Base_SetConfig+0xc4>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d108      	bne.n	800668c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006680:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	68db      	ldr	r3, [r3, #12]
 8006686:	68fa      	ldr	r2, [r7, #12]
 8006688:	4313      	orrs	r3, r2
 800668a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	695b      	ldr	r3, [r3, #20]
 8006696:	4313      	orrs	r3, r2
 8006698:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	68fa      	ldr	r2, [r7, #12]
 800669e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	689a      	ldr	r2, [r3, #8]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	681a      	ldr	r2, [r3, #0]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	4a0c      	ldr	r2, [pc, #48]	; (80066e4 <TIM_Base_SetConfig+0xbc>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d007      	beq.n	80066c8 <TIM_Base_SetConfig+0xa0>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	4a0b      	ldr	r2, [pc, #44]	; (80066e8 <TIM_Base_SetConfig+0xc0>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d003      	beq.n	80066c8 <TIM_Base_SetConfig+0xa0>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	4a0a      	ldr	r2, [pc, #40]	; (80066ec <TIM_Base_SetConfig+0xc4>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d103      	bne.n	80066d0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	691a      	ldr	r2, [r3, #16]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	615a      	str	r2, [r3, #20]
}
 80066d6:	bf00      	nop
 80066d8:	3714      	adds	r7, #20
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr
 80066e2:	bf00      	nop
 80066e4:	40012c00 	.word	0x40012c00
 80066e8:	40014000 	.word	0x40014000
 80066ec:	40014400 	.word	0x40014400

080066f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b087      	sub	sp, #28
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
 80066f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6a1b      	ldr	r3, [r3, #32]
 80066fe:	f023 0201 	bic.w	r2, r3, #1
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6a1b      	ldr	r3, [r3, #32]
 800670a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	699b      	ldr	r3, [r3, #24]
 8006716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800671e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006722:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	f023 0303 	bic.w	r3, r3, #3
 800672a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	68fa      	ldr	r2, [r7, #12]
 8006732:	4313      	orrs	r3, r2
 8006734:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	f023 0302 	bic.w	r3, r3, #2
 800673c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	697a      	ldr	r2, [r7, #20]
 8006744:	4313      	orrs	r3, r2
 8006746:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a24      	ldr	r2, [pc, #144]	; (80067dc <TIM_OC1_SetConfig+0xec>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d007      	beq.n	8006760 <TIM_OC1_SetConfig+0x70>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a23      	ldr	r2, [pc, #140]	; (80067e0 <TIM_OC1_SetConfig+0xf0>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d003      	beq.n	8006760 <TIM_OC1_SetConfig+0x70>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a22      	ldr	r2, [pc, #136]	; (80067e4 <TIM_OC1_SetConfig+0xf4>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d10c      	bne.n	800677a <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	f023 0308 	bic.w	r3, r3, #8
 8006766:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	697a      	ldr	r2, [r7, #20]
 800676e:	4313      	orrs	r3, r2
 8006770:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006772:	697b      	ldr	r3, [r7, #20]
 8006774:	f023 0304 	bic.w	r3, r3, #4
 8006778:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a17      	ldr	r2, [pc, #92]	; (80067dc <TIM_OC1_SetConfig+0xec>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d007      	beq.n	8006792 <TIM_OC1_SetConfig+0xa2>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a16      	ldr	r2, [pc, #88]	; (80067e0 <TIM_OC1_SetConfig+0xf0>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d003      	beq.n	8006792 <TIM_OC1_SetConfig+0xa2>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a15      	ldr	r2, [pc, #84]	; (80067e4 <TIM_OC1_SetConfig+0xf4>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d111      	bne.n	80067b6 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006798:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80067a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	695b      	ldr	r3, [r3, #20]
 80067a6:	693a      	ldr	r2, [r7, #16]
 80067a8:	4313      	orrs	r3, r2
 80067aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	699b      	ldr	r3, [r3, #24]
 80067b0:	693a      	ldr	r2, [r7, #16]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	693a      	ldr	r2, [r7, #16]
 80067ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	685a      	ldr	r2, [r3, #4]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	697a      	ldr	r2, [r7, #20]
 80067ce:	621a      	str	r2, [r3, #32]
}
 80067d0:	bf00      	nop
 80067d2:	371c      	adds	r7, #28
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr
 80067dc:	40012c00 	.word	0x40012c00
 80067e0:	40014000 	.word	0x40014000
 80067e4:	40014400 	.word	0x40014400

080067e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b087      	sub	sp, #28
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6a1b      	ldr	r3, [r3, #32]
 80067f6:	f023 0210 	bic.w	r2, r3, #16
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6a1b      	ldr	r3, [r3, #32]
 8006802:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	699b      	ldr	r3, [r3, #24]
 800680e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006816:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800681a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006822:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	021b      	lsls	r3, r3, #8
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	4313      	orrs	r3, r2
 800682e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	f023 0320 	bic.w	r3, r3, #32
 8006836:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	011b      	lsls	r3, r3, #4
 800683e:	697a      	ldr	r2, [r7, #20]
 8006840:	4313      	orrs	r3, r2
 8006842:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4a22      	ldr	r2, [pc, #136]	; (80068d0 <TIM_OC2_SetConfig+0xe8>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d10d      	bne.n	8006868 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006852:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	68db      	ldr	r3, [r3, #12]
 8006858:	011b      	lsls	r3, r3, #4
 800685a:	697a      	ldr	r2, [r7, #20]
 800685c:	4313      	orrs	r3, r2
 800685e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006866:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	4a19      	ldr	r2, [pc, #100]	; (80068d0 <TIM_OC2_SetConfig+0xe8>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d007      	beq.n	8006880 <TIM_OC2_SetConfig+0x98>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	4a18      	ldr	r2, [pc, #96]	; (80068d4 <TIM_OC2_SetConfig+0xec>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d003      	beq.n	8006880 <TIM_OC2_SetConfig+0x98>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	4a17      	ldr	r2, [pc, #92]	; (80068d8 <TIM_OC2_SetConfig+0xf0>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d113      	bne.n	80068a8 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006886:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800688e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	695b      	ldr	r3, [r3, #20]
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	693a      	ldr	r2, [r7, #16]
 8006898:	4313      	orrs	r3, r2
 800689a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	699b      	ldr	r3, [r3, #24]
 80068a0:	009b      	lsls	r3, r3, #2
 80068a2:	693a      	ldr	r2, [r7, #16]
 80068a4:	4313      	orrs	r3, r2
 80068a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	693a      	ldr	r2, [r7, #16]
 80068ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	685a      	ldr	r2, [r3, #4]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	697a      	ldr	r2, [r7, #20]
 80068c0:	621a      	str	r2, [r3, #32]
}
 80068c2:	bf00      	nop
 80068c4:	371c      	adds	r7, #28
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	40012c00 	.word	0x40012c00
 80068d4:	40014000 	.word	0x40014000
 80068d8:	40014400 	.word	0x40014400

080068dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068dc:	b480      	push	{r7}
 80068de:	b087      	sub	sp, #28
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a1b      	ldr	r3, [r3, #32]
 80068ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6a1b      	ldr	r3, [r3, #32]
 80068f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	69db      	ldr	r3, [r3, #28]
 8006902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800690a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800690e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f023 0303 	bic.w	r3, r3, #3
 8006916:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	4313      	orrs	r3, r2
 8006920:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006928:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	021b      	lsls	r3, r3, #8
 8006930:	697a      	ldr	r2, [r7, #20]
 8006932:	4313      	orrs	r3, r2
 8006934:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a21      	ldr	r2, [pc, #132]	; (80069c0 <TIM_OC3_SetConfig+0xe4>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d10d      	bne.n	800695a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006944:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	021b      	lsls	r3, r3, #8
 800694c:	697a      	ldr	r2, [r7, #20]
 800694e:	4313      	orrs	r3, r2
 8006950:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006958:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a18      	ldr	r2, [pc, #96]	; (80069c0 <TIM_OC3_SetConfig+0xe4>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d007      	beq.n	8006972 <TIM_OC3_SetConfig+0x96>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4a17      	ldr	r2, [pc, #92]	; (80069c4 <TIM_OC3_SetConfig+0xe8>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d003      	beq.n	8006972 <TIM_OC3_SetConfig+0x96>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4a16      	ldr	r2, [pc, #88]	; (80069c8 <TIM_OC3_SetConfig+0xec>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d113      	bne.n	800699a <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006978:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006980:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	695b      	ldr	r3, [r3, #20]
 8006986:	011b      	lsls	r3, r3, #4
 8006988:	693a      	ldr	r2, [r7, #16]
 800698a:	4313      	orrs	r3, r2
 800698c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	699b      	ldr	r3, [r3, #24]
 8006992:	011b      	lsls	r3, r3, #4
 8006994:	693a      	ldr	r2, [r7, #16]
 8006996:	4313      	orrs	r3, r2
 8006998:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	68fa      	ldr	r2, [r7, #12]
 80069a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	685a      	ldr	r2, [r3, #4]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	697a      	ldr	r2, [r7, #20]
 80069b2:	621a      	str	r2, [r3, #32]
}
 80069b4:	bf00      	nop
 80069b6:	371c      	adds	r7, #28
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr
 80069c0:	40012c00 	.word	0x40012c00
 80069c4:	40014000 	.word	0x40014000
 80069c8:	40014400 	.word	0x40014400

080069cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b087      	sub	sp, #28
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a1b      	ldr	r3, [r3, #32]
 80069da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a1b      	ldr	r3, [r3, #32]
 80069e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	69db      	ldr	r3, [r3, #28]
 80069f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80069fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	021b      	lsls	r3, r3, #8
 8006a0e:	68fa      	ldr	r2, [r7, #12]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	031b      	lsls	r3, r3, #12
 8006a22:	693a      	ldr	r2, [r7, #16]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	4a14      	ldr	r2, [pc, #80]	; (8006a7c <TIM_OC4_SetConfig+0xb0>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d007      	beq.n	8006a40 <TIM_OC4_SetConfig+0x74>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	4a13      	ldr	r2, [pc, #76]	; (8006a80 <TIM_OC4_SetConfig+0xb4>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d003      	beq.n	8006a40 <TIM_OC4_SetConfig+0x74>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	4a12      	ldr	r2, [pc, #72]	; (8006a84 <TIM_OC4_SetConfig+0xb8>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d109      	bne.n	8006a54 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	695b      	ldr	r3, [r3, #20]
 8006a4c:	019b      	lsls	r3, r3, #6
 8006a4e:	697a      	ldr	r2, [r7, #20]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	697a      	ldr	r2, [r7, #20]
 8006a58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	68fa      	ldr	r2, [r7, #12]
 8006a5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	685a      	ldr	r2, [r3, #4]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	693a      	ldr	r2, [r7, #16]
 8006a6c:	621a      	str	r2, [r3, #32]
}
 8006a6e:	bf00      	nop
 8006a70:	371c      	adds	r7, #28
 8006a72:	46bd      	mov	sp, r7
 8006a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a78:	4770      	bx	lr
 8006a7a:	bf00      	nop
 8006a7c:	40012c00 	.word	0x40012c00
 8006a80:	40014000 	.word	0x40014000
 8006a84:	40014400 	.word	0x40014400

08006a88 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b087      	sub	sp, #28
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
 8006a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6a1b      	ldr	r3, [r3, #32]
 8006a96:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6a1b      	ldr	r3, [r3, #32]
 8006aa2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ab6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	68fa      	ldr	r2, [r7, #12]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006acc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	041b      	lsls	r3, r3, #16
 8006ad4:	693a      	ldr	r2, [r7, #16]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	4a13      	ldr	r2, [pc, #76]	; (8006b2c <TIM_OC5_SetConfig+0xa4>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d007      	beq.n	8006af2 <TIM_OC5_SetConfig+0x6a>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	4a12      	ldr	r2, [pc, #72]	; (8006b30 <TIM_OC5_SetConfig+0xa8>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d003      	beq.n	8006af2 <TIM_OC5_SetConfig+0x6a>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	4a11      	ldr	r2, [pc, #68]	; (8006b34 <TIM_OC5_SetConfig+0xac>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d109      	bne.n	8006b06 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006af8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	695b      	ldr	r3, [r3, #20]
 8006afe:	021b      	lsls	r3, r3, #8
 8006b00:	697a      	ldr	r2, [r7, #20]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	697a      	ldr	r2, [r7, #20]
 8006b0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	685a      	ldr	r2, [r3, #4]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	693a      	ldr	r2, [r7, #16]
 8006b1e:	621a      	str	r2, [r3, #32]
}
 8006b20:	bf00      	nop
 8006b22:	371c      	adds	r7, #28
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr
 8006b2c:	40012c00 	.word	0x40012c00
 8006b30:	40014000 	.word	0x40014000
 8006b34:	40014400 	.word	0x40014400

08006b38 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b087      	sub	sp, #28
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6a1b      	ldr	r3, [r3, #32]
 8006b46:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6a1b      	ldr	r3, [r3, #32]
 8006b52:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006b66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	021b      	lsls	r3, r3, #8
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006b7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	051b      	lsls	r3, r3, #20
 8006b86:	693a      	ldr	r2, [r7, #16]
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a14      	ldr	r2, [pc, #80]	; (8006be0 <TIM_OC6_SetConfig+0xa8>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d007      	beq.n	8006ba4 <TIM_OC6_SetConfig+0x6c>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	4a13      	ldr	r2, [pc, #76]	; (8006be4 <TIM_OC6_SetConfig+0xac>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d003      	beq.n	8006ba4 <TIM_OC6_SetConfig+0x6c>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	4a12      	ldr	r2, [pc, #72]	; (8006be8 <TIM_OC6_SetConfig+0xb0>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d109      	bne.n	8006bb8 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006baa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	695b      	ldr	r3, [r3, #20]
 8006bb0:	029b      	lsls	r3, r3, #10
 8006bb2:	697a      	ldr	r2, [r7, #20]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	697a      	ldr	r2, [r7, #20]
 8006bbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	68fa      	ldr	r2, [r7, #12]
 8006bc2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	685a      	ldr	r2, [r3, #4]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	693a      	ldr	r2, [r7, #16]
 8006bd0:	621a      	str	r2, [r3, #32]
}
 8006bd2:	bf00      	nop
 8006bd4:	371c      	adds	r7, #28
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr
 8006bde:	bf00      	nop
 8006be0:	40012c00 	.word	0x40012c00
 8006be4:	40014000 	.word	0x40014000
 8006be8:	40014400 	.word	0x40014400

08006bec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b087      	sub	sp, #28
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6a1b      	ldr	r3, [r3, #32]
 8006bfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	6a1b      	ldr	r3, [r3, #32]
 8006c02:	f023 0201 	bic.w	r2, r3, #1
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	699b      	ldr	r3, [r3, #24]
 8006c0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	011b      	lsls	r3, r3, #4
 8006c1c:	693a      	ldr	r2, [r7, #16]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	f023 030a 	bic.w	r3, r3, #10
 8006c28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c2a:	697a      	ldr	r2, [r7, #20]
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	693a      	ldr	r2, [r7, #16]
 8006c36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	697a      	ldr	r2, [r7, #20]
 8006c3c:	621a      	str	r2, [r3, #32]
}
 8006c3e:	bf00      	nop
 8006c40:	371c      	adds	r7, #28
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr

08006c4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c4a:	b480      	push	{r7}
 8006c4c:	b087      	sub	sp, #28
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	60f8      	str	r0, [r7, #12]
 8006c52:	60b9      	str	r1, [r7, #8]
 8006c54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6a1b      	ldr	r3, [r3, #32]
 8006c5a:	f023 0210 	bic.w	r2, r3, #16
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	699b      	ldr	r3, [r3, #24]
 8006c66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6a1b      	ldr	r3, [r3, #32]
 8006c6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	031b      	lsls	r3, r3, #12
 8006c7a:	697a      	ldr	r2, [r7, #20]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006c86:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	011b      	lsls	r3, r3, #4
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	697a      	ldr	r2, [r7, #20]
 8006c96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	693a      	ldr	r2, [r7, #16]
 8006c9c:	621a      	str	r2, [r3, #32]
}
 8006c9e:	bf00      	nop
 8006ca0:	371c      	adds	r7, #28
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr

08006caa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006caa:	b480      	push	{r7}
 8006cac:	b085      	sub	sp, #20
 8006cae:	af00      	add	r7, sp, #0
 8006cb0:	6078      	str	r0, [r7, #4]
 8006cb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006cc2:	683a      	ldr	r2, [r7, #0]
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	f043 0307 	orr.w	r3, r3, #7
 8006ccc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	68fa      	ldr	r2, [r7, #12]
 8006cd2:	609a      	str	r2, [r3, #8]
}
 8006cd4:	bf00      	nop
 8006cd6:	3714      	adds	r7, #20
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr

08006ce0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b087      	sub	sp, #28
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	60f8      	str	r0, [r7, #12]
 8006ce8:	60b9      	str	r1, [r7, #8]
 8006cea:	607a      	str	r2, [r7, #4]
 8006cec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	689b      	ldr	r3, [r3, #8]
 8006cf2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006cfa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	021a      	lsls	r2, r3, #8
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	431a      	orrs	r2, r3
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	697a      	ldr	r2, [r7, #20]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	697a      	ldr	r2, [r7, #20]
 8006d12:	609a      	str	r2, [r3, #8]
}
 8006d14:	bf00      	nop
 8006d16:	371c      	adds	r7, #28
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr

08006d20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b087      	sub	sp, #28
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	60f8      	str	r0, [r7, #12]
 8006d28:	60b9      	str	r1, [r7, #8]
 8006d2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	f003 031f 	and.w	r3, r3, #31
 8006d32:	2201      	movs	r2, #1
 8006d34:	fa02 f303 	lsl.w	r3, r2, r3
 8006d38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	6a1a      	ldr	r2, [r3, #32]
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	43db      	mvns	r3, r3
 8006d42:	401a      	ands	r2, r3
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	6a1a      	ldr	r2, [r3, #32]
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	f003 031f 	and.w	r3, r3, #31
 8006d52:	6879      	ldr	r1, [r7, #4]
 8006d54:	fa01 f303 	lsl.w	r3, r1, r3
 8006d58:	431a      	orrs	r2, r3
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	621a      	str	r2, [r3, #32]
}
 8006d5e:	bf00      	nop
 8006d60:	371c      	adds	r7, #28
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr
	...

08006d6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b085      	sub	sp, #20
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d101      	bne.n	8006d84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d80:	2302      	movs	r3, #2
 8006d82:	e04f      	b.n	8006e24 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2202      	movs	r2, #2
 8006d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a21      	ldr	r2, [pc, #132]	; (8006e30 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d108      	bne.n	8006dc0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006db4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	685b      	ldr	r3, [r3, #4]
 8006dba:	68fa      	ldr	r2, [r7, #12]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	68fa      	ldr	r2, [r7, #12]
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a14      	ldr	r2, [pc, #80]	; (8006e30 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d009      	beq.n	8006df8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dec:	d004      	beq.n	8006df8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a10      	ldr	r2, [pc, #64]	; (8006e34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d10c      	bne.n	8006e12 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006dfe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	68ba      	ldr	r2, [r7, #8]
 8006e06:	4313      	orrs	r3, r2
 8006e08:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	68ba      	ldr	r2, [r7, #8]
 8006e10:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2201      	movs	r2, #1
 8006e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e22:	2300      	movs	r3, #0
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3714      	adds	r7, #20
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr
 8006e30:	40012c00 	.word	0x40012c00
 8006e34:	40014000 	.word	0x40014000

08006e38 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b085      	sub	sp, #20
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
 8006e40:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006e42:	2300      	movs	r3, #0
 8006e44:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d101      	bne.n	8006e54 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006e50:	2302      	movs	r3, #2
 8006e52:	e060      	b.n	8006f16 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2201      	movs	r2, #1
 8006e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	4313      	orrs	r3, r2
 8006e68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	4313      	orrs	r3, r2
 8006e76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	4313      	orrs	r3, r2
 8006e84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4313      	orrs	r3, r2
 8006e92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	691b      	ldr	r3, [r3, #16]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	695b      	ldr	r3, [r3, #20]
 8006eac:	4313      	orrs	r3, r2
 8006eae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	699b      	ldr	r3, [r3, #24]
 8006ec8:	041b      	lsls	r3, r3, #16
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4a14      	ldr	r2, [pc, #80]	; (8006f24 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d115      	bne.n	8006f04 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ee2:	051b      	lsls	r3, r3, #20
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	69db      	ldr	r3, [r3, #28]
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	6a1b      	ldr	r3, [r3, #32]
 8006f00:	4313      	orrs	r3, r2
 8006f02:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	68fa      	ldr	r2, [r7, #12]
 8006f0a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f14:	2300      	movs	r3, #0
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3714      	adds	r7, #20
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr
 8006f22:	bf00      	nop
 8006f24:	40012c00 	.word	0x40012c00

08006f28 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b083      	sub	sp, #12
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f30:	bf00      	nop
 8006f32:	370c      	adds	r7, #12
 8006f34:	46bd      	mov	sp, r7
 8006f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3a:	4770      	bx	lr

08006f3c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b083      	sub	sp, #12
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006f44:	bf00      	nop
 8006f46:	370c      	adds	r7, #12
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4e:	4770      	bx	lr

08006f50 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b083      	sub	sp, #12
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006f58:	bf00      	nop
 8006f5a:	370c      	adds	r7, #12
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr

08006f64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b082      	sub	sp, #8
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d101      	bne.n	8006f76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f72:	2301      	movs	r3, #1
 8006f74:	e040      	b.n	8006ff8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d106      	bne.n	8006f8c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2200      	movs	r2, #0
 8006f82:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f7fb f9f2 	bl	8002370 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2224      	movs	r2, #36	; 0x24
 8006f90:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	681a      	ldr	r2, [r3, #0]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f022 0201 	bic.w	r2, r2, #1
 8006fa0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 fc18 	bl	80077d8 <UART_SetConfig>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	2b01      	cmp	r3, #1
 8006fac:	d101      	bne.n	8006fb2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e022      	b.n	8006ff8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d002      	beq.n	8006fc0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 fe66 	bl	8007c8c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	685a      	ldr	r2, [r3, #4]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006fce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	689a      	ldr	r2, [r3, #8]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006fde:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f042 0201 	orr.w	r2, r2, #1
 8006fee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f000 feed 	bl	8007dd0 <UART_CheckIdleState>
 8006ff6:	4603      	mov	r3, r0
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3708      	adds	r7, #8
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}

08007000 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b08a      	sub	sp, #40	; 0x28
 8007004:	af02      	add	r7, sp, #8
 8007006:	60f8      	str	r0, [r7, #12]
 8007008:	60b9      	str	r1, [r7, #8]
 800700a:	603b      	str	r3, [r7, #0]
 800700c:	4613      	mov	r3, r2
 800700e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007014:	2b20      	cmp	r3, #32
 8007016:	f040 8082 	bne.w	800711e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d002      	beq.n	8007026 <HAL_UART_Transmit+0x26>
 8007020:	88fb      	ldrh	r3, [r7, #6]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d101      	bne.n	800702a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007026:	2301      	movs	r3, #1
 8007028:	e07a      	b.n	8007120 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007030:	2b01      	cmp	r3, #1
 8007032:	d101      	bne.n	8007038 <HAL_UART_Transmit+0x38>
 8007034:	2302      	movs	r3, #2
 8007036:	e073      	b.n	8007120 <HAL_UART_Transmit+0x120>
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2200      	movs	r2, #0
 8007044:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2221      	movs	r2, #33	; 0x21
 800704c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800704e:	f7fc fac9 	bl	80035e4 <HAL_GetTick>
 8007052:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	88fa      	ldrh	r2, [r7, #6]
 8007058:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	88fa      	ldrh	r2, [r7, #6]
 8007060:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800706c:	d108      	bne.n	8007080 <HAL_UART_Transmit+0x80>
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	691b      	ldr	r3, [r3, #16]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d104      	bne.n	8007080 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8007076:	2300      	movs	r3, #0
 8007078:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	61bb      	str	r3, [r7, #24]
 800707e:	e003      	b.n	8007088 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007084:	2300      	movs	r3, #0
 8007086:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2200      	movs	r2, #0
 800708c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8007090:	e02d      	b.n	80070ee <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	9300      	str	r3, [sp, #0]
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	2200      	movs	r2, #0
 800709a:	2180      	movs	r1, #128	; 0x80
 800709c:	68f8      	ldr	r0, [r7, #12]
 800709e:	f000 fee0 	bl	8007e62 <UART_WaitOnFlagUntilTimeout>
 80070a2:	4603      	mov	r3, r0
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d001      	beq.n	80070ac <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80070a8:	2303      	movs	r3, #3
 80070aa:	e039      	b.n	8007120 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d10b      	bne.n	80070ca <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80070b2:	69bb      	ldr	r3, [r7, #24]
 80070b4:	881a      	ldrh	r2, [r3, #0]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070be:	b292      	uxth	r2, r2
 80070c0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80070c2:	69bb      	ldr	r3, [r7, #24]
 80070c4:	3302      	adds	r3, #2
 80070c6:	61bb      	str	r3, [r7, #24]
 80070c8:	e008      	b.n	80070dc <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80070ca:	69fb      	ldr	r3, [r7, #28]
 80070cc:	781a      	ldrb	r2, [r3, #0]
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	b292      	uxth	r2, r2
 80070d4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80070d6:	69fb      	ldr	r3, [r7, #28]
 80070d8:	3301      	adds	r3, #1
 80070da:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	3b01      	subs	r3, #1
 80070e6:	b29a      	uxth	r2, r3
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d1cb      	bne.n	8007092 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	9300      	str	r3, [sp, #0]
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	2200      	movs	r2, #0
 8007102:	2140      	movs	r1, #64	; 0x40
 8007104:	68f8      	ldr	r0, [r7, #12]
 8007106:	f000 feac 	bl	8007e62 <UART_WaitOnFlagUntilTimeout>
 800710a:	4603      	mov	r3, r0
 800710c:	2b00      	cmp	r3, #0
 800710e:	d001      	beq.n	8007114 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8007110:	2303      	movs	r3, #3
 8007112:	e005      	b.n	8007120 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2220      	movs	r2, #32
 8007118:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800711a:	2300      	movs	r3, #0
 800711c:	e000      	b.n	8007120 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800711e:	2302      	movs	r3, #2
  }
}
 8007120:	4618      	mov	r0, r3
 8007122:	3720      	adds	r7, #32
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}

08007128 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b08a      	sub	sp, #40	; 0x28
 800712c:	af00      	add	r7, sp, #0
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	4613      	mov	r3, r2
 8007134:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800713a:	2b20      	cmp	r3, #32
 800713c:	d142      	bne.n	80071c4 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d002      	beq.n	800714a <HAL_UART_Receive_IT+0x22>
 8007144:	88fb      	ldrh	r3, [r7, #6]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d101      	bne.n	800714e <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800714a:	2301      	movs	r3, #1
 800714c:	e03b      	b.n	80071c6 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007154:	2b01      	cmp	r3, #1
 8007156:	d101      	bne.n	800715c <HAL_UART_Receive_IT+0x34>
 8007158:	2302      	movs	r3, #2
 800715a:	e034      	b.n	80071c6 <HAL_UART_Receive_IT+0x9e>
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2201      	movs	r2, #1
 8007160:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2200      	movs	r2, #0
 8007168:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a18      	ldr	r2, [pc, #96]	; (80071d0 <HAL_UART_Receive_IT+0xa8>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d01f      	beq.n	80071b4 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800717e:	2b00      	cmp	r3, #0
 8007180:	d018      	beq.n	80071b4 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	e853 3f00 	ldrex	r3, [r3]
 800718e:	613b      	str	r3, [r7, #16]
   return(result);
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007196:	627b      	str	r3, [r7, #36]	; 0x24
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	461a      	mov	r2, r3
 800719e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a0:	623b      	str	r3, [r7, #32]
 80071a2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a4:	69f9      	ldr	r1, [r7, #28]
 80071a6:	6a3a      	ldr	r2, [r7, #32]
 80071a8:	e841 2300 	strex	r3, r2, [r1]
 80071ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80071ae:	69bb      	ldr	r3, [r7, #24]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d1e6      	bne.n	8007182 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80071b4:	88fb      	ldrh	r3, [r7, #6]
 80071b6:	461a      	mov	r2, r3
 80071b8:	68b9      	ldr	r1, [r7, #8]
 80071ba:	68f8      	ldr	r0, [r7, #12]
 80071bc:	f000 ff16 	bl	8007fec <UART_Start_Receive_IT>
 80071c0:	4603      	mov	r3, r0
 80071c2:	e000      	b.n	80071c6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80071c4:	2302      	movs	r3, #2
  }
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3728      	adds	r7, #40	; 0x28
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	bf00      	nop
 80071d0:	40008000 	.word	0x40008000

080071d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b0ba      	sub	sp, #232	; 0xe8
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	69db      	ldr	r3, [r3, #28]
 80071e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80071fa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80071fe:	f640 030f 	movw	r3, #2063	; 0x80f
 8007202:	4013      	ands	r3, r2
 8007204:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007208:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800720c:	2b00      	cmp	r3, #0
 800720e:	d115      	bne.n	800723c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007210:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007214:	f003 0320 	and.w	r3, r3, #32
 8007218:	2b00      	cmp	r3, #0
 800721a:	d00f      	beq.n	800723c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800721c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007220:	f003 0320 	and.w	r3, r3, #32
 8007224:	2b00      	cmp	r3, #0
 8007226:	d009      	beq.n	800723c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800722c:	2b00      	cmp	r3, #0
 800722e:	f000 82a6 	beq.w	800777e <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	4798      	blx	r3
      }
      return;
 800723a:	e2a0      	b.n	800777e <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800723c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007240:	2b00      	cmp	r3, #0
 8007242:	f000 8117 	beq.w	8007474 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007246:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800724a:	f003 0301 	and.w	r3, r3, #1
 800724e:	2b00      	cmp	r3, #0
 8007250:	d106      	bne.n	8007260 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007252:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007256:	4b85      	ldr	r3, [pc, #532]	; (800746c <HAL_UART_IRQHandler+0x298>)
 8007258:	4013      	ands	r3, r2
 800725a:	2b00      	cmp	r3, #0
 800725c:	f000 810a 	beq.w	8007474 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007260:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007264:	f003 0301 	and.w	r3, r3, #1
 8007268:	2b00      	cmp	r3, #0
 800726a:	d011      	beq.n	8007290 <HAL_UART_IRQHandler+0xbc>
 800726c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007274:	2b00      	cmp	r3, #0
 8007276:	d00b      	beq.n	8007290 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	2201      	movs	r2, #1
 800727e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007286:	f043 0201 	orr.w	r2, r3, #1
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007290:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007294:	f003 0302 	and.w	r3, r3, #2
 8007298:	2b00      	cmp	r3, #0
 800729a:	d011      	beq.n	80072c0 <HAL_UART_IRQHandler+0xec>
 800729c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072a0:	f003 0301 	and.w	r3, r3, #1
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d00b      	beq.n	80072c0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	2202      	movs	r2, #2
 80072ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072b6:	f043 0204 	orr.w	r2, r3, #4
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072c4:	f003 0304 	and.w	r3, r3, #4
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d011      	beq.n	80072f0 <HAL_UART_IRQHandler+0x11c>
 80072cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072d0:	f003 0301 	and.w	r3, r3, #1
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d00b      	beq.n	80072f0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	2204      	movs	r2, #4
 80072de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072e6:	f043 0202 	orr.w	r2, r3, #2
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80072f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072f4:	f003 0308 	and.w	r3, r3, #8
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d017      	beq.n	800732c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80072fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007300:	f003 0320 	and.w	r3, r3, #32
 8007304:	2b00      	cmp	r3, #0
 8007306:	d105      	bne.n	8007314 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007308:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800730c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007310:	2b00      	cmp	r3, #0
 8007312:	d00b      	beq.n	800732c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	2208      	movs	r2, #8
 800731a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007322:	f043 0208 	orr.w	r2, r3, #8
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800732c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007330:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007334:	2b00      	cmp	r3, #0
 8007336:	d012      	beq.n	800735e <HAL_UART_IRQHandler+0x18a>
 8007338:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800733c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007340:	2b00      	cmp	r3, #0
 8007342:	d00c      	beq.n	800735e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800734c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007354:	f043 0220 	orr.w	r2, r3, #32
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007364:	2b00      	cmp	r3, #0
 8007366:	f000 820c 	beq.w	8007782 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800736a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800736e:	f003 0320 	and.w	r3, r3, #32
 8007372:	2b00      	cmp	r3, #0
 8007374:	d00d      	beq.n	8007392 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007376:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800737a:	f003 0320 	and.w	r3, r3, #32
 800737e:	2b00      	cmp	r3, #0
 8007380:	d007      	beq.n	8007392 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007386:	2b00      	cmp	r3, #0
 8007388:	d003      	beq.n	8007392 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007398:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073a6:	2b40      	cmp	r3, #64	; 0x40
 80073a8:	d005      	beq.n	80073b6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80073aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80073ae:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d04f      	beq.n	8007456 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 fee2 	bl	8008180 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073c6:	2b40      	cmp	r3, #64	; 0x40
 80073c8:	d141      	bne.n	800744e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	3308      	adds	r3, #8
 80073d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80073d8:	e853 3f00 	ldrex	r3, [r3]
 80073dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80073e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80073e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	3308      	adds	r3, #8
 80073f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80073f6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80073fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007402:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007406:	e841 2300 	strex	r3, r2, [r1]
 800740a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800740e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007412:	2b00      	cmp	r3, #0
 8007414:	d1d9      	bne.n	80073ca <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800741a:	2b00      	cmp	r3, #0
 800741c:	d013      	beq.n	8007446 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007422:	4a13      	ldr	r2, [pc, #76]	; (8007470 <HAL_UART_IRQHandler+0x29c>)
 8007424:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800742a:	4618      	mov	r0, r3
 800742c:	f7fc fb12 	bl	8003a54 <HAL_DMA_Abort_IT>
 8007430:	4603      	mov	r3, r0
 8007432:	2b00      	cmp	r3, #0
 8007434:	d017      	beq.n	8007466 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800743a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800743c:	687a      	ldr	r2, [r7, #4]
 800743e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8007440:	4610      	mov	r0, r2
 8007442:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007444:	e00f      	b.n	8007466 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007446:	6878      	ldr	r0, [r7, #4]
 8007448:	f000 f9b0 	bl	80077ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800744c:	e00b      	b.n	8007466 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f000 f9ac 	bl	80077ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007454:	e007      	b.n	8007466 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 f9a8 	bl	80077ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2200      	movs	r2, #0
 8007460:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8007464:	e18d      	b.n	8007782 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007466:	bf00      	nop
    return;
 8007468:	e18b      	b.n	8007782 <HAL_UART_IRQHandler+0x5ae>
 800746a:	bf00      	nop
 800746c:	04000120 	.word	0x04000120
 8007470:	08008247 	.word	0x08008247

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007478:	2b01      	cmp	r3, #1
 800747a:	f040 8146 	bne.w	800770a <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800747e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007482:	f003 0310 	and.w	r3, r3, #16
 8007486:	2b00      	cmp	r3, #0
 8007488:	f000 813f 	beq.w	800770a <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800748c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007490:	f003 0310 	and.w	r3, r3, #16
 8007494:	2b00      	cmp	r3, #0
 8007496:	f000 8138 	beq.w	800770a <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	2210      	movs	r2, #16
 80074a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074ac:	2b40      	cmp	r3, #64	; 0x40
 80074ae:	f040 80b4 	bne.w	800761a <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80074be:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	f000 815f 	beq.w	8007786 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80074ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80074d2:	429a      	cmp	r2, r3
 80074d4:	f080 8157 	bcs.w	8007786 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80074de:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f003 0320 	and.w	r3, r3, #32
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	f040 8085 	bne.w	80075fe <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007500:	e853 3f00 	ldrex	r3, [r3]
 8007504:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007508:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800750c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007510:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	461a      	mov	r2, r3
 800751a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800751e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007522:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007526:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800752a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800752e:	e841 2300 	strex	r3, r2, [r1]
 8007532:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007536:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800753a:	2b00      	cmp	r3, #0
 800753c:	d1da      	bne.n	80074f4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	3308      	adds	r3, #8
 8007544:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007546:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007548:	e853 3f00 	ldrex	r3, [r3]
 800754c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800754e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007550:	f023 0301 	bic.w	r3, r3, #1
 8007554:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	3308      	adds	r3, #8
 800755e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007562:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007566:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007568:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800756a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800756e:	e841 2300 	strex	r3, r2, [r1]
 8007572:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007574:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007576:	2b00      	cmp	r3, #0
 8007578:	d1e1      	bne.n	800753e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	3308      	adds	r3, #8
 8007580:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007582:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007584:	e853 3f00 	ldrex	r3, [r3]
 8007588:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800758a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800758c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007590:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	3308      	adds	r3, #8
 800759a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800759e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80075a0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80075a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80075a6:	e841 2300 	strex	r3, r2, [r1]
 80075aa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80075ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d1e3      	bne.n	800757a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2220      	movs	r2, #32
 80075b6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2200      	movs	r2, #0
 80075bc:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075c6:	e853 3f00 	ldrex	r3, [r3]
 80075ca:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80075cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075ce:	f023 0310 	bic.w	r3, r3, #16
 80075d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	461a      	mov	r2, r3
 80075dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80075e0:	65bb      	str	r3, [r7, #88]	; 0x58
 80075e2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80075e6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80075e8:	e841 2300 	strex	r3, r2, [r1]
 80075ec:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80075ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d1e4      	bne.n	80075be <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075f8:	4618      	mov	r0, r3
 80075fa:	f7fc f9ed 	bl	80039d8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800760a:	b29b      	uxth	r3, r3
 800760c:	1ad3      	subs	r3, r2, r3
 800760e:	b29b      	uxth	r3, r3
 8007610:	4619      	mov	r1, r3
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f000 f8d4 	bl	80077c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007618:	e0b5      	b.n	8007786 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007626:	b29b      	uxth	r3, r3
 8007628:	1ad3      	subs	r3, r2, r3
 800762a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007634:	b29b      	uxth	r3, r3
 8007636:	2b00      	cmp	r3, #0
 8007638:	f000 80a7 	beq.w	800778a <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800763c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007640:	2b00      	cmp	r3, #0
 8007642:	f000 80a2 	beq.w	800778a <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800764e:	e853 3f00 	ldrex	r3, [r3]
 8007652:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007654:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007656:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800765a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	461a      	mov	r2, r3
 8007664:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007668:	647b      	str	r3, [r7, #68]	; 0x44
 800766a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800766e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007670:	e841 2300 	strex	r3, r2, [r1]
 8007674:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007676:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007678:	2b00      	cmp	r3, #0
 800767a:	d1e4      	bne.n	8007646 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	3308      	adds	r3, #8
 8007682:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007686:	e853 3f00 	ldrex	r3, [r3]
 800768a:	623b      	str	r3, [r7, #32]
   return(result);
 800768c:	6a3b      	ldr	r3, [r7, #32]
 800768e:	f023 0301 	bic.w	r3, r3, #1
 8007692:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	3308      	adds	r3, #8
 800769c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80076a0:	633a      	str	r2, [r7, #48]	; 0x30
 80076a2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80076a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076a8:	e841 2300 	strex	r3, r2, [r1]
 80076ac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80076ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d1e3      	bne.n	800767c <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2220      	movs	r2, #32
 80076b8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2200      	movs	r2, #0
 80076be:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2200      	movs	r2, #0
 80076c4:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076cc:	693b      	ldr	r3, [r7, #16]
 80076ce:	e853 3f00 	ldrex	r3, [r3]
 80076d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f023 0310 	bic.w	r3, r3, #16
 80076da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	461a      	mov	r2, r3
 80076e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80076e8:	61fb      	str	r3, [r7, #28]
 80076ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ec:	69b9      	ldr	r1, [r7, #24]
 80076ee:	69fa      	ldr	r2, [r7, #28]
 80076f0:	e841 2300 	strex	r3, r2, [r1]
 80076f4:	617b      	str	r3, [r7, #20]
   return(result);
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d1e4      	bne.n	80076c6 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80076fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007700:	4619      	mov	r1, r3
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f000 f85c 	bl	80077c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007708:	e03f      	b.n	800778a <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800770a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800770e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007712:	2b00      	cmp	r3, #0
 8007714:	d00e      	beq.n	8007734 <HAL_UART_IRQHandler+0x560>
 8007716:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800771a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800771e:	2b00      	cmp	r3, #0
 8007720:	d008      	beq.n	8007734 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800772a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f000 ff2a 	bl	8008586 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007732:	e02d      	b.n	8007790 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007738:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800773c:	2b00      	cmp	r3, #0
 800773e:	d00e      	beq.n	800775e <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007744:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007748:	2b00      	cmp	r3, #0
 800774a:	d008      	beq.n	800775e <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007750:	2b00      	cmp	r3, #0
 8007752:	d01c      	beq.n	800778e <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	4798      	blx	r3
    }
    return;
 800775c:	e017      	b.n	800778e <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800775e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007762:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007766:	2b00      	cmp	r3, #0
 8007768:	d012      	beq.n	8007790 <HAL_UART_IRQHandler+0x5bc>
 800776a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800776e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007772:	2b00      	cmp	r3, #0
 8007774:	d00c      	beq.n	8007790 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f000 fd7b 	bl	8008272 <UART_EndTransmit_IT>
    return;
 800777c:	e008      	b.n	8007790 <HAL_UART_IRQHandler+0x5bc>
      return;
 800777e:	bf00      	nop
 8007780:	e006      	b.n	8007790 <HAL_UART_IRQHandler+0x5bc>
    return;
 8007782:	bf00      	nop
 8007784:	e004      	b.n	8007790 <HAL_UART_IRQHandler+0x5bc>
      return;
 8007786:	bf00      	nop
 8007788:	e002      	b.n	8007790 <HAL_UART_IRQHandler+0x5bc>
      return;
 800778a:	bf00      	nop
 800778c:	e000      	b.n	8007790 <HAL_UART_IRQHandler+0x5bc>
    return;
 800778e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007790:	37e8      	adds	r7, #232	; 0xe8
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop

08007798 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007798:	b480      	push	{r7}
 800779a:	b083      	sub	sp, #12
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80077a0:	bf00      	nop
 80077a2:	370c      	adds	r7, #12
 80077a4:	46bd      	mov	sp, r7
 80077a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077aa:	4770      	bx	lr

080077ac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b083      	sub	sp, #12
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80077b4:	bf00      	nop
 80077b6:	370c      	adds	r7, #12
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr

080077c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b083      	sub	sp, #12
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
 80077c8:	460b      	mov	r3, r1
 80077ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80077cc:	bf00      	nop
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80077dc:	b08a      	sub	sp, #40	; 0x28
 80077de:	af00      	add	r7, sp, #0
 80077e0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80077e2:	2300      	movs	r3, #0
 80077e4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	689a      	ldr	r2, [r3, #8]
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	691b      	ldr	r3, [r3, #16]
 80077f0:	431a      	orrs	r2, r3
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	695b      	ldr	r3, [r3, #20]
 80077f6:	431a      	orrs	r2, r3
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	69db      	ldr	r3, [r3, #28]
 80077fc:	4313      	orrs	r3, r2
 80077fe:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	681a      	ldr	r2, [r3, #0]
 8007806:	4b9e      	ldr	r3, [pc, #632]	; (8007a80 <UART_SetConfig+0x2a8>)
 8007808:	4013      	ands	r3, r2
 800780a:	68fa      	ldr	r2, [r7, #12]
 800780c:	6812      	ldr	r2, [r2, #0]
 800780e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007810:	430b      	orrs	r3, r1
 8007812:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	68da      	ldr	r2, [r3, #12]
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	430a      	orrs	r2, r1
 8007828:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	699b      	ldr	r3, [r3, #24]
 800782e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	4a93      	ldr	r2, [pc, #588]	; (8007a84 <UART_SetConfig+0x2ac>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d004      	beq.n	8007844 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	6a1b      	ldr	r3, [r3, #32]
 800783e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007840:	4313      	orrs	r3, r2
 8007842:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007854:	430a      	orrs	r2, r1
 8007856:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4a8a      	ldr	r2, [pc, #552]	; (8007a88 <UART_SetConfig+0x2b0>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d126      	bne.n	80078b0 <UART_SetConfig+0xd8>
 8007862:	4b8a      	ldr	r3, [pc, #552]	; (8007a8c <UART_SetConfig+0x2b4>)
 8007864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007868:	f003 0303 	and.w	r3, r3, #3
 800786c:	2b03      	cmp	r3, #3
 800786e:	d81b      	bhi.n	80078a8 <UART_SetConfig+0xd0>
 8007870:	a201      	add	r2, pc, #4	; (adr r2, 8007878 <UART_SetConfig+0xa0>)
 8007872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007876:	bf00      	nop
 8007878:	08007889 	.word	0x08007889
 800787c:	08007899 	.word	0x08007899
 8007880:	08007891 	.word	0x08007891
 8007884:	080078a1 	.word	0x080078a1
 8007888:	2301      	movs	r3, #1
 800788a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800788e:	e0ab      	b.n	80079e8 <UART_SetConfig+0x210>
 8007890:	2302      	movs	r3, #2
 8007892:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007896:	e0a7      	b.n	80079e8 <UART_SetConfig+0x210>
 8007898:	2304      	movs	r3, #4
 800789a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800789e:	e0a3      	b.n	80079e8 <UART_SetConfig+0x210>
 80078a0:	2308      	movs	r3, #8
 80078a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078a6:	e09f      	b.n	80079e8 <UART_SetConfig+0x210>
 80078a8:	2310      	movs	r3, #16
 80078aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078ae:	e09b      	b.n	80079e8 <UART_SetConfig+0x210>
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4a76      	ldr	r2, [pc, #472]	; (8007a90 <UART_SetConfig+0x2b8>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d138      	bne.n	800792c <UART_SetConfig+0x154>
 80078ba:	4b74      	ldr	r3, [pc, #464]	; (8007a8c <UART_SetConfig+0x2b4>)
 80078bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078c0:	f003 030c 	and.w	r3, r3, #12
 80078c4:	2b0c      	cmp	r3, #12
 80078c6:	d82d      	bhi.n	8007924 <UART_SetConfig+0x14c>
 80078c8:	a201      	add	r2, pc, #4	; (adr r2, 80078d0 <UART_SetConfig+0xf8>)
 80078ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ce:	bf00      	nop
 80078d0:	08007905 	.word	0x08007905
 80078d4:	08007925 	.word	0x08007925
 80078d8:	08007925 	.word	0x08007925
 80078dc:	08007925 	.word	0x08007925
 80078e0:	08007915 	.word	0x08007915
 80078e4:	08007925 	.word	0x08007925
 80078e8:	08007925 	.word	0x08007925
 80078ec:	08007925 	.word	0x08007925
 80078f0:	0800790d 	.word	0x0800790d
 80078f4:	08007925 	.word	0x08007925
 80078f8:	08007925 	.word	0x08007925
 80078fc:	08007925 	.word	0x08007925
 8007900:	0800791d 	.word	0x0800791d
 8007904:	2300      	movs	r3, #0
 8007906:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800790a:	e06d      	b.n	80079e8 <UART_SetConfig+0x210>
 800790c:	2302      	movs	r3, #2
 800790e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007912:	e069      	b.n	80079e8 <UART_SetConfig+0x210>
 8007914:	2304      	movs	r3, #4
 8007916:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800791a:	e065      	b.n	80079e8 <UART_SetConfig+0x210>
 800791c:	2308      	movs	r3, #8
 800791e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007922:	e061      	b.n	80079e8 <UART_SetConfig+0x210>
 8007924:	2310      	movs	r3, #16
 8007926:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800792a:	e05d      	b.n	80079e8 <UART_SetConfig+0x210>
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a58      	ldr	r2, [pc, #352]	; (8007a94 <UART_SetConfig+0x2bc>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d125      	bne.n	8007982 <UART_SetConfig+0x1aa>
 8007936:	4b55      	ldr	r3, [pc, #340]	; (8007a8c <UART_SetConfig+0x2b4>)
 8007938:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800793c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007940:	2b30      	cmp	r3, #48	; 0x30
 8007942:	d016      	beq.n	8007972 <UART_SetConfig+0x19a>
 8007944:	2b30      	cmp	r3, #48	; 0x30
 8007946:	d818      	bhi.n	800797a <UART_SetConfig+0x1a2>
 8007948:	2b20      	cmp	r3, #32
 800794a:	d00a      	beq.n	8007962 <UART_SetConfig+0x18a>
 800794c:	2b20      	cmp	r3, #32
 800794e:	d814      	bhi.n	800797a <UART_SetConfig+0x1a2>
 8007950:	2b00      	cmp	r3, #0
 8007952:	d002      	beq.n	800795a <UART_SetConfig+0x182>
 8007954:	2b10      	cmp	r3, #16
 8007956:	d008      	beq.n	800796a <UART_SetConfig+0x192>
 8007958:	e00f      	b.n	800797a <UART_SetConfig+0x1a2>
 800795a:	2300      	movs	r3, #0
 800795c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007960:	e042      	b.n	80079e8 <UART_SetConfig+0x210>
 8007962:	2302      	movs	r3, #2
 8007964:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007968:	e03e      	b.n	80079e8 <UART_SetConfig+0x210>
 800796a:	2304      	movs	r3, #4
 800796c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007970:	e03a      	b.n	80079e8 <UART_SetConfig+0x210>
 8007972:	2308      	movs	r3, #8
 8007974:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007978:	e036      	b.n	80079e8 <UART_SetConfig+0x210>
 800797a:	2310      	movs	r3, #16
 800797c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007980:	e032      	b.n	80079e8 <UART_SetConfig+0x210>
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a3f      	ldr	r2, [pc, #252]	; (8007a84 <UART_SetConfig+0x2ac>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d12a      	bne.n	80079e2 <UART_SetConfig+0x20a>
 800798c:	4b3f      	ldr	r3, [pc, #252]	; (8007a8c <UART_SetConfig+0x2b4>)
 800798e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007992:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007996:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800799a:	d01a      	beq.n	80079d2 <UART_SetConfig+0x1fa>
 800799c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80079a0:	d81b      	bhi.n	80079da <UART_SetConfig+0x202>
 80079a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079a6:	d00c      	beq.n	80079c2 <UART_SetConfig+0x1ea>
 80079a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079ac:	d815      	bhi.n	80079da <UART_SetConfig+0x202>
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d003      	beq.n	80079ba <UART_SetConfig+0x1e2>
 80079b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079b6:	d008      	beq.n	80079ca <UART_SetConfig+0x1f2>
 80079b8:	e00f      	b.n	80079da <UART_SetConfig+0x202>
 80079ba:	2300      	movs	r3, #0
 80079bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80079c0:	e012      	b.n	80079e8 <UART_SetConfig+0x210>
 80079c2:	2302      	movs	r3, #2
 80079c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80079c8:	e00e      	b.n	80079e8 <UART_SetConfig+0x210>
 80079ca:	2304      	movs	r3, #4
 80079cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80079d0:	e00a      	b.n	80079e8 <UART_SetConfig+0x210>
 80079d2:	2308      	movs	r3, #8
 80079d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80079d8:	e006      	b.n	80079e8 <UART_SetConfig+0x210>
 80079da:	2310      	movs	r3, #16
 80079dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80079e0:	e002      	b.n	80079e8 <UART_SetConfig+0x210>
 80079e2:	2310      	movs	r3, #16
 80079e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a25      	ldr	r2, [pc, #148]	; (8007a84 <UART_SetConfig+0x2ac>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	f040 808a 	bne.w	8007b08 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80079f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079f8:	2b08      	cmp	r3, #8
 80079fa:	d824      	bhi.n	8007a46 <UART_SetConfig+0x26e>
 80079fc:	a201      	add	r2, pc, #4	; (adr r2, 8007a04 <UART_SetConfig+0x22c>)
 80079fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a02:	bf00      	nop
 8007a04:	08007a29 	.word	0x08007a29
 8007a08:	08007a47 	.word	0x08007a47
 8007a0c:	08007a31 	.word	0x08007a31
 8007a10:	08007a47 	.word	0x08007a47
 8007a14:	08007a37 	.word	0x08007a37
 8007a18:	08007a47 	.word	0x08007a47
 8007a1c:	08007a47 	.word	0x08007a47
 8007a20:	08007a47 	.word	0x08007a47
 8007a24:	08007a3f 	.word	0x08007a3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a28:	f7fd f8be 	bl	8004ba8 <HAL_RCC_GetPCLK1Freq>
 8007a2c:	61f8      	str	r0, [r7, #28]
        break;
 8007a2e:	e010      	b.n	8007a52 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a30:	4b19      	ldr	r3, [pc, #100]	; (8007a98 <UART_SetConfig+0x2c0>)
 8007a32:	61fb      	str	r3, [r7, #28]
        break;
 8007a34:	e00d      	b.n	8007a52 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a36:	f7fd f81f 	bl	8004a78 <HAL_RCC_GetSysClockFreq>
 8007a3a:	61f8      	str	r0, [r7, #28]
        break;
 8007a3c:	e009      	b.n	8007a52 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a42:	61fb      	str	r3, [r7, #28]
        break;
 8007a44:	e005      	b.n	8007a52 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8007a46:	2300      	movs	r3, #0
 8007a48:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007a50:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007a52:	69fb      	ldr	r3, [r7, #28]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	f000 8109 	beq.w	8007c6c <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	685a      	ldr	r2, [r3, #4]
 8007a5e:	4613      	mov	r3, r2
 8007a60:	005b      	lsls	r3, r3, #1
 8007a62:	4413      	add	r3, r2
 8007a64:	69fa      	ldr	r2, [r7, #28]
 8007a66:	429a      	cmp	r2, r3
 8007a68:	d305      	bcc.n	8007a76 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007a70:	69fa      	ldr	r2, [r7, #28]
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d912      	bls.n	8007a9c <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8007a76:	2301      	movs	r3, #1
 8007a78:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007a7c:	e0f6      	b.n	8007c6c <UART_SetConfig+0x494>
 8007a7e:	bf00      	nop
 8007a80:	efff69f3 	.word	0xefff69f3
 8007a84:	40008000 	.word	0x40008000
 8007a88:	40013800 	.word	0x40013800
 8007a8c:	40021000 	.word	0x40021000
 8007a90:	40004400 	.word	0x40004400
 8007a94:	40004800 	.word	0x40004800
 8007a98:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007a9c:	69fb      	ldr	r3, [r7, #28]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	461c      	mov	r4, r3
 8007aa2:	4615      	mov	r5, r2
 8007aa4:	f04f 0200 	mov.w	r2, #0
 8007aa8:	f04f 0300 	mov.w	r3, #0
 8007aac:	022b      	lsls	r3, r5, #8
 8007aae:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007ab2:	0222      	lsls	r2, r4, #8
 8007ab4:	68f9      	ldr	r1, [r7, #12]
 8007ab6:	6849      	ldr	r1, [r1, #4]
 8007ab8:	0849      	lsrs	r1, r1, #1
 8007aba:	2000      	movs	r0, #0
 8007abc:	4688      	mov	r8, r1
 8007abe:	4681      	mov	r9, r0
 8007ac0:	eb12 0a08 	adds.w	sl, r2, r8
 8007ac4:	eb43 0b09 	adc.w	fp, r3, r9
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	685b      	ldr	r3, [r3, #4]
 8007acc:	2200      	movs	r2, #0
 8007ace:	603b      	str	r3, [r7, #0]
 8007ad0:	607a      	str	r2, [r7, #4]
 8007ad2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ad6:	4650      	mov	r0, sl
 8007ad8:	4659      	mov	r1, fp
 8007ada:	f7f9 f8e5 	bl	8000ca8 <__aeabi_uldivmod>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	460b      	mov	r3, r1
 8007ae2:	4613      	mov	r3, r2
 8007ae4:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007ae6:	69bb      	ldr	r3, [r7, #24]
 8007ae8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007aec:	d308      	bcc.n	8007b00 <UART_SetConfig+0x328>
 8007aee:	69bb      	ldr	r3, [r7, #24]
 8007af0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007af4:	d204      	bcs.n	8007b00 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	69ba      	ldr	r2, [r7, #24]
 8007afc:	60da      	str	r2, [r3, #12]
 8007afe:	e0b5      	b.n	8007c6c <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8007b00:	2301      	movs	r3, #1
 8007b02:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007b06:	e0b1      	b.n	8007c6c <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	69db      	ldr	r3, [r3, #28]
 8007b0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b10:	d15d      	bne.n	8007bce <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8007b12:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007b16:	2b08      	cmp	r3, #8
 8007b18:	d827      	bhi.n	8007b6a <UART_SetConfig+0x392>
 8007b1a:	a201      	add	r2, pc, #4	; (adr r2, 8007b20 <UART_SetConfig+0x348>)
 8007b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b20:	08007b45 	.word	0x08007b45
 8007b24:	08007b4d 	.word	0x08007b4d
 8007b28:	08007b55 	.word	0x08007b55
 8007b2c:	08007b6b 	.word	0x08007b6b
 8007b30:	08007b5b 	.word	0x08007b5b
 8007b34:	08007b6b 	.word	0x08007b6b
 8007b38:	08007b6b 	.word	0x08007b6b
 8007b3c:	08007b6b 	.word	0x08007b6b
 8007b40:	08007b63 	.word	0x08007b63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b44:	f7fd f830 	bl	8004ba8 <HAL_RCC_GetPCLK1Freq>
 8007b48:	61f8      	str	r0, [r7, #28]
        break;
 8007b4a:	e014      	b.n	8007b76 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b4c:	f7fd f842 	bl	8004bd4 <HAL_RCC_GetPCLK2Freq>
 8007b50:	61f8      	str	r0, [r7, #28]
        break;
 8007b52:	e010      	b.n	8007b76 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b54:	4b4c      	ldr	r3, [pc, #304]	; (8007c88 <UART_SetConfig+0x4b0>)
 8007b56:	61fb      	str	r3, [r7, #28]
        break;
 8007b58:	e00d      	b.n	8007b76 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b5a:	f7fc ff8d 	bl	8004a78 <HAL_RCC_GetSysClockFreq>
 8007b5e:	61f8      	str	r0, [r7, #28]
        break;
 8007b60:	e009      	b.n	8007b76 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b66:	61fb      	str	r3, [r7, #28]
        break;
 8007b68:	e005      	b.n	8007b76 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007b74:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b76:	69fb      	ldr	r3, [r7, #28]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d077      	beq.n	8007c6c <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b7c:	69fb      	ldr	r3, [r7, #28]
 8007b7e:	005a      	lsls	r2, r3, #1
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	685b      	ldr	r3, [r3, #4]
 8007b84:	085b      	lsrs	r3, r3, #1
 8007b86:	441a      	add	r2, r3
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b90:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b92:	69bb      	ldr	r3, [r7, #24]
 8007b94:	2b0f      	cmp	r3, #15
 8007b96:	d916      	bls.n	8007bc6 <UART_SetConfig+0x3ee>
 8007b98:	69bb      	ldr	r3, [r7, #24]
 8007b9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b9e:	d212      	bcs.n	8007bc6 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007ba0:	69bb      	ldr	r3, [r7, #24]
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	f023 030f 	bic.w	r3, r3, #15
 8007ba8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007baa:	69bb      	ldr	r3, [r7, #24]
 8007bac:	085b      	lsrs	r3, r3, #1
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	f003 0307 	and.w	r3, r3, #7
 8007bb4:	b29a      	uxth	r2, r3
 8007bb6:	8afb      	ldrh	r3, [r7, #22]
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	8afa      	ldrh	r2, [r7, #22]
 8007bc2:	60da      	str	r2, [r3, #12]
 8007bc4:	e052      	b.n	8007c6c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007bcc:	e04e      	b.n	8007c6c <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007bce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007bd2:	2b08      	cmp	r3, #8
 8007bd4:	d827      	bhi.n	8007c26 <UART_SetConfig+0x44e>
 8007bd6:	a201      	add	r2, pc, #4	; (adr r2, 8007bdc <UART_SetConfig+0x404>)
 8007bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bdc:	08007c01 	.word	0x08007c01
 8007be0:	08007c09 	.word	0x08007c09
 8007be4:	08007c11 	.word	0x08007c11
 8007be8:	08007c27 	.word	0x08007c27
 8007bec:	08007c17 	.word	0x08007c17
 8007bf0:	08007c27 	.word	0x08007c27
 8007bf4:	08007c27 	.word	0x08007c27
 8007bf8:	08007c27 	.word	0x08007c27
 8007bfc:	08007c1f 	.word	0x08007c1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c00:	f7fc ffd2 	bl	8004ba8 <HAL_RCC_GetPCLK1Freq>
 8007c04:	61f8      	str	r0, [r7, #28]
        break;
 8007c06:	e014      	b.n	8007c32 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c08:	f7fc ffe4 	bl	8004bd4 <HAL_RCC_GetPCLK2Freq>
 8007c0c:	61f8      	str	r0, [r7, #28]
        break;
 8007c0e:	e010      	b.n	8007c32 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c10:	4b1d      	ldr	r3, [pc, #116]	; (8007c88 <UART_SetConfig+0x4b0>)
 8007c12:	61fb      	str	r3, [r7, #28]
        break;
 8007c14:	e00d      	b.n	8007c32 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c16:	f7fc ff2f 	bl	8004a78 <HAL_RCC_GetSysClockFreq>
 8007c1a:	61f8      	str	r0, [r7, #28]
        break;
 8007c1c:	e009      	b.n	8007c32 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c22:	61fb      	str	r3, [r7, #28]
        break;
 8007c24:	e005      	b.n	8007c32 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8007c26:	2300      	movs	r3, #0
 8007c28:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007c30:	bf00      	nop
    }

    if (pclk != 0U)
 8007c32:	69fb      	ldr	r3, [r7, #28]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d019      	beq.n	8007c6c <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	085a      	lsrs	r2, r3, #1
 8007c3e:	69fb      	ldr	r3, [r7, #28]
 8007c40:	441a      	add	r2, r3
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	685b      	ldr	r3, [r3, #4]
 8007c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c4a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c4c:	69bb      	ldr	r3, [r7, #24]
 8007c4e:	2b0f      	cmp	r3, #15
 8007c50:	d909      	bls.n	8007c66 <UART_SetConfig+0x48e>
 8007c52:	69bb      	ldr	r3, [r7, #24]
 8007c54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c58:	d205      	bcs.n	8007c66 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007c5a:	69bb      	ldr	r3, [r7, #24]
 8007c5c:	b29a      	uxth	r2, r3
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	60da      	str	r2, [r3, #12]
 8007c64:	e002      	b.n	8007c6c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007c66:	2301      	movs	r3, #1
 8007c68:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	2200      	movs	r2, #0
 8007c76:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007c78:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3728      	adds	r7, #40	; 0x28
 8007c80:	46bd      	mov	sp, r7
 8007c82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c86:	bf00      	nop
 8007c88:	00f42400 	.word	0x00f42400

08007c8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b083      	sub	sp, #12
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c98:	f003 0301 	and.w	r3, r3, #1
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d00a      	beq.n	8007cb6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	430a      	orrs	r2, r1
 8007cb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cba:	f003 0302 	and.w	r3, r3, #2
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d00a      	beq.n	8007cd8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	430a      	orrs	r2, r1
 8007cd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cdc:	f003 0304 	and.w	r3, r3, #4
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d00a      	beq.n	8007cfa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	430a      	orrs	r2, r1
 8007cf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cfe:	f003 0308 	and.w	r3, r3, #8
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d00a      	beq.n	8007d1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	430a      	orrs	r2, r1
 8007d1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d20:	f003 0310 	and.w	r3, r3, #16
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d00a      	beq.n	8007d3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	689b      	ldr	r3, [r3, #8]
 8007d2e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	430a      	orrs	r2, r1
 8007d3c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d42:	f003 0320 	and.w	r3, r3, #32
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d00a      	beq.n	8007d60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	430a      	orrs	r2, r1
 8007d5e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d01a      	beq.n	8007da2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	430a      	orrs	r2, r1
 8007d80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d8a:	d10a      	bne.n	8007da2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	685b      	ldr	r3, [r3, #4]
 8007d92:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	430a      	orrs	r2, r1
 8007da0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d00a      	beq.n	8007dc4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	430a      	orrs	r2, r1
 8007dc2:	605a      	str	r2, [r3, #4]
  }
}
 8007dc4:	bf00      	nop
 8007dc6:	370c      	adds	r7, #12
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr

08007dd0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b086      	sub	sp, #24
 8007dd4:	af02      	add	r7, sp, #8
 8007dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007de0:	f7fb fc00 	bl	80035e4 <HAL_GetTick>
 8007de4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f003 0308 	and.w	r3, r3, #8
 8007df0:	2b08      	cmp	r3, #8
 8007df2:	d10e      	bne.n	8007e12 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007df4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007df8:	9300      	str	r3, [sp, #0]
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f000 f82d 	bl	8007e62 <UART_WaitOnFlagUntilTimeout>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d001      	beq.n	8007e12 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e0e:	2303      	movs	r3, #3
 8007e10:	e023      	b.n	8007e5a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f003 0304 	and.w	r3, r3, #4
 8007e1c:	2b04      	cmp	r3, #4
 8007e1e:	d10e      	bne.n	8007e3e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e20:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007e24:	9300      	str	r3, [sp, #0]
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f000 f817 	bl	8007e62 <UART_WaitOnFlagUntilTimeout>
 8007e34:	4603      	mov	r3, r0
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d001      	beq.n	8007e3e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e3a:	2303      	movs	r3, #3
 8007e3c:	e00d      	b.n	8007e5a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2220      	movs	r2, #32
 8007e42:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2220      	movs	r2, #32
 8007e48:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2200      	movs	r2, #0
 8007e54:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007e58:	2300      	movs	r3, #0
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3710      	adds	r7, #16
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}

08007e62 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e62:	b580      	push	{r7, lr}
 8007e64:	b09c      	sub	sp, #112	; 0x70
 8007e66:	af00      	add	r7, sp, #0
 8007e68:	60f8      	str	r0, [r7, #12]
 8007e6a:	60b9      	str	r1, [r7, #8]
 8007e6c:	603b      	str	r3, [r7, #0]
 8007e6e:	4613      	mov	r3, r2
 8007e70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e72:	e0a5      	b.n	8007fc0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e7a:	f000 80a1 	beq.w	8007fc0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e7e:	f7fb fbb1 	bl	80035e4 <HAL_GetTick>
 8007e82:	4602      	mov	r2, r0
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	1ad3      	subs	r3, r2, r3
 8007e88:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	d302      	bcc.n	8007e94 <UART_WaitOnFlagUntilTimeout+0x32>
 8007e8e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d13e      	bne.n	8007f12 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e9c:	e853 3f00 	ldrex	r3, [r3]
 8007ea0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007ea2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ea4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007ea8:	667b      	str	r3, [r7, #100]	; 0x64
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	461a      	mov	r2, r3
 8007eb0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007eb2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007eb4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007eb8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007eba:	e841 2300 	strex	r3, r2, [r1]
 8007ebe:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007ec0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d1e6      	bne.n	8007e94 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	3308      	adds	r3, #8
 8007ecc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ece:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ed0:	e853 3f00 	ldrex	r3, [r3]
 8007ed4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ed8:	f023 0301 	bic.w	r3, r3, #1
 8007edc:	663b      	str	r3, [r7, #96]	; 0x60
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	3308      	adds	r3, #8
 8007ee4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007ee6:	64ba      	str	r2, [r7, #72]	; 0x48
 8007ee8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007eec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007eee:	e841 2300 	strex	r3, r2, [r1]
 8007ef2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007ef4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d1e5      	bne.n	8007ec6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	2220      	movs	r2, #32
 8007efe:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	2220      	movs	r2, #32
 8007f04:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007f0e:	2303      	movs	r3, #3
 8007f10:	e067      	b.n	8007fe2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f003 0304 	and.w	r3, r3, #4
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d04f      	beq.n	8007fc0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	69db      	ldr	r3, [r3, #28]
 8007f26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007f2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f2e:	d147      	bne.n	8007fc0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007f38:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f42:	e853 3f00 	ldrex	r3, [r3]
 8007f46:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f4a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007f4e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	461a      	mov	r2, r3
 8007f56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f58:	637b      	str	r3, [r7, #52]	; 0x34
 8007f5a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f5c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007f5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f60:	e841 2300 	strex	r3, r2, [r1]
 8007f64:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d1e6      	bne.n	8007f3a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	3308      	adds	r3, #8
 8007f72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	e853 3f00 	ldrex	r3, [r3]
 8007f7a:	613b      	str	r3, [r7, #16]
   return(result);
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	f023 0301 	bic.w	r3, r3, #1
 8007f82:	66bb      	str	r3, [r7, #104]	; 0x68
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	3308      	adds	r3, #8
 8007f8a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007f8c:	623a      	str	r2, [r7, #32]
 8007f8e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f90:	69f9      	ldr	r1, [r7, #28]
 8007f92:	6a3a      	ldr	r2, [r7, #32]
 8007f94:	e841 2300 	strex	r3, r2, [r1]
 8007f98:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f9a:	69bb      	ldr	r3, [r7, #24]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d1e5      	bne.n	8007f6c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2220      	movs	r2, #32
 8007fa4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2220      	movs	r2, #32
 8007faa:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	2220      	movs	r2, #32
 8007fb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007fbc:	2303      	movs	r3, #3
 8007fbe:	e010      	b.n	8007fe2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	69da      	ldr	r2, [r3, #28]
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	4013      	ands	r3, r2
 8007fca:	68ba      	ldr	r2, [r7, #8]
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	bf0c      	ite	eq
 8007fd0:	2301      	moveq	r3, #1
 8007fd2:	2300      	movne	r3, #0
 8007fd4:	b2db      	uxtb	r3, r3
 8007fd6:	461a      	mov	r2, r3
 8007fd8:	79fb      	ldrb	r3, [r7, #7]
 8007fda:	429a      	cmp	r2, r3
 8007fdc:	f43f af4a 	beq.w	8007e74 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fe0:	2300      	movs	r3, #0
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3770      	adds	r7, #112	; 0x70
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}
	...

08007fec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b097      	sub	sp, #92	; 0x5c
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	4613      	mov	r3, r2
 8007ff8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	68ba      	ldr	r2, [r7, #8]
 8007ffe:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	88fa      	ldrh	r2, [r7, #6]
 8008004:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	88fa      	ldrh	r2, [r7, #6]
 800800c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	2200      	movs	r2, #0
 8008014:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800801e:	d10e      	bne.n	800803e <UART_Start_Receive_IT+0x52>
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	691b      	ldr	r3, [r3, #16]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d105      	bne.n	8008034 <UART_Start_Receive_IT+0x48>
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800802e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008032:	e02d      	b.n	8008090 <UART_Start_Receive_IT+0xa4>
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	22ff      	movs	r2, #255	; 0xff
 8008038:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800803c:	e028      	b.n	8008090 <UART_Start_Receive_IT+0xa4>
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	689b      	ldr	r3, [r3, #8]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d10d      	bne.n	8008062 <UART_Start_Receive_IT+0x76>
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	691b      	ldr	r3, [r3, #16]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d104      	bne.n	8008058 <UART_Start_Receive_IT+0x6c>
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	22ff      	movs	r2, #255	; 0xff
 8008052:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008056:	e01b      	b.n	8008090 <UART_Start_Receive_IT+0xa4>
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	227f      	movs	r2, #127	; 0x7f
 800805c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008060:	e016      	b.n	8008090 <UART_Start_Receive_IT+0xa4>
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	689b      	ldr	r3, [r3, #8]
 8008066:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800806a:	d10d      	bne.n	8008088 <UART_Start_Receive_IT+0x9c>
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	691b      	ldr	r3, [r3, #16]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d104      	bne.n	800807e <UART_Start_Receive_IT+0x92>
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	227f      	movs	r2, #127	; 0x7f
 8008078:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800807c:	e008      	b.n	8008090 <UART_Start_Receive_IT+0xa4>
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	223f      	movs	r2, #63	; 0x3f
 8008082:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008086:	e003      	b.n	8008090 <UART_Start_Receive_IT+0xa4>
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	2200      	movs	r2, #0
 800808c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	2200      	movs	r2, #0
 8008094:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2222      	movs	r2, #34	; 0x22
 800809c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	3308      	adds	r3, #8
 80080a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080a8:	e853 3f00 	ldrex	r3, [r3]
 80080ac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80080ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080b0:	f043 0301 	orr.w	r3, r3, #1
 80080b4:	657b      	str	r3, [r7, #84]	; 0x54
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	3308      	adds	r3, #8
 80080bc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80080be:	64ba      	str	r2, [r7, #72]	; 0x48
 80080c0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80080c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80080c6:	e841 2300 	strex	r3, r2, [r1]
 80080ca:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80080cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d1e5      	bne.n	800809e <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	689b      	ldr	r3, [r3, #8]
 80080d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080da:	d107      	bne.n	80080ec <UART_Start_Receive_IT+0x100>
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	691b      	ldr	r3, [r3, #16]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d103      	bne.n	80080ec <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	4a24      	ldr	r2, [pc, #144]	; (8008178 <UART_Start_Receive_IT+0x18c>)
 80080e8:	665a      	str	r2, [r3, #100]	; 0x64
 80080ea:	e002      	b.n	80080f2 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	4a23      	ldr	r2, [pc, #140]	; (800817c <UART_Start_Receive_IT+0x190>)
 80080f0:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2200      	movs	r2, #0
 80080f6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	691b      	ldr	r3, [r3, #16]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d019      	beq.n	8008136 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800810a:	e853 3f00 	ldrex	r3, [r3]
 800810e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008112:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8008116:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	461a      	mov	r2, r3
 800811e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008120:	637b      	str	r3, [r7, #52]	; 0x34
 8008122:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008124:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008126:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008128:	e841 2300 	strex	r3, r2, [r1]
 800812c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800812e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008130:	2b00      	cmp	r3, #0
 8008132:	d1e6      	bne.n	8008102 <UART_Start_Receive_IT+0x116>
 8008134:	e018      	b.n	8008168 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800813c:	697b      	ldr	r3, [r7, #20]
 800813e:	e853 3f00 	ldrex	r3, [r3]
 8008142:	613b      	str	r3, [r7, #16]
   return(result);
 8008144:	693b      	ldr	r3, [r7, #16]
 8008146:	f043 0320 	orr.w	r3, r3, #32
 800814a:	653b      	str	r3, [r7, #80]	; 0x50
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	461a      	mov	r2, r3
 8008152:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008154:	623b      	str	r3, [r7, #32]
 8008156:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008158:	69f9      	ldr	r1, [r7, #28]
 800815a:	6a3a      	ldr	r2, [r7, #32]
 800815c:	e841 2300 	strex	r3, r2, [r1]
 8008160:	61bb      	str	r3, [r7, #24]
   return(result);
 8008162:	69bb      	ldr	r3, [r7, #24]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d1e6      	bne.n	8008136 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8008168:	2300      	movs	r3, #0
}
 800816a:	4618      	mov	r0, r3
 800816c:	375c      	adds	r7, #92	; 0x5c
 800816e:	46bd      	mov	sp, r7
 8008170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008174:	4770      	bx	lr
 8008176:	bf00      	nop
 8008178:	08008427 	.word	0x08008427
 800817c:	080082c7 	.word	0x080082c7

08008180 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008180:	b480      	push	{r7}
 8008182:	b095      	sub	sp, #84	; 0x54
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800818e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008190:	e853 3f00 	ldrex	r3, [r3]
 8008194:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008198:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800819c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	461a      	mov	r2, r3
 80081a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80081a6:	643b      	str	r3, [r7, #64]	; 0x40
 80081a8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081aa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80081ac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80081ae:	e841 2300 	strex	r3, r2, [r1]
 80081b2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80081b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d1e6      	bne.n	8008188 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	3308      	adds	r3, #8
 80081c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c2:	6a3b      	ldr	r3, [r7, #32]
 80081c4:	e853 3f00 	ldrex	r3, [r3]
 80081c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80081ca:	69fb      	ldr	r3, [r7, #28]
 80081cc:	f023 0301 	bic.w	r3, r3, #1
 80081d0:	64bb      	str	r3, [r7, #72]	; 0x48
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	3308      	adds	r3, #8
 80081d8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80081da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80081dc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80081e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80081e2:	e841 2300 	strex	r3, r2, [r1]
 80081e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80081e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d1e5      	bne.n	80081ba <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	d118      	bne.n	8008228 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	e853 3f00 	ldrex	r3, [r3]
 8008202:	60bb      	str	r3, [r7, #8]
   return(result);
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	f023 0310 	bic.w	r3, r3, #16
 800820a:	647b      	str	r3, [r7, #68]	; 0x44
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	461a      	mov	r2, r3
 8008212:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008214:	61bb      	str	r3, [r7, #24]
 8008216:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008218:	6979      	ldr	r1, [r7, #20]
 800821a:	69ba      	ldr	r2, [r7, #24]
 800821c:	e841 2300 	strex	r3, r2, [r1]
 8008220:	613b      	str	r3, [r7, #16]
   return(result);
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d1e6      	bne.n	80081f6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2220      	movs	r2, #32
 800822c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2200      	movs	r2, #0
 8008232:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2200      	movs	r2, #0
 8008238:	665a      	str	r2, [r3, #100]	; 0x64
}
 800823a:	bf00      	nop
 800823c:	3754      	adds	r7, #84	; 0x54
 800823e:	46bd      	mov	sp, r7
 8008240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008244:	4770      	bx	lr

08008246 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008246:	b580      	push	{r7, lr}
 8008248:	b084      	sub	sp, #16
 800824a:	af00      	add	r7, sp, #0
 800824c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008252:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2200      	movs	r2, #0
 8008258:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	2200      	movs	r2, #0
 8008260:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008264:	68f8      	ldr	r0, [r7, #12]
 8008266:	f7ff faa1 	bl	80077ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800826a:	bf00      	nop
 800826c:	3710      	adds	r7, #16
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}

08008272 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008272:	b580      	push	{r7, lr}
 8008274:	b088      	sub	sp, #32
 8008276:	af00      	add	r7, sp, #0
 8008278:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	e853 3f00 	ldrex	r3, [r3]
 8008286:	60bb      	str	r3, [r7, #8]
   return(result);
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800828e:	61fb      	str	r3, [r7, #28]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	461a      	mov	r2, r3
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	61bb      	str	r3, [r7, #24]
 800829a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800829c:	6979      	ldr	r1, [r7, #20]
 800829e:	69ba      	ldr	r2, [r7, #24]
 80082a0:	e841 2300 	strex	r3, r2, [r1]
 80082a4:	613b      	str	r3, [r7, #16]
   return(result);
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d1e6      	bne.n	800827a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2220      	movs	r2, #32
 80082b0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2200      	movs	r2, #0
 80082b6:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f7ff fa6d 	bl	8007798 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082be:	bf00      	nop
 80082c0:	3720      	adds	r7, #32
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}

080082c6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80082c6:	b580      	push	{r7, lr}
 80082c8:	b096      	sub	sp, #88	; 0x58
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80082d4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80082dc:	2b22      	cmp	r3, #34	; 0x22
 80082de:	f040 8094 	bne.w	800840a <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80082e8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80082ec:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80082f0:	b2d9      	uxtb	r1, r3
 80082f2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80082f6:	b2da      	uxtb	r2, r3
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082fc:	400a      	ands	r2, r1
 80082fe:	b2d2      	uxtb	r2, r2
 8008300:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008306:	1c5a      	adds	r2, r3, #1
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008312:	b29b      	uxth	r3, r3
 8008314:	3b01      	subs	r3, #1
 8008316:	b29a      	uxth	r2, r3
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008324:	b29b      	uxth	r3, r3
 8008326:	2b00      	cmp	r3, #0
 8008328:	d179      	bne.n	800841e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008332:	e853 3f00 	ldrex	r3, [r3]
 8008336:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008338:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800833a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800833e:	653b      	str	r3, [r7, #80]	; 0x50
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	461a      	mov	r2, r3
 8008346:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008348:	647b      	str	r3, [r7, #68]	; 0x44
 800834a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800834c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800834e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008350:	e841 2300 	strex	r3, r2, [r1]
 8008354:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008356:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008358:	2b00      	cmp	r3, #0
 800835a:	d1e6      	bne.n	800832a <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	3308      	adds	r3, #8
 8008362:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008366:	e853 3f00 	ldrex	r3, [r3]
 800836a:	623b      	str	r3, [r7, #32]
   return(result);
 800836c:	6a3b      	ldr	r3, [r7, #32]
 800836e:	f023 0301 	bic.w	r3, r3, #1
 8008372:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	3308      	adds	r3, #8
 800837a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800837c:	633a      	str	r2, [r7, #48]	; 0x30
 800837e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008380:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008382:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008384:	e841 2300 	strex	r3, r2, [r1]
 8008388:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800838a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800838c:	2b00      	cmp	r3, #0
 800838e:	d1e5      	bne.n	800835c <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2220      	movs	r2, #32
 8008394:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2200      	movs	r2, #0
 800839a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083a0:	2b01      	cmp	r3, #1
 80083a2:	d12e      	bne.n	8008402 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083b0:	693b      	ldr	r3, [r7, #16]
 80083b2:	e853 3f00 	ldrex	r3, [r3]
 80083b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f023 0310 	bic.w	r3, r3, #16
 80083be:	64bb      	str	r3, [r7, #72]	; 0x48
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	461a      	mov	r2, r3
 80083c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083c8:	61fb      	str	r3, [r7, #28]
 80083ca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083cc:	69b9      	ldr	r1, [r7, #24]
 80083ce:	69fa      	ldr	r2, [r7, #28]
 80083d0:	e841 2300 	strex	r3, r2, [r1]
 80083d4:	617b      	str	r3, [r7, #20]
   return(result);
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d1e6      	bne.n	80083aa <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	69db      	ldr	r3, [r3, #28]
 80083e2:	f003 0310 	and.w	r3, r3, #16
 80083e6:	2b10      	cmp	r3, #16
 80083e8:	d103      	bne.n	80083f2 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	2210      	movs	r2, #16
 80083f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80083f8:	4619      	mov	r1, r3
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f7ff f9e0 	bl	80077c0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008400:	e00d      	b.n	800841e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f7f9 f966 	bl	80016d4 <HAL_UART_RxCpltCallback>
}
 8008408:	e009      	b.n	800841e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	8b1b      	ldrh	r3, [r3, #24]
 8008410:	b29a      	uxth	r2, r3
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f042 0208 	orr.w	r2, r2, #8
 800841a:	b292      	uxth	r2, r2
 800841c:	831a      	strh	r2, [r3, #24]
}
 800841e:	bf00      	nop
 8008420:	3758      	adds	r7, #88	; 0x58
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}

08008426 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008426:	b580      	push	{r7, lr}
 8008428:	b096      	sub	sp, #88	; 0x58
 800842a:	af00      	add	r7, sp, #0
 800842c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008434:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800843c:	2b22      	cmp	r3, #34	; 0x22
 800843e:	f040 8094 	bne.w	800856a <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008448:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008450:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008452:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8008456:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800845a:	4013      	ands	r3, r2
 800845c:	b29a      	uxth	r2, r3
 800845e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008460:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008466:	1c9a      	adds	r2, r3, #2
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008472:	b29b      	uxth	r3, r3
 8008474:	3b01      	subs	r3, #1
 8008476:	b29a      	uxth	r2, r3
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008484:	b29b      	uxth	r3, r3
 8008486:	2b00      	cmp	r3, #0
 8008488:	d179      	bne.n	800857e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008490:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008492:	e853 3f00 	ldrex	r3, [r3]
 8008496:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800849a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800849e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	461a      	mov	r2, r3
 80084a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084a8:	643b      	str	r3, [r7, #64]	; 0x40
 80084aa:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80084ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80084b0:	e841 2300 	strex	r3, r2, [r1]
 80084b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80084b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d1e6      	bne.n	800848a <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	3308      	adds	r3, #8
 80084c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c4:	6a3b      	ldr	r3, [r7, #32]
 80084c6:	e853 3f00 	ldrex	r3, [r3]
 80084ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80084cc:	69fb      	ldr	r3, [r7, #28]
 80084ce:	f023 0301 	bic.w	r3, r3, #1
 80084d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	3308      	adds	r3, #8
 80084da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80084dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80084de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80084e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084e4:	e841 2300 	strex	r3, r2, [r1]
 80084e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80084ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d1e5      	bne.n	80084bc <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2220      	movs	r2, #32
 80084f4:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2200      	movs	r2, #0
 80084fa:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008500:	2b01      	cmp	r3, #1
 8008502:	d12e      	bne.n	8008562 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2200      	movs	r2, #0
 8008508:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	e853 3f00 	ldrex	r3, [r3]
 8008516:	60bb      	str	r3, [r7, #8]
   return(result);
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	f023 0310 	bic.w	r3, r3, #16
 800851e:	647b      	str	r3, [r7, #68]	; 0x44
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	461a      	mov	r2, r3
 8008526:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008528:	61bb      	str	r3, [r7, #24]
 800852a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852c:	6979      	ldr	r1, [r7, #20]
 800852e:	69ba      	ldr	r2, [r7, #24]
 8008530:	e841 2300 	strex	r3, r2, [r1]
 8008534:	613b      	str	r3, [r7, #16]
   return(result);
 8008536:	693b      	ldr	r3, [r7, #16]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d1e6      	bne.n	800850a <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	69db      	ldr	r3, [r3, #28]
 8008542:	f003 0310 	and.w	r3, r3, #16
 8008546:	2b10      	cmp	r3, #16
 8008548:	d103      	bne.n	8008552 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	2210      	movs	r2, #16
 8008550:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008558:	4619      	mov	r1, r3
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f7ff f930 	bl	80077c0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008560:	e00d      	b.n	800857e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f7f9 f8b6 	bl	80016d4 <HAL_UART_RxCpltCallback>
}
 8008568:	e009      	b.n	800857e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	8b1b      	ldrh	r3, [r3, #24]
 8008570:	b29a      	uxth	r2, r3
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f042 0208 	orr.w	r2, r2, #8
 800857a:	b292      	uxth	r2, r2
 800857c:	831a      	strh	r2, [r3, #24]
}
 800857e:	bf00      	nop
 8008580:	3758      	adds	r7, #88	; 0x58
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}

08008586 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008586:	b480      	push	{r7}
 8008588:	b083      	sub	sp, #12
 800858a:	af00      	add	r7, sp, #0
 800858c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800858e:	bf00      	nop
 8008590:	370c      	adds	r7, #12
 8008592:	46bd      	mov	sp, r7
 8008594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008598:	4770      	bx	lr

0800859a <setCSLine>:
#define RES14           14

#define AMT22_DELAY     10

void setCSLine (GPIO_TypeDef* encoderPort, uint16_t encoderPin, GPIO_PinState csLine)
{
 800859a:	b580      	push	{r7, lr}
 800859c:	b082      	sub	sp, #8
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
 80085a2:	460b      	mov	r3, r1
 80085a4:	807b      	strh	r3, [r7, #2]
 80085a6:	4613      	mov	r3, r2
 80085a8:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(encoderPort, encoderPin, csLine);
 80085aa:	787a      	ldrb	r2, [r7, #1]
 80085ac:	887b      	ldrh	r3, [r7, #2]
 80085ae:	4619      	mov	r1, r3
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f7fb fcb9 	bl	8003f28 <HAL_GPIO_WritePin>
}
 80085b6:	bf00      	nop
 80085b8:	3708      	adds	r7, #8
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}

080085be <spiWriteRead>:

uint8_t spiWriteRead(SPI_HandleTypeDef *hspi, uint8_t sendByte, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t releaseLine, TIM_HandleTypeDef *timer)
{
 80085be:	b580      	push	{r7, lr}
 80085c0:	b088      	sub	sp, #32
 80085c2:	af02      	add	r7, sp, #8
 80085c4:	60f8      	str	r0, [r7, #12]
 80085c6:	607a      	str	r2, [r7, #4]
 80085c8:	461a      	mov	r2, r3
 80085ca:	460b      	mov	r3, r1
 80085cc:	72fb      	strb	r3, [r7, #11]
 80085ce:	4613      	mov	r3, r2
 80085d0:	813b      	strh	r3, [r7, #8]
  //to hold received data  
  uint8_t data;

  //set cs low, cs may already be low but there's no issue calling it again except for extra time
  setCSLine(encoderPort, encoderPin , GPIO_PIN_RESET);
 80085d2:	893b      	ldrh	r3, [r7, #8]
 80085d4:	2200      	movs	r2, #0
 80085d6:	4619      	mov	r1, r3
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f7ff ffde 	bl	800859a <setCSLine>

  //There is a minimum time requirement after CS goes low before data can be clocked out of the encoder.
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 80085de:	200a      	movs	r0, #10
 80085e0:	f000 f9c8 	bl	8008974 <delay_us_AMT22>

  //send the command and receive response of the slave
  HAL_SPI_TransmitReceive(hspi, &sendByte, &data, 1, 10);
 80085e4:	f107 0217 	add.w	r2, r7, #23
 80085e8:	f107 010b 	add.w	r1, r7, #11
 80085ec:	230a      	movs	r3, #10
 80085ee:	9300      	str	r3, [sp, #0]
 80085f0:	2301      	movs	r3, #1
 80085f2:	68f8      	ldr	r0, [r7, #12]
 80085f4:	f7fc ff43 	bl	800547e <HAL_SPI_TransmitReceive>

  //There is also a minimum time after clocking that CS should remain asserted before we release it
  //  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 80085f8:	200a      	movs	r0, #10
 80085fa:	f000 f9bb 	bl	8008974 <delay_us_AMT22>

  setCSLine(encoderPort, encoderPin, releaseLine); //if releaseLine is high set it high else it stays low
 80085fe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8008602:	893b      	ldrh	r3, [r7, #8]
 8008604:	4619      	mov	r1, r3
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	f7ff ffc7 	bl	800859a <setCSLine>

  return data;
 800860c:	7dfb      	ldrb	r3, [r7, #23]
}
 800860e:	4618      	mov	r0, r3
 8008610:	3718      	adds	r7, #24
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}

08008616 <getPositionSPI>:

uint16_t getPositionSPI(SPI_HandleTypeDef *hspi, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t resolution, TIM_HandleTypeDef *timer)
{
 8008616:	b580      	push	{r7, lr}
 8008618:	b08c      	sub	sp, #48	; 0x30
 800861a:	af02      	add	r7, sp, #8
 800861c:	60f8      	str	r0, [r7, #12]
 800861e:	60b9      	str	r1, [r7, #8]
 8008620:	4611      	mov	r1, r2
 8008622:	461a      	mov	r2, r3
 8008624:	460b      	mov	r3, r1
 8008626:	80fb      	strh	r3, [r7, #6]
 8008628:	4613      	mov	r3, r2
 800862a:	717b      	strb	r3, [r7, #5]
  uint16_t currentPosition;       //16-bit response from encoder
  uint8_t binaryArray[16];        //after receiving the position we will populate this array and use it for calculating the checksum

  //get first byte which is the high byte, shift it 8 bits. don't release line for the first byte
  currentPosition = spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer) << 8;
 800862c:	88fa      	ldrh	r2, [r7, #6]
 800862e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008630:	9301      	str	r3, [sp, #4]
 8008632:	2300      	movs	r3, #0
 8008634:	9300      	str	r3, [sp, #0]
 8008636:	4613      	mov	r3, r2
 8008638:	68ba      	ldr	r2, [r7, #8]
 800863a:	2100      	movs	r1, #0
 800863c:	68f8      	ldr	r0, [r7, #12]
 800863e:	f7ff ffbe 	bl	80085be <spiWriteRead>
 8008642:	4603      	mov	r3, r0
 8008644:	b29b      	uxth	r3, r3
 8008646:	021b      	lsls	r3, r3, #8
 8008648:	84fb      	strh	r3, [r7, #38]	; 0x26

  //this is the time required between bytes as specified in the datasheet.
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 800864a:	200a      	movs	r0, #10
 800864c:	f000 f992 	bl	8008974 <delay_us_AMT22>

  //OR the low byte with the currentPosition variable. release line after second byte
  currentPosition |= spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 1, timer);
 8008650:	88fa      	ldrh	r2, [r7, #6]
 8008652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008654:	9301      	str	r3, [sp, #4]
 8008656:	2301      	movs	r3, #1
 8008658:	9300      	str	r3, [sp, #0]
 800865a:	4613      	mov	r3, r2
 800865c:	68ba      	ldr	r2, [r7, #8]
 800865e:	2100      	movs	r1, #0
 8008660:	68f8      	ldr	r0, [r7, #12]
 8008662:	f7ff ffac 	bl	80085be <spiWriteRead>
 8008666:	4603      	mov	r3, r0
 8008668:	b29a      	uxth	r2, r3
 800866a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800866c:	4313      	orrs	r3, r2
 800866e:	84fb      	strh	r3, [r7, #38]	; 0x26

  //run through the 16 bits of position and put each bit into a slot in the array so we can do the checksum calculation
  for(int i = 0; i < 16; i++) binaryArray[i] = (0x01) & (currentPosition >> (i));
 8008670:	2300      	movs	r3, #0
 8008672:	623b      	str	r3, [r7, #32]
 8008674:	e010      	b.n	8008698 <getPositionSPI+0x82>
 8008676:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8008678:	6a3b      	ldr	r3, [r7, #32]
 800867a:	fa42 f303 	asr.w	r3, r2, r3
 800867e:	b2db      	uxtb	r3, r3
 8008680:	f003 0301 	and.w	r3, r3, #1
 8008684:	b2d9      	uxtb	r1, r3
 8008686:	f107 0210 	add.w	r2, r7, #16
 800868a:	6a3b      	ldr	r3, [r7, #32]
 800868c:	4413      	add	r3, r2
 800868e:	460a      	mov	r2, r1
 8008690:	701a      	strb	r2, [r3, #0]
 8008692:	6a3b      	ldr	r3, [r7, #32]
 8008694:	3301      	adds	r3, #1
 8008696:	623b      	str	r3, [r7, #32]
 8008698:	6a3b      	ldr	r3, [r7, #32]
 800869a:	2b0f      	cmp	r3, #15
 800869c:	ddeb      	ble.n	8008676 <getPositionSPI+0x60>

  //using the equation on the datasheet we can calculate the checksums and then make sure they match what the encoder sent
 if ((binaryArray[15] == !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9] ^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3] ^ binaryArray[1]))
 800869e:	7ffb      	ldrb	r3, [r7, #31]
 80086a0:	4619      	mov	r1, r3
 80086a2:	7f7a      	ldrb	r2, [r7, #29]
 80086a4:	7efb      	ldrb	r3, [r7, #27]
 80086a6:	4053      	eors	r3, r2
 80086a8:	b2da      	uxtb	r2, r3
 80086aa:	7e7b      	ldrb	r3, [r7, #25]
 80086ac:	4053      	eors	r3, r2
 80086ae:	b2da      	uxtb	r2, r3
 80086b0:	7dfb      	ldrb	r3, [r7, #23]
 80086b2:	4053      	eors	r3, r2
 80086b4:	b2da      	uxtb	r2, r3
 80086b6:	7d7b      	ldrb	r3, [r7, #21]
 80086b8:	4053      	eors	r3, r2
 80086ba:	b2da      	uxtb	r2, r3
 80086bc:	7cfb      	ldrb	r3, [r7, #19]
 80086be:	4053      	eors	r3, r2
 80086c0:	b2da      	uxtb	r2, r3
 80086c2:	7c7b      	ldrb	r3, [r7, #17]
 80086c4:	429a      	cmp	r2, r3
 80086c6:	bf0c      	ite	eq
 80086c8:	2301      	moveq	r3, #1
 80086ca:	2300      	movne	r3, #0
 80086cc:	b2db      	uxtb	r3, r3
 80086ce:	4299      	cmp	r1, r3
 80086d0:	d11e      	bne.n	8008710 <getPositionSPI+0xfa>
         && (binaryArray[14] == !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8] ^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2] ^ binaryArray[0])))
 80086d2:	7fbb      	ldrb	r3, [r7, #30]
 80086d4:	4619      	mov	r1, r3
 80086d6:	7f3a      	ldrb	r2, [r7, #28]
 80086d8:	7ebb      	ldrb	r3, [r7, #26]
 80086da:	4053      	eors	r3, r2
 80086dc:	b2da      	uxtb	r2, r3
 80086de:	7e3b      	ldrb	r3, [r7, #24]
 80086e0:	4053      	eors	r3, r2
 80086e2:	b2da      	uxtb	r2, r3
 80086e4:	7dbb      	ldrb	r3, [r7, #22]
 80086e6:	4053      	eors	r3, r2
 80086e8:	b2da      	uxtb	r2, r3
 80086ea:	7d3b      	ldrb	r3, [r7, #20]
 80086ec:	4053      	eors	r3, r2
 80086ee:	b2da      	uxtb	r2, r3
 80086f0:	7cbb      	ldrb	r3, [r7, #18]
 80086f2:	4053      	eors	r3, r2
 80086f4:	b2da      	uxtb	r2, r3
 80086f6:	7c3b      	ldrb	r3, [r7, #16]
 80086f8:	429a      	cmp	r2, r3
 80086fa:	bf0c      	ite	eq
 80086fc:	2301      	moveq	r3, #1
 80086fe:	2300      	movne	r3, #0
 8008700:	b2db      	uxtb	r3, r3
 8008702:	4299      	cmp	r1, r3
 8008704:	d104      	bne.n	8008710 <getPositionSPI+0xfa>
   {
     //we got back a good position, so just mask away the checkbits
     currentPosition &= 0x3FFF;
 8008706:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008708:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800870c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800870e:	e002      	b.n	8008716 <getPositionSPI+0x100>
   }
 else
 {
   currentPosition = 0xFFFF; //bad position
 8008710:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008714:	84fb      	strh	r3, [r7, #38]	; 0x26
 }
  // currentPosition &= 0x3FFF;
  //If the resolution is 12-bits, and wasn't 0xFFFF, then shift position, otherwise do nothing
  if ((resolution == RES12) && (currentPosition != 0xFFFF)) currentPosition = currentPosition >> 2;
 8008716:	797b      	ldrb	r3, [r7, #5]
 8008718:	2b0c      	cmp	r3, #12
 800871a:	d107      	bne.n	800872c <getPositionSPI+0x116>
 800871c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800871e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008722:	4293      	cmp	r3, r2
 8008724:	d002      	beq.n	800872c <getPositionSPI+0x116>
 8008726:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008728:	089b      	lsrs	r3, r3, #2
 800872a:	84fb      	strh	r3, [r7, #38]	; 0x26
  return currentPosition;
 800872c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 800872e:	4618      	mov	r0, r3
 8008730:	3728      	adds	r7, #40	; 0x28
 8008732:	46bd      	mov	sp, r7
 8008734:	bd80      	pop	{r7, pc}

08008736 <getTurnCounterSPI>:
void getTurnCounterSPI(int16_t* returnArr, SPI_HandleTypeDef *hspi, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t resolution, TIM_HandleTypeDef *timer)
{
 8008736:	b580      	push	{r7, lr}
 8008738:	b090      	sub	sp, #64	; 0x40
 800873a:	af02      	add	r7, sp, #8
 800873c:	60f8      	str	r0, [r7, #12]
 800873e:	60b9      	str	r1, [r7, #8]
 8008740:	607a      	str	r2, [r7, #4]
 8008742:	807b      	strh	r3, [r7, #2]
	uint8_t binaryArray[16];        //after receiving the position and turn we will populate this array and use it for calculating the checksum
	int16_t position, turns;

	//get first byte of position which is the high byte, shift it 8 bits. don't release line for the first byte. then, get the lower byte and
	// or it with the variable to complete the read
	position_raw = (spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer) << 8);
 8008744:	887a      	ldrh	r2, [r7, #2]
 8008746:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008748:	9301      	str	r3, [sp, #4]
 800874a:	2300      	movs	r3, #0
 800874c:	9300      	str	r3, [sp, #0]
 800874e:	4613      	mov	r3, r2
 8008750:	687a      	ldr	r2, [r7, #4]
 8008752:	2100      	movs	r1, #0
 8008754:	68b8      	ldr	r0, [r7, #8]
 8008756:	f7ff ff32 	bl	80085be <spiWriteRead>
 800875a:	4603      	mov	r3, r0
 800875c:	021b      	lsls	r3, r3, #8
 800875e:	62bb      	str	r3, [r7, #40]	; 0x28
	delay_us_AMT22(AMT22_DELAY);
 8008760:	200a      	movs	r0, #10
 8008762:	f000 f907 	bl	8008974 <delay_us_AMT22>
	position_raw |= (spiWriteRead(hspi, AMT22_TURNS, encoderPort, encoderPin, 0, timer));
 8008766:	887a      	ldrh	r2, [r7, #2]
 8008768:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800876a:	9301      	str	r3, [sp, #4]
 800876c:	2300      	movs	r3, #0
 800876e:	9300      	str	r3, [sp, #0]
 8008770:	4613      	mov	r3, r2
 8008772:	687a      	ldr	r2, [r7, #4]
 8008774:	21a0      	movs	r1, #160	; 0xa0
 8008776:	68b8      	ldr	r0, [r7, #8]
 8008778:	f7ff ff21 	bl	80085be <spiWriteRead>
 800877c:	4603      	mov	r3, r0
 800877e:	461a      	mov	r2, r3
 8008780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008782:	4313      	orrs	r3, r2
 8008784:	62bb      	str	r3, [r7, #40]	; 0x28

	delay_us_AMT22(AMT22_DELAY);
 8008786:	200a      	movs	r0, #10
 8008788:	f000 f8f4 	bl	8008974 <delay_us_AMT22>

	//same thing with the turn counter
	turns_raw = (spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer) << 8);
 800878c:	887a      	ldrh	r2, [r7, #2]
 800878e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008790:	9301      	str	r3, [sp, #4]
 8008792:	2300      	movs	r3, #0
 8008794:	9300      	str	r3, [sp, #0]
 8008796:	4613      	mov	r3, r2
 8008798:	687a      	ldr	r2, [r7, #4]
 800879a:	2100      	movs	r1, #0
 800879c:	68b8      	ldr	r0, [r7, #8]
 800879e:	f7ff ff0e 	bl	80085be <spiWriteRead>
 80087a2:	4603      	mov	r3, r0
 80087a4:	021b      	lsls	r3, r3, #8
 80087a6:	627b      	str	r3, [r7, #36]	; 0x24
	delay_us_AMT22(AMT22_DELAY);
 80087a8:	200a      	movs	r0, #10
 80087aa:	f000 f8e3 	bl	8008974 <delay_us_AMT22>
	turns_raw |= (spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 1, timer));
 80087ae:	887a      	ldrh	r2, [r7, #2]
 80087b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087b2:	9301      	str	r3, [sp, #4]
 80087b4:	2301      	movs	r3, #1
 80087b6:	9300      	str	r3, [sp, #0]
 80087b8:	4613      	mov	r3, r2
 80087ba:	687a      	ldr	r2, [r7, #4]
 80087bc:	2100      	movs	r1, #0
 80087be:	68b8      	ldr	r0, [r7, #8]
 80087c0:	f7ff fefd 	bl	80085be <spiWriteRead>
 80087c4:	4603      	mov	r3, r0
 80087c6:	461a      	mov	r2, r3
 80087c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ca:	4313      	orrs	r3, r2
 80087cc:	627b      	str	r3, [r7, #36]	; 0x24

	//run through the 16 bits of position and put each bit into a slot in the array so we can do the checksum calculation
	for(int i = 0; i < 16; i++){binaryArray[i] = (0x01) & (position_raw >> (i));}
 80087ce:	2300      	movs	r3, #0
 80087d0:	633b      	str	r3, [r7, #48]	; 0x30
 80087d2:	e010      	b.n	80087f6 <getTurnCounterSPI+0xc0>
 80087d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80087d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087d8:	fa22 f303 	lsr.w	r3, r2, r3
 80087dc:	b2db      	uxtb	r3, r3
 80087de:	f003 0301 	and.w	r3, r3, #1
 80087e2:	b2d9      	uxtb	r1, r3
 80087e4:	f107 0214 	add.w	r2, r7, #20
 80087e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087ea:	4413      	add	r3, r2
 80087ec:	460a      	mov	r2, r1
 80087ee:	701a      	strb	r2, [r3, #0]
 80087f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087f2:	3301      	adds	r3, #1
 80087f4:	633b      	str	r3, [r7, #48]	; 0x30
 80087f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087f8:	2b0f      	cmp	r3, #15
 80087fa:	ddeb      	ble.n	80087d4 <getTurnCounterSPI+0x9e>

	//using the equation on the datasheet we can calculate the checksums and then make sure they match what the encoder sent
	if ((binaryArray[15] == !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9] ^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3] ^ binaryArray[1]))
 80087fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008800:	4619      	mov	r1, r3
 8008802:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008806:	7ffb      	ldrb	r3, [r7, #31]
 8008808:	4053      	eors	r3, r2
 800880a:	b2da      	uxtb	r2, r3
 800880c:	7f7b      	ldrb	r3, [r7, #29]
 800880e:	4053      	eors	r3, r2
 8008810:	b2da      	uxtb	r2, r3
 8008812:	7efb      	ldrb	r3, [r7, #27]
 8008814:	4053      	eors	r3, r2
 8008816:	b2da      	uxtb	r2, r3
 8008818:	7e7b      	ldrb	r3, [r7, #25]
 800881a:	4053      	eors	r3, r2
 800881c:	b2da      	uxtb	r2, r3
 800881e:	7dfb      	ldrb	r3, [r7, #23]
 8008820:	4053      	eors	r3, r2
 8008822:	b2da      	uxtb	r2, r3
 8008824:	7d7b      	ldrb	r3, [r7, #21]
 8008826:	429a      	cmp	r2, r3
 8008828:	bf0c      	ite	eq
 800882a:	2301      	moveq	r3, #1
 800882c:	2300      	movne	r3, #0
 800882e:	b2db      	uxtb	r3, r3
 8008830:	4299      	cmp	r1, r3
 8008832:	d121      	bne.n	8008878 <getTurnCounterSPI+0x142>
		 && (binaryArray[14] == !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8] ^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2] ^ binaryArray[0])))
 8008834:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8008838:	4619      	mov	r1, r3
 800883a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800883e:	7fbb      	ldrb	r3, [r7, #30]
 8008840:	4053      	eors	r3, r2
 8008842:	b2da      	uxtb	r2, r3
 8008844:	7f3b      	ldrb	r3, [r7, #28]
 8008846:	4053      	eors	r3, r2
 8008848:	b2da      	uxtb	r2, r3
 800884a:	7ebb      	ldrb	r3, [r7, #26]
 800884c:	4053      	eors	r3, r2
 800884e:	b2da      	uxtb	r2, r3
 8008850:	7e3b      	ldrb	r3, [r7, #24]
 8008852:	4053      	eors	r3, r2
 8008854:	b2da      	uxtb	r2, r3
 8008856:	7dbb      	ldrb	r3, [r7, #22]
 8008858:	4053      	eors	r3, r2
 800885a:	b2da      	uxtb	r2, r3
 800885c:	7d3b      	ldrb	r3, [r7, #20]
 800885e:	429a      	cmp	r2, r3
 8008860:	bf0c      	ite	eq
 8008862:	2301      	moveq	r3, #1
 8008864:	2300      	movne	r3, #0
 8008866:	b2db      	uxtb	r3, r3
 8008868:	4299      	cmp	r1, r3
 800886a:	d105      	bne.n	8008878 <getTurnCounterSPI+0x142>
	{
	 //we got back a good position, so just mask away the checkbits
	 // bitstream &= 0x3FFF;
	 // position = bitstream;
		position = (position_raw & 0x3FFF);
 800886c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800886e:	b21b      	sxth	r3, r3
 8008870:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8008874:	86fb      	strh	r3, [r7, #54]	; 0x36
 8008876:	e002      	b.n	800887e <getTurnCounterSPI+0x148>
	}
	else{position = 0xFFFF;} // bad position
 8008878:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800887c:	86fb      	strh	r3, [r7, #54]	; 0x36

  //if the resolution is 12-bits, and position wasn't 0xFFFF, then shift position, otherwise do nothing
  if ((resolution == RES12) && (position != 0xFFFF)) position = position >> 2;
 800887e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8008882:	2b0c      	cmp	r3, #12
 8008884:	d103      	bne.n	800888e <getTurnCounterSPI+0x158>
 8008886:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800888a:	109b      	asrs	r3, r3, #2
 800888c:	86fb      	strh	r3, [r7, #54]	; 0x36


  //repeat checksum calculation for the turn counter
  for(int i = 0; i < 16; i++){binaryArray[i] = (0x01) & (turns_raw >> (i));} // TODO check if this is necessary
 800888e:	2300      	movs	r3, #0
 8008890:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008892:	e010      	b.n	80088b6 <getTurnCounterSPI+0x180>
 8008894:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008898:	fa22 f303 	lsr.w	r3, r2, r3
 800889c:	b2db      	uxtb	r3, r3
 800889e:	f003 0301 	and.w	r3, r3, #1
 80088a2:	b2d9      	uxtb	r1, r3
 80088a4:	f107 0214 	add.w	r2, r7, #20
 80088a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088aa:	4413      	add	r3, r2
 80088ac:	460a      	mov	r2, r1
 80088ae:	701a      	strb	r2, [r3, #0]
 80088b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088b2:	3301      	adds	r3, #1
 80088b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80088b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088b8:	2b0f      	cmp	r3, #15
 80088ba:	ddeb      	ble.n	8008894 <getTurnCounterSPI+0x15e>

  //using the equation on the datasheet we can calculate the checksums and then make sure they match what the encoder sent
	if ((binaryArray[15] == !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9] ^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3] ^ binaryArray[1]))
 80088bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80088c0:	4619      	mov	r1, r3
 80088c2:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80088c6:	7ffb      	ldrb	r3, [r7, #31]
 80088c8:	4053      	eors	r3, r2
 80088ca:	b2da      	uxtb	r2, r3
 80088cc:	7f7b      	ldrb	r3, [r7, #29]
 80088ce:	4053      	eors	r3, r2
 80088d0:	b2da      	uxtb	r2, r3
 80088d2:	7efb      	ldrb	r3, [r7, #27]
 80088d4:	4053      	eors	r3, r2
 80088d6:	b2da      	uxtb	r2, r3
 80088d8:	7e7b      	ldrb	r3, [r7, #25]
 80088da:	4053      	eors	r3, r2
 80088dc:	b2da      	uxtb	r2, r3
 80088de:	7dfb      	ldrb	r3, [r7, #23]
 80088e0:	4053      	eors	r3, r2
 80088e2:	b2da      	uxtb	r2, r3
 80088e4:	7d7b      	ldrb	r3, [r7, #21]
 80088e6:	429a      	cmp	r2, r3
 80088e8:	bf0c      	ite	eq
 80088ea:	2301      	moveq	r3, #1
 80088ec:	2300      	movne	r3, #0
 80088ee:	b2db      	uxtb	r3, r3
 80088f0:	4299      	cmp	r1, r3
 80088f2:	d130      	bne.n	8008956 <getTurnCounterSPI+0x220>
		 && (binaryArray[14] == !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8] ^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2] ^ binaryArray[0])))
 80088f4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80088f8:	4619      	mov	r1, r3
 80088fa:	f897 2020 	ldrb.w	r2, [r7, #32]
 80088fe:	7fbb      	ldrb	r3, [r7, #30]
 8008900:	4053      	eors	r3, r2
 8008902:	b2da      	uxtb	r2, r3
 8008904:	7f3b      	ldrb	r3, [r7, #28]
 8008906:	4053      	eors	r3, r2
 8008908:	b2da      	uxtb	r2, r3
 800890a:	7ebb      	ldrb	r3, [r7, #26]
 800890c:	4053      	eors	r3, r2
 800890e:	b2da      	uxtb	r2, r3
 8008910:	7e3b      	ldrb	r3, [r7, #24]
 8008912:	4053      	eors	r3, r2
 8008914:	b2da      	uxtb	r2, r3
 8008916:	7dbb      	ldrb	r3, [r7, #22]
 8008918:	4053      	eors	r3, r2
 800891a:	b2da      	uxtb	r2, r3
 800891c:	7d3b      	ldrb	r3, [r7, #20]
 800891e:	429a      	cmp	r2, r3
 8008920:	bf0c      	ite	eq
 8008922:	2301      	moveq	r3, #1
 8008924:	2300      	movne	r3, #0
 8008926:	b2db      	uxtb	r3, r3
 8008928:	4299      	cmp	r1, r3
 800892a:	d114      	bne.n	8008956 <getTurnCounterSPI+0x220>
	{
    //we got back a good position, so just mask away the checkbits
    turns_raw &= 0x3FFF;
 800892c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800892e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8008932:	627b      	str	r3, [r7, #36]	; 0x24

    // the received 16 bit integer is supposed to be a 14-bit signed integer with two check bits as its
    // msb. once that is masked away, we still have to figure out its sign and extend it.

    // check bit 14
    if(turns_raw & 0x2000){
 8008934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008936:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800893a:	2b00      	cmp	r3, #0
 800893c:	d008      	beq.n	8008950 <getTurnCounterSPI+0x21a>
      // if number is negative, extend the sign by or'ing it with 1100 0000 0000 0000 and complete it to
      // an int16_t
      turns = (0xC000 | turns_raw);
 800893e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008940:	b29b      	uxth	r3, r3
 8008942:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 8008946:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 800894a:	b29b      	uxth	r3, r3
 800894c:	86bb      	strh	r3, [r7, #52]	; 0x34
    if(turns_raw & 0x2000){
 800894e:	e005      	b.n	800895c <getTurnCounterSPI+0x226>
    }else{
      // if number is positive, its 14-bit version will be equal to its int16_t version
      turns = turns_raw;
 8008950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008952:	86bb      	strh	r3, [r7, #52]	; 0x34
    if(turns_raw & 0x2000){
 8008954:	e002      	b.n	800895c <getTurnCounterSPI+0x226>
    }
	}
	else
	{
	  turns = 0xFFFF; //bad position
 8008956:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800895a:	86bb      	strh	r3, [r7, #52]	; 0x34
	}


	// populate return array
	returnArr[0] = position;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8008960:	801a      	strh	r2, [r3, #0]
	returnArr[1] = turns;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	3302      	adds	r3, #2
 8008966:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8008968:	801a      	strh	r2, [r3, #0]

}
 800896a:	bf00      	nop
 800896c:	3738      	adds	r7, #56	; 0x38
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}
	...

08008974 <delay_us_AMT22>:
			passedTime +=timer->Init.Period;
		}
	}
}
void delay_us_AMT22 (uint16_t us)
{
 8008974:	b480      	push	{r7}
 8008976:	b083      	sub	sp, #12
 8008978:	af00      	add	r7, sp, #0
 800897a:	4603      	mov	r3, r0
 800897c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 800897e:	4b09      	ldr	r3, [pc, #36]	; (80089a4 <delay_us_AMT22+0x30>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	2200      	movs	r2, #0
 8008984:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 8008986:	bf00      	nop
 8008988:	4b06      	ldr	r3, [pc, #24]	; (80089a4 <delay_us_AMT22+0x30>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800898e:	88fb      	ldrh	r3, [r7, #6]
 8008990:	429a      	cmp	r2, r3
 8008992:	d3f9      	bcc.n	8008988 <delay_us_AMT22+0x14>
}
 8008994:	bf00      	nop
 8008996:	bf00      	nop
 8008998:	370c      	adds	r7, #12
 800899a:	46bd      	mov	sp, r7
 800899c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a0:	4770      	bx	lr
 80089a2:	bf00      	nop
 80089a4:	2000069c 	.word	0x2000069c

080089a8 <abort>:
 80089a8:	b508      	push	{r3, lr}
 80089aa:	2006      	movs	r0, #6
 80089ac:	f001 f878 	bl	8009aa0 <raise>
 80089b0:	2001      	movs	r0, #1
 80089b2:	f7f9 f9c7 	bl	8001d44 <_exit>
	...

080089b8 <__errno>:
 80089b8:	4b01      	ldr	r3, [pc, #4]	; (80089c0 <__errno+0x8>)
 80089ba:	6818      	ldr	r0, [r3, #0]
 80089bc:	4770      	bx	lr
 80089be:	bf00      	nop
 80089c0:	20000034 	.word	0x20000034

080089c4 <__libc_init_array>:
 80089c4:	b570      	push	{r4, r5, r6, lr}
 80089c6:	4d0d      	ldr	r5, [pc, #52]	; (80089fc <__libc_init_array+0x38>)
 80089c8:	4c0d      	ldr	r4, [pc, #52]	; (8008a00 <__libc_init_array+0x3c>)
 80089ca:	1b64      	subs	r4, r4, r5
 80089cc:	10a4      	asrs	r4, r4, #2
 80089ce:	2600      	movs	r6, #0
 80089d0:	42a6      	cmp	r6, r4
 80089d2:	d109      	bne.n	80089e8 <__libc_init_array+0x24>
 80089d4:	4d0b      	ldr	r5, [pc, #44]	; (8008a04 <__libc_init_array+0x40>)
 80089d6:	4c0c      	ldr	r4, [pc, #48]	; (8008a08 <__libc_init_array+0x44>)
 80089d8:	f005 fba4 	bl	800e124 <_init>
 80089dc:	1b64      	subs	r4, r4, r5
 80089de:	10a4      	asrs	r4, r4, #2
 80089e0:	2600      	movs	r6, #0
 80089e2:	42a6      	cmp	r6, r4
 80089e4:	d105      	bne.n	80089f2 <__libc_init_array+0x2e>
 80089e6:	bd70      	pop	{r4, r5, r6, pc}
 80089e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80089ec:	4798      	blx	r3
 80089ee:	3601      	adds	r6, #1
 80089f0:	e7ee      	b.n	80089d0 <__libc_init_array+0xc>
 80089f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80089f6:	4798      	blx	r3
 80089f8:	3601      	adds	r6, #1
 80089fa:	e7f2      	b.n	80089e2 <__libc_init_array+0x1e>
 80089fc:	0800ee5c 	.word	0x0800ee5c
 8008a00:	0800ee5c 	.word	0x0800ee5c
 8008a04:	0800ee5c 	.word	0x0800ee5c
 8008a08:	0800ee64 	.word	0x0800ee64

08008a0c <malloc>:
 8008a0c:	4b02      	ldr	r3, [pc, #8]	; (8008a18 <malloc+0xc>)
 8008a0e:	4601      	mov	r1, r0
 8008a10:	6818      	ldr	r0, [r3, #0]
 8008a12:	f000 b877 	b.w	8008b04 <_malloc_r>
 8008a16:	bf00      	nop
 8008a18:	20000034 	.word	0x20000034

08008a1c <memset>:
 8008a1c:	4402      	add	r2, r0
 8008a1e:	4603      	mov	r3, r0
 8008a20:	4293      	cmp	r3, r2
 8008a22:	d100      	bne.n	8008a26 <memset+0xa>
 8008a24:	4770      	bx	lr
 8008a26:	f803 1b01 	strb.w	r1, [r3], #1
 8008a2a:	e7f9      	b.n	8008a20 <memset+0x4>

08008a2c <_free_r>:
 8008a2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a2e:	2900      	cmp	r1, #0
 8008a30:	d044      	beq.n	8008abc <_free_r+0x90>
 8008a32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a36:	9001      	str	r0, [sp, #4]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	f1a1 0404 	sub.w	r4, r1, #4
 8008a3e:	bfb8      	it	lt
 8008a40:	18e4      	addlt	r4, r4, r3
 8008a42:	f003 fdc9 	bl	800c5d8 <__malloc_lock>
 8008a46:	4a1e      	ldr	r2, [pc, #120]	; (8008ac0 <_free_r+0x94>)
 8008a48:	9801      	ldr	r0, [sp, #4]
 8008a4a:	6813      	ldr	r3, [r2, #0]
 8008a4c:	b933      	cbnz	r3, 8008a5c <_free_r+0x30>
 8008a4e:	6063      	str	r3, [r4, #4]
 8008a50:	6014      	str	r4, [r2, #0]
 8008a52:	b003      	add	sp, #12
 8008a54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008a58:	f003 bdc4 	b.w	800c5e4 <__malloc_unlock>
 8008a5c:	42a3      	cmp	r3, r4
 8008a5e:	d908      	bls.n	8008a72 <_free_r+0x46>
 8008a60:	6825      	ldr	r5, [r4, #0]
 8008a62:	1961      	adds	r1, r4, r5
 8008a64:	428b      	cmp	r3, r1
 8008a66:	bf01      	itttt	eq
 8008a68:	6819      	ldreq	r1, [r3, #0]
 8008a6a:	685b      	ldreq	r3, [r3, #4]
 8008a6c:	1949      	addeq	r1, r1, r5
 8008a6e:	6021      	streq	r1, [r4, #0]
 8008a70:	e7ed      	b.n	8008a4e <_free_r+0x22>
 8008a72:	461a      	mov	r2, r3
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	b10b      	cbz	r3, 8008a7c <_free_r+0x50>
 8008a78:	42a3      	cmp	r3, r4
 8008a7a:	d9fa      	bls.n	8008a72 <_free_r+0x46>
 8008a7c:	6811      	ldr	r1, [r2, #0]
 8008a7e:	1855      	adds	r5, r2, r1
 8008a80:	42a5      	cmp	r5, r4
 8008a82:	d10b      	bne.n	8008a9c <_free_r+0x70>
 8008a84:	6824      	ldr	r4, [r4, #0]
 8008a86:	4421      	add	r1, r4
 8008a88:	1854      	adds	r4, r2, r1
 8008a8a:	42a3      	cmp	r3, r4
 8008a8c:	6011      	str	r1, [r2, #0]
 8008a8e:	d1e0      	bne.n	8008a52 <_free_r+0x26>
 8008a90:	681c      	ldr	r4, [r3, #0]
 8008a92:	685b      	ldr	r3, [r3, #4]
 8008a94:	6053      	str	r3, [r2, #4]
 8008a96:	4421      	add	r1, r4
 8008a98:	6011      	str	r1, [r2, #0]
 8008a9a:	e7da      	b.n	8008a52 <_free_r+0x26>
 8008a9c:	d902      	bls.n	8008aa4 <_free_r+0x78>
 8008a9e:	230c      	movs	r3, #12
 8008aa0:	6003      	str	r3, [r0, #0]
 8008aa2:	e7d6      	b.n	8008a52 <_free_r+0x26>
 8008aa4:	6825      	ldr	r5, [r4, #0]
 8008aa6:	1961      	adds	r1, r4, r5
 8008aa8:	428b      	cmp	r3, r1
 8008aaa:	bf04      	itt	eq
 8008aac:	6819      	ldreq	r1, [r3, #0]
 8008aae:	685b      	ldreq	r3, [r3, #4]
 8008ab0:	6063      	str	r3, [r4, #4]
 8008ab2:	bf04      	itt	eq
 8008ab4:	1949      	addeq	r1, r1, r5
 8008ab6:	6021      	streq	r1, [r4, #0]
 8008ab8:	6054      	str	r4, [r2, #4]
 8008aba:	e7ca      	b.n	8008a52 <_free_r+0x26>
 8008abc:	b003      	add	sp, #12
 8008abe:	bd30      	pop	{r4, r5, pc}
 8008ac0:	20000850 	.word	0x20000850

08008ac4 <sbrk_aligned>:
 8008ac4:	b570      	push	{r4, r5, r6, lr}
 8008ac6:	4e0e      	ldr	r6, [pc, #56]	; (8008b00 <sbrk_aligned+0x3c>)
 8008ac8:	460c      	mov	r4, r1
 8008aca:	6831      	ldr	r1, [r6, #0]
 8008acc:	4605      	mov	r5, r0
 8008ace:	b911      	cbnz	r1, 8008ad6 <sbrk_aligned+0x12>
 8008ad0:	f000 ffa8 	bl	8009a24 <_sbrk_r>
 8008ad4:	6030      	str	r0, [r6, #0]
 8008ad6:	4621      	mov	r1, r4
 8008ad8:	4628      	mov	r0, r5
 8008ada:	f000 ffa3 	bl	8009a24 <_sbrk_r>
 8008ade:	1c43      	adds	r3, r0, #1
 8008ae0:	d00a      	beq.n	8008af8 <sbrk_aligned+0x34>
 8008ae2:	1cc4      	adds	r4, r0, #3
 8008ae4:	f024 0403 	bic.w	r4, r4, #3
 8008ae8:	42a0      	cmp	r0, r4
 8008aea:	d007      	beq.n	8008afc <sbrk_aligned+0x38>
 8008aec:	1a21      	subs	r1, r4, r0
 8008aee:	4628      	mov	r0, r5
 8008af0:	f000 ff98 	bl	8009a24 <_sbrk_r>
 8008af4:	3001      	adds	r0, #1
 8008af6:	d101      	bne.n	8008afc <sbrk_aligned+0x38>
 8008af8:	f04f 34ff 	mov.w	r4, #4294967295
 8008afc:	4620      	mov	r0, r4
 8008afe:	bd70      	pop	{r4, r5, r6, pc}
 8008b00:	20000854 	.word	0x20000854

08008b04 <_malloc_r>:
 8008b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b08:	1ccd      	adds	r5, r1, #3
 8008b0a:	f025 0503 	bic.w	r5, r5, #3
 8008b0e:	3508      	adds	r5, #8
 8008b10:	2d0c      	cmp	r5, #12
 8008b12:	bf38      	it	cc
 8008b14:	250c      	movcc	r5, #12
 8008b16:	2d00      	cmp	r5, #0
 8008b18:	4607      	mov	r7, r0
 8008b1a:	db01      	blt.n	8008b20 <_malloc_r+0x1c>
 8008b1c:	42a9      	cmp	r1, r5
 8008b1e:	d905      	bls.n	8008b2c <_malloc_r+0x28>
 8008b20:	230c      	movs	r3, #12
 8008b22:	603b      	str	r3, [r7, #0]
 8008b24:	2600      	movs	r6, #0
 8008b26:	4630      	mov	r0, r6
 8008b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b2c:	4e2e      	ldr	r6, [pc, #184]	; (8008be8 <_malloc_r+0xe4>)
 8008b2e:	f003 fd53 	bl	800c5d8 <__malloc_lock>
 8008b32:	6833      	ldr	r3, [r6, #0]
 8008b34:	461c      	mov	r4, r3
 8008b36:	bb34      	cbnz	r4, 8008b86 <_malloc_r+0x82>
 8008b38:	4629      	mov	r1, r5
 8008b3a:	4638      	mov	r0, r7
 8008b3c:	f7ff ffc2 	bl	8008ac4 <sbrk_aligned>
 8008b40:	1c43      	adds	r3, r0, #1
 8008b42:	4604      	mov	r4, r0
 8008b44:	d14d      	bne.n	8008be2 <_malloc_r+0xde>
 8008b46:	6834      	ldr	r4, [r6, #0]
 8008b48:	4626      	mov	r6, r4
 8008b4a:	2e00      	cmp	r6, #0
 8008b4c:	d140      	bne.n	8008bd0 <_malloc_r+0xcc>
 8008b4e:	6823      	ldr	r3, [r4, #0]
 8008b50:	4631      	mov	r1, r6
 8008b52:	4638      	mov	r0, r7
 8008b54:	eb04 0803 	add.w	r8, r4, r3
 8008b58:	f000 ff64 	bl	8009a24 <_sbrk_r>
 8008b5c:	4580      	cmp	r8, r0
 8008b5e:	d13a      	bne.n	8008bd6 <_malloc_r+0xd2>
 8008b60:	6821      	ldr	r1, [r4, #0]
 8008b62:	3503      	adds	r5, #3
 8008b64:	1a6d      	subs	r5, r5, r1
 8008b66:	f025 0503 	bic.w	r5, r5, #3
 8008b6a:	3508      	adds	r5, #8
 8008b6c:	2d0c      	cmp	r5, #12
 8008b6e:	bf38      	it	cc
 8008b70:	250c      	movcc	r5, #12
 8008b72:	4629      	mov	r1, r5
 8008b74:	4638      	mov	r0, r7
 8008b76:	f7ff ffa5 	bl	8008ac4 <sbrk_aligned>
 8008b7a:	3001      	adds	r0, #1
 8008b7c:	d02b      	beq.n	8008bd6 <_malloc_r+0xd2>
 8008b7e:	6823      	ldr	r3, [r4, #0]
 8008b80:	442b      	add	r3, r5
 8008b82:	6023      	str	r3, [r4, #0]
 8008b84:	e00e      	b.n	8008ba4 <_malloc_r+0xa0>
 8008b86:	6822      	ldr	r2, [r4, #0]
 8008b88:	1b52      	subs	r2, r2, r5
 8008b8a:	d41e      	bmi.n	8008bca <_malloc_r+0xc6>
 8008b8c:	2a0b      	cmp	r2, #11
 8008b8e:	d916      	bls.n	8008bbe <_malloc_r+0xba>
 8008b90:	1961      	adds	r1, r4, r5
 8008b92:	42a3      	cmp	r3, r4
 8008b94:	6025      	str	r5, [r4, #0]
 8008b96:	bf18      	it	ne
 8008b98:	6059      	strne	r1, [r3, #4]
 8008b9a:	6863      	ldr	r3, [r4, #4]
 8008b9c:	bf08      	it	eq
 8008b9e:	6031      	streq	r1, [r6, #0]
 8008ba0:	5162      	str	r2, [r4, r5]
 8008ba2:	604b      	str	r3, [r1, #4]
 8008ba4:	4638      	mov	r0, r7
 8008ba6:	f104 060b 	add.w	r6, r4, #11
 8008baa:	f003 fd1b 	bl	800c5e4 <__malloc_unlock>
 8008bae:	f026 0607 	bic.w	r6, r6, #7
 8008bb2:	1d23      	adds	r3, r4, #4
 8008bb4:	1af2      	subs	r2, r6, r3
 8008bb6:	d0b6      	beq.n	8008b26 <_malloc_r+0x22>
 8008bb8:	1b9b      	subs	r3, r3, r6
 8008bba:	50a3      	str	r3, [r4, r2]
 8008bbc:	e7b3      	b.n	8008b26 <_malloc_r+0x22>
 8008bbe:	6862      	ldr	r2, [r4, #4]
 8008bc0:	42a3      	cmp	r3, r4
 8008bc2:	bf0c      	ite	eq
 8008bc4:	6032      	streq	r2, [r6, #0]
 8008bc6:	605a      	strne	r2, [r3, #4]
 8008bc8:	e7ec      	b.n	8008ba4 <_malloc_r+0xa0>
 8008bca:	4623      	mov	r3, r4
 8008bcc:	6864      	ldr	r4, [r4, #4]
 8008bce:	e7b2      	b.n	8008b36 <_malloc_r+0x32>
 8008bd0:	4634      	mov	r4, r6
 8008bd2:	6876      	ldr	r6, [r6, #4]
 8008bd4:	e7b9      	b.n	8008b4a <_malloc_r+0x46>
 8008bd6:	230c      	movs	r3, #12
 8008bd8:	603b      	str	r3, [r7, #0]
 8008bda:	4638      	mov	r0, r7
 8008bdc:	f003 fd02 	bl	800c5e4 <__malloc_unlock>
 8008be0:	e7a1      	b.n	8008b26 <_malloc_r+0x22>
 8008be2:	6025      	str	r5, [r4, #0]
 8008be4:	e7de      	b.n	8008ba4 <_malloc_r+0xa0>
 8008be6:	bf00      	nop
 8008be8:	20000850 	.word	0x20000850

08008bec <__cvt>:
 8008bec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008bf0:	ec55 4b10 	vmov	r4, r5, d0
 8008bf4:	2d00      	cmp	r5, #0
 8008bf6:	460e      	mov	r6, r1
 8008bf8:	4619      	mov	r1, r3
 8008bfa:	462b      	mov	r3, r5
 8008bfc:	bfbb      	ittet	lt
 8008bfe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008c02:	461d      	movlt	r5, r3
 8008c04:	2300      	movge	r3, #0
 8008c06:	232d      	movlt	r3, #45	; 0x2d
 8008c08:	700b      	strb	r3, [r1, #0]
 8008c0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c0c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008c10:	4691      	mov	r9, r2
 8008c12:	f023 0820 	bic.w	r8, r3, #32
 8008c16:	bfbc      	itt	lt
 8008c18:	4622      	movlt	r2, r4
 8008c1a:	4614      	movlt	r4, r2
 8008c1c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008c20:	d005      	beq.n	8008c2e <__cvt+0x42>
 8008c22:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008c26:	d100      	bne.n	8008c2a <__cvt+0x3e>
 8008c28:	3601      	adds	r6, #1
 8008c2a:	2102      	movs	r1, #2
 8008c2c:	e000      	b.n	8008c30 <__cvt+0x44>
 8008c2e:	2103      	movs	r1, #3
 8008c30:	ab03      	add	r3, sp, #12
 8008c32:	9301      	str	r3, [sp, #4]
 8008c34:	ab02      	add	r3, sp, #8
 8008c36:	9300      	str	r3, [sp, #0]
 8008c38:	ec45 4b10 	vmov	d0, r4, r5
 8008c3c:	4653      	mov	r3, sl
 8008c3e:	4632      	mov	r2, r6
 8008c40:	f002 f93e 	bl	800aec0 <_dtoa_r>
 8008c44:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008c48:	4607      	mov	r7, r0
 8008c4a:	d102      	bne.n	8008c52 <__cvt+0x66>
 8008c4c:	f019 0f01 	tst.w	r9, #1
 8008c50:	d022      	beq.n	8008c98 <__cvt+0xac>
 8008c52:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008c56:	eb07 0906 	add.w	r9, r7, r6
 8008c5a:	d110      	bne.n	8008c7e <__cvt+0x92>
 8008c5c:	783b      	ldrb	r3, [r7, #0]
 8008c5e:	2b30      	cmp	r3, #48	; 0x30
 8008c60:	d10a      	bne.n	8008c78 <__cvt+0x8c>
 8008c62:	2200      	movs	r2, #0
 8008c64:	2300      	movs	r3, #0
 8008c66:	4620      	mov	r0, r4
 8008c68:	4629      	mov	r1, r5
 8008c6a:	f7f7 ff3d 	bl	8000ae8 <__aeabi_dcmpeq>
 8008c6e:	b918      	cbnz	r0, 8008c78 <__cvt+0x8c>
 8008c70:	f1c6 0601 	rsb	r6, r6, #1
 8008c74:	f8ca 6000 	str.w	r6, [sl]
 8008c78:	f8da 3000 	ldr.w	r3, [sl]
 8008c7c:	4499      	add	r9, r3
 8008c7e:	2200      	movs	r2, #0
 8008c80:	2300      	movs	r3, #0
 8008c82:	4620      	mov	r0, r4
 8008c84:	4629      	mov	r1, r5
 8008c86:	f7f7 ff2f 	bl	8000ae8 <__aeabi_dcmpeq>
 8008c8a:	b108      	cbz	r0, 8008c90 <__cvt+0xa4>
 8008c8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008c90:	2230      	movs	r2, #48	; 0x30
 8008c92:	9b03      	ldr	r3, [sp, #12]
 8008c94:	454b      	cmp	r3, r9
 8008c96:	d307      	bcc.n	8008ca8 <__cvt+0xbc>
 8008c98:	9b03      	ldr	r3, [sp, #12]
 8008c9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008c9c:	1bdb      	subs	r3, r3, r7
 8008c9e:	4638      	mov	r0, r7
 8008ca0:	6013      	str	r3, [r2, #0]
 8008ca2:	b004      	add	sp, #16
 8008ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ca8:	1c59      	adds	r1, r3, #1
 8008caa:	9103      	str	r1, [sp, #12]
 8008cac:	701a      	strb	r2, [r3, #0]
 8008cae:	e7f0      	b.n	8008c92 <__cvt+0xa6>

08008cb0 <__exponent>:
 8008cb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	2900      	cmp	r1, #0
 8008cb6:	bfb8      	it	lt
 8008cb8:	4249      	neglt	r1, r1
 8008cba:	f803 2b02 	strb.w	r2, [r3], #2
 8008cbe:	bfb4      	ite	lt
 8008cc0:	222d      	movlt	r2, #45	; 0x2d
 8008cc2:	222b      	movge	r2, #43	; 0x2b
 8008cc4:	2909      	cmp	r1, #9
 8008cc6:	7042      	strb	r2, [r0, #1]
 8008cc8:	dd2a      	ble.n	8008d20 <__exponent+0x70>
 8008cca:	f10d 0407 	add.w	r4, sp, #7
 8008cce:	46a4      	mov	ip, r4
 8008cd0:	270a      	movs	r7, #10
 8008cd2:	46a6      	mov	lr, r4
 8008cd4:	460a      	mov	r2, r1
 8008cd6:	fb91 f6f7 	sdiv	r6, r1, r7
 8008cda:	fb07 1516 	mls	r5, r7, r6, r1
 8008cde:	3530      	adds	r5, #48	; 0x30
 8008ce0:	2a63      	cmp	r2, #99	; 0x63
 8008ce2:	f104 34ff 	add.w	r4, r4, #4294967295
 8008ce6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008cea:	4631      	mov	r1, r6
 8008cec:	dcf1      	bgt.n	8008cd2 <__exponent+0x22>
 8008cee:	3130      	adds	r1, #48	; 0x30
 8008cf0:	f1ae 0502 	sub.w	r5, lr, #2
 8008cf4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008cf8:	1c44      	adds	r4, r0, #1
 8008cfa:	4629      	mov	r1, r5
 8008cfc:	4561      	cmp	r1, ip
 8008cfe:	d30a      	bcc.n	8008d16 <__exponent+0x66>
 8008d00:	f10d 0209 	add.w	r2, sp, #9
 8008d04:	eba2 020e 	sub.w	r2, r2, lr
 8008d08:	4565      	cmp	r5, ip
 8008d0a:	bf88      	it	hi
 8008d0c:	2200      	movhi	r2, #0
 8008d0e:	4413      	add	r3, r2
 8008d10:	1a18      	subs	r0, r3, r0
 8008d12:	b003      	add	sp, #12
 8008d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d1a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008d1e:	e7ed      	b.n	8008cfc <__exponent+0x4c>
 8008d20:	2330      	movs	r3, #48	; 0x30
 8008d22:	3130      	adds	r1, #48	; 0x30
 8008d24:	7083      	strb	r3, [r0, #2]
 8008d26:	70c1      	strb	r1, [r0, #3]
 8008d28:	1d03      	adds	r3, r0, #4
 8008d2a:	e7f1      	b.n	8008d10 <__exponent+0x60>

08008d2c <_printf_float>:
 8008d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d30:	ed2d 8b02 	vpush	{d8}
 8008d34:	b08d      	sub	sp, #52	; 0x34
 8008d36:	460c      	mov	r4, r1
 8008d38:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008d3c:	4616      	mov	r6, r2
 8008d3e:	461f      	mov	r7, r3
 8008d40:	4605      	mov	r5, r0
 8008d42:	f003 fc0f 	bl	800c564 <_localeconv_r>
 8008d46:	f8d0 a000 	ldr.w	sl, [r0]
 8008d4a:	4650      	mov	r0, sl
 8008d4c:	f7f7 fa4a 	bl	80001e4 <strlen>
 8008d50:	2300      	movs	r3, #0
 8008d52:	930a      	str	r3, [sp, #40]	; 0x28
 8008d54:	6823      	ldr	r3, [r4, #0]
 8008d56:	9305      	str	r3, [sp, #20]
 8008d58:	f8d8 3000 	ldr.w	r3, [r8]
 8008d5c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008d60:	3307      	adds	r3, #7
 8008d62:	f023 0307 	bic.w	r3, r3, #7
 8008d66:	f103 0208 	add.w	r2, r3, #8
 8008d6a:	f8c8 2000 	str.w	r2, [r8]
 8008d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d72:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008d76:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008d7a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008d7e:	9307      	str	r3, [sp, #28]
 8008d80:	f8cd 8018 	str.w	r8, [sp, #24]
 8008d84:	ee08 0a10 	vmov	s16, r0
 8008d88:	4b9f      	ldr	r3, [pc, #636]	; (8009008 <_printf_float+0x2dc>)
 8008d8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8008d92:	f7f7 fedb 	bl	8000b4c <__aeabi_dcmpun>
 8008d96:	bb88      	cbnz	r0, 8008dfc <_printf_float+0xd0>
 8008d98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d9c:	4b9a      	ldr	r3, [pc, #616]	; (8009008 <_printf_float+0x2dc>)
 8008d9e:	f04f 32ff 	mov.w	r2, #4294967295
 8008da2:	f7f7 feb5 	bl	8000b10 <__aeabi_dcmple>
 8008da6:	bb48      	cbnz	r0, 8008dfc <_printf_float+0xd0>
 8008da8:	2200      	movs	r2, #0
 8008daa:	2300      	movs	r3, #0
 8008dac:	4640      	mov	r0, r8
 8008dae:	4649      	mov	r1, r9
 8008db0:	f7f7 fea4 	bl	8000afc <__aeabi_dcmplt>
 8008db4:	b110      	cbz	r0, 8008dbc <_printf_float+0x90>
 8008db6:	232d      	movs	r3, #45	; 0x2d
 8008db8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008dbc:	4b93      	ldr	r3, [pc, #588]	; (800900c <_printf_float+0x2e0>)
 8008dbe:	4894      	ldr	r0, [pc, #592]	; (8009010 <_printf_float+0x2e4>)
 8008dc0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008dc4:	bf94      	ite	ls
 8008dc6:	4698      	movls	r8, r3
 8008dc8:	4680      	movhi	r8, r0
 8008dca:	2303      	movs	r3, #3
 8008dcc:	6123      	str	r3, [r4, #16]
 8008dce:	9b05      	ldr	r3, [sp, #20]
 8008dd0:	f023 0204 	bic.w	r2, r3, #4
 8008dd4:	6022      	str	r2, [r4, #0]
 8008dd6:	f04f 0900 	mov.w	r9, #0
 8008dda:	9700      	str	r7, [sp, #0]
 8008ddc:	4633      	mov	r3, r6
 8008dde:	aa0b      	add	r2, sp, #44	; 0x2c
 8008de0:	4621      	mov	r1, r4
 8008de2:	4628      	mov	r0, r5
 8008de4:	f000 f9d8 	bl	8009198 <_printf_common>
 8008de8:	3001      	adds	r0, #1
 8008dea:	f040 8090 	bne.w	8008f0e <_printf_float+0x1e2>
 8008dee:	f04f 30ff 	mov.w	r0, #4294967295
 8008df2:	b00d      	add	sp, #52	; 0x34
 8008df4:	ecbd 8b02 	vpop	{d8}
 8008df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dfc:	4642      	mov	r2, r8
 8008dfe:	464b      	mov	r3, r9
 8008e00:	4640      	mov	r0, r8
 8008e02:	4649      	mov	r1, r9
 8008e04:	f7f7 fea2 	bl	8000b4c <__aeabi_dcmpun>
 8008e08:	b140      	cbz	r0, 8008e1c <_printf_float+0xf0>
 8008e0a:	464b      	mov	r3, r9
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	bfbc      	itt	lt
 8008e10:	232d      	movlt	r3, #45	; 0x2d
 8008e12:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008e16:	487f      	ldr	r0, [pc, #508]	; (8009014 <_printf_float+0x2e8>)
 8008e18:	4b7f      	ldr	r3, [pc, #508]	; (8009018 <_printf_float+0x2ec>)
 8008e1a:	e7d1      	b.n	8008dc0 <_printf_float+0x94>
 8008e1c:	6863      	ldr	r3, [r4, #4]
 8008e1e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008e22:	9206      	str	r2, [sp, #24]
 8008e24:	1c5a      	adds	r2, r3, #1
 8008e26:	d13f      	bne.n	8008ea8 <_printf_float+0x17c>
 8008e28:	2306      	movs	r3, #6
 8008e2a:	6063      	str	r3, [r4, #4]
 8008e2c:	9b05      	ldr	r3, [sp, #20]
 8008e2e:	6861      	ldr	r1, [r4, #4]
 8008e30:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008e34:	2300      	movs	r3, #0
 8008e36:	9303      	str	r3, [sp, #12]
 8008e38:	ab0a      	add	r3, sp, #40	; 0x28
 8008e3a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008e3e:	ab09      	add	r3, sp, #36	; 0x24
 8008e40:	ec49 8b10 	vmov	d0, r8, r9
 8008e44:	9300      	str	r3, [sp, #0]
 8008e46:	6022      	str	r2, [r4, #0]
 8008e48:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	f7ff fecd 	bl	8008bec <__cvt>
 8008e52:	9b06      	ldr	r3, [sp, #24]
 8008e54:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e56:	2b47      	cmp	r3, #71	; 0x47
 8008e58:	4680      	mov	r8, r0
 8008e5a:	d108      	bne.n	8008e6e <_printf_float+0x142>
 8008e5c:	1cc8      	adds	r0, r1, #3
 8008e5e:	db02      	blt.n	8008e66 <_printf_float+0x13a>
 8008e60:	6863      	ldr	r3, [r4, #4]
 8008e62:	4299      	cmp	r1, r3
 8008e64:	dd41      	ble.n	8008eea <_printf_float+0x1be>
 8008e66:	f1ab 0b02 	sub.w	fp, fp, #2
 8008e6a:	fa5f fb8b 	uxtb.w	fp, fp
 8008e6e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008e72:	d820      	bhi.n	8008eb6 <_printf_float+0x18a>
 8008e74:	3901      	subs	r1, #1
 8008e76:	465a      	mov	r2, fp
 8008e78:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008e7c:	9109      	str	r1, [sp, #36]	; 0x24
 8008e7e:	f7ff ff17 	bl	8008cb0 <__exponent>
 8008e82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e84:	1813      	adds	r3, r2, r0
 8008e86:	2a01      	cmp	r2, #1
 8008e88:	4681      	mov	r9, r0
 8008e8a:	6123      	str	r3, [r4, #16]
 8008e8c:	dc02      	bgt.n	8008e94 <_printf_float+0x168>
 8008e8e:	6822      	ldr	r2, [r4, #0]
 8008e90:	07d2      	lsls	r2, r2, #31
 8008e92:	d501      	bpl.n	8008e98 <_printf_float+0x16c>
 8008e94:	3301      	adds	r3, #1
 8008e96:	6123      	str	r3, [r4, #16]
 8008e98:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d09c      	beq.n	8008dda <_printf_float+0xae>
 8008ea0:	232d      	movs	r3, #45	; 0x2d
 8008ea2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ea6:	e798      	b.n	8008dda <_printf_float+0xae>
 8008ea8:	9a06      	ldr	r2, [sp, #24]
 8008eaa:	2a47      	cmp	r2, #71	; 0x47
 8008eac:	d1be      	bne.n	8008e2c <_printf_float+0x100>
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d1bc      	bne.n	8008e2c <_printf_float+0x100>
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	e7b9      	b.n	8008e2a <_printf_float+0xfe>
 8008eb6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008eba:	d118      	bne.n	8008eee <_printf_float+0x1c2>
 8008ebc:	2900      	cmp	r1, #0
 8008ebe:	6863      	ldr	r3, [r4, #4]
 8008ec0:	dd0b      	ble.n	8008eda <_printf_float+0x1ae>
 8008ec2:	6121      	str	r1, [r4, #16]
 8008ec4:	b913      	cbnz	r3, 8008ecc <_printf_float+0x1a0>
 8008ec6:	6822      	ldr	r2, [r4, #0]
 8008ec8:	07d0      	lsls	r0, r2, #31
 8008eca:	d502      	bpl.n	8008ed2 <_printf_float+0x1a6>
 8008ecc:	3301      	adds	r3, #1
 8008ece:	440b      	add	r3, r1
 8008ed0:	6123      	str	r3, [r4, #16]
 8008ed2:	65a1      	str	r1, [r4, #88]	; 0x58
 8008ed4:	f04f 0900 	mov.w	r9, #0
 8008ed8:	e7de      	b.n	8008e98 <_printf_float+0x16c>
 8008eda:	b913      	cbnz	r3, 8008ee2 <_printf_float+0x1b6>
 8008edc:	6822      	ldr	r2, [r4, #0]
 8008ede:	07d2      	lsls	r2, r2, #31
 8008ee0:	d501      	bpl.n	8008ee6 <_printf_float+0x1ba>
 8008ee2:	3302      	adds	r3, #2
 8008ee4:	e7f4      	b.n	8008ed0 <_printf_float+0x1a4>
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	e7f2      	b.n	8008ed0 <_printf_float+0x1a4>
 8008eea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008eee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ef0:	4299      	cmp	r1, r3
 8008ef2:	db05      	blt.n	8008f00 <_printf_float+0x1d4>
 8008ef4:	6823      	ldr	r3, [r4, #0]
 8008ef6:	6121      	str	r1, [r4, #16]
 8008ef8:	07d8      	lsls	r0, r3, #31
 8008efa:	d5ea      	bpl.n	8008ed2 <_printf_float+0x1a6>
 8008efc:	1c4b      	adds	r3, r1, #1
 8008efe:	e7e7      	b.n	8008ed0 <_printf_float+0x1a4>
 8008f00:	2900      	cmp	r1, #0
 8008f02:	bfd4      	ite	le
 8008f04:	f1c1 0202 	rsble	r2, r1, #2
 8008f08:	2201      	movgt	r2, #1
 8008f0a:	4413      	add	r3, r2
 8008f0c:	e7e0      	b.n	8008ed0 <_printf_float+0x1a4>
 8008f0e:	6823      	ldr	r3, [r4, #0]
 8008f10:	055a      	lsls	r2, r3, #21
 8008f12:	d407      	bmi.n	8008f24 <_printf_float+0x1f8>
 8008f14:	6923      	ldr	r3, [r4, #16]
 8008f16:	4642      	mov	r2, r8
 8008f18:	4631      	mov	r1, r6
 8008f1a:	4628      	mov	r0, r5
 8008f1c:	47b8      	blx	r7
 8008f1e:	3001      	adds	r0, #1
 8008f20:	d12c      	bne.n	8008f7c <_printf_float+0x250>
 8008f22:	e764      	b.n	8008dee <_printf_float+0xc2>
 8008f24:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008f28:	f240 80e0 	bls.w	80090ec <_printf_float+0x3c0>
 8008f2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008f30:	2200      	movs	r2, #0
 8008f32:	2300      	movs	r3, #0
 8008f34:	f7f7 fdd8 	bl	8000ae8 <__aeabi_dcmpeq>
 8008f38:	2800      	cmp	r0, #0
 8008f3a:	d034      	beq.n	8008fa6 <_printf_float+0x27a>
 8008f3c:	4a37      	ldr	r2, [pc, #220]	; (800901c <_printf_float+0x2f0>)
 8008f3e:	2301      	movs	r3, #1
 8008f40:	4631      	mov	r1, r6
 8008f42:	4628      	mov	r0, r5
 8008f44:	47b8      	blx	r7
 8008f46:	3001      	adds	r0, #1
 8008f48:	f43f af51 	beq.w	8008dee <_printf_float+0xc2>
 8008f4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f50:	429a      	cmp	r2, r3
 8008f52:	db02      	blt.n	8008f5a <_printf_float+0x22e>
 8008f54:	6823      	ldr	r3, [r4, #0]
 8008f56:	07d8      	lsls	r0, r3, #31
 8008f58:	d510      	bpl.n	8008f7c <_printf_float+0x250>
 8008f5a:	ee18 3a10 	vmov	r3, s16
 8008f5e:	4652      	mov	r2, sl
 8008f60:	4631      	mov	r1, r6
 8008f62:	4628      	mov	r0, r5
 8008f64:	47b8      	blx	r7
 8008f66:	3001      	adds	r0, #1
 8008f68:	f43f af41 	beq.w	8008dee <_printf_float+0xc2>
 8008f6c:	f04f 0800 	mov.w	r8, #0
 8008f70:	f104 091a 	add.w	r9, r4, #26
 8008f74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f76:	3b01      	subs	r3, #1
 8008f78:	4543      	cmp	r3, r8
 8008f7a:	dc09      	bgt.n	8008f90 <_printf_float+0x264>
 8008f7c:	6823      	ldr	r3, [r4, #0]
 8008f7e:	079b      	lsls	r3, r3, #30
 8008f80:	f100 8105 	bmi.w	800918e <_printf_float+0x462>
 8008f84:	68e0      	ldr	r0, [r4, #12]
 8008f86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f88:	4298      	cmp	r0, r3
 8008f8a:	bfb8      	it	lt
 8008f8c:	4618      	movlt	r0, r3
 8008f8e:	e730      	b.n	8008df2 <_printf_float+0xc6>
 8008f90:	2301      	movs	r3, #1
 8008f92:	464a      	mov	r2, r9
 8008f94:	4631      	mov	r1, r6
 8008f96:	4628      	mov	r0, r5
 8008f98:	47b8      	blx	r7
 8008f9a:	3001      	adds	r0, #1
 8008f9c:	f43f af27 	beq.w	8008dee <_printf_float+0xc2>
 8008fa0:	f108 0801 	add.w	r8, r8, #1
 8008fa4:	e7e6      	b.n	8008f74 <_printf_float+0x248>
 8008fa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	dc39      	bgt.n	8009020 <_printf_float+0x2f4>
 8008fac:	4a1b      	ldr	r2, [pc, #108]	; (800901c <_printf_float+0x2f0>)
 8008fae:	2301      	movs	r3, #1
 8008fb0:	4631      	mov	r1, r6
 8008fb2:	4628      	mov	r0, r5
 8008fb4:	47b8      	blx	r7
 8008fb6:	3001      	adds	r0, #1
 8008fb8:	f43f af19 	beq.w	8008dee <_printf_float+0xc2>
 8008fbc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	d102      	bne.n	8008fca <_printf_float+0x29e>
 8008fc4:	6823      	ldr	r3, [r4, #0]
 8008fc6:	07d9      	lsls	r1, r3, #31
 8008fc8:	d5d8      	bpl.n	8008f7c <_printf_float+0x250>
 8008fca:	ee18 3a10 	vmov	r3, s16
 8008fce:	4652      	mov	r2, sl
 8008fd0:	4631      	mov	r1, r6
 8008fd2:	4628      	mov	r0, r5
 8008fd4:	47b8      	blx	r7
 8008fd6:	3001      	adds	r0, #1
 8008fd8:	f43f af09 	beq.w	8008dee <_printf_float+0xc2>
 8008fdc:	f04f 0900 	mov.w	r9, #0
 8008fe0:	f104 0a1a 	add.w	sl, r4, #26
 8008fe4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fe6:	425b      	negs	r3, r3
 8008fe8:	454b      	cmp	r3, r9
 8008fea:	dc01      	bgt.n	8008ff0 <_printf_float+0x2c4>
 8008fec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fee:	e792      	b.n	8008f16 <_printf_float+0x1ea>
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	4652      	mov	r2, sl
 8008ff4:	4631      	mov	r1, r6
 8008ff6:	4628      	mov	r0, r5
 8008ff8:	47b8      	blx	r7
 8008ffa:	3001      	adds	r0, #1
 8008ffc:	f43f aef7 	beq.w	8008dee <_printf_float+0xc2>
 8009000:	f109 0901 	add.w	r9, r9, #1
 8009004:	e7ee      	b.n	8008fe4 <_printf_float+0x2b8>
 8009006:	bf00      	nop
 8009008:	7fefffff 	.word	0x7fefffff
 800900c:	0800e300 	.word	0x0800e300
 8009010:	0800e304 	.word	0x0800e304
 8009014:	0800e30c 	.word	0x0800e30c
 8009018:	0800e308 	.word	0x0800e308
 800901c:	0800ee01 	.word	0x0800ee01
 8009020:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009022:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009024:	429a      	cmp	r2, r3
 8009026:	bfa8      	it	ge
 8009028:	461a      	movge	r2, r3
 800902a:	2a00      	cmp	r2, #0
 800902c:	4691      	mov	r9, r2
 800902e:	dc37      	bgt.n	80090a0 <_printf_float+0x374>
 8009030:	f04f 0b00 	mov.w	fp, #0
 8009034:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009038:	f104 021a 	add.w	r2, r4, #26
 800903c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800903e:	9305      	str	r3, [sp, #20]
 8009040:	eba3 0309 	sub.w	r3, r3, r9
 8009044:	455b      	cmp	r3, fp
 8009046:	dc33      	bgt.n	80090b0 <_printf_float+0x384>
 8009048:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800904c:	429a      	cmp	r2, r3
 800904e:	db3b      	blt.n	80090c8 <_printf_float+0x39c>
 8009050:	6823      	ldr	r3, [r4, #0]
 8009052:	07da      	lsls	r2, r3, #31
 8009054:	d438      	bmi.n	80090c8 <_printf_float+0x39c>
 8009056:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009058:	9a05      	ldr	r2, [sp, #20]
 800905a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800905c:	1a9a      	subs	r2, r3, r2
 800905e:	eba3 0901 	sub.w	r9, r3, r1
 8009062:	4591      	cmp	r9, r2
 8009064:	bfa8      	it	ge
 8009066:	4691      	movge	r9, r2
 8009068:	f1b9 0f00 	cmp.w	r9, #0
 800906c:	dc35      	bgt.n	80090da <_printf_float+0x3ae>
 800906e:	f04f 0800 	mov.w	r8, #0
 8009072:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009076:	f104 0a1a 	add.w	sl, r4, #26
 800907a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800907e:	1a9b      	subs	r3, r3, r2
 8009080:	eba3 0309 	sub.w	r3, r3, r9
 8009084:	4543      	cmp	r3, r8
 8009086:	f77f af79 	ble.w	8008f7c <_printf_float+0x250>
 800908a:	2301      	movs	r3, #1
 800908c:	4652      	mov	r2, sl
 800908e:	4631      	mov	r1, r6
 8009090:	4628      	mov	r0, r5
 8009092:	47b8      	blx	r7
 8009094:	3001      	adds	r0, #1
 8009096:	f43f aeaa 	beq.w	8008dee <_printf_float+0xc2>
 800909a:	f108 0801 	add.w	r8, r8, #1
 800909e:	e7ec      	b.n	800907a <_printf_float+0x34e>
 80090a0:	4613      	mov	r3, r2
 80090a2:	4631      	mov	r1, r6
 80090a4:	4642      	mov	r2, r8
 80090a6:	4628      	mov	r0, r5
 80090a8:	47b8      	blx	r7
 80090aa:	3001      	adds	r0, #1
 80090ac:	d1c0      	bne.n	8009030 <_printf_float+0x304>
 80090ae:	e69e      	b.n	8008dee <_printf_float+0xc2>
 80090b0:	2301      	movs	r3, #1
 80090b2:	4631      	mov	r1, r6
 80090b4:	4628      	mov	r0, r5
 80090b6:	9205      	str	r2, [sp, #20]
 80090b8:	47b8      	blx	r7
 80090ba:	3001      	adds	r0, #1
 80090bc:	f43f ae97 	beq.w	8008dee <_printf_float+0xc2>
 80090c0:	9a05      	ldr	r2, [sp, #20]
 80090c2:	f10b 0b01 	add.w	fp, fp, #1
 80090c6:	e7b9      	b.n	800903c <_printf_float+0x310>
 80090c8:	ee18 3a10 	vmov	r3, s16
 80090cc:	4652      	mov	r2, sl
 80090ce:	4631      	mov	r1, r6
 80090d0:	4628      	mov	r0, r5
 80090d2:	47b8      	blx	r7
 80090d4:	3001      	adds	r0, #1
 80090d6:	d1be      	bne.n	8009056 <_printf_float+0x32a>
 80090d8:	e689      	b.n	8008dee <_printf_float+0xc2>
 80090da:	9a05      	ldr	r2, [sp, #20]
 80090dc:	464b      	mov	r3, r9
 80090de:	4442      	add	r2, r8
 80090e0:	4631      	mov	r1, r6
 80090e2:	4628      	mov	r0, r5
 80090e4:	47b8      	blx	r7
 80090e6:	3001      	adds	r0, #1
 80090e8:	d1c1      	bne.n	800906e <_printf_float+0x342>
 80090ea:	e680      	b.n	8008dee <_printf_float+0xc2>
 80090ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090ee:	2a01      	cmp	r2, #1
 80090f0:	dc01      	bgt.n	80090f6 <_printf_float+0x3ca>
 80090f2:	07db      	lsls	r3, r3, #31
 80090f4:	d538      	bpl.n	8009168 <_printf_float+0x43c>
 80090f6:	2301      	movs	r3, #1
 80090f8:	4642      	mov	r2, r8
 80090fa:	4631      	mov	r1, r6
 80090fc:	4628      	mov	r0, r5
 80090fe:	47b8      	blx	r7
 8009100:	3001      	adds	r0, #1
 8009102:	f43f ae74 	beq.w	8008dee <_printf_float+0xc2>
 8009106:	ee18 3a10 	vmov	r3, s16
 800910a:	4652      	mov	r2, sl
 800910c:	4631      	mov	r1, r6
 800910e:	4628      	mov	r0, r5
 8009110:	47b8      	blx	r7
 8009112:	3001      	adds	r0, #1
 8009114:	f43f ae6b 	beq.w	8008dee <_printf_float+0xc2>
 8009118:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800911c:	2200      	movs	r2, #0
 800911e:	2300      	movs	r3, #0
 8009120:	f7f7 fce2 	bl	8000ae8 <__aeabi_dcmpeq>
 8009124:	b9d8      	cbnz	r0, 800915e <_printf_float+0x432>
 8009126:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009128:	f108 0201 	add.w	r2, r8, #1
 800912c:	3b01      	subs	r3, #1
 800912e:	4631      	mov	r1, r6
 8009130:	4628      	mov	r0, r5
 8009132:	47b8      	blx	r7
 8009134:	3001      	adds	r0, #1
 8009136:	d10e      	bne.n	8009156 <_printf_float+0x42a>
 8009138:	e659      	b.n	8008dee <_printf_float+0xc2>
 800913a:	2301      	movs	r3, #1
 800913c:	4652      	mov	r2, sl
 800913e:	4631      	mov	r1, r6
 8009140:	4628      	mov	r0, r5
 8009142:	47b8      	blx	r7
 8009144:	3001      	adds	r0, #1
 8009146:	f43f ae52 	beq.w	8008dee <_printf_float+0xc2>
 800914a:	f108 0801 	add.w	r8, r8, #1
 800914e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009150:	3b01      	subs	r3, #1
 8009152:	4543      	cmp	r3, r8
 8009154:	dcf1      	bgt.n	800913a <_printf_float+0x40e>
 8009156:	464b      	mov	r3, r9
 8009158:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800915c:	e6dc      	b.n	8008f18 <_printf_float+0x1ec>
 800915e:	f04f 0800 	mov.w	r8, #0
 8009162:	f104 0a1a 	add.w	sl, r4, #26
 8009166:	e7f2      	b.n	800914e <_printf_float+0x422>
 8009168:	2301      	movs	r3, #1
 800916a:	4642      	mov	r2, r8
 800916c:	e7df      	b.n	800912e <_printf_float+0x402>
 800916e:	2301      	movs	r3, #1
 8009170:	464a      	mov	r2, r9
 8009172:	4631      	mov	r1, r6
 8009174:	4628      	mov	r0, r5
 8009176:	47b8      	blx	r7
 8009178:	3001      	adds	r0, #1
 800917a:	f43f ae38 	beq.w	8008dee <_printf_float+0xc2>
 800917e:	f108 0801 	add.w	r8, r8, #1
 8009182:	68e3      	ldr	r3, [r4, #12]
 8009184:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009186:	1a5b      	subs	r3, r3, r1
 8009188:	4543      	cmp	r3, r8
 800918a:	dcf0      	bgt.n	800916e <_printf_float+0x442>
 800918c:	e6fa      	b.n	8008f84 <_printf_float+0x258>
 800918e:	f04f 0800 	mov.w	r8, #0
 8009192:	f104 0919 	add.w	r9, r4, #25
 8009196:	e7f4      	b.n	8009182 <_printf_float+0x456>

08009198 <_printf_common>:
 8009198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800919c:	4616      	mov	r6, r2
 800919e:	4699      	mov	r9, r3
 80091a0:	688a      	ldr	r2, [r1, #8]
 80091a2:	690b      	ldr	r3, [r1, #16]
 80091a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80091a8:	4293      	cmp	r3, r2
 80091aa:	bfb8      	it	lt
 80091ac:	4613      	movlt	r3, r2
 80091ae:	6033      	str	r3, [r6, #0]
 80091b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80091b4:	4607      	mov	r7, r0
 80091b6:	460c      	mov	r4, r1
 80091b8:	b10a      	cbz	r2, 80091be <_printf_common+0x26>
 80091ba:	3301      	adds	r3, #1
 80091bc:	6033      	str	r3, [r6, #0]
 80091be:	6823      	ldr	r3, [r4, #0]
 80091c0:	0699      	lsls	r1, r3, #26
 80091c2:	bf42      	ittt	mi
 80091c4:	6833      	ldrmi	r3, [r6, #0]
 80091c6:	3302      	addmi	r3, #2
 80091c8:	6033      	strmi	r3, [r6, #0]
 80091ca:	6825      	ldr	r5, [r4, #0]
 80091cc:	f015 0506 	ands.w	r5, r5, #6
 80091d0:	d106      	bne.n	80091e0 <_printf_common+0x48>
 80091d2:	f104 0a19 	add.w	sl, r4, #25
 80091d6:	68e3      	ldr	r3, [r4, #12]
 80091d8:	6832      	ldr	r2, [r6, #0]
 80091da:	1a9b      	subs	r3, r3, r2
 80091dc:	42ab      	cmp	r3, r5
 80091de:	dc26      	bgt.n	800922e <_printf_common+0x96>
 80091e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80091e4:	1e13      	subs	r3, r2, #0
 80091e6:	6822      	ldr	r2, [r4, #0]
 80091e8:	bf18      	it	ne
 80091ea:	2301      	movne	r3, #1
 80091ec:	0692      	lsls	r2, r2, #26
 80091ee:	d42b      	bmi.n	8009248 <_printf_common+0xb0>
 80091f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80091f4:	4649      	mov	r1, r9
 80091f6:	4638      	mov	r0, r7
 80091f8:	47c0      	blx	r8
 80091fa:	3001      	adds	r0, #1
 80091fc:	d01e      	beq.n	800923c <_printf_common+0xa4>
 80091fe:	6823      	ldr	r3, [r4, #0]
 8009200:	68e5      	ldr	r5, [r4, #12]
 8009202:	6832      	ldr	r2, [r6, #0]
 8009204:	f003 0306 	and.w	r3, r3, #6
 8009208:	2b04      	cmp	r3, #4
 800920a:	bf08      	it	eq
 800920c:	1aad      	subeq	r5, r5, r2
 800920e:	68a3      	ldr	r3, [r4, #8]
 8009210:	6922      	ldr	r2, [r4, #16]
 8009212:	bf0c      	ite	eq
 8009214:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009218:	2500      	movne	r5, #0
 800921a:	4293      	cmp	r3, r2
 800921c:	bfc4      	itt	gt
 800921e:	1a9b      	subgt	r3, r3, r2
 8009220:	18ed      	addgt	r5, r5, r3
 8009222:	2600      	movs	r6, #0
 8009224:	341a      	adds	r4, #26
 8009226:	42b5      	cmp	r5, r6
 8009228:	d11a      	bne.n	8009260 <_printf_common+0xc8>
 800922a:	2000      	movs	r0, #0
 800922c:	e008      	b.n	8009240 <_printf_common+0xa8>
 800922e:	2301      	movs	r3, #1
 8009230:	4652      	mov	r2, sl
 8009232:	4649      	mov	r1, r9
 8009234:	4638      	mov	r0, r7
 8009236:	47c0      	blx	r8
 8009238:	3001      	adds	r0, #1
 800923a:	d103      	bne.n	8009244 <_printf_common+0xac>
 800923c:	f04f 30ff 	mov.w	r0, #4294967295
 8009240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009244:	3501      	adds	r5, #1
 8009246:	e7c6      	b.n	80091d6 <_printf_common+0x3e>
 8009248:	18e1      	adds	r1, r4, r3
 800924a:	1c5a      	adds	r2, r3, #1
 800924c:	2030      	movs	r0, #48	; 0x30
 800924e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009252:	4422      	add	r2, r4
 8009254:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009258:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800925c:	3302      	adds	r3, #2
 800925e:	e7c7      	b.n	80091f0 <_printf_common+0x58>
 8009260:	2301      	movs	r3, #1
 8009262:	4622      	mov	r2, r4
 8009264:	4649      	mov	r1, r9
 8009266:	4638      	mov	r0, r7
 8009268:	47c0      	blx	r8
 800926a:	3001      	adds	r0, #1
 800926c:	d0e6      	beq.n	800923c <_printf_common+0xa4>
 800926e:	3601      	adds	r6, #1
 8009270:	e7d9      	b.n	8009226 <_printf_common+0x8e>
	...

08009274 <_printf_i>:
 8009274:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009278:	7e0f      	ldrb	r7, [r1, #24]
 800927a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800927c:	2f78      	cmp	r7, #120	; 0x78
 800927e:	4691      	mov	r9, r2
 8009280:	4680      	mov	r8, r0
 8009282:	460c      	mov	r4, r1
 8009284:	469a      	mov	sl, r3
 8009286:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800928a:	d807      	bhi.n	800929c <_printf_i+0x28>
 800928c:	2f62      	cmp	r7, #98	; 0x62
 800928e:	d80a      	bhi.n	80092a6 <_printf_i+0x32>
 8009290:	2f00      	cmp	r7, #0
 8009292:	f000 80d8 	beq.w	8009446 <_printf_i+0x1d2>
 8009296:	2f58      	cmp	r7, #88	; 0x58
 8009298:	f000 80a3 	beq.w	80093e2 <_printf_i+0x16e>
 800929c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80092a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80092a4:	e03a      	b.n	800931c <_printf_i+0xa8>
 80092a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80092aa:	2b15      	cmp	r3, #21
 80092ac:	d8f6      	bhi.n	800929c <_printf_i+0x28>
 80092ae:	a101      	add	r1, pc, #4	; (adr r1, 80092b4 <_printf_i+0x40>)
 80092b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80092b4:	0800930d 	.word	0x0800930d
 80092b8:	08009321 	.word	0x08009321
 80092bc:	0800929d 	.word	0x0800929d
 80092c0:	0800929d 	.word	0x0800929d
 80092c4:	0800929d 	.word	0x0800929d
 80092c8:	0800929d 	.word	0x0800929d
 80092cc:	08009321 	.word	0x08009321
 80092d0:	0800929d 	.word	0x0800929d
 80092d4:	0800929d 	.word	0x0800929d
 80092d8:	0800929d 	.word	0x0800929d
 80092dc:	0800929d 	.word	0x0800929d
 80092e0:	0800942d 	.word	0x0800942d
 80092e4:	08009351 	.word	0x08009351
 80092e8:	0800940f 	.word	0x0800940f
 80092ec:	0800929d 	.word	0x0800929d
 80092f0:	0800929d 	.word	0x0800929d
 80092f4:	0800944f 	.word	0x0800944f
 80092f8:	0800929d 	.word	0x0800929d
 80092fc:	08009351 	.word	0x08009351
 8009300:	0800929d 	.word	0x0800929d
 8009304:	0800929d 	.word	0x0800929d
 8009308:	08009417 	.word	0x08009417
 800930c:	682b      	ldr	r3, [r5, #0]
 800930e:	1d1a      	adds	r2, r3, #4
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	602a      	str	r2, [r5, #0]
 8009314:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009318:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800931c:	2301      	movs	r3, #1
 800931e:	e0a3      	b.n	8009468 <_printf_i+0x1f4>
 8009320:	6820      	ldr	r0, [r4, #0]
 8009322:	6829      	ldr	r1, [r5, #0]
 8009324:	0606      	lsls	r6, r0, #24
 8009326:	f101 0304 	add.w	r3, r1, #4
 800932a:	d50a      	bpl.n	8009342 <_printf_i+0xce>
 800932c:	680e      	ldr	r6, [r1, #0]
 800932e:	602b      	str	r3, [r5, #0]
 8009330:	2e00      	cmp	r6, #0
 8009332:	da03      	bge.n	800933c <_printf_i+0xc8>
 8009334:	232d      	movs	r3, #45	; 0x2d
 8009336:	4276      	negs	r6, r6
 8009338:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800933c:	485e      	ldr	r0, [pc, #376]	; (80094b8 <_printf_i+0x244>)
 800933e:	230a      	movs	r3, #10
 8009340:	e019      	b.n	8009376 <_printf_i+0x102>
 8009342:	680e      	ldr	r6, [r1, #0]
 8009344:	602b      	str	r3, [r5, #0]
 8009346:	f010 0f40 	tst.w	r0, #64	; 0x40
 800934a:	bf18      	it	ne
 800934c:	b236      	sxthne	r6, r6
 800934e:	e7ef      	b.n	8009330 <_printf_i+0xbc>
 8009350:	682b      	ldr	r3, [r5, #0]
 8009352:	6820      	ldr	r0, [r4, #0]
 8009354:	1d19      	adds	r1, r3, #4
 8009356:	6029      	str	r1, [r5, #0]
 8009358:	0601      	lsls	r1, r0, #24
 800935a:	d501      	bpl.n	8009360 <_printf_i+0xec>
 800935c:	681e      	ldr	r6, [r3, #0]
 800935e:	e002      	b.n	8009366 <_printf_i+0xf2>
 8009360:	0646      	lsls	r6, r0, #25
 8009362:	d5fb      	bpl.n	800935c <_printf_i+0xe8>
 8009364:	881e      	ldrh	r6, [r3, #0]
 8009366:	4854      	ldr	r0, [pc, #336]	; (80094b8 <_printf_i+0x244>)
 8009368:	2f6f      	cmp	r7, #111	; 0x6f
 800936a:	bf0c      	ite	eq
 800936c:	2308      	moveq	r3, #8
 800936e:	230a      	movne	r3, #10
 8009370:	2100      	movs	r1, #0
 8009372:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009376:	6865      	ldr	r5, [r4, #4]
 8009378:	60a5      	str	r5, [r4, #8]
 800937a:	2d00      	cmp	r5, #0
 800937c:	bfa2      	ittt	ge
 800937e:	6821      	ldrge	r1, [r4, #0]
 8009380:	f021 0104 	bicge.w	r1, r1, #4
 8009384:	6021      	strge	r1, [r4, #0]
 8009386:	b90e      	cbnz	r6, 800938c <_printf_i+0x118>
 8009388:	2d00      	cmp	r5, #0
 800938a:	d04d      	beq.n	8009428 <_printf_i+0x1b4>
 800938c:	4615      	mov	r5, r2
 800938e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009392:	fb03 6711 	mls	r7, r3, r1, r6
 8009396:	5dc7      	ldrb	r7, [r0, r7]
 8009398:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800939c:	4637      	mov	r7, r6
 800939e:	42bb      	cmp	r3, r7
 80093a0:	460e      	mov	r6, r1
 80093a2:	d9f4      	bls.n	800938e <_printf_i+0x11a>
 80093a4:	2b08      	cmp	r3, #8
 80093a6:	d10b      	bne.n	80093c0 <_printf_i+0x14c>
 80093a8:	6823      	ldr	r3, [r4, #0]
 80093aa:	07de      	lsls	r6, r3, #31
 80093ac:	d508      	bpl.n	80093c0 <_printf_i+0x14c>
 80093ae:	6923      	ldr	r3, [r4, #16]
 80093b0:	6861      	ldr	r1, [r4, #4]
 80093b2:	4299      	cmp	r1, r3
 80093b4:	bfde      	ittt	le
 80093b6:	2330      	movle	r3, #48	; 0x30
 80093b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80093bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80093c0:	1b52      	subs	r2, r2, r5
 80093c2:	6122      	str	r2, [r4, #16]
 80093c4:	f8cd a000 	str.w	sl, [sp]
 80093c8:	464b      	mov	r3, r9
 80093ca:	aa03      	add	r2, sp, #12
 80093cc:	4621      	mov	r1, r4
 80093ce:	4640      	mov	r0, r8
 80093d0:	f7ff fee2 	bl	8009198 <_printf_common>
 80093d4:	3001      	adds	r0, #1
 80093d6:	d14c      	bne.n	8009472 <_printf_i+0x1fe>
 80093d8:	f04f 30ff 	mov.w	r0, #4294967295
 80093dc:	b004      	add	sp, #16
 80093de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093e2:	4835      	ldr	r0, [pc, #212]	; (80094b8 <_printf_i+0x244>)
 80093e4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80093e8:	6829      	ldr	r1, [r5, #0]
 80093ea:	6823      	ldr	r3, [r4, #0]
 80093ec:	f851 6b04 	ldr.w	r6, [r1], #4
 80093f0:	6029      	str	r1, [r5, #0]
 80093f2:	061d      	lsls	r5, r3, #24
 80093f4:	d514      	bpl.n	8009420 <_printf_i+0x1ac>
 80093f6:	07df      	lsls	r7, r3, #31
 80093f8:	bf44      	itt	mi
 80093fa:	f043 0320 	orrmi.w	r3, r3, #32
 80093fe:	6023      	strmi	r3, [r4, #0]
 8009400:	b91e      	cbnz	r6, 800940a <_printf_i+0x196>
 8009402:	6823      	ldr	r3, [r4, #0]
 8009404:	f023 0320 	bic.w	r3, r3, #32
 8009408:	6023      	str	r3, [r4, #0]
 800940a:	2310      	movs	r3, #16
 800940c:	e7b0      	b.n	8009370 <_printf_i+0xfc>
 800940e:	6823      	ldr	r3, [r4, #0]
 8009410:	f043 0320 	orr.w	r3, r3, #32
 8009414:	6023      	str	r3, [r4, #0]
 8009416:	2378      	movs	r3, #120	; 0x78
 8009418:	4828      	ldr	r0, [pc, #160]	; (80094bc <_printf_i+0x248>)
 800941a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800941e:	e7e3      	b.n	80093e8 <_printf_i+0x174>
 8009420:	0659      	lsls	r1, r3, #25
 8009422:	bf48      	it	mi
 8009424:	b2b6      	uxthmi	r6, r6
 8009426:	e7e6      	b.n	80093f6 <_printf_i+0x182>
 8009428:	4615      	mov	r5, r2
 800942a:	e7bb      	b.n	80093a4 <_printf_i+0x130>
 800942c:	682b      	ldr	r3, [r5, #0]
 800942e:	6826      	ldr	r6, [r4, #0]
 8009430:	6961      	ldr	r1, [r4, #20]
 8009432:	1d18      	adds	r0, r3, #4
 8009434:	6028      	str	r0, [r5, #0]
 8009436:	0635      	lsls	r5, r6, #24
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	d501      	bpl.n	8009440 <_printf_i+0x1cc>
 800943c:	6019      	str	r1, [r3, #0]
 800943e:	e002      	b.n	8009446 <_printf_i+0x1d2>
 8009440:	0670      	lsls	r0, r6, #25
 8009442:	d5fb      	bpl.n	800943c <_printf_i+0x1c8>
 8009444:	8019      	strh	r1, [r3, #0]
 8009446:	2300      	movs	r3, #0
 8009448:	6123      	str	r3, [r4, #16]
 800944a:	4615      	mov	r5, r2
 800944c:	e7ba      	b.n	80093c4 <_printf_i+0x150>
 800944e:	682b      	ldr	r3, [r5, #0]
 8009450:	1d1a      	adds	r2, r3, #4
 8009452:	602a      	str	r2, [r5, #0]
 8009454:	681d      	ldr	r5, [r3, #0]
 8009456:	6862      	ldr	r2, [r4, #4]
 8009458:	2100      	movs	r1, #0
 800945a:	4628      	mov	r0, r5
 800945c:	f7f6 fed0 	bl	8000200 <memchr>
 8009460:	b108      	cbz	r0, 8009466 <_printf_i+0x1f2>
 8009462:	1b40      	subs	r0, r0, r5
 8009464:	6060      	str	r0, [r4, #4]
 8009466:	6863      	ldr	r3, [r4, #4]
 8009468:	6123      	str	r3, [r4, #16]
 800946a:	2300      	movs	r3, #0
 800946c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009470:	e7a8      	b.n	80093c4 <_printf_i+0x150>
 8009472:	6923      	ldr	r3, [r4, #16]
 8009474:	462a      	mov	r2, r5
 8009476:	4649      	mov	r1, r9
 8009478:	4640      	mov	r0, r8
 800947a:	47d0      	blx	sl
 800947c:	3001      	adds	r0, #1
 800947e:	d0ab      	beq.n	80093d8 <_printf_i+0x164>
 8009480:	6823      	ldr	r3, [r4, #0]
 8009482:	079b      	lsls	r3, r3, #30
 8009484:	d413      	bmi.n	80094ae <_printf_i+0x23a>
 8009486:	68e0      	ldr	r0, [r4, #12]
 8009488:	9b03      	ldr	r3, [sp, #12]
 800948a:	4298      	cmp	r0, r3
 800948c:	bfb8      	it	lt
 800948e:	4618      	movlt	r0, r3
 8009490:	e7a4      	b.n	80093dc <_printf_i+0x168>
 8009492:	2301      	movs	r3, #1
 8009494:	4632      	mov	r2, r6
 8009496:	4649      	mov	r1, r9
 8009498:	4640      	mov	r0, r8
 800949a:	47d0      	blx	sl
 800949c:	3001      	adds	r0, #1
 800949e:	d09b      	beq.n	80093d8 <_printf_i+0x164>
 80094a0:	3501      	adds	r5, #1
 80094a2:	68e3      	ldr	r3, [r4, #12]
 80094a4:	9903      	ldr	r1, [sp, #12]
 80094a6:	1a5b      	subs	r3, r3, r1
 80094a8:	42ab      	cmp	r3, r5
 80094aa:	dcf2      	bgt.n	8009492 <_printf_i+0x21e>
 80094ac:	e7eb      	b.n	8009486 <_printf_i+0x212>
 80094ae:	2500      	movs	r5, #0
 80094b0:	f104 0619 	add.w	r6, r4, #25
 80094b4:	e7f5      	b.n	80094a2 <_printf_i+0x22e>
 80094b6:	bf00      	nop
 80094b8:	0800e310 	.word	0x0800e310
 80094bc:	0800e321 	.word	0x0800e321

080094c0 <_scanf_float>:
 80094c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c4:	b087      	sub	sp, #28
 80094c6:	4617      	mov	r7, r2
 80094c8:	9303      	str	r3, [sp, #12]
 80094ca:	688b      	ldr	r3, [r1, #8]
 80094cc:	1e5a      	subs	r2, r3, #1
 80094ce:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80094d2:	bf83      	ittte	hi
 80094d4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80094d8:	195b      	addhi	r3, r3, r5
 80094da:	9302      	strhi	r3, [sp, #8]
 80094dc:	2300      	movls	r3, #0
 80094de:	bf86      	itte	hi
 80094e0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80094e4:	608b      	strhi	r3, [r1, #8]
 80094e6:	9302      	strls	r3, [sp, #8]
 80094e8:	680b      	ldr	r3, [r1, #0]
 80094ea:	468b      	mov	fp, r1
 80094ec:	2500      	movs	r5, #0
 80094ee:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80094f2:	f84b 3b1c 	str.w	r3, [fp], #28
 80094f6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80094fa:	4680      	mov	r8, r0
 80094fc:	460c      	mov	r4, r1
 80094fe:	465e      	mov	r6, fp
 8009500:	46aa      	mov	sl, r5
 8009502:	46a9      	mov	r9, r5
 8009504:	9501      	str	r5, [sp, #4]
 8009506:	68a2      	ldr	r2, [r4, #8]
 8009508:	b152      	cbz	r2, 8009520 <_scanf_float+0x60>
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	781b      	ldrb	r3, [r3, #0]
 800950e:	2b4e      	cmp	r3, #78	; 0x4e
 8009510:	d864      	bhi.n	80095dc <_scanf_float+0x11c>
 8009512:	2b40      	cmp	r3, #64	; 0x40
 8009514:	d83c      	bhi.n	8009590 <_scanf_float+0xd0>
 8009516:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800951a:	b2c8      	uxtb	r0, r1
 800951c:	280e      	cmp	r0, #14
 800951e:	d93a      	bls.n	8009596 <_scanf_float+0xd6>
 8009520:	f1b9 0f00 	cmp.w	r9, #0
 8009524:	d003      	beq.n	800952e <_scanf_float+0x6e>
 8009526:	6823      	ldr	r3, [r4, #0]
 8009528:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800952c:	6023      	str	r3, [r4, #0]
 800952e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009532:	f1ba 0f01 	cmp.w	sl, #1
 8009536:	f200 8113 	bhi.w	8009760 <_scanf_float+0x2a0>
 800953a:	455e      	cmp	r6, fp
 800953c:	f200 8105 	bhi.w	800974a <_scanf_float+0x28a>
 8009540:	2501      	movs	r5, #1
 8009542:	4628      	mov	r0, r5
 8009544:	b007      	add	sp, #28
 8009546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800954a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800954e:	2a0d      	cmp	r2, #13
 8009550:	d8e6      	bhi.n	8009520 <_scanf_float+0x60>
 8009552:	a101      	add	r1, pc, #4	; (adr r1, 8009558 <_scanf_float+0x98>)
 8009554:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009558:	08009697 	.word	0x08009697
 800955c:	08009521 	.word	0x08009521
 8009560:	08009521 	.word	0x08009521
 8009564:	08009521 	.word	0x08009521
 8009568:	080096f7 	.word	0x080096f7
 800956c:	080096cf 	.word	0x080096cf
 8009570:	08009521 	.word	0x08009521
 8009574:	08009521 	.word	0x08009521
 8009578:	080096a5 	.word	0x080096a5
 800957c:	08009521 	.word	0x08009521
 8009580:	08009521 	.word	0x08009521
 8009584:	08009521 	.word	0x08009521
 8009588:	08009521 	.word	0x08009521
 800958c:	0800965d 	.word	0x0800965d
 8009590:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009594:	e7db      	b.n	800954e <_scanf_float+0x8e>
 8009596:	290e      	cmp	r1, #14
 8009598:	d8c2      	bhi.n	8009520 <_scanf_float+0x60>
 800959a:	a001      	add	r0, pc, #4	; (adr r0, 80095a0 <_scanf_float+0xe0>)
 800959c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80095a0:	0800964f 	.word	0x0800964f
 80095a4:	08009521 	.word	0x08009521
 80095a8:	0800964f 	.word	0x0800964f
 80095ac:	080096e3 	.word	0x080096e3
 80095b0:	08009521 	.word	0x08009521
 80095b4:	080095fd 	.word	0x080095fd
 80095b8:	08009639 	.word	0x08009639
 80095bc:	08009639 	.word	0x08009639
 80095c0:	08009639 	.word	0x08009639
 80095c4:	08009639 	.word	0x08009639
 80095c8:	08009639 	.word	0x08009639
 80095cc:	08009639 	.word	0x08009639
 80095d0:	08009639 	.word	0x08009639
 80095d4:	08009639 	.word	0x08009639
 80095d8:	08009639 	.word	0x08009639
 80095dc:	2b6e      	cmp	r3, #110	; 0x6e
 80095de:	d809      	bhi.n	80095f4 <_scanf_float+0x134>
 80095e0:	2b60      	cmp	r3, #96	; 0x60
 80095e2:	d8b2      	bhi.n	800954a <_scanf_float+0x8a>
 80095e4:	2b54      	cmp	r3, #84	; 0x54
 80095e6:	d077      	beq.n	80096d8 <_scanf_float+0x218>
 80095e8:	2b59      	cmp	r3, #89	; 0x59
 80095ea:	d199      	bne.n	8009520 <_scanf_float+0x60>
 80095ec:	2d07      	cmp	r5, #7
 80095ee:	d197      	bne.n	8009520 <_scanf_float+0x60>
 80095f0:	2508      	movs	r5, #8
 80095f2:	e029      	b.n	8009648 <_scanf_float+0x188>
 80095f4:	2b74      	cmp	r3, #116	; 0x74
 80095f6:	d06f      	beq.n	80096d8 <_scanf_float+0x218>
 80095f8:	2b79      	cmp	r3, #121	; 0x79
 80095fa:	e7f6      	b.n	80095ea <_scanf_float+0x12a>
 80095fc:	6821      	ldr	r1, [r4, #0]
 80095fe:	05c8      	lsls	r0, r1, #23
 8009600:	d51a      	bpl.n	8009638 <_scanf_float+0x178>
 8009602:	9b02      	ldr	r3, [sp, #8]
 8009604:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009608:	6021      	str	r1, [r4, #0]
 800960a:	f109 0901 	add.w	r9, r9, #1
 800960e:	b11b      	cbz	r3, 8009618 <_scanf_float+0x158>
 8009610:	3b01      	subs	r3, #1
 8009612:	3201      	adds	r2, #1
 8009614:	9302      	str	r3, [sp, #8]
 8009616:	60a2      	str	r2, [r4, #8]
 8009618:	68a3      	ldr	r3, [r4, #8]
 800961a:	3b01      	subs	r3, #1
 800961c:	60a3      	str	r3, [r4, #8]
 800961e:	6923      	ldr	r3, [r4, #16]
 8009620:	3301      	adds	r3, #1
 8009622:	6123      	str	r3, [r4, #16]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	3b01      	subs	r3, #1
 8009628:	2b00      	cmp	r3, #0
 800962a:	607b      	str	r3, [r7, #4]
 800962c:	f340 8084 	ble.w	8009738 <_scanf_float+0x278>
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	3301      	adds	r3, #1
 8009634:	603b      	str	r3, [r7, #0]
 8009636:	e766      	b.n	8009506 <_scanf_float+0x46>
 8009638:	eb1a 0f05 	cmn.w	sl, r5
 800963c:	f47f af70 	bne.w	8009520 <_scanf_float+0x60>
 8009640:	6822      	ldr	r2, [r4, #0]
 8009642:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009646:	6022      	str	r2, [r4, #0]
 8009648:	f806 3b01 	strb.w	r3, [r6], #1
 800964c:	e7e4      	b.n	8009618 <_scanf_float+0x158>
 800964e:	6822      	ldr	r2, [r4, #0]
 8009650:	0610      	lsls	r0, r2, #24
 8009652:	f57f af65 	bpl.w	8009520 <_scanf_float+0x60>
 8009656:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800965a:	e7f4      	b.n	8009646 <_scanf_float+0x186>
 800965c:	f1ba 0f00 	cmp.w	sl, #0
 8009660:	d10e      	bne.n	8009680 <_scanf_float+0x1c0>
 8009662:	f1b9 0f00 	cmp.w	r9, #0
 8009666:	d10e      	bne.n	8009686 <_scanf_float+0x1c6>
 8009668:	6822      	ldr	r2, [r4, #0]
 800966a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800966e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009672:	d108      	bne.n	8009686 <_scanf_float+0x1c6>
 8009674:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009678:	6022      	str	r2, [r4, #0]
 800967a:	f04f 0a01 	mov.w	sl, #1
 800967e:	e7e3      	b.n	8009648 <_scanf_float+0x188>
 8009680:	f1ba 0f02 	cmp.w	sl, #2
 8009684:	d055      	beq.n	8009732 <_scanf_float+0x272>
 8009686:	2d01      	cmp	r5, #1
 8009688:	d002      	beq.n	8009690 <_scanf_float+0x1d0>
 800968a:	2d04      	cmp	r5, #4
 800968c:	f47f af48 	bne.w	8009520 <_scanf_float+0x60>
 8009690:	3501      	adds	r5, #1
 8009692:	b2ed      	uxtb	r5, r5
 8009694:	e7d8      	b.n	8009648 <_scanf_float+0x188>
 8009696:	f1ba 0f01 	cmp.w	sl, #1
 800969a:	f47f af41 	bne.w	8009520 <_scanf_float+0x60>
 800969e:	f04f 0a02 	mov.w	sl, #2
 80096a2:	e7d1      	b.n	8009648 <_scanf_float+0x188>
 80096a4:	b97d      	cbnz	r5, 80096c6 <_scanf_float+0x206>
 80096a6:	f1b9 0f00 	cmp.w	r9, #0
 80096aa:	f47f af3c 	bne.w	8009526 <_scanf_float+0x66>
 80096ae:	6822      	ldr	r2, [r4, #0]
 80096b0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80096b4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80096b8:	f47f af39 	bne.w	800952e <_scanf_float+0x6e>
 80096bc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80096c0:	6022      	str	r2, [r4, #0]
 80096c2:	2501      	movs	r5, #1
 80096c4:	e7c0      	b.n	8009648 <_scanf_float+0x188>
 80096c6:	2d03      	cmp	r5, #3
 80096c8:	d0e2      	beq.n	8009690 <_scanf_float+0x1d0>
 80096ca:	2d05      	cmp	r5, #5
 80096cc:	e7de      	b.n	800968c <_scanf_float+0x1cc>
 80096ce:	2d02      	cmp	r5, #2
 80096d0:	f47f af26 	bne.w	8009520 <_scanf_float+0x60>
 80096d4:	2503      	movs	r5, #3
 80096d6:	e7b7      	b.n	8009648 <_scanf_float+0x188>
 80096d8:	2d06      	cmp	r5, #6
 80096da:	f47f af21 	bne.w	8009520 <_scanf_float+0x60>
 80096de:	2507      	movs	r5, #7
 80096e0:	e7b2      	b.n	8009648 <_scanf_float+0x188>
 80096e2:	6822      	ldr	r2, [r4, #0]
 80096e4:	0591      	lsls	r1, r2, #22
 80096e6:	f57f af1b 	bpl.w	8009520 <_scanf_float+0x60>
 80096ea:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80096ee:	6022      	str	r2, [r4, #0]
 80096f0:	f8cd 9004 	str.w	r9, [sp, #4]
 80096f4:	e7a8      	b.n	8009648 <_scanf_float+0x188>
 80096f6:	6822      	ldr	r2, [r4, #0]
 80096f8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80096fc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009700:	d006      	beq.n	8009710 <_scanf_float+0x250>
 8009702:	0550      	lsls	r0, r2, #21
 8009704:	f57f af0c 	bpl.w	8009520 <_scanf_float+0x60>
 8009708:	f1b9 0f00 	cmp.w	r9, #0
 800970c:	f43f af0f 	beq.w	800952e <_scanf_float+0x6e>
 8009710:	0591      	lsls	r1, r2, #22
 8009712:	bf58      	it	pl
 8009714:	9901      	ldrpl	r1, [sp, #4]
 8009716:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800971a:	bf58      	it	pl
 800971c:	eba9 0101 	subpl.w	r1, r9, r1
 8009720:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009724:	bf58      	it	pl
 8009726:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800972a:	6022      	str	r2, [r4, #0]
 800972c:	f04f 0900 	mov.w	r9, #0
 8009730:	e78a      	b.n	8009648 <_scanf_float+0x188>
 8009732:	f04f 0a03 	mov.w	sl, #3
 8009736:	e787      	b.n	8009648 <_scanf_float+0x188>
 8009738:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800973c:	4639      	mov	r1, r7
 800973e:	4640      	mov	r0, r8
 8009740:	4798      	blx	r3
 8009742:	2800      	cmp	r0, #0
 8009744:	f43f aedf 	beq.w	8009506 <_scanf_float+0x46>
 8009748:	e6ea      	b.n	8009520 <_scanf_float+0x60>
 800974a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800974e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009752:	463a      	mov	r2, r7
 8009754:	4640      	mov	r0, r8
 8009756:	4798      	blx	r3
 8009758:	6923      	ldr	r3, [r4, #16]
 800975a:	3b01      	subs	r3, #1
 800975c:	6123      	str	r3, [r4, #16]
 800975e:	e6ec      	b.n	800953a <_scanf_float+0x7a>
 8009760:	1e6b      	subs	r3, r5, #1
 8009762:	2b06      	cmp	r3, #6
 8009764:	d825      	bhi.n	80097b2 <_scanf_float+0x2f2>
 8009766:	2d02      	cmp	r5, #2
 8009768:	d836      	bhi.n	80097d8 <_scanf_float+0x318>
 800976a:	455e      	cmp	r6, fp
 800976c:	f67f aee8 	bls.w	8009540 <_scanf_float+0x80>
 8009770:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009774:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009778:	463a      	mov	r2, r7
 800977a:	4640      	mov	r0, r8
 800977c:	4798      	blx	r3
 800977e:	6923      	ldr	r3, [r4, #16]
 8009780:	3b01      	subs	r3, #1
 8009782:	6123      	str	r3, [r4, #16]
 8009784:	e7f1      	b.n	800976a <_scanf_float+0x2aa>
 8009786:	9802      	ldr	r0, [sp, #8]
 8009788:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800978c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009790:	9002      	str	r0, [sp, #8]
 8009792:	463a      	mov	r2, r7
 8009794:	4640      	mov	r0, r8
 8009796:	4798      	blx	r3
 8009798:	6923      	ldr	r3, [r4, #16]
 800979a:	3b01      	subs	r3, #1
 800979c:	6123      	str	r3, [r4, #16]
 800979e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80097a2:	fa5f fa8a 	uxtb.w	sl, sl
 80097a6:	f1ba 0f02 	cmp.w	sl, #2
 80097aa:	d1ec      	bne.n	8009786 <_scanf_float+0x2c6>
 80097ac:	3d03      	subs	r5, #3
 80097ae:	b2ed      	uxtb	r5, r5
 80097b0:	1b76      	subs	r6, r6, r5
 80097b2:	6823      	ldr	r3, [r4, #0]
 80097b4:	05da      	lsls	r2, r3, #23
 80097b6:	d52f      	bpl.n	8009818 <_scanf_float+0x358>
 80097b8:	055b      	lsls	r3, r3, #21
 80097ba:	d510      	bpl.n	80097de <_scanf_float+0x31e>
 80097bc:	455e      	cmp	r6, fp
 80097be:	f67f aebf 	bls.w	8009540 <_scanf_float+0x80>
 80097c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80097c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80097ca:	463a      	mov	r2, r7
 80097cc:	4640      	mov	r0, r8
 80097ce:	4798      	blx	r3
 80097d0:	6923      	ldr	r3, [r4, #16]
 80097d2:	3b01      	subs	r3, #1
 80097d4:	6123      	str	r3, [r4, #16]
 80097d6:	e7f1      	b.n	80097bc <_scanf_float+0x2fc>
 80097d8:	46aa      	mov	sl, r5
 80097da:	9602      	str	r6, [sp, #8]
 80097dc:	e7df      	b.n	800979e <_scanf_float+0x2de>
 80097de:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80097e2:	6923      	ldr	r3, [r4, #16]
 80097e4:	2965      	cmp	r1, #101	; 0x65
 80097e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80097ea:	f106 35ff 	add.w	r5, r6, #4294967295
 80097ee:	6123      	str	r3, [r4, #16]
 80097f0:	d00c      	beq.n	800980c <_scanf_float+0x34c>
 80097f2:	2945      	cmp	r1, #69	; 0x45
 80097f4:	d00a      	beq.n	800980c <_scanf_float+0x34c>
 80097f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80097fa:	463a      	mov	r2, r7
 80097fc:	4640      	mov	r0, r8
 80097fe:	4798      	blx	r3
 8009800:	6923      	ldr	r3, [r4, #16]
 8009802:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009806:	3b01      	subs	r3, #1
 8009808:	1eb5      	subs	r5, r6, #2
 800980a:	6123      	str	r3, [r4, #16]
 800980c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009810:	463a      	mov	r2, r7
 8009812:	4640      	mov	r0, r8
 8009814:	4798      	blx	r3
 8009816:	462e      	mov	r6, r5
 8009818:	6825      	ldr	r5, [r4, #0]
 800981a:	f015 0510 	ands.w	r5, r5, #16
 800981e:	d159      	bne.n	80098d4 <_scanf_float+0x414>
 8009820:	7035      	strb	r5, [r6, #0]
 8009822:	6823      	ldr	r3, [r4, #0]
 8009824:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009828:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800982c:	d11b      	bne.n	8009866 <_scanf_float+0x3a6>
 800982e:	9b01      	ldr	r3, [sp, #4]
 8009830:	454b      	cmp	r3, r9
 8009832:	eba3 0209 	sub.w	r2, r3, r9
 8009836:	d123      	bne.n	8009880 <_scanf_float+0x3c0>
 8009838:	2200      	movs	r2, #0
 800983a:	4659      	mov	r1, fp
 800983c:	4640      	mov	r0, r8
 800983e:	f001 f9e5 	bl	800ac0c <_strtod_r>
 8009842:	6822      	ldr	r2, [r4, #0]
 8009844:	9b03      	ldr	r3, [sp, #12]
 8009846:	f012 0f02 	tst.w	r2, #2
 800984a:	ec57 6b10 	vmov	r6, r7, d0
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	d021      	beq.n	8009896 <_scanf_float+0x3d6>
 8009852:	9903      	ldr	r1, [sp, #12]
 8009854:	1d1a      	adds	r2, r3, #4
 8009856:	600a      	str	r2, [r1, #0]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	e9c3 6700 	strd	r6, r7, [r3]
 800985e:	68e3      	ldr	r3, [r4, #12]
 8009860:	3301      	adds	r3, #1
 8009862:	60e3      	str	r3, [r4, #12]
 8009864:	e66d      	b.n	8009542 <_scanf_float+0x82>
 8009866:	9b04      	ldr	r3, [sp, #16]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d0e5      	beq.n	8009838 <_scanf_float+0x378>
 800986c:	9905      	ldr	r1, [sp, #20]
 800986e:	230a      	movs	r3, #10
 8009870:	462a      	mov	r2, r5
 8009872:	3101      	adds	r1, #1
 8009874:	4640      	mov	r0, r8
 8009876:	f001 fa51 	bl	800ad1c <_strtol_r>
 800987a:	9b04      	ldr	r3, [sp, #16]
 800987c:	9e05      	ldr	r6, [sp, #20]
 800987e:	1ac2      	subs	r2, r0, r3
 8009880:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009884:	429e      	cmp	r6, r3
 8009886:	bf28      	it	cs
 8009888:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800988c:	4912      	ldr	r1, [pc, #72]	; (80098d8 <_scanf_float+0x418>)
 800988e:	4630      	mov	r0, r6
 8009890:	f000 f922 	bl	8009ad8 <siprintf>
 8009894:	e7d0      	b.n	8009838 <_scanf_float+0x378>
 8009896:	9903      	ldr	r1, [sp, #12]
 8009898:	f012 0f04 	tst.w	r2, #4
 800989c:	f103 0204 	add.w	r2, r3, #4
 80098a0:	600a      	str	r2, [r1, #0]
 80098a2:	d1d9      	bne.n	8009858 <_scanf_float+0x398>
 80098a4:	f8d3 8000 	ldr.w	r8, [r3]
 80098a8:	ee10 2a10 	vmov	r2, s0
 80098ac:	ee10 0a10 	vmov	r0, s0
 80098b0:	463b      	mov	r3, r7
 80098b2:	4639      	mov	r1, r7
 80098b4:	f7f7 f94a 	bl	8000b4c <__aeabi_dcmpun>
 80098b8:	b128      	cbz	r0, 80098c6 <_scanf_float+0x406>
 80098ba:	4808      	ldr	r0, [pc, #32]	; (80098dc <_scanf_float+0x41c>)
 80098bc:	f000 f8c2 	bl	8009a44 <nanf>
 80098c0:	ed88 0a00 	vstr	s0, [r8]
 80098c4:	e7cb      	b.n	800985e <_scanf_float+0x39e>
 80098c6:	4630      	mov	r0, r6
 80098c8:	4639      	mov	r1, r7
 80098ca:	f7f7 f99d 	bl	8000c08 <__aeabi_d2f>
 80098ce:	f8c8 0000 	str.w	r0, [r8]
 80098d2:	e7c4      	b.n	800985e <_scanf_float+0x39e>
 80098d4:	2500      	movs	r5, #0
 80098d6:	e634      	b.n	8009542 <_scanf_float+0x82>
 80098d8:	0800e332 	.word	0x0800e332
 80098dc:	0800ee53 	.word	0x0800ee53

080098e0 <_perror_r>:
 80098e0:	6983      	ldr	r3, [r0, #24]
 80098e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80098e4:	68c4      	ldr	r4, [r0, #12]
 80098e6:	4605      	mov	r5, r0
 80098e8:	460e      	mov	r6, r1
 80098ea:	b90b      	cbnz	r3, 80098f0 <_perror_r+0x10>
 80098ec:	f002 fa2e 	bl	800bd4c <__sinit>
 80098f0:	4b43      	ldr	r3, [pc, #268]	; (8009a00 <_perror_r+0x120>)
 80098f2:	429c      	cmp	r4, r3
 80098f4:	d132      	bne.n	800995c <_perror_r+0x7c>
 80098f6:	686c      	ldr	r4, [r5, #4]
 80098f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80098fa:	07d8      	lsls	r0, r3, #31
 80098fc:	d405      	bmi.n	800990a <_perror_r+0x2a>
 80098fe:	89a3      	ldrh	r3, [r4, #12]
 8009900:	0599      	lsls	r1, r3, #22
 8009902:	d402      	bmi.n	800990a <_perror_r+0x2a>
 8009904:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009906:	f002 fe32 	bl	800c56e <__retarget_lock_acquire_recursive>
 800990a:	4621      	mov	r1, r4
 800990c:	4628      	mov	r0, r5
 800990e:	f002 f94b 	bl	800bba8 <_fflush_r>
 8009912:	bb6e      	cbnz	r6, 8009970 <_perror_r+0x90>
 8009914:	6829      	ldr	r1, [r5, #0]
 8009916:	ab01      	add	r3, sp, #4
 8009918:	2201      	movs	r2, #1
 800991a:	4628      	mov	r0, r5
 800991c:	f000 f96e 	bl	8009bfc <_strerror_r>
 8009920:	4607      	mov	r7, r0
 8009922:	2800      	cmp	r0, #0
 8009924:	d14f      	bne.n	80099c6 <_perror_r+0xe6>
 8009926:	4837      	ldr	r0, [pc, #220]	; (8009a04 <_perror_r+0x124>)
 8009928:	4f36      	ldr	r7, [pc, #216]	; (8009a04 <_perror_r+0x124>)
 800992a:	f7f6 fc5b 	bl	80001e4 <strlen>
 800992e:	4606      	mov	r6, r0
 8009930:	b156      	cbz	r6, 8009948 <_perror_r+0x68>
 8009932:	4620      	mov	r0, r4
 8009934:	f002 f974 	bl	800bc20 <fileno>
 8009938:	4633      	mov	r3, r6
 800993a:	4601      	mov	r1, r0
 800993c:	463a      	mov	r2, r7
 800993e:	4628      	mov	r0, r5
 8009940:	f001 fa10 	bl	800ad64 <_write_r>
 8009944:	2800      	cmp	r0, #0
 8009946:	da51      	bge.n	80099ec <_perror_r+0x10c>
 8009948:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800994c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800994e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009952:	07d2      	lsls	r2, r2, #31
 8009954:	81a3      	strh	r3, [r4, #12]
 8009956:	d54c      	bpl.n	80099f2 <_perror_r+0x112>
 8009958:	b003      	add	sp, #12
 800995a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800995c:	4b2a      	ldr	r3, [pc, #168]	; (8009a08 <_perror_r+0x128>)
 800995e:	429c      	cmp	r4, r3
 8009960:	d101      	bne.n	8009966 <_perror_r+0x86>
 8009962:	68ac      	ldr	r4, [r5, #8]
 8009964:	e7c8      	b.n	80098f8 <_perror_r+0x18>
 8009966:	4b29      	ldr	r3, [pc, #164]	; (8009a0c <_perror_r+0x12c>)
 8009968:	429c      	cmp	r4, r3
 800996a:	bf08      	it	eq
 800996c:	68ec      	ldreq	r4, [r5, #12]
 800996e:	e7c3      	b.n	80098f8 <_perror_r+0x18>
 8009970:	7833      	ldrb	r3, [r6, #0]
 8009972:	2b00      	cmp	r3, #0
 8009974:	d0ce      	beq.n	8009914 <_perror_r+0x34>
 8009976:	4630      	mov	r0, r6
 8009978:	f7f6 fc34 	bl	80001e4 <strlen>
 800997c:	4607      	mov	r7, r0
 800997e:	b157      	cbz	r7, 8009996 <_perror_r+0xb6>
 8009980:	4620      	mov	r0, r4
 8009982:	f002 f94d 	bl	800bc20 <fileno>
 8009986:	463b      	mov	r3, r7
 8009988:	4601      	mov	r1, r0
 800998a:	4632      	mov	r2, r6
 800998c:	4628      	mov	r0, r5
 800998e:	f001 f9e9 	bl	800ad64 <_write_r>
 8009992:	2800      	cmp	r0, #0
 8009994:	da14      	bge.n	80099c0 <_perror_r+0xe0>
 8009996:	481e      	ldr	r0, [pc, #120]	; (8009a10 <_perror_r+0x130>)
 8009998:	4f1d      	ldr	r7, [pc, #116]	; (8009a10 <_perror_r+0x130>)
 800999a:	f7f6 fc23 	bl	80001e4 <strlen>
 800999e:	4606      	mov	r6, r0
 80099a0:	2e00      	cmp	r6, #0
 80099a2:	d0b7      	beq.n	8009914 <_perror_r+0x34>
 80099a4:	4620      	mov	r0, r4
 80099a6:	f002 f93b 	bl	800bc20 <fileno>
 80099aa:	4633      	mov	r3, r6
 80099ac:	4601      	mov	r1, r0
 80099ae:	463a      	mov	r2, r7
 80099b0:	4628      	mov	r0, r5
 80099b2:	f001 f9d7 	bl	800ad64 <_write_r>
 80099b6:	2800      	cmp	r0, #0
 80099b8:	dbac      	blt.n	8009914 <_perror_r+0x34>
 80099ba:	1a36      	subs	r6, r6, r0
 80099bc:	4407      	add	r7, r0
 80099be:	e7ef      	b.n	80099a0 <_perror_r+0xc0>
 80099c0:	1a3f      	subs	r7, r7, r0
 80099c2:	4406      	add	r6, r0
 80099c4:	e7db      	b.n	800997e <_perror_r+0x9e>
 80099c6:	f7f6 fc0d 	bl	80001e4 <strlen>
 80099ca:	4606      	mov	r6, r0
 80099cc:	2e00      	cmp	r6, #0
 80099ce:	d0aa      	beq.n	8009926 <_perror_r+0x46>
 80099d0:	4620      	mov	r0, r4
 80099d2:	f002 f925 	bl	800bc20 <fileno>
 80099d6:	4633      	mov	r3, r6
 80099d8:	4601      	mov	r1, r0
 80099da:	463a      	mov	r2, r7
 80099dc:	4628      	mov	r0, r5
 80099de:	f001 f9c1 	bl	800ad64 <_write_r>
 80099e2:	2800      	cmp	r0, #0
 80099e4:	db9f      	blt.n	8009926 <_perror_r+0x46>
 80099e6:	1a36      	subs	r6, r6, r0
 80099e8:	4407      	add	r7, r0
 80099ea:	e7ef      	b.n	80099cc <_perror_r+0xec>
 80099ec:	1a36      	subs	r6, r6, r0
 80099ee:	4407      	add	r7, r0
 80099f0:	e79e      	b.n	8009930 <_perror_r+0x50>
 80099f2:	059b      	lsls	r3, r3, #22
 80099f4:	d4b0      	bmi.n	8009958 <_perror_r+0x78>
 80099f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099f8:	f002 fdba 	bl	800c570 <__retarget_lock_release_recursive>
 80099fc:	e7ac      	b.n	8009958 <_perror_r+0x78>
 80099fe:	bf00      	nop
 8009a00:	0800ebd4 	.word	0x0800ebd4
 8009a04:	0800ee52 	.word	0x0800ee52
 8009a08:	0800ebf4 	.word	0x0800ebf4
 8009a0c:	0800ebb4 	.word	0x0800ebb4
 8009a10:	0800ee22 	.word	0x0800ee22

08009a14 <perror>:
 8009a14:	4b02      	ldr	r3, [pc, #8]	; (8009a20 <perror+0xc>)
 8009a16:	4601      	mov	r1, r0
 8009a18:	6818      	ldr	r0, [r3, #0]
 8009a1a:	f7ff bf61 	b.w	80098e0 <_perror_r>
 8009a1e:	bf00      	nop
 8009a20:	20000034 	.word	0x20000034

08009a24 <_sbrk_r>:
 8009a24:	b538      	push	{r3, r4, r5, lr}
 8009a26:	4d06      	ldr	r5, [pc, #24]	; (8009a40 <_sbrk_r+0x1c>)
 8009a28:	2300      	movs	r3, #0
 8009a2a:	4604      	mov	r4, r0
 8009a2c:	4608      	mov	r0, r1
 8009a2e:	602b      	str	r3, [r5, #0]
 8009a30:	f7f8 fa00 	bl	8001e34 <_sbrk>
 8009a34:	1c43      	adds	r3, r0, #1
 8009a36:	d102      	bne.n	8009a3e <_sbrk_r+0x1a>
 8009a38:	682b      	ldr	r3, [r5, #0]
 8009a3a:	b103      	cbz	r3, 8009a3e <_sbrk_r+0x1a>
 8009a3c:	6023      	str	r3, [r4, #0]
 8009a3e:	bd38      	pop	{r3, r4, r5, pc}
 8009a40:	2000085c 	.word	0x2000085c

08009a44 <nanf>:
 8009a44:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009a4c <nanf+0x8>
 8009a48:	4770      	bx	lr
 8009a4a:	bf00      	nop
 8009a4c:	7fc00000 	.word	0x7fc00000

08009a50 <_raise_r>:
 8009a50:	291f      	cmp	r1, #31
 8009a52:	b538      	push	{r3, r4, r5, lr}
 8009a54:	4604      	mov	r4, r0
 8009a56:	460d      	mov	r5, r1
 8009a58:	d904      	bls.n	8009a64 <_raise_r+0x14>
 8009a5a:	2316      	movs	r3, #22
 8009a5c:	6003      	str	r3, [r0, #0]
 8009a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a62:	bd38      	pop	{r3, r4, r5, pc}
 8009a64:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009a66:	b112      	cbz	r2, 8009a6e <_raise_r+0x1e>
 8009a68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a6c:	b94b      	cbnz	r3, 8009a82 <_raise_r+0x32>
 8009a6e:	4620      	mov	r0, r4
 8009a70:	f000 f830 	bl	8009ad4 <_getpid_r>
 8009a74:	462a      	mov	r2, r5
 8009a76:	4601      	mov	r1, r0
 8009a78:	4620      	mov	r0, r4
 8009a7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a7e:	f000 b817 	b.w	8009ab0 <_kill_r>
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	d00a      	beq.n	8009a9c <_raise_r+0x4c>
 8009a86:	1c59      	adds	r1, r3, #1
 8009a88:	d103      	bne.n	8009a92 <_raise_r+0x42>
 8009a8a:	2316      	movs	r3, #22
 8009a8c:	6003      	str	r3, [r0, #0]
 8009a8e:	2001      	movs	r0, #1
 8009a90:	e7e7      	b.n	8009a62 <_raise_r+0x12>
 8009a92:	2400      	movs	r4, #0
 8009a94:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a98:	4628      	mov	r0, r5
 8009a9a:	4798      	blx	r3
 8009a9c:	2000      	movs	r0, #0
 8009a9e:	e7e0      	b.n	8009a62 <_raise_r+0x12>

08009aa0 <raise>:
 8009aa0:	4b02      	ldr	r3, [pc, #8]	; (8009aac <raise+0xc>)
 8009aa2:	4601      	mov	r1, r0
 8009aa4:	6818      	ldr	r0, [r3, #0]
 8009aa6:	f7ff bfd3 	b.w	8009a50 <_raise_r>
 8009aaa:	bf00      	nop
 8009aac:	20000034 	.word	0x20000034

08009ab0 <_kill_r>:
 8009ab0:	b538      	push	{r3, r4, r5, lr}
 8009ab2:	4d07      	ldr	r5, [pc, #28]	; (8009ad0 <_kill_r+0x20>)
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	4604      	mov	r4, r0
 8009ab8:	4608      	mov	r0, r1
 8009aba:	4611      	mov	r1, r2
 8009abc:	602b      	str	r3, [r5, #0]
 8009abe:	f7f8 f931 	bl	8001d24 <_kill>
 8009ac2:	1c43      	adds	r3, r0, #1
 8009ac4:	d102      	bne.n	8009acc <_kill_r+0x1c>
 8009ac6:	682b      	ldr	r3, [r5, #0]
 8009ac8:	b103      	cbz	r3, 8009acc <_kill_r+0x1c>
 8009aca:	6023      	str	r3, [r4, #0]
 8009acc:	bd38      	pop	{r3, r4, r5, pc}
 8009ace:	bf00      	nop
 8009ad0:	2000085c 	.word	0x2000085c

08009ad4 <_getpid_r>:
 8009ad4:	f7f8 b91e 	b.w	8001d14 <_getpid>

08009ad8 <siprintf>:
 8009ad8:	b40e      	push	{r1, r2, r3}
 8009ada:	b500      	push	{lr}
 8009adc:	b09c      	sub	sp, #112	; 0x70
 8009ade:	ab1d      	add	r3, sp, #116	; 0x74
 8009ae0:	9002      	str	r0, [sp, #8]
 8009ae2:	9006      	str	r0, [sp, #24]
 8009ae4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009ae8:	4809      	ldr	r0, [pc, #36]	; (8009b10 <siprintf+0x38>)
 8009aea:	9107      	str	r1, [sp, #28]
 8009aec:	9104      	str	r1, [sp, #16]
 8009aee:	4909      	ldr	r1, [pc, #36]	; (8009b14 <siprintf+0x3c>)
 8009af0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009af4:	9105      	str	r1, [sp, #20]
 8009af6:	6800      	ldr	r0, [r0, #0]
 8009af8:	9301      	str	r3, [sp, #4]
 8009afa:	a902      	add	r1, sp, #8
 8009afc:	f003 faaa 	bl	800d054 <_svfiprintf_r>
 8009b00:	9b02      	ldr	r3, [sp, #8]
 8009b02:	2200      	movs	r2, #0
 8009b04:	701a      	strb	r2, [r3, #0]
 8009b06:	b01c      	add	sp, #112	; 0x70
 8009b08:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b0c:	b003      	add	sp, #12
 8009b0e:	4770      	bx	lr
 8009b10:	20000034 	.word	0x20000034
 8009b14:	ffff0208 	.word	0xffff0208

08009b18 <siscanf>:
 8009b18:	b40e      	push	{r1, r2, r3}
 8009b1a:	b510      	push	{r4, lr}
 8009b1c:	b09f      	sub	sp, #124	; 0x7c
 8009b1e:	ac21      	add	r4, sp, #132	; 0x84
 8009b20:	f44f 7101 	mov.w	r1, #516	; 0x204
 8009b24:	f854 2b04 	ldr.w	r2, [r4], #4
 8009b28:	9201      	str	r2, [sp, #4]
 8009b2a:	f8ad 101c 	strh.w	r1, [sp, #28]
 8009b2e:	9004      	str	r0, [sp, #16]
 8009b30:	9008      	str	r0, [sp, #32]
 8009b32:	f7f6 fb57 	bl	80001e4 <strlen>
 8009b36:	4b0c      	ldr	r3, [pc, #48]	; (8009b68 <siscanf+0x50>)
 8009b38:	9005      	str	r0, [sp, #20]
 8009b3a:	9009      	str	r0, [sp, #36]	; 0x24
 8009b3c:	930d      	str	r3, [sp, #52]	; 0x34
 8009b3e:	480b      	ldr	r0, [pc, #44]	; (8009b6c <siscanf+0x54>)
 8009b40:	9a01      	ldr	r2, [sp, #4]
 8009b42:	6800      	ldr	r0, [r0, #0]
 8009b44:	9403      	str	r4, [sp, #12]
 8009b46:	2300      	movs	r3, #0
 8009b48:	9311      	str	r3, [sp, #68]	; 0x44
 8009b4a:	9316      	str	r3, [sp, #88]	; 0x58
 8009b4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009b50:	f8ad 301e 	strh.w	r3, [sp, #30]
 8009b54:	a904      	add	r1, sp, #16
 8009b56:	4623      	mov	r3, r4
 8009b58:	f003 fbd6 	bl	800d308 <__ssvfiscanf_r>
 8009b5c:	b01f      	add	sp, #124	; 0x7c
 8009b5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b62:	b003      	add	sp, #12
 8009b64:	4770      	bx	lr
 8009b66:	bf00      	nop
 8009b68:	08009b93 	.word	0x08009b93
 8009b6c:	20000034 	.word	0x20000034

08009b70 <__sread>:
 8009b70:	b510      	push	{r4, lr}
 8009b72:	460c      	mov	r4, r1
 8009b74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b78:	f003 fe90 	bl	800d89c <_read_r>
 8009b7c:	2800      	cmp	r0, #0
 8009b7e:	bfab      	itete	ge
 8009b80:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009b82:	89a3      	ldrhlt	r3, [r4, #12]
 8009b84:	181b      	addge	r3, r3, r0
 8009b86:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009b8a:	bfac      	ite	ge
 8009b8c:	6563      	strge	r3, [r4, #84]	; 0x54
 8009b8e:	81a3      	strhlt	r3, [r4, #12]
 8009b90:	bd10      	pop	{r4, pc}

08009b92 <__seofread>:
 8009b92:	2000      	movs	r0, #0
 8009b94:	4770      	bx	lr

08009b96 <__swrite>:
 8009b96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b9a:	461f      	mov	r7, r3
 8009b9c:	898b      	ldrh	r3, [r1, #12]
 8009b9e:	05db      	lsls	r3, r3, #23
 8009ba0:	4605      	mov	r5, r0
 8009ba2:	460c      	mov	r4, r1
 8009ba4:	4616      	mov	r6, r2
 8009ba6:	d505      	bpl.n	8009bb4 <__swrite+0x1e>
 8009ba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bac:	2302      	movs	r3, #2
 8009bae:	2200      	movs	r2, #0
 8009bb0:	f002 fce0 	bl	800c574 <_lseek_r>
 8009bb4:	89a3      	ldrh	r3, [r4, #12]
 8009bb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009bbe:	81a3      	strh	r3, [r4, #12]
 8009bc0:	4632      	mov	r2, r6
 8009bc2:	463b      	mov	r3, r7
 8009bc4:	4628      	mov	r0, r5
 8009bc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bca:	f001 b8cb 	b.w	800ad64 <_write_r>

08009bce <__sseek>:
 8009bce:	b510      	push	{r4, lr}
 8009bd0:	460c      	mov	r4, r1
 8009bd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bd6:	f002 fccd 	bl	800c574 <_lseek_r>
 8009bda:	1c43      	adds	r3, r0, #1
 8009bdc:	89a3      	ldrh	r3, [r4, #12]
 8009bde:	bf15      	itete	ne
 8009be0:	6560      	strne	r0, [r4, #84]	; 0x54
 8009be2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009be6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009bea:	81a3      	strheq	r3, [r4, #12]
 8009bec:	bf18      	it	ne
 8009bee:	81a3      	strhne	r3, [r4, #12]
 8009bf0:	bd10      	pop	{r4, pc}

08009bf2 <__sclose>:
 8009bf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bf6:	f001 b8c7 	b.w	800ad88 <_close_r>
	...

08009bfc <_strerror_r>:
 8009bfc:	b510      	push	{r4, lr}
 8009bfe:	4604      	mov	r4, r0
 8009c00:	4608      	mov	r0, r1
 8009c02:	4611      	mov	r1, r2
 8009c04:	288e      	cmp	r0, #142	; 0x8e
 8009c06:	f200 8130 	bhi.w	8009e6a <_strerror_r+0x26e>
 8009c0a:	e8df f010 	tbh	[pc, r0, lsl #1]
 8009c0e:	0139      	.short	0x0139
 8009c10:	0092008f 	.word	0x0092008f
 8009c14:	00960094 	.word	0x00960094
 8009c18:	009a0098 	.word	0x009a0098
 8009c1c:	009e009c 	.word	0x009e009c
 8009c20:	00a400a2 	.word	0x00a400a2
 8009c24:	00aa00a8 	.word	0x00aa00a8
 8009c28:	00ae00ac 	.word	0x00ae00ac
 8009c2c:	00b0012e 	.word	0x00b0012e
 8009c30:	00b400b2 	.word	0x00b400b2
 8009c34:	00b800b6 	.word	0x00b800b6
 8009c38:	00c000be 	.word	0x00c000be
 8009c3c:	00c800c6 	.word	0x00c800c6
 8009c40:	00cc00ca 	.word	0x00cc00ca
 8009c44:	00d200ce 	.word	0x00d200ce
 8009c48:	00d800d6 	.word	0x00d800d6
 8009c4c:	00dc00da 	.word	0x00dc00da
 8009c50:	00e000de 	.word	0x00e000de
 8009c54:	00e400e2 	.word	0x00e400e2
 8009c58:	012e012e 	.word	0x012e012e
 8009c5c:	012e012e 	.word	0x012e012e
 8009c60:	012e012e 	.word	0x012e012e
 8009c64:	012e012e 	.word	0x012e012e
 8009c68:	00ec00e8 	.word	0x00ec00e8
 8009c6c:	012e012e 	.word	0x012e012e
 8009c70:	012e012e 	.word	0x012e012e
 8009c74:	012e012e 	.word	0x012e012e
 8009c78:	012e012e 	.word	0x012e012e
 8009c7c:	012e012e 	.word	0x012e012e
 8009c80:	012e012e 	.word	0x012e012e
 8009c84:	00ee012e 	.word	0x00ee012e
 8009c88:	00f00108 	.word	0x00f00108
 8009c8c:	012e00f2 	.word	0x012e00f2
 8009c90:	012e012e 	.word	0x012e012e
 8009c94:	012e00f4 	.word	0x012e00f4
 8009c98:	012e012e 	.word	0x012e012e
 8009c9c:	012e00f6 	.word	0x012e00f6
 8009ca0:	00fa012e 	.word	0x00fa012e
 8009ca4:	012e012e 	.word	0x012e012e
 8009ca8:	012e00fc 	.word	0x012e00fc
 8009cac:	012e012e 	.word	0x012e012e
 8009cb0:	012e012e 	.word	0x012e012e
 8009cb4:	012e012e 	.word	0x012e012e
 8009cb8:	012e012e 	.word	0x012e012e
 8009cbc:	00fe012e 	.word	0x00fe012e
 8009cc0:	0100012e 	.word	0x0100012e
 8009cc4:	01040102 	.word	0x01040102
 8009cc8:	012e012e 	.word	0x012e012e
 8009ccc:	012e0126 	.word	0x012e0126
 8009cd0:	012e012e 	.word	0x012e012e
 8009cd4:	012e012e 	.word	0x012e012e
 8009cd8:	012e012e 	.word	0x012e012e
 8009cdc:	0114012e 	.word	0x0114012e
 8009ce0:	010a0106 	.word	0x010a0106
 8009ce4:	010e010c 	.word	0x010e010c
 8009ce8:	012e0110 	.word	0x012e0110
 8009cec:	01160112 	.word	0x01160112
 8009cf0:	00ea011a 	.word	0x00ea011a
 8009cf4:	012c00c2 	.word	0x012c00c2
 8009cf8:	00d000ba 	.word	0x00d000ba
 8009cfc:	00a000bc 	.word	0x00a000bc
 8009d00:	012a00a6 	.word	0x012a00a6
 8009d04:	012e00f8 	.word	0x012e00f8
 8009d08:	00c40118 	.word	0x00c40118
 8009d0c:	011c011e 	.word	0x011c011e
 8009d10:	012e012e 	.word	0x012e012e
 8009d14:	012e012e 	.word	0x012e012e
 8009d18:	00d4012e 	.word	0x00d4012e
 8009d1c:	012e012e 	.word	0x012e012e
 8009d20:	00e6012e 	.word	0x00e6012e
 8009d24:	01200128 	.word	0x01200128
 8009d28:	01240122 	.word	0x01240122
 8009d2c:	4b55      	ldr	r3, [pc, #340]	; (8009e84 <_strerror_r+0x288>)
 8009d2e:	4618      	mov	r0, r3
 8009d30:	bd10      	pop	{r4, pc}
 8009d32:	4b55      	ldr	r3, [pc, #340]	; (8009e88 <_strerror_r+0x28c>)
 8009d34:	e7fb      	b.n	8009d2e <_strerror_r+0x132>
 8009d36:	4b55      	ldr	r3, [pc, #340]	; (8009e8c <_strerror_r+0x290>)
 8009d38:	e7f9      	b.n	8009d2e <_strerror_r+0x132>
 8009d3a:	4b55      	ldr	r3, [pc, #340]	; (8009e90 <_strerror_r+0x294>)
 8009d3c:	e7f7      	b.n	8009d2e <_strerror_r+0x132>
 8009d3e:	4b55      	ldr	r3, [pc, #340]	; (8009e94 <_strerror_r+0x298>)
 8009d40:	e7f5      	b.n	8009d2e <_strerror_r+0x132>
 8009d42:	4b55      	ldr	r3, [pc, #340]	; (8009e98 <_strerror_r+0x29c>)
 8009d44:	e7f3      	b.n	8009d2e <_strerror_r+0x132>
 8009d46:	4b55      	ldr	r3, [pc, #340]	; (8009e9c <_strerror_r+0x2a0>)
 8009d48:	e7f1      	b.n	8009d2e <_strerror_r+0x132>
 8009d4a:	4b55      	ldr	r3, [pc, #340]	; (8009ea0 <_strerror_r+0x2a4>)
 8009d4c:	e7ef      	b.n	8009d2e <_strerror_r+0x132>
 8009d4e:	4b55      	ldr	r3, [pc, #340]	; (8009ea4 <_strerror_r+0x2a8>)
 8009d50:	e7ed      	b.n	8009d2e <_strerror_r+0x132>
 8009d52:	4b55      	ldr	r3, [pc, #340]	; (8009ea8 <_strerror_r+0x2ac>)
 8009d54:	e7eb      	b.n	8009d2e <_strerror_r+0x132>
 8009d56:	4b55      	ldr	r3, [pc, #340]	; (8009eac <_strerror_r+0x2b0>)
 8009d58:	e7e9      	b.n	8009d2e <_strerror_r+0x132>
 8009d5a:	4b55      	ldr	r3, [pc, #340]	; (8009eb0 <_strerror_r+0x2b4>)
 8009d5c:	e7e7      	b.n	8009d2e <_strerror_r+0x132>
 8009d5e:	4b55      	ldr	r3, [pc, #340]	; (8009eb4 <_strerror_r+0x2b8>)
 8009d60:	e7e5      	b.n	8009d2e <_strerror_r+0x132>
 8009d62:	4b55      	ldr	r3, [pc, #340]	; (8009eb8 <_strerror_r+0x2bc>)
 8009d64:	e7e3      	b.n	8009d2e <_strerror_r+0x132>
 8009d66:	4b55      	ldr	r3, [pc, #340]	; (8009ebc <_strerror_r+0x2c0>)
 8009d68:	e7e1      	b.n	8009d2e <_strerror_r+0x132>
 8009d6a:	4b55      	ldr	r3, [pc, #340]	; (8009ec0 <_strerror_r+0x2c4>)
 8009d6c:	e7df      	b.n	8009d2e <_strerror_r+0x132>
 8009d6e:	4b55      	ldr	r3, [pc, #340]	; (8009ec4 <_strerror_r+0x2c8>)
 8009d70:	e7dd      	b.n	8009d2e <_strerror_r+0x132>
 8009d72:	4b55      	ldr	r3, [pc, #340]	; (8009ec8 <_strerror_r+0x2cc>)
 8009d74:	e7db      	b.n	8009d2e <_strerror_r+0x132>
 8009d76:	4b55      	ldr	r3, [pc, #340]	; (8009ecc <_strerror_r+0x2d0>)
 8009d78:	e7d9      	b.n	8009d2e <_strerror_r+0x132>
 8009d7a:	4b55      	ldr	r3, [pc, #340]	; (8009ed0 <_strerror_r+0x2d4>)
 8009d7c:	e7d7      	b.n	8009d2e <_strerror_r+0x132>
 8009d7e:	4b55      	ldr	r3, [pc, #340]	; (8009ed4 <_strerror_r+0x2d8>)
 8009d80:	e7d5      	b.n	8009d2e <_strerror_r+0x132>
 8009d82:	4b55      	ldr	r3, [pc, #340]	; (8009ed8 <_strerror_r+0x2dc>)
 8009d84:	e7d3      	b.n	8009d2e <_strerror_r+0x132>
 8009d86:	4b55      	ldr	r3, [pc, #340]	; (8009edc <_strerror_r+0x2e0>)
 8009d88:	e7d1      	b.n	8009d2e <_strerror_r+0x132>
 8009d8a:	4b55      	ldr	r3, [pc, #340]	; (8009ee0 <_strerror_r+0x2e4>)
 8009d8c:	e7cf      	b.n	8009d2e <_strerror_r+0x132>
 8009d8e:	4b55      	ldr	r3, [pc, #340]	; (8009ee4 <_strerror_r+0x2e8>)
 8009d90:	e7cd      	b.n	8009d2e <_strerror_r+0x132>
 8009d92:	4b55      	ldr	r3, [pc, #340]	; (8009ee8 <_strerror_r+0x2ec>)
 8009d94:	e7cb      	b.n	8009d2e <_strerror_r+0x132>
 8009d96:	4b55      	ldr	r3, [pc, #340]	; (8009eec <_strerror_r+0x2f0>)
 8009d98:	e7c9      	b.n	8009d2e <_strerror_r+0x132>
 8009d9a:	4b55      	ldr	r3, [pc, #340]	; (8009ef0 <_strerror_r+0x2f4>)
 8009d9c:	e7c7      	b.n	8009d2e <_strerror_r+0x132>
 8009d9e:	4b55      	ldr	r3, [pc, #340]	; (8009ef4 <_strerror_r+0x2f8>)
 8009da0:	e7c5      	b.n	8009d2e <_strerror_r+0x132>
 8009da2:	4b55      	ldr	r3, [pc, #340]	; (8009ef8 <_strerror_r+0x2fc>)
 8009da4:	e7c3      	b.n	8009d2e <_strerror_r+0x132>
 8009da6:	4b55      	ldr	r3, [pc, #340]	; (8009efc <_strerror_r+0x300>)
 8009da8:	e7c1      	b.n	8009d2e <_strerror_r+0x132>
 8009daa:	4b55      	ldr	r3, [pc, #340]	; (8009f00 <_strerror_r+0x304>)
 8009dac:	e7bf      	b.n	8009d2e <_strerror_r+0x132>
 8009dae:	4b55      	ldr	r3, [pc, #340]	; (8009f04 <_strerror_r+0x308>)
 8009db0:	e7bd      	b.n	8009d2e <_strerror_r+0x132>
 8009db2:	4b55      	ldr	r3, [pc, #340]	; (8009f08 <_strerror_r+0x30c>)
 8009db4:	e7bb      	b.n	8009d2e <_strerror_r+0x132>
 8009db6:	4b55      	ldr	r3, [pc, #340]	; (8009f0c <_strerror_r+0x310>)
 8009db8:	e7b9      	b.n	8009d2e <_strerror_r+0x132>
 8009dba:	4b55      	ldr	r3, [pc, #340]	; (8009f10 <_strerror_r+0x314>)
 8009dbc:	e7b7      	b.n	8009d2e <_strerror_r+0x132>
 8009dbe:	4b55      	ldr	r3, [pc, #340]	; (8009f14 <_strerror_r+0x318>)
 8009dc0:	e7b5      	b.n	8009d2e <_strerror_r+0x132>
 8009dc2:	4b55      	ldr	r3, [pc, #340]	; (8009f18 <_strerror_r+0x31c>)
 8009dc4:	e7b3      	b.n	8009d2e <_strerror_r+0x132>
 8009dc6:	4b55      	ldr	r3, [pc, #340]	; (8009f1c <_strerror_r+0x320>)
 8009dc8:	e7b1      	b.n	8009d2e <_strerror_r+0x132>
 8009dca:	4b55      	ldr	r3, [pc, #340]	; (8009f20 <_strerror_r+0x324>)
 8009dcc:	e7af      	b.n	8009d2e <_strerror_r+0x132>
 8009dce:	4b55      	ldr	r3, [pc, #340]	; (8009f24 <_strerror_r+0x328>)
 8009dd0:	e7ad      	b.n	8009d2e <_strerror_r+0x132>
 8009dd2:	4b55      	ldr	r3, [pc, #340]	; (8009f28 <_strerror_r+0x32c>)
 8009dd4:	e7ab      	b.n	8009d2e <_strerror_r+0x132>
 8009dd6:	4b55      	ldr	r3, [pc, #340]	; (8009f2c <_strerror_r+0x330>)
 8009dd8:	e7a9      	b.n	8009d2e <_strerror_r+0x132>
 8009dda:	4b55      	ldr	r3, [pc, #340]	; (8009f30 <_strerror_r+0x334>)
 8009ddc:	e7a7      	b.n	8009d2e <_strerror_r+0x132>
 8009dde:	4b55      	ldr	r3, [pc, #340]	; (8009f34 <_strerror_r+0x338>)
 8009de0:	e7a5      	b.n	8009d2e <_strerror_r+0x132>
 8009de2:	4b55      	ldr	r3, [pc, #340]	; (8009f38 <_strerror_r+0x33c>)
 8009de4:	e7a3      	b.n	8009d2e <_strerror_r+0x132>
 8009de6:	4b55      	ldr	r3, [pc, #340]	; (8009f3c <_strerror_r+0x340>)
 8009de8:	e7a1      	b.n	8009d2e <_strerror_r+0x132>
 8009dea:	4b55      	ldr	r3, [pc, #340]	; (8009f40 <_strerror_r+0x344>)
 8009dec:	e79f      	b.n	8009d2e <_strerror_r+0x132>
 8009dee:	4b55      	ldr	r3, [pc, #340]	; (8009f44 <_strerror_r+0x348>)
 8009df0:	e79d      	b.n	8009d2e <_strerror_r+0x132>
 8009df2:	4b55      	ldr	r3, [pc, #340]	; (8009f48 <_strerror_r+0x34c>)
 8009df4:	e79b      	b.n	8009d2e <_strerror_r+0x132>
 8009df6:	4b55      	ldr	r3, [pc, #340]	; (8009f4c <_strerror_r+0x350>)
 8009df8:	e799      	b.n	8009d2e <_strerror_r+0x132>
 8009dfa:	4b55      	ldr	r3, [pc, #340]	; (8009f50 <_strerror_r+0x354>)
 8009dfc:	e797      	b.n	8009d2e <_strerror_r+0x132>
 8009dfe:	4b55      	ldr	r3, [pc, #340]	; (8009f54 <_strerror_r+0x358>)
 8009e00:	e795      	b.n	8009d2e <_strerror_r+0x132>
 8009e02:	4b55      	ldr	r3, [pc, #340]	; (8009f58 <_strerror_r+0x35c>)
 8009e04:	e793      	b.n	8009d2e <_strerror_r+0x132>
 8009e06:	4b55      	ldr	r3, [pc, #340]	; (8009f5c <_strerror_r+0x360>)
 8009e08:	e791      	b.n	8009d2e <_strerror_r+0x132>
 8009e0a:	4b55      	ldr	r3, [pc, #340]	; (8009f60 <_strerror_r+0x364>)
 8009e0c:	e78f      	b.n	8009d2e <_strerror_r+0x132>
 8009e0e:	4b55      	ldr	r3, [pc, #340]	; (8009f64 <_strerror_r+0x368>)
 8009e10:	e78d      	b.n	8009d2e <_strerror_r+0x132>
 8009e12:	4b55      	ldr	r3, [pc, #340]	; (8009f68 <_strerror_r+0x36c>)
 8009e14:	e78b      	b.n	8009d2e <_strerror_r+0x132>
 8009e16:	4b55      	ldr	r3, [pc, #340]	; (8009f6c <_strerror_r+0x370>)
 8009e18:	e789      	b.n	8009d2e <_strerror_r+0x132>
 8009e1a:	4b55      	ldr	r3, [pc, #340]	; (8009f70 <_strerror_r+0x374>)
 8009e1c:	e787      	b.n	8009d2e <_strerror_r+0x132>
 8009e1e:	4b55      	ldr	r3, [pc, #340]	; (8009f74 <_strerror_r+0x378>)
 8009e20:	e785      	b.n	8009d2e <_strerror_r+0x132>
 8009e22:	4b55      	ldr	r3, [pc, #340]	; (8009f78 <_strerror_r+0x37c>)
 8009e24:	e783      	b.n	8009d2e <_strerror_r+0x132>
 8009e26:	4b55      	ldr	r3, [pc, #340]	; (8009f7c <_strerror_r+0x380>)
 8009e28:	e781      	b.n	8009d2e <_strerror_r+0x132>
 8009e2a:	4b55      	ldr	r3, [pc, #340]	; (8009f80 <_strerror_r+0x384>)
 8009e2c:	e77f      	b.n	8009d2e <_strerror_r+0x132>
 8009e2e:	4b55      	ldr	r3, [pc, #340]	; (8009f84 <_strerror_r+0x388>)
 8009e30:	e77d      	b.n	8009d2e <_strerror_r+0x132>
 8009e32:	4b55      	ldr	r3, [pc, #340]	; (8009f88 <_strerror_r+0x38c>)
 8009e34:	e77b      	b.n	8009d2e <_strerror_r+0x132>
 8009e36:	4b55      	ldr	r3, [pc, #340]	; (8009f8c <_strerror_r+0x390>)
 8009e38:	e779      	b.n	8009d2e <_strerror_r+0x132>
 8009e3a:	4b55      	ldr	r3, [pc, #340]	; (8009f90 <_strerror_r+0x394>)
 8009e3c:	e777      	b.n	8009d2e <_strerror_r+0x132>
 8009e3e:	4b55      	ldr	r3, [pc, #340]	; (8009f94 <_strerror_r+0x398>)
 8009e40:	e775      	b.n	8009d2e <_strerror_r+0x132>
 8009e42:	4b55      	ldr	r3, [pc, #340]	; (8009f98 <_strerror_r+0x39c>)
 8009e44:	e773      	b.n	8009d2e <_strerror_r+0x132>
 8009e46:	4b55      	ldr	r3, [pc, #340]	; (8009f9c <_strerror_r+0x3a0>)
 8009e48:	e771      	b.n	8009d2e <_strerror_r+0x132>
 8009e4a:	4b55      	ldr	r3, [pc, #340]	; (8009fa0 <_strerror_r+0x3a4>)
 8009e4c:	e76f      	b.n	8009d2e <_strerror_r+0x132>
 8009e4e:	4b55      	ldr	r3, [pc, #340]	; (8009fa4 <_strerror_r+0x3a8>)
 8009e50:	e76d      	b.n	8009d2e <_strerror_r+0x132>
 8009e52:	4b55      	ldr	r3, [pc, #340]	; (8009fa8 <_strerror_r+0x3ac>)
 8009e54:	e76b      	b.n	8009d2e <_strerror_r+0x132>
 8009e56:	4b55      	ldr	r3, [pc, #340]	; (8009fac <_strerror_r+0x3b0>)
 8009e58:	e769      	b.n	8009d2e <_strerror_r+0x132>
 8009e5a:	4b55      	ldr	r3, [pc, #340]	; (8009fb0 <_strerror_r+0x3b4>)
 8009e5c:	e767      	b.n	8009d2e <_strerror_r+0x132>
 8009e5e:	4b55      	ldr	r3, [pc, #340]	; (8009fb4 <_strerror_r+0x3b8>)
 8009e60:	e765      	b.n	8009d2e <_strerror_r+0x132>
 8009e62:	4b55      	ldr	r3, [pc, #340]	; (8009fb8 <_strerror_r+0x3bc>)
 8009e64:	e763      	b.n	8009d2e <_strerror_r+0x132>
 8009e66:	4b55      	ldr	r3, [pc, #340]	; (8009fbc <_strerror_r+0x3c0>)
 8009e68:	e761      	b.n	8009d2e <_strerror_r+0x132>
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	bf14      	ite	ne
 8009e6e:	461a      	movne	r2, r3
 8009e70:	4622      	moveq	r2, r4
 8009e72:	f000 ff55 	bl	800ad20 <_user_strerror>
 8009e76:	4b52      	ldr	r3, [pc, #328]	; (8009fc0 <_strerror_r+0x3c4>)
 8009e78:	2800      	cmp	r0, #0
 8009e7a:	bf18      	it	ne
 8009e7c:	4603      	movne	r3, r0
 8009e7e:	e756      	b.n	8009d2e <_strerror_r+0x132>
 8009e80:	4b50      	ldr	r3, [pc, #320]	; (8009fc4 <_strerror_r+0x3c8>)
 8009e82:	e754      	b.n	8009d2e <_strerror_r+0x132>
 8009e84:	0800e337 	.word	0x0800e337
 8009e88:	0800e341 	.word	0x0800e341
 8009e8c:	0800e35b 	.word	0x0800e35b
 8009e90:	0800e36b 	.word	0x0800e36b
 8009e94:	0800e383 	.word	0x0800e383
 8009e98:	0800e38d 	.word	0x0800e38d
 8009e9c:	0800e3a7 	.word	0x0800e3a7
 8009ea0:	0800e3b9 	.word	0x0800e3b9
 8009ea4:	0800e3cb 	.word	0x0800e3cb
 8009ea8:	0800e3e4 	.word	0x0800e3e4
 8009eac:	0800e3f4 	.word	0x0800e3f4
 8009eb0:	0800e400 	.word	0x0800e400
 8009eb4:	0800e41d 	.word	0x0800e41d
 8009eb8:	0800e42f 	.word	0x0800e42f
 8009ebc:	0800e440 	.word	0x0800e440
 8009ec0:	0800e452 	.word	0x0800e452
 8009ec4:	0800e45e 	.word	0x0800e45e
 8009ec8:	0800e476 	.word	0x0800e476
 8009ecc:	0800e482 	.word	0x0800e482
 8009ed0:	0800e494 	.word	0x0800e494
 8009ed4:	0800e4a3 	.word	0x0800e4a3
 8009ed8:	0800e4b3 	.word	0x0800e4b3
 8009edc:	0800e4c0 	.word	0x0800e4c0
 8009ee0:	0800e4df 	.word	0x0800e4df
 8009ee4:	0800e4ee 	.word	0x0800e4ee
 8009ee8:	0800e4ff 	.word	0x0800e4ff
 8009eec:	0800e523 	.word	0x0800e523
 8009ef0:	0800e541 	.word	0x0800e541
 8009ef4:	0800e55f 	.word	0x0800e55f
 8009ef8:	0800e57f 	.word	0x0800e57f
 8009efc:	0800e596 	.word	0x0800e596
 8009f00:	0800e5a5 	.word	0x0800e5a5
 8009f04:	0800e5b4 	.word	0x0800e5b4
 8009f08:	0800e5c8 	.word	0x0800e5c8
 8009f0c:	0800e5e0 	.word	0x0800e5e0
 8009f10:	0800e5ee 	.word	0x0800e5ee
 8009f14:	0800e5fb 	.word	0x0800e5fb
 8009f18:	0800e611 	.word	0x0800e611
 8009f1c:	0800e620 	.word	0x0800e620
 8009f20:	0800e62c 	.word	0x0800e62c
 8009f24:	0800e65b 	.word	0x0800e65b
 8009f28:	0800e66c 	.word	0x0800e66c
 8009f2c:	0800e687 	.word	0x0800e687
 8009f30:	0800e69a 	.word	0x0800e69a
 8009f34:	0800e6b0 	.word	0x0800e6b0
 8009f38:	0800e6b9 	.word	0x0800e6b9
 8009f3c:	0800e6d0 	.word	0x0800e6d0
 8009f40:	0800e6d8 	.word	0x0800e6d8
 8009f44:	0800e6e5 	.word	0x0800e6e5
 8009f48:	0800e6fa 	.word	0x0800e6fa
 8009f4c:	0800e70e 	.word	0x0800e70e
 8009f50:	0800e726 	.word	0x0800e726
 8009f54:	0800e735 	.word	0x0800e735
 8009f58:	0800e746 	.word	0x0800e746
 8009f5c:	0800e759 	.word	0x0800e759
 8009f60:	0800e765 	.word	0x0800e765
 8009f64:	0800e77e 	.word	0x0800e77e
 8009f68:	0800e792 	.word	0x0800e792
 8009f6c:	0800e7ad 	.word	0x0800e7ad
 8009f70:	0800e7c5 	.word	0x0800e7c5
 8009f74:	0800e7df 	.word	0x0800e7df
 8009f78:	0800e7e7 	.word	0x0800e7e7
 8009f7c:	0800e817 	.word	0x0800e817
 8009f80:	0800e836 	.word	0x0800e836
 8009f84:	0800e855 	.word	0x0800e855
 8009f88:	0800e86c 	.word	0x0800e86c
 8009f8c:	0800e87f 	.word	0x0800e87f
 8009f90:	0800e898 	.word	0x0800e898
 8009f94:	0800e8af 	.word	0x0800e8af
 8009f98:	0800e8c5 	.word	0x0800e8c5
 8009f9c:	0800e8e6 	.word	0x0800e8e6
 8009fa0:	0800e8fe 	.word	0x0800e8fe
 8009fa4:	0800e91a 	.word	0x0800e91a
 8009fa8:	0800e92d 	.word	0x0800e92d
 8009fac:	0800e943 	.word	0x0800e943
 8009fb0:	0800e957 	.word	0x0800e957
 8009fb4:	0800e979 	.word	0x0800e979
 8009fb8:	0800e99f 	.word	0x0800e99f
 8009fbc:	0800e9b0 	.word	0x0800e9b0
 8009fc0:	0800ee53 	.word	0x0800ee53
 8009fc4:	0800e9c5 	.word	0x0800e9c5

08009fc8 <sulp>:
 8009fc8:	b570      	push	{r4, r5, r6, lr}
 8009fca:	4604      	mov	r4, r0
 8009fcc:	460d      	mov	r5, r1
 8009fce:	ec45 4b10 	vmov	d0, r4, r5
 8009fd2:	4616      	mov	r6, r2
 8009fd4:	f002 fe7e 	bl	800ccd4 <__ulp>
 8009fd8:	ec51 0b10 	vmov	r0, r1, d0
 8009fdc:	b17e      	cbz	r6, 8009ffe <sulp+0x36>
 8009fde:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009fe2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	dd09      	ble.n	8009ffe <sulp+0x36>
 8009fea:	051b      	lsls	r3, r3, #20
 8009fec:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009ff0:	2400      	movs	r4, #0
 8009ff2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009ff6:	4622      	mov	r2, r4
 8009ff8:	462b      	mov	r3, r5
 8009ffa:	f7f6 fb0d 	bl	8000618 <__aeabi_dmul>
 8009ffe:	bd70      	pop	{r4, r5, r6, pc}

0800a000 <_strtod_l>:
 800a000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a004:	ed2d 8b02 	vpush	{d8}
 800a008:	b09d      	sub	sp, #116	; 0x74
 800a00a:	461f      	mov	r7, r3
 800a00c:	2300      	movs	r3, #0
 800a00e:	9318      	str	r3, [sp, #96]	; 0x60
 800a010:	4ba2      	ldr	r3, [pc, #648]	; (800a29c <_strtod_l+0x29c>)
 800a012:	9213      	str	r2, [sp, #76]	; 0x4c
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	9305      	str	r3, [sp, #20]
 800a018:	4604      	mov	r4, r0
 800a01a:	4618      	mov	r0, r3
 800a01c:	4688      	mov	r8, r1
 800a01e:	f7f6 f8e1 	bl	80001e4 <strlen>
 800a022:	f04f 0a00 	mov.w	sl, #0
 800a026:	4605      	mov	r5, r0
 800a028:	f04f 0b00 	mov.w	fp, #0
 800a02c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a030:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a032:	781a      	ldrb	r2, [r3, #0]
 800a034:	2a2b      	cmp	r2, #43	; 0x2b
 800a036:	d04e      	beq.n	800a0d6 <_strtod_l+0xd6>
 800a038:	d83b      	bhi.n	800a0b2 <_strtod_l+0xb2>
 800a03a:	2a0d      	cmp	r2, #13
 800a03c:	d834      	bhi.n	800a0a8 <_strtod_l+0xa8>
 800a03e:	2a08      	cmp	r2, #8
 800a040:	d834      	bhi.n	800a0ac <_strtod_l+0xac>
 800a042:	2a00      	cmp	r2, #0
 800a044:	d03e      	beq.n	800a0c4 <_strtod_l+0xc4>
 800a046:	2300      	movs	r3, #0
 800a048:	930a      	str	r3, [sp, #40]	; 0x28
 800a04a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800a04c:	7833      	ldrb	r3, [r6, #0]
 800a04e:	2b30      	cmp	r3, #48	; 0x30
 800a050:	f040 80b0 	bne.w	800a1b4 <_strtod_l+0x1b4>
 800a054:	7873      	ldrb	r3, [r6, #1]
 800a056:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a05a:	2b58      	cmp	r3, #88	; 0x58
 800a05c:	d168      	bne.n	800a130 <_strtod_l+0x130>
 800a05e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a060:	9301      	str	r3, [sp, #4]
 800a062:	ab18      	add	r3, sp, #96	; 0x60
 800a064:	9702      	str	r7, [sp, #8]
 800a066:	9300      	str	r3, [sp, #0]
 800a068:	4a8d      	ldr	r2, [pc, #564]	; (800a2a0 <_strtod_l+0x2a0>)
 800a06a:	ab19      	add	r3, sp, #100	; 0x64
 800a06c:	a917      	add	r1, sp, #92	; 0x5c
 800a06e:	4620      	mov	r0, r4
 800a070:	f001 ff70 	bl	800bf54 <__gethex>
 800a074:	f010 0707 	ands.w	r7, r0, #7
 800a078:	4605      	mov	r5, r0
 800a07a:	d005      	beq.n	800a088 <_strtod_l+0x88>
 800a07c:	2f06      	cmp	r7, #6
 800a07e:	d12c      	bne.n	800a0da <_strtod_l+0xda>
 800a080:	3601      	adds	r6, #1
 800a082:	2300      	movs	r3, #0
 800a084:	9617      	str	r6, [sp, #92]	; 0x5c
 800a086:	930a      	str	r3, [sp, #40]	; 0x28
 800a088:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	f040 8590 	bne.w	800abb0 <_strtod_l+0xbb0>
 800a090:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a092:	b1eb      	cbz	r3, 800a0d0 <_strtod_l+0xd0>
 800a094:	4652      	mov	r2, sl
 800a096:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a09a:	ec43 2b10 	vmov	d0, r2, r3
 800a09e:	b01d      	add	sp, #116	; 0x74
 800a0a0:	ecbd 8b02 	vpop	{d8}
 800a0a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0a8:	2a20      	cmp	r2, #32
 800a0aa:	d1cc      	bne.n	800a046 <_strtod_l+0x46>
 800a0ac:	3301      	adds	r3, #1
 800a0ae:	9317      	str	r3, [sp, #92]	; 0x5c
 800a0b0:	e7be      	b.n	800a030 <_strtod_l+0x30>
 800a0b2:	2a2d      	cmp	r2, #45	; 0x2d
 800a0b4:	d1c7      	bne.n	800a046 <_strtod_l+0x46>
 800a0b6:	2201      	movs	r2, #1
 800a0b8:	920a      	str	r2, [sp, #40]	; 0x28
 800a0ba:	1c5a      	adds	r2, r3, #1
 800a0bc:	9217      	str	r2, [sp, #92]	; 0x5c
 800a0be:	785b      	ldrb	r3, [r3, #1]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d1c2      	bne.n	800a04a <_strtod_l+0x4a>
 800a0c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a0c6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	f040 856e 	bne.w	800abac <_strtod_l+0xbac>
 800a0d0:	4652      	mov	r2, sl
 800a0d2:	465b      	mov	r3, fp
 800a0d4:	e7e1      	b.n	800a09a <_strtod_l+0x9a>
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	e7ee      	b.n	800a0b8 <_strtod_l+0xb8>
 800a0da:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a0dc:	b13a      	cbz	r2, 800a0ee <_strtod_l+0xee>
 800a0de:	2135      	movs	r1, #53	; 0x35
 800a0e0:	a81a      	add	r0, sp, #104	; 0x68
 800a0e2:	f002 ff02 	bl	800ceea <__copybits>
 800a0e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a0e8:	4620      	mov	r0, r4
 800a0ea:	f002 fac1 	bl	800c670 <_Bfree>
 800a0ee:	3f01      	subs	r7, #1
 800a0f0:	2f04      	cmp	r7, #4
 800a0f2:	d806      	bhi.n	800a102 <_strtod_l+0x102>
 800a0f4:	e8df f007 	tbb	[pc, r7]
 800a0f8:	1714030a 	.word	0x1714030a
 800a0fc:	0a          	.byte	0x0a
 800a0fd:	00          	.byte	0x00
 800a0fe:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800a102:	0728      	lsls	r0, r5, #28
 800a104:	d5c0      	bpl.n	800a088 <_strtod_l+0x88>
 800a106:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a10a:	e7bd      	b.n	800a088 <_strtod_l+0x88>
 800a10c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800a110:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a112:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a116:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a11a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a11e:	e7f0      	b.n	800a102 <_strtod_l+0x102>
 800a120:	f8df b180 	ldr.w	fp, [pc, #384]	; 800a2a4 <_strtod_l+0x2a4>
 800a124:	e7ed      	b.n	800a102 <_strtod_l+0x102>
 800a126:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a12a:	f04f 3aff 	mov.w	sl, #4294967295
 800a12e:	e7e8      	b.n	800a102 <_strtod_l+0x102>
 800a130:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a132:	1c5a      	adds	r2, r3, #1
 800a134:	9217      	str	r2, [sp, #92]	; 0x5c
 800a136:	785b      	ldrb	r3, [r3, #1]
 800a138:	2b30      	cmp	r3, #48	; 0x30
 800a13a:	d0f9      	beq.n	800a130 <_strtod_l+0x130>
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d0a3      	beq.n	800a088 <_strtod_l+0x88>
 800a140:	2301      	movs	r3, #1
 800a142:	f04f 0900 	mov.w	r9, #0
 800a146:	9304      	str	r3, [sp, #16]
 800a148:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a14a:	9308      	str	r3, [sp, #32]
 800a14c:	f8cd 901c 	str.w	r9, [sp, #28]
 800a150:	464f      	mov	r7, r9
 800a152:	220a      	movs	r2, #10
 800a154:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a156:	7806      	ldrb	r6, [r0, #0]
 800a158:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a15c:	b2d9      	uxtb	r1, r3
 800a15e:	2909      	cmp	r1, #9
 800a160:	d92a      	bls.n	800a1b8 <_strtod_l+0x1b8>
 800a162:	9905      	ldr	r1, [sp, #20]
 800a164:	462a      	mov	r2, r5
 800a166:	f003 fbeb 	bl	800d940 <strncmp>
 800a16a:	b398      	cbz	r0, 800a1d4 <_strtod_l+0x1d4>
 800a16c:	2000      	movs	r0, #0
 800a16e:	4632      	mov	r2, r6
 800a170:	463d      	mov	r5, r7
 800a172:	9005      	str	r0, [sp, #20]
 800a174:	4603      	mov	r3, r0
 800a176:	2a65      	cmp	r2, #101	; 0x65
 800a178:	d001      	beq.n	800a17e <_strtod_l+0x17e>
 800a17a:	2a45      	cmp	r2, #69	; 0x45
 800a17c:	d118      	bne.n	800a1b0 <_strtod_l+0x1b0>
 800a17e:	b91d      	cbnz	r5, 800a188 <_strtod_l+0x188>
 800a180:	9a04      	ldr	r2, [sp, #16]
 800a182:	4302      	orrs	r2, r0
 800a184:	d09e      	beq.n	800a0c4 <_strtod_l+0xc4>
 800a186:	2500      	movs	r5, #0
 800a188:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800a18c:	f108 0201 	add.w	r2, r8, #1
 800a190:	9217      	str	r2, [sp, #92]	; 0x5c
 800a192:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a196:	2a2b      	cmp	r2, #43	; 0x2b
 800a198:	d075      	beq.n	800a286 <_strtod_l+0x286>
 800a19a:	2a2d      	cmp	r2, #45	; 0x2d
 800a19c:	d07b      	beq.n	800a296 <_strtod_l+0x296>
 800a19e:	f04f 0c00 	mov.w	ip, #0
 800a1a2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a1a6:	2909      	cmp	r1, #9
 800a1a8:	f240 8082 	bls.w	800a2b0 <_strtod_l+0x2b0>
 800a1ac:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a1b0:	2600      	movs	r6, #0
 800a1b2:	e09d      	b.n	800a2f0 <_strtod_l+0x2f0>
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	e7c4      	b.n	800a142 <_strtod_l+0x142>
 800a1b8:	2f08      	cmp	r7, #8
 800a1ba:	bfd8      	it	le
 800a1bc:	9907      	ldrle	r1, [sp, #28]
 800a1be:	f100 0001 	add.w	r0, r0, #1
 800a1c2:	bfda      	itte	le
 800a1c4:	fb02 3301 	mlale	r3, r2, r1, r3
 800a1c8:	9307      	strle	r3, [sp, #28]
 800a1ca:	fb02 3909 	mlagt	r9, r2, r9, r3
 800a1ce:	3701      	adds	r7, #1
 800a1d0:	9017      	str	r0, [sp, #92]	; 0x5c
 800a1d2:	e7bf      	b.n	800a154 <_strtod_l+0x154>
 800a1d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a1d6:	195a      	adds	r2, r3, r5
 800a1d8:	9217      	str	r2, [sp, #92]	; 0x5c
 800a1da:	5d5a      	ldrb	r2, [r3, r5]
 800a1dc:	2f00      	cmp	r7, #0
 800a1de:	d037      	beq.n	800a250 <_strtod_l+0x250>
 800a1e0:	9005      	str	r0, [sp, #20]
 800a1e2:	463d      	mov	r5, r7
 800a1e4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a1e8:	2b09      	cmp	r3, #9
 800a1ea:	d912      	bls.n	800a212 <_strtod_l+0x212>
 800a1ec:	2301      	movs	r3, #1
 800a1ee:	e7c2      	b.n	800a176 <_strtod_l+0x176>
 800a1f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a1f2:	1c5a      	adds	r2, r3, #1
 800a1f4:	9217      	str	r2, [sp, #92]	; 0x5c
 800a1f6:	785a      	ldrb	r2, [r3, #1]
 800a1f8:	3001      	adds	r0, #1
 800a1fa:	2a30      	cmp	r2, #48	; 0x30
 800a1fc:	d0f8      	beq.n	800a1f0 <_strtod_l+0x1f0>
 800a1fe:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a202:	2b08      	cmp	r3, #8
 800a204:	f200 84d9 	bhi.w	800abba <_strtod_l+0xbba>
 800a208:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a20a:	9005      	str	r0, [sp, #20]
 800a20c:	2000      	movs	r0, #0
 800a20e:	9308      	str	r3, [sp, #32]
 800a210:	4605      	mov	r5, r0
 800a212:	3a30      	subs	r2, #48	; 0x30
 800a214:	f100 0301 	add.w	r3, r0, #1
 800a218:	d014      	beq.n	800a244 <_strtod_l+0x244>
 800a21a:	9905      	ldr	r1, [sp, #20]
 800a21c:	4419      	add	r1, r3
 800a21e:	9105      	str	r1, [sp, #20]
 800a220:	462b      	mov	r3, r5
 800a222:	eb00 0e05 	add.w	lr, r0, r5
 800a226:	210a      	movs	r1, #10
 800a228:	4573      	cmp	r3, lr
 800a22a:	d113      	bne.n	800a254 <_strtod_l+0x254>
 800a22c:	182b      	adds	r3, r5, r0
 800a22e:	2b08      	cmp	r3, #8
 800a230:	f105 0501 	add.w	r5, r5, #1
 800a234:	4405      	add	r5, r0
 800a236:	dc1c      	bgt.n	800a272 <_strtod_l+0x272>
 800a238:	9907      	ldr	r1, [sp, #28]
 800a23a:	230a      	movs	r3, #10
 800a23c:	fb03 2301 	mla	r3, r3, r1, r2
 800a240:	9307      	str	r3, [sp, #28]
 800a242:	2300      	movs	r3, #0
 800a244:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a246:	1c51      	adds	r1, r2, #1
 800a248:	9117      	str	r1, [sp, #92]	; 0x5c
 800a24a:	7852      	ldrb	r2, [r2, #1]
 800a24c:	4618      	mov	r0, r3
 800a24e:	e7c9      	b.n	800a1e4 <_strtod_l+0x1e4>
 800a250:	4638      	mov	r0, r7
 800a252:	e7d2      	b.n	800a1fa <_strtod_l+0x1fa>
 800a254:	2b08      	cmp	r3, #8
 800a256:	dc04      	bgt.n	800a262 <_strtod_l+0x262>
 800a258:	9e07      	ldr	r6, [sp, #28]
 800a25a:	434e      	muls	r6, r1
 800a25c:	9607      	str	r6, [sp, #28]
 800a25e:	3301      	adds	r3, #1
 800a260:	e7e2      	b.n	800a228 <_strtod_l+0x228>
 800a262:	f103 0c01 	add.w	ip, r3, #1
 800a266:	f1bc 0f10 	cmp.w	ip, #16
 800a26a:	bfd8      	it	le
 800a26c:	fb01 f909 	mulle.w	r9, r1, r9
 800a270:	e7f5      	b.n	800a25e <_strtod_l+0x25e>
 800a272:	2d10      	cmp	r5, #16
 800a274:	bfdc      	itt	le
 800a276:	230a      	movle	r3, #10
 800a278:	fb03 2909 	mlale	r9, r3, r9, r2
 800a27c:	e7e1      	b.n	800a242 <_strtod_l+0x242>
 800a27e:	2300      	movs	r3, #0
 800a280:	9305      	str	r3, [sp, #20]
 800a282:	2301      	movs	r3, #1
 800a284:	e77c      	b.n	800a180 <_strtod_l+0x180>
 800a286:	f04f 0c00 	mov.w	ip, #0
 800a28a:	f108 0202 	add.w	r2, r8, #2
 800a28e:	9217      	str	r2, [sp, #92]	; 0x5c
 800a290:	f898 2002 	ldrb.w	r2, [r8, #2]
 800a294:	e785      	b.n	800a1a2 <_strtod_l+0x1a2>
 800a296:	f04f 0c01 	mov.w	ip, #1
 800a29a:	e7f6      	b.n	800a28a <_strtod_l+0x28a>
 800a29c:	0800ec7c 	.word	0x0800ec7c
 800a2a0:	0800e9d0 	.word	0x0800e9d0
 800a2a4:	7ff00000 	.word	0x7ff00000
 800a2a8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a2aa:	1c51      	adds	r1, r2, #1
 800a2ac:	9117      	str	r1, [sp, #92]	; 0x5c
 800a2ae:	7852      	ldrb	r2, [r2, #1]
 800a2b0:	2a30      	cmp	r2, #48	; 0x30
 800a2b2:	d0f9      	beq.n	800a2a8 <_strtod_l+0x2a8>
 800a2b4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a2b8:	2908      	cmp	r1, #8
 800a2ba:	f63f af79 	bhi.w	800a1b0 <_strtod_l+0x1b0>
 800a2be:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800a2c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a2c4:	9206      	str	r2, [sp, #24]
 800a2c6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a2c8:	1c51      	adds	r1, r2, #1
 800a2ca:	9117      	str	r1, [sp, #92]	; 0x5c
 800a2cc:	7852      	ldrb	r2, [r2, #1]
 800a2ce:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800a2d2:	2e09      	cmp	r6, #9
 800a2d4:	d937      	bls.n	800a346 <_strtod_l+0x346>
 800a2d6:	9e06      	ldr	r6, [sp, #24]
 800a2d8:	1b89      	subs	r1, r1, r6
 800a2da:	2908      	cmp	r1, #8
 800a2dc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800a2e0:	dc02      	bgt.n	800a2e8 <_strtod_l+0x2e8>
 800a2e2:	4576      	cmp	r6, lr
 800a2e4:	bfa8      	it	ge
 800a2e6:	4676      	movge	r6, lr
 800a2e8:	f1bc 0f00 	cmp.w	ip, #0
 800a2ec:	d000      	beq.n	800a2f0 <_strtod_l+0x2f0>
 800a2ee:	4276      	negs	r6, r6
 800a2f0:	2d00      	cmp	r5, #0
 800a2f2:	d14d      	bne.n	800a390 <_strtod_l+0x390>
 800a2f4:	9904      	ldr	r1, [sp, #16]
 800a2f6:	4301      	orrs	r1, r0
 800a2f8:	f47f aec6 	bne.w	800a088 <_strtod_l+0x88>
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	f47f aee1 	bne.w	800a0c4 <_strtod_l+0xc4>
 800a302:	2a69      	cmp	r2, #105	; 0x69
 800a304:	d027      	beq.n	800a356 <_strtod_l+0x356>
 800a306:	dc24      	bgt.n	800a352 <_strtod_l+0x352>
 800a308:	2a49      	cmp	r2, #73	; 0x49
 800a30a:	d024      	beq.n	800a356 <_strtod_l+0x356>
 800a30c:	2a4e      	cmp	r2, #78	; 0x4e
 800a30e:	f47f aed9 	bne.w	800a0c4 <_strtod_l+0xc4>
 800a312:	499f      	ldr	r1, [pc, #636]	; (800a590 <_strtod_l+0x590>)
 800a314:	a817      	add	r0, sp, #92	; 0x5c
 800a316:	f002 f875 	bl	800c404 <__match>
 800a31a:	2800      	cmp	r0, #0
 800a31c:	f43f aed2 	beq.w	800a0c4 <_strtod_l+0xc4>
 800a320:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a322:	781b      	ldrb	r3, [r3, #0]
 800a324:	2b28      	cmp	r3, #40	; 0x28
 800a326:	d12d      	bne.n	800a384 <_strtod_l+0x384>
 800a328:	499a      	ldr	r1, [pc, #616]	; (800a594 <_strtod_l+0x594>)
 800a32a:	aa1a      	add	r2, sp, #104	; 0x68
 800a32c:	a817      	add	r0, sp, #92	; 0x5c
 800a32e:	f002 f87d 	bl	800c42c <__hexnan>
 800a332:	2805      	cmp	r0, #5
 800a334:	d126      	bne.n	800a384 <_strtod_l+0x384>
 800a336:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a338:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800a33c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800a340:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800a344:	e6a0      	b.n	800a088 <_strtod_l+0x88>
 800a346:	210a      	movs	r1, #10
 800a348:	fb01 2e0e 	mla	lr, r1, lr, r2
 800a34c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800a350:	e7b9      	b.n	800a2c6 <_strtod_l+0x2c6>
 800a352:	2a6e      	cmp	r2, #110	; 0x6e
 800a354:	e7db      	b.n	800a30e <_strtod_l+0x30e>
 800a356:	4990      	ldr	r1, [pc, #576]	; (800a598 <_strtod_l+0x598>)
 800a358:	a817      	add	r0, sp, #92	; 0x5c
 800a35a:	f002 f853 	bl	800c404 <__match>
 800a35e:	2800      	cmp	r0, #0
 800a360:	f43f aeb0 	beq.w	800a0c4 <_strtod_l+0xc4>
 800a364:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a366:	498d      	ldr	r1, [pc, #564]	; (800a59c <_strtod_l+0x59c>)
 800a368:	3b01      	subs	r3, #1
 800a36a:	a817      	add	r0, sp, #92	; 0x5c
 800a36c:	9317      	str	r3, [sp, #92]	; 0x5c
 800a36e:	f002 f849 	bl	800c404 <__match>
 800a372:	b910      	cbnz	r0, 800a37a <_strtod_l+0x37a>
 800a374:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a376:	3301      	adds	r3, #1
 800a378:	9317      	str	r3, [sp, #92]	; 0x5c
 800a37a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800a5ac <_strtod_l+0x5ac>
 800a37e:	f04f 0a00 	mov.w	sl, #0
 800a382:	e681      	b.n	800a088 <_strtod_l+0x88>
 800a384:	4886      	ldr	r0, [pc, #536]	; (800a5a0 <_strtod_l+0x5a0>)
 800a386:	f003 fa9b 	bl	800d8c0 <nan>
 800a38a:	ec5b ab10 	vmov	sl, fp, d0
 800a38e:	e67b      	b.n	800a088 <_strtod_l+0x88>
 800a390:	9b05      	ldr	r3, [sp, #20]
 800a392:	9807      	ldr	r0, [sp, #28]
 800a394:	1af3      	subs	r3, r6, r3
 800a396:	2f00      	cmp	r7, #0
 800a398:	bf08      	it	eq
 800a39a:	462f      	moveq	r7, r5
 800a39c:	2d10      	cmp	r5, #16
 800a39e:	9306      	str	r3, [sp, #24]
 800a3a0:	46a8      	mov	r8, r5
 800a3a2:	bfa8      	it	ge
 800a3a4:	f04f 0810 	movge.w	r8, #16
 800a3a8:	f7f6 f8bc 	bl	8000524 <__aeabi_ui2d>
 800a3ac:	2d09      	cmp	r5, #9
 800a3ae:	4682      	mov	sl, r0
 800a3b0:	468b      	mov	fp, r1
 800a3b2:	dd13      	ble.n	800a3dc <_strtod_l+0x3dc>
 800a3b4:	4b7b      	ldr	r3, [pc, #492]	; (800a5a4 <_strtod_l+0x5a4>)
 800a3b6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a3ba:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a3be:	f7f6 f92b 	bl	8000618 <__aeabi_dmul>
 800a3c2:	4682      	mov	sl, r0
 800a3c4:	4648      	mov	r0, r9
 800a3c6:	468b      	mov	fp, r1
 800a3c8:	f7f6 f8ac 	bl	8000524 <__aeabi_ui2d>
 800a3cc:	4602      	mov	r2, r0
 800a3ce:	460b      	mov	r3, r1
 800a3d0:	4650      	mov	r0, sl
 800a3d2:	4659      	mov	r1, fp
 800a3d4:	f7f5 ff6a 	bl	80002ac <__adddf3>
 800a3d8:	4682      	mov	sl, r0
 800a3da:	468b      	mov	fp, r1
 800a3dc:	2d0f      	cmp	r5, #15
 800a3de:	dc38      	bgt.n	800a452 <_strtod_l+0x452>
 800a3e0:	9b06      	ldr	r3, [sp, #24]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	f43f ae50 	beq.w	800a088 <_strtod_l+0x88>
 800a3e8:	dd24      	ble.n	800a434 <_strtod_l+0x434>
 800a3ea:	2b16      	cmp	r3, #22
 800a3ec:	dc0b      	bgt.n	800a406 <_strtod_l+0x406>
 800a3ee:	496d      	ldr	r1, [pc, #436]	; (800a5a4 <_strtod_l+0x5a4>)
 800a3f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a3f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3f8:	4652      	mov	r2, sl
 800a3fa:	465b      	mov	r3, fp
 800a3fc:	f7f6 f90c 	bl	8000618 <__aeabi_dmul>
 800a400:	4682      	mov	sl, r0
 800a402:	468b      	mov	fp, r1
 800a404:	e640      	b.n	800a088 <_strtod_l+0x88>
 800a406:	9a06      	ldr	r2, [sp, #24]
 800a408:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800a40c:	4293      	cmp	r3, r2
 800a40e:	db20      	blt.n	800a452 <_strtod_l+0x452>
 800a410:	4c64      	ldr	r4, [pc, #400]	; (800a5a4 <_strtod_l+0x5a4>)
 800a412:	f1c5 050f 	rsb	r5, r5, #15
 800a416:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a41a:	4652      	mov	r2, sl
 800a41c:	465b      	mov	r3, fp
 800a41e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a422:	f7f6 f8f9 	bl	8000618 <__aeabi_dmul>
 800a426:	9b06      	ldr	r3, [sp, #24]
 800a428:	1b5d      	subs	r5, r3, r5
 800a42a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a42e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a432:	e7e3      	b.n	800a3fc <_strtod_l+0x3fc>
 800a434:	9b06      	ldr	r3, [sp, #24]
 800a436:	3316      	adds	r3, #22
 800a438:	db0b      	blt.n	800a452 <_strtod_l+0x452>
 800a43a:	9b05      	ldr	r3, [sp, #20]
 800a43c:	1b9e      	subs	r6, r3, r6
 800a43e:	4b59      	ldr	r3, [pc, #356]	; (800a5a4 <_strtod_l+0x5a4>)
 800a440:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800a444:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a448:	4650      	mov	r0, sl
 800a44a:	4659      	mov	r1, fp
 800a44c:	f7f6 fa0e 	bl	800086c <__aeabi_ddiv>
 800a450:	e7d6      	b.n	800a400 <_strtod_l+0x400>
 800a452:	9b06      	ldr	r3, [sp, #24]
 800a454:	eba5 0808 	sub.w	r8, r5, r8
 800a458:	4498      	add	r8, r3
 800a45a:	f1b8 0f00 	cmp.w	r8, #0
 800a45e:	dd74      	ble.n	800a54a <_strtod_l+0x54a>
 800a460:	f018 030f 	ands.w	r3, r8, #15
 800a464:	d00a      	beq.n	800a47c <_strtod_l+0x47c>
 800a466:	494f      	ldr	r1, [pc, #316]	; (800a5a4 <_strtod_l+0x5a4>)
 800a468:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a46c:	4652      	mov	r2, sl
 800a46e:	465b      	mov	r3, fp
 800a470:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a474:	f7f6 f8d0 	bl	8000618 <__aeabi_dmul>
 800a478:	4682      	mov	sl, r0
 800a47a:	468b      	mov	fp, r1
 800a47c:	f038 080f 	bics.w	r8, r8, #15
 800a480:	d04f      	beq.n	800a522 <_strtod_l+0x522>
 800a482:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800a486:	dd22      	ble.n	800a4ce <_strtod_l+0x4ce>
 800a488:	2500      	movs	r5, #0
 800a48a:	462e      	mov	r6, r5
 800a48c:	9507      	str	r5, [sp, #28]
 800a48e:	9505      	str	r5, [sp, #20]
 800a490:	2322      	movs	r3, #34	; 0x22
 800a492:	f8df b118 	ldr.w	fp, [pc, #280]	; 800a5ac <_strtod_l+0x5ac>
 800a496:	6023      	str	r3, [r4, #0]
 800a498:	f04f 0a00 	mov.w	sl, #0
 800a49c:	9b07      	ldr	r3, [sp, #28]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	f43f adf2 	beq.w	800a088 <_strtod_l+0x88>
 800a4a4:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a4a6:	4620      	mov	r0, r4
 800a4a8:	f002 f8e2 	bl	800c670 <_Bfree>
 800a4ac:	9905      	ldr	r1, [sp, #20]
 800a4ae:	4620      	mov	r0, r4
 800a4b0:	f002 f8de 	bl	800c670 <_Bfree>
 800a4b4:	4631      	mov	r1, r6
 800a4b6:	4620      	mov	r0, r4
 800a4b8:	f002 f8da 	bl	800c670 <_Bfree>
 800a4bc:	9907      	ldr	r1, [sp, #28]
 800a4be:	4620      	mov	r0, r4
 800a4c0:	f002 f8d6 	bl	800c670 <_Bfree>
 800a4c4:	4629      	mov	r1, r5
 800a4c6:	4620      	mov	r0, r4
 800a4c8:	f002 f8d2 	bl	800c670 <_Bfree>
 800a4cc:	e5dc      	b.n	800a088 <_strtod_l+0x88>
 800a4ce:	4b36      	ldr	r3, [pc, #216]	; (800a5a8 <_strtod_l+0x5a8>)
 800a4d0:	9304      	str	r3, [sp, #16]
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	ea4f 1828 	mov.w	r8, r8, asr #4
 800a4d8:	4650      	mov	r0, sl
 800a4da:	4659      	mov	r1, fp
 800a4dc:	4699      	mov	r9, r3
 800a4de:	f1b8 0f01 	cmp.w	r8, #1
 800a4e2:	dc21      	bgt.n	800a528 <_strtod_l+0x528>
 800a4e4:	b10b      	cbz	r3, 800a4ea <_strtod_l+0x4ea>
 800a4e6:	4682      	mov	sl, r0
 800a4e8:	468b      	mov	fp, r1
 800a4ea:	4b2f      	ldr	r3, [pc, #188]	; (800a5a8 <_strtod_l+0x5a8>)
 800a4ec:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a4f0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800a4f4:	4652      	mov	r2, sl
 800a4f6:	465b      	mov	r3, fp
 800a4f8:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a4fc:	f7f6 f88c 	bl	8000618 <__aeabi_dmul>
 800a500:	4b2a      	ldr	r3, [pc, #168]	; (800a5ac <_strtod_l+0x5ac>)
 800a502:	460a      	mov	r2, r1
 800a504:	400b      	ands	r3, r1
 800a506:	492a      	ldr	r1, [pc, #168]	; (800a5b0 <_strtod_l+0x5b0>)
 800a508:	428b      	cmp	r3, r1
 800a50a:	4682      	mov	sl, r0
 800a50c:	d8bc      	bhi.n	800a488 <_strtod_l+0x488>
 800a50e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a512:	428b      	cmp	r3, r1
 800a514:	bf86      	itte	hi
 800a516:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800a5b4 <_strtod_l+0x5b4>
 800a51a:	f04f 3aff 	movhi.w	sl, #4294967295
 800a51e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a522:	2300      	movs	r3, #0
 800a524:	9304      	str	r3, [sp, #16]
 800a526:	e084      	b.n	800a632 <_strtod_l+0x632>
 800a528:	f018 0f01 	tst.w	r8, #1
 800a52c:	d005      	beq.n	800a53a <_strtod_l+0x53a>
 800a52e:	9b04      	ldr	r3, [sp, #16]
 800a530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a534:	f7f6 f870 	bl	8000618 <__aeabi_dmul>
 800a538:	2301      	movs	r3, #1
 800a53a:	9a04      	ldr	r2, [sp, #16]
 800a53c:	3208      	adds	r2, #8
 800a53e:	f109 0901 	add.w	r9, r9, #1
 800a542:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a546:	9204      	str	r2, [sp, #16]
 800a548:	e7c9      	b.n	800a4de <_strtod_l+0x4de>
 800a54a:	d0ea      	beq.n	800a522 <_strtod_l+0x522>
 800a54c:	f1c8 0800 	rsb	r8, r8, #0
 800a550:	f018 020f 	ands.w	r2, r8, #15
 800a554:	d00a      	beq.n	800a56c <_strtod_l+0x56c>
 800a556:	4b13      	ldr	r3, [pc, #76]	; (800a5a4 <_strtod_l+0x5a4>)
 800a558:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a55c:	4650      	mov	r0, sl
 800a55e:	4659      	mov	r1, fp
 800a560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a564:	f7f6 f982 	bl	800086c <__aeabi_ddiv>
 800a568:	4682      	mov	sl, r0
 800a56a:	468b      	mov	fp, r1
 800a56c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a570:	d0d7      	beq.n	800a522 <_strtod_l+0x522>
 800a572:	f1b8 0f1f 	cmp.w	r8, #31
 800a576:	dd1f      	ble.n	800a5b8 <_strtod_l+0x5b8>
 800a578:	2500      	movs	r5, #0
 800a57a:	462e      	mov	r6, r5
 800a57c:	9507      	str	r5, [sp, #28]
 800a57e:	9505      	str	r5, [sp, #20]
 800a580:	2322      	movs	r3, #34	; 0x22
 800a582:	f04f 0a00 	mov.w	sl, #0
 800a586:	f04f 0b00 	mov.w	fp, #0
 800a58a:	6023      	str	r3, [r4, #0]
 800a58c:	e786      	b.n	800a49c <_strtod_l+0x49c>
 800a58e:	bf00      	nop
 800a590:	0800e30d 	.word	0x0800e30d
 800a594:	0800e9e4 	.word	0x0800e9e4
 800a598:	0800e305 	.word	0x0800e305
 800a59c:	0800eb24 	.word	0x0800eb24
 800a5a0:	0800ee53 	.word	0x0800ee53
 800a5a4:	0800ed18 	.word	0x0800ed18
 800a5a8:	0800ecf0 	.word	0x0800ecf0
 800a5ac:	7ff00000 	.word	0x7ff00000
 800a5b0:	7ca00000 	.word	0x7ca00000
 800a5b4:	7fefffff 	.word	0x7fefffff
 800a5b8:	f018 0310 	ands.w	r3, r8, #16
 800a5bc:	bf18      	it	ne
 800a5be:	236a      	movne	r3, #106	; 0x6a
 800a5c0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800a970 <_strtod_l+0x970>
 800a5c4:	9304      	str	r3, [sp, #16]
 800a5c6:	4650      	mov	r0, sl
 800a5c8:	4659      	mov	r1, fp
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	f018 0f01 	tst.w	r8, #1
 800a5d0:	d004      	beq.n	800a5dc <_strtod_l+0x5dc>
 800a5d2:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a5d6:	f7f6 f81f 	bl	8000618 <__aeabi_dmul>
 800a5da:	2301      	movs	r3, #1
 800a5dc:	ea5f 0868 	movs.w	r8, r8, asr #1
 800a5e0:	f109 0908 	add.w	r9, r9, #8
 800a5e4:	d1f2      	bne.n	800a5cc <_strtod_l+0x5cc>
 800a5e6:	b10b      	cbz	r3, 800a5ec <_strtod_l+0x5ec>
 800a5e8:	4682      	mov	sl, r0
 800a5ea:	468b      	mov	fp, r1
 800a5ec:	9b04      	ldr	r3, [sp, #16]
 800a5ee:	b1c3      	cbz	r3, 800a622 <_strtod_l+0x622>
 800a5f0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a5f4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	4659      	mov	r1, fp
 800a5fc:	dd11      	ble.n	800a622 <_strtod_l+0x622>
 800a5fe:	2b1f      	cmp	r3, #31
 800a600:	f340 8124 	ble.w	800a84c <_strtod_l+0x84c>
 800a604:	2b34      	cmp	r3, #52	; 0x34
 800a606:	bfde      	ittt	le
 800a608:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a60c:	f04f 33ff 	movle.w	r3, #4294967295
 800a610:	fa03 f202 	lslle.w	r2, r3, r2
 800a614:	f04f 0a00 	mov.w	sl, #0
 800a618:	bfcc      	ite	gt
 800a61a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800a61e:	ea02 0b01 	andle.w	fp, r2, r1
 800a622:	2200      	movs	r2, #0
 800a624:	2300      	movs	r3, #0
 800a626:	4650      	mov	r0, sl
 800a628:	4659      	mov	r1, fp
 800a62a:	f7f6 fa5d 	bl	8000ae8 <__aeabi_dcmpeq>
 800a62e:	2800      	cmp	r0, #0
 800a630:	d1a2      	bne.n	800a578 <_strtod_l+0x578>
 800a632:	9b07      	ldr	r3, [sp, #28]
 800a634:	9300      	str	r3, [sp, #0]
 800a636:	9908      	ldr	r1, [sp, #32]
 800a638:	462b      	mov	r3, r5
 800a63a:	463a      	mov	r2, r7
 800a63c:	4620      	mov	r0, r4
 800a63e:	f002 f87f 	bl	800c740 <__s2b>
 800a642:	9007      	str	r0, [sp, #28]
 800a644:	2800      	cmp	r0, #0
 800a646:	f43f af1f 	beq.w	800a488 <_strtod_l+0x488>
 800a64a:	9b05      	ldr	r3, [sp, #20]
 800a64c:	1b9e      	subs	r6, r3, r6
 800a64e:	9b06      	ldr	r3, [sp, #24]
 800a650:	2b00      	cmp	r3, #0
 800a652:	bfb4      	ite	lt
 800a654:	4633      	movlt	r3, r6
 800a656:	2300      	movge	r3, #0
 800a658:	930c      	str	r3, [sp, #48]	; 0x30
 800a65a:	9b06      	ldr	r3, [sp, #24]
 800a65c:	2500      	movs	r5, #0
 800a65e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a662:	9312      	str	r3, [sp, #72]	; 0x48
 800a664:	462e      	mov	r6, r5
 800a666:	9b07      	ldr	r3, [sp, #28]
 800a668:	4620      	mov	r0, r4
 800a66a:	6859      	ldr	r1, [r3, #4]
 800a66c:	f001 ffc0 	bl	800c5f0 <_Balloc>
 800a670:	9005      	str	r0, [sp, #20]
 800a672:	2800      	cmp	r0, #0
 800a674:	f43f af0c 	beq.w	800a490 <_strtod_l+0x490>
 800a678:	9b07      	ldr	r3, [sp, #28]
 800a67a:	691a      	ldr	r2, [r3, #16]
 800a67c:	3202      	adds	r2, #2
 800a67e:	f103 010c 	add.w	r1, r3, #12
 800a682:	0092      	lsls	r2, r2, #2
 800a684:	300c      	adds	r0, #12
 800a686:	f001 ff99 	bl	800c5bc <memcpy>
 800a68a:	ec4b ab10 	vmov	d0, sl, fp
 800a68e:	aa1a      	add	r2, sp, #104	; 0x68
 800a690:	a919      	add	r1, sp, #100	; 0x64
 800a692:	4620      	mov	r0, r4
 800a694:	f002 fb9a 	bl	800cdcc <__d2b>
 800a698:	ec4b ab18 	vmov	d8, sl, fp
 800a69c:	9018      	str	r0, [sp, #96]	; 0x60
 800a69e:	2800      	cmp	r0, #0
 800a6a0:	f43f aef6 	beq.w	800a490 <_strtod_l+0x490>
 800a6a4:	2101      	movs	r1, #1
 800a6a6:	4620      	mov	r0, r4
 800a6a8:	f002 f8e4 	bl	800c874 <__i2b>
 800a6ac:	4606      	mov	r6, r0
 800a6ae:	2800      	cmp	r0, #0
 800a6b0:	f43f aeee 	beq.w	800a490 <_strtod_l+0x490>
 800a6b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a6b6:	9904      	ldr	r1, [sp, #16]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	bfab      	itete	ge
 800a6bc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800a6be:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800a6c0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800a6c2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800a6c6:	bfac      	ite	ge
 800a6c8:	eb03 0902 	addge.w	r9, r3, r2
 800a6cc:	1ad7      	sublt	r7, r2, r3
 800a6ce:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a6d0:	eba3 0801 	sub.w	r8, r3, r1
 800a6d4:	4490      	add	r8, r2
 800a6d6:	4ba1      	ldr	r3, [pc, #644]	; (800a95c <_strtod_l+0x95c>)
 800a6d8:	f108 38ff 	add.w	r8, r8, #4294967295
 800a6dc:	4598      	cmp	r8, r3
 800a6de:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a6e2:	f280 80c7 	bge.w	800a874 <_strtod_l+0x874>
 800a6e6:	eba3 0308 	sub.w	r3, r3, r8
 800a6ea:	2b1f      	cmp	r3, #31
 800a6ec:	eba2 0203 	sub.w	r2, r2, r3
 800a6f0:	f04f 0101 	mov.w	r1, #1
 800a6f4:	f300 80b1 	bgt.w	800a85a <_strtod_l+0x85a>
 800a6f8:	fa01 f303 	lsl.w	r3, r1, r3
 800a6fc:	930d      	str	r3, [sp, #52]	; 0x34
 800a6fe:	2300      	movs	r3, #0
 800a700:	9308      	str	r3, [sp, #32]
 800a702:	eb09 0802 	add.w	r8, r9, r2
 800a706:	9b04      	ldr	r3, [sp, #16]
 800a708:	45c1      	cmp	r9, r8
 800a70a:	4417      	add	r7, r2
 800a70c:	441f      	add	r7, r3
 800a70e:	464b      	mov	r3, r9
 800a710:	bfa8      	it	ge
 800a712:	4643      	movge	r3, r8
 800a714:	42bb      	cmp	r3, r7
 800a716:	bfa8      	it	ge
 800a718:	463b      	movge	r3, r7
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	bfc2      	ittt	gt
 800a71e:	eba8 0803 	subgt.w	r8, r8, r3
 800a722:	1aff      	subgt	r7, r7, r3
 800a724:	eba9 0903 	subgt.w	r9, r9, r3
 800a728:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	dd17      	ble.n	800a75e <_strtod_l+0x75e>
 800a72e:	4631      	mov	r1, r6
 800a730:	461a      	mov	r2, r3
 800a732:	4620      	mov	r0, r4
 800a734:	f002 f95e 	bl	800c9f4 <__pow5mult>
 800a738:	4606      	mov	r6, r0
 800a73a:	2800      	cmp	r0, #0
 800a73c:	f43f aea8 	beq.w	800a490 <_strtod_l+0x490>
 800a740:	4601      	mov	r1, r0
 800a742:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a744:	4620      	mov	r0, r4
 800a746:	f002 f8ab 	bl	800c8a0 <__multiply>
 800a74a:	900b      	str	r0, [sp, #44]	; 0x2c
 800a74c:	2800      	cmp	r0, #0
 800a74e:	f43f ae9f 	beq.w	800a490 <_strtod_l+0x490>
 800a752:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a754:	4620      	mov	r0, r4
 800a756:	f001 ff8b 	bl	800c670 <_Bfree>
 800a75a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a75c:	9318      	str	r3, [sp, #96]	; 0x60
 800a75e:	f1b8 0f00 	cmp.w	r8, #0
 800a762:	f300 808c 	bgt.w	800a87e <_strtod_l+0x87e>
 800a766:	9b06      	ldr	r3, [sp, #24]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	dd08      	ble.n	800a77e <_strtod_l+0x77e>
 800a76c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a76e:	9905      	ldr	r1, [sp, #20]
 800a770:	4620      	mov	r0, r4
 800a772:	f002 f93f 	bl	800c9f4 <__pow5mult>
 800a776:	9005      	str	r0, [sp, #20]
 800a778:	2800      	cmp	r0, #0
 800a77a:	f43f ae89 	beq.w	800a490 <_strtod_l+0x490>
 800a77e:	2f00      	cmp	r7, #0
 800a780:	dd08      	ble.n	800a794 <_strtod_l+0x794>
 800a782:	9905      	ldr	r1, [sp, #20]
 800a784:	463a      	mov	r2, r7
 800a786:	4620      	mov	r0, r4
 800a788:	f002 f98e 	bl	800caa8 <__lshift>
 800a78c:	9005      	str	r0, [sp, #20]
 800a78e:	2800      	cmp	r0, #0
 800a790:	f43f ae7e 	beq.w	800a490 <_strtod_l+0x490>
 800a794:	f1b9 0f00 	cmp.w	r9, #0
 800a798:	dd08      	ble.n	800a7ac <_strtod_l+0x7ac>
 800a79a:	4631      	mov	r1, r6
 800a79c:	464a      	mov	r2, r9
 800a79e:	4620      	mov	r0, r4
 800a7a0:	f002 f982 	bl	800caa8 <__lshift>
 800a7a4:	4606      	mov	r6, r0
 800a7a6:	2800      	cmp	r0, #0
 800a7a8:	f43f ae72 	beq.w	800a490 <_strtod_l+0x490>
 800a7ac:	9a05      	ldr	r2, [sp, #20]
 800a7ae:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a7b0:	4620      	mov	r0, r4
 800a7b2:	f002 fa05 	bl	800cbc0 <__mdiff>
 800a7b6:	4605      	mov	r5, r0
 800a7b8:	2800      	cmp	r0, #0
 800a7ba:	f43f ae69 	beq.w	800a490 <_strtod_l+0x490>
 800a7be:	68c3      	ldr	r3, [r0, #12]
 800a7c0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	60c3      	str	r3, [r0, #12]
 800a7c6:	4631      	mov	r1, r6
 800a7c8:	f002 f9de 	bl	800cb88 <__mcmp>
 800a7cc:	2800      	cmp	r0, #0
 800a7ce:	da60      	bge.n	800a892 <_strtod_l+0x892>
 800a7d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7d2:	ea53 030a 	orrs.w	r3, r3, sl
 800a7d6:	f040 8082 	bne.w	800a8de <_strtod_l+0x8de>
 800a7da:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d17d      	bne.n	800a8de <_strtod_l+0x8de>
 800a7e2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a7e6:	0d1b      	lsrs	r3, r3, #20
 800a7e8:	051b      	lsls	r3, r3, #20
 800a7ea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a7ee:	d976      	bls.n	800a8de <_strtod_l+0x8de>
 800a7f0:	696b      	ldr	r3, [r5, #20]
 800a7f2:	b913      	cbnz	r3, 800a7fa <_strtod_l+0x7fa>
 800a7f4:	692b      	ldr	r3, [r5, #16]
 800a7f6:	2b01      	cmp	r3, #1
 800a7f8:	dd71      	ble.n	800a8de <_strtod_l+0x8de>
 800a7fa:	4629      	mov	r1, r5
 800a7fc:	2201      	movs	r2, #1
 800a7fe:	4620      	mov	r0, r4
 800a800:	f002 f952 	bl	800caa8 <__lshift>
 800a804:	4631      	mov	r1, r6
 800a806:	4605      	mov	r5, r0
 800a808:	f002 f9be 	bl	800cb88 <__mcmp>
 800a80c:	2800      	cmp	r0, #0
 800a80e:	dd66      	ble.n	800a8de <_strtod_l+0x8de>
 800a810:	9904      	ldr	r1, [sp, #16]
 800a812:	4a53      	ldr	r2, [pc, #332]	; (800a960 <_strtod_l+0x960>)
 800a814:	465b      	mov	r3, fp
 800a816:	2900      	cmp	r1, #0
 800a818:	f000 8081 	beq.w	800a91e <_strtod_l+0x91e>
 800a81c:	ea02 010b 	and.w	r1, r2, fp
 800a820:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a824:	dc7b      	bgt.n	800a91e <_strtod_l+0x91e>
 800a826:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a82a:	f77f aea9 	ble.w	800a580 <_strtod_l+0x580>
 800a82e:	4b4d      	ldr	r3, [pc, #308]	; (800a964 <_strtod_l+0x964>)
 800a830:	4650      	mov	r0, sl
 800a832:	4659      	mov	r1, fp
 800a834:	2200      	movs	r2, #0
 800a836:	f7f5 feef 	bl	8000618 <__aeabi_dmul>
 800a83a:	460b      	mov	r3, r1
 800a83c:	4303      	orrs	r3, r0
 800a83e:	bf08      	it	eq
 800a840:	2322      	moveq	r3, #34	; 0x22
 800a842:	4682      	mov	sl, r0
 800a844:	468b      	mov	fp, r1
 800a846:	bf08      	it	eq
 800a848:	6023      	streq	r3, [r4, #0]
 800a84a:	e62b      	b.n	800a4a4 <_strtod_l+0x4a4>
 800a84c:	f04f 32ff 	mov.w	r2, #4294967295
 800a850:	fa02 f303 	lsl.w	r3, r2, r3
 800a854:	ea03 0a0a 	and.w	sl, r3, sl
 800a858:	e6e3      	b.n	800a622 <_strtod_l+0x622>
 800a85a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800a85e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800a862:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800a866:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800a86a:	fa01 f308 	lsl.w	r3, r1, r8
 800a86e:	9308      	str	r3, [sp, #32]
 800a870:	910d      	str	r1, [sp, #52]	; 0x34
 800a872:	e746      	b.n	800a702 <_strtod_l+0x702>
 800a874:	2300      	movs	r3, #0
 800a876:	9308      	str	r3, [sp, #32]
 800a878:	2301      	movs	r3, #1
 800a87a:	930d      	str	r3, [sp, #52]	; 0x34
 800a87c:	e741      	b.n	800a702 <_strtod_l+0x702>
 800a87e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a880:	4642      	mov	r2, r8
 800a882:	4620      	mov	r0, r4
 800a884:	f002 f910 	bl	800caa8 <__lshift>
 800a888:	9018      	str	r0, [sp, #96]	; 0x60
 800a88a:	2800      	cmp	r0, #0
 800a88c:	f47f af6b 	bne.w	800a766 <_strtod_l+0x766>
 800a890:	e5fe      	b.n	800a490 <_strtod_l+0x490>
 800a892:	465f      	mov	r7, fp
 800a894:	d16e      	bne.n	800a974 <_strtod_l+0x974>
 800a896:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a898:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a89c:	b342      	cbz	r2, 800a8f0 <_strtod_l+0x8f0>
 800a89e:	4a32      	ldr	r2, [pc, #200]	; (800a968 <_strtod_l+0x968>)
 800a8a0:	4293      	cmp	r3, r2
 800a8a2:	d128      	bne.n	800a8f6 <_strtod_l+0x8f6>
 800a8a4:	9b04      	ldr	r3, [sp, #16]
 800a8a6:	4651      	mov	r1, sl
 800a8a8:	b1eb      	cbz	r3, 800a8e6 <_strtod_l+0x8e6>
 800a8aa:	4b2d      	ldr	r3, [pc, #180]	; (800a960 <_strtod_l+0x960>)
 800a8ac:	403b      	ands	r3, r7
 800a8ae:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a8b2:	f04f 32ff 	mov.w	r2, #4294967295
 800a8b6:	d819      	bhi.n	800a8ec <_strtod_l+0x8ec>
 800a8b8:	0d1b      	lsrs	r3, r3, #20
 800a8ba:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a8be:	fa02 f303 	lsl.w	r3, r2, r3
 800a8c2:	4299      	cmp	r1, r3
 800a8c4:	d117      	bne.n	800a8f6 <_strtod_l+0x8f6>
 800a8c6:	4b29      	ldr	r3, [pc, #164]	; (800a96c <_strtod_l+0x96c>)
 800a8c8:	429f      	cmp	r7, r3
 800a8ca:	d102      	bne.n	800a8d2 <_strtod_l+0x8d2>
 800a8cc:	3101      	adds	r1, #1
 800a8ce:	f43f addf 	beq.w	800a490 <_strtod_l+0x490>
 800a8d2:	4b23      	ldr	r3, [pc, #140]	; (800a960 <_strtod_l+0x960>)
 800a8d4:	403b      	ands	r3, r7
 800a8d6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a8da:	f04f 0a00 	mov.w	sl, #0
 800a8de:	9b04      	ldr	r3, [sp, #16]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d1a4      	bne.n	800a82e <_strtod_l+0x82e>
 800a8e4:	e5de      	b.n	800a4a4 <_strtod_l+0x4a4>
 800a8e6:	f04f 33ff 	mov.w	r3, #4294967295
 800a8ea:	e7ea      	b.n	800a8c2 <_strtod_l+0x8c2>
 800a8ec:	4613      	mov	r3, r2
 800a8ee:	e7e8      	b.n	800a8c2 <_strtod_l+0x8c2>
 800a8f0:	ea53 030a 	orrs.w	r3, r3, sl
 800a8f4:	d08c      	beq.n	800a810 <_strtod_l+0x810>
 800a8f6:	9b08      	ldr	r3, [sp, #32]
 800a8f8:	b1db      	cbz	r3, 800a932 <_strtod_l+0x932>
 800a8fa:	423b      	tst	r3, r7
 800a8fc:	d0ef      	beq.n	800a8de <_strtod_l+0x8de>
 800a8fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a900:	9a04      	ldr	r2, [sp, #16]
 800a902:	4650      	mov	r0, sl
 800a904:	4659      	mov	r1, fp
 800a906:	b1c3      	cbz	r3, 800a93a <_strtod_l+0x93a>
 800a908:	f7ff fb5e 	bl	8009fc8 <sulp>
 800a90c:	4602      	mov	r2, r0
 800a90e:	460b      	mov	r3, r1
 800a910:	ec51 0b18 	vmov	r0, r1, d8
 800a914:	f7f5 fcca 	bl	80002ac <__adddf3>
 800a918:	4682      	mov	sl, r0
 800a91a:	468b      	mov	fp, r1
 800a91c:	e7df      	b.n	800a8de <_strtod_l+0x8de>
 800a91e:	4013      	ands	r3, r2
 800a920:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a924:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a928:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a92c:	f04f 3aff 	mov.w	sl, #4294967295
 800a930:	e7d5      	b.n	800a8de <_strtod_l+0x8de>
 800a932:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a934:	ea13 0f0a 	tst.w	r3, sl
 800a938:	e7e0      	b.n	800a8fc <_strtod_l+0x8fc>
 800a93a:	f7ff fb45 	bl	8009fc8 <sulp>
 800a93e:	4602      	mov	r2, r0
 800a940:	460b      	mov	r3, r1
 800a942:	ec51 0b18 	vmov	r0, r1, d8
 800a946:	f7f5 fcaf 	bl	80002a8 <__aeabi_dsub>
 800a94a:	2200      	movs	r2, #0
 800a94c:	2300      	movs	r3, #0
 800a94e:	4682      	mov	sl, r0
 800a950:	468b      	mov	fp, r1
 800a952:	f7f6 f8c9 	bl	8000ae8 <__aeabi_dcmpeq>
 800a956:	2800      	cmp	r0, #0
 800a958:	d0c1      	beq.n	800a8de <_strtod_l+0x8de>
 800a95a:	e611      	b.n	800a580 <_strtod_l+0x580>
 800a95c:	fffffc02 	.word	0xfffffc02
 800a960:	7ff00000 	.word	0x7ff00000
 800a964:	39500000 	.word	0x39500000
 800a968:	000fffff 	.word	0x000fffff
 800a96c:	7fefffff 	.word	0x7fefffff
 800a970:	0800e9f8 	.word	0x0800e9f8
 800a974:	4631      	mov	r1, r6
 800a976:	4628      	mov	r0, r5
 800a978:	f002 fa84 	bl	800ce84 <__ratio>
 800a97c:	ec59 8b10 	vmov	r8, r9, d0
 800a980:	ee10 0a10 	vmov	r0, s0
 800a984:	2200      	movs	r2, #0
 800a986:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a98a:	4649      	mov	r1, r9
 800a98c:	f7f6 f8c0 	bl	8000b10 <__aeabi_dcmple>
 800a990:	2800      	cmp	r0, #0
 800a992:	d07a      	beq.n	800aa8a <_strtod_l+0xa8a>
 800a994:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a996:	2b00      	cmp	r3, #0
 800a998:	d04a      	beq.n	800aa30 <_strtod_l+0xa30>
 800a99a:	4b95      	ldr	r3, [pc, #596]	; (800abf0 <_strtod_l+0xbf0>)
 800a99c:	2200      	movs	r2, #0
 800a99e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a9a2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800abf0 <_strtod_l+0xbf0>
 800a9a6:	f04f 0800 	mov.w	r8, #0
 800a9aa:	4b92      	ldr	r3, [pc, #584]	; (800abf4 <_strtod_l+0xbf4>)
 800a9ac:	403b      	ands	r3, r7
 800a9ae:	930d      	str	r3, [sp, #52]	; 0x34
 800a9b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a9b2:	4b91      	ldr	r3, [pc, #580]	; (800abf8 <_strtod_l+0xbf8>)
 800a9b4:	429a      	cmp	r2, r3
 800a9b6:	f040 80b0 	bne.w	800ab1a <_strtod_l+0xb1a>
 800a9ba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a9be:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800a9c2:	ec4b ab10 	vmov	d0, sl, fp
 800a9c6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a9ca:	f002 f983 	bl	800ccd4 <__ulp>
 800a9ce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a9d2:	ec53 2b10 	vmov	r2, r3, d0
 800a9d6:	f7f5 fe1f 	bl	8000618 <__aeabi_dmul>
 800a9da:	4652      	mov	r2, sl
 800a9dc:	465b      	mov	r3, fp
 800a9de:	f7f5 fc65 	bl	80002ac <__adddf3>
 800a9e2:	460b      	mov	r3, r1
 800a9e4:	4983      	ldr	r1, [pc, #524]	; (800abf4 <_strtod_l+0xbf4>)
 800a9e6:	4a85      	ldr	r2, [pc, #532]	; (800abfc <_strtod_l+0xbfc>)
 800a9e8:	4019      	ands	r1, r3
 800a9ea:	4291      	cmp	r1, r2
 800a9ec:	4682      	mov	sl, r0
 800a9ee:	d960      	bls.n	800aab2 <_strtod_l+0xab2>
 800a9f0:	ee18 3a90 	vmov	r3, s17
 800a9f4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a9f8:	4293      	cmp	r3, r2
 800a9fa:	d104      	bne.n	800aa06 <_strtod_l+0xa06>
 800a9fc:	ee18 3a10 	vmov	r3, s16
 800aa00:	3301      	adds	r3, #1
 800aa02:	f43f ad45 	beq.w	800a490 <_strtod_l+0x490>
 800aa06:	f8df b200 	ldr.w	fp, [pc, #512]	; 800ac08 <_strtod_l+0xc08>
 800aa0a:	f04f 3aff 	mov.w	sl, #4294967295
 800aa0e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800aa10:	4620      	mov	r0, r4
 800aa12:	f001 fe2d 	bl	800c670 <_Bfree>
 800aa16:	9905      	ldr	r1, [sp, #20]
 800aa18:	4620      	mov	r0, r4
 800aa1a:	f001 fe29 	bl	800c670 <_Bfree>
 800aa1e:	4631      	mov	r1, r6
 800aa20:	4620      	mov	r0, r4
 800aa22:	f001 fe25 	bl	800c670 <_Bfree>
 800aa26:	4629      	mov	r1, r5
 800aa28:	4620      	mov	r0, r4
 800aa2a:	f001 fe21 	bl	800c670 <_Bfree>
 800aa2e:	e61a      	b.n	800a666 <_strtod_l+0x666>
 800aa30:	f1ba 0f00 	cmp.w	sl, #0
 800aa34:	d11b      	bne.n	800aa6e <_strtod_l+0xa6e>
 800aa36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aa3a:	b9f3      	cbnz	r3, 800aa7a <_strtod_l+0xa7a>
 800aa3c:	4b6c      	ldr	r3, [pc, #432]	; (800abf0 <_strtod_l+0xbf0>)
 800aa3e:	2200      	movs	r2, #0
 800aa40:	4640      	mov	r0, r8
 800aa42:	4649      	mov	r1, r9
 800aa44:	f7f6 f85a 	bl	8000afc <__aeabi_dcmplt>
 800aa48:	b9d0      	cbnz	r0, 800aa80 <_strtod_l+0xa80>
 800aa4a:	4640      	mov	r0, r8
 800aa4c:	4649      	mov	r1, r9
 800aa4e:	4b6c      	ldr	r3, [pc, #432]	; (800ac00 <_strtod_l+0xc00>)
 800aa50:	2200      	movs	r2, #0
 800aa52:	f7f5 fde1 	bl	8000618 <__aeabi_dmul>
 800aa56:	4680      	mov	r8, r0
 800aa58:	4689      	mov	r9, r1
 800aa5a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800aa5e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800aa62:	9315      	str	r3, [sp, #84]	; 0x54
 800aa64:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800aa68:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800aa6c:	e79d      	b.n	800a9aa <_strtod_l+0x9aa>
 800aa6e:	f1ba 0f01 	cmp.w	sl, #1
 800aa72:	d102      	bne.n	800aa7a <_strtod_l+0xa7a>
 800aa74:	2f00      	cmp	r7, #0
 800aa76:	f43f ad83 	beq.w	800a580 <_strtod_l+0x580>
 800aa7a:	4b62      	ldr	r3, [pc, #392]	; (800ac04 <_strtod_l+0xc04>)
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	e78e      	b.n	800a99e <_strtod_l+0x99e>
 800aa80:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800ac00 <_strtod_l+0xc00>
 800aa84:	f04f 0800 	mov.w	r8, #0
 800aa88:	e7e7      	b.n	800aa5a <_strtod_l+0xa5a>
 800aa8a:	4b5d      	ldr	r3, [pc, #372]	; (800ac00 <_strtod_l+0xc00>)
 800aa8c:	4640      	mov	r0, r8
 800aa8e:	4649      	mov	r1, r9
 800aa90:	2200      	movs	r2, #0
 800aa92:	f7f5 fdc1 	bl	8000618 <__aeabi_dmul>
 800aa96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa98:	4680      	mov	r8, r0
 800aa9a:	4689      	mov	r9, r1
 800aa9c:	b933      	cbnz	r3, 800aaac <_strtod_l+0xaac>
 800aa9e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aaa2:	900e      	str	r0, [sp, #56]	; 0x38
 800aaa4:	930f      	str	r3, [sp, #60]	; 0x3c
 800aaa6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800aaaa:	e7dd      	b.n	800aa68 <_strtod_l+0xa68>
 800aaac:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800aab0:	e7f9      	b.n	800aaa6 <_strtod_l+0xaa6>
 800aab2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800aab6:	9b04      	ldr	r3, [sp, #16]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d1a8      	bne.n	800aa0e <_strtod_l+0xa0e>
 800aabc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800aac0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aac2:	0d1b      	lsrs	r3, r3, #20
 800aac4:	051b      	lsls	r3, r3, #20
 800aac6:	429a      	cmp	r2, r3
 800aac8:	d1a1      	bne.n	800aa0e <_strtod_l+0xa0e>
 800aaca:	4640      	mov	r0, r8
 800aacc:	4649      	mov	r1, r9
 800aace:	f7f6 f903 	bl	8000cd8 <__aeabi_d2lz>
 800aad2:	f7f5 fd73 	bl	80005bc <__aeabi_l2d>
 800aad6:	4602      	mov	r2, r0
 800aad8:	460b      	mov	r3, r1
 800aada:	4640      	mov	r0, r8
 800aadc:	4649      	mov	r1, r9
 800aade:	f7f5 fbe3 	bl	80002a8 <__aeabi_dsub>
 800aae2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aae4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aae8:	ea43 030a 	orr.w	r3, r3, sl
 800aaec:	4313      	orrs	r3, r2
 800aaee:	4680      	mov	r8, r0
 800aaf0:	4689      	mov	r9, r1
 800aaf2:	d055      	beq.n	800aba0 <_strtod_l+0xba0>
 800aaf4:	a336      	add	r3, pc, #216	; (adr r3, 800abd0 <_strtod_l+0xbd0>)
 800aaf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aafa:	f7f5 ffff 	bl	8000afc <__aeabi_dcmplt>
 800aafe:	2800      	cmp	r0, #0
 800ab00:	f47f acd0 	bne.w	800a4a4 <_strtod_l+0x4a4>
 800ab04:	a334      	add	r3, pc, #208	; (adr r3, 800abd8 <_strtod_l+0xbd8>)
 800ab06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab0a:	4640      	mov	r0, r8
 800ab0c:	4649      	mov	r1, r9
 800ab0e:	f7f6 f813 	bl	8000b38 <__aeabi_dcmpgt>
 800ab12:	2800      	cmp	r0, #0
 800ab14:	f43f af7b 	beq.w	800aa0e <_strtod_l+0xa0e>
 800ab18:	e4c4      	b.n	800a4a4 <_strtod_l+0x4a4>
 800ab1a:	9b04      	ldr	r3, [sp, #16]
 800ab1c:	b333      	cbz	r3, 800ab6c <_strtod_l+0xb6c>
 800ab1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab20:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ab24:	d822      	bhi.n	800ab6c <_strtod_l+0xb6c>
 800ab26:	a32e      	add	r3, pc, #184	; (adr r3, 800abe0 <_strtod_l+0xbe0>)
 800ab28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab2c:	4640      	mov	r0, r8
 800ab2e:	4649      	mov	r1, r9
 800ab30:	f7f5 ffee 	bl	8000b10 <__aeabi_dcmple>
 800ab34:	b1a0      	cbz	r0, 800ab60 <_strtod_l+0xb60>
 800ab36:	4649      	mov	r1, r9
 800ab38:	4640      	mov	r0, r8
 800ab3a:	f7f6 f845 	bl	8000bc8 <__aeabi_d2uiz>
 800ab3e:	2801      	cmp	r0, #1
 800ab40:	bf38      	it	cc
 800ab42:	2001      	movcc	r0, #1
 800ab44:	f7f5 fcee 	bl	8000524 <__aeabi_ui2d>
 800ab48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab4a:	4680      	mov	r8, r0
 800ab4c:	4689      	mov	r9, r1
 800ab4e:	bb23      	cbnz	r3, 800ab9a <_strtod_l+0xb9a>
 800ab50:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ab54:	9010      	str	r0, [sp, #64]	; 0x40
 800ab56:	9311      	str	r3, [sp, #68]	; 0x44
 800ab58:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ab5c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ab60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab62:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ab64:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ab68:	1a9b      	subs	r3, r3, r2
 800ab6a:	9309      	str	r3, [sp, #36]	; 0x24
 800ab6c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ab70:	eeb0 0a48 	vmov.f32	s0, s16
 800ab74:	eef0 0a68 	vmov.f32	s1, s17
 800ab78:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ab7c:	f002 f8aa 	bl	800ccd4 <__ulp>
 800ab80:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ab84:	ec53 2b10 	vmov	r2, r3, d0
 800ab88:	f7f5 fd46 	bl	8000618 <__aeabi_dmul>
 800ab8c:	ec53 2b18 	vmov	r2, r3, d8
 800ab90:	f7f5 fb8c 	bl	80002ac <__adddf3>
 800ab94:	4682      	mov	sl, r0
 800ab96:	468b      	mov	fp, r1
 800ab98:	e78d      	b.n	800aab6 <_strtod_l+0xab6>
 800ab9a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800ab9e:	e7db      	b.n	800ab58 <_strtod_l+0xb58>
 800aba0:	a311      	add	r3, pc, #68	; (adr r3, 800abe8 <_strtod_l+0xbe8>)
 800aba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aba6:	f7f5 ffa9 	bl	8000afc <__aeabi_dcmplt>
 800abaa:	e7b2      	b.n	800ab12 <_strtod_l+0xb12>
 800abac:	2300      	movs	r3, #0
 800abae:	930a      	str	r3, [sp, #40]	; 0x28
 800abb0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800abb2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800abb4:	6013      	str	r3, [r2, #0]
 800abb6:	f7ff ba6b 	b.w	800a090 <_strtod_l+0x90>
 800abba:	2a65      	cmp	r2, #101	; 0x65
 800abbc:	f43f ab5f 	beq.w	800a27e <_strtod_l+0x27e>
 800abc0:	2a45      	cmp	r2, #69	; 0x45
 800abc2:	f43f ab5c 	beq.w	800a27e <_strtod_l+0x27e>
 800abc6:	2301      	movs	r3, #1
 800abc8:	f7ff bb94 	b.w	800a2f4 <_strtod_l+0x2f4>
 800abcc:	f3af 8000 	nop.w
 800abd0:	94a03595 	.word	0x94a03595
 800abd4:	3fdfffff 	.word	0x3fdfffff
 800abd8:	35afe535 	.word	0x35afe535
 800abdc:	3fe00000 	.word	0x3fe00000
 800abe0:	ffc00000 	.word	0xffc00000
 800abe4:	41dfffff 	.word	0x41dfffff
 800abe8:	94a03595 	.word	0x94a03595
 800abec:	3fcfffff 	.word	0x3fcfffff
 800abf0:	3ff00000 	.word	0x3ff00000
 800abf4:	7ff00000 	.word	0x7ff00000
 800abf8:	7fe00000 	.word	0x7fe00000
 800abfc:	7c9fffff 	.word	0x7c9fffff
 800ac00:	3fe00000 	.word	0x3fe00000
 800ac04:	bff00000 	.word	0xbff00000
 800ac08:	7fefffff 	.word	0x7fefffff

0800ac0c <_strtod_r>:
 800ac0c:	4b01      	ldr	r3, [pc, #4]	; (800ac14 <_strtod_r+0x8>)
 800ac0e:	f7ff b9f7 	b.w	800a000 <_strtod_l>
 800ac12:	bf00      	nop
 800ac14:	2000009c 	.word	0x2000009c

0800ac18 <_strtol_l.constprop.0>:
 800ac18:	2b01      	cmp	r3, #1
 800ac1a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac1e:	d001      	beq.n	800ac24 <_strtol_l.constprop.0+0xc>
 800ac20:	2b24      	cmp	r3, #36	; 0x24
 800ac22:	d906      	bls.n	800ac32 <_strtol_l.constprop.0+0x1a>
 800ac24:	f7fd fec8 	bl	80089b8 <__errno>
 800ac28:	2316      	movs	r3, #22
 800ac2a:	6003      	str	r3, [r0, #0]
 800ac2c:	2000      	movs	r0, #0
 800ac2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac32:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800ad18 <_strtol_l.constprop.0+0x100>
 800ac36:	460d      	mov	r5, r1
 800ac38:	462e      	mov	r6, r5
 800ac3a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac3e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800ac42:	f017 0708 	ands.w	r7, r7, #8
 800ac46:	d1f7      	bne.n	800ac38 <_strtol_l.constprop.0+0x20>
 800ac48:	2c2d      	cmp	r4, #45	; 0x2d
 800ac4a:	d132      	bne.n	800acb2 <_strtol_l.constprop.0+0x9a>
 800ac4c:	782c      	ldrb	r4, [r5, #0]
 800ac4e:	2701      	movs	r7, #1
 800ac50:	1cb5      	adds	r5, r6, #2
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d05b      	beq.n	800ad0e <_strtol_l.constprop.0+0xf6>
 800ac56:	2b10      	cmp	r3, #16
 800ac58:	d109      	bne.n	800ac6e <_strtol_l.constprop.0+0x56>
 800ac5a:	2c30      	cmp	r4, #48	; 0x30
 800ac5c:	d107      	bne.n	800ac6e <_strtol_l.constprop.0+0x56>
 800ac5e:	782c      	ldrb	r4, [r5, #0]
 800ac60:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ac64:	2c58      	cmp	r4, #88	; 0x58
 800ac66:	d14d      	bne.n	800ad04 <_strtol_l.constprop.0+0xec>
 800ac68:	786c      	ldrb	r4, [r5, #1]
 800ac6a:	2310      	movs	r3, #16
 800ac6c:	3502      	adds	r5, #2
 800ac6e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ac72:	f108 38ff 	add.w	r8, r8, #4294967295
 800ac76:	f04f 0c00 	mov.w	ip, #0
 800ac7a:	fbb8 f9f3 	udiv	r9, r8, r3
 800ac7e:	4666      	mov	r6, ip
 800ac80:	fb03 8a19 	mls	sl, r3, r9, r8
 800ac84:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800ac88:	f1be 0f09 	cmp.w	lr, #9
 800ac8c:	d816      	bhi.n	800acbc <_strtol_l.constprop.0+0xa4>
 800ac8e:	4674      	mov	r4, lr
 800ac90:	42a3      	cmp	r3, r4
 800ac92:	dd24      	ble.n	800acde <_strtol_l.constprop.0+0xc6>
 800ac94:	f1bc 0f00 	cmp.w	ip, #0
 800ac98:	db1e      	blt.n	800acd8 <_strtol_l.constprop.0+0xc0>
 800ac9a:	45b1      	cmp	r9, r6
 800ac9c:	d31c      	bcc.n	800acd8 <_strtol_l.constprop.0+0xc0>
 800ac9e:	d101      	bne.n	800aca4 <_strtol_l.constprop.0+0x8c>
 800aca0:	45a2      	cmp	sl, r4
 800aca2:	db19      	blt.n	800acd8 <_strtol_l.constprop.0+0xc0>
 800aca4:	fb06 4603 	mla	r6, r6, r3, r4
 800aca8:	f04f 0c01 	mov.w	ip, #1
 800acac:	f815 4b01 	ldrb.w	r4, [r5], #1
 800acb0:	e7e8      	b.n	800ac84 <_strtol_l.constprop.0+0x6c>
 800acb2:	2c2b      	cmp	r4, #43	; 0x2b
 800acb4:	bf04      	itt	eq
 800acb6:	782c      	ldrbeq	r4, [r5, #0]
 800acb8:	1cb5      	addeq	r5, r6, #2
 800acba:	e7ca      	b.n	800ac52 <_strtol_l.constprop.0+0x3a>
 800acbc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800acc0:	f1be 0f19 	cmp.w	lr, #25
 800acc4:	d801      	bhi.n	800acca <_strtol_l.constprop.0+0xb2>
 800acc6:	3c37      	subs	r4, #55	; 0x37
 800acc8:	e7e2      	b.n	800ac90 <_strtol_l.constprop.0+0x78>
 800acca:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800acce:	f1be 0f19 	cmp.w	lr, #25
 800acd2:	d804      	bhi.n	800acde <_strtol_l.constprop.0+0xc6>
 800acd4:	3c57      	subs	r4, #87	; 0x57
 800acd6:	e7db      	b.n	800ac90 <_strtol_l.constprop.0+0x78>
 800acd8:	f04f 3cff 	mov.w	ip, #4294967295
 800acdc:	e7e6      	b.n	800acac <_strtol_l.constprop.0+0x94>
 800acde:	f1bc 0f00 	cmp.w	ip, #0
 800ace2:	da05      	bge.n	800acf0 <_strtol_l.constprop.0+0xd8>
 800ace4:	2322      	movs	r3, #34	; 0x22
 800ace6:	6003      	str	r3, [r0, #0]
 800ace8:	4646      	mov	r6, r8
 800acea:	b942      	cbnz	r2, 800acfe <_strtol_l.constprop.0+0xe6>
 800acec:	4630      	mov	r0, r6
 800acee:	e79e      	b.n	800ac2e <_strtol_l.constprop.0+0x16>
 800acf0:	b107      	cbz	r7, 800acf4 <_strtol_l.constprop.0+0xdc>
 800acf2:	4276      	negs	r6, r6
 800acf4:	2a00      	cmp	r2, #0
 800acf6:	d0f9      	beq.n	800acec <_strtol_l.constprop.0+0xd4>
 800acf8:	f1bc 0f00 	cmp.w	ip, #0
 800acfc:	d000      	beq.n	800ad00 <_strtol_l.constprop.0+0xe8>
 800acfe:	1e69      	subs	r1, r5, #1
 800ad00:	6011      	str	r1, [r2, #0]
 800ad02:	e7f3      	b.n	800acec <_strtol_l.constprop.0+0xd4>
 800ad04:	2430      	movs	r4, #48	; 0x30
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d1b1      	bne.n	800ac6e <_strtol_l.constprop.0+0x56>
 800ad0a:	2308      	movs	r3, #8
 800ad0c:	e7af      	b.n	800ac6e <_strtol_l.constprop.0+0x56>
 800ad0e:	2c30      	cmp	r4, #48	; 0x30
 800ad10:	d0a5      	beq.n	800ac5e <_strtol_l.constprop.0+0x46>
 800ad12:	230a      	movs	r3, #10
 800ad14:	e7ab      	b.n	800ac6e <_strtol_l.constprop.0+0x56>
 800ad16:	bf00      	nop
 800ad18:	0800ea21 	.word	0x0800ea21

0800ad1c <_strtol_r>:
 800ad1c:	f7ff bf7c 	b.w	800ac18 <_strtol_l.constprop.0>

0800ad20 <_user_strerror>:
 800ad20:	2000      	movs	r0, #0
 800ad22:	4770      	bx	lr

0800ad24 <_vsiprintf_r>:
 800ad24:	b500      	push	{lr}
 800ad26:	b09b      	sub	sp, #108	; 0x6c
 800ad28:	9100      	str	r1, [sp, #0]
 800ad2a:	9104      	str	r1, [sp, #16]
 800ad2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ad30:	9105      	str	r1, [sp, #20]
 800ad32:	9102      	str	r1, [sp, #8]
 800ad34:	4905      	ldr	r1, [pc, #20]	; (800ad4c <_vsiprintf_r+0x28>)
 800ad36:	9103      	str	r1, [sp, #12]
 800ad38:	4669      	mov	r1, sp
 800ad3a:	f002 f98b 	bl	800d054 <_svfiprintf_r>
 800ad3e:	9b00      	ldr	r3, [sp, #0]
 800ad40:	2200      	movs	r2, #0
 800ad42:	701a      	strb	r2, [r3, #0]
 800ad44:	b01b      	add	sp, #108	; 0x6c
 800ad46:	f85d fb04 	ldr.w	pc, [sp], #4
 800ad4a:	bf00      	nop
 800ad4c:	ffff0208 	.word	0xffff0208

0800ad50 <vsiprintf>:
 800ad50:	4613      	mov	r3, r2
 800ad52:	460a      	mov	r2, r1
 800ad54:	4601      	mov	r1, r0
 800ad56:	4802      	ldr	r0, [pc, #8]	; (800ad60 <vsiprintf+0x10>)
 800ad58:	6800      	ldr	r0, [r0, #0]
 800ad5a:	f7ff bfe3 	b.w	800ad24 <_vsiprintf_r>
 800ad5e:	bf00      	nop
 800ad60:	20000034 	.word	0x20000034

0800ad64 <_write_r>:
 800ad64:	b538      	push	{r3, r4, r5, lr}
 800ad66:	4d07      	ldr	r5, [pc, #28]	; (800ad84 <_write_r+0x20>)
 800ad68:	4604      	mov	r4, r0
 800ad6a:	4608      	mov	r0, r1
 800ad6c:	4611      	mov	r1, r2
 800ad6e:	2200      	movs	r2, #0
 800ad70:	602a      	str	r2, [r5, #0]
 800ad72:	461a      	mov	r2, r3
 800ad74:	f7f7 f80d 	bl	8001d92 <_write>
 800ad78:	1c43      	adds	r3, r0, #1
 800ad7a:	d102      	bne.n	800ad82 <_write_r+0x1e>
 800ad7c:	682b      	ldr	r3, [r5, #0]
 800ad7e:	b103      	cbz	r3, 800ad82 <_write_r+0x1e>
 800ad80:	6023      	str	r3, [r4, #0]
 800ad82:	bd38      	pop	{r3, r4, r5, pc}
 800ad84:	2000085c 	.word	0x2000085c

0800ad88 <_close_r>:
 800ad88:	b538      	push	{r3, r4, r5, lr}
 800ad8a:	4d06      	ldr	r5, [pc, #24]	; (800ada4 <_close_r+0x1c>)
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	4604      	mov	r4, r0
 800ad90:	4608      	mov	r0, r1
 800ad92:	602b      	str	r3, [r5, #0]
 800ad94:	f7f7 f819 	bl	8001dca <_close>
 800ad98:	1c43      	adds	r3, r0, #1
 800ad9a:	d102      	bne.n	800ada2 <_close_r+0x1a>
 800ad9c:	682b      	ldr	r3, [r5, #0]
 800ad9e:	b103      	cbz	r3, 800ada2 <_close_r+0x1a>
 800ada0:	6023      	str	r3, [r4, #0]
 800ada2:	bd38      	pop	{r3, r4, r5, pc}
 800ada4:	2000085c 	.word	0x2000085c

0800ada8 <quorem>:
 800ada8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adac:	6903      	ldr	r3, [r0, #16]
 800adae:	690c      	ldr	r4, [r1, #16]
 800adb0:	42a3      	cmp	r3, r4
 800adb2:	4607      	mov	r7, r0
 800adb4:	f2c0 8081 	blt.w	800aeba <quorem+0x112>
 800adb8:	3c01      	subs	r4, #1
 800adba:	f101 0814 	add.w	r8, r1, #20
 800adbe:	f100 0514 	add.w	r5, r0, #20
 800adc2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800adc6:	9301      	str	r3, [sp, #4]
 800adc8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800adcc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800add0:	3301      	adds	r3, #1
 800add2:	429a      	cmp	r2, r3
 800add4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800add8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800addc:	fbb2 f6f3 	udiv	r6, r2, r3
 800ade0:	d331      	bcc.n	800ae46 <quorem+0x9e>
 800ade2:	f04f 0e00 	mov.w	lr, #0
 800ade6:	4640      	mov	r0, r8
 800ade8:	46ac      	mov	ip, r5
 800adea:	46f2      	mov	sl, lr
 800adec:	f850 2b04 	ldr.w	r2, [r0], #4
 800adf0:	b293      	uxth	r3, r2
 800adf2:	fb06 e303 	mla	r3, r6, r3, lr
 800adf6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800adfa:	b29b      	uxth	r3, r3
 800adfc:	ebaa 0303 	sub.w	r3, sl, r3
 800ae00:	f8dc a000 	ldr.w	sl, [ip]
 800ae04:	0c12      	lsrs	r2, r2, #16
 800ae06:	fa13 f38a 	uxtah	r3, r3, sl
 800ae0a:	fb06 e202 	mla	r2, r6, r2, lr
 800ae0e:	9300      	str	r3, [sp, #0]
 800ae10:	9b00      	ldr	r3, [sp, #0]
 800ae12:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ae16:	b292      	uxth	r2, r2
 800ae18:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ae1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae20:	f8bd 3000 	ldrh.w	r3, [sp]
 800ae24:	4581      	cmp	r9, r0
 800ae26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae2a:	f84c 3b04 	str.w	r3, [ip], #4
 800ae2e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ae32:	d2db      	bcs.n	800adec <quorem+0x44>
 800ae34:	f855 300b 	ldr.w	r3, [r5, fp]
 800ae38:	b92b      	cbnz	r3, 800ae46 <quorem+0x9e>
 800ae3a:	9b01      	ldr	r3, [sp, #4]
 800ae3c:	3b04      	subs	r3, #4
 800ae3e:	429d      	cmp	r5, r3
 800ae40:	461a      	mov	r2, r3
 800ae42:	d32e      	bcc.n	800aea2 <quorem+0xfa>
 800ae44:	613c      	str	r4, [r7, #16]
 800ae46:	4638      	mov	r0, r7
 800ae48:	f001 fe9e 	bl	800cb88 <__mcmp>
 800ae4c:	2800      	cmp	r0, #0
 800ae4e:	db24      	blt.n	800ae9a <quorem+0xf2>
 800ae50:	3601      	adds	r6, #1
 800ae52:	4628      	mov	r0, r5
 800ae54:	f04f 0c00 	mov.w	ip, #0
 800ae58:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae5c:	f8d0 e000 	ldr.w	lr, [r0]
 800ae60:	b293      	uxth	r3, r2
 800ae62:	ebac 0303 	sub.w	r3, ip, r3
 800ae66:	0c12      	lsrs	r2, r2, #16
 800ae68:	fa13 f38e 	uxtah	r3, r3, lr
 800ae6c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ae70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae74:	b29b      	uxth	r3, r3
 800ae76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae7a:	45c1      	cmp	r9, r8
 800ae7c:	f840 3b04 	str.w	r3, [r0], #4
 800ae80:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ae84:	d2e8      	bcs.n	800ae58 <quorem+0xb0>
 800ae86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae8e:	b922      	cbnz	r2, 800ae9a <quorem+0xf2>
 800ae90:	3b04      	subs	r3, #4
 800ae92:	429d      	cmp	r5, r3
 800ae94:	461a      	mov	r2, r3
 800ae96:	d30a      	bcc.n	800aeae <quorem+0x106>
 800ae98:	613c      	str	r4, [r7, #16]
 800ae9a:	4630      	mov	r0, r6
 800ae9c:	b003      	add	sp, #12
 800ae9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aea2:	6812      	ldr	r2, [r2, #0]
 800aea4:	3b04      	subs	r3, #4
 800aea6:	2a00      	cmp	r2, #0
 800aea8:	d1cc      	bne.n	800ae44 <quorem+0x9c>
 800aeaa:	3c01      	subs	r4, #1
 800aeac:	e7c7      	b.n	800ae3e <quorem+0x96>
 800aeae:	6812      	ldr	r2, [r2, #0]
 800aeb0:	3b04      	subs	r3, #4
 800aeb2:	2a00      	cmp	r2, #0
 800aeb4:	d1f0      	bne.n	800ae98 <quorem+0xf0>
 800aeb6:	3c01      	subs	r4, #1
 800aeb8:	e7eb      	b.n	800ae92 <quorem+0xea>
 800aeba:	2000      	movs	r0, #0
 800aebc:	e7ee      	b.n	800ae9c <quorem+0xf4>
	...

0800aec0 <_dtoa_r>:
 800aec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aec4:	ed2d 8b04 	vpush	{d8-d9}
 800aec8:	ec57 6b10 	vmov	r6, r7, d0
 800aecc:	b093      	sub	sp, #76	; 0x4c
 800aece:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800aed0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800aed4:	9106      	str	r1, [sp, #24]
 800aed6:	ee10 aa10 	vmov	sl, s0
 800aeda:	4604      	mov	r4, r0
 800aedc:	9209      	str	r2, [sp, #36]	; 0x24
 800aede:	930c      	str	r3, [sp, #48]	; 0x30
 800aee0:	46bb      	mov	fp, r7
 800aee2:	b975      	cbnz	r5, 800af02 <_dtoa_r+0x42>
 800aee4:	2010      	movs	r0, #16
 800aee6:	f7fd fd91 	bl	8008a0c <malloc>
 800aeea:	4602      	mov	r2, r0
 800aeec:	6260      	str	r0, [r4, #36]	; 0x24
 800aeee:	b920      	cbnz	r0, 800aefa <_dtoa_r+0x3a>
 800aef0:	4ba7      	ldr	r3, [pc, #668]	; (800b190 <_dtoa_r+0x2d0>)
 800aef2:	21ea      	movs	r1, #234	; 0xea
 800aef4:	48a7      	ldr	r0, [pc, #668]	; (800b194 <_dtoa_r+0x2d4>)
 800aef6:	f002 fdf3 	bl	800dae0 <__assert_func>
 800aefa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800aefe:	6005      	str	r5, [r0, #0]
 800af00:	60c5      	str	r5, [r0, #12]
 800af02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af04:	6819      	ldr	r1, [r3, #0]
 800af06:	b151      	cbz	r1, 800af1e <_dtoa_r+0x5e>
 800af08:	685a      	ldr	r2, [r3, #4]
 800af0a:	604a      	str	r2, [r1, #4]
 800af0c:	2301      	movs	r3, #1
 800af0e:	4093      	lsls	r3, r2
 800af10:	608b      	str	r3, [r1, #8]
 800af12:	4620      	mov	r0, r4
 800af14:	f001 fbac 	bl	800c670 <_Bfree>
 800af18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af1a:	2200      	movs	r2, #0
 800af1c:	601a      	str	r2, [r3, #0]
 800af1e:	1e3b      	subs	r3, r7, #0
 800af20:	bfaa      	itet	ge
 800af22:	2300      	movge	r3, #0
 800af24:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800af28:	f8c8 3000 	strge.w	r3, [r8]
 800af2c:	4b9a      	ldr	r3, [pc, #616]	; (800b198 <_dtoa_r+0x2d8>)
 800af2e:	bfbc      	itt	lt
 800af30:	2201      	movlt	r2, #1
 800af32:	f8c8 2000 	strlt.w	r2, [r8]
 800af36:	ea33 030b 	bics.w	r3, r3, fp
 800af3a:	d11b      	bne.n	800af74 <_dtoa_r+0xb4>
 800af3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800af3e:	f242 730f 	movw	r3, #9999	; 0x270f
 800af42:	6013      	str	r3, [r2, #0]
 800af44:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800af48:	4333      	orrs	r3, r6
 800af4a:	f000 8592 	beq.w	800ba72 <_dtoa_r+0xbb2>
 800af4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af50:	b963      	cbnz	r3, 800af6c <_dtoa_r+0xac>
 800af52:	4b92      	ldr	r3, [pc, #584]	; (800b19c <_dtoa_r+0x2dc>)
 800af54:	e022      	b.n	800af9c <_dtoa_r+0xdc>
 800af56:	4b92      	ldr	r3, [pc, #584]	; (800b1a0 <_dtoa_r+0x2e0>)
 800af58:	9301      	str	r3, [sp, #4]
 800af5a:	3308      	adds	r3, #8
 800af5c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800af5e:	6013      	str	r3, [r2, #0]
 800af60:	9801      	ldr	r0, [sp, #4]
 800af62:	b013      	add	sp, #76	; 0x4c
 800af64:	ecbd 8b04 	vpop	{d8-d9}
 800af68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af6c:	4b8b      	ldr	r3, [pc, #556]	; (800b19c <_dtoa_r+0x2dc>)
 800af6e:	9301      	str	r3, [sp, #4]
 800af70:	3303      	adds	r3, #3
 800af72:	e7f3      	b.n	800af5c <_dtoa_r+0x9c>
 800af74:	2200      	movs	r2, #0
 800af76:	2300      	movs	r3, #0
 800af78:	4650      	mov	r0, sl
 800af7a:	4659      	mov	r1, fp
 800af7c:	f7f5 fdb4 	bl	8000ae8 <__aeabi_dcmpeq>
 800af80:	ec4b ab19 	vmov	d9, sl, fp
 800af84:	4680      	mov	r8, r0
 800af86:	b158      	cbz	r0, 800afa0 <_dtoa_r+0xe0>
 800af88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800af8a:	2301      	movs	r3, #1
 800af8c:	6013      	str	r3, [r2, #0]
 800af8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af90:	2b00      	cmp	r3, #0
 800af92:	f000 856b 	beq.w	800ba6c <_dtoa_r+0xbac>
 800af96:	4883      	ldr	r0, [pc, #524]	; (800b1a4 <_dtoa_r+0x2e4>)
 800af98:	6018      	str	r0, [r3, #0]
 800af9a:	1e43      	subs	r3, r0, #1
 800af9c:	9301      	str	r3, [sp, #4]
 800af9e:	e7df      	b.n	800af60 <_dtoa_r+0xa0>
 800afa0:	ec4b ab10 	vmov	d0, sl, fp
 800afa4:	aa10      	add	r2, sp, #64	; 0x40
 800afa6:	a911      	add	r1, sp, #68	; 0x44
 800afa8:	4620      	mov	r0, r4
 800afaa:	f001 ff0f 	bl	800cdcc <__d2b>
 800afae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800afb2:	ee08 0a10 	vmov	s16, r0
 800afb6:	2d00      	cmp	r5, #0
 800afb8:	f000 8084 	beq.w	800b0c4 <_dtoa_r+0x204>
 800afbc:	ee19 3a90 	vmov	r3, s19
 800afc0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800afc4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800afc8:	4656      	mov	r6, sl
 800afca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800afce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800afd2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800afd6:	4b74      	ldr	r3, [pc, #464]	; (800b1a8 <_dtoa_r+0x2e8>)
 800afd8:	2200      	movs	r2, #0
 800afda:	4630      	mov	r0, r6
 800afdc:	4639      	mov	r1, r7
 800afde:	f7f5 f963 	bl	80002a8 <__aeabi_dsub>
 800afe2:	a365      	add	r3, pc, #404	; (adr r3, 800b178 <_dtoa_r+0x2b8>)
 800afe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe8:	f7f5 fb16 	bl	8000618 <__aeabi_dmul>
 800afec:	a364      	add	r3, pc, #400	; (adr r3, 800b180 <_dtoa_r+0x2c0>)
 800afee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff2:	f7f5 f95b 	bl	80002ac <__adddf3>
 800aff6:	4606      	mov	r6, r0
 800aff8:	4628      	mov	r0, r5
 800affa:	460f      	mov	r7, r1
 800affc:	f7f5 faa2 	bl	8000544 <__aeabi_i2d>
 800b000:	a361      	add	r3, pc, #388	; (adr r3, 800b188 <_dtoa_r+0x2c8>)
 800b002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b006:	f7f5 fb07 	bl	8000618 <__aeabi_dmul>
 800b00a:	4602      	mov	r2, r0
 800b00c:	460b      	mov	r3, r1
 800b00e:	4630      	mov	r0, r6
 800b010:	4639      	mov	r1, r7
 800b012:	f7f5 f94b 	bl	80002ac <__adddf3>
 800b016:	4606      	mov	r6, r0
 800b018:	460f      	mov	r7, r1
 800b01a:	f7f5 fdad 	bl	8000b78 <__aeabi_d2iz>
 800b01e:	2200      	movs	r2, #0
 800b020:	9000      	str	r0, [sp, #0]
 800b022:	2300      	movs	r3, #0
 800b024:	4630      	mov	r0, r6
 800b026:	4639      	mov	r1, r7
 800b028:	f7f5 fd68 	bl	8000afc <__aeabi_dcmplt>
 800b02c:	b150      	cbz	r0, 800b044 <_dtoa_r+0x184>
 800b02e:	9800      	ldr	r0, [sp, #0]
 800b030:	f7f5 fa88 	bl	8000544 <__aeabi_i2d>
 800b034:	4632      	mov	r2, r6
 800b036:	463b      	mov	r3, r7
 800b038:	f7f5 fd56 	bl	8000ae8 <__aeabi_dcmpeq>
 800b03c:	b910      	cbnz	r0, 800b044 <_dtoa_r+0x184>
 800b03e:	9b00      	ldr	r3, [sp, #0]
 800b040:	3b01      	subs	r3, #1
 800b042:	9300      	str	r3, [sp, #0]
 800b044:	9b00      	ldr	r3, [sp, #0]
 800b046:	2b16      	cmp	r3, #22
 800b048:	d85a      	bhi.n	800b100 <_dtoa_r+0x240>
 800b04a:	9a00      	ldr	r2, [sp, #0]
 800b04c:	4b57      	ldr	r3, [pc, #348]	; (800b1ac <_dtoa_r+0x2ec>)
 800b04e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b056:	ec51 0b19 	vmov	r0, r1, d9
 800b05a:	f7f5 fd4f 	bl	8000afc <__aeabi_dcmplt>
 800b05e:	2800      	cmp	r0, #0
 800b060:	d050      	beq.n	800b104 <_dtoa_r+0x244>
 800b062:	9b00      	ldr	r3, [sp, #0]
 800b064:	3b01      	subs	r3, #1
 800b066:	9300      	str	r3, [sp, #0]
 800b068:	2300      	movs	r3, #0
 800b06a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b06c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b06e:	1b5d      	subs	r5, r3, r5
 800b070:	1e6b      	subs	r3, r5, #1
 800b072:	9305      	str	r3, [sp, #20]
 800b074:	bf45      	ittet	mi
 800b076:	f1c5 0301 	rsbmi	r3, r5, #1
 800b07a:	9304      	strmi	r3, [sp, #16]
 800b07c:	2300      	movpl	r3, #0
 800b07e:	2300      	movmi	r3, #0
 800b080:	bf4c      	ite	mi
 800b082:	9305      	strmi	r3, [sp, #20]
 800b084:	9304      	strpl	r3, [sp, #16]
 800b086:	9b00      	ldr	r3, [sp, #0]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	db3d      	blt.n	800b108 <_dtoa_r+0x248>
 800b08c:	9b05      	ldr	r3, [sp, #20]
 800b08e:	9a00      	ldr	r2, [sp, #0]
 800b090:	920a      	str	r2, [sp, #40]	; 0x28
 800b092:	4413      	add	r3, r2
 800b094:	9305      	str	r3, [sp, #20]
 800b096:	2300      	movs	r3, #0
 800b098:	9307      	str	r3, [sp, #28]
 800b09a:	9b06      	ldr	r3, [sp, #24]
 800b09c:	2b09      	cmp	r3, #9
 800b09e:	f200 8089 	bhi.w	800b1b4 <_dtoa_r+0x2f4>
 800b0a2:	2b05      	cmp	r3, #5
 800b0a4:	bfc4      	itt	gt
 800b0a6:	3b04      	subgt	r3, #4
 800b0a8:	9306      	strgt	r3, [sp, #24]
 800b0aa:	9b06      	ldr	r3, [sp, #24]
 800b0ac:	f1a3 0302 	sub.w	r3, r3, #2
 800b0b0:	bfcc      	ite	gt
 800b0b2:	2500      	movgt	r5, #0
 800b0b4:	2501      	movle	r5, #1
 800b0b6:	2b03      	cmp	r3, #3
 800b0b8:	f200 8087 	bhi.w	800b1ca <_dtoa_r+0x30a>
 800b0bc:	e8df f003 	tbb	[pc, r3]
 800b0c0:	59383a2d 	.word	0x59383a2d
 800b0c4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b0c8:	441d      	add	r5, r3
 800b0ca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b0ce:	2b20      	cmp	r3, #32
 800b0d0:	bfc1      	itttt	gt
 800b0d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b0d6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b0da:	fa0b f303 	lslgt.w	r3, fp, r3
 800b0de:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b0e2:	bfda      	itte	le
 800b0e4:	f1c3 0320 	rsble	r3, r3, #32
 800b0e8:	fa06 f003 	lslle.w	r0, r6, r3
 800b0ec:	4318      	orrgt	r0, r3
 800b0ee:	f7f5 fa19 	bl	8000524 <__aeabi_ui2d>
 800b0f2:	2301      	movs	r3, #1
 800b0f4:	4606      	mov	r6, r0
 800b0f6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b0fa:	3d01      	subs	r5, #1
 800b0fc:	930e      	str	r3, [sp, #56]	; 0x38
 800b0fe:	e76a      	b.n	800afd6 <_dtoa_r+0x116>
 800b100:	2301      	movs	r3, #1
 800b102:	e7b2      	b.n	800b06a <_dtoa_r+0x1aa>
 800b104:	900b      	str	r0, [sp, #44]	; 0x2c
 800b106:	e7b1      	b.n	800b06c <_dtoa_r+0x1ac>
 800b108:	9b04      	ldr	r3, [sp, #16]
 800b10a:	9a00      	ldr	r2, [sp, #0]
 800b10c:	1a9b      	subs	r3, r3, r2
 800b10e:	9304      	str	r3, [sp, #16]
 800b110:	4253      	negs	r3, r2
 800b112:	9307      	str	r3, [sp, #28]
 800b114:	2300      	movs	r3, #0
 800b116:	930a      	str	r3, [sp, #40]	; 0x28
 800b118:	e7bf      	b.n	800b09a <_dtoa_r+0x1da>
 800b11a:	2300      	movs	r3, #0
 800b11c:	9308      	str	r3, [sp, #32]
 800b11e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b120:	2b00      	cmp	r3, #0
 800b122:	dc55      	bgt.n	800b1d0 <_dtoa_r+0x310>
 800b124:	2301      	movs	r3, #1
 800b126:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b12a:	461a      	mov	r2, r3
 800b12c:	9209      	str	r2, [sp, #36]	; 0x24
 800b12e:	e00c      	b.n	800b14a <_dtoa_r+0x28a>
 800b130:	2301      	movs	r3, #1
 800b132:	e7f3      	b.n	800b11c <_dtoa_r+0x25c>
 800b134:	2300      	movs	r3, #0
 800b136:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b138:	9308      	str	r3, [sp, #32]
 800b13a:	9b00      	ldr	r3, [sp, #0]
 800b13c:	4413      	add	r3, r2
 800b13e:	9302      	str	r3, [sp, #8]
 800b140:	3301      	adds	r3, #1
 800b142:	2b01      	cmp	r3, #1
 800b144:	9303      	str	r3, [sp, #12]
 800b146:	bfb8      	it	lt
 800b148:	2301      	movlt	r3, #1
 800b14a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b14c:	2200      	movs	r2, #0
 800b14e:	6042      	str	r2, [r0, #4]
 800b150:	2204      	movs	r2, #4
 800b152:	f102 0614 	add.w	r6, r2, #20
 800b156:	429e      	cmp	r6, r3
 800b158:	6841      	ldr	r1, [r0, #4]
 800b15a:	d93d      	bls.n	800b1d8 <_dtoa_r+0x318>
 800b15c:	4620      	mov	r0, r4
 800b15e:	f001 fa47 	bl	800c5f0 <_Balloc>
 800b162:	9001      	str	r0, [sp, #4]
 800b164:	2800      	cmp	r0, #0
 800b166:	d13b      	bne.n	800b1e0 <_dtoa_r+0x320>
 800b168:	4b11      	ldr	r3, [pc, #68]	; (800b1b0 <_dtoa_r+0x2f0>)
 800b16a:	4602      	mov	r2, r0
 800b16c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b170:	e6c0      	b.n	800aef4 <_dtoa_r+0x34>
 800b172:	2301      	movs	r3, #1
 800b174:	e7df      	b.n	800b136 <_dtoa_r+0x276>
 800b176:	bf00      	nop
 800b178:	636f4361 	.word	0x636f4361
 800b17c:	3fd287a7 	.word	0x3fd287a7
 800b180:	8b60c8b3 	.word	0x8b60c8b3
 800b184:	3fc68a28 	.word	0x3fc68a28
 800b188:	509f79fb 	.word	0x509f79fb
 800b18c:	3fd34413 	.word	0x3fd34413
 800b190:	0800eb2e 	.word	0x0800eb2e
 800b194:	0800eb45 	.word	0x0800eb45
 800b198:	7ff00000 	.word	0x7ff00000
 800b19c:	0800eb2a 	.word	0x0800eb2a
 800b1a0:	0800eb21 	.word	0x0800eb21
 800b1a4:	0800ee02 	.word	0x0800ee02
 800b1a8:	3ff80000 	.word	0x3ff80000
 800b1ac:	0800ed18 	.word	0x0800ed18
 800b1b0:	0800eba0 	.word	0x0800eba0
 800b1b4:	2501      	movs	r5, #1
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	9306      	str	r3, [sp, #24]
 800b1ba:	9508      	str	r5, [sp, #32]
 800b1bc:	f04f 33ff 	mov.w	r3, #4294967295
 800b1c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	2312      	movs	r3, #18
 800b1c8:	e7b0      	b.n	800b12c <_dtoa_r+0x26c>
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	9308      	str	r3, [sp, #32]
 800b1ce:	e7f5      	b.n	800b1bc <_dtoa_r+0x2fc>
 800b1d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1d2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b1d6:	e7b8      	b.n	800b14a <_dtoa_r+0x28a>
 800b1d8:	3101      	adds	r1, #1
 800b1da:	6041      	str	r1, [r0, #4]
 800b1dc:	0052      	lsls	r2, r2, #1
 800b1de:	e7b8      	b.n	800b152 <_dtoa_r+0x292>
 800b1e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1e2:	9a01      	ldr	r2, [sp, #4]
 800b1e4:	601a      	str	r2, [r3, #0]
 800b1e6:	9b03      	ldr	r3, [sp, #12]
 800b1e8:	2b0e      	cmp	r3, #14
 800b1ea:	f200 809d 	bhi.w	800b328 <_dtoa_r+0x468>
 800b1ee:	2d00      	cmp	r5, #0
 800b1f0:	f000 809a 	beq.w	800b328 <_dtoa_r+0x468>
 800b1f4:	9b00      	ldr	r3, [sp, #0]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	dd32      	ble.n	800b260 <_dtoa_r+0x3a0>
 800b1fa:	4ab7      	ldr	r2, [pc, #732]	; (800b4d8 <_dtoa_r+0x618>)
 800b1fc:	f003 030f 	and.w	r3, r3, #15
 800b200:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b204:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b208:	9b00      	ldr	r3, [sp, #0]
 800b20a:	05d8      	lsls	r0, r3, #23
 800b20c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b210:	d516      	bpl.n	800b240 <_dtoa_r+0x380>
 800b212:	4bb2      	ldr	r3, [pc, #712]	; (800b4dc <_dtoa_r+0x61c>)
 800b214:	ec51 0b19 	vmov	r0, r1, d9
 800b218:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b21c:	f7f5 fb26 	bl	800086c <__aeabi_ddiv>
 800b220:	f007 070f 	and.w	r7, r7, #15
 800b224:	4682      	mov	sl, r0
 800b226:	468b      	mov	fp, r1
 800b228:	2503      	movs	r5, #3
 800b22a:	4eac      	ldr	r6, [pc, #688]	; (800b4dc <_dtoa_r+0x61c>)
 800b22c:	b957      	cbnz	r7, 800b244 <_dtoa_r+0x384>
 800b22e:	4642      	mov	r2, r8
 800b230:	464b      	mov	r3, r9
 800b232:	4650      	mov	r0, sl
 800b234:	4659      	mov	r1, fp
 800b236:	f7f5 fb19 	bl	800086c <__aeabi_ddiv>
 800b23a:	4682      	mov	sl, r0
 800b23c:	468b      	mov	fp, r1
 800b23e:	e028      	b.n	800b292 <_dtoa_r+0x3d2>
 800b240:	2502      	movs	r5, #2
 800b242:	e7f2      	b.n	800b22a <_dtoa_r+0x36a>
 800b244:	07f9      	lsls	r1, r7, #31
 800b246:	d508      	bpl.n	800b25a <_dtoa_r+0x39a>
 800b248:	4640      	mov	r0, r8
 800b24a:	4649      	mov	r1, r9
 800b24c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b250:	f7f5 f9e2 	bl	8000618 <__aeabi_dmul>
 800b254:	3501      	adds	r5, #1
 800b256:	4680      	mov	r8, r0
 800b258:	4689      	mov	r9, r1
 800b25a:	107f      	asrs	r7, r7, #1
 800b25c:	3608      	adds	r6, #8
 800b25e:	e7e5      	b.n	800b22c <_dtoa_r+0x36c>
 800b260:	f000 809b 	beq.w	800b39a <_dtoa_r+0x4da>
 800b264:	9b00      	ldr	r3, [sp, #0]
 800b266:	4f9d      	ldr	r7, [pc, #628]	; (800b4dc <_dtoa_r+0x61c>)
 800b268:	425e      	negs	r6, r3
 800b26a:	4b9b      	ldr	r3, [pc, #620]	; (800b4d8 <_dtoa_r+0x618>)
 800b26c:	f006 020f 	and.w	r2, r6, #15
 800b270:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b278:	ec51 0b19 	vmov	r0, r1, d9
 800b27c:	f7f5 f9cc 	bl	8000618 <__aeabi_dmul>
 800b280:	1136      	asrs	r6, r6, #4
 800b282:	4682      	mov	sl, r0
 800b284:	468b      	mov	fp, r1
 800b286:	2300      	movs	r3, #0
 800b288:	2502      	movs	r5, #2
 800b28a:	2e00      	cmp	r6, #0
 800b28c:	d17a      	bne.n	800b384 <_dtoa_r+0x4c4>
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d1d3      	bne.n	800b23a <_dtoa_r+0x37a>
 800b292:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b294:	2b00      	cmp	r3, #0
 800b296:	f000 8082 	beq.w	800b39e <_dtoa_r+0x4de>
 800b29a:	4b91      	ldr	r3, [pc, #580]	; (800b4e0 <_dtoa_r+0x620>)
 800b29c:	2200      	movs	r2, #0
 800b29e:	4650      	mov	r0, sl
 800b2a0:	4659      	mov	r1, fp
 800b2a2:	f7f5 fc2b 	bl	8000afc <__aeabi_dcmplt>
 800b2a6:	2800      	cmp	r0, #0
 800b2a8:	d079      	beq.n	800b39e <_dtoa_r+0x4de>
 800b2aa:	9b03      	ldr	r3, [sp, #12]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d076      	beq.n	800b39e <_dtoa_r+0x4de>
 800b2b0:	9b02      	ldr	r3, [sp, #8]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	dd36      	ble.n	800b324 <_dtoa_r+0x464>
 800b2b6:	9b00      	ldr	r3, [sp, #0]
 800b2b8:	4650      	mov	r0, sl
 800b2ba:	4659      	mov	r1, fp
 800b2bc:	1e5f      	subs	r7, r3, #1
 800b2be:	2200      	movs	r2, #0
 800b2c0:	4b88      	ldr	r3, [pc, #544]	; (800b4e4 <_dtoa_r+0x624>)
 800b2c2:	f7f5 f9a9 	bl	8000618 <__aeabi_dmul>
 800b2c6:	9e02      	ldr	r6, [sp, #8]
 800b2c8:	4682      	mov	sl, r0
 800b2ca:	468b      	mov	fp, r1
 800b2cc:	3501      	adds	r5, #1
 800b2ce:	4628      	mov	r0, r5
 800b2d0:	f7f5 f938 	bl	8000544 <__aeabi_i2d>
 800b2d4:	4652      	mov	r2, sl
 800b2d6:	465b      	mov	r3, fp
 800b2d8:	f7f5 f99e 	bl	8000618 <__aeabi_dmul>
 800b2dc:	4b82      	ldr	r3, [pc, #520]	; (800b4e8 <_dtoa_r+0x628>)
 800b2de:	2200      	movs	r2, #0
 800b2e0:	f7f4 ffe4 	bl	80002ac <__adddf3>
 800b2e4:	46d0      	mov	r8, sl
 800b2e6:	46d9      	mov	r9, fp
 800b2e8:	4682      	mov	sl, r0
 800b2ea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b2ee:	2e00      	cmp	r6, #0
 800b2f0:	d158      	bne.n	800b3a4 <_dtoa_r+0x4e4>
 800b2f2:	4b7e      	ldr	r3, [pc, #504]	; (800b4ec <_dtoa_r+0x62c>)
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	4640      	mov	r0, r8
 800b2f8:	4649      	mov	r1, r9
 800b2fa:	f7f4 ffd5 	bl	80002a8 <__aeabi_dsub>
 800b2fe:	4652      	mov	r2, sl
 800b300:	465b      	mov	r3, fp
 800b302:	4680      	mov	r8, r0
 800b304:	4689      	mov	r9, r1
 800b306:	f7f5 fc17 	bl	8000b38 <__aeabi_dcmpgt>
 800b30a:	2800      	cmp	r0, #0
 800b30c:	f040 8295 	bne.w	800b83a <_dtoa_r+0x97a>
 800b310:	4652      	mov	r2, sl
 800b312:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b316:	4640      	mov	r0, r8
 800b318:	4649      	mov	r1, r9
 800b31a:	f7f5 fbef 	bl	8000afc <__aeabi_dcmplt>
 800b31e:	2800      	cmp	r0, #0
 800b320:	f040 8289 	bne.w	800b836 <_dtoa_r+0x976>
 800b324:	ec5b ab19 	vmov	sl, fp, d9
 800b328:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	f2c0 8148 	blt.w	800b5c0 <_dtoa_r+0x700>
 800b330:	9a00      	ldr	r2, [sp, #0]
 800b332:	2a0e      	cmp	r2, #14
 800b334:	f300 8144 	bgt.w	800b5c0 <_dtoa_r+0x700>
 800b338:	4b67      	ldr	r3, [pc, #412]	; (800b4d8 <_dtoa_r+0x618>)
 800b33a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b33e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b342:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b344:	2b00      	cmp	r3, #0
 800b346:	f280 80d5 	bge.w	800b4f4 <_dtoa_r+0x634>
 800b34a:	9b03      	ldr	r3, [sp, #12]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	f300 80d1 	bgt.w	800b4f4 <_dtoa_r+0x634>
 800b352:	f040 826f 	bne.w	800b834 <_dtoa_r+0x974>
 800b356:	4b65      	ldr	r3, [pc, #404]	; (800b4ec <_dtoa_r+0x62c>)
 800b358:	2200      	movs	r2, #0
 800b35a:	4640      	mov	r0, r8
 800b35c:	4649      	mov	r1, r9
 800b35e:	f7f5 f95b 	bl	8000618 <__aeabi_dmul>
 800b362:	4652      	mov	r2, sl
 800b364:	465b      	mov	r3, fp
 800b366:	f7f5 fbdd 	bl	8000b24 <__aeabi_dcmpge>
 800b36a:	9e03      	ldr	r6, [sp, #12]
 800b36c:	4637      	mov	r7, r6
 800b36e:	2800      	cmp	r0, #0
 800b370:	f040 8245 	bne.w	800b7fe <_dtoa_r+0x93e>
 800b374:	9d01      	ldr	r5, [sp, #4]
 800b376:	2331      	movs	r3, #49	; 0x31
 800b378:	f805 3b01 	strb.w	r3, [r5], #1
 800b37c:	9b00      	ldr	r3, [sp, #0]
 800b37e:	3301      	adds	r3, #1
 800b380:	9300      	str	r3, [sp, #0]
 800b382:	e240      	b.n	800b806 <_dtoa_r+0x946>
 800b384:	07f2      	lsls	r2, r6, #31
 800b386:	d505      	bpl.n	800b394 <_dtoa_r+0x4d4>
 800b388:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b38c:	f7f5 f944 	bl	8000618 <__aeabi_dmul>
 800b390:	3501      	adds	r5, #1
 800b392:	2301      	movs	r3, #1
 800b394:	1076      	asrs	r6, r6, #1
 800b396:	3708      	adds	r7, #8
 800b398:	e777      	b.n	800b28a <_dtoa_r+0x3ca>
 800b39a:	2502      	movs	r5, #2
 800b39c:	e779      	b.n	800b292 <_dtoa_r+0x3d2>
 800b39e:	9f00      	ldr	r7, [sp, #0]
 800b3a0:	9e03      	ldr	r6, [sp, #12]
 800b3a2:	e794      	b.n	800b2ce <_dtoa_r+0x40e>
 800b3a4:	9901      	ldr	r1, [sp, #4]
 800b3a6:	4b4c      	ldr	r3, [pc, #304]	; (800b4d8 <_dtoa_r+0x618>)
 800b3a8:	4431      	add	r1, r6
 800b3aa:	910d      	str	r1, [sp, #52]	; 0x34
 800b3ac:	9908      	ldr	r1, [sp, #32]
 800b3ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b3b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b3b6:	2900      	cmp	r1, #0
 800b3b8:	d043      	beq.n	800b442 <_dtoa_r+0x582>
 800b3ba:	494d      	ldr	r1, [pc, #308]	; (800b4f0 <_dtoa_r+0x630>)
 800b3bc:	2000      	movs	r0, #0
 800b3be:	f7f5 fa55 	bl	800086c <__aeabi_ddiv>
 800b3c2:	4652      	mov	r2, sl
 800b3c4:	465b      	mov	r3, fp
 800b3c6:	f7f4 ff6f 	bl	80002a8 <__aeabi_dsub>
 800b3ca:	9d01      	ldr	r5, [sp, #4]
 800b3cc:	4682      	mov	sl, r0
 800b3ce:	468b      	mov	fp, r1
 800b3d0:	4649      	mov	r1, r9
 800b3d2:	4640      	mov	r0, r8
 800b3d4:	f7f5 fbd0 	bl	8000b78 <__aeabi_d2iz>
 800b3d8:	4606      	mov	r6, r0
 800b3da:	f7f5 f8b3 	bl	8000544 <__aeabi_i2d>
 800b3de:	4602      	mov	r2, r0
 800b3e0:	460b      	mov	r3, r1
 800b3e2:	4640      	mov	r0, r8
 800b3e4:	4649      	mov	r1, r9
 800b3e6:	f7f4 ff5f 	bl	80002a8 <__aeabi_dsub>
 800b3ea:	3630      	adds	r6, #48	; 0x30
 800b3ec:	f805 6b01 	strb.w	r6, [r5], #1
 800b3f0:	4652      	mov	r2, sl
 800b3f2:	465b      	mov	r3, fp
 800b3f4:	4680      	mov	r8, r0
 800b3f6:	4689      	mov	r9, r1
 800b3f8:	f7f5 fb80 	bl	8000afc <__aeabi_dcmplt>
 800b3fc:	2800      	cmp	r0, #0
 800b3fe:	d163      	bne.n	800b4c8 <_dtoa_r+0x608>
 800b400:	4642      	mov	r2, r8
 800b402:	464b      	mov	r3, r9
 800b404:	4936      	ldr	r1, [pc, #216]	; (800b4e0 <_dtoa_r+0x620>)
 800b406:	2000      	movs	r0, #0
 800b408:	f7f4 ff4e 	bl	80002a8 <__aeabi_dsub>
 800b40c:	4652      	mov	r2, sl
 800b40e:	465b      	mov	r3, fp
 800b410:	f7f5 fb74 	bl	8000afc <__aeabi_dcmplt>
 800b414:	2800      	cmp	r0, #0
 800b416:	f040 80b5 	bne.w	800b584 <_dtoa_r+0x6c4>
 800b41a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b41c:	429d      	cmp	r5, r3
 800b41e:	d081      	beq.n	800b324 <_dtoa_r+0x464>
 800b420:	4b30      	ldr	r3, [pc, #192]	; (800b4e4 <_dtoa_r+0x624>)
 800b422:	2200      	movs	r2, #0
 800b424:	4650      	mov	r0, sl
 800b426:	4659      	mov	r1, fp
 800b428:	f7f5 f8f6 	bl	8000618 <__aeabi_dmul>
 800b42c:	4b2d      	ldr	r3, [pc, #180]	; (800b4e4 <_dtoa_r+0x624>)
 800b42e:	4682      	mov	sl, r0
 800b430:	468b      	mov	fp, r1
 800b432:	4640      	mov	r0, r8
 800b434:	4649      	mov	r1, r9
 800b436:	2200      	movs	r2, #0
 800b438:	f7f5 f8ee 	bl	8000618 <__aeabi_dmul>
 800b43c:	4680      	mov	r8, r0
 800b43e:	4689      	mov	r9, r1
 800b440:	e7c6      	b.n	800b3d0 <_dtoa_r+0x510>
 800b442:	4650      	mov	r0, sl
 800b444:	4659      	mov	r1, fp
 800b446:	f7f5 f8e7 	bl	8000618 <__aeabi_dmul>
 800b44a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b44c:	9d01      	ldr	r5, [sp, #4]
 800b44e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b450:	4682      	mov	sl, r0
 800b452:	468b      	mov	fp, r1
 800b454:	4649      	mov	r1, r9
 800b456:	4640      	mov	r0, r8
 800b458:	f7f5 fb8e 	bl	8000b78 <__aeabi_d2iz>
 800b45c:	4606      	mov	r6, r0
 800b45e:	f7f5 f871 	bl	8000544 <__aeabi_i2d>
 800b462:	3630      	adds	r6, #48	; 0x30
 800b464:	4602      	mov	r2, r0
 800b466:	460b      	mov	r3, r1
 800b468:	4640      	mov	r0, r8
 800b46a:	4649      	mov	r1, r9
 800b46c:	f7f4 ff1c 	bl	80002a8 <__aeabi_dsub>
 800b470:	f805 6b01 	strb.w	r6, [r5], #1
 800b474:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b476:	429d      	cmp	r5, r3
 800b478:	4680      	mov	r8, r0
 800b47a:	4689      	mov	r9, r1
 800b47c:	f04f 0200 	mov.w	r2, #0
 800b480:	d124      	bne.n	800b4cc <_dtoa_r+0x60c>
 800b482:	4b1b      	ldr	r3, [pc, #108]	; (800b4f0 <_dtoa_r+0x630>)
 800b484:	4650      	mov	r0, sl
 800b486:	4659      	mov	r1, fp
 800b488:	f7f4 ff10 	bl	80002ac <__adddf3>
 800b48c:	4602      	mov	r2, r0
 800b48e:	460b      	mov	r3, r1
 800b490:	4640      	mov	r0, r8
 800b492:	4649      	mov	r1, r9
 800b494:	f7f5 fb50 	bl	8000b38 <__aeabi_dcmpgt>
 800b498:	2800      	cmp	r0, #0
 800b49a:	d173      	bne.n	800b584 <_dtoa_r+0x6c4>
 800b49c:	4652      	mov	r2, sl
 800b49e:	465b      	mov	r3, fp
 800b4a0:	4913      	ldr	r1, [pc, #76]	; (800b4f0 <_dtoa_r+0x630>)
 800b4a2:	2000      	movs	r0, #0
 800b4a4:	f7f4 ff00 	bl	80002a8 <__aeabi_dsub>
 800b4a8:	4602      	mov	r2, r0
 800b4aa:	460b      	mov	r3, r1
 800b4ac:	4640      	mov	r0, r8
 800b4ae:	4649      	mov	r1, r9
 800b4b0:	f7f5 fb24 	bl	8000afc <__aeabi_dcmplt>
 800b4b4:	2800      	cmp	r0, #0
 800b4b6:	f43f af35 	beq.w	800b324 <_dtoa_r+0x464>
 800b4ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b4bc:	1e6b      	subs	r3, r5, #1
 800b4be:	930f      	str	r3, [sp, #60]	; 0x3c
 800b4c0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b4c4:	2b30      	cmp	r3, #48	; 0x30
 800b4c6:	d0f8      	beq.n	800b4ba <_dtoa_r+0x5fa>
 800b4c8:	9700      	str	r7, [sp, #0]
 800b4ca:	e049      	b.n	800b560 <_dtoa_r+0x6a0>
 800b4cc:	4b05      	ldr	r3, [pc, #20]	; (800b4e4 <_dtoa_r+0x624>)
 800b4ce:	f7f5 f8a3 	bl	8000618 <__aeabi_dmul>
 800b4d2:	4680      	mov	r8, r0
 800b4d4:	4689      	mov	r9, r1
 800b4d6:	e7bd      	b.n	800b454 <_dtoa_r+0x594>
 800b4d8:	0800ed18 	.word	0x0800ed18
 800b4dc:	0800ecf0 	.word	0x0800ecf0
 800b4e0:	3ff00000 	.word	0x3ff00000
 800b4e4:	40240000 	.word	0x40240000
 800b4e8:	401c0000 	.word	0x401c0000
 800b4ec:	40140000 	.word	0x40140000
 800b4f0:	3fe00000 	.word	0x3fe00000
 800b4f4:	9d01      	ldr	r5, [sp, #4]
 800b4f6:	4656      	mov	r6, sl
 800b4f8:	465f      	mov	r7, fp
 800b4fa:	4642      	mov	r2, r8
 800b4fc:	464b      	mov	r3, r9
 800b4fe:	4630      	mov	r0, r6
 800b500:	4639      	mov	r1, r7
 800b502:	f7f5 f9b3 	bl	800086c <__aeabi_ddiv>
 800b506:	f7f5 fb37 	bl	8000b78 <__aeabi_d2iz>
 800b50a:	4682      	mov	sl, r0
 800b50c:	f7f5 f81a 	bl	8000544 <__aeabi_i2d>
 800b510:	4642      	mov	r2, r8
 800b512:	464b      	mov	r3, r9
 800b514:	f7f5 f880 	bl	8000618 <__aeabi_dmul>
 800b518:	4602      	mov	r2, r0
 800b51a:	460b      	mov	r3, r1
 800b51c:	4630      	mov	r0, r6
 800b51e:	4639      	mov	r1, r7
 800b520:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b524:	f7f4 fec0 	bl	80002a8 <__aeabi_dsub>
 800b528:	f805 6b01 	strb.w	r6, [r5], #1
 800b52c:	9e01      	ldr	r6, [sp, #4]
 800b52e:	9f03      	ldr	r7, [sp, #12]
 800b530:	1bae      	subs	r6, r5, r6
 800b532:	42b7      	cmp	r7, r6
 800b534:	4602      	mov	r2, r0
 800b536:	460b      	mov	r3, r1
 800b538:	d135      	bne.n	800b5a6 <_dtoa_r+0x6e6>
 800b53a:	f7f4 feb7 	bl	80002ac <__adddf3>
 800b53e:	4642      	mov	r2, r8
 800b540:	464b      	mov	r3, r9
 800b542:	4606      	mov	r6, r0
 800b544:	460f      	mov	r7, r1
 800b546:	f7f5 faf7 	bl	8000b38 <__aeabi_dcmpgt>
 800b54a:	b9d0      	cbnz	r0, 800b582 <_dtoa_r+0x6c2>
 800b54c:	4642      	mov	r2, r8
 800b54e:	464b      	mov	r3, r9
 800b550:	4630      	mov	r0, r6
 800b552:	4639      	mov	r1, r7
 800b554:	f7f5 fac8 	bl	8000ae8 <__aeabi_dcmpeq>
 800b558:	b110      	cbz	r0, 800b560 <_dtoa_r+0x6a0>
 800b55a:	f01a 0f01 	tst.w	sl, #1
 800b55e:	d110      	bne.n	800b582 <_dtoa_r+0x6c2>
 800b560:	4620      	mov	r0, r4
 800b562:	ee18 1a10 	vmov	r1, s16
 800b566:	f001 f883 	bl	800c670 <_Bfree>
 800b56a:	2300      	movs	r3, #0
 800b56c:	9800      	ldr	r0, [sp, #0]
 800b56e:	702b      	strb	r3, [r5, #0]
 800b570:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b572:	3001      	adds	r0, #1
 800b574:	6018      	str	r0, [r3, #0]
 800b576:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b578:	2b00      	cmp	r3, #0
 800b57a:	f43f acf1 	beq.w	800af60 <_dtoa_r+0xa0>
 800b57e:	601d      	str	r5, [r3, #0]
 800b580:	e4ee      	b.n	800af60 <_dtoa_r+0xa0>
 800b582:	9f00      	ldr	r7, [sp, #0]
 800b584:	462b      	mov	r3, r5
 800b586:	461d      	mov	r5, r3
 800b588:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b58c:	2a39      	cmp	r2, #57	; 0x39
 800b58e:	d106      	bne.n	800b59e <_dtoa_r+0x6de>
 800b590:	9a01      	ldr	r2, [sp, #4]
 800b592:	429a      	cmp	r2, r3
 800b594:	d1f7      	bne.n	800b586 <_dtoa_r+0x6c6>
 800b596:	9901      	ldr	r1, [sp, #4]
 800b598:	2230      	movs	r2, #48	; 0x30
 800b59a:	3701      	adds	r7, #1
 800b59c:	700a      	strb	r2, [r1, #0]
 800b59e:	781a      	ldrb	r2, [r3, #0]
 800b5a0:	3201      	adds	r2, #1
 800b5a2:	701a      	strb	r2, [r3, #0]
 800b5a4:	e790      	b.n	800b4c8 <_dtoa_r+0x608>
 800b5a6:	4ba6      	ldr	r3, [pc, #664]	; (800b840 <_dtoa_r+0x980>)
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	f7f5 f835 	bl	8000618 <__aeabi_dmul>
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	4606      	mov	r6, r0
 800b5b4:	460f      	mov	r7, r1
 800b5b6:	f7f5 fa97 	bl	8000ae8 <__aeabi_dcmpeq>
 800b5ba:	2800      	cmp	r0, #0
 800b5bc:	d09d      	beq.n	800b4fa <_dtoa_r+0x63a>
 800b5be:	e7cf      	b.n	800b560 <_dtoa_r+0x6a0>
 800b5c0:	9a08      	ldr	r2, [sp, #32]
 800b5c2:	2a00      	cmp	r2, #0
 800b5c4:	f000 80d7 	beq.w	800b776 <_dtoa_r+0x8b6>
 800b5c8:	9a06      	ldr	r2, [sp, #24]
 800b5ca:	2a01      	cmp	r2, #1
 800b5cc:	f300 80ba 	bgt.w	800b744 <_dtoa_r+0x884>
 800b5d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b5d2:	2a00      	cmp	r2, #0
 800b5d4:	f000 80b2 	beq.w	800b73c <_dtoa_r+0x87c>
 800b5d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b5dc:	9e07      	ldr	r6, [sp, #28]
 800b5de:	9d04      	ldr	r5, [sp, #16]
 800b5e0:	9a04      	ldr	r2, [sp, #16]
 800b5e2:	441a      	add	r2, r3
 800b5e4:	9204      	str	r2, [sp, #16]
 800b5e6:	9a05      	ldr	r2, [sp, #20]
 800b5e8:	2101      	movs	r1, #1
 800b5ea:	441a      	add	r2, r3
 800b5ec:	4620      	mov	r0, r4
 800b5ee:	9205      	str	r2, [sp, #20]
 800b5f0:	f001 f940 	bl	800c874 <__i2b>
 800b5f4:	4607      	mov	r7, r0
 800b5f6:	2d00      	cmp	r5, #0
 800b5f8:	dd0c      	ble.n	800b614 <_dtoa_r+0x754>
 800b5fa:	9b05      	ldr	r3, [sp, #20]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	dd09      	ble.n	800b614 <_dtoa_r+0x754>
 800b600:	42ab      	cmp	r3, r5
 800b602:	9a04      	ldr	r2, [sp, #16]
 800b604:	bfa8      	it	ge
 800b606:	462b      	movge	r3, r5
 800b608:	1ad2      	subs	r2, r2, r3
 800b60a:	9204      	str	r2, [sp, #16]
 800b60c:	9a05      	ldr	r2, [sp, #20]
 800b60e:	1aed      	subs	r5, r5, r3
 800b610:	1ad3      	subs	r3, r2, r3
 800b612:	9305      	str	r3, [sp, #20]
 800b614:	9b07      	ldr	r3, [sp, #28]
 800b616:	b31b      	cbz	r3, 800b660 <_dtoa_r+0x7a0>
 800b618:	9b08      	ldr	r3, [sp, #32]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	f000 80af 	beq.w	800b77e <_dtoa_r+0x8be>
 800b620:	2e00      	cmp	r6, #0
 800b622:	dd13      	ble.n	800b64c <_dtoa_r+0x78c>
 800b624:	4639      	mov	r1, r7
 800b626:	4632      	mov	r2, r6
 800b628:	4620      	mov	r0, r4
 800b62a:	f001 f9e3 	bl	800c9f4 <__pow5mult>
 800b62e:	ee18 2a10 	vmov	r2, s16
 800b632:	4601      	mov	r1, r0
 800b634:	4607      	mov	r7, r0
 800b636:	4620      	mov	r0, r4
 800b638:	f001 f932 	bl	800c8a0 <__multiply>
 800b63c:	ee18 1a10 	vmov	r1, s16
 800b640:	4680      	mov	r8, r0
 800b642:	4620      	mov	r0, r4
 800b644:	f001 f814 	bl	800c670 <_Bfree>
 800b648:	ee08 8a10 	vmov	s16, r8
 800b64c:	9b07      	ldr	r3, [sp, #28]
 800b64e:	1b9a      	subs	r2, r3, r6
 800b650:	d006      	beq.n	800b660 <_dtoa_r+0x7a0>
 800b652:	ee18 1a10 	vmov	r1, s16
 800b656:	4620      	mov	r0, r4
 800b658:	f001 f9cc 	bl	800c9f4 <__pow5mult>
 800b65c:	ee08 0a10 	vmov	s16, r0
 800b660:	2101      	movs	r1, #1
 800b662:	4620      	mov	r0, r4
 800b664:	f001 f906 	bl	800c874 <__i2b>
 800b668:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	4606      	mov	r6, r0
 800b66e:	f340 8088 	ble.w	800b782 <_dtoa_r+0x8c2>
 800b672:	461a      	mov	r2, r3
 800b674:	4601      	mov	r1, r0
 800b676:	4620      	mov	r0, r4
 800b678:	f001 f9bc 	bl	800c9f4 <__pow5mult>
 800b67c:	9b06      	ldr	r3, [sp, #24]
 800b67e:	2b01      	cmp	r3, #1
 800b680:	4606      	mov	r6, r0
 800b682:	f340 8081 	ble.w	800b788 <_dtoa_r+0x8c8>
 800b686:	f04f 0800 	mov.w	r8, #0
 800b68a:	6933      	ldr	r3, [r6, #16]
 800b68c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b690:	6918      	ldr	r0, [r3, #16]
 800b692:	f001 f89f 	bl	800c7d4 <__hi0bits>
 800b696:	f1c0 0020 	rsb	r0, r0, #32
 800b69a:	9b05      	ldr	r3, [sp, #20]
 800b69c:	4418      	add	r0, r3
 800b69e:	f010 001f 	ands.w	r0, r0, #31
 800b6a2:	f000 8092 	beq.w	800b7ca <_dtoa_r+0x90a>
 800b6a6:	f1c0 0320 	rsb	r3, r0, #32
 800b6aa:	2b04      	cmp	r3, #4
 800b6ac:	f340 808a 	ble.w	800b7c4 <_dtoa_r+0x904>
 800b6b0:	f1c0 001c 	rsb	r0, r0, #28
 800b6b4:	9b04      	ldr	r3, [sp, #16]
 800b6b6:	4403      	add	r3, r0
 800b6b8:	9304      	str	r3, [sp, #16]
 800b6ba:	9b05      	ldr	r3, [sp, #20]
 800b6bc:	4403      	add	r3, r0
 800b6be:	4405      	add	r5, r0
 800b6c0:	9305      	str	r3, [sp, #20]
 800b6c2:	9b04      	ldr	r3, [sp, #16]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	dd07      	ble.n	800b6d8 <_dtoa_r+0x818>
 800b6c8:	ee18 1a10 	vmov	r1, s16
 800b6cc:	461a      	mov	r2, r3
 800b6ce:	4620      	mov	r0, r4
 800b6d0:	f001 f9ea 	bl	800caa8 <__lshift>
 800b6d4:	ee08 0a10 	vmov	s16, r0
 800b6d8:	9b05      	ldr	r3, [sp, #20]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	dd05      	ble.n	800b6ea <_dtoa_r+0x82a>
 800b6de:	4631      	mov	r1, r6
 800b6e0:	461a      	mov	r2, r3
 800b6e2:	4620      	mov	r0, r4
 800b6e4:	f001 f9e0 	bl	800caa8 <__lshift>
 800b6e8:	4606      	mov	r6, r0
 800b6ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d06e      	beq.n	800b7ce <_dtoa_r+0x90e>
 800b6f0:	ee18 0a10 	vmov	r0, s16
 800b6f4:	4631      	mov	r1, r6
 800b6f6:	f001 fa47 	bl	800cb88 <__mcmp>
 800b6fa:	2800      	cmp	r0, #0
 800b6fc:	da67      	bge.n	800b7ce <_dtoa_r+0x90e>
 800b6fe:	9b00      	ldr	r3, [sp, #0]
 800b700:	3b01      	subs	r3, #1
 800b702:	ee18 1a10 	vmov	r1, s16
 800b706:	9300      	str	r3, [sp, #0]
 800b708:	220a      	movs	r2, #10
 800b70a:	2300      	movs	r3, #0
 800b70c:	4620      	mov	r0, r4
 800b70e:	f000 ffd1 	bl	800c6b4 <__multadd>
 800b712:	9b08      	ldr	r3, [sp, #32]
 800b714:	ee08 0a10 	vmov	s16, r0
 800b718:	2b00      	cmp	r3, #0
 800b71a:	f000 81b1 	beq.w	800ba80 <_dtoa_r+0xbc0>
 800b71e:	2300      	movs	r3, #0
 800b720:	4639      	mov	r1, r7
 800b722:	220a      	movs	r2, #10
 800b724:	4620      	mov	r0, r4
 800b726:	f000 ffc5 	bl	800c6b4 <__multadd>
 800b72a:	9b02      	ldr	r3, [sp, #8]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	4607      	mov	r7, r0
 800b730:	f300 808e 	bgt.w	800b850 <_dtoa_r+0x990>
 800b734:	9b06      	ldr	r3, [sp, #24]
 800b736:	2b02      	cmp	r3, #2
 800b738:	dc51      	bgt.n	800b7de <_dtoa_r+0x91e>
 800b73a:	e089      	b.n	800b850 <_dtoa_r+0x990>
 800b73c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b73e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b742:	e74b      	b.n	800b5dc <_dtoa_r+0x71c>
 800b744:	9b03      	ldr	r3, [sp, #12]
 800b746:	1e5e      	subs	r6, r3, #1
 800b748:	9b07      	ldr	r3, [sp, #28]
 800b74a:	42b3      	cmp	r3, r6
 800b74c:	bfbf      	itttt	lt
 800b74e:	9b07      	ldrlt	r3, [sp, #28]
 800b750:	9607      	strlt	r6, [sp, #28]
 800b752:	1af2      	sublt	r2, r6, r3
 800b754:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b756:	bfb6      	itet	lt
 800b758:	189b      	addlt	r3, r3, r2
 800b75a:	1b9e      	subge	r6, r3, r6
 800b75c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b75e:	9b03      	ldr	r3, [sp, #12]
 800b760:	bfb8      	it	lt
 800b762:	2600      	movlt	r6, #0
 800b764:	2b00      	cmp	r3, #0
 800b766:	bfb7      	itett	lt
 800b768:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b76c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b770:	1a9d      	sublt	r5, r3, r2
 800b772:	2300      	movlt	r3, #0
 800b774:	e734      	b.n	800b5e0 <_dtoa_r+0x720>
 800b776:	9e07      	ldr	r6, [sp, #28]
 800b778:	9d04      	ldr	r5, [sp, #16]
 800b77a:	9f08      	ldr	r7, [sp, #32]
 800b77c:	e73b      	b.n	800b5f6 <_dtoa_r+0x736>
 800b77e:	9a07      	ldr	r2, [sp, #28]
 800b780:	e767      	b.n	800b652 <_dtoa_r+0x792>
 800b782:	9b06      	ldr	r3, [sp, #24]
 800b784:	2b01      	cmp	r3, #1
 800b786:	dc18      	bgt.n	800b7ba <_dtoa_r+0x8fa>
 800b788:	f1ba 0f00 	cmp.w	sl, #0
 800b78c:	d115      	bne.n	800b7ba <_dtoa_r+0x8fa>
 800b78e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b792:	b993      	cbnz	r3, 800b7ba <_dtoa_r+0x8fa>
 800b794:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b798:	0d1b      	lsrs	r3, r3, #20
 800b79a:	051b      	lsls	r3, r3, #20
 800b79c:	b183      	cbz	r3, 800b7c0 <_dtoa_r+0x900>
 800b79e:	9b04      	ldr	r3, [sp, #16]
 800b7a0:	3301      	adds	r3, #1
 800b7a2:	9304      	str	r3, [sp, #16]
 800b7a4:	9b05      	ldr	r3, [sp, #20]
 800b7a6:	3301      	adds	r3, #1
 800b7a8:	9305      	str	r3, [sp, #20]
 800b7aa:	f04f 0801 	mov.w	r8, #1
 800b7ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	f47f af6a 	bne.w	800b68a <_dtoa_r+0x7ca>
 800b7b6:	2001      	movs	r0, #1
 800b7b8:	e76f      	b.n	800b69a <_dtoa_r+0x7da>
 800b7ba:	f04f 0800 	mov.w	r8, #0
 800b7be:	e7f6      	b.n	800b7ae <_dtoa_r+0x8ee>
 800b7c0:	4698      	mov	r8, r3
 800b7c2:	e7f4      	b.n	800b7ae <_dtoa_r+0x8ee>
 800b7c4:	f43f af7d 	beq.w	800b6c2 <_dtoa_r+0x802>
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	301c      	adds	r0, #28
 800b7cc:	e772      	b.n	800b6b4 <_dtoa_r+0x7f4>
 800b7ce:	9b03      	ldr	r3, [sp, #12]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	dc37      	bgt.n	800b844 <_dtoa_r+0x984>
 800b7d4:	9b06      	ldr	r3, [sp, #24]
 800b7d6:	2b02      	cmp	r3, #2
 800b7d8:	dd34      	ble.n	800b844 <_dtoa_r+0x984>
 800b7da:	9b03      	ldr	r3, [sp, #12]
 800b7dc:	9302      	str	r3, [sp, #8]
 800b7de:	9b02      	ldr	r3, [sp, #8]
 800b7e0:	b96b      	cbnz	r3, 800b7fe <_dtoa_r+0x93e>
 800b7e2:	4631      	mov	r1, r6
 800b7e4:	2205      	movs	r2, #5
 800b7e6:	4620      	mov	r0, r4
 800b7e8:	f000 ff64 	bl	800c6b4 <__multadd>
 800b7ec:	4601      	mov	r1, r0
 800b7ee:	4606      	mov	r6, r0
 800b7f0:	ee18 0a10 	vmov	r0, s16
 800b7f4:	f001 f9c8 	bl	800cb88 <__mcmp>
 800b7f8:	2800      	cmp	r0, #0
 800b7fa:	f73f adbb 	bgt.w	800b374 <_dtoa_r+0x4b4>
 800b7fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b800:	9d01      	ldr	r5, [sp, #4]
 800b802:	43db      	mvns	r3, r3
 800b804:	9300      	str	r3, [sp, #0]
 800b806:	f04f 0800 	mov.w	r8, #0
 800b80a:	4631      	mov	r1, r6
 800b80c:	4620      	mov	r0, r4
 800b80e:	f000 ff2f 	bl	800c670 <_Bfree>
 800b812:	2f00      	cmp	r7, #0
 800b814:	f43f aea4 	beq.w	800b560 <_dtoa_r+0x6a0>
 800b818:	f1b8 0f00 	cmp.w	r8, #0
 800b81c:	d005      	beq.n	800b82a <_dtoa_r+0x96a>
 800b81e:	45b8      	cmp	r8, r7
 800b820:	d003      	beq.n	800b82a <_dtoa_r+0x96a>
 800b822:	4641      	mov	r1, r8
 800b824:	4620      	mov	r0, r4
 800b826:	f000 ff23 	bl	800c670 <_Bfree>
 800b82a:	4639      	mov	r1, r7
 800b82c:	4620      	mov	r0, r4
 800b82e:	f000 ff1f 	bl	800c670 <_Bfree>
 800b832:	e695      	b.n	800b560 <_dtoa_r+0x6a0>
 800b834:	2600      	movs	r6, #0
 800b836:	4637      	mov	r7, r6
 800b838:	e7e1      	b.n	800b7fe <_dtoa_r+0x93e>
 800b83a:	9700      	str	r7, [sp, #0]
 800b83c:	4637      	mov	r7, r6
 800b83e:	e599      	b.n	800b374 <_dtoa_r+0x4b4>
 800b840:	40240000 	.word	0x40240000
 800b844:	9b08      	ldr	r3, [sp, #32]
 800b846:	2b00      	cmp	r3, #0
 800b848:	f000 80ca 	beq.w	800b9e0 <_dtoa_r+0xb20>
 800b84c:	9b03      	ldr	r3, [sp, #12]
 800b84e:	9302      	str	r3, [sp, #8]
 800b850:	2d00      	cmp	r5, #0
 800b852:	dd05      	ble.n	800b860 <_dtoa_r+0x9a0>
 800b854:	4639      	mov	r1, r7
 800b856:	462a      	mov	r2, r5
 800b858:	4620      	mov	r0, r4
 800b85a:	f001 f925 	bl	800caa8 <__lshift>
 800b85e:	4607      	mov	r7, r0
 800b860:	f1b8 0f00 	cmp.w	r8, #0
 800b864:	d05b      	beq.n	800b91e <_dtoa_r+0xa5e>
 800b866:	6879      	ldr	r1, [r7, #4]
 800b868:	4620      	mov	r0, r4
 800b86a:	f000 fec1 	bl	800c5f0 <_Balloc>
 800b86e:	4605      	mov	r5, r0
 800b870:	b928      	cbnz	r0, 800b87e <_dtoa_r+0x9be>
 800b872:	4b87      	ldr	r3, [pc, #540]	; (800ba90 <_dtoa_r+0xbd0>)
 800b874:	4602      	mov	r2, r0
 800b876:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b87a:	f7ff bb3b 	b.w	800aef4 <_dtoa_r+0x34>
 800b87e:	693a      	ldr	r2, [r7, #16]
 800b880:	3202      	adds	r2, #2
 800b882:	0092      	lsls	r2, r2, #2
 800b884:	f107 010c 	add.w	r1, r7, #12
 800b888:	300c      	adds	r0, #12
 800b88a:	f000 fe97 	bl	800c5bc <memcpy>
 800b88e:	2201      	movs	r2, #1
 800b890:	4629      	mov	r1, r5
 800b892:	4620      	mov	r0, r4
 800b894:	f001 f908 	bl	800caa8 <__lshift>
 800b898:	9b01      	ldr	r3, [sp, #4]
 800b89a:	f103 0901 	add.w	r9, r3, #1
 800b89e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b8a2:	4413      	add	r3, r2
 800b8a4:	9305      	str	r3, [sp, #20]
 800b8a6:	f00a 0301 	and.w	r3, sl, #1
 800b8aa:	46b8      	mov	r8, r7
 800b8ac:	9304      	str	r3, [sp, #16]
 800b8ae:	4607      	mov	r7, r0
 800b8b0:	4631      	mov	r1, r6
 800b8b2:	ee18 0a10 	vmov	r0, s16
 800b8b6:	f7ff fa77 	bl	800ada8 <quorem>
 800b8ba:	4641      	mov	r1, r8
 800b8bc:	9002      	str	r0, [sp, #8]
 800b8be:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b8c2:	ee18 0a10 	vmov	r0, s16
 800b8c6:	f001 f95f 	bl	800cb88 <__mcmp>
 800b8ca:	463a      	mov	r2, r7
 800b8cc:	9003      	str	r0, [sp, #12]
 800b8ce:	4631      	mov	r1, r6
 800b8d0:	4620      	mov	r0, r4
 800b8d2:	f001 f975 	bl	800cbc0 <__mdiff>
 800b8d6:	68c2      	ldr	r2, [r0, #12]
 800b8d8:	f109 3bff 	add.w	fp, r9, #4294967295
 800b8dc:	4605      	mov	r5, r0
 800b8de:	bb02      	cbnz	r2, 800b922 <_dtoa_r+0xa62>
 800b8e0:	4601      	mov	r1, r0
 800b8e2:	ee18 0a10 	vmov	r0, s16
 800b8e6:	f001 f94f 	bl	800cb88 <__mcmp>
 800b8ea:	4602      	mov	r2, r0
 800b8ec:	4629      	mov	r1, r5
 800b8ee:	4620      	mov	r0, r4
 800b8f0:	9207      	str	r2, [sp, #28]
 800b8f2:	f000 febd 	bl	800c670 <_Bfree>
 800b8f6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b8fa:	ea43 0102 	orr.w	r1, r3, r2
 800b8fe:	9b04      	ldr	r3, [sp, #16]
 800b900:	430b      	orrs	r3, r1
 800b902:	464d      	mov	r5, r9
 800b904:	d10f      	bne.n	800b926 <_dtoa_r+0xa66>
 800b906:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b90a:	d02a      	beq.n	800b962 <_dtoa_r+0xaa2>
 800b90c:	9b03      	ldr	r3, [sp, #12]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	dd02      	ble.n	800b918 <_dtoa_r+0xa58>
 800b912:	9b02      	ldr	r3, [sp, #8]
 800b914:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b918:	f88b a000 	strb.w	sl, [fp]
 800b91c:	e775      	b.n	800b80a <_dtoa_r+0x94a>
 800b91e:	4638      	mov	r0, r7
 800b920:	e7ba      	b.n	800b898 <_dtoa_r+0x9d8>
 800b922:	2201      	movs	r2, #1
 800b924:	e7e2      	b.n	800b8ec <_dtoa_r+0xa2c>
 800b926:	9b03      	ldr	r3, [sp, #12]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	db04      	blt.n	800b936 <_dtoa_r+0xa76>
 800b92c:	9906      	ldr	r1, [sp, #24]
 800b92e:	430b      	orrs	r3, r1
 800b930:	9904      	ldr	r1, [sp, #16]
 800b932:	430b      	orrs	r3, r1
 800b934:	d122      	bne.n	800b97c <_dtoa_r+0xabc>
 800b936:	2a00      	cmp	r2, #0
 800b938:	ddee      	ble.n	800b918 <_dtoa_r+0xa58>
 800b93a:	ee18 1a10 	vmov	r1, s16
 800b93e:	2201      	movs	r2, #1
 800b940:	4620      	mov	r0, r4
 800b942:	f001 f8b1 	bl	800caa8 <__lshift>
 800b946:	4631      	mov	r1, r6
 800b948:	ee08 0a10 	vmov	s16, r0
 800b94c:	f001 f91c 	bl	800cb88 <__mcmp>
 800b950:	2800      	cmp	r0, #0
 800b952:	dc03      	bgt.n	800b95c <_dtoa_r+0xa9c>
 800b954:	d1e0      	bne.n	800b918 <_dtoa_r+0xa58>
 800b956:	f01a 0f01 	tst.w	sl, #1
 800b95a:	d0dd      	beq.n	800b918 <_dtoa_r+0xa58>
 800b95c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b960:	d1d7      	bne.n	800b912 <_dtoa_r+0xa52>
 800b962:	2339      	movs	r3, #57	; 0x39
 800b964:	f88b 3000 	strb.w	r3, [fp]
 800b968:	462b      	mov	r3, r5
 800b96a:	461d      	mov	r5, r3
 800b96c:	3b01      	subs	r3, #1
 800b96e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b972:	2a39      	cmp	r2, #57	; 0x39
 800b974:	d071      	beq.n	800ba5a <_dtoa_r+0xb9a>
 800b976:	3201      	adds	r2, #1
 800b978:	701a      	strb	r2, [r3, #0]
 800b97a:	e746      	b.n	800b80a <_dtoa_r+0x94a>
 800b97c:	2a00      	cmp	r2, #0
 800b97e:	dd07      	ble.n	800b990 <_dtoa_r+0xad0>
 800b980:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b984:	d0ed      	beq.n	800b962 <_dtoa_r+0xaa2>
 800b986:	f10a 0301 	add.w	r3, sl, #1
 800b98a:	f88b 3000 	strb.w	r3, [fp]
 800b98e:	e73c      	b.n	800b80a <_dtoa_r+0x94a>
 800b990:	9b05      	ldr	r3, [sp, #20]
 800b992:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b996:	4599      	cmp	r9, r3
 800b998:	d047      	beq.n	800ba2a <_dtoa_r+0xb6a>
 800b99a:	ee18 1a10 	vmov	r1, s16
 800b99e:	2300      	movs	r3, #0
 800b9a0:	220a      	movs	r2, #10
 800b9a2:	4620      	mov	r0, r4
 800b9a4:	f000 fe86 	bl	800c6b4 <__multadd>
 800b9a8:	45b8      	cmp	r8, r7
 800b9aa:	ee08 0a10 	vmov	s16, r0
 800b9ae:	f04f 0300 	mov.w	r3, #0
 800b9b2:	f04f 020a 	mov.w	r2, #10
 800b9b6:	4641      	mov	r1, r8
 800b9b8:	4620      	mov	r0, r4
 800b9ba:	d106      	bne.n	800b9ca <_dtoa_r+0xb0a>
 800b9bc:	f000 fe7a 	bl	800c6b4 <__multadd>
 800b9c0:	4680      	mov	r8, r0
 800b9c2:	4607      	mov	r7, r0
 800b9c4:	f109 0901 	add.w	r9, r9, #1
 800b9c8:	e772      	b.n	800b8b0 <_dtoa_r+0x9f0>
 800b9ca:	f000 fe73 	bl	800c6b4 <__multadd>
 800b9ce:	4639      	mov	r1, r7
 800b9d0:	4680      	mov	r8, r0
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	220a      	movs	r2, #10
 800b9d6:	4620      	mov	r0, r4
 800b9d8:	f000 fe6c 	bl	800c6b4 <__multadd>
 800b9dc:	4607      	mov	r7, r0
 800b9de:	e7f1      	b.n	800b9c4 <_dtoa_r+0xb04>
 800b9e0:	9b03      	ldr	r3, [sp, #12]
 800b9e2:	9302      	str	r3, [sp, #8]
 800b9e4:	9d01      	ldr	r5, [sp, #4]
 800b9e6:	ee18 0a10 	vmov	r0, s16
 800b9ea:	4631      	mov	r1, r6
 800b9ec:	f7ff f9dc 	bl	800ada8 <quorem>
 800b9f0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b9f4:	9b01      	ldr	r3, [sp, #4]
 800b9f6:	f805 ab01 	strb.w	sl, [r5], #1
 800b9fa:	1aea      	subs	r2, r5, r3
 800b9fc:	9b02      	ldr	r3, [sp, #8]
 800b9fe:	4293      	cmp	r3, r2
 800ba00:	dd09      	ble.n	800ba16 <_dtoa_r+0xb56>
 800ba02:	ee18 1a10 	vmov	r1, s16
 800ba06:	2300      	movs	r3, #0
 800ba08:	220a      	movs	r2, #10
 800ba0a:	4620      	mov	r0, r4
 800ba0c:	f000 fe52 	bl	800c6b4 <__multadd>
 800ba10:	ee08 0a10 	vmov	s16, r0
 800ba14:	e7e7      	b.n	800b9e6 <_dtoa_r+0xb26>
 800ba16:	9b02      	ldr	r3, [sp, #8]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	bfc8      	it	gt
 800ba1c:	461d      	movgt	r5, r3
 800ba1e:	9b01      	ldr	r3, [sp, #4]
 800ba20:	bfd8      	it	le
 800ba22:	2501      	movle	r5, #1
 800ba24:	441d      	add	r5, r3
 800ba26:	f04f 0800 	mov.w	r8, #0
 800ba2a:	ee18 1a10 	vmov	r1, s16
 800ba2e:	2201      	movs	r2, #1
 800ba30:	4620      	mov	r0, r4
 800ba32:	f001 f839 	bl	800caa8 <__lshift>
 800ba36:	4631      	mov	r1, r6
 800ba38:	ee08 0a10 	vmov	s16, r0
 800ba3c:	f001 f8a4 	bl	800cb88 <__mcmp>
 800ba40:	2800      	cmp	r0, #0
 800ba42:	dc91      	bgt.n	800b968 <_dtoa_r+0xaa8>
 800ba44:	d102      	bne.n	800ba4c <_dtoa_r+0xb8c>
 800ba46:	f01a 0f01 	tst.w	sl, #1
 800ba4a:	d18d      	bne.n	800b968 <_dtoa_r+0xaa8>
 800ba4c:	462b      	mov	r3, r5
 800ba4e:	461d      	mov	r5, r3
 800ba50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba54:	2a30      	cmp	r2, #48	; 0x30
 800ba56:	d0fa      	beq.n	800ba4e <_dtoa_r+0xb8e>
 800ba58:	e6d7      	b.n	800b80a <_dtoa_r+0x94a>
 800ba5a:	9a01      	ldr	r2, [sp, #4]
 800ba5c:	429a      	cmp	r2, r3
 800ba5e:	d184      	bne.n	800b96a <_dtoa_r+0xaaa>
 800ba60:	9b00      	ldr	r3, [sp, #0]
 800ba62:	3301      	adds	r3, #1
 800ba64:	9300      	str	r3, [sp, #0]
 800ba66:	2331      	movs	r3, #49	; 0x31
 800ba68:	7013      	strb	r3, [r2, #0]
 800ba6a:	e6ce      	b.n	800b80a <_dtoa_r+0x94a>
 800ba6c:	4b09      	ldr	r3, [pc, #36]	; (800ba94 <_dtoa_r+0xbd4>)
 800ba6e:	f7ff ba95 	b.w	800af9c <_dtoa_r+0xdc>
 800ba72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	f47f aa6e 	bne.w	800af56 <_dtoa_r+0x96>
 800ba7a:	4b07      	ldr	r3, [pc, #28]	; (800ba98 <_dtoa_r+0xbd8>)
 800ba7c:	f7ff ba8e 	b.w	800af9c <_dtoa_r+0xdc>
 800ba80:	9b02      	ldr	r3, [sp, #8]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	dcae      	bgt.n	800b9e4 <_dtoa_r+0xb24>
 800ba86:	9b06      	ldr	r3, [sp, #24]
 800ba88:	2b02      	cmp	r3, #2
 800ba8a:	f73f aea8 	bgt.w	800b7de <_dtoa_r+0x91e>
 800ba8e:	e7a9      	b.n	800b9e4 <_dtoa_r+0xb24>
 800ba90:	0800eba0 	.word	0x0800eba0
 800ba94:	0800ee01 	.word	0x0800ee01
 800ba98:	0800eb21 	.word	0x0800eb21

0800ba9c <__sflush_r>:
 800ba9c:	898a      	ldrh	r2, [r1, #12]
 800ba9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baa2:	4605      	mov	r5, r0
 800baa4:	0710      	lsls	r0, r2, #28
 800baa6:	460c      	mov	r4, r1
 800baa8:	d458      	bmi.n	800bb5c <__sflush_r+0xc0>
 800baaa:	684b      	ldr	r3, [r1, #4]
 800baac:	2b00      	cmp	r3, #0
 800baae:	dc05      	bgt.n	800babc <__sflush_r+0x20>
 800bab0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	dc02      	bgt.n	800babc <__sflush_r+0x20>
 800bab6:	2000      	movs	r0, #0
 800bab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800babc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800babe:	2e00      	cmp	r6, #0
 800bac0:	d0f9      	beq.n	800bab6 <__sflush_r+0x1a>
 800bac2:	2300      	movs	r3, #0
 800bac4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bac8:	682f      	ldr	r7, [r5, #0]
 800baca:	602b      	str	r3, [r5, #0]
 800bacc:	d032      	beq.n	800bb34 <__sflush_r+0x98>
 800bace:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bad0:	89a3      	ldrh	r3, [r4, #12]
 800bad2:	075a      	lsls	r2, r3, #29
 800bad4:	d505      	bpl.n	800bae2 <__sflush_r+0x46>
 800bad6:	6863      	ldr	r3, [r4, #4]
 800bad8:	1ac0      	subs	r0, r0, r3
 800bada:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800badc:	b10b      	cbz	r3, 800bae2 <__sflush_r+0x46>
 800bade:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bae0:	1ac0      	subs	r0, r0, r3
 800bae2:	2300      	movs	r3, #0
 800bae4:	4602      	mov	r2, r0
 800bae6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bae8:	6a21      	ldr	r1, [r4, #32]
 800baea:	4628      	mov	r0, r5
 800baec:	47b0      	blx	r6
 800baee:	1c43      	adds	r3, r0, #1
 800baf0:	89a3      	ldrh	r3, [r4, #12]
 800baf2:	d106      	bne.n	800bb02 <__sflush_r+0x66>
 800baf4:	6829      	ldr	r1, [r5, #0]
 800baf6:	291d      	cmp	r1, #29
 800baf8:	d82c      	bhi.n	800bb54 <__sflush_r+0xb8>
 800bafa:	4a2a      	ldr	r2, [pc, #168]	; (800bba4 <__sflush_r+0x108>)
 800bafc:	40ca      	lsrs	r2, r1
 800bafe:	07d6      	lsls	r6, r2, #31
 800bb00:	d528      	bpl.n	800bb54 <__sflush_r+0xb8>
 800bb02:	2200      	movs	r2, #0
 800bb04:	6062      	str	r2, [r4, #4]
 800bb06:	04d9      	lsls	r1, r3, #19
 800bb08:	6922      	ldr	r2, [r4, #16]
 800bb0a:	6022      	str	r2, [r4, #0]
 800bb0c:	d504      	bpl.n	800bb18 <__sflush_r+0x7c>
 800bb0e:	1c42      	adds	r2, r0, #1
 800bb10:	d101      	bne.n	800bb16 <__sflush_r+0x7a>
 800bb12:	682b      	ldr	r3, [r5, #0]
 800bb14:	b903      	cbnz	r3, 800bb18 <__sflush_r+0x7c>
 800bb16:	6560      	str	r0, [r4, #84]	; 0x54
 800bb18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bb1a:	602f      	str	r7, [r5, #0]
 800bb1c:	2900      	cmp	r1, #0
 800bb1e:	d0ca      	beq.n	800bab6 <__sflush_r+0x1a>
 800bb20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bb24:	4299      	cmp	r1, r3
 800bb26:	d002      	beq.n	800bb2e <__sflush_r+0x92>
 800bb28:	4628      	mov	r0, r5
 800bb2a:	f7fc ff7f 	bl	8008a2c <_free_r>
 800bb2e:	2000      	movs	r0, #0
 800bb30:	6360      	str	r0, [r4, #52]	; 0x34
 800bb32:	e7c1      	b.n	800bab8 <__sflush_r+0x1c>
 800bb34:	6a21      	ldr	r1, [r4, #32]
 800bb36:	2301      	movs	r3, #1
 800bb38:	4628      	mov	r0, r5
 800bb3a:	47b0      	blx	r6
 800bb3c:	1c41      	adds	r1, r0, #1
 800bb3e:	d1c7      	bne.n	800bad0 <__sflush_r+0x34>
 800bb40:	682b      	ldr	r3, [r5, #0]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d0c4      	beq.n	800bad0 <__sflush_r+0x34>
 800bb46:	2b1d      	cmp	r3, #29
 800bb48:	d001      	beq.n	800bb4e <__sflush_r+0xb2>
 800bb4a:	2b16      	cmp	r3, #22
 800bb4c:	d101      	bne.n	800bb52 <__sflush_r+0xb6>
 800bb4e:	602f      	str	r7, [r5, #0]
 800bb50:	e7b1      	b.n	800bab6 <__sflush_r+0x1a>
 800bb52:	89a3      	ldrh	r3, [r4, #12]
 800bb54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb58:	81a3      	strh	r3, [r4, #12]
 800bb5a:	e7ad      	b.n	800bab8 <__sflush_r+0x1c>
 800bb5c:	690f      	ldr	r7, [r1, #16]
 800bb5e:	2f00      	cmp	r7, #0
 800bb60:	d0a9      	beq.n	800bab6 <__sflush_r+0x1a>
 800bb62:	0793      	lsls	r3, r2, #30
 800bb64:	680e      	ldr	r6, [r1, #0]
 800bb66:	bf08      	it	eq
 800bb68:	694b      	ldreq	r3, [r1, #20]
 800bb6a:	600f      	str	r7, [r1, #0]
 800bb6c:	bf18      	it	ne
 800bb6e:	2300      	movne	r3, #0
 800bb70:	eba6 0807 	sub.w	r8, r6, r7
 800bb74:	608b      	str	r3, [r1, #8]
 800bb76:	f1b8 0f00 	cmp.w	r8, #0
 800bb7a:	dd9c      	ble.n	800bab6 <__sflush_r+0x1a>
 800bb7c:	6a21      	ldr	r1, [r4, #32]
 800bb7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bb80:	4643      	mov	r3, r8
 800bb82:	463a      	mov	r2, r7
 800bb84:	4628      	mov	r0, r5
 800bb86:	47b0      	blx	r6
 800bb88:	2800      	cmp	r0, #0
 800bb8a:	dc06      	bgt.n	800bb9a <__sflush_r+0xfe>
 800bb8c:	89a3      	ldrh	r3, [r4, #12]
 800bb8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb92:	81a3      	strh	r3, [r4, #12]
 800bb94:	f04f 30ff 	mov.w	r0, #4294967295
 800bb98:	e78e      	b.n	800bab8 <__sflush_r+0x1c>
 800bb9a:	4407      	add	r7, r0
 800bb9c:	eba8 0800 	sub.w	r8, r8, r0
 800bba0:	e7e9      	b.n	800bb76 <__sflush_r+0xda>
 800bba2:	bf00      	nop
 800bba4:	20400001 	.word	0x20400001

0800bba8 <_fflush_r>:
 800bba8:	b538      	push	{r3, r4, r5, lr}
 800bbaa:	690b      	ldr	r3, [r1, #16]
 800bbac:	4605      	mov	r5, r0
 800bbae:	460c      	mov	r4, r1
 800bbb0:	b913      	cbnz	r3, 800bbb8 <_fflush_r+0x10>
 800bbb2:	2500      	movs	r5, #0
 800bbb4:	4628      	mov	r0, r5
 800bbb6:	bd38      	pop	{r3, r4, r5, pc}
 800bbb8:	b118      	cbz	r0, 800bbc2 <_fflush_r+0x1a>
 800bbba:	6983      	ldr	r3, [r0, #24]
 800bbbc:	b90b      	cbnz	r3, 800bbc2 <_fflush_r+0x1a>
 800bbbe:	f000 f8c5 	bl	800bd4c <__sinit>
 800bbc2:	4b14      	ldr	r3, [pc, #80]	; (800bc14 <_fflush_r+0x6c>)
 800bbc4:	429c      	cmp	r4, r3
 800bbc6:	d11b      	bne.n	800bc00 <_fflush_r+0x58>
 800bbc8:	686c      	ldr	r4, [r5, #4]
 800bbca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d0ef      	beq.n	800bbb2 <_fflush_r+0xa>
 800bbd2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bbd4:	07d0      	lsls	r0, r2, #31
 800bbd6:	d404      	bmi.n	800bbe2 <_fflush_r+0x3a>
 800bbd8:	0599      	lsls	r1, r3, #22
 800bbda:	d402      	bmi.n	800bbe2 <_fflush_r+0x3a>
 800bbdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbde:	f000 fcc6 	bl	800c56e <__retarget_lock_acquire_recursive>
 800bbe2:	4628      	mov	r0, r5
 800bbe4:	4621      	mov	r1, r4
 800bbe6:	f7ff ff59 	bl	800ba9c <__sflush_r>
 800bbea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bbec:	07da      	lsls	r2, r3, #31
 800bbee:	4605      	mov	r5, r0
 800bbf0:	d4e0      	bmi.n	800bbb4 <_fflush_r+0xc>
 800bbf2:	89a3      	ldrh	r3, [r4, #12]
 800bbf4:	059b      	lsls	r3, r3, #22
 800bbf6:	d4dd      	bmi.n	800bbb4 <_fflush_r+0xc>
 800bbf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbfa:	f000 fcb9 	bl	800c570 <__retarget_lock_release_recursive>
 800bbfe:	e7d9      	b.n	800bbb4 <_fflush_r+0xc>
 800bc00:	4b05      	ldr	r3, [pc, #20]	; (800bc18 <_fflush_r+0x70>)
 800bc02:	429c      	cmp	r4, r3
 800bc04:	d101      	bne.n	800bc0a <_fflush_r+0x62>
 800bc06:	68ac      	ldr	r4, [r5, #8]
 800bc08:	e7df      	b.n	800bbca <_fflush_r+0x22>
 800bc0a:	4b04      	ldr	r3, [pc, #16]	; (800bc1c <_fflush_r+0x74>)
 800bc0c:	429c      	cmp	r4, r3
 800bc0e:	bf08      	it	eq
 800bc10:	68ec      	ldreq	r4, [r5, #12]
 800bc12:	e7da      	b.n	800bbca <_fflush_r+0x22>
 800bc14:	0800ebd4 	.word	0x0800ebd4
 800bc18:	0800ebf4 	.word	0x0800ebf4
 800bc1c:	0800ebb4 	.word	0x0800ebb4

0800bc20 <fileno>:
 800bc20:	b570      	push	{r4, r5, r6, lr}
 800bc22:	4e1a      	ldr	r6, [pc, #104]	; (800bc8c <fileno+0x6c>)
 800bc24:	6835      	ldr	r5, [r6, #0]
 800bc26:	4604      	mov	r4, r0
 800bc28:	b125      	cbz	r5, 800bc34 <fileno+0x14>
 800bc2a:	69ab      	ldr	r3, [r5, #24]
 800bc2c:	b913      	cbnz	r3, 800bc34 <fileno+0x14>
 800bc2e:	4628      	mov	r0, r5
 800bc30:	f000 f88c 	bl	800bd4c <__sinit>
 800bc34:	4b16      	ldr	r3, [pc, #88]	; (800bc90 <fileno+0x70>)
 800bc36:	429c      	cmp	r4, r3
 800bc38:	d118      	bne.n	800bc6c <fileno+0x4c>
 800bc3a:	686c      	ldr	r4, [r5, #4]
 800bc3c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bc3e:	07d8      	lsls	r0, r3, #31
 800bc40:	d405      	bmi.n	800bc4e <fileno+0x2e>
 800bc42:	89a3      	ldrh	r3, [r4, #12]
 800bc44:	0599      	lsls	r1, r3, #22
 800bc46:	d402      	bmi.n	800bc4e <fileno+0x2e>
 800bc48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc4a:	f000 fc90 	bl	800c56e <__retarget_lock_acquire_recursive>
 800bc4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc52:	b1ab      	cbz	r3, 800bc80 <fileno+0x60>
 800bc54:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
 800bc58:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bc5a:	07d2      	lsls	r2, r2, #31
 800bc5c:	d404      	bmi.n	800bc68 <fileno+0x48>
 800bc5e:	059b      	lsls	r3, r3, #22
 800bc60:	d402      	bmi.n	800bc68 <fileno+0x48>
 800bc62:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc64:	f000 fc84 	bl	800c570 <__retarget_lock_release_recursive>
 800bc68:	4628      	mov	r0, r5
 800bc6a:	bd70      	pop	{r4, r5, r6, pc}
 800bc6c:	4b09      	ldr	r3, [pc, #36]	; (800bc94 <fileno+0x74>)
 800bc6e:	429c      	cmp	r4, r3
 800bc70:	d101      	bne.n	800bc76 <fileno+0x56>
 800bc72:	68ac      	ldr	r4, [r5, #8]
 800bc74:	e7e2      	b.n	800bc3c <fileno+0x1c>
 800bc76:	4b08      	ldr	r3, [pc, #32]	; (800bc98 <fileno+0x78>)
 800bc78:	429c      	cmp	r4, r3
 800bc7a:	bf08      	it	eq
 800bc7c:	68ec      	ldreq	r4, [r5, #12]
 800bc7e:	e7dd      	b.n	800bc3c <fileno+0x1c>
 800bc80:	6832      	ldr	r2, [r6, #0]
 800bc82:	2109      	movs	r1, #9
 800bc84:	6011      	str	r1, [r2, #0]
 800bc86:	f04f 35ff 	mov.w	r5, #4294967295
 800bc8a:	e7e5      	b.n	800bc58 <fileno+0x38>
 800bc8c:	20000034 	.word	0x20000034
 800bc90:	0800ebd4 	.word	0x0800ebd4
 800bc94:	0800ebf4 	.word	0x0800ebf4
 800bc98:	0800ebb4 	.word	0x0800ebb4

0800bc9c <std>:
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	b510      	push	{r4, lr}
 800bca0:	4604      	mov	r4, r0
 800bca2:	e9c0 3300 	strd	r3, r3, [r0]
 800bca6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bcaa:	6083      	str	r3, [r0, #8]
 800bcac:	8181      	strh	r1, [r0, #12]
 800bcae:	6643      	str	r3, [r0, #100]	; 0x64
 800bcb0:	81c2      	strh	r2, [r0, #14]
 800bcb2:	6183      	str	r3, [r0, #24]
 800bcb4:	4619      	mov	r1, r3
 800bcb6:	2208      	movs	r2, #8
 800bcb8:	305c      	adds	r0, #92	; 0x5c
 800bcba:	f7fc feaf 	bl	8008a1c <memset>
 800bcbe:	4b05      	ldr	r3, [pc, #20]	; (800bcd4 <std+0x38>)
 800bcc0:	6263      	str	r3, [r4, #36]	; 0x24
 800bcc2:	4b05      	ldr	r3, [pc, #20]	; (800bcd8 <std+0x3c>)
 800bcc4:	62a3      	str	r3, [r4, #40]	; 0x28
 800bcc6:	4b05      	ldr	r3, [pc, #20]	; (800bcdc <std+0x40>)
 800bcc8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bcca:	4b05      	ldr	r3, [pc, #20]	; (800bce0 <std+0x44>)
 800bccc:	6224      	str	r4, [r4, #32]
 800bcce:	6323      	str	r3, [r4, #48]	; 0x30
 800bcd0:	bd10      	pop	{r4, pc}
 800bcd2:	bf00      	nop
 800bcd4:	08009b71 	.word	0x08009b71
 800bcd8:	08009b97 	.word	0x08009b97
 800bcdc:	08009bcf 	.word	0x08009bcf
 800bce0:	08009bf3 	.word	0x08009bf3

0800bce4 <_cleanup_r>:
 800bce4:	4901      	ldr	r1, [pc, #4]	; (800bcec <_cleanup_r+0x8>)
 800bce6:	f000 b8af 	b.w	800be48 <_fwalk_reent>
 800bcea:	bf00      	nop
 800bcec:	0800bba9 	.word	0x0800bba9

0800bcf0 <__sfmoreglue>:
 800bcf0:	b570      	push	{r4, r5, r6, lr}
 800bcf2:	2268      	movs	r2, #104	; 0x68
 800bcf4:	1e4d      	subs	r5, r1, #1
 800bcf6:	4355      	muls	r5, r2
 800bcf8:	460e      	mov	r6, r1
 800bcfa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bcfe:	f7fc ff01 	bl	8008b04 <_malloc_r>
 800bd02:	4604      	mov	r4, r0
 800bd04:	b140      	cbz	r0, 800bd18 <__sfmoreglue+0x28>
 800bd06:	2100      	movs	r1, #0
 800bd08:	e9c0 1600 	strd	r1, r6, [r0]
 800bd0c:	300c      	adds	r0, #12
 800bd0e:	60a0      	str	r0, [r4, #8]
 800bd10:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bd14:	f7fc fe82 	bl	8008a1c <memset>
 800bd18:	4620      	mov	r0, r4
 800bd1a:	bd70      	pop	{r4, r5, r6, pc}

0800bd1c <__sfp_lock_acquire>:
 800bd1c:	4801      	ldr	r0, [pc, #4]	; (800bd24 <__sfp_lock_acquire+0x8>)
 800bd1e:	f000 bc26 	b.w	800c56e <__retarget_lock_acquire_recursive>
 800bd22:	bf00      	nop
 800bd24:	20000859 	.word	0x20000859

0800bd28 <__sfp_lock_release>:
 800bd28:	4801      	ldr	r0, [pc, #4]	; (800bd30 <__sfp_lock_release+0x8>)
 800bd2a:	f000 bc21 	b.w	800c570 <__retarget_lock_release_recursive>
 800bd2e:	bf00      	nop
 800bd30:	20000859 	.word	0x20000859

0800bd34 <__sinit_lock_acquire>:
 800bd34:	4801      	ldr	r0, [pc, #4]	; (800bd3c <__sinit_lock_acquire+0x8>)
 800bd36:	f000 bc1a 	b.w	800c56e <__retarget_lock_acquire_recursive>
 800bd3a:	bf00      	nop
 800bd3c:	2000085a 	.word	0x2000085a

0800bd40 <__sinit_lock_release>:
 800bd40:	4801      	ldr	r0, [pc, #4]	; (800bd48 <__sinit_lock_release+0x8>)
 800bd42:	f000 bc15 	b.w	800c570 <__retarget_lock_release_recursive>
 800bd46:	bf00      	nop
 800bd48:	2000085a 	.word	0x2000085a

0800bd4c <__sinit>:
 800bd4c:	b510      	push	{r4, lr}
 800bd4e:	4604      	mov	r4, r0
 800bd50:	f7ff fff0 	bl	800bd34 <__sinit_lock_acquire>
 800bd54:	69a3      	ldr	r3, [r4, #24]
 800bd56:	b11b      	cbz	r3, 800bd60 <__sinit+0x14>
 800bd58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd5c:	f7ff bff0 	b.w	800bd40 <__sinit_lock_release>
 800bd60:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bd64:	6523      	str	r3, [r4, #80]	; 0x50
 800bd66:	4b13      	ldr	r3, [pc, #76]	; (800bdb4 <__sinit+0x68>)
 800bd68:	4a13      	ldr	r2, [pc, #76]	; (800bdb8 <__sinit+0x6c>)
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	62a2      	str	r2, [r4, #40]	; 0x28
 800bd6e:	42a3      	cmp	r3, r4
 800bd70:	bf04      	itt	eq
 800bd72:	2301      	moveq	r3, #1
 800bd74:	61a3      	streq	r3, [r4, #24]
 800bd76:	4620      	mov	r0, r4
 800bd78:	f000 f820 	bl	800bdbc <__sfp>
 800bd7c:	6060      	str	r0, [r4, #4]
 800bd7e:	4620      	mov	r0, r4
 800bd80:	f000 f81c 	bl	800bdbc <__sfp>
 800bd84:	60a0      	str	r0, [r4, #8]
 800bd86:	4620      	mov	r0, r4
 800bd88:	f000 f818 	bl	800bdbc <__sfp>
 800bd8c:	2200      	movs	r2, #0
 800bd8e:	60e0      	str	r0, [r4, #12]
 800bd90:	2104      	movs	r1, #4
 800bd92:	6860      	ldr	r0, [r4, #4]
 800bd94:	f7ff ff82 	bl	800bc9c <std>
 800bd98:	68a0      	ldr	r0, [r4, #8]
 800bd9a:	2201      	movs	r2, #1
 800bd9c:	2109      	movs	r1, #9
 800bd9e:	f7ff ff7d 	bl	800bc9c <std>
 800bda2:	68e0      	ldr	r0, [r4, #12]
 800bda4:	2202      	movs	r2, #2
 800bda6:	2112      	movs	r1, #18
 800bda8:	f7ff ff78 	bl	800bc9c <std>
 800bdac:	2301      	movs	r3, #1
 800bdae:	61a3      	str	r3, [r4, #24]
 800bdb0:	e7d2      	b.n	800bd58 <__sinit+0xc>
 800bdb2:	bf00      	nop
 800bdb4:	0800e2fc 	.word	0x0800e2fc
 800bdb8:	0800bce5 	.word	0x0800bce5

0800bdbc <__sfp>:
 800bdbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdbe:	4607      	mov	r7, r0
 800bdc0:	f7ff ffac 	bl	800bd1c <__sfp_lock_acquire>
 800bdc4:	4b1e      	ldr	r3, [pc, #120]	; (800be40 <__sfp+0x84>)
 800bdc6:	681e      	ldr	r6, [r3, #0]
 800bdc8:	69b3      	ldr	r3, [r6, #24]
 800bdca:	b913      	cbnz	r3, 800bdd2 <__sfp+0x16>
 800bdcc:	4630      	mov	r0, r6
 800bdce:	f7ff ffbd 	bl	800bd4c <__sinit>
 800bdd2:	3648      	adds	r6, #72	; 0x48
 800bdd4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bdd8:	3b01      	subs	r3, #1
 800bdda:	d503      	bpl.n	800bde4 <__sfp+0x28>
 800bddc:	6833      	ldr	r3, [r6, #0]
 800bdde:	b30b      	cbz	r3, 800be24 <__sfp+0x68>
 800bde0:	6836      	ldr	r6, [r6, #0]
 800bde2:	e7f7      	b.n	800bdd4 <__sfp+0x18>
 800bde4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bde8:	b9d5      	cbnz	r5, 800be20 <__sfp+0x64>
 800bdea:	4b16      	ldr	r3, [pc, #88]	; (800be44 <__sfp+0x88>)
 800bdec:	60e3      	str	r3, [r4, #12]
 800bdee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bdf2:	6665      	str	r5, [r4, #100]	; 0x64
 800bdf4:	f000 fbba 	bl	800c56c <__retarget_lock_init_recursive>
 800bdf8:	f7ff ff96 	bl	800bd28 <__sfp_lock_release>
 800bdfc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800be00:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800be04:	6025      	str	r5, [r4, #0]
 800be06:	61a5      	str	r5, [r4, #24]
 800be08:	2208      	movs	r2, #8
 800be0a:	4629      	mov	r1, r5
 800be0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800be10:	f7fc fe04 	bl	8008a1c <memset>
 800be14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800be18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800be1c:	4620      	mov	r0, r4
 800be1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be20:	3468      	adds	r4, #104	; 0x68
 800be22:	e7d9      	b.n	800bdd8 <__sfp+0x1c>
 800be24:	2104      	movs	r1, #4
 800be26:	4638      	mov	r0, r7
 800be28:	f7ff ff62 	bl	800bcf0 <__sfmoreglue>
 800be2c:	4604      	mov	r4, r0
 800be2e:	6030      	str	r0, [r6, #0]
 800be30:	2800      	cmp	r0, #0
 800be32:	d1d5      	bne.n	800bde0 <__sfp+0x24>
 800be34:	f7ff ff78 	bl	800bd28 <__sfp_lock_release>
 800be38:	230c      	movs	r3, #12
 800be3a:	603b      	str	r3, [r7, #0]
 800be3c:	e7ee      	b.n	800be1c <__sfp+0x60>
 800be3e:	bf00      	nop
 800be40:	0800e2fc 	.word	0x0800e2fc
 800be44:	ffff0001 	.word	0xffff0001

0800be48 <_fwalk_reent>:
 800be48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be4c:	4606      	mov	r6, r0
 800be4e:	4688      	mov	r8, r1
 800be50:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800be54:	2700      	movs	r7, #0
 800be56:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800be5a:	f1b9 0901 	subs.w	r9, r9, #1
 800be5e:	d505      	bpl.n	800be6c <_fwalk_reent+0x24>
 800be60:	6824      	ldr	r4, [r4, #0]
 800be62:	2c00      	cmp	r4, #0
 800be64:	d1f7      	bne.n	800be56 <_fwalk_reent+0xe>
 800be66:	4638      	mov	r0, r7
 800be68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be6c:	89ab      	ldrh	r3, [r5, #12]
 800be6e:	2b01      	cmp	r3, #1
 800be70:	d907      	bls.n	800be82 <_fwalk_reent+0x3a>
 800be72:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800be76:	3301      	adds	r3, #1
 800be78:	d003      	beq.n	800be82 <_fwalk_reent+0x3a>
 800be7a:	4629      	mov	r1, r5
 800be7c:	4630      	mov	r0, r6
 800be7e:	47c0      	blx	r8
 800be80:	4307      	orrs	r7, r0
 800be82:	3568      	adds	r5, #104	; 0x68
 800be84:	e7e9      	b.n	800be5a <_fwalk_reent+0x12>

0800be86 <rshift>:
 800be86:	6903      	ldr	r3, [r0, #16]
 800be88:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800be8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800be90:	ea4f 1261 	mov.w	r2, r1, asr #5
 800be94:	f100 0414 	add.w	r4, r0, #20
 800be98:	dd45      	ble.n	800bf26 <rshift+0xa0>
 800be9a:	f011 011f 	ands.w	r1, r1, #31
 800be9e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bea2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bea6:	d10c      	bne.n	800bec2 <rshift+0x3c>
 800bea8:	f100 0710 	add.w	r7, r0, #16
 800beac:	4629      	mov	r1, r5
 800beae:	42b1      	cmp	r1, r6
 800beb0:	d334      	bcc.n	800bf1c <rshift+0x96>
 800beb2:	1a9b      	subs	r3, r3, r2
 800beb4:	009b      	lsls	r3, r3, #2
 800beb6:	1eea      	subs	r2, r5, #3
 800beb8:	4296      	cmp	r6, r2
 800beba:	bf38      	it	cc
 800bebc:	2300      	movcc	r3, #0
 800bebe:	4423      	add	r3, r4
 800bec0:	e015      	b.n	800beee <rshift+0x68>
 800bec2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bec6:	f1c1 0820 	rsb	r8, r1, #32
 800beca:	40cf      	lsrs	r7, r1
 800becc:	f105 0e04 	add.w	lr, r5, #4
 800bed0:	46a1      	mov	r9, r4
 800bed2:	4576      	cmp	r6, lr
 800bed4:	46f4      	mov	ip, lr
 800bed6:	d815      	bhi.n	800bf04 <rshift+0x7e>
 800bed8:	1a9a      	subs	r2, r3, r2
 800beda:	0092      	lsls	r2, r2, #2
 800bedc:	3a04      	subs	r2, #4
 800bede:	3501      	adds	r5, #1
 800bee0:	42ae      	cmp	r6, r5
 800bee2:	bf38      	it	cc
 800bee4:	2200      	movcc	r2, #0
 800bee6:	18a3      	adds	r3, r4, r2
 800bee8:	50a7      	str	r7, [r4, r2]
 800beea:	b107      	cbz	r7, 800beee <rshift+0x68>
 800beec:	3304      	adds	r3, #4
 800beee:	1b1a      	subs	r2, r3, r4
 800bef0:	42a3      	cmp	r3, r4
 800bef2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bef6:	bf08      	it	eq
 800bef8:	2300      	moveq	r3, #0
 800befa:	6102      	str	r2, [r0, #16]
 800befc:	bf08      	it	eq
 800befe:	6143      	streq	r3, [r0, #20]
 800bf00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf04:	f8dc c000 	ldr.w	ip, [ip]
 800bf08:	fa0c fc08 	lsl.w	ip, ip, r8
 800bf0c:	ea4c 0707 	orr.w	r7, ip, r7
 800bf10:	f849 7b04 	str.w	r7, [r9], #4
 800bf14:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bf18:	40cf      	lsrs	r7, r1
 800bf1a:	e7da      	b.n	800bed2 <rshift+0x4c>
 800bf1c:	f851 cb04 	ldr.w	ip, [r1], #4
 800bf20:	f847 cf04 	str.w	ip, [r7, #4]!
 800bf24:	e7c3      	b.n	800beae <rshift+0x28>
 800bf26:	4623      	mov	r3, r4
 800bf28:	e7e1      	b.n	800beee <rshift+0x68>

0800bf2a <__hexdig_fun>:
 800bf2a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bf2e:	2b09      	cmp	r3, #9
 800bf30:	d802      	bhi.n	800bf38 <__hexdig_fun+0xe>
 800bf32:	3820      	subs	r0, #32
 800bf34:	b2c0      	uxtb	r0, r0
 800bf36:	4770      	bx	lr
 800bf38:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bf3c:	2b05      	cmp	r3, #5
 800bf3e:	d801      	bhi.n	800bf44 <__hexdig_fun+0x1a>
 800bf40:	3847      	subs	r0, #71	; 0x47
 800bf42:	e7f7      	b.n	800bf34 <__hexdig_fun+0xa>
 800bf44:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bf48:	2b05      	cmp	r3, #5
 800bf4a:	d801      	bhi.n	800bf50 <__hexdig_fun+0x26>
 800bf4c:	3827      	subs	r0, #39	; 0x27
 800bf4e:	e7f1      	b.n	800bf34 <__hexdig_fun+0xa>
 800bf50:	2000      	movs	r0, #0
 800bf52:	4770      	bx	lr

0800bf54 <__gethex>:
 800bf54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf58:	ed2d 8b02 	vpush	{d8}
 800bf5c:	b089      	sub	sp, #36	; 0x24
 800bf5e:	ee08 0a10 	vmov	s16, r0
 800bf62:	9304      	str	r3, [sp, #16]
 800bf64:	4bb4      	ldr	r3, [pc, #720]	; (800c238 <__gethex+0x2e4>)
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	9301      	str	r3, [sp, #4]
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	468b      	mov	fp, r1
 800bf6e:	4690      	mov	r8, r2
 800bf70:	f7f4 f938 	bl	80001e4 <strlen>
 800bf74:	9b01      	ldr	r3, [sp, #4]
 800bf76:	f8db 2000 	ldr.w	r2, [fp]
 800bf7a:	4403      	add	r3, r0
 800bf7c:	4682      	mov	sl, r0
 800bf7e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800bf82:	9305      	str	r3, [sp, #20]
 800bf84:	1c93      	adds	r3, r2, #2
 800bf86:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bf8a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bf8e:	32fe      	adds	r2, #254	; 0xfe
 800bf90:	18d1      	adds	r1, r2, r3
 800bf92:	461f      	mov	r7, r3
 800bf94:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bf98:	9100      	str	r1, [sp, #0]
 800bf9a:	2830      	cmp	r0, #48	; 0x30
 800bf9c:	d0f8      	beq.n	800bf90 <__gethex+0x3c>
 800bf9e:	f7ff ffc4 	bl	800bf2a <__hexdig_fun>
 800bfa2:	4604      	mov	r4, r0
 800bfa4:	2800      	cmp	r0, #0
 800bfa6:	d13a      	bne.n	800c01e <__gethex+0xca>
 800bfa8:	9901      	ldr	r1, [sp, #4]
 800bfaa:	4652      	mov	r2, sl
 800bfac:	4638      	mov	r0, r7
 800bfae:	f001 fcc7 	bl	800d940 <strncmp>
 800bfb2:	4605      	mov	r5, r0
 800bfb4:	2800      	cmp	r0, #0
 800bfb6:	d168      	bne.n	800c08a <__gethex+0x136>
 800bfb8:	f817 000a 	ldrb.w	r0, [r7, sl]
 800bfbc:	eb07 060a 	add.w	r6, r7, sl
 800bfc0:	f7ff ffb3 	bl	800bf2a <__hexdig_fun>
 800bfc4:	2800      	cmp	r0, #0
 800bfc6:	d062      	beq.n	800c08e <__gethex+0x13a>
 800bfc8:	4633      	mov	r3, r6
 800bfca:	7818      	ldrb	r0, [r3, #0]
 800bfcc:	2830      	cmp	r0, #48	; 0x30
 800bfce:	461f      	mov	r7, r3
 800bfd0:	f103 0301 	add.w	r3, r3, #1
 800bfd4:	d0f9      	beq.n	800bfca <__gethex+0x76>
 800bfd6:	f7ff ffa8 	bl	800bf2a <__hexdig_fun>
 800bfda:	2301      	movs	r3, #1
 800bfdc:	fab0 f480 	clz	r4, r0
 800bfe0:	0964      	lsrs	r4, r4, #5
 800bfe2:	4635      	mov	r5, r6
 800bfe4:	9300      	str	r3, [sp, #0]
 800bfe6:	463a      	mov	r2, r7
 800bfe8:	4616      	mov	r6, r2
 800bfea:	3201      	adds	r2, #1
 800bfec:	7830      	ldrb	r0, [r6, #0]
 800bfee:	f7ff ff9c 	bl	800bf2a <__hexdig_fun>
 800bff2:	2800      	cmp	r0, #0
 800bff4:	d1f8      	bne.n	800bfe8 <__gethex+0x94>
 800bff6:	9901      	ldr	r1, [sp, #4]
 800bff8:	4652      	mov	r2, sl
 800bffa:	4630      	mov	r0, r6
 800bffc:	f001 fca0 	bl	800d940 <strncmp>
 800c000:	b980      	cbnz	r0, 800c024 <__gethex+0xd0>
 800c002:	b94d      	cbnz	r5, 800c018 <__gethex+0xc4>
 800c004:	eb06 050a 	add.w	r5, r6, sl
 800c008:	462a      	mov	r2, r5
 800c00a:	4616      	mov	r6, r2
 800c00c:	3201      	adds	r2, #1
 800c00e:	7830      	ldrb	r0, [r6, #0]
 800c010:	f7ff ff8b 	bl	800bf2a <__hexdig_fun>
 800c014:	2800      	cmp	r0, #0
 800c016:	d1f8      	bne.n	800c00a <__gethex+0xb6>
 800c018:	1bad      	subs	r5, r5, r6
 800c01a:	00ad      	lsls	r5, r5, #2
 800c01c:	e004      	b.n	800c028 <__gethex+0xd4>
 800c01e:	2400      	movs	r4, #0
 800c020:	4625      	mov	r5, r4
 800c022:	e7e0      	b.n	800bfe6 <__gethex+0x92>
 800c024:	2d00      	cmp	r5, #0
 800c026:	d1f7      	bne.n	800c018 <__gethex+0xc4>
 800c028:	7833      	ldrb	r3, [r6, #0]
 800c02a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c02e:	2b50      	cmp	r3, #80	; 0x50
 800c030:	d13b      	bne.n	800c0aa <__gethex+0x156>
 800c032:	7873      	ldrb	r3, [r6, #1]
 800c034:	2b2b      	cmp	r3, #43	; 0x2b
 800c036:	d02c      	beq.n	800c092 <__gethex+0x13e>
 800c038:	2b2d      	cmp	r3, #45	; 0x2d
 800c03a:	d02e      	beq.n	800c09a <__gethex+0x146>
 800c03c:	1c71      	adds	r1, r6, #1
 800c03e:	f04f 0900 	mov.w	r9, #0
 800c042:	7808      	ldrb	r0, [r1, #0]
 800c044:	f7ff ff71 	bl	800bf2a <__hexdig_fun>
 800c048:	1e43      	subs	r3, r0, #1
 800c04a:	b2db      	uxtb	r3, r3
 800c04c:	2b18      	cmp	r3, #24
 800c04e:	d82c      	bhi.n	800c0aa <__gethex+0x156>
 800c050:	f1a0 0210 	sub.w	r2, r0, #16
 800c054:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c058:	f7ff ff67 	bl	800bf2a <__hexdig_fun>
 800c05c:	1e43      	subs	r3, r0, #1
 800c05e:	b2db      	uxtb	r3, r3
 800c060:	2b18      	cmp	r3, #24
 800c062:	d91d      	bls.n	800c0a0 <__gethex+0x14c>
 800c064:	f1b9 0f00 	cmp.w	r9, #0
 800c068:	d000      	beq.n	800c06c <__gethex+0x118>
 800c06a:	4252      	negs	r2, r2
 800c06c:	4415      	add	r5, r2
 800c06e:	f8cb 1000 	str.w	r1, [fp]
 800c072:	b1e4      	cbz	r4, 800c0ae <__gethex+0x15a>
 800c074:	9b00      	ldr	r3, [sp, #0]
 800c076:	2b00      	cmp	r3, #0
 800c078:	bf14      	ite	ne
 800c07a:	2700      	movne	r7, #0
 800c07c:	2706      	moveq	r7, #6
 800c07e:	4638      	mov	r0, r7
 800c080:	b009      	add	sp, #36	; 0x24
 800c082:	ecbd 8b02 	vpop	{d8}
 800c086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c08a:	463e      	mov	r6, r7
 800c08c:	4625      	mov	r5, r4
 800c08e:	2401      	movs	r4, #1
 800c090:	e7ca      	b.n	800c028 <__gethex+0xd4>
 800c092:	f04f 0900 	mov.w	r9, #0
 800c096:	1cb1      	adds	r1, r6, #2
 800c098:	e7d3      	b.n	800c042 <__gethex+0xee>
 800c09a:	f04f 0901 	mov.w	r9, #1
 800c09e:	e7fa      	b.n	800c096 <__gethex+0x142>
 800c0a0:	230a      	movs	r3, #10
 800c0a2:	fb03 0202 	mla	r2, r3, r2, r0
 800c0a6:	3a10      	subs	r2, #16
 800c0a8:	e7d4      	b.n	800c054 <__gethex+0x100>
 800c0aa:	4631      	mov	r1, r6
 800c0ac:	e7df      	b.n	800c06e <__gethex+0x11a>
 800c0ae:	1bf3      	subs	r3, r6, r7
 800c0b0:	3b01      	subs	r3, #1
 800c0b2:	4621      	mov	r1, r4
 800c0b4:	2b07      	cmp	r3, #7
 800c0b6:	dc0b      	bgt.n	800c0d0 <__gethex+0x17c>
 800c0b8:	ee18 0a10 	vmov	r0, s16
 800c0bc:	f000 fa98 	bl	800c5f0 <_Balloc>
 800c0c0:	4604      	mov	r4, r0
 800c0c2:	b940      	cbnz	r0, 800c0d6 <__gethex+0x182>
 800c0c4:	4b5d      	ldr	r3, [pc, #372]	; (800c23c <__gethex+0x2e8>)
 800c0c6:	4602      	mov	r2, r0
 800c0c8:	21de      	movs	r1, #222	; 0xde
 800c0ca:	485d      	ldr	r0, [pc, #372]	; (800c240 <__gethex+0x2ec>)
 800c0cc:	f001 fd08 	bl	800dae0 <__assert_func>
 800c0d0:	3101      	adds	r1, #1
 800c0d2:	105b      	asrs	r3, r3, #1
 800c0d4:	e7ee      	b.n	800c0b4 <__gethex+0x160>
 800c0d6:	f100 0914 	add.w	r9, r0, #20
 800c0da:	f04f 0b00 	mov.w	fp, #0
 800c0de:	f1ca 0301 	rsb	r3, sl, #1
 800c0e2:	f8cd 9008 	str.w	r9, [sp, #8]
 800c0e6:	f8cd b000 	str.w	fp, [sp]
 800c0ea:	9306      	str	r3, [sp, #24]
 800c0ec:	42b7      	cmp	r7, r6
 800c0ee:	d340      	bcc.n	800c172 <__gethex+0x21e>
 800c0f0:	9802      	ldr	r0, [sp, #8]
 800c0f2:	9b00      	ldr	r3, [sp, #0]
 800c0f4:	f840 3b04 	str.w	r3, [r0], #4
 800c0f8:	eba0 0009 	sub.w	r0, r0, r9
 800c0fc:	1080      	asrs	r0, r0, #2
 800c0fe:	0146      	lsls	r6, r0, #5
 800c100:	6120      	str	r0, [r4, #16]
 800c102:	4618      	mov	r0, r3
 800c104:	f000 fb66 	bl	800c7d4 <__hi0bits>
 800c108:	1a30      	subs	r0, r6, r0
 800c10a:	f8d8 6000 	ldr.w	r6, [r8]
 800c10e:	42b0      	cmp	r0, r6
 800c110:	dd63      	ble.n	800c1da <__gethex+0x286>
 800c112:	1b87      	subs	r7, r0, r6
 800c114:	4639      	mov	r1, r7
 800c116:	4620      	mov	r0, r4
 800c118:	f000 ff0a 	bl	800cf30 <__any_on>
 800c11c:	4682      	mov	sl, r0
 800c11e:	b1a8      	cbz	r0, 800c14c <__gethex+0x1f8>
 800c120:	1e7b      	subs	r3, r7, #1
 800c122:	1159      	asrs	r1, r3, #5
 800c124:	f003 021f 	and.w	r2, r3, #31
 800c128:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c12c:	f04f 0a01 	mov.w	sl, #1
 800c130:	fa0a f202 	lsl.w	r2, sl, r2
 800c134:	420a      	tst	r2, r1
 800c136:	d009      	beq.n	800c14c <__gethex+0x1f8>
 800c138:	4553      	cmp	r3, sl
 800c13a:	dd05      	ble.n	800c148 <__gethex+0x1f4>
 800c13c:	1eb9      	subs	r1, r7, #2
 800c13e:	4620      	mov	r0, r4
 800c140:	f000 fef6 	bl	800cf30 <__any_on>
 800c144:	2800      	cmp	r0, #0
 800c146:	d145      	bne.n	800c1d4 <__gethex+0x280>
 800c148:	f04f 0a02 	mov.w	sl, #2
 800c14c:	4639      	mov	r1, r7
 800c14e:	4620      	mov	r0, r4
 800c150:	f7ff fe99 	bl	800be86 <rshift>
 800c154:	443d      	add	r5, r7
 800c156:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c15a:	42ab      	cmp	r3, r5
 800c15c:	da4c      	bge.n	800c1f8 <__gethex+0x2a4>
 800c15e:	ee18 0a10 	vmov	r0, s16
 800c162:	4621      	mov	r1, r4
 800c164:	f000 fa84 	bl	800c670 <_Bfree>
 800c168:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c16a:	2300      	movs	r3, #0
 800c16c:	6013      	str	r3, [r2, #0]
 800c16e:	27a3      	movs	r7, #163	; 0xa3
 800c170:	e785      	b.n	800c07e <__gethex+0x12a>
 800c172:	1e73      	subs	r3, r6, #1
 800c174:	9a05      	ldr	r2, [sp, #20]
 800c176:	9303      	str	r3, [sp, #12]
 800c178:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c17c:	4293      	cmp	r3, r2
 800c17e:	d019      	beq.n	800c1b4 <__gethex+0x260>
 800c180:	f1bb 0f20 	cmp.w	fp, #32
 800c184:	d107      	bne.n	800c196 <__gethex+0x242>
 800c186:	9b02      	ldr	r3, [sp, #8]
 800c188:	9a00      	ldr	r2, [sp, #0]
 800c18a:	f843 2b04 	str.w	r2, [r3], #4
 800c18e:	9302      	str	r3, [sp, #8]
 800c190:	2300      	movs	r3, #0
 800c192:	9300      	str	r3, [sp, #0]
 800c194:	469b      	mov	fp, r3
 800c196:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c19a:	f7ff fec6 	bl	800bf2a <__hexdig_fun>
 800c19e:	9b00      	ldr	r3, [sp, #0]
 800c1a0:	f000 000f 	and.w	r0, r0, #15
 800c1a4:	fa00 f00b 	lsl.w	r0, r0, fp
 800c1a8:	4303      	orrs	r3, r0
 800c1aa:	9300      	str	r3, [sp, #0]
 800c1ac:	f10b 0b04 	add.w	fp, fp, #4
 800c1b0:	9b03      	ldr	r3, [sp, #12]
 800c1b2:	e00d      	b.n	800c1d0 <__gethex+0x27c>
 800c1b4:	9b03      	ldr	r3, [sp, #12]
 800c1b6:	9a06      	ldr	r2, [sp, #24]
 800c1b8:	4413      	add	r3, r2
 800c1ba:	42bb      	cmp	r3, r7
 800c1bc:	d3e0      	bcc.n	800c180 <__gethex+0x22c>
 800c1be:	4618      	mov	r0, r3
 800c1c0:	9901      	ldr	r1, [sp, #4]
 800c1c2:	9307      	str	r3, [sp, #28]
 800c1c4:	4652      	mov	r2, sl
 800c1c6:	f001 fbbb 	bl	800d940 <strncmp>
 800c1ca:	9b07      	ldr	r3, [sp, #28]
 800c1cc:	2800      	cmp	r0, #0
 800c1ce:	d1d7      	bne.n	800c180 <__gethex+0x22c>
 800c1d0:	461e      	mov	r6, r3
 800c1d2:	e78b      	b.n	800c0ec <__gethex+0x198>
 800c1d4:	f04f 0a03 	mov.w	sl, #3
 800c1d8:	e7b8      	b.n	800c14c <__gethex+0x1f8>
 800c1da:	da0a      	bge.n	800c1f2 <__gethex+0x29e>
 800c1dc:	1a37      	subs	r7, r6, r0
 800c1de:	4621      	mov	r1, r4
 800c1e0:	ee18 0a10 	vmov	r0, s16
 800c1e4:	463a      	mov	r2, r7
 800c1e6:	f000 fc5f 	bl	800caa8 <__lshift>
 800c1ea:	1bed      	subs	r5, r5, r7
 800c1ec:	4604      	mov	r4, r0
 800c1ee:	f100 0914 	add.w	r9, r0, #20
 800c1f2:	f04f 0a00 	mov.w	sl, #0
 800c1f6:	e7ae      	b.n	800c156 <__gethex+0x202>
 800c1f8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c1fc:	42a8      	cmp	r0, r5
 800c1fe:	dd72      	ble.n	800c2e6 <__gethex+0x392>
 800c200:	1b45      	subs	r5, r0, r5
 800c202:	42ae      	cmp	r6, r5
 800c204:	dc36      	bgt.n	800c274 <__gethex+0x320>
 800c206:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c20a:	2b02      	cmp	r3, #2
 800c20c:	d02a      	beq.n	800c264 <__gethex+0x310>
 800c20e:	2b03      	cmp	r3, #3
 800c210:	d02c      	beq.n	800c26c <__gethex+0x318>
 800c212:	2b01      	cmp	r3, #1
 800c214:	d11c      	bne.n	800c250 <__gethex+0x2fc>
 800c216:	42ae      	cmp	r6, r5
 800c218:	d11a      	bne.n	800c250 <__gethex+0x2fc>
 800c21a:	2e01      	cmp	r6, #1
 800c21c:	d112      	bne.n	800c244 <__gethex+0x2f0>
 800c21e:	9a04      	ldr	r2, [sp, #16]
 800c220:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c224:	6013      	str	r3, [r2, #0]
 800c226:	2301      	movs	r3, #1
 800c228:	6123      	str	r3, [r4, #16]
 800c22a:	f8c9 3000 	str.w	r3, [r9]
 800c22e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c230:	2762      	movs	r7, #98	; 0x62
 800c232:	601c      	str	r4, [r3, #0]
 800c234:	e723      	b.n	800c07e <__gethex+0x12a>
 800c236:	bf00      	nop
 800c238:	0800ec7c 	.word	0x0800ec7c
 800c23c:	0800eba0 	.word	0x0800eba0
 800c240:	0800ec14 	.word	0x0800ec14
 800c244:	1e71      	subs	r1, r6, #1
 800c246:	4620      	mov	r0, r4
 800c248:	f000 fe72 	bl	800cf30 <__any_on>
 800c24c:	2800      	cmp	r0, #0
 800c24e:	d1e6      	bne.n	800c21e <__gethex+0x2ca>
 800c250:	ee18 0a10 	vmov	r0, s16
 800c254:	4621      	mov	r1, r4
 800c256:	f000 fa0b 	bl	800c670 <_Bfree>
 800c25a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c25c:	2300      	movs	r3, #0
 800c25e:	6013      	str	r3, [r2, #0]
 800c260:	2750      	movs	r7, #80	; 0x50
 800c262:	e70c      	b.n	800c07e <__gethex+0x12a>
 800c264:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c266:	2b00      	cmp	r3, #0
 800c268:	d1f2      	bne.n	800c250 <__gethex+0x2fc>
 800c26a:	e7d8      	b.n	800c21e <__gethex+0x2ca>
 800c26c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d1d5      	bne.n	800c21e <__gethex+0x2ca>
 800c272:	e7ed      	b.n	800c250 <__gethex+0x2fc>
 800c274:	1e6f      	subs	r7, r5, #1
 800c276:	f1ba 0f00 	cmp.w	sl, #0
 800c27a:	d131      	bne.n	800c2e0 <__gethex+0x38c>
 800c27c:	b127      	cbz	r7, 800c288 <__gethex+0x334>
 800c27e:	4639      	mov	r1, r7
 800c280:	4620      	mov	r0, r4
 800c282:	f000 fe55 	bl	800cf30 <__any_on>
 800c286:	4682      	mov	sl, r0
 800c288:	117b      	asrs	r3, r7, #5
 800c28a:	2101      	movs	r1, #1
 800c28c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c290:	f007 071f 	and.w	r7, r7, #31
 800c294:	fa01 f707 	lsl.w	r7, r1, r7
 800c298:	421f      	tst	r7, r3
 800c29a:	4629      	mov	r1, r5
 800c29c:	4620      	mov	r0, r4
 800c29e:	bf18      	it	ne
 800c2a0:	f04a 0a02 	orrne.w	sl, sl, #2
 800c2a4:	1b76      	subs	r6, r6, r5
 800c2a6:	f7ff fdee 	bl	800be86 <rshift>
 800c2aa:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c2ae:	2702      	movs	r7, #2
 800c2b0:	f1ba 0f00 	cmp.w	sl, #0
 800c2b4:	d048      	beq.n	800c348 <__gethex+0x3f4>
 800c2b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c2ba:	2b02      	cmp	r3, #2
 800c2bc:	d015      	beq.n	800c2ea <__gethex+0x396>
 800c2be:	2b03      	cmp	r3, #3
 800c2c0:	d017      	beq.n	800c2f2 <__gethex+0x39e>
 800c2c2:	2b01      	cmp	r3, #1
 800c2c4:	d109      	bne.n	800c2da <__gethex+0x386>
 800c2c6:	f01a 0f02 	tst.w	sl, #2
 800c2ca:	d006      	beq.n	800c2da <__gethex+0x386>
 800c2cc:	f8d9 0000 	ldr.w	r0, [r9]
 800c2d0:	ea4a 0a00 	orr.w	sl, sl, r0
 800c2d4:	f01a 0f01 	tst.w	sl, #1
 800c2d8:	d10e      	bne.n	800c2f8 <__gethex+0x3a4>
 800c2da:	f047 0710 	orr.w	r7, r7, #16
 800c2de:	e033      	b.n	800c348 <__gethex+0x3f4>
 800c2e0:	f04f 0a01 	mov.w	sl, #1
 800c2e4:	e7d0      	b.n	800c288 <__gethex+0x334>
 800c2e6:	2701      	movs	r7, #1
 800c2e8:	e7e2      	b.n	800c2b0 <__gethex+0x35c>
 800c2ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c2ec:	f1c3 0301 	rsb	r3, r3, #1
 800c2f0:	9315      	str	r3, [sp, #84]	; 0x54
 800c2f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d0f0      	beq.n	800c2da <__gethex+0x386>
 800c2f8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c2fc:	f104 0314 	add.w	r3, r4, #20
 800c300:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c304:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c308:	f04f 0c00 	mov.w	ip, #0
 800c30c:	4618      	mov	r0, r3
 800c30e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c312:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c316:	d01c      	beq.n	800c352 <__gethex+0x3fe>
 800c318:	3201      	adds	r2, #1
 800c31a:	6002      	str	r2, [r0, #0]
 800c31c:	2f02      	cmp	r7, #2
 800c31e:	f104 0314 	add.w	r3, r4, #20
 800c322:	d13f      	bne.n	800c3a4 <__gethex+0x450>
 800c324:	f8d8 2000 	ldr.w	r2, [r8]
 800c328:	3a01      	subs	r2, #1
 800c32a:	42b2      	cmp	r2, r6
 800c32c:	d10a      	bne.n	800c344 <__gethex+0x3f0>
 800c32e:	1171      	asrs	r1, r6, #5
 800c330:	2201      	movs	r2, #1
 800c332:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c336:	f006 061f 	and.w	r6, r6, #31
 800c33a:	fa02 f606 	lsl.w	r6, r2, r6
 800c33e:	421e      	tst	r6, r3
 800c340:	bf18      	it	ne
 800c342:	4617      	movne	r7, r2
 800c344:	f047 0720 	orr.w	r7, r7, #32
 800c348:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c34a:	601c      	str	r4, [r3, #0]
 800c34c:	9b04      	ldr	r3, [sp, #16]
 800c34e:	601d      	str	r5, [r3, #0]
 800c350:	e695      	b.n	800c07e <__gethex+0x12a>
 800c352:	4299      	cmp	r1, r3
 800c354:	f843 cc04 	str.w	ip, [r3, #-4]
 800c358:	d8d8      	bhi.n	800c30c <__gethex+0x3b8>
 800c35a:	68a3      	ldr	r3, [r4, #8]
 800c35c:	459b      	cmp	fp, r3
 800c35e:	db19      	blt.n	800c394 <__gethex+0x440>
 800c360:	6861      	ldr	r1, [r4, #4]
 800c362:	ee18 0a10 	vmov	r0, s16
 800c366:	3101      	adds	r1, #1
 800c368:	f000 f942 	bl	800c5f0 <_Balloc>
 800c36c:	4681      	mov	r9, r0
 800c36e:	b918      	cbnz	r0, 800c378 <__gethex+0x424>
 800c370:	4b1a      	ldr	r3, [pc, #104]	; (800c3dc <__gethex+0x488>)
 800c372:	4602      	mov	r2, r0
 800c374:	2184      	movs	r1, #132	; 0x84
 800c376:	e6a8      	b.n	800c0ca <__gethex+0x176>
 800c378:	6922      	ldr	r2, [r4, #16]
 800c37a:	3202      	adds	r2, #2
 800c37c:	f104 010c 	add.w	r1, r4, #12
 800c380:	0092      	lsls	r2, r2, #2
 800c382:	300c      	adds	r0, #12
 800c384:	f000 f91a 	bl	800c5bc <memcpy>
 800c388:	4621      	mov	r1, r4
 800c38a:	ee18 0a10 	vmov	r0, s16
 800c38e:	f000 f96f 	bl	800c670 <_Bfree>
 800c392:	464c      	mov	r4, r9
 800c394:	6923      	ldr	r3, [r4, #16]
 800c396:	1c5a      	adds	r2, r3, #1
 800c398:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c39c:	6122      	str	r2, [r4, #16]
 800c39e:	2201      	movs	r2, #1
 800c3a0:	615a      	str	r2, [r3, #20]
 800c3a2:	e7bb      	b.n	800c31c <__gethex+0x3c8>
 800c3a4:	6922      	ldr	r2, [r4, #16]
 800c3a6:	455a      	cmp	r2, fp
 800c3a8:	dd0b      	ble.n	800c3c2 <__gethex+0x46e>
 800c3aa:	2101      	movs	r1, #1
 800c3ac:	4620      	mov	r0, r4
 800c3ae:	f7ff fd6a 	bl	800be86 <rshift>
 800c3b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c3b6:	3501      	adds	r5, #1
 800c3b8:	42ab      	cmp	r3, r5
 800c3ba:	f6ff aed0 	blt.w	800c15e <__gethex+0x20a>
 800c3be:	2701      	movs	r7, #1
 800c3c0:	e7c0      	b.n	800c344 <__gethex+0x3f0>
 800c3c2:	f016 061f 	ands.w	r6, r6, #31
 800c3c6:	d0fa      	beq.n	800c3be <__gethex+0x46a>
 800c3c8:	4453      	add	r3, sl
 800c3ca:	f1c6 0620 	rsb	r6, r6, #32
 800c3ce:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c3d2:	f000 f9ff 	bl	800c7d4 <__hi0bits>
 800c3d6:	42b0      	cmp	r0, r6
 800c3d8:	dbe7      	blt.n	800c3aa <__gethex+0x456>
 800c3da:	e7f0      	b.n	800c3be <__gethex+0x46a>
 800c3dc:	0800eba0 	.word	0x0800eba0

0800c3e0 <L_shift>:
 800c3e0:	f1c2 0208 	rsb	r2, r2, #8
 800c3e4:	0092      	lsls	r2, r2, #2
 800c3e6:	b570      	push	{r4, r5, r6, lr}
 800c3e8:	f1c2 0620 	rsb	r6, r2, #32
 800c3ec:	6843      	ldr	r3, [r0, #4]
 800c3ee:	6804      	ldr	r4, [r0, #0]
 800c3f0:	fa03 f506 	lsl.w	r5, r3, r6
 800c3f4:	432c      	orrs	r4, r5
 800c3f6:	40d3      	lsrs	r3, r2
 800c3f8:	6004      	str	r4, [r0, #0]
 800c3fa:	f840 3f04 	str.w	r3, [r0, #4]!
 800c3fe:	4288      	cmp	r0, r1
 800c400:	d3f4      	bcc.n	800c3ec <L_shift+0xc>
 800c402:	bd70      	pop	{r4, r5, r6, pc}

0800c404 <__match>:
 800c404:	b530      	push	{r4, r5, lr}
 800c406:	6803      	ldr	r3, [r0, #0]
 800c408:	3301      	adds	r3, #1
 800c40a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c40e:	b914      	cbnz	r4, 800c416 <__match+0x12>
 800c410:	6003      	str	r3, [r0, #0]
 800c412:	2001      	movs	r0, #1
 800c414:	bd30      	pop	{r4, r5, pc}
 800c416:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c41a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c41e:	2d19      	cmp	r5, #25
 800c420:	bf98      	it	ls
 800c422:	3220      	addls	r2, #32
 800c424:	42a2      	cmp	r2, r4
 800c426:	d0f0      	beq.n	800c40a <__match+0x6>
 800c428:	2000      	movs	r0, #0
 800c42a:	e7f3      	b.n	800c414 <__match+0x10>

0800c42c <__hexnan>:
 800c42c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c430:	680b      	ldr	r3, [r1, #0]
 800c432:	115e      	asrs	r6, r3, #5
 800c434:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c438:	f013 031f 	ands.w	r3, r3, #31
 800c43c:	b087      	sub	sp, #28
 800c43e:	bf18      	it	ne
 800c440:	3604      	addne	r6, #4
 800c442:	2500      	movs	r5, #0
 800c444:	1f37      	subs	r7, r6, #4
 800c446:	4690      	mov	r8, r2
 800c448:	6802      	ldr	r2, [r0, #0]
 800c44a:	9301      	str	r3, [sp, #4]
 800c44c:	4682      	mov	sl, r0
 800c44e:	f846 5c04 	str.w	r5, [r6, #-4]
 800c452:	46b9      	mov	r9, r7
 800c454:	463c      	mov	r4, r7
 800c456:	9502      	str	r5, [sp, #8]
 800c458:	46ab      	mov	fp, r5
 800c45a:	7851      	ldrb	r1, [r2, #1]
 800c45c:	1c53      	adds	r3, r2, #1
 800c45e:	9303      	str	r3, [sp, #12]
 800c460:	b341      	cbz	r1, 800c4b4 <__hexnan+0x88>
 800c462:	4608      	mov	r0, r1
 800c464:	9205      	str	r2, [sp, #20]
 800c466:	9104      	str	r1, [sp, #16]
 800c468:	f7ff fd5f 	bl	800bf2a <__hexdig_fun>
 800c46c:	2800      	cmp	r0, #0
 800c46e:	d14f      	bne.n	800c510 <__hexnan+0xe4>
 800c470:	9904      	ldr	r1, [sp, #16]
 800c472:	9a05      	ldr	r2, [sp, #20]
 800c474:	2920      	cmp	r1, #32
 800c476:	d818      	bhi.n	800c4aa <__hexnan+0x7e>
 800c478:	9b02      	ldr	r3, [sp, #8]
 800c47a:	459b      	cmp	fp, r3
 800c47c:	dd13      	ble.n	800c4a6 <__hexnan+0x7a>
 800c47e:	454c      	cmp	r4, r9
 800c480:	d206      	bcs.n	800c490 <__hexnan+0x64>
 800c482:	2d07      	cmp	r5, #7
 800c484:	dc04      	bgt.n	800c490 <__hexnan+0x64>
 800c486:	462a      	mov	r2, r5
 800c488:	4649      	mov	r1, r9
 800c48a:	4620      	mov	r0, r4
 800c48c:	f7ff ffa8 	bl	800c3e0 <L_shift>
 800c490:	4544      	cmp	r4, r8
 800c492:	d950      	bls.n	800c536 <__hexnan+0x10a>
 800c494:	2300      	movs	r3, #0
 800c496:	f1a4 0904 	sub.w	r9, r4, #4
 800c49a:	f844 3c04 	str.w	r3, [r4, #-4]
 800c49e:	f8cd b008 	str.w	fp, [sp, #8]
 800c4a2:	464c      	mov	r4, r9
 800c4a4:	461d      	mov	r5, r3
 800c4a6:	9a03      	ldr	r2, [sp, #12]
 800c4a8:	e7d7      	b.n	800c45a <__hexnan+0x2e>
 800c4aa:	2929      	cmp	r1, #41	; 0x29
 800c4ac:	d156      	bne.n	800c55c <__hexnan+0x130>
 800c4ae:	3202      	adds	r2, #2
 800c4b0:	f8ca 2000 	str.w	r2, [sl]
 800c4b4:	f1bb 0f00 	cmp.w	fp, #0
 800c4b8:	d050      	beq.n	800c55c <__hexnan+0x130>
 800c4ba:	454c      	cmp	r4, r9
 800c4bc:	d206      	bcs.n	800c4cc <__hexnan+0xa0>
 800c4be:	2d07      	cmp	r5, #7
 800c4c0:	dc04      	bgt.n	800c4cc <__hexnan+0xa0>
 800c4c2:	462a      	mov	r2, r5
 800c4c4:	4649      	mov	r1, r9
 800c4c6:	4620      	mov	r0, r4
 800c4c8:	f7ff ff8a 	bl	800c3e0 <L_shift>
 800c4cc:	4544      	cmp	r4, r8
 800c4ce:	d934      	bls.n	800c53a <__hexnan+0x10e>
 800c4d0:	f1a8 0204 	sub.w	r2, r8, #4
 800c4d4:	4623      	mov	r3, r4
 800c4d6:	f853 1b04 	ldr.w	r1, [r3], #4
 800c4da:	f842 1f04 	str.w	r1, [r2, #4]!
 800c4de:	429f      	cmp	r7, r3
 800c4e0:	d2f9      	bcs.n	800c4d6 <__hexnan+0xaa>
 800c4e2:	1b3b      	subs	r3, r7, r4
 800c4e4:	f023 0303 	bic.w	r3, r3, #3
 800c4e8:	3304      	adds	r3, #4
 800c4ea:	3401      	adds	r4, #1
 800c4ec:	3e03      	subs	r6, #3
 800c4ee:	42b4      	cmp	r4, r6
 800c4f0:	bf88      	it	hi
 800c4f2:	2304      	movhi	r3, #4
 800c4f4:	4443      	add	r3, r8
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	f843 2b04 	str.w	r2, [r3], #4
 800c4fc:	429f      	cmp	r7, r3
 800c4fe:	d2fb      	bcs.n	800c4f8 <__hexnan+0xcc>
 800c500:	683b      	ldr	r3, [r7, #0]
 800c502:	b91b      	cbnz	r3, 800c50c <__hexnan+0xe0>
 800c504:	4547      	cmp	r7, r8
 800c506:	d127      	bne.n	800c558 <__hexnan+0x12c>
 800c508:	2301      	movs	r3, #1
 800c50a:	603b      	str	r3, [r7, #0]
 800c50c:	2005      	movs	r0, #5
 800c50e:	e026      	b.n	800c55e <__hexnan+0x132>
 800c510:	3501      	adds	r5, #1
 800c512:	2d08      	cmp	r5, #8
 800c514:	f10b 0b01 	add.w	fp, fp, #1
 800c518:	dd06      	ble.n	800c528 <__hexnan+0xfc>
 800c51a:	4544      	cmp	r4, r8
 800c51c:	d9c3      	bls.n	800c4a6 <__hexnan+0x7a>
 800c51e:	2300      	movs	r3, #0
 800c520:	f844 3c04 	str.w	r3, [r4, #-4]
 800c524:	2501      	movs	r5, #1
 800c526:	3c04      	subs	r4, #4
 800c528:	6822      	ldr	r2, [r4, #0]
 800c52a:	f000 000f 	and.w	r0, r0, #15
 800c52e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c532:	6022      	str	r2, [r4, #0]
 800c534:	e7b7      	b.n	800c4a6 <__hexnan+0x7a>
 800c536:	2508      	movs	r5, #8
 800c538:	e7b5      	b.n	800c4a6 <__hexnan+0x7a>
 800c53a:	9b01      	ldr	r3, [sp, #4]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d0df      	beq.n	800c500 <__hexnan+0xd4>
 800c540:	f04f 32ff 	mov.w	r2, #4294967295
 800c544:	f1c3 0320 	rsb	r3, r3, #32
 800c548:	fa22 f303 	lsr.w	r3, r2, r3
 800c54c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c550:	401a      	ands	r2, r3
 800c552:	f846 2c04 	str.w	r2, [r6, #-4]
 800c556:	e7d3      	b.n	800c500 <__hexnan+0xd4>
 800c558:	3f04      	subs	r7, #4
 800c55a:	e7d1      	b.n	800c500 <__hexnan+0xd4>
 800c55c:	2004      	movs	r0, #4
 800c55e:	b007      	add	sp, #28
 800c560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c564 <_localeconv_r>:
 800c564:	4800      	ldr	r0, [pc, #0]	; (800c568 <_localeconv_r+0x4>)
 800c566:	4770      	bx	lr
 800c568:	2000018c 	.word	0x2000018c

0800c56c <__retarget_lock_init_recursive>:
 800c56c:	4770      	bx	lr

0800c56e <__retarget_lock_acquire_recursive>:
 800c56e:	4770      	bx	lr

0800c570 <__retarget_lock_release_recursive>:
 800c570:	4770      	bx	lr
	...

0800c574 <_lseek_r>:
 800c574:	b538      	push	{r3, r4, r5, lr}
 800c576:	4d07      	ldr	r5, [pc, #28]	; (800c594 <_lseek_r+0x20>)
 800c578:	4604      	mov	r4, r0
 800c57a:	4608      	mov	r0, r1
 800c57c:	4611      	mov	r1, r2
 800c57e:	2200      	movs	r2, #0
 800c580:	602a      	str	r2, [r5, #0]
 800c582:	461a      	mov	r2, r3
 800c584:	f7f5 fc48 	bl	8001e18 <_lseek>
 800c588:	1c43      	adds	r3, r0, #1
 800c58a:	d102      	bne.n	800c592 <_lseek_r+0x1e>
 800c58c:	682b      	ldr	r3, [r5, #0]
 800c58e:	b103      	cbz	r3, 800c592 <_lseek_r+0x1e>
 800c590:	6023      	str	r3, [r4, #0]
 800c592:	bd38      	pop	{r3, r4, r5, pc}
 800c594:	2000085c 	.word	0x2000085c

0800c598 <__ascii_mbtowc>:
 800c598:	b082      	sub	sp, #8
 800c59a:	b901      	cbnz	r1, 800c59e <__ascii_mbtowc+0x6>
 800c59c:	a901      	add	r1, sp, #4
 800c59e:	b142      	cbz	r2, 800c5b2 <__ascii_mbtowc+0x1a>
 800c5a0:	b14b      	cbz	r3, 800c5b6 <__ascii_mbtowc+0x1e>
 800c5a2:	7813      	ldrb	r3, [r2, #0]
 800c5a4:	600b      	str	r3, [r1, #0]
 800c5a6:	7812      	ldrb	r2, [r2, #0]
 800c5a8:	1e10      	subs	r0, r2, #0
 800c5aa:	bf18      	it	ne
 800c5ac:	2001      	movne	r0, #1
 800c5ae:	b002      	add	sp, #8
 800c5b0:	4770      	bx	lr
 800c5b2:	4610      	mov	r0, r2
 800c5b4:	e7fb      	b.n	800c5ae <__ascii_mbtowc+0x16>
 800c5b6:	f06f 0001 	mvn.w	r0, #1
 800c5ba:	e7f8      	b.n	800c5ae <__ascii_mbtowc+0x16>

0800c5bc <memcpy>:
 800c5bc:	440a      	add	r2, r1
 800c5be:	4291      	cmp	r1, r2
 800c5c0:	f100 33ff 	add.w	r3, r0, #4294967295
 800c5c4:	d100      	bne.n	800c5c8 <memcpy+0xc>
 800c5c6:	4770      	bx	lr
 800c5c8:	b510      	push	{r4, lr}
 800c5ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c5ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c5d2:	4291      	cmp	r1, r2
 800c5d4:	d1f9      	bne.n	800c5ca <memcpy+0xe>
 800c5d6:	bd10      	pop	{r4, pc}

0800c5d8 <__malloc_lock>:
 800c5d8:	4801      	ldr	r0, [pc, #4]	; (800c5e0 <__malloc_lock+0x8>)
 800c5da:	f7ff bfc8 	b.w	800c56e <__retarget_lock_acquire_recursive>
 800c5de:	bf00      	nop
 800c5e0:	20000858 	.word	0x20000858

0800c5e4 <__malloc_unlock>:
 800c5e4:	4801      	ldr	r0, [pc, #4]	; (800c5ec <__malloc_unlock+0x8>)
 800c5e6:	f7ff bfc3 	b.w	800c570 <__retarget_lock_release_recursive>
 800c5ea:	bf00      	nop
 800c5ec:	20000858 	.word	0x20000858

0800c5f0 <_Balloc>:
 800c5f0:	b570      	push	{r4, r5, r6, lr}
 800c5f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c5f4:	4604      	mov	r4, r0
 800c5f6:	460d      	mov	r5, r1
 800c5f8:	b976      	cbnz	r6, 800c618 <_Balloc+0x28>
 800c5fa:	2010      	movs	r0, #16
 800c5fc:	f7fc fa06 	bl	8008a0c <malloc>
 800c600:	4602      	mov	r2, r0
 800c602:	6260      	str	r0, [r4, #36]	; 0x24
 800c604:	b920      	cbnz	r0, 800c610 <_Balloc+0x20>
 800c606:	4b18      	ldr	r3, [pc, #96]	; (800c668 <_Balloc+0x78>)
 800c608:	4818      	ldr	r0, [pc, #96]	; (800c66c <_Balloc+0x7c>)
 800c60a:	2166      	movs	r1, #102	; 0x66
 800c60c:	f001 fa68 	bl	800dae0 <__assert_func>
 800c610:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c614:	6006      	str	r6, [r0, #0]
 800c616:	60c6      	str	r6, [r0, #12]
 800c618:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c61a:	68f3      	ldr	r3, [r6, #12]
 800c61c:	b183      	cbz	r3, 800c640 <_Balloc+0x50>
 800c61e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c620:	68db      	ldr	r3, [r3, #12]
 800c622:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c626:	b9b8      	cbnz	r0, 800c658 <_Balloc+0x68>
 800c628:	2101      	movs	r1, #1
 800c62a:	fa01 f605 	lsl.w	r6, r1, r5
 800c62e:	1d72      	adds	r2, r6, #5
 800c630:	0092      	lsls	r2, r2, #2
 800c632:	4620      	mov	r0, r4
 800c634:	f000 fc9d 	bl	800cf72 <_calloc_r>
 800c638:	b160      	cbz	r0, 800c654 <_Balloc+0x64>
 800c63a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c63e:	e00e      	b.n	800c65e <_Balloc+0x6e>
 800c640:	2221      	movs	r2, #33	; 0x21
 800c642:	2104      	movs	r1, #4
 800c644:	4620      	mov	r0, r4
 800c646:	f000 fc94 	bl	800cf72 <_calloc_r>
 800c64a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c64c:	60f0      	str	r0, [r6, #12]
 800c64e:	68db      	ldr	r3, [r3, #12]
 800c650:	2b00      	cmp	r3, #0
 800c652:	d1e4      	bne.n	800c61e <_Balloc+0x2e>
 800c654:	2000      	movs	r0, #0
 800c656:	bd70      	pop	{r4, r5, r6, pc}
 800c658:	6802      	ldr	r2, [r0, #0]
 800c65a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c65e:	2300      	movs	r3, #0
 800c660:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c664:	e7f7      	b.n	800c656 <_Balloc+0x66>
 800c666:	bf00      	nop
 800c668:	0800eb2e 	.word	0x0800eb2e
 800c66c:	0800ec90 	.word	0x0800ec90

0800c670 <_Bfree>:
 800c670:	b570      	push	{r4, r5, r6, lr}
 800c672:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c674:	4605      	mov	r5, r0
 800c676:	460c      	mov	r4, r1
 800c678:	b976      	cbnz	r6, 800c698 <_Bfree+0x28>
 800c67a:	2010      	movs	r0, #16
 800c67c:	f7fc f9c6 	bl	8008a0c <malloc>
 800c680:	4602      	mov	r2, r0
 800c682:	6268      	str	r0, [r5, #36]	; 0x24
 800c684:	b920      	cbnz	r0, 800c690 <_Bfree+0x20>
 800c686:	4b09      	ldr	r3, [pc, #36]	; (800c6ac <_Bfree+0x3c>)
 800c688:	4809      	ldr	r0, [pc, #36]	; (800c6b0 <_Bfree+0x40>)
 800c68a:	218a      	movs	r1, #138	; 0x8a
 800c68c:	f001 fa28 	bl	800dae0 <__assert_func>
 800c690:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c694:	6006      	str	r6, [r0, #0]
 800c696:	60c6      	str	r6, [r0, #12]
 800c698:	b13c      	cbz	r4, 800c6aa <_Bfree+0x3a>
 800c69a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c69c:	6862      	ldr	r2, [r4, #4]
 800c69e:	68db      	ldr	r3, [r3, #12]
 800c6a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c6a4:	6021      	str	r1, [r4, #0]
 800c6a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c6aa:	bd70      	pop	{r4, r5, r6, pc}
 800c6ac:	0800eb2e 	.word	0x0800eb2e
 800c6b0:	0800ec90 	.word	0x0800ec90

0800c6b4 <__multadd>:
 800c6b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6b8:	690d      	ldr	r5, [r1, #16]
 800c6ba:	4607      	mov	r7, r0
 800c6bc:	460c      	mov	r4, r1
 800c6be:	461e      	mov	r6, r3
 800c6c0:	f101 0c14 	add.w	ip, r1, #20
 800c6c4:	2000      	movs	r0, #0
 800c6c6:	f8dc 3000 	ldr.w	r3, [ip]
 800c6ca:	b299      	uxth	r1, r3
 800c6cc:	fb02 6101 	mla	r1, r2, r1, r6
 800c6d0:	0c1e      	lsrs	r6, r3, #16
 800c6d2:	0c0b      	lsrs	r3, r1, #16
 800c6d4:	fb02 3306 	mla	r3, r2, r6, r3
 800c6d8:	b289      	uxth	r1, r1
 800c6da:	3001      	adds	r0, #1
 800c6dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c6e0:	4285      	cmp	r5, r0
 800c6e2:	f84c 1b04 	str.w	r1, [ip], #4
 800c6e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c6ea:	dcec      	bgt.n	800c6c6 <__multadd+0x12>
 800c6ec:	b30e      	cbz	r6, 800c732 <__multadd+0x7e>
 800c6ee:	68a3      	ldr	r3, [r4, #8]
 800c6f0:	42ab      	cmp	r3, r5
 800c6f2:	dc19      	bgt.n	800c728 <__multadd+0x74>
 800c6f4:	6861      	ldr	r1, [r4, #4]
 800c6f6:	4638      	mov	r0, r7
 800c6f8:	3101      	adds	r1, #1
 800c6fa:	f7ff ff79 	bl	800c5f0 <_Balloc>
 800c6fe:	4680      	mov	r8, r0
 800c700:	b928      	cbnz	r0, 800c70e <__multadd+0x5a>
 800c702:	4602      	mov	r2, r0
 800c704:	4b0c      	ldr	r3, [pc, #48]	; (800c738 <__multadd+0x84>)
 800c706:	480d      	ldr	r0, [pc, #52]	; (800c73c <__multadd+0x88>)
 800c708:	21b5      	movs	r1, #181	; 0xb5
 800c70a:	f001 f9e9 	bl	800dae0 <__assert_func>
 800c70e:	6922      	ldr	r2, [r4, #16]
 800c710:	3202      	adds	r2, #2
 800c712:	f104 010c 	add.w	r1, r4, #12
 800c716:	0092      	lsls	r2, r2, #2
 800c718:	300c      	adds	r0, #12
 800c71a:	f7ff ff4f 	bl	800c5bc <memcpy>
 800c71e:	4621      	mov	r1, r4
 800c720:	4638      	mov	r0, r7
 800c722:	f7ff ffa5 	bl	800c670 <_Bfree>
 800c726:	4644      	mov	r4, r8
 800c728:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c72c:	3501      	adds	r5, #1
 800c72e:	615e      	str	r6, [r3, #20]
 800c730:	6125      	str	r5, [r4, #16]
 800c732:	4620      	mov	r0, r4
 800c734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c738:	0800eba0 	.word	0x0800eba0
 800c73c:	0800ec90 	.word	0x0800ec90

0800c740 <__s2b>:
 800c740:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c744:	460c      	mov	r4, r1
 800c746:	4615      	mov	r5, r2
 800c748:	461f      	mov	r7, r3
 800c74a:	2209      	movs	r2, #9
 800c74c:	3308      	adds	r3, #8
 800c74e:	4606      	mov	r6, r0
 800c750:	fb93 f3f2 	sdiv	r3, r3, r2
 800c754:	2100      	movs	r1, #0
 800c756:	2201      	movs	r2, #1
 800c758:	429a      	cmp	r2, r3
 800c75a:	db09      	blt.n	800c770 <__s2b+0x30>
 800c75c:	4630      	mov	r0, r6
 800c75e:	f7ff ff47 	bl	800c5f0 <_Balloc>
 800c762:	b940      	cbnz	r0, 800c776 <__s2b+0x36>
 800c764:	4602      	mov	r2, r0
 800c766:	4b19      	ldr	r3, [pc, #100]	; (800c7cc <__s2b+0x8c>)
 800c768:	4819      	ldr	r0, [pc, #100]	; (800c7d0 <__s2b+0x90>)
 800c76a:	21ce      	movs	r1, #206	; 0xce
 800c76c:	f001 f9b8 	bl	800dae0 <__assert_func>
 800c770:	0052      	lsls	r2, r2, #1
 800c772:	3101      	adds	r1, #1
 800c774:	e7f0      	b.n	800c758 <__s2b+0x18>
 800c776:	9b08      	ldr	r3, [sp, #32]
 800c778:	6143      	str	r3, [r0, #20]
 800c77a:	2d09      	cmp	r5, #9
 800c77c:	f04f 0301 	mov.w	r3, #1
 800c780:	6103      	str	r3, [r0, #16]
 800c782:	dd16      	ble.n	800c7b2 <__s2b+0x72>
 800c784:	f104 0909 	add.w	r9, r4, #9
 800c788:	46c8      	mov	r8, r9
 800c78a:	442c      	add	r4, r5
 800c78c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c790:	4601      	mov	r1, r0
 800c792:	3b30      	subs	r3, #48	; 0x30
 800c794:	220a      	movs	r2, #10
 800c796:	4630      	mov	r0, r6
 800c798:	f7ff ff8c 	bl	800c6b4 <__multadd>
 800c79c:	45a0      	cmp	r8, r4
 800c79e:	d1f5      	bne.n	800c78c <__s2b+0x4c>
 800c7a0:	f1a5 0408 	sub.w	r4, r5, #8
 800c7a4:	444c      	add	r4, r9
 800c7a6:	1b2d      	subs	r5, r5, r4
 800c7a8:	1963      	adds	r3, r4, r5
 800c7aa:	42bb      	cmp	r3, r7
 800c7ac:	db04      	blt.n	800c7b8 <__s2b+0x78>
 800c7ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7b2:	340a      	adds	r4, #10
 800c7b4:	2509      	movs	r5, #9
 800c7b6:	e7f6      	b.n	800c7a6 <__s2b+0x66>
 800c7b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c7bc:	4601      	mov	r1, r0
 800c7be:	3b30      	subs	r3, #48	; 0x30
 800c7c0:	220a      	movs	r2, #10
 800c7c2:	4630      	mov	r0, r6
 800c7c4:	f7ff ff76 	bl	800c6b4 <__multadd>
 800c7c8:	e7ee      	b.n	800c7a8 <__s2b+0x68>
 800c7ca:	bf00      	nop
 800c7cc:	0800eba0 	.word	0x0800eba0
 800c7d0:	0800ec90 	.word	0x0800ec90

0800c7d4 <__hi0bits>:
 800c7d4:	0c03      	lsrs	r3, r0, #16
 800c7d6:	041b      	lsls	r3, r3, #16
 800c7d8:	b9d3      	cbnz	r3, 800c810 <__hi0bits+0x3c>
 800c7da:	0400      	lsls	r0, r0, #16
 800c7dc:	2310      	movs	r3, #16
 800c7de:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c7e2:	bf04      	itt	eq
 800c7e4:	0200      	lsleq	r0, r0, #8
 800c7e6:	3308      	addeq	r3, #8
 800c7e8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c7ec:	bf04      	itt	eq
 800c7ee:	0100      	lsleq	r0, r0, #4
 800c7f0:	3304      	addeq	r3, #4
 800c7f2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c7f6:	bf04      	itt	eq
 800c7f8:	0080      	lsleq	r0, r0, #2
 800c7fa:	3302      	addeq	r3, #2
 800c7fc:	2800      	cmp	r0, #0
 800c7fe:	db05      	blt.n	800c80c <__hi0bits+0x38>
 800c800:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c804:	f103 0301 	add.w	r3, r3, #1
 800c808:	bf08      	it	eq
 800c80a:	2320      	moveq	r3, #32
 800c80c:	4618      	mov	r0, r3
 800c80e:	4770      	bx	lr
 800c810:	2300      	movs	r3, #0
 800c812:	e7e4      	b.n	800c7de <__hi0bits+0xa>

0800c814 <__lo0bits>:
 800c814:	6803      	ldr	r3, [r0, #0]
 800c816:	f013 0207 	ands.w	r2, r3, #7
 800c81a:	4601      	mov	r1, r0
 800c81c:	d00b      	beq.n	800c836 <__lo0bits+0x22>
 800c81e:	07da      	lsls	r2, r3, #31
 800c820:	d423      	bmi.n	800c86a <__lo0bits+0x56>
 800c822:	0798      	lsls	r0, r3, #30
 800c824:	bf49      	itett	mi
 800c826:	085b      	lsrmi	r3, r3, #1
 800c828:	089b      	lsrpl	r3, r3, #2
 800c82a:	2001      	movmi	r0, #1
 800c82c:	600b      	strmi	r3, [r1, #0]
 800c82e:	bf5c      	itt	pl
 800c830:	600b      	strpl	r3, [r1, #0]
 800c832:	2002      	movpl	r0, #2
 800c834:	4770      	bx	lr
 800c836:	b298      	uxth	r0, r3
 800c838:	b9a8      	cbnz	r0, 800c866 <__lo0bits+0x52>
 800c83a:	0c1b      	lsrs	r3, r3, #16
 800c83c:	2010      	movs	r0, #16
 800c83e:	b2da      	uxtb	r2, r3
 800c840:	b90a      	cbnz	r2, 800c846 <__lo0bits+0x32>
 800c842:	3008      	adds	r0, #8
 800c844:	0a1b      	lsrs	r3, r3, #8
 800c846:	071a      	lsls	r2, r3, #28
 800c848:	bf04      	itt	eq
 800c84a:	091b      	lsreq	r3, r3, #4
 800c84c:	3004      	addeq	r0, #4
 800c84e:	079a      	lsls	r2, r3, #30
 800c850:	bf04      	itt	eq
 800c852:	089b      	lsreq	r3, r3, #2
 800c854:	3002      	addeq	r0, #2
 800c856:	07da      	lsls	r2, r3, #31
 800c858:	d403      	bmi.n	800c862 <__lo0bits+0x4e>
 800c85a:	085b      	lsrs	r3, r3, #1
 800c85c:	f100 0001 	add.w	r0, r0, #1
 800c860:	d005      	beq.n	800c86e <__lo0bits+0x5a>
 800c862:	600b      	str	r3, [r1, #0]
 800c864:	4770      	bx	lr
 800c866:	4610      	mov	r0, r2
 800c868:	e7e9      	b.n	800c83e <__lo0bits+0x2a>
 800c86a:	2000      	movs	r0, #0
 800c86c:	4770      	bx	lr
 800c86e:	2020      	movs	r0, #32
 800c870:	4770      	bx	lr
	...

0800c874 <__i2b>:
 800c874:	b510      	push	{r4, lr}
 800c876:	460c      	mov	r4, r1
 800c878:	2101      	movs	r1, #1
 800c87a:	f7ff feb9 	bl	800c5f0 <_Balloc>
 800c87e:	4602      	mov	r2, r0
 800c880:	b928      	cbnz	r0, 800c88e <__i2b+0x1a>
 800c882:	4b05      	ldr	r3, [pc, #20]	; (800c898 <__i2b+0x24>)
 800c884:	4805      	ldr	r0, [pc, #20]	; (800c89c <__i2b+0x28>)
 800c886:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c88a:	f001 f929 	bl	800dae0 <__assert_func>
 800c88e:	2301      	movs	r3, #1
 800c890:	6144      	str	r4, [r0, #20]
 800c892:	6103      	str	r3, [r0, #16]
 800c894:	bd10      	pop	{r4, pc}
 800c896:	bf00      	nop
 800c898:	0800eba0 	.word	0x0800eba0
 800c89c:	0800ec90 	.word	0x0800ec90

0800c8a0 <__multiply>:
 800c8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8a4:	4691      	mov	r9, r2
 800c8a6:	690a      	ldr	r2, [r1, #16]
 800c8a8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c8ac:	429a      	cmp	r2, r3
 800c8ae:	bfb8      	it	lt
 800c8b0:	460b      	movlt	r3, r1
 800c8b2:	460c      	mov	r4, r1
 800c8b4:	bfbc      	itt	lt
 800c8b6:	464c      	movlt	r4, r9
 800c8b8:	4699      	movlt	r9, r3
 800c8ba:	6927      	ldr	r7, [r4, #16]
 800c8bc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c8c0:	68a3      	ldr	r3, [r4, #8]
 800c8c2:	6861      	ldr	r1, [r4, #4]
 800c8c4:	eb07 060a 	add.w	r6, r7, sl
 800c8c8:	42b3      	cmp	r3, r6
 800c8ca:	b085      	sub	sp, #20
 800c8cc:	bfb8      	it	lt
 800c8ce:	3101      	addlt	r1, #1
 800c8d0:	f7ff fe8e 	bl	800c5f0 <_Balloc>
 800c8d4:	b930      	cbnz	r0, 800c8e4 <__multiply+0x44>
 800c8d6:	4602      	mov	r2, r0
 800c8d8:	4b44      	ldr	r3, [pc, #272]	; (800c9ec <__multiply+0x14c>)
 800c8da:	4845      	ldr	r0, [pc, #276]	; (800c9f0 <__multiply+0x150>)
 800c8dc:	f240 115d 	movw	r1, #349	; 0x15d
 800c8e0:	f001 f8fe 	bl	800dae0 <__assert_func>
 800c8e4:	f100 0514 	add.w	r5, r0, #20
 800c8e8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c8ec:	462b      	mov	r3, r5
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	4543      	cmp	r3, r8
 800c8f2:	d321      	bcc.n	800c938 <__multiply+0x98>
 800c8f4:	f104 0314 	add.w	r3, r4, #20
 800c8f8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c8fc:	f109 0314 	add.w	r3, r9, #20
 800c900:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c904:	9202      	str	r2, [sp, #8]
 800c906:	1b3a      	subs	r2, r7, r4
 800c908:	3a15      	subs	r2, #21
 800c90a:	f022 0203 	bic.w	r2, r2, #3
 800c90e:	3204      	adds	r2, #4
 800c910:	f104 0115 	add.w	r1, r4, #21
 800c914:	428f      	cmp	r7, r1
 800c916:	bf38      	it	cc
 800c918:	2204      	movcc	r2, #4
 800c91a:	9201      	str	r2, [sp, #4]
 800c91c:	9a02      	ldr	r2, [sp, #8]
 800c91e:	9303      	str	r3, [sp, #12]
 800c920:	429a      	cmp	r2, r3
 800c922:	d80c      	bhi.n	800c93e <__multiply+0x9e>
 800c924:	2e00      	cmp	r6, #0
 800c926:	dd03      	ble.n	800c930 <__multiply+0x90>
 800c928:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d05a      	beq.n	800c9e6 <__multiply+0x146>
 800c930:	6106      	str	r6, [r0, #16]
 800c932:	b005      	add	sp, #20
 800c934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c938:	f843 2b04 	str.w	r2, [r3], #4
 800c93c:	e7d8      	b.n	800c8f0 <__multiply+0x50>
 800c93e:	f8b3 a000 	ldrh.w	sl, [r3]
 800c942:	f1ba 0f00 	cmp.w	sl, #0
 800c946:	d024      	beq.n	800c992 <__multiply+0xf2>
 800c948:	f104 0e14 	add.w	lr, r4, #20
 800c94c:	46a9      	mov	r9, r5
 800c94e:	f04f 0c00 	mov.w	ip, #0
 800c952:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c956:	f8d9 1000 	ldr.w	r1, [r9]
 800c95a:	fa1f fb82 	uxth.w	fp, r2
 800c95e:	b289      	uxth	r1, r1
 800c960:	fb0a 110b 	mla	r1, sl, fp, r1
 800c964:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c968:	f8d9 2000 	ldr.w	r2, [r9]
 800c96c:	4461      	add	r1, ip
 800c96e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c972:	fb0a c20b 	mla	r2, sl, fp, ip
 800c976:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c97a:	b289      	uxth	r1, r1
 800c97c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c980:	4577      	cmp	r7, lr
 800c982:	f849 1b04 	str.w	r1, [r9], #4
 800c986:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c98a:	d8e2      	bhi.n	800c952 <__multiply+0xb2>
 800c98c:	9a01      	ldr	r2, [sp, #4]
 800c98e:	f845 c002 	str.w	ip, [r5, r2]
 800c992:	9a03      	ldr	r2, [sp, #12]
 800c994:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c998:	3304      	adds	r3, #4
 800c99a:	f1b9 0f00 	cmp.w	r9, #0
 800c99e:	d020      	beq.n	800c9e2 <__multiply+0x142>
 800c9a0:	6829      	ldr	r1, [r5, #0]
 800c9a2:	f104 0c14 	add.w	ip, r4, #20
 800c9a6:	46ae      	mov	lr, r5
 800c9a8:	f04f 0a00 	mov.w	sl, #0
 800c9ac:	f8bc b000 	ldrh.w	fp, [ip]
 800c9b0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c9b4:	fb09 220b 	mla	r2, r9, fp, r2
 800c9b8:	4492      	add	sl, r2
 800c9ba:	b289      	uxth	r1, r1
 800c9bc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c9c0:	f84e 1b04 	str.w	r1, [lr], #4
 800c9c4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c9c8:	f8be 1000 	ldrh.w	r1, [lr]
 800c9cc:	0c12      	lsrs	r2, r2, #16
 800c9ce:	fb09 1102 	mla	r1, r9, r2, r1
 800c9d2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c9d6:	4567      	cmp	r7, ip
 800c9d8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c9dc:	d8e6      	bhi.n	800c9ac <__multiply+0x10c>
 800c9de:	9a01      	ldr	r2, [sp, #4]
 800c9e0:	50a9      	str	r1, [r5, r2]
 800c9e2:	3504      	adds	r5, #4
 800c9e4:	e79a      	b.n	800c91c <__multiply+0x7c>
 800c9e6:	3e01      	subs	r6, #1
 800c9e8:	e79c      	b.n	800c924 <__multiply+0x84>
 800c9ea:	bf00      	nop
 800c9ec:	0800eba0 	.word	0x0800eba0
 800c9f0:	0800ec90 	.word	0x0800ec90

0800c9f4 <__pow5mult>:
 800c9f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9f8:	4615      	mov	r5, r2
 800c9fa:	f012 0203 	ands.w	r2, r2, #3
 800c9fe:	4606      	mov	r6, r0
 800ca00:	460f      	mov	r7, r1
 800ca02:	d007      	beq.n	800ca14 <__pow5mult+0x20>
 800ca04:	4c25      	ldr	r4, [pc, #148]	; (800ca9c <__pow5mult+0xa8>)
 800ca06:	3a01      	subs	r2, #1
 800ca08:	2300      	movs	r3, #0
 800ca0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ca0e:	f7ff fe51 	bl	800c6b4 <__multadd>
 800ca12:	4607      	mov	r7, r0
 800ca14:	10ad      	asrs	r5, r5, #2
 800ca16:	d03d      	beq.n	800ca94 <__pow5mult+0xa0>
 800ca18:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ca1a:	b97c      	cbnz	r4, 800ca3c <__pow5mult+0x48>
 800ca1c:	2010      	movs	r0, #16
 800ca1e:	f7fb fff5 	bl	8008a0c <malloc>
 800ca22:	4602      	mov	r2, r0
 800ca24:	6270      	str	r0, [r6, #36]	; 0x24
 800ca26:	b928      	cbnz	r0, 800ca34 <__pow5mult+0x40>
 800ca28:	4b1d      	ldr	r3, [pc, #116]	; (800caa0 <__pow5mult+0xac>)
 800ca2a:	481e      	ldr	r0, [pc, #120]	; (800caa4 <__pow5mult+0xb0>)
 800ca2c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ca30:	f001 f856 	bl	800dae0 <__assert_func>
 800ca34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ca38:	6004      	str	r4, [r0, #0]
 800ca3a:	60c4      	str	r4, [r0, #12]
 800ca3c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ca40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ca44:	b94c      	cbnz	r4, 800ca5a <__pow5mult+0x66>
 800ca46:	f240 2171 	movw	r1, #625	; 0x271
 800ca4a:	4630      	mov	r0, r6
 800ca4c:	f7ff ff12 	bl	800c874 <__i2b>
 800ca50:	2300      	movs	r3, #0
 800ca52:	f8c8 0008 	str.w	r0, [r8, #8]
 800ca56:	4604      	mov	r4, r0
 800ca58:	6003      	str	r3, [r0, #0]
 800ca5a:	f04f 0900 	mov.w	r9, #0
 800ca5e:	07eb      	lsls	r3, r5, #31
 800ca60:	d50a      	bpl.n	800ca78 <__pow5mult+0x84>
 800ca62:	4639      	mov	r1, r7
 800ca64:	4622      	mov	r2, r4
 800ca66:	4630      	mov	r0, r6
 800ca68:	f7ff ff1a 	bl	800c8a0 <__multiply>
 800ca6c:	4639      	mov	r1, r7
 800ca6e:	4680      	mov	r8, r0
 800ca70:	4630      	mov	r0, r6
 800ca72:	f7ff fdfd 	bl	800c670 <_Bfree>
 800ca76:	4647      	mov	r7, r8
 800ca78:	106d      	asrs	r5, r5, #1
 800ca7a:	d00b      	beq.n	800ca94 <__pow5mult+0xa0>
 800ca7c:	6820      	ldr	r0, [r4, #0]
 800ca7e:	b938      	cbnz	r0, 800ca90 <__pow5mult+0x9c>
 800ca80:	4622      	mov	r2, r4
 800ca82:	4621      	mov	r1, r4
 800ca84:	4630      	mov	r0, r6
 800ca86:	f7ff ff0b 	bl	800c8a0 <__multiply>
 800ca8a:	6020      	str	r0, [r4, #0]
 800ca8c:	f8c0 9000 	str.w	r9, [r0]
 800ca90:	4604      	mov	r4, r0
 800ca92:	e7e4      	b.n	800ca5e <__pow5mult+0x6a>
 800ca94:	4638      	mov	r0, r7
 800ca96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca9a:	bf00      	nop
 800ca9c:	0800ede0 	.word	0x0800ede0
 800caa0:	0800eb2e 	.word	0x0800eb2e
 800caa4:	0800ec90 	.word	0x0800ec90

0800caa8 <__lshift>:
 800caa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800caac:	460c      	mov	r4, r1
 800caae:	6849      	ldr	r1, [r1, #4]
 800cab0:	6923      	ldr	r3, [r4, #16]
 800cab2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cab6:	68a3      	ldr	r3, [r4, #8]
 800cab8:	4607      	mov	r7, r0
 800caba:	4691      	mov	r9, r2
 800cabc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cac0:	f108 0601 	add.w	r6, r8, #1
 800cac4:	42b3      	cmp	r3, r6
 800cac6:	db0b      	blt.n	800cae0 <__lshift+0x38>
 800cac8:	4638      	mov	r0, r7
 800caca:	f7ff fd91 	bl	800c5f0 <_Balloc>
 800cace:	4605      	mov	r5, r0
 800cad0:	b948      	cbnz	r0, 800cae6 <__lshift+0x3e>
 800cad2:	4602      	mov	r2, r0
 800cad4:	4b2a      	ldr	r3, [pc, #168]	; (800cb80 <__lshift+0xd8>)
 800cad6:	482b      	ldr	r0, [pc, #172]	; (800cb84 <__lshift+0xdc>)
 800cad8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800cadc:	f001 f800 	bl	800dae0 <__assert_func>
 800cae0:	3101      	adds	r1, #1
 800cae2:	005b      	lsls	r3, r3, #1
 800cae4:	e7ee      	b.n	800cac4 <__lshift+0x1c>
 800cae6:	2300      	movs	r3, #0
 800cae8:	f100 0114 	add.w	r1, r0, #20
 800caec:	f100 0210 	add.w	r2, r0, #16
 800caf0:	4618      	mov	r0, r3
 800caf2:	4553      	cmp	r3, sl
 800caf4:	db37      	blt.n	800cb66 <__lshift+0xbe>
 800caf6:	6920      	ldr	r0, [r4, #16]
 800caf8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cafc:	f104 0314 	add.w	r3, r4, #20
 800cb00:	f019 091f 	ands.w	r9, r9, #31
 800cb04:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cb08:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800cb0c:	d02f      	beq.n	800cb6e <__lshift+0xc6>
 800cb0e:	f1c9 0e20 	rsb	lr, r9, #32
 800cb12:	468a      	mov	sl, r1
 800cb14:	f04f 0c00 	mov.w	ip, #0
 800cb18:	681a      	ldr	r2, [r3, #0]
 800cb1a:	fa02 f209 	lsl.w	r2, r2, r9
 800cb1e:	ea42 020c 	orr.w	r2, r2, ip
 800cb22:	f84a 2b04 	str.w	r2, [sl], #4
 800cb26:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb2a:	4298      	cmp	r0, r3
 800cb2c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800cb30:	d8f2      	bhi.n	800cb18 <__lshift+0x70>
 800cb32:	1b03      	subs	r3, r0, r4
 800cb34:	3b15      	subs	r3, #21
 800cb36:	f023 0303 	bic.w	r3, r3, #3
 800cb3a:	3304      	adds	r3, #4
 800cb3c:	f104 0215 	add.w	r2, r4, #21
 800cb40:	4290      	cmp	r0, r2
 800cb42:	bf38      	it	cc
 800cb44:	2304      	movcc	r3, #4
 800cb46:	f841 c003 	str.w	ip, [r1, r3]
 800cb4a:	f1bc 0f00 	cmp.w	ip, #0
 800cb4e:	d001      	beq.n	800cb54 <__lshift+0xac>
 800cb50:	f108 0602 	add.w	r6, r8, #2
 800cb54:	3e01      	subs	r6, #1
 800cb56:	4638      	mov	r0, r7
 800cb58:	612e      	str	r6, [r5, #16]
 800cb5a:	4621      	mov	r1, r4
 800cb5c:	f7ff fd88 	bl	800c670 <_Bfree>
 800cb60:	4628      	mov	r0, r5
 800cb62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb66:	f842 0f04 	str.w	r0, [r2, #4]!
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	e7c1      	b.n	800caf2 <__lshift+0x4a>
 800cb6e:	3904      	subs	r1, #4
 800cb70:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb74:	f841 2f04 	str.w	r2, [r1, #4]!
 800cb78:	4298      	cmp	r0, r3
 800cb7a:	d8f9      	bhi.n	800cb70 <__lshift+0xc8>
 800cb7c:	e7ea      	b.n	800cb54 <__lshift+0xac>
 800cb7e:	bf00      	nop
 800cb80:	0800eba0 	.word	0x0800eba0
 800cb84:	0800ec90 	.word	0x0800ec90

0800cb88 <__mcmp>:
 800cb88:	b530      	push	{r4, r5, lr}
 800cb8a:	6902      	ldr	r2, [r0, #16]
 800cb8c:	690c      	ldr	r4, [r1, #16]
 800cb8e:	1b12      	subs	r2, r2, r4
 800cb90:	d10e      	bne.n	800cbb0 <__mcmp+0x28>
 800cb92:	f100 0314 	add.w	r3, r0, #20
 800cb96:	3114      	adds	r1, #20
 800cb98:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cb9c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cba0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cba4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cba8:	42a5      	cmp	r5, r4
 800cbaa:	d003      	beq.n	800cbb4 <__mcmp+0x2c>
 800cbac:	d305      	bcc.n	800cbba <__mcmp+0x32>
 800cbae:	2201      	movs	r2, #1
 800cbb0:	4610      	mov	r0, r2
 800cbb2:	bd30      	pop	{r4, r5, pc}
 800cbb4:	4283      	cmp	r3, r0
 800cbb6:	d3f3      	bcc.n	800cba0 <__mcmp+0x18>
 800cbb8:	e7fa      	b.n	800cbb0 <__mcmp+0x28>
 800cbba:	f04f 32ff 	mov.w	r2, #4294967295
 800cbbe:	e7f7      	b.n	800cbb0 <__mcmp+0x28>

0800cbc0 <__mdiff>:
 800cbc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbc4:	460c      	mov	r4, r1
 800cbc6:	4606      	mov	r6, r0
 800cbc8:	4611      	mov	r1, r2
 800cbca:	4620      	mov	r0, r4
 800cbcc:	4690      	mov	r8, r2
 800cbce:	f7ff ffdb 	bl	800cb88 <__mcmp>
 800cbd2:	1e05      	subs	r5, r0, #0
 800cbd4:	d110      	bne.n	800cbf8 <__mdiff+0x38>
 800cbd6:	4629      	mov	r1, r5
 800cbd8:	4630      	mov	r0, r6
 800cbda:	f7ff fd09 	bl	800c5f0 <_Balloc>
 800cbde:	b930      	cbnz	r0, 800cbee <__mdiff+0x2e>
 800cbe0:	4b3a      	ldr	r3, [pc, #232]	; (800cccc <__mdiff+0x10c>)
 800cbe2:	4602      	mov	r2, r0
 800cbe4:	f240 2132 	movw	r1, #562	; 0x232
 800cbe8:	4839      	ldr	r0, [pc, #228]	; (800ccd0 <__mdiff+0x110>)
 800cbea:	f000 ff79 	bl	800dae0 <__assert_func>
 800cbee:	2301      	movs	r3, #1
 800cbf0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cbf4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbf8:	bfa4      	itt	ge
 800cbfa:	4643      	movge	r3, r8
 800cbfc:	46a0      	movge	r8, r4
 800cbfe:	4630      	mov	r0, r6
 800cc00:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cc04:	bfa6      	itte	ge
 800cc06:	461c      	movge	r4, r3
 800cc08:	2500      	movge	r5, #0
 800cc0a:	2501      	movlt	r5, #1
 800cc0c:	f7ff fcf0 	bl	800c5f0 <_Balloc>
 800cc10:	b920      	cbnz	r0, 800cc1c <__mdiff+0x5c>
 800cc12:	4b2e      	ldr	r3, [pc, #184]	; (800cccc <__mdiff+0x10c>)
 800cc14:	4602      	mov	r2, r0
 800cc16:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cc1a:	e7e5      	b.n	800cbe8 <__mdiff+0x28>
 800cc1c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cc20:	6926      	ldr	r6, [r4, #16]
 800cc22:	60c5      	str	r5, [r0, #12]
 800cc24:	f104 0914 	add.w	r9, r4, #20
 800cc28:	f108 0514 	add.w	r5, r8, #20
 800cc2c:	f100 0e14 	add.w	lr, r0, #20
 800cc30:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cc34:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cc38:	f108 0210 	add.w	r2, r8, #16
 800cc3c:	46f2      	mov	sl, lr
 800cc3e:	2100      	movs	r1, #0
 800cc40:	f859 3b04 	ldr.w	r3, [r9], #4
 800cc44:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cc48:	fa1f f883 	uxth.w	r8, r3
 800cc4c:	fa11 f18b 	uxtah	r1, r1, fp
 800cc50:	0c1b      	lsrs	r3, r3, #16
 800cc52:	eba1 0808 	sub.w	r8, r1, r8
 800cc56:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cc5a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cc5e:	fa1f f888 	uxth.w	r8, r8
 800cc62:	1419      	asrs	r1, r3, #16
 800cc64:	454e      	cmp	r6, r9
 800cc66:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cc6a:	f84a 3b04 	str.w	r3, [sl], #4
 800cc6e:	d8e7      	bhi.n	800cc40 <__mdiff+0x80>
 800cc70:	1b33      	subs	r3, r6, r4
 800cc72:	3b15      	subs	r3, #21
 800cc74:	f023 0303 	bic.w	r3, r3, #3
 800cc78:	3304      	adds	r3, #4
 800cc7a:	3415      	adds	r4, #21
 800cc7c:	42a6      	cmp	r6, r4
 800cc7e:	bf38      	it	cc
 800cc80:	2304      	movcc	r3, #4
 800cc82:	441d      	add	r5, r3
 800cc84:	4473      	add	r3, lr
 800cc86:	469e      	mov	lr, r3
 800cc88:	462e      	mov	r6, r5
 800cc8a:	4566      	cmp	r6, ip
 800cc8c:	d30e      	bcc.n	800ccac <__mdiff+0xec>
 800cc8e:	f10c 0203 	add.w	r2, ip, #3
 800cc92:	1b52      	subs	r2, r2, r5
 800cc94:	f022 0203 	bic.w	r2, r2, #3
 800cc98:	3d03      	subs	r5, #3
 800cc9a:	45ac      	cmp	ip, r5
 800cc9c:	bf38      	it	cc
 800cc9e:	2200      	movcc	r2, #0
 800cca0:	441a      	add	r2, r3
 800cca2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800cca6:	b17b      	cbz	r3, 800ccc8 <__mdiff+0x108>
 800cca8:	6107      	str	r7, [r0, #16]
 800ccaa:	e7a3      	b.n	800cbf4 <__mdiff+0x34>
 800ccac:	f856 8b04 	ldr.w	r8, [r6], #4
 800ccb0:	fa11 f288 	uxtah	r2, r1, r8
 800ccb4:	1414      	asrs	r4, r2, #16
 800ccb6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ccba:	b292      	uxth	r2, r2
 800ccbc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ccc0:	f84e 2b04 	str.w	r2, [lr], #4
 800ccc4:	1421      	asrs	r1, r4, #16
 800ccc6:	e7e0      	b.n	800cc8a <__mdiff+0xca>
 800ccc8:	3f01      	subs	r7, #1
 800ccca:	e7ea      	b.n	800cca2 <__mdiff+0xe2>
 800cccc:	0800eba0 	.word	0x0800eba0
 800ccd0:	0800ec90 	.word	0x0800ec90

0800ccd4 <__ulp>:
 800ccd4:	b082      	sub	sp, #8
 800ccd6:	ed8d 0b00 	vstr	d0, [sp]
 800ccda:	9b01      	ldr	r3, [sp, #4]
 800ccdc:	4912      	ldr	r1, [pc, #72]	; (800cd28 <__ulp+0x54>)
 800ccde:	4019      	ands	r1, r3
 800cce0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800cce4:	2900      	cmp	r1, #0
 800cce6:	dd05      	ble.n	800ccf4 <__ulp+0x20>
 800cce8:	2200      	movs	r2, #0
 800ccea:	460b      	mov	r3, r1
 800ccec:	ec43 2b10 	vmov	d0, r2, r3
 800ccf0:	b002      	add	sp, #8
 800ccf2:	4770      	bx	lr
 800ccf4:	4249      	negs	r1, r1
 800ccf6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800ccfa:	ea4f 5021 	mov.w	r0, r1, asr #20
 800ccfe:	f04f 0200 	mov.w	r2, #0
 800cd02:	f04f 0300 	mov.w	r3, #0
 800cd06:	da04      	bge.n	800cd12 <__ulp+0x3e>
 800cd08:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800cd0c:	fa41 f300 	asr.w	r3, r1, r0
 800cd10:	e7ec      	b.n	800ccec <__ulp+0x18>
 800cd12:	f1a0 0114 	sub.w	r1, r0, #20
 800cd16:	291e      	cmp	r1, #30
 800cd18:	bfda      	itte	le
 800cd1a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800cd1e:	fa20 f101 	lsrle.w	r1, r0, r1
 800cd22:	2101      	movgt	r1, #1
 800cd24:	460a      	mov	r2, r1
 800cd26:	e7e1      	b.n	800ccec <__ulp+0x18>
 800cd28:	7ff00000 	.word	0x7ff00000

0800cd2c <__b2d>:
 800cd2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd2e:	6905      	ldr	r5, [r0, #16]
 800cd30:	f100 0714 	add.w	r7, r0, #20
 800cd34:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800cd38:	1f2e      	subs	r6, r5, #4
 800cd3a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800cd3e:	4620      	mov	r0, r4
 800cd40:	f7ff fd48 	bl	800c7d4 <__hi0bits>
 800cd44:	f1c0 0320 	rsb	r3, r0, #32
 800cd48:	280a      	cmp	r0, #10
 800cd4a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800cdc8 <__b2d+0x9c>
 800cd4e:	600b      	str	r3, [r1, #0]
 800cd50:	dc14      	bgt.n	800cd7c <__b2d+0x50>
 800cd52:	f1c0 0e0b 	rsb	lr, r0, #11
 800cd56:	fa24 f10e 	lsr.w	r1, r4, lr
 800cd5a:	42b7      	cmp	r7, r6
 800cd5c:	ea41 030c 	orr.w	r3, r1, ip
 800cd60:	bf34      	ite	cc
 800cd62:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cd66:	2100      	movcs	r1, #0
 800cd68:	3015      	adds	r0, #21
 800cd6a:	fa04 f000 	lsl.w	r0, r4, r0
 800cd6e:	fa21 f10e 	lsr.w	r1, r1, lr
 800cd72:	ea40 0201 	orr.w	r2, r0, r1
 800cd76:	ec43 2b10 	vmov	d0, r2, r3
 800cd7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd7c:	42b7      	cmp	r7, r6
 800cd7e:	bf3a      	itte	cc
 800cd80:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cd84:	f1a5 0608 	subcc.w	r6, r5, #8
 800cd88:	2100      	movcs	r1, #0
 800cd8a:	380b      	subs	r0, #11
 800cd8c:	d017      	beq.n	800cdbe <__b2d+0x92>
 800cd8e:	f1c0 0c20 	rsb	ip, r0, #32
 800cd92:	fa04 f500 	lsl.w	r5, r4, r0
 800cd96:	42be      	cmp	r6, r7
 800cd98:	fa21 f40c 	lsr.w	r4, r1, ip
 800cd9c:	ea45 0504 	orr.w	r5, r5, r4
 800cda0:	bf8c      	ite	hi
 800cda2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800cda6:	2400      	movls	r4, #0
 800cda8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800cdac:	fa01 f000 	lsl.w	r0, r1, r0
 800cdb0:	fa24 f40c 	lsr.w	r4, r4, ip
 800cdb4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800cdb8:	ea40 0204 	orr.w	r2, r0, r4
 800cdbc:	e7db      	b.n	800cd76 <__b2d+0x4a>
 800cdbe:	ea44 030c 	orr.w	r3, r4, ip
 800cdc2:	460a      	mov	r2, r1
 800cdc4:	e7d7      	b.n	800cd76 <__b2d+0x4a>
 800cdc6:	bf00      	nop
 800cdc8:	3ff00000 	.word	0x3ff00000

0800cdcc <__d2b>:
 800cdcc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cdd0:	4689      	mov	r9, r1
 800cdd2:	2101      	movs	r1, #1
 800cdd4:	ec57 6b10 	vmov	r6, r7, d0
 800cdd8:	4690      	mov	r8, r2
 800cdda:	f7ff fc09 	bl	800c5f0 <_Balloc>
 800cdde:	4604      	mov	r4, r0
 800cde0:	b930      	cbnz	r0, 800cdf0 <__d2b+0x24>
 800cde2:	4602      	mov	r2, r0
 800cde4:	4b25      	ldr	r3, [pc, #148]	; (800ce7c <__d2b+0xb0>)
 800cde6:	4826      	ldr	r0, [pc, #152]	; (800ce80 <__d2b+0xb4>)
 800cde8:	f240 310a 	movw	r1, #778	; 0x30a
 800cdec:	f000 fe78 	bl	800dae0 <__assert_func>
 800cdf0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800cdf4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cdf8:	bb35      	cbnz	r5, 800ce48 <__d2b+0x7c>
 800cdfa:	2e00      	cmp	r6, #0
 800cdfc:	9301      	str	r3, [sp, #4]
 800cdfe:	d028      	beq.n	800ce52 <__d2b+0x86>
 800ce00:	4668      	mov	r0, sp
 800ce02:	9600      	str	r6, [sp, #0]
 800ce04:	f7ff fd06 	bl	800c814 <__lo0bits>
 800ce08:	9900      	ldr	r1, [sp, #0]
 800ce0a:	b300      	cbz	r0, 800ce4e <__d2b+0x82>
 800ce0c:	9a01      	ldr	r2, [sp, #4]
 800ce0e:	f1c0 0320 	rsb	r3, r0, #32
 800ce12:	fa02 f303 	lsl.w	r3, r2, r3
 800ce16:	430b      	orrs	r3, r1
 800ce18:	40c2      	lsrs	r2, r0
 800ce1a:	6163      	str	r3, [r4, #20]
 800ce1c:	9201      	str	r2, [sp, #4]
 800ce1e:	9b01      	ldr	r3, [sp, #4]
 800ce20:	61a3      	str	r3, [r4, #24]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	bf14      	ite	ne
 800ce26:	2202      	movne	r2, #2
 800ce28:	2201      	moveq	r2, #1
 800ce2a:	6122      	str	r2, [r4, #16]
 800ce2c:	b1d5      	cbz	r5, 800ce64 <__d2b+0x98>
 800ce2e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ce32:	4405      	add	r5, r0
 800ce34:	f8c9 5000 	str.w	r5, [r9]
 800ce38:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ce3c:	f8c8 0000 	str.w	r0, [r8]
 800ce40:	4620      	mov	r0, r4
 800ce42:	b003      	add	sp, #12
 800ce44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce48:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ce4c:	e7d5      	b.n	800cdfa <__d2b+0x2e>
 800ce4e:	6161      	str	r1, [r4, #20]
 800ce50:	e7e5      	b.n	800ce1e <__d2b+0x52>
 800ce52:	a801      	add	r0, sp, #4
 800ce54:	f7ff fcde 	bl	800c814 <__lo0bits>
 800ce58:	9b01      	ldr	r3, [sp, #4]
 800ce5a:	6163      	str	r3, [r4, #20]
 800ce5c:	2201      	movs	r2, #1
 800ce5e:	6122      	str	r2, [r4, #16]
 800ce60:	3020      	adds	r0, #32
 800ce62:	e7e3      	b.n	800ce2c <__d2b+0x60>
 800ce64:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ce68:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ce6c:	f8c9 0000 	str.w	r0, [r9]
 800ce70:	6918      	ldr	r0, [r3, #16]
 800ce72:	f7ff fcaf 	bl	800c7d4 <__hi0bits>
 800ce76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ce7a:	e7df      	b.n	800ce3c <__d2b+0x70>
 800ce7c:	0800eba0 	.word	0x0800eba0
 800ce80:	0800ec90 	.word	0x0800ec90

0800ce84 <__ratio>:
 800ce84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce88:	4688      	mov	r8, r1
 800ce8a:	4669      	mov	r1, sp
 800ce8c:	4681      	mov	r9, r0
 800ce8e:	f7ff ff4d 	bl	800cd2c <__b2d>
 800ce92:	a901      	add	r1, sp, #4
 800ce94:	4640      	mov	r0, r8
 800ce96:	ec55 4b10 	vmov	r4, r5, d0
 800ce9a:	f7ff ff47 	bl	800cd2c <__b2d>
 800ce9e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cea2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800cea6:	eba3 0c02 	sub.w	ip, r3, r2
 800ceaa:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ceae:	1a9b      	subs	r3, r3, r2
 800ceb0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ceb4:	ec51 0b10 	vmov	r0, r1, d0
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	bfd6      	itet	le
 800cebc:	460a      	movle	r2, r1
 800cebe:	462a      	movgt	r2, r5
 800cec0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cec4:	468b      	mov	fp, r1
 800cec6:	462f      	mov	r7, r5
 800cec8:	bfd4      	ite	le
 800ceca:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800cece:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ced2:	4620      	mov	r0, r4
 800ced4:	ee10 2a10 	vmov	r2, s0
 800ced8:	465b      	mov	r3, fp
 800ceda:	4639      	mov	r1, r7
 800cedc:	f7f3 fcc6 	bl	800086c <__aeabi_ddiv>
 800cee0:	ec41 0b10 	vmov	d0, r0, r1
 800cee4:	b003      	add	sp, #12
 800cee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ceea <__copybits>:
 800ceea:	3901      	subs	r1, #1
 800ceec:	b570      	push	{r4, r5, r6, lr}
 800ceee:	1149      	asrs	r1, r1, #5
 800cef0:	6914      	ldr	r4, [r2, #16]
 800cef2:	3101      	adds	r1, #1
 800cef4:	f102 0314 	add.w	r3, r2, #20
 800cef8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cefc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cf00:	1f05      	subs	r5, r0, #4
 800cf02:	42a3      	cmp	r3, r4
 800cf04:	d30c      	bcc.n	800cf20 <__copybits+0x36>
 800cf06:	1aa3      	subs	r3, r4, r2
 800cf08:	3b11      	subs	r3, #17
 800cf0a:	f023 0303 	bic.w	r3, r3, #3
 800cf0e:	3211      	adds	r2, #17
 800cf10:	42a2      	cmp	r2, r4
 800cf12:	bf88      	it	hi
 800cf14:	2300      	movhi	r3, #0
 800cf16:	4418      	add	r0, r3
 800cf18:	2300      	movs	r3, #0
 800cf1a:	4288      	cmp	r0, r1
 800cf1c:	d305      	bcc.n	800cf2a <__copybits+0x40>
 800cf1e:	bd70      	pop	{r4, r5, r6, pc}
 800cf20:	f853 6b04 	ldr.w	r6, [r3], #4
 800cf24:	f845 6f04 	str.w	r6, [r5, #4]!
 800cf28:	e7eb      	b.n	800cf02 <__copybits+0x18>
 800cf2a:	f840 3b04 	str.w	r3, [r0], #4
 800cf2e:	e7f4      	b.n	800cf1a <__copybits+0x30>

0800cf30 <__any_on>:
 800cf30:	f100 0214 	add.w	r2, r0, #20
 800cf34:	6900      	ldr	r0, [r0, #16]
 800cf36:	114b      	asrs	r3, r1, #5
 800cf38:	4298      	cmp	r0, r3
 800cf3a:	b510      	push	{r4, lr}
 800cf3c:	db11      	blt.n	800cf62 <__any_on+0x32>
 800cf3e:	dd0a      	ble.n	800cf56 <__any_on+0x26>
 800cf40:	f011 011f 	ands.w	r1, r1, #31
 800cf44:	d007      	beq.n	800cf56 <__any_on+0x26>
 800cf46:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cf4a:	fa24 f001 	lsr.w	r0, r4, r1
 800cf4e:	fa00 f101 	lsl.w	r1, r0, r1
 800cf52:	428c      	cmp	r4, r1
 800cf54:	d10b      	bne.n	800cf6e <__any_on+0x3e>
 800cf56:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cf5a:	4293      	cmp	r3, r2
 800cf5c:	d803      	bhi.n	800cf66 <__any_on+0x36>
 800cf5e:	2000      	movs	r0, #0
 800cf60:	bd10      	pop	{r4, pc}
 800cf62:	4603      	mov	r3, r0
 800cf64:	e7f7      	b.n	800cf56 <__any_on+0x26>
 800cf66:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cf6a:	2900      	cmp	r1, #0
 800cf6c:	d0f5      	beq.n	800cf5a <__any_on+0x2a>
 800cf6e:	2001      	movs	r0, #1
 800cf70:	e7f6      	b.n	800cf60 <__any_on+0x30>

0800cf72 <_calloc_r>:
 800cf72:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cf74:	fba1 2402 	umull	r2, r4, r1, r2
 800cf78:	b94c      	cbnz	r4, 800cf8e <_calloc_r+0x1c>
 800cf7a:	4611      	mov	r1, r2
 800cf7c:	9201      	str	r2, [sp, #4]
 800cf7e:	f7fb fdc1 	bl	8008b04 <_malloc_r>
 800cf82:	9a01      	ldr	r2, [sp, #4]
 800cf84:	4605      	mov	r5, r0
 800cf86:	b930      	cbnz	r0, 800cf96 <_calloc_r+0x24>
 800cf88:	4628      	mov	r0, r5
 800cf8a:	b003      	add	sp, #12
 800cf8c:	bd30      	pop	{r4, r5, pc}
 800cf8e:	220c      	movs	r2, #12
 800cf90:	6002      	str	r2, [r0, #0]
 800cf92:	2500      	movs	r5, #0
 800cf94:	e7f8      	b.n	800cf88 <_calloc_r+0x16>
 800cf96:	4621      	mov	r1, r4
 800cf98:	f7fb fd40 	bl	8008a1c <memset>
 800cf9c:	e7f4      	b.n	800cf88 <_calloc_r+0x16>

0800cf9e <__ssputs_r>:
 800cf9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfa2:	688e      	ldr	r6, [r1, #8]
 800cfa4:	429e      	cmp	r6, r3
 800cfa6:	4682      	mov	sl, r0
 800cfa8:	460c      	mov	r4, r1
 800cfaa:	4690      	mov	r8, r2
 800cfac:	461f      	mov	r7, r3
 800cfae:	d838      	bhi.n	800d022 <__ssputs_r+0x84>
 800cfb0:	898a      	ldrh	r2, [r1, #12]
 800cfb2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cfb6:	d032      	beq.n	800d01e <__ssputs_r+0x80>
 800cfb8:	6825      	ldr	r5, [r4, #0]
 800cfba:	6909      	ldr	r1, [r1, #16]
 800cfbc:	eba5 0901 	sub.w	r9, r5, r1
 800cfc0:	6965      	ldr	r5, [r4, #20]
 800cfc2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cfc6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cfca:	3301      	adds	r3, #1
 800cfcc:	444b      	add	r3, r9
 800cfce:	106d      	asrs	r5, r5, #1
 800cfd0:	429d      	cmp	r5, r3
 800cfd2:	bf38      	it	cc
 800cfd4:	461d      	movcc	r5, r3
 800cfd6:	0553      	lsls	r3, r2, #21
 800cfd8:	d531      	bpl.n	800d03e <__ssputs_r+0xa0>
 800cfda:	4629      	mov	r1, r5
 800cfdc:	f7fb fd92 	bl	8008b04 <_malloc_r>
 800cfe0:	4606      	mov	r6, r0
 800cfe2:	b950      	cbnz	r0, 800cffa <__ssputs_r+0x5c>
 800cfe4:	230c      	movs	r3, #12
 800cfe6:	f8ca 3000 	str.w	r3, [sl]
 800cfea:	89a3      	ldrh	r3, [r4, #12]
 800cfec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cff0:	81a3      	strh	r3, [r4, #12]
 800cff2:	f04f 30ff 	mov.w	r0, #4294967295
 800cff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cffa:	6921      	ldr	r1, [r4, #16]
 800cffc:	464a      	mov	r2, r9
 800cffe:	f7ff fadd 	bl	800c5bc <memcpy>
 800d002:	89a3      	ldrh	r3, [r4, #12]
 800d004:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d008:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d00c:	81a3      	strh	r3, [r4, #12]
 800d00e:	6126      	str	r6, [r4, #16]
 800d010:	6165      	str	r5, [r4, #20]
 800d012:	444e      	add	r6, r9
 800d014:	eba5 0509 	sub.w	r5, r5, r9
 800d018:	6026      	str	r6, [r4, #0]
 800d01a:	60a5      	str	r5, [r4, #8]
 800d01c:	463e      	mov	r6, r7
 800d01e:	42be      	cmp	r6, r7
 800d020:	d900      	bls.n	800d024 <__ssputs_r+0x86>
 800d022:	463e      	mov	r6, r7
 800d024:	6820      	ldr	r0, [r4, #0]
 800d026:	4632      	mov	r2, r6
 800d028:	4641      	mov	r1, r8
 800d02a:	f000 fd89 	bl	800db40 <memmove>
 800d02e:	68a3      	ldr	r3, [r4, #8]
 800d030:	1b9b      	subs	r3, r3, r6
 800d032:	60a3      	str	r3, [r4, #8]
 800d034:	6823      	ldr	r3, [r4, #0]
 800d036:	4433      	add	r3, r6
 800d038:	6023      	str	r3, [r4, #0]
 800d03a:	2000      	movs	r0, #0
 800d03c:	e7db      	b.n	800cff6 <__ssputs_r+0x58>
 800d03e:	462a      	mov	r2, r5
 800d040:	f000 fd98 	bl	800db74 <_realloc_r>
 800d044:	4606      	mov	r6, r0
 800d046:	2800      	cmp	r0, #0
 800d048:	d1e1      	bne.n	800d00e <__ssputs_r+0x70>
 800d04a:	6921      	ldr	r1, [r4, #16]
 800d04c:	4650      	mov	r0, sl
 800d04e:	f7fb fced 	bl	8008a2c <_free_r>
 800d052:	e7c7      	b.n	800cfe4 <__ssputs_r+0x46>

0800d054 <_svfiprintf_r>:
 800d054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d058:	4698      	mov	r8, r3
 800d05a:	898b      	ldrh	r3, [r1, #12]
 800d05c:	061b      	lsls	r3, r3, #24
 800d05e:	b09d      	sub	sp, #116	; 0x74
 800d060:	4607      	mov	r7, r0
 800d062:	460d      	mov	r5, r1
 800d064:	4614      	mov	r4, r2
 800d066:	d50e      	bpl.n	800d086 <_svfiprintf_r+0x32>
 800d068:	690b      	ldr	r3, [r1, #16]
 800d06a:	b963      	cbnz	r3, 800d086 <_svfiprintf_r+0x32>
 800d06c:	2140      	movs	r1, #64	; 0x40
 800d06e:	f7fb fd49 	bl	8008b04 <_malloc_r>
 800d072:	6028      	str	r0, [r5, #0]
 800d074:	6128      	str	r0, [r5, #16]
 800d076:	b920      	cbnz	r0, 800d082 <_svfiprintf_r+0x2e>
 800d078:	230c      	movs	r3, #12
 800d07a:	603b      	str	r3, [r7, #0]
 800d07c:	f04f 30ff 	mov.w	r0, #4294967295
 800d080:	e0d1      	b.n	800d226 <_svfiprintf_r+0x1d2>
 800d082:	2340      	movs	r3, #64	; 0x40
 800d084:	616b      	str	r3, [r5, #20]
 800d086:	2300      	movs	r3, #0
 800d088:	9309      	str	r3, [sp, #36]	; 0x24
 800d08a:	2320      	movs	r3, #32
 800d08c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d090:	f8cd 800c 	str.w	r8, [sp, #12]
 800d094:	2330      	movs	r3, #48	; 0x30
 800d096:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d240 <_svfiprintf_r+0x1ec>
 800d09a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d09e:	f04f 0901 	mov.w	r9, #1
 800d0a2:	4623      	mov	r3, r4
 800d0a4:	469a      	mov	sl, r3
 800d0a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d0aa:	b10a      	cbz	r2, 800d0b0 <_svfiprintf_r+0x5c>
 800d0ac:	2a25      	cmp	r2, #37	; 0x25
 800d0ae:	d1f9      	bne.n	800d0a4 <_svfiprintf_r+0x50>
 800d0b0:	ebba 0b04 	subs.w	fp, sl, r4
 800d0b4:	d00b      	beq.n	800d0ce <_svfiprintf_r+0x7a>
 800d0b6:	465b      	mov	r3, fp
 800d0b8:	4622      	mov	r2, r4
 800d0ba:	4629      	mov	r1, r5
 800d0bc:	4638      	mov	r0, r7
 800d0be:	f7ff ff6e 	bl	800cf9e <__ssputs_r>
 800d0c2:	3001      	adds	r0, #1
 800d0c4:	f000 80aa 	beq.w	800d21c <_svfiprintf_r+0x1c8>
 800d0c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d0ca:	445a      	add	r2, fp
 800d0cc:	9209      	str	r2, [sp, #36]	; 0x24
 800d0ce:	f89a 3000 	ldrb.w	r3, [sl]
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	f000 80a2 	beq.w	800d21c <_svfiprintf_r+0x1c8>
 800d0d8:	2300      	movs	r3, #0
 800d0da:	f04f 32ff 	mov.w	r2, #4294967295
 800d0de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d0e2:	f10a 0a01 	add.w	sl, sl, #1
 800d0e6:	9304      	str	r3, [sp, #16]
 800d0e8:	9307      	str	r3, [sp, #28]
 800d0ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d0ee:	931a      	str	r3, [sp, #104]	; 0x68
 800d0f0:	4654      	mov	r4, sl
 800d0f2:	2205      	movs	r2, #5
 800d0f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0f8:	4851      	ldr	r0, [pc, #324]	; (800d240 <_svfiprintf_r+0x1ec>)
 800d0fa:	f7f3 f881 	bl	8000200 <memchr>
 800d0fe:	9a04      	ldr	r2, [sp, #16]
 800d100:	b9d8      	cbnz	r0, 800d13a <_svfiprintf_r+0xe6>
 800d102:	06d0      	lsls	r0, r2, #27
 800d104:	bf44      	itt	mi
 800d106:	2320      	movmi	r3, #32
 800d108:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d10c:	0711      	lsls	r1, r2, #28
 800d10e:	bf44      	itt	mi
 800d110:	232b      	movmi	r3, #43	; 0x2b
 800d112:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d116:	f89a 3000 	ldrb.w	r3, [sl]
 800d11a:	2b2a      	cmp	r3, #42	; 0x2a
 800d11c:	d015      	beq.n	800d14a <_svfiprintf_r+0xf6>
 800d11e:	9a07      	ldr	r2, [sp, #28]
 800d120:	4654      	mov	r4, sl
 800d122:	2000      	movs	r0, #0
 800d124:	f04f 0c0a 	mov.w	ip, #10
 800d128:	4621      	mov	r1, r4
 800d12a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d12e:	3b30      	subs	r3, #48	; 0x30
 800d130:	2b09      	cmp	r3, #9
 800d132:	d94e      	bls.n	800d1d2 <_svfiprintf_r+0x17e>
 800d134:	b1b0      	cbz	r0, 800d164 <_svfiprintf_r+0x110>
 800d136:	9207      	str	r2, [sp, #28]
 800d138:	e014      	b.n	800d164 <_svfiprintf_r+0x110>
 800d13a:	eba0 0308 	sub.w	r3, r0, r8
 800d13e:	fa09 f303 	lsl.w	r3, r9, r3
 800d142:	4313      	orrs	r3, r2
 800d144:	9304      	str	r3, [sp, #16]
 800d146:	46a2      	mov	sl, r4
 800d148:	e7d2      	b.n	800d0f0 <_svfiprintf_r+0x9c>
 800d14a:	9b03      	ldr	r3, [sp, #12]
 800d14c:	1d19      	adds	r1, r3, #4
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	9103      	str	r1, [sp, #12]
 800d152:	2b00      	cmp	r3, #0
 800d154:	bfbb      	ittet	lt
 800d156:	425b      	neglt	r3, r3
 800d158:	f042 0202 	orrlt.w	r2, r2, #2
 800d15c:	9307      	strge	r3, [sp, #28]
 800d15e:	9307      	strlt	r3, [sp, #28]
 800d160:	bfb8      	it	lt
 800d162:	9204      	strlt	r2, [sp, #16]
 800d164:	7823      	ldrb	r3, [r4, #0]
 800d166:	2b2e      	cmp	r3, #46	; 0x2e
 800d168:	d10c      	bne.n	800d184 <_svfiprintf_r+0x130>
 800d16a:	7863      	ldrb	r3, [r4, #1]
 800d16c:	2b2a      	cmp	r3, #42	; 0x2a
 800d16e:	d135      	bne.n	800d1dc <_svfiprintf_r+0x188>
 800d170:	9b03      	ldr	r3, [sp, #12]
 800d172:	1d1a      	adds	r2, r3, #4
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	9203      	str	r2, [sp, #12]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	bfb8      	it	lt
 800d17c:	f04f 33ff 	movlt.w	r3, #4294967295
 800d180:	3402      	adds	r4, #2
 800d182:	9305      	str	r3, [sp, #20]
 800d184:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d250 <_svfiprintf_r+0x1fc>
 800d188:	7821      	ldrb	r1, [r4, #0]
 800d18a:	2203      	movs	r2, #3
 800d18c:	4650      	mov	r0, sl
 800d18e:	f7f3 f837 	bl	8000200 <memchr>
 800d192:	b140      	cbz	r0, 800d1a6 <_svfiprintf_r+0x152>
 800d194:	2340      	movs	r3, #64	; 0x40
 800d196:	eba0 000a 	sub.w	r0, r0, sl
 800d19a:	fa03 f000 	lsl.w	r0, r3, r0
 800d19e:	9b04      	ldr	r3, [sp, #16]
 800d1a0:	4303      	orrs	r3, r0
 800d1a2:	3401      	adds	r4, #1
 800d1a4:	9304      	str	r3, [sp, #16]
 800d1a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1aa:	4826      	ldr	r0, [pc, #152]	; (800d244 <_svfiprintf_r+0x1f0>)
 800d1ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d1b0:	2206      	movs	r2, #6
 800d1b2:	f7f3 f825 	bl	8000200 <memchr>
 800d1b6:	2800      	cmp	r0, #0
 800d1b8:	d038      	beq.n	800d22c <_svfiprintf_r+0x1d8>
 800d1ba:	4b23      	ldr	r3, [pc, #140]	; (800d248 <_svfiprintf_r+0x1f4>)
 800d1bc:	bb1b      	cbnz	r3, 800d206 <_svfiprintf_r+0x1b2>
 800d1be:	9b03      	ldr	r3, [sp, #12]
 800d1c0:	3307      	adds	r3, #7
 800d1c2:	f023 0307 	bic.w	r3, r3, #7
 800d1c6:	3308      	adds	r3, #8
 800d1c8:	9303      	str	r3, [sp, #12]
 800d1ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1cc:	4433      	add	r3, r6
 800d1ce:	9309      	str	r3, [sp, #36]	; 0x24
 800d1d0:	e767      	b.n	800d0a2 <_svfiprintf_r+0x4e>
 800d1d2:	fb0c 3202 	mla	r2, ip, r2, r3
 800d1d6:	460c      	mov	r4, r1
 800d1d8:	2001      	movs	r0, #1
 800d1da:	e7a5      	b.n	800d128 <_svfiprintf_r+0xd4>
 800d1dc:	2300      	movs	r3, #0
 800d1de:	3401      	adds	r4, #1
 800d1e0:	9305      	str	r3, [sp, #20]
 800d1e2:	4619      	mov	r1, r3
 800d1e4:	f04f 0c0a 	mov.w	ip, #10
 800d1e8:	4620      	mov	r0, r4
 800d1ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d1ee:	3a30      	subs	r2, #48	; 0x30
 800d1f0:	2a09      	cmp	r2, #9
 800d1f2:	d903      	bls.n	800d1fc <_svfiprintf_r+0x1a8>
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d0c5      	beq.n	800d184 <_svfiprintf_r+0x130>
 800d1f8:	9105      	str	r1, [sp, #20]
 800d1fa:	e7c3      	b.n	800d184 <_svfiprintf_r+0x130>
 800d1fc:	fb0c 2101 	mla	r1, ip, r1, r2
 800d200:	4604      	mov	r4, r0
 800d202:	2301      	movs	r3, #1
 800d204:	e7f0      	b.n	800d1e8 <_svfiprintf_r+0x194>
 800d206:	ab03      	add	r3, sp, #12
 800d208:	9300      	str	r3, [sp, #0]
 800d20a:	462a      	mov	r2, r5
 800d20c:	4b0f      	ldr	r3, [pc, #60]	; (800d24c <_svfiprintf_r+0x1f8>)
 800d20e:	a904      	add	r1, sp, #16
 800d210:	4638      	mov	r0, r7
 800d212:	f7fb fd8b 	bl	8008d2c <_printf_float>
 800d216:	1c42      	adds	r2, r0, #1
 800d218:	4606      	mov	r6, r0
 800d21a:	d1d6      	bne.n	800d1ca <_svfiprintf_r+0x176>
 800d21c:	89ab      	ldrh	r3, [r5, #12]
 800d21e:	065b      	lsls	r3, r3, #25
 800d220:	f53f af2c 	bmi.w	800d07c <_svfiprintf_r+0x28>
 800d224:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d226:	b01d      	add	sp, #116	; 0x74
 800d228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d22c:	ab03      	add	r3, sp, #12
 800d22e:	9300      	str	r3, [sp, #0]
 800d230:	462a      	mov	r2, r5
 800d232:	4b06      	ldr	r3, [pc, #24]	; (800d24c <_svfiprintf_r+0x1f8>)
 800d234:	a904      	add	r1, sp, #16
 800d236:	4638      	mov	r0, r7
 800d238:	f7fc f81c 	bl	8009274 <_printf_i>
 800d23c:	e7eb      	b.n	800d216 <_svfiprintf_r+0x1c2>
 800d23e:	bf00      	nop
 800d240:	0800edec 	.word	0x0800edec
 800d244:	0800edf6 	.word	0x0800edf6
 800d248:	08008d2d 	.word	0x08008d2d
 800d24c:	0800cf9f 	.word	0x0800cf9f
 800d250:	0800edf2 	.word	0x0800edf2

0800d254 <_sungetc_r>:
 800d254:	b538      	push	{r3, r4, r5, lr}
 800d256:	1c4b      	adds	r3, r1, #1
 800d258:	4614      	mov	r4, r2
 800d25a:	d103      	bne.n	800d264 <_sungetc_r+0x10>
 800d25c:	f04f 35ff 	mov.w	r5, #4294967295
 800d260:	4628      	mov	r0, r5
 800d262:	bd38      	pop	{r3, r4, r5, pc}
 800d264:	8993      	ldrh	r3, [r2, #12]
 800d266:	f023 0320 	bic.w	r3, r3, #32
 800d26a:	8193      	strh	r3, [r2, #12]
 800d26c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d26e:	6852      	ldr	r2, [r2, #4]
 800d270:	b2cd      	uxtb	r5, r1
 800d272:	b18b      	cbz	r3, 800d298 <_sungetc_r+0x44>
 800d274:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800d276:	4293      	cmp	r3, r2
 800d278:	dd08      	ble.n	800d28c <_sungetc_r+0x38>
 800d27a:	6823      	ldr	r3, [r4, #0]
 800d27c:	1e5a      	subs	r2, r3, #1
 800d27e:	6022      	str	r2, [r4, #0]
 800d280:	f803 5c01 	strb.w	r5, [r3, #-1]
 800d284:	6863      	ldr	r3, [r4, #4]
 800d286:	3301      	adds	r3, #1
 800d288:	6063      	str	r3, [r4, #4]
 800d28a:	e7e9      	b.n	800d260 <_sungetc_r+0xc>
 800d28c:	4621      	mov	r1, r4
 800d28e:	f000 fbdf 	bl	800da50 <__submore>
 800d292:	2800      	cmp	r0, #0
 800d294:	d0f1      	beq.n	800d27a <_sungetc_r+0x26>
 800d296:	e7e1      	b.n	800d25c <_sungetc_r+0x8>
 800d298:	6921      	ldr	r1, [r4, #16]
 800d29a:	6823      	ldr	r3, [r4, #0]
 800d29c:	b151      	cbz	r1, 800d2b4 <_sungetc_r+0x60>
 800d29e:	4299      	cmp	r1, r3
 800d2a0:	d208      	bcs.n	800d2b4 <_sungetc_r+0x60>
 800d2a2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800d2a6:	42a9      	cmp	r1, r5
 800d2a8:	d104      	bne.n	800d2b4 <_sungetc_r+0x60>
 800d2aa:	3b01      	subs	r3, #1
 800d2ac:	3201      	adds	r2, #1
 800d2ae:	6023      	str	r3, [r4, #0]
 800d2b0:	6062      	str	r2, [r4, #4]
 800d2b2:	e7d5      	b.n	800d260 <_sungetc_r+0xc>
 800d2b4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800d2b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d2bc:	6363      	str	r3, [r4, #52]	; 0x34
 800d2be:	2303      	movs	r3, #3
 800d2c0:	63a3      	str	r3, [r4, #56]	; 0x38
 800d2c2:	4623      	mov	r3, r4
 800d2c4:	f803 5f46 	strb.w	r5, [r3, #70]!
 800d2c8:	6023      	str	r3, [r4, #0]
 800d2ca:	2301      	movs	r3, #1
 800d2cc:	e7dc      	b.n	800d288 <_sungetc_r+0x34>

0800d2ce <__ssrefill_r>:
 800d2ce:	b510      	push	{r4, lr}
 800d2d0:	460c      	mov	r4, r1
 800d2d2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800d2d4:	b169      	cbz	r1, 800d2f2 <__ssrefill_r+0x24>
 800d2d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d2da:	4299      	cmp	r1, r3
 800d2dc:	d001      	beq.n	800d2e2 <__ssrefill_r+0x14>
 800d2de:	f7fb fba5 	bl	8008a2c <_free_r>
 800d2e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d2e4:	6063      	str	r3, [r4, #4]
 800d2e6:	2000      	movs	r0, #0
 800d2e8:	6360      	str	r0, [r4, #52]	; 0x34
 800d2ea:	b113      	cbz	r3, 800d2f2 <__ssrefill_r+0x24>
 800d2ec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d2ee:	6023      	str	r3, [r4, #0]
 800d2f0:	bd10      	pop	{r4, pc}
 800d2f2:	6923      	ldr	r3, [r4, #16]
 800d2f4:	6023      	str	r3, [r4, #0]
 800d2f6:	2300      	movs	r3, #0
 800d2f8:	6063      	str	r3, [r4, #4]
 800d2fa:	89a3      	ldrh	r3, [r4, #12]
 800d2fc:	f043 0320 	orr.w	r3, r3, #32
 800d300:	81a3      	strh	r3, [r4, #12]
 800d302:	f04f 30ff 	mov.w	r0, #4294967295
 800d306:	e7f3      	b.n	800d2f0 <__ssrefill_r+0x22>

0800d308 <__ssvfiscanf_r>:
 800d308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d30c:	460c      	mov	r4, r1
 800d30e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800d312:	2100      	movs	r1, #0
 800d314:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800d318:	49a6      	ldr	r1, [pc, #664]	; (800d5b4 <__ssvfiscanf_r+0x2ac>)
 800d31a:	91a0      	str	r1, [sp, #640]	; 0x280
 800d31c:	f10d 0804 	add.w	r8, sp, #4
 800d320:	49a5      	ldr	r1, [pc, #660]	; (800d5b8 <__ssvfiscanf_r+0x2b0>)
 800d322:	4fa6      	ldr	r7, [pc, #664]	; (800d5bc <__ssvfiscanf_r+0x2b4>)
 800d324:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800d5c0 <__ssvfiscanf_r+0x2b8>
 800d328:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800d32c:	4606      	mov	r6, r0
 800d32e:	91a1      	str	r1, [sp, #644]	; 0x284
 800d330:	9300      	str	r3, [sp, #0]
 800d332:	7813      	ldrb	r3, [r2, #0]
 800d334:	2b00      	cmp	r3, #0
 800d336:	f000 815a 	beq.w	800d5ee <__ssvfiscanf_r+0x2e6>
 800d33a:	5dd9      	ldrb	r1, [r3, r7]
 800d33c:	f011 0108 	ands.w	r1, r1, #8
 800d340:	f102 0501 	add.w	r5, r2, #1
 800d344:	d019      	beq.n	800d37a <__ssvfiscanf_r+0x72>
 800d346:	6863      	ldr	r3, [r4, #4]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	dd0f      	ble.n	800d36c <__ssvfiscanf_r+0x64>
 800d34c:	6823      	ldr	r3, [r4, #0]
 800d34e:	781a      	ldrb	r2, [r3, #0]
 800d350:	5cba      	ldrb	r2, [r7, r2]
 800d352:	0712      	lsls	r2, r2, #28
 800d354:	d401      	bmi.n	800d35a <__ssvfiscanf_r+0x52>
 800d356:	462a      	mov	r2, r5
 800d358:	e7eb      	b.n	800d332 <__ssvfiscanf_r+0x2a>
 800d35a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d35c:	3201      	adds	r2, #1
 800d35e:	9245      	str	r2, [sp, #276]	; 0x114
 800d360:	6862      	ldr	r2, [r4, #4]
 800d362:	3301      	adds	r3, #1
 800d364:	3a01      	subs	r2, #1
 800d366:	6062      	str	r2, [r4, #4]
 800d368:	6023      	str	r3, [r4, #0]
 800d36a:	e7ec      	b.n	800d346 <__ssvfiscanf_r+0x3e>
 800d36c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d36e:	4621      	mov	r1, r4
 800d370:	4630      	mov	r0, r6
 800d372:	4798      	blx	r3
 800d374:	2800      	cmp	r0, #0
 800d376:	d0e9      	beq.n	800d34c <__ssvfiscanf_r+0x44>
 800d378:	e7ed      	b.n	800d356 <__ssvfiscanf_r+0x4e>
 800d37a:	2b25      	cmp	r3, #37	; 0x25
 800d37c:	d012      	beq.n	800d3a4 <__ssvfiscanf_r+0x9c>
 800d37e:	469a      	mov	sl, r3
 800d380:	6863      	ldr	r3, [r4, #4]
 800d382:	2b00      	cmp	r3, #0
 800d384:	f340 8091 	ble.w	800d4aa <__ssvfiscanf_r+0x1a2>
 800d388:	6822      	ldr	r2, [r4, #0]
 800d38a:	7813      	ldrb	r3, [r2, #0]
 800d38c:	4553      	cmp	r3, sl
 800d38e:	f040 812e 	bne.w	800d5ee <__ssvfiscanf_r+0x2e6>
 800d392:	6863      	ldr	r3, [r4, #4]
 800d394:	3b01      	subs	r3, #1
 800d396:	6063      	str	r3, [r4, #4]
 800d398:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800d39a:	3201      	adds	r2, #1
 800d39c:	3301      	adds	r3, #1
 800d39e:	6022      	str	r2, [r4, #0]
 800d3a0:	9345      	str	r3, [sp, #276]	; 0x114
 800d3a2:	e7d8      	b.n	800d356 <__ssvfiscanf_r+0x4e>
 800d3a4:	9141      	str	r1, [sp, #260]	; 0x104
 800d3a6:	9143      	str	r1, [sp, #268]	; 0x10c
 800d3a8:	7853      	ldrb	r3, [r2, #1]
 800d3aa:	2b2a      	cmp	r3, #42	; 0x2a
 800d3ac:	bf02      	ittt	eq
 800d3ae:	2310      	moveq	r3, #16
 800d3b0:	1c95      	addeq	r5, r2, #2
 800d3b2:	9341      	streq	r3, [sp, #260]	; 0x104
 800d3b4:	220a      	movs	r2, #10
 800d3b6:	46aa      	mov	sl, r5
 800d3b8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800d3bc:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800d3c0:	2b09      	cmp	r3, #9
 800d3c2:	d91d      	bls.n	800d400 <__ssvfiscanf_r+0xf8>
 800d3c4:	487e      	ldr	r0, [pc, #504]	; (800d5c0 <__ssvfiscanf_r+0x2b8>)
 800d3c6:	2203      	movs	r2, #3
 800d3c8:	f7f2 ff1a 	bl	8000200 <memchr>
 800d3cc:	b140      	cbz	r0, 800d3e0 <__ssvfiscanf_r+0xd8>
 800d3ce:	2301      	movs	r3, #1
 800d3d0:	eba0 0009 	sub.w	r0, r0, r9
 800d3d4:	fa03 f000 	lsl.w	r0, r3, r0
 800d3d8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d3da:	4318      	orrs	r0, r3
 800d3dc:	9041      	str	r0, [sp, #260]	; 0x104
 800d3de:	4655      	mov	r5, sl
 800d3e0:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d3e4:	2b78      	cmp	r3, #120	; 0x78
 800d3e6:	d806      	bhi.n	800d3f6 <__ssvfiscanf_r+0xee>
 800d3e8:	2b57      	cmp	r3, #87	; 0x57
 800d3ea:	d810      	bhi.n	800d40e <__ssvfiscanf_r+0x106>
 800d3ec:	2b25      	cmp	r3, #37	; 0x25
 800d3ee:	d0c6      	beq.n	800d37e <__ssvfiscanf_r+0x76>
 800d3f0:	d856      	bhi.n	800d4a0 <__ssvfiscanf_r+0x198>
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d064      	beq.n	800d4c0 <__ssvfiscanf_r+0x1b8>
 800d3f6:	2303      	movs	r3, #3
 800d3f8:	9347      	str	r3, [sp, #284]	; 0x11c
 800d3fa:	230a      	movs	r3, #10
 800d3fc:	9342      	str	r3, [sp, #264]	; 0x108
 800d3fe:	e071      	b.n	800d4e4 <__ssvfiscanf_r+0x1dc>
 800d400:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800d402:	fb02 1103 	mla	r1, r2, r3, r1
 800d406:	3930      	subs	r1, #48	; 0x30
 800d408:	9143      	str	r1, [sp, #268]	; 0x10c
 800d40a:	4655      	mov	r5, sl
 800d40c:	e7d3      	b.n	800d3b6 <__ssvfiscanf_r+0xae>
 800d40e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800d412:	2a20      	cmp	r2, #32
 800d414:	d8ef      	bhi.n	800d3f6 <__ssvfiscanf_r+0xee>
 800d416:	a101      	add	r1, pc, #4	; (adr r1, 800d41c <__ssvfiscanf_r+0x114>)
 800d418:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d41c:	0800d4cf 	.word	0x0800d4cf
 800d420:	0800d3f7 	.word	0x0800d3f7
 800d424:	0800d3f7 	.word	0x0800d3f7
 800d428:	0800d52d 	.word	0x0800d52d
 800d42c:	0800d3f7 	.word	0x0800d3f7
 800d430:	0800d3f7 	.word	0x0800d3f7
 800d434:	0800d3f7 	.word	0x0800d3f7
 800d438:	0800d3f7 	.word	0x0800d3f7
 800d43c:	0800d3f7 	.word	0x0800d3f7
 800d440:	0800d3f7 	.word	0x0800d3f7
 800d444:	0800d3f7 	.word	0x0800d3f7
 800d448:	0800d543 	.word	0x0800d543
 800d44c:	0800d519 	.word	0x0800d519
 800d450:	0800d4a7 	.word	0x0800d4a7
 800d454:	0800d4a7 	.word	0x0800d4a7
 800d458:	0800d4a7 	.word	0x0800d4a7
 800d45c:	0800d3f7 	.word	0x0800d3f7
 800d460:	0800d51d 	.word	0x0800d51d
 800d464:	0800d3f7 	.word	0x0800d3f7
 800d468:	0800d3f7 	.word	0x0800d3f7
 800d46c:	0800d3f7 	.word	0x0800d3f7
 800d470:	0800d3f7 	.word	0x0800d3f7
 800d474:	0800d553 	.word	0x0800d553
 800d478:	0800d525 	.word	0x0800d525
 800d47c:	0800d4c7 	.word	0x0800d4c7
 800d480:	0800d3f7 	.word	0x0800d3f7
 800d484:	0800d3f7 	.word	0x0800d3f7
 800d488:	0800d54f 	.word	0x0800d54f
 800d48c:	0800d3f7 	.word	0x0800d3f7
 800d490:	0800d519 	.word	0x0800d519
 800d494:	0800d3f7 	.word	0x0800d3f7
 800d498:	0800d3f7 	.word	0x0800d3f7
 800d49c:	0800d4cf 	.word	0x0800d4cf
 800d4a0:	3b45      	subs	r3, #69	; 0x45
 800d4a2:	2b02      	cmp	r3, #2
 800d4a4:	d8a7      	bhi.n	800d3f6 <__ssvfiscanf_r+0xee>
 800d4a6:	2305      	movs	r3, #5
 800d4a8:	e01b      	b.n	800d4e2 <__ssvfiscanf_r+0x1da>
 800d4aa:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d4ac:	4621      	mov	r1, r4
 800d4ae:	4630      	mov	r0, r6
 800d4b0:	4798      	blx	r3
 800d4b2:	2800      	cmp	r0, #0
 800d4b4:	f43f af68 	beq.w	800d388 <__ssvfiscanf_r+0x80>
 800d4b8:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d4ba:	2800      	cmp	r0, #0
 800d4bc:	f040 808d 	bne.w	800d5da <__ssvfiscanf_r+0x2d2>
 800d4c0:	f04f 30ff 	mov.w	r0, #4294967295
 800d4c4:	e08f      	b.n	800d5e6 <__ssvfiscanf_r+0x2de>
 800d4c6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d4c8:	f042 0220 	orr.w	r2, r2, #32
 800d4cc:	9241      	str	r2, [sp, #260]	; 0x104
 800d4ce:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d4d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d4d4:	9241      	str	r2, [sp, #260]	; 0x104
 800d4d6:	2210      	movs	r2, #16
 800d4d8:	2b6f      	cmp	r3, #111	; 0x6f
 800d4da:	9242      	str	r2, [sp, #264]	; 0x108
 800d4dc:	bf34      	ite	cc
 800d4de:	2303      	movcc	r3, #3
 800d4e0:	2304      	movcs	r3, #4
 800d4e2:	9347      	str	r3, [sp, #284]	; 0x11c
 800d4e4:	6863      	ldr	r3, [r4, #4]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	dd42      	ble.n	800d570 <__ssvfiscanf_r+0x268>
 800d4ea:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d4ec:	0659      	lsls	r1, r3, #25
 800d4ee:	d404      	bmi.n	800d4fa <__ssvfiscanf_r+0x1f2>
 800d4f0:	6823      	ldr	r3, [r4, #0]
 800d4f2:	781a      	ldrb	r2, [r3, #0]
 800d4f4:	5cba      	ldrb	r2, [r7, r2]
 800d4f6:	0712      	lsls	r2, r2, #28
 800d4f8:	d441      	bmi.n	800d57e <__ssvfiscanf_r+0x276>
 800d4fa:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800d4fc:	2b02      	cmp	r3, #2
 800d4fe:	dc50      	bgt.n	800d5a2 <__ssvfiscanf_r+0x29a>
 800d500:	466b      	mov	r3, sp
 800d502:	4622      	mov	r2, r4
 800d504:	a941      	add	r1, sp, #260	; 0x104
 800d506:	4630      	mov	r0, r6
 800d508:	f000 f876 	bl	800d5f8 <_scanf_chars>
 800d50c:	2801      	cmp	r0, #1
 800d50e:	d06e      	beq.n	800d5ee <__ssvfiscanf_r+0x2e6>
 800d510:	2802      	cmp	r0, #2
 800d512:	f47f af20 	bne.w	800d356 <__ssvfiscanf_r+0x4e>
 800d516:	e7cf      	b.n	800d4b8 <__ssvfiscanf_r+0x1b0>
 800d518:	220a      	movs	r2, #10
 800d51a:	e7dd      	b.n	800d4d8 <__ssvfiscanf_r+0x1d0>
 800d51c:	2300      	movs	r3, #0
 800d51e:	9342      	str	r3, [sp, #264]	; 0x108
 800d520:	2303      	movs	r3, #3
 800d522:	e7de      	b.n	800d4e2 <__ssvfiscanf_r+0x1da>
 800d524:	2308      	movs	r3, #8
 800d526:	9342      	str	r3, [sp, #264]	; 0x108
 800d528:	2304      	movs	r3, #4
 800d52a:	e7da      	b.n	800d4e2 <__ssvfiscanf_r+0x1da>
 800d52c:	4629      	mov	r1, r5
 800d52e:	4640      	mov	r0, r8
 800d530:	f000 f9ce 	bl	800d8d0 <__sccl>
 800d534:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d536:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d53a:	9341      	str	r3, [sp, #260]	; 0x104
 800d53c:	4605      	mov	r5, r0
 800d53e:	2301      	movs	r3, #1
 800d540:	e7cf      	b.n	800d4e2 <__ssvfiscanf_r+0x1da>
 800d542:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d548:	9341      	str	r3, [sp, #260]	; 0x104
 800d54a:	2300      	movs	r3, #0
 800d54c:	e7c9      	b.n	800d4e2 <__ssvfiscanf_r+0x1da>
 800d54e:	2302      	movs	r3, #2
 800d550:	e7c7      	b.n	800d4e2 <__ssvfiscanf_r+0x1da>
 800d552:	9841      	ldr	r0, [sp, #260]	; 0x104
 800d554:	06c3      	lsls	r3, r0, #27
 800d556:	f53f aefe 	bmi.w	800d356 <__ssvfiscanf_r+0x4e>
 800d55a:	9b00      	ldr	r3, [sp, #0]
 800d55c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d55e:	1d19      	adds	r1, r3, #4
 800d560:	9100      	str	r1, [sp, #0]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	f010 0f01 	tst.w	r0, #1
 800d568:	bf14      	ite	ne
 800d56a:	801a      	strhne	r2, [r3, #0]
 800d56c:	601a      	streq	r2, [r3, #0]
 800d56e:	e6f2      	b.n	800d356 <__ssvfiscanf_r+0x4e>
 800d570:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d572:	4621      	mov	r1, r4
 800d574:	4630      	mov	r0, r6
 800d576:	4798      	blx	r3
 800d578:	2800      	cmp	r0, #0
 800d57a:	d0b6      	beq.n	800d4ea <__ssvfiscanf_r+0x1e2>
 800d57c:	e79c      	b.n	800d4b8 <__ssvfiscanf_r+0x1b0>
 800d57e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d580:	3201      	adds	r2, #1
 800d582:	9245      	str	r2, [sp, #276]	; 0x114
 800d584:	6862      	ldr	r2, [r4, #4]
 800d586:	3a01      	subs	r2, #1
 800d588:	2a00      	cmp	r2, #0
 800d58a:	6062      	str	r2, [r4, #4]
 800d58c:	dd02      	ble.n	800d594 <__ssvfiscanf_r+0x28c>
 800d58e:	3301      	adds	r3, #1
 800d590:	6023      	str	r3, [r4, #0]
 800d592:	e7ad      	b.n	800d4f0 <__ssvfiscanf_r+0x1e8>
 800d594:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d596:	4621      	mov	r1, r4
 800d598:	4630      	mov	r0, r6
 800d59a:	4798      	blx	r3
 800d59c:	2800      	cmp	r0, #0
 800d59e:	d0a7      	beq.n	800d4f0 <__ssvfiscanf_r+0x1e8>
 800d5a0:	e78a      	b.n	800d4b8 <__ssvfiscanf_r+0x1b0>
 800d5a2:	2b04      	cmp	r3, #4
 800d5a4:	dc0e      	bgt.n	800d5c4 <__ssvfiscanf_r+0x2bc>
 800d5a6:	466b      	mov	r3, sp
 800d5a8:	4622      	mov	r2, r4
 800d5aa:	a941      	add	r1, sp, #260	; 0x104
 800d5ac:	4630      	mov	r0, r6
 800d5ae:	f000 f87d 	bl	800d6ac <_scanf_i>
 800d5b2:	e7ab      	b.n	800d50c <__ssvfiscanf_r+0x204>
 800d5b4:	0800d255 	.word	0x0800d255
 800d5b8:	0800d2cf 	.word	0x0800d2cf
 800d5bc:	0800ea21 	.word	0x0800ea21
 800d5c0:	0800edf2 	.word	0x0800edf2
 800d5c4:	4b0b      	ldr	r3, [pc, #44]	; (800d5f4 <__ssvfiscanf_r+0x2ec>)
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	f43f aec5 	beq.w	800d356 <__ssvfiscanf_r+0x4e>
 800d5cc:	466b      	mov	r3, sp
 800d5ce:	4622      	mov	r2, r4
 800d5d0:	a941      	add	r1, sp, #260	; 0x104
 800d5d2:	4630      	mov	r0, r6
 800d5d4:	f7fb ff74 	bl	80094c0 <_scanf_float>
 800d5d8:	e798      	b.n	800d50c <__ssvfiscanf_r+0x204>
 800d5da:	89a3      	ldrh	r3, [r4, #12]
 800d5dc:	f013 0f40 	tst.w	r3, #64	; 0x40
 800d5e0:	bf18      	it	ne
 800d5e2:	f04f 30ff 	movne.w	r0, #4294967295
 800d5e6:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800d5ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5ee:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d5f0:	e7f9      	b.n	800d5e6 <__ssvfiscanf_r+0x2de>
 800d5f2:	bf00      	nop
 800d5f4:	080094c1 	.word	0x080094c1

0800d5f8 <_scanf_chars>:
 800d5f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5fc:	4615      	mov	r5, r2
 800d5fe:	688a      	ldr	r2, [r1, #8]
 800d600:	4680      	mov	r8, r0
 800d602:	460c      	mov	r4, r1
 800d604:	b932      	cbnz	r2, 800d614 <_scanf_chars+0x1c>
 800d606:	698a      	ldr	r2, [r1, #24]
 800d608:	2a00      	cmp	r2, #0
 800d60a:	bf0c      	ite	eq
 800d60c:	2201      	moveq	r2, #1
 800d60e:	f04f 32ff 	movne.w	r2, #4294967295
 800d612:	608a      	str	r2, [r1, #8]
 800d614:	6822      	ldr	r2, [r4, #0]
 800d616:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800d6a8 <_scanf_chars+0xb0>
 800d61a:	06d1      	lsls	r1, r2, #27
 800d61c:	bf5f      	itttt	pl
 800d61e:	681a      	ldrpl	r2, [r3, #0]
 800d620:	1d11      	addpl	r1, r2, #4
 800d622:	6019      	strpl	r1, [r3, #0]
 800d624:	6816      	ldrpl	r6, [r2, #0]
 800d626:	2700      	movs	r7, #0
 800d628:	69a0      	ldr	r0, [r4, #24]
 800d62a:	b188      	cbz	r0, 800d650 <_scanf_chars+0x58>
 800d62c:	2801      	cmp	r0, #1
 800d62e:	d107      	bne.n	800d640 <_scanf_chars+0x48>
 800d630:	682a      	ldr	r2, [r5, #0]
 800d632:	7811      	ldrb	r1, [r2, #0]
 800d634:	6962      	ldr	r2, [r4, #20]
 800d636:	5c52      	ldrb	r2, [r2, r1]
 800d638:	b952      	cbnz	r2, 800d650 <_scanf_chars+0x58>
 800d63a:	2f00      	cmp	r7, #0
 800d63c:	d031      	beq.n	800d6a2 <_scanf_chars+0xaa>
 800d63e:	e022      	b.n	800d686 <_scanf_chars+0x8e>
 800d640:	2802      	cmp	r0, #2
 800d642:	d120      	bne.n	800d686 <_scanf_chars+0x8e>
 800d644:	682b      	ldr	r3, [r5, #0]
 800d646:	781b      	ldrb	r3, [r3, #0]
 800d648:	f813 3009 	ldrb.w	r3, [r3, r9]
 800d64c:	071b      	lsls	r3, r3, #28
 800d64e:	d41a      	bmi.n	800d686 <_scanf_chars+0x8e>
 800d650:	6823      	ldr	r3, [r4, #0]
 800d652:	06da      	lsls	r2, r3, #27
 800d654:	bf5e      	ittt	pl
 800d656:	682b      	ldrpl	r3, [r5, #0]
 800d658:	781b      	ldrbpl	r3, [r3, #0]
 800d65a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d65e:	682a      	ldr	r2, [r5, #0]
 800d660:	686b      	ldr	r3, [r5, #4]
 800d662:	3201      	adds	r2, #1
 800d664:	602a      	str	r2, [r5, #0]
 800d666:	68a2      	ldr	r2, [r4, #8]
 800d668:	3b01      	subs	r3, #1
 800d66a:	3a01      	subs	r2, #1
 800d66c:	606b      	str	r3, [r5, #4]
 800d66e:	3701      	adds	r7, #1
 800d670:	60a2      	str	r2, [r4, #8]
 800d672:	b142      	cbz	r2, 800d686 <_scanf_chars+0x8e>
 800d674:	2b00      	cmp	r3, #0
 800d676:	dcd7      	bgt.n	800d628 <_scanf_chars+0x30>
 800d678:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d67c:	4629      	mov	r1, r5
 800d67e:	4640      	mov	r0, r8
 800d680:	4798      	blx	r3
 800d682:	2800      	cmp	r0, #0
 800d684:	d0d0      	beq.n	800d628 <_scanf_chars+0x30>
 800d686:	6823      	ldr	r3, [r4, #0]
 800d688:	f013 0310 	ands.w	r3, r3, #16
 800d68c:	d105      	bne.n	800d69a <_scanf_chars+0xa2>
 800d68e:	68e2      	ldr	r2, [r4, #12]
 800d690:	3201      	adds	r2, #1
 800d692:	60e2      	str	r2, [r4, #12]
 800d694:	69a2      	ldr	r2, [r4, #24]
 800d696:	b102      	cbz	r2, 800d69a <_scanf_chars+0xa2>
 800d698:	7033      	strb	r3, [r6, #0]
 800d69a:	6923      	ldr	r3, [r4, #16]
 800d69c:	443b      	add	r3, r7
 800d69e:	6123      	str	r3, [r4, #16]
 800d6a0:	2000      	movs	r0, #0
 800d6a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6a6:	bf00      	nop
 800d6a8:	0800ea21 	.word	0x0800ea21

0800d6ac <_scanf_i>:
 800d6ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6b0:	4698      	mov	r8, r3
 800d6b2:	4b76      	ldr	r3, [pc, #472]	; (800d88c <_scanf_i+0x1e0>)
 800d6b4:	460c      	mov	r4, r1
 800d6b6:	4682      	mov	sl, r0
 800d6b8:	4616      	mov	r6, r2
 800d6ba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d6be:	b087      	sub	sp, #28
 800d6c0:	ab03      	add	r3, sp, #12
 800d6c2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d6c6:	4b72      	ldr	r3, [pc, #456]	; (800d890 <_scanf_i+0x1e4>)
 800d6c8:	69a1      	ldr	r1, [r4, #24]
 800d6ca:	4a72      	ldr	r2, [pc, #456]	; (800d894 <_scanf_i+0x1e8>)
 800d6cc:	2903      	cmp	r1, #3
 800d6ce:	bf18      	it	ne
 800d6d0:	461a      	movne	r2, r3
 800d6d2:	68a3      	ldr	r3, [r4, #8]
 800d6d4:	9201      	str	r2, [sp, #4]
 800d6d6:	1e5a      	subs	r2, r3, #1
 800d6d8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d6dc:	bf88      	it	hi
 800d6de:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d6e2:	4627      	mov	r7, r4
 800d6e4:	bf82      	ittt	hi
 800d6e6:	eb03 0905 	addhi.w	r9, r3, r5
 800d6ea:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d6ee:	60a3      	strhi	r3, [r4, #8]
 800d6f0:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d6f4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800d6f8:	bf98      	it	ls
 800d6fa:	f04f 0900 	movls.w	r9, #0
 800d6fe:	6023      	str	r3, [r4, #0]
 800d700:	463d      	mov	r5, r7
 800d702:	f04f 0b00 	mov.w	fp, #0
 800d706:	6831      	ldr	r1, [r6, #0]
 800d708:	ab03      	add	r3, sp, #12
 800d70a:	7809      	ldrb	r1, [r1, #0]
 800d70c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d710:	2202      	movs	r2, #2
 800d712:	f7f2 fd75 	bl	8000200 <memchr>
 800d716:	b328      	cbz	r0, 800d764 <_scanf_i+0xb8>
 800d718:	f1bb 0f01 	cmp.w	fp, #1
 800d71c:	d159      	bne.n	800d7d2 <_scanf_i+0x126>
 800d71e:	6862      	ldr	r2, [r4, #4]
 800d720:	b92a      	cbnz	r2, 800d72e <_scanf_i+0x82>
 800d722:	6822      	ldr	r2, [r4, #0]
 800d724:	2308      	movs	r3, #8
 800d726:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d72a:	6063      	str	r3, [r4, #4]
 800d72c:	6022      	str	r2, [r4, #0]
 800d72e:	6822      	ldr	r2, [r4, #0]
 800d730:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800d734:	6022      	str	r2, [r4, #0]
 800d736:	68a2      	ldr	r2, [r4, #8]
 800d738:	1e51      	subs	r1, r2, #1
 800d73a:	60a1      	str	r1, [r4, #8]
 800d73c:	b192      	cbz	r2, 800d764 <_scanf_i+0xb8>
 800d73e:	6832      	ldr	r2, [r6, #0]
 800d740:	1c51      	adds	r1, r2, #1
 800d742:	6031      	str	r1, [r6, #0]
 800d744:	7812      	ldrb	r2, [r2, #0]
 800d746:	f805 2b01 	strb.w	r2, [r5], #1
 800d74a:	6872      	ldr	r2, [r6, #4]
 800d74c:	3a01      	subs	r2, #1
 800d74e:	2a00      	cmp	r2, #0
 800d750:	6072      	str	r2, [r6, #4]
 800d752:	dc07      	bgt.n	800d764 <_scanf_i+0xb8>
 800d754:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800d758:	4631      	mov	r1, r6
 800d75a:	4650      	mov	r0, sl
 800d75c:	4790      	blx	r2
 800d75e:	2800      	cmp	r0, #0
 800d760:	f040 8085 	bne.w	800d86e <_scanf_i+0x1c2>
 800d764:	f10b 0b01 	add.w	fp, fp, #1
 800d768:	f1bb 0f03 	cmp.w	fp, #3
 800d76c:	d1cb      	bne.n	800d706 <_scanf_i+0x5a>
 800d76e:	6863      	ldr	r3, [r4, #4]
 800d770:	b90b      	cbnz	r3, 800d776 <_scanf_i+0xca>
 800d772:	230a      	movs	r3, #10
 800d774:	6063      	str	r3, [r4, #4]
 800d776:	6863      	ldr	r3, [r4, #4]
 800d778:	4947      	ldr	r1, [pc, #284]	; (800d898 <_scanf_i+0x1ec>)
 800d77a:	6960      	ldr	r0, [r4, #20]
 800d77c:	1ac9      	subs	r1, r1, r3
 800d77e:	f000 f8a7 	bl	800d8d0 <__sccl>
 800d782:	f04f 0b00 	mov.w	fp, #0
 800d786:	68a3      	ldr	r3, [r4, #8]
 800d788:	6822      	ldr	r2, [r4, #0]
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d03d      	beq.n	800d80a <_scanf_i+0x15e>
 800d78e:	6831      	ldr	r1, [r6, #0]
 800d790:	6960      	ldr	r0, [r4, #20]
 800d792:	f891 c000 	ldrb.w	ip, [r1]
 800d796:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d79a:	2800      	cmp	r0, #0
 800d79c:	d035      	beq.n	800d80a <_scanf_i+0x15e>
 800d79e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800d7a2:	d124      	bne.n	800d7ee <_scanf_i+0x142>
 800d7a4:	0510      	lsls	r0, r2, #20
 800d7a6:	d522      	bpl.n	800d7ee <_scanf_i+0x142>
 800d7a8:	f10b 0b01 	add.w	fp, fp, #1
 800d7ac:	f1b9 0f00 	cmp.w	r9, #0
 800d7b0:	d003      	beq.n	800d7ba <_scanf_i+0x10e>
 800d7b2:	3301      	adds	r3, #1
 800d7b4:	f109 39ff 	add.w	r9, r9, #4294967295
 800d7b8:	60a3      	str	r3, [r4, #8]
 800d7ba:	6873      	ldr	r3, [r6, #4]
 800d7bc:	3b01      	subs	r3, #1
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	6073      	str	r3, [r6, #4]
 800d7c2:	dd1b      	ble.n	800d7fc <_scanf_i+0x150>
 800d7c4:	6833      	ldr	r3, [r6, #0]
 800d7c6:	3301      	adds	r3, #1
 800d7c8:	6033      	str	r3, [r6, #0]
 800d7ca:	68a3      	ldr	r3, [r4, #8]
 800d7cc:	3b01      	subs	r3, #1
 800d7ce:	60a3      	str	r3, [r4, #8]
 800d7d0:	e7d9      	b.n	800d786 <_scanf_i+0xda>
 800d7d2:	f1bb 0f02 	cmp.w	fp, #2
 800d7d6:	d1ae      	bne.n	800d736 <_scanf_i+0x8a>
 800d7d8:	6822      	ldr	r2, [r4, #0]
 800d7da:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800d7de:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d7e2:	d1bf      	bne.n	800d764 <_scanf_i+0xb8>
 800d7e4:	2310      	movs	r3, #16
 800d7e6:	6063      	str	r3, [r4, #4]
 800d7e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d7ec:	e7a2      	b.n	800d734 <_scanf_i+0x88>
 800d7ee:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800d7f2:	6022      	str	r2, [r4, #0]
 800d7f4:	780b      	ldrb	r3, [r1, #0]
 800d7f6:	f805 3b01 	strb.w	r3, [r5], #1
 800d7fa:	e7de      	b.n	800d7ba <_scanf_i+0x10e>
 800d7fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d800:	4631      	mov	r1, r6
 800d802:	4650      	mov	r0, sl
 800d804:	4798      	blx	r3
 800d806:	2800      	cmp	r0, #0
 800d808:	d0df      	beq.n	800d7ca <_scanf_i+0x11e>
 800d80a:	6823      	ldr	r3, [r4, #0]
 800d80c:	05db      	lsls	r3, r3, #23
 800d80e:	d50d      	bpl.n	800d82c <_scanf_i+0x180>
 800d810:	42bd      	cmp	r5, r7
 800d812:	d909      	bls.n	800d828 <_scanf_i+0x17c>
 800d814:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d818:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d81c:	4632      	mov	r2, r6
 800d81e:	4650      	mov	r0, sl
 800d820:	4798      	blx	r3
 800d822:	f105 39ff 	add.w	r9, r5, #4294967295
 800d826:	464d      	mov	r5, r9
 800d828:	42bd      	cmp	r5, r7
 800d82a:	d02d      	beq.n	800d888 <_scanf_i+0x1dc>
 800d82c:	6822      	ldr	r2, [r4, #0]
 800d82e:	f012 0210 	ands.w	r2, r2, #16
 800d832:	d113      	bne.n	800d85c <_scanf_i+0x1b0>
 800d834:	702a      	strb	r2, [r5, #0]
 800d836:	6863      	ldr	r3, [r4, #4]
 800d838:	9e01      	ldr	r6, [sp, #4]
 800d83a:	4639      	mov	r1, r7
 800d83c:	4650      	mov	r0, sl
 800d83e:	47b0      	blx	r6
 800d840:	6821      	ldr	r1, [r4, #0]
 800d842:	f8d8 3000 	ldr.w	r3, [r8]
 800d846:	f011 0f20 	tst.w	r1, #32
 800d84a:	d013      	beq.n	800d874 <_scanf_i+0x1c8>
 800d84c:	1d1a      	adds	r2, r3, #4
 800d84e:	f8c8 2000 	str.w	r2, [r8]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	6018      	str	r0, [r3, #0]
 800d856:	68e3      	ldr	r3, [r4, #12]
 800d858:	3301      	adds	r3, #1
 800d85a:	60e3      	str	r3, [r4, #12]
 800d85c:	1bed      	subs	r5, r5, r7
 800d85e:	44ab      	add	fp, r5
 800d860:	6925      	ldr	r5, [r4, #16]
 800d862:	445d      	add	r5, fp
 800d864:	6125      	str	r5, [r4, #16]
 800d866:	2000      	movs	r0, #0
 800d868:	b007      	add	sp, #28
 800d86a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d86e:	f04f 0b00 	mov.w	fp, #0
 800d872:	e7ca      	b.n	800d80a <_scanf_i+0x15e>
 800d874:	1d1a      	adds	r2, r3, #4
 800d876:	f8c8 2000 	str.w	r2, [r8]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	f011 0f01 	tst.w	r1, #1
 800d880:	bf14      	ite	ne
 800d882:	8018      	strhne	r0, [r3, #0]
 800d884:	6018      	streq	r0, [r3, #0]
 800d886:	e7e6      	b.n	800d856 <_scanf_i+0x1aa>
 800d888:	2001      	movs	r0, #1
 800d88a:	e7ed      	b.n	800d868 <_scanf_i+0x1bc>
 800d88c:	0800e2a8 	.word	0x0800e2a8
 800d890:	0800da4d 	.word	0x0800da4d
 800d894:	0800ad1d 	.word	0x0800ad1d
 800d898:	0800ee16 	.word	0x0800ee16

0800d89c <_read_r>:
 800d89c:	b538      	push	{r3, r4, r5, lr}
 800d89e:	4d07      	ldr	r5, [pc, #28]	; (800d8bc <_read_r+0x20>)
 800d8a0:	4604      	mov	r4, r0
 800d8a2:	4608      	mov	r0, r1
 800d8a4:	4611      	mov	r1, r2
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	602a      	str	r2, [r5, #0]
 800d8aa:	461a      	mov	r2, r3
 800d8ac:	f7f4 fa54 	bl	8001d58 <_read>
 800d8b0:	1c43      	adds	r3, r0, #1
 800d8b2:	d102      	bne.n	800d8ba <_read_r+0x1e>
 800d8b4:	682b      	ldr	r3, [r5, #0]
 800d8b6:	b103      	cbz	r3, 800d8ba <_read_r+0x1e>
 800d8b8:	6023      	str	r3, [r4, #0]
 800d8ba:	bd38      	pop	{r3, r4, r5, pc}
 800d8bc:	2000085c 	.word	0x2000085c

0800d8c0 <nan>:
 800d8c0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d8c8 <nan+0x8>
 800d8c4:	4770      	bx	lr
 800d8c6:	bf00      	nop
 800d8c8:	00000000 	.word	0x00000000
 800d8cc:	7ff80000 	.word	0x7ff80000

0800d8d0 <__sccl>:
 800d8d0:	b570      	push	{r4, r5, r6, lr}
 800d8d2:	780b      	ldrb	r3, [r1, #0]
 800d8d4:	4604      	mov	r4, r0
 800d8d6:	2b5e      	cmp	r3, #94	; 0x5e
 800d8d8:	bf0b      	itete	eq
 800d8da:	784b      	ldrbeq	r3, [r1, #1]
 800d8dc:	1c48      	addne	r0, r1, #1
 800d8de:	1c88      	addeq	r0, r1, #2
 800d8e0:	2200      	movne	r2, #0
 800d8e2:	bf08      	it	eq
 800d8e4:	2201      	moveq	r2, #1
 800d8e6:	1e61      	subs	r1, r4, #1
 800d8e8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800d8ec:	f801 2f01 	strb.w	r2, [r1, #1]!
 800d8f0:	42a9      	cmp	r1, r5
 800d8f2:	d1fb      	bne.n	800d8ec <__sccl+0x1c>
 800d8f4:	b90b      	cbnz	r3, 800d8fa <__sccl+0x2a>
 800d8f6:	3801      	subs	r0, #1
 800d8f8:	bd70      	pop	{r4, r5, r6, pc}
 800d8fa:	f082 0201 	eor.w	r2, r2, #1
 800d8fe:	54e2      	strb	r2, [r4, r3]
 800d900:	4605      	mov	r5, r0
 800d902:	4628      	mov	r0, r5
 800d904:	f810 1b01 	ldrb.w	r1, [r0], #1
 800d908:	292d      	cmp	r1, #45	; 0x2d
 800d90a:	d006      	beq.n	800d91a <__sccl+0x4a>
 800d90c:	295d      	cmp	r1, #93	; 0x5d
 800d90e:	d0f3      	beq.n	800d8f8 <__sccl+0x28>
 800d910:	b909      	cbnz	r1, 800d916 <__sccl+0x46>
 800d912:	4628      	mov	r0, r5
 800d914:	e7f0      	b.n	800d8f8 <__sccl+0x28>
 800d916:	460b      	mov	r3, r1
 800d918:	e7f1      	b.n	800d8fe <__sccl+0x2e>
 800d91a:	786e      	ldrb	r6, [r5, #1]
 800d91c:	2e5d      	cmp	r6, #93	; 0x5d
 800d91e:	d0fa      	beq.n	800d916 <__sccl+0x46>
 800d920:	42b3      	cmp	r3, r6
 800d922:	dcf8      	bgt.n	800d916 <__sccl+0x46>
 800d924:	3502      	adds	r5, #2
 800d926:	4619      	mov	r1, r3
 800d928:	3101      	adds	r1, #1
 800d92a:	428e      	cmp	r6, r1
 800d92c:	5462      	strb	r2, [r4, r1]
 800d92e:	dcfb      	bgt.n	800d928 <__sccl+0x58>
 800d930:	1af1      	subs	r1, r6, r3
 800d932:	3901      	subs	r1, #1
 800d934:	1c58      	adds	r0, r3, #1
 800d936:	42b3      	cmp	r3, r6
 800d938:	bfa8      	it	ge
 800d93a:	2100      	movge	r1, #0
 800d93c:	1843      	adds	r3, r0, r1
 800d93e:	e7e0      	b.n	800d902 <__sccl+0x32>

0800d940 <strncmp>:
 800d940:	b510      	push	{r4, lr}
 800d942:	b17a      	cbz	r2, 800d964 <strncmp+0x24>
 800d944:	4603      	mov	r3, r0
 800d946:	3901      	subs	r1, #1
 800d948:	1884      	adds	r4, r0, r2
 800d94a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d94e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d952:	4290      	cmp	r0, r2
 800d954:	d101      	bne.n	800d95a <strncmp+0x1a>
 800d956:	42a3      	cmp	r3, r4
 800d958:	d101      	bne.n	800d95e <strncmp+0x1e>
 800d95a:	1a80      	subs	r0, r0, r2
 800d95c:	bd10      	pop	{r4, pc}
 800d95e:	2800      	cmp	r0, #0
 800d960:	d1f3      	bne.n	800d94a <strncmp+0xa>
 800d962:	e7fa      	b.n	800d95a <strncmp+0x1a>
 800d964:	4610      	mov	r0, r2
 800d966:	e7f9      	b.n	800d95c <strncmp+0x1c>

0800d968 <_strtoul_l.constprop.0>:
 800d968:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d96c:	4f36      	ldr	r7, [pc, #216]	; (800da48 <_strtoul_l.constprop.0+0xe0>)
 800d96e:	4686      	mov	lr, r0
 800d970:	460d      	mov	r5, r1
 800d972:	4628      	mov	r0, r5
 800d974:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d978:	5de6      	ldrb	r6, [r4, r7]
 800d97a:	f016 0608 	ands.w	r6, r6, #8
 800d97e:	d1f8      	bne.n	800d972 <_strtoul_l.constprop.0+0xa>
 800d980:	2c2d      	cmp	r4, #45	; 0x2d
 800d982:	d12f      	bne.n	800d9e4 <_strtoul_l.constprop.0+0x7c>
 800d984:	782c      	ldrb	r4, [r5, #0]
 800d986:	2601      	movs	r6, #1
 800d988:	1c85      	adds	r5, r0, #2
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d057      	beq.n	800da3e <_strtoul_l.constprop.0+0xd6>
 800d98e:	2b10      	cmp	r3, #16
 800d990:	d109      	bne.n	800d9a6 <_strtoul_l.constprop.0+0x3e>
 800d992:	2c30      	cmp	r4, #48	; 0x30
 800d994:	d107      	bne.n	800d9a6 <_strtoul_l.constprop.0+0x3e>
 800d996:	7828      	ldrb	r0, [r5, #0]
 800d998:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800d99c:	2858      	cmp	r0, #88	; 0x58
 800d99e:	d149      	bne.n	800da34 <_strtoul_l.constprop.0+0xcc>
 800d9a0:	786c      	ldrb	r4, [r5, #1]
 800d9a2:	2310      	movs	r3, #16
 800d9a4:	3502      	adds	r5, #2
 800d9a6:	f04f 38ff 	mov.w	r8, #4294967295
 800d9aa:	2700      	movs	r7, #0
 800d9ac:	fbb8 f8f3 	udiv	r8, r8, r3
 800d9b0:	fb03 f908 	mul.w	r9, r3, r8
 800d9b4:	ea6f 0909 	mvn.w	r9, r9
 800d9b8:	4638      	mov	r0, r7
 800d9ba:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800d9be:	f1bc 0f09 	cmp.w	ip, #9
 800d9c2:	d814      	bhi.n	800d9ee <_strtoul_l.constprop.0+0x86>
 800d9c4:	4664      	mov	r4, ip
 800d9c6:	42a3      	cmp	r3, r4
 800d9c8:	dd22      	ble.n	800da10 <_strtoul_l.constprop.0+0xa8>
 800d9ca:	2f00      	cmp	r7, #0
 800d9cc:	db1d      	blt.n	800da0a <_strtoul_l.constprop.0+0xa2>
 800d9ce:	4580      	cmp	r8, r0
 800d9d0:	d31b      	bcc.n	800da0a <_strtoul_l.constprop.0+0xa2>
 800d9d2:	d101      	bne.n	800d9d8 <_strtoul_l.constprop.0+0x70>
 800d9d4:	45a1      	cmp	r9, r4
 800d9d6:	db18      	blt.n	800da0a <_strtoul_l.constprop.0+0xa2>
 800d9d8:	fb00 4003 	mla	r0, r0, r3, r4
 800d9dc:	2701      	movs	r7, #1
 800d9de:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d9e2:	e7ea      	b.n	800d9ba <_strtoul_l.constprop.0+0x52>
 800d9e4:	2c2b      	cmp	r4, #43	; 0x2b
 800d9e6:	bf04      	itt	eq
 800d9e8:	782c      	ldrbeq	r4, [r5, #0]
 800d9ea:	1c85      	addeq	r5, r0, #2
 800d9ec:	e7cd      	b.n	800d98a <_strtoul_l.constprop.0+0x22>
 800d9ee:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800d9f2:	f1bc 0f19 	cmp.w	ip, #25
 800d9f6:	d801      	bhi.n	800d9fc <_strtoul_l.constprop.0+0x94>
 800d9f8:	3c37      	subs	r4, #55	; 0x37
 800d9fa:	e7e4      	b.n	800d9c6 <_strtoul_l.constprop.0+0x5e>
 800d9fc:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800da00:	f1bc 0f19 	cmp.w	ip, #25
 800da04:	d804      	bhi.n	800da10 <_strtoul_l.constprop.0+0xa8>
 800da06:	3c57      	subs	r4, #87	; 0x57
 800da08:	e7dd      	b.n	800d9c6 <_strtoul_l.constprop.0+0x5e>
 800da0a:	f04f 37ff 	mov.w	r7, #4294967295
 800da0e:	e7e6      	b.n	800d9de <_strtoul_l.constprop.0+0x76>
 800da10:	2f00      	cmp	r7, #0
 800da12:	da07      	bge.n	800da24 <_strtoul_l.constprop.0+0xbc>
 800da14:	2322      	movs	r3, #34	; 0x22
 800da16:	f8ce 3000 	str.w	r3, [lr]
 800da1a:	f04f 30ff 	mov.w	r0, #4294967295
 800da1e:	b932      	cbnz	r2, 800da2e <_strtoul_l.constprop.0+0xc6>
 800da20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da24:	b106      	cbz	r6, 800da28 <_strtoul_l.constprop.0+0xc0>
 800da26:	4240      	negs	r0, r0
 800da28:	2a00      	cmp	r2, #0
 800da2a:	d0f9      	beq.n	800da20 <_strtoul_l.constprop.0+0xb8>
 800da2c:	b107      	cbz	r7, 800da30 <_strtoul_l.constprop.0+0xc8>
 800da2e:	1e69      	subs	r1, r5, #1
 800da30:	6011      	str	r1, [r2, #0]
 800da32:	e7f5      	b.n	800da20 <_strtoul_l.constprop.0+0xb8>
 800da34:	2430      	movs	r4, #48	; 0x30
 800da36:	2b00      	cmp	r3, #0
 800da38:	d1b5      	bne.n	800d9a6 <_strtoul_l.constprop.0+0x3e>
 800da3a:	2308      	movs	r3, #8
 800da3c:	e7b3      	b.n	800d9a6 <_strtoul_l.constprop.0+0x3e>
 800da3e:	2c30      	cmp	r4, #48	; 0x30
 800da40:	d0a9      	beq.n	800d996 <_strtoul_l.constprop.0+0x2e>
 800da42:	230a      	movs	r3, #10
 800da44:	e7af      	b.n	800d9a6 <_strtoul_l.constprop.0+0x3e>
 800da46:	bf00      	nop
 800da48:	0800ea21 	.word	0x0800ea21

0800da4c <_strtoul_r>:
 800da4c:	f7ff bf8c 	b.w	800d968 <_strtoul_l.constprop.0>

0800da50 <__submore>:
 800da50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da54:	460c      	mov	r4, r1
 800da56:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800da58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800da5c:	4299      	cmp	r1, r3
 800da5e:	d11d      	bne.n	800da9c <__submore+0x4c>
 800da60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800da64:	f7fb f84e 	bl	8008b04 <_malloc_r>
 800da68:	b918      	cbnz	r0, 800da72 <__submore+0x22>
 800da6a:	f04f 30ff 	mov.w	r0, #4294967295
 800da6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da76:	63a3      	str	r3, [r4, #56]	; 0x38
 800da78:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800da7c:	6360      	str	r0, [r4, #52]	; 0x34
 800da7e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800da82:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800da86:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800da8a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800da8e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800da92:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800da96:	6020      	str	r0, [r4, #0]
 800da98:	2000      	movs	r0, #0
 800da9a:	e7e8      	b.n	800da6e <__submore+0x1e>
 800da9c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800da9e:	0077      	lsls	r7, r6, #1
 800daa0:	463a      	mov	r2, r7
 800daa2:	f000 f867 	bl	800db74 <_realloc_r>
 800daa6:	4605      	mov	r5, r0
 800daa8:	2800      	cmp	r0, #0
 800daaa:	d0de      	beq.n	800da6a <__submore+0x1a>
 800daac:	eb00 0806 	add.w	r8, r0, r6
 800dab0:	4601      	mov	r1, r0
 800dab2:	4632      	mov	r2, r6
 800dab4:	4640      	mov	r0, r8
 800dab6:	f7fe fd81 	bl	800c5bc <memcpy>
 800daba:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800dabe:	f8c4 8000 	str.w	r8, [r4]
 800dac2:	e7e9      	b.n	800da98 <__submore+0x48>

0800dac4 <__ascii_wctomb>:
 800dac4:	b149      	cbz	r1, 800dada <__ascii_wctomb+0x16>
 800dac6:	2aff      	cmp	r2, #255	; 0xff
 800dac8:	bf85      	ittet	hi
 800daca:	238a      	movhi	r3, #138	; 0x8a
 800dacc:	6003      	strhi	r3, [r0, #0]
 800dace:	700a      	strbls	r2, [r1, #0]
 800dad0:	f04f 30ff 	movhi.w	r0, #4294967295
 800dad4:	bf98      	it	ls
 800dad6:	2001      	movls	r0, #1
 800dad8:	4770      	bx	lr
 800dada:	4608      	mov	r0, r1
 800dadc:	4770      	bx	lr
	...

0800dae0 <__assert_func>:
 800dae0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dae2:	4614      	mov	r4, r2
 800dae4:	461a      	mov	r2, r3
 800dae6:	4b09      	ldr	r3, [pc, #36]	; (800db0c <__assert_func+0x2c>)
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	4605      	mov	r5, r0
 800daec:	68d8      	ldr	r0, [r3, #12]
 800daee:	b14c      	cbz	r4, 800db04 <__assert_func+0x24>
 800daf0:	4b07      	ldr	r3, [pc, #28]	; (800db10 <__assert_func+0x30>)
 800daf2:	9100      	str	r1, [sp, #0]
 800daf4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800daf8:	4906      	ldr	r1, [pc, #24]	; (800db14 <__assert_func+0x34>)
 800dafa:	462b      	mov	r3, r5
 800dafc:	f000 f80e 	bl	800db1c <fiprintf>
 800db00:	f7fa ff52 	bl	80089a8 <abort>
 800db04:	4b04      	ldr	r3, [pc, #16]	; (800db18 <__assert_func+0x38>)
 800db06:	461c      	mov	r4, r3
 800db08:	e7f3      	b.n	800daf2 <__assert_func+0x12>
 800db0a:	bf00      	nop
 800db0c:	20000034 	.word	0x20000034
 800db10:	0800ee18 	.word	0x0800ee18
 800db14:	0800ee25 	.word	0x0800ee25
 800db18:	0800ee53 	.word	0x0800ee53

0800db1c <fiprintf>:
 800db1c:	b40e      	push	{r1, r2, r3}
 800db1e:	b503      	push	{r0, r1, lr}
 800db20:	4601      	mov	r1, r0
 800db22:	ab03      	add	r3, sp, #12
 800db24:	4805      	ldr	r0, [pc, #20]	; (800db3c <fiprintf+0x20>)
 800db26:	f853 2b04 	ldr.w	r2, [r3], #4
 800db2a:	6800      	ldr	r0, [r0, #0]
 800db2c:	9301      	str	r3, [sp, #4]
 800db2e:	f000 f879 	bl	800dc24 <_vfiprintf_r>
 800db32:	b002      	add	sp, #8
 800db34:	f85d eb04 	ldr.w	lr, [sp], #4
 800db38:	b003      	add	sp, #12
 800db3a:	4770      	bx	lr
 800db3c:	20000034 	.word	0x20000034

0800db40 <memmove>:
 800db40:	4288      	cmp	r0, r1
 800db42:	b510      	push	{r4, lr}
 800db44:	eb01 0402 	add.w	r4, r1, r2
 800db48:	d902      	bls.n	800db50 <memmove+0x10>
 800db4a:	4284      	cmp	r4, r0
 800db4c:	4623      	mov	r3, r4
 800db4e:	d807      	bhi.n	800db60 <memmove+0x20>
 800db50:	1e43      	subs	r3, r0, #1
 800db52:	42a1      	cmp	r1, r4
 800db54:	d008      	beq.n	800db68 <memmove+0x28>
 800db56:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db5e:	e7f8      	b.n	800db52 <memmove+0x12>
 800db60:	4402      	add	r2, r0
 800db62:	4601      	mov	r1, r0
 800db64:	428a      	cmp	r2, r1
 800db66:	d100      	bne.n	800db6a <memmove+0x2a>
 800db68:	bd10      	pop	{r4, pc}
 800db6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db72:	e7f7      	b.n	800db64 <memmove+0x24>

0800db74 <_realloc_r>:
 800db74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db78:	4680      	mov	r8, r0
 800db7a:	4614      	mov	r4, r2
 800db7c:	460e      	mov	r6, r1
 800db7e:	b921      	cbnz	r1, 800db8a <_realloc_r+0x16>
 800db80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db84:	4611      	mov	r1, r2
 800db86:	f7fa bfbd 	b.w	8008b04 <_malloc_r>
 800db8a:	b92a      	cbnz	r2, 800db98 <_realloc_r+0x24>
 800db8c:	f7fa ff4e 	bl	8008a2c <_free_r>
 800db90:	4625      	mov	r5, r4
 800db92:	4628      	mov	r0, r5
 800db94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db98:	f000 fa9a 	bl	800e0d0 <_malloc_usable_size_r>
 800db9c:	4284      	cmp	r4, r0
 800db9e:	4607      	mov	r7, r0
 800dba0:	d802      	bhi.n	800dba8 <_realloc_r+0x34>
 800dba2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dba6:	d812      	bhi.n	800dbce <_realloc_r+0x5a>
 800dba8:	4621      	mov	r1, r4
 800dbaa:	4640      	mov	r0, r8
 800dbac:	f7fa ffaa 	bl	8008b04 <_malloc_r>
 800dbb0:	4605      	mov	r5, r0
 800dbb2:	2800      	cmp	r0, #0
 800dbb4:	d0ed      	beq.n	800db92 <_realloc_r+0x1e>
 800dbb6:	42bc      	cmp	r4, r7
 800dbb8:	4622      	mov	r2, r4
 800dbba:	4631      	mov	r1, r6
 800dbbc:	bf28      	it	cs
 800dbbe:	463a      	movcs	r2, r7
 800dbc0:	f7fe fcfc 	bl	800c5bc <memcpy>
 800dbc4:	4631      	mov	r1, r6
 800dbc6:	4640      	mov	r0, r8
 800dbc8:	f7fa ff30 	bl	8008a2c <_free_r>
 800dbcc:	e7e1      	b.n	800db92 <_realloc_r+0x1e>
 800dbce:	4635      	mov	r5, r6
 800dbd0:	e7df      	b.n	800db92 <_realloc_r+0x1e>

0800dbd2 <__sfputc_r>:
 800dbd2:	6893      	ldr	r3, [r2, #8]
 800dbd4:	3b01      	subs	r3, #1
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	b410      	push	{r4}
 800dbda:	6093      	str	r3, [r2, #8]
 800dbdc:	da08      	bge.n	800dbf0 <__sfputc_r+0x1e>
 800dbde:	6994      	ldr	r4, [r2, #24]
 800dbe0:	42a3      	cmp	r3, r4
 800dbe2:	db01      	blt.n	800dbe8 <__sfputc_r+0x16>
 800dbe4:	290a      	cmp	r1, #10
 800dbe6:	d103      	bne.n	800dbf0 <__sfputc_r+0x1e>
 800dbe8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dbec:	f000 b94a 	b.w	800de84 <__swbuf_r>
 800dbf0:	6813      	ldr	r3, [r2, #0]
 800dbf2:	1c58      	adds	r0, r3, #1
 800dbf4:	6010      	str	r0, [r2, #0]
 800dbf6:	7019      	strb	r1, [r3, #0]
 800dbf8:	4608      	mov	r0, r1
 800dbfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dbfe:	4770      	bx	lr

0800dc00 <__sfputs_r>:
 800dc00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc02:	4606      	mov	r6, r0
 800dc04:	460f      	mov	r7, r1
 800dc06:	4614      	mov	r4, r2
 800dc08:	18d5      	adds	r5, r2, r3
 800dc0a:	42ac      	cmp	r4, r5
 800dc0c:	d101      	bne.n	800dc12 <__sfputs_r+0x12>
 800dc0e:	2000      	movs	r0, #0
 800dc10:	e007      	b.n	800dc22 <__sfputs_r+0x22>
 800dc12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc16:	463a      	mov	r2, r7
 800dc18:	4630      	mov	r0, r6
 800dc1a:	f7ff ffda 	bl	800dbd2 <__sfputc_r>
 800dc1e:	1c43      	adds	r3, r0, #1
 800dc20:	d1f3      	bne.n	800dc0a <__sfputs_r+0xa>
 800dc22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800dc24 <_vfiprintf_r>:
 800dc24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc28:	460d      	mov	r5, r1
 800dc2a:	b09d      	sub	sp, #116	; 0x74
 800dc2c:	4614      	mov	r4, r2
 800dc2e:	4698      	mov	r8, r3
 800dc30:	4606      	mov	r6, r0
 800dc32:	b118      	cbz	r0, 800dc3c <_vfiprintf_r+0x18>
 800dc34:	6983      	ldr	r3, [r0, #24]
 800dc36:	b90b      	cbnz	r3, 800dc3c <_vfiprintf_r+0x18>
 800dc38:	f7fe f888 	bl	800bd4c <__sinit>
 800dc3c:	4b89      	ldr	r3, [pc, #548]	; (800de64 <_vfiprintf_r+0x240>)
 800dc3e:	429d      	cmp	r5, r3
 800dc40:	d11b      	bne.n	800dc7a <_vfiprintf_r+0x56>
 800dc42:	6875      	ldr	r5, [r6, #4]
 800dc44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dc46:	07d9      	lsls	r1, r3, #31
 800dc48:	d405      	bmi.n	800dc56 <_vfiprintf_r+0x32>
 800dc4a:	89ab      	ldrh	r3, [r5, #12]
 800dc4c:	059a      	lsls	r2, r3, #22
 800dc4e:	d402      	bmi.n	800dc56 <_vfiprintf_r+0x32>
 800dc50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dc52:	f7fe fc8c 	bl	800c56e <__retarget_lock_acquire_recursive>
 800dc56:	89ab      	ldrh	r3, [r5, #12]
 800dc58:	071b      	lsls	r3, r3, #28
 800dc5a:	d501      	bpl.n	800dc60 <_vfiprintf_r+0x3c>
 800dc5c:	692b      	ldr	r3, [r5, #16]
 800dc5e:	b9eb      	cbnz	r3, 800dc9c <_vfiprintf_r+0x78>
 800dc60:	4629      	mov	r1, r5
 800dc62:	4630      	mov	r0, r6
 800dc64:	f000 f960 	bl	800df28 <__swsetup_r>
 800dc68:	b1c0      	cbz	r0, 800dc9c <_vfiprintf_r+0x78>
 800dc6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dc6c:	07dc      	lsls	r4, r3, #31
 800dc6e:	d50e      	bpl.n	800dc8e <_vfiprintf_r+0x6a>
 800dc70:	f04f 30ff 	mov.w	r0, #4294967295
 800dc74:	b01d      	add	sp, #116	; 0x74
 800dc76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc7a:	4b7b      	ldr	r3, [pc, #492]	; (800de68 <_vfiprintf_r+0x244>)
 800dc7c:	429d      	cmp	r5, r3
 800dc7e:	d101      	bne.n	800dc84 <_vfiprintf_r+0x60>
 800dc80:	68b5      	ldr	r5, [r6, #8]
 800dc82:	e7df      	b.n	800dc44 <_vfiprintf_r+0x20>
 800dc84:	4b79      	ldr	r3, [pc, #484]	; (800de6c <_vfiprintf_r+0x248>)
 800dc86:	429d      	cmp	r5, r3
 800dc88:	bf08      	it	eq
 800dc8a:	68f5      	ldreq	r5, [r6, #12]
 800dc8c:	e7da      	b.n	800dc44 <_vfiprintf_r+0x20>
 800dc8e:	89ab      	ldrh	r3, [r5, #12]
 800dc90:	0598      	lsls	r0, r3, #22
 800dc92:	d4ed      	bmi.n	800dc70 <_vfiprintf_r+0x4c>
 800dc94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dc96:	f7fe fc6b 	bl	800c570 <__retarget_lock_release_recursive>
 800dc9a:	e7e9      	b.n	800dc70 <_vfiprintf_r+0x4c>
 800dc9c:	2300      	movs	r3, #0
 800dc9e:	9309      	str	r3, [sp, #36]	; 0x24
 800dca0:	2320      	movs	r3, #32
 800dca2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dca6:	f8cd 800c 	str.w	r8, [sp, #12]
 800dcaa:	2330      	movs	r3, #48	; 0x30
 800dcac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800de70 <_vfiprintf_r+0x24c>
 800dcb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dcb4:	f04f 0901 	mov.w	r9, #1
 800dcb8:	4623      	mov	r3, r4
 800dcba:	469a      	mov	sl, r3
 800dcbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dcc0:	b10a      	cbz	r2, 800dcc6 <_vfiprintf_r+0xa2>
 800dcc2:	2a25      	cmp	r2, #37	; 0x25
 800dcc4:	d1f9      	bne.n	800dcba <_vfiprintf_r+0x96>
 800dcc6:	ebba 0b04 	subs.w	fp, sl, r4
 800dcca:	d00b      	beq.n	800dce4 <_vfiprintf_r+0xc0>
 800dccc:	465b      	mov	r3, fp
 800dcce:	4622      	mov	r2, r4
 800dcd0:	4629      	mov	r1, r5
 800dcd2:	4630      	mov	r0, r6
 800dcd4:	f7ff ff94 	bl	800dc00 <__sfputs_r>
 800dcd8:	3001      	adds	r0, #1
 800dcda:	f000 80aa 	beq.w	800de32 <_vfiprintf_r+0x20e>
 800dcde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dce0:	445a      	add	r2, fp
 800dce2:	9209      	str	r2, [sp, #36]	; 0x24
 800dce4:	f89a 3000 	ldrb.w	r3, [sl]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	f000 80a2 	beq.w	800de32 <_vfiprintf_r+0x20e>
 800dcee:	2300      	movs	r3, #0
 800dcf0:	f04f 32ff 	mov.w	r2, #4294967295
 800dcf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dcf8:	f10a 0a01 	add.w	sl, sl, #1
 800dcfc:	9304      	str	r3, [sp, #16]
 800dcfe:	9307      	str	r3, [sp, #28]
 800dd00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dd04:	931a      	str	r3, [sp, #104]	; 0x68
 800dd06:	4654      	mov	r4, sl
 800dd08:	2205      	movs	r2, #5
 800dd0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd0e:	4858      	ldr	r0, [pc, #352]	; (800de70 <_vfiprintf_r+0x24c>)
 800dd10:	f7f2 fa76 	bl	8000200 <memchr>
 800dd14:	9a04      	ldr	r2, [sp, #16]
 800dd16:	b9d8      	cbnz	r0, 800dd50 <_vfiprintf_r+0x12c>
 800dd18:	06d1      	lsls	r1, r2, #27
 800dd1a:	bf44      	itt	mi
 800dd1c:	2320      	movmi	r3, #32
 800dd1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd22:	0713      	lsls	r3, r2, #28
 800dd24:	bf44      	itt	mi
 800dd26:	232b      	movmi	r3, #43	; 0x2b
 800dd28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd2c:	f89a 3000 	ldrb.w	r3, [sl]
 800dd30:	2b2a      	cmp	r3, #42	; 0x2a
 800dd32:	d015      	beq.n	800dd60 <_vfiprintf_r+0x13c>
 800dd34:	9a07      	ldr	r2, [sp, #28]
 800dd36:	4654      	mov	r4, sl
 800dd38:	2000      	movs	r0, #0
 800dd3a:	f04f 0c0a 	mov.w	ip, #10
 800dd3e:	4621      	mov	r1, r4
 800dd40:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd44:	3b30      	subs	r3, #48	; 0x30
 800dd46:	2b09      	cmp	r3, #9
 800dd48:	d94e      	bls.n	800dde8 <_vfiprintf_r+0x1c4>
 800dd4a:	b1b0      	cbz	r0, 800dd7a <_vfiprintf_r+0x156>
 800dd4c:	9207      	str	r2, [sp, #28]
 800dd4e:	e014      	b.n	800dd7a <_vfiprintf_r+0x156>
 800dd50:	eba0 0308 	sub.w	r3, r0, r8
 800dd54:	fa09 f303 	lsl.w	r3, r9, r3
 800dd58:	4313      	orrs	r3, r2
 800dd5a:	9304      	str	r3, [sp, #16]
 800dd5c:	46a2      	mov	sl, r4
 800dd5e:	e7d2      	b.n	800dd06 <_vfiprintf_r+0xe2>
 800dd60:	9b03      	ldr	r3, [sp, #12]
 800dd62:	1d19      	adds	r1, r3, #4
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	9103      	str	r1, [sp, #12]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	bfbb      	ittet	lt
 800dd6c:	425b      	neglt	r3, r3
 800dd6e:	f042 0202 	orrlt.w	r2, r2, #2
 800dd72:	9307      	strge	r3, [sp, #28]
 800dd74:	9307      	strlt	r3, [sp, #28]
 800dd76:	bfb8      	it	lt
 800dd78:	9204      	strlt	r2, [sp, #16]
 800dd7a:	7823      	ldrb	r3, [r4, #0]
 800dd7c:	2b2e      	cmp	r3, #46	; 0x2e
 800dd7e:	d10c      	bne.n	800dd9a <_vfiprintf_r+0x176>
 800dd80:	7863      	ldrb	r3, [r4, #1]
 800dd82:	2b2a      	cmp	r3, #42	; 0x2a
 800dd84:	d135      	bne.n	800ddf2 <_vfiprintf_r+0x1ce>
 800dd86:	9b03      	ldr	r3, [sp, #12]
 800dd88:	1d1a      	adds	r2, r3, #4
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	9203      	str	r2, [sp, #12]
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	bfb8      	it	lt
 800dd92:	f04f 33ff 	movlt.w	r3, #4294967295
 800dd96:	3402      	adds	r4, #2
 800dd98:	9305      	str	r3, [sp, #20]
 800dd9a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800de80 <_vfiprintf_r+0x25c>
 800dd9e:	7821      	ldrb	r1, [r4, #0]
 800dda0:	2203      	movs	r2, #3
 800dda2:	4650      	mov	r0, sl
 800dda4:	f7f2 fa2c 	bl	8000200 <memchr>
 800dda8:	b140      	cbz	r0, 800ddbc <_vfiprintf_r+0x198>
 800ddaa:	2340      	movs	r3, #64	; 0x40
 800ddac:	eba0 000a 	sub.w	r0, r0, sl
 800ddb0:	fa03 f000 	lsl.w	r0, r3, r0
 800ddb4:	9b04      	ldr	r3, [sp, #16]
 800ddb6:	4303      	orrs	r3, r0
 800ddb8:	3401      	adds	r4, #1
 800ddba:	9304      	str	r3, [sp, #16]
 800ddbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddc0:	482c      	ldr	r0, [pc, #176]	; (800de74 <_vfiprintf_r+0x250>)
 800ddc2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ddc6:	2206      	movs	r2, #6
 800ddc8:	f7f2 fa1a 	bl	8000200 <memchr>
 800ddcc:	2800      	cmp	r0, #0
 800ddce:	d03f      	beq.n	800de50 <_vfiprintf_r+0x22c>
 800ddd0:	4b29      	ldr	r3, [pc, #164]	; (800de78 <_vfiprintf_r+0x254>)
 800ddd2:	bb1b      	cbnz	r3, 800de1c <_vfiprintf_r+0x1f8>
 800ddd4:	9b03      	ldr	r3, [sp, #12]
 800ddd6:	3307      	adds	r3, #7
 800ddd8:	f023 0307 	bic.w	r3, r3, #7
 800dddc:	3308      	adds	r3, #8
 800ddde:	9303      	str	r3, [sp, #12]
 800dde0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dde2:	443b      	add	r3, r7
 800dde4:	9309      	str	r3, [sp, #36]	; 0x24
 800dde6:	e767      	b.n	800dcb8 <_vfiprintf_r+0x94>
 800dde8:	fb0c 3202 	mla	r2, ip, r2, r3
 800ddec:	460c      	mov	r4, r1
 800ddee:	2001      	movs	r0, #1
 800ddf0:	e7a5      	b.n	800dd3e <_vfiprintf_r+0x11a>
 800ddf2:	2300      	movs	r3, #0
 800ddf4:	3401      	adds	r4, #1
 800ddf6:	9305      	str	r3, [sp, #20]
 800ddf8:	4619      	mov	r1, r3
 800ddfa:	f04f 0c0a 	mov.w	ip, #10
 800ddfe:	4620      	mov	r0, r4
 800de00:	f810 2b01 	ldrb.w	r2, [r0], #1
 800de04:	3a30      	subs	r2, #48	; 0x30
 800de06:	2a09      	cmp	r2, #9
 800de08:	d903      	bls.n	800de12 <_vfiprintf_r+0x1ee>
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d0c5      	beq.n	800dd9a <_vfiprintf_r+0x176>
 800de0e:	9105      	str	r1, [sp, #20]
 800de10:	e7c3      	b.n	800dd9a <_vfiprintf_r+0x176>
 800de12:	fb0c 2101 	mla	r1, ip, r1, r2
 800de16:	4604      	mov	r4, r0
 800de18:	2301      	movs	r3, #1
 800de1a:	e7f0      	b.n	800ddfe <_vfiprintf_r+0x1da>
 800de1c:	ab03      	add	r3, sp, #12
 800de1e:	9300      	str	r3, [sp, #0]
 800de20:	462a      	mov	r2, r5
 800de22:	4b16      	ldr	r3, [pc, #88]	; (800de7c <_vfiprintf_r+0x258>)
 800de24:	a904      	add	r1, sp, #16
 800de26:	4630      	mov	r0, r6
 800de28:	f7fa ff80 	bl	8008d2c <_printf_float>
 800de2c:	4607      	mov	r7, r0
 800de2e:	1c78      	adds	r0, r7, #1
 800de30:	d1d6      	bne.n	800dde0 <_vfiprintf_r+0x1bc>
 800de32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800de34:	07d9      	lsls	r1, r3, #31
 800de36:	d405      	bmi.n	800de44 <_vfiprintf_r+0x220>
 800de38:	89ab      	ldrh	r3, [r5, #12]
 800de3a:	059a      	lsls	r2, r3, #22
 800de3c:	d402      	bmi.n	800de44 <_vfiprintf_r+0x220>
 800de3e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800de40:	f7fe fb96 	bl	800c570 <__retarget_lock_release_recursive>
 800de44:	89ab      	ldrh	r3, [r5, #12]
 800de46:	065b      	lsls	r3, r3, #25
 800de48:	f53f af12 	bmi.w	800dc70 <_vfiprintf_r+0x4c>
 800de4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800de4e:	e711      	b.n	800dc74 <_vfiprintf_r+0x50>
 800de50:	ab03      	add	r3, sp, #12
 800de52:	9300      	str	r3, [sp, #0]
 800de54:	462a      	mov	r2, r5
 800de56:	4b09      	ldr	r3, [pc, #36]	; (800de7c <_vfiprintf_r+0x258>)
 800de58:	a904      	add	r1, sp, #16
 800de5a:	4630      	mov	r0, r6
 800de5c:	f7fb fa0a 	bl	8009274 <_printf_i>
 800de60:	e7e4      	b.n	800de2c <_vfiprintf_r+0x208>
 800de62:	bf00      	nop
 800de64:	0800ebd4 	.word	0x0800ebd4
 800de68:	0800ebf4 	.word	0x0800ebf4
 800de6c:	0800ebb4 	.word	0x0800ebb4
 800de70:	0800edec 	.word	0x0800edec
 800de74:	0800edf6 	.word	0x0800edf6
 800de78:	08008d2d 	.word	0x08008d2d
 800de7c:	0800dc01 	.word	0x0800dc01
 800de80:	0800edf2 	.word	0x0800edf2

0800de84 <__swbuf_r>:
 800de84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de86:	460e      	mov	r6, r1
 800de88:	4614      	mov	r4, r2
 800de8a:	4605      	mov	r5, r0
 800de8c:	b118      	cbz	r0, 800de96 <__swbuf_r+0x12>
 800de8e:	6983      	ldr	r3, [r0, #24]
 800de90:	b90b      	cbnz	r3, 800de96 <__swbuf_r+0x12>
 800de92:	f7fd ff5b 	bl	800bd4c <__sinit>
 800de96:	4b21      	ldr	r3, [pc, #132]	; (800df1c <__swbuf_r+0x98>)
 800de98:	429c      	cmp	r4, r3
 800de9a:	d12b      	bne.n	800def4 <__swbuf_r+0x70>
 800de9c:	686c      	ldr	r4, [r5, #4]
 800de9e:	69a3      	ldr	r3, [r4, #24]
 800dea0:	60a3      	str	r3, [r4, #8]
 800dea2:	89a3      	ldrh	r3, [r4, #12]
 800dea4:	071a      	lsls	r2, r3, #28
 800dea6:	d52f      	bpl.n	800df08 <__swbuf_r+0x84>
 800dea8:	6923      	ldr	r3, [r4, #16]
 800deaa:	b36b      	cbz	r3, 800df08 <__swbuf_r+0x84>
 800deac:	6923      	ldr	r3, [r4, #16]
 800deae:	6820      	ldr	r0, [r4, #0]
 800deb0:	1ac0      	subs	r0, r0, r3
 800deb2:	6963      	ldr	r3, [r4, #20]
 800deb4:	b2f6      	uxtb	r6, r6
 800deb6:	4283      	cmp	r3, r0
 800deb8:	4637      	mov	r7, r6
 800deba:	dc04      	bgt.n	800dec6 <__swbuf_r+0x42>
 800debc:	4621      	mov	r1, r4
 800debe:	4628      	mov	r0, r5
 800dec0:	f7fd fe72 	bl	800bba8 <_fflush_r>
 800dec4:	bb30      	cbnz	r0, 800df14 <__swbuf_r+0x90>
 800dec6:	68a3      	ldr	r3, [r4, #8]
 800dec8:	3b01      	subs	r3, #1
 800deca:	60a3      	str	r3, [r4, #8]
 800decc:	6823      	ldr	r3, [r4, #0]
 800dece:	1c5a      	adds	r2, r3, #1
 800ded0:	6022      	str	r2, [r4, #0]
 800ded2:	701e      	strb	r6, [r3, #0]
 800ded4:	6963      	ldr	r3, [r4, #20]
 800ded6:	3001      	adds	r0, #1
 800ded8:	4283      	cmp	r3, r0
 800deda:	d004      	beq.n	800dee6 <__swbuf_r+0x62>
 800dedc:	89a3      	ldrh	r3, [r4, #12]
 800dede:	07db      	lsls	r3, r3, #31
 800dee0:	d506      	bpl.n	800def0 <__swbuf_r+0x6c>
 800dee2:	2e0a      	cmp	r6, #10
 800dee4:	d104      	bne.n	800def0 <__swbuf_r+0x6c>
 800dee6:	4621      	mov	r1, r4
 800dee8:	4628      	mov	r0, r5
 800deea:	f7fd fe5d 	bl	800bba8 <_fflush_r>
 800deee:	b988      	cbnz	r0, 800df14 <__swbuf_r+0x90>
 800def0:	4638      	mov	r0, r7
 800def2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800def4:	4b0a      	ldr	r3, [pc, #40]	; (800df20 <__swbuf_r+0x9c>)
 800def6:	429c      	cmp	r4, r3
 800def8:	d101      	bne.n	800defe <__swbuf_r+0x7a>
 800defa:	68ac      	ldr	r4, [r5, #8]
 800defc:	e7cf      	b.n	800de9e <__swbuf_r+0x1a>
 800defe:	4b09      	ldr	r3, [pc, #36]	; (800df24 <__swbuf_r+0xa0>)
 800df00:	429c      	cmp	r4, r3
 800df02:	bf08      	it	eq
 800df04:	68ec      	ldreq	r4, [r5, #12]
 800df06:	e7ca      	b.n	800de9e <__swbuf_r+0x1a>
 800df08:	4621      	mov	r1, r4
 800df0a:	4628      	mov	r0, r5
 800df0c:	f000 f80c 	bl	800df28 <__swsetup_r>
 800df10:	2800      	cmp	r0, #0
 800df12:	d0cb      	beq.n	800deac <__swbuf_r+0x28>
 800df14:	f04f 37ff 	mov.w	r7, #4294967295
 800df18:	e7ea      	b.n	800def0 <__swbuf_r+0x6c>
 800df1a:	bf00      	nop
 800df1c:	0800ebd4 	.word	0x0800ebd4
 800df20:	0800ebf4 	.word	0x0800ebf4
 800df24:	0800ebb4 	.word	0x0800ebb4

0800df28 <__swsetup_r>:
 800df28:	4b32      	ldr	r3, [pc, #200]	; (800dff4 <__swsetup_r+0xcc>)
 800df2a:	b570      	push	{r4, r5, r6, lr}
 800df2c:	681d      	ldr	r5, [r3, #0]
 800df2e:	4606      	mov	r6, r0
 800df30:	460c      	mov	r4, r1
 800df32:	b125      	cbz	r5, 800df3e <__swsetup_r+0x16>
 800df34:	69ab      	ldr	r3, [r5, #24]
 800df36:	b913      	cbnz	r3, 800df3e <__swsetup_r+0x16>
 800df38:	4628      	mov	r0, r5
 800df3a:	f7fd ff07 	bl	800bd4c <__sinit>
 800df3e:	4b2e      	ldr	r3, [pc, #184]	; (800dff8 <__swsetup_r+0xd0>)
 800df40:	429c      	cmp	r4, r3
 800df42:	d10f      	bne.n	800df64 <__swsetup_r+0x3c>
 800df44:	686c      	ldr	r4, [r5, #4]
 800df46:	89a3      	ldrh	r3, [r4, #12]
 800df48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800df4c:	0719      	lsls	r1, r3, #28
 800df4e:	d42c      	bmi.n	800dfaa <__swsetup_r+0x82>
 800df50:	06dd      	lsls	r5, r3, #27
 800df52:	d411      	bmi.n	800df78 <__swsetup_r+0x50>
 800df54:	2309      	movs	r3, #9
 800df56:	6033      	str	r3, [r6, #0]
 800df58:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800df5c:	81a3      	strh	r3, [r4, #12]
 800df5e:	f04f 30ff 	mov.w	r0, #4294967295
 800df62:	e03e      	b.n	800dfe2 <__swsetup_r+0xba>
 800df64:	4b25      	ldr	r3, [pc, #148]	; (800dffc <__swsetup_r+0xd4>)
 800df66:	429c      	cmp	r4, r3
 800df68:	d101      	bne.n	800df6e <__swsetup_r+0x46>
 800df6a:	68ac      	ldr	r4, [r5, #8]
 800df6c:	e7eb      	b.n	800df46 <__swsetup_r+0x1e>
 800df6e:	4b24      	ldr	r3, [pc, #144]	; (800e000 <__swsetup_r+0xd8>)
 800df70:	429c      	cmp	r4, r3
 800df72:	bf08      	it	eq
 800df74:	68ec      	ldreq	r4, [r5, #12]
 800df76:	e7e6      	b.n	800df46 <__swsetup_r+0x1e>
 800df78:	0758      	lsls	r0, r3, #29
 800df7a:	d512      	bpl.n	800dfa2 <__swsetup_r+0x7a>
 800df7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800df7e:	b141      	cbz	r1, 800df92 <__swsetup_r+0x6a>
 800df80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800df84:	4299      	cmp	r1, r3
 800df86:	d002      	beq.n	800df8e <__swsetup_r+0x66>
 800df88:	4630      	mov	r0, r6
 800df8a:	f7fa fd4f 	bl	8008a2c <_free_r>
 800df8e:	2300      	movs	r3, #0
 800df90:	6363      	str	r3, [r4, #52]	; 0x34
 800df92:	89a3      	ldrh	r3, [r4, #12]
 800df94:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800df98:	81a3      	strh	r3, [r4, #12]
 800df9a:	2300      	movs	r3, #0
 800df9c:	6063      	str	r3, [r4, #4]
 800df9e:	6923      	ldr	r3, [r4, #16]
 800dfa0:	6023      	str	r3, [r4, #0]
 800dfa2:	89a3      	ldrh	r3, [r4, #12]
 800dfa4:	f043 0308 	orr.w	r3, r3, #8
 800dfa8:	81a3      	strh	r3, [r4, #12]
 800dfaa:	6923      	ldr	r3, [r4, #16]
 800dfac:	b94b      	cbnz	r3, 800dfc2 <__swsetup_r+0x9a>
 800dfae:	89a3      	ldrh	r3, [r4, #12]
 800dfb0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dfb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dfb8:	d003      	beq.n	800dfc2 <__swsetup_r+0x9a>
 800dfba:	4621      	mov	r1, r4
 800dfbc:	4630      	mov	r0, r6
 800dfbe:	f000 f847 	bl	800e050 <__smakebuf_r>
 800dfc2:	89a0      	ldrh	r0, [r4, #12]
 800dfc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dfc8:	f010 0301 	ands.w	r3, r0, #1
 800dfcc:	d00a      	beq.n	800dfe4 <__swsetup_r+0xbc>
 800dfce:	2300      	movs	r3, #0
 800dfd0:	60a3      	str	r3, [r4, #8]
 800dfd2:	6963      	ldr	r3, [r4, #20]
 800dfd4:	425b      	negs	r3, r3
 800dfd6:	61a3      	str	r3, [r4, #24]
 800dfd8:	6923      	ldr	r3, [r4, #16]
 800dfda:	b943      	cbnz	r3, 800dfee <__swsetup_r+0xc6>
 800dfdc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dfe0:	d1ba      	bne.n	800df58 <__swsetup_r+0x30>
 800dfe2:	bd70      	pop	{r4, r5, r6, pc}
 800dfe4:	0781      	lsls	r1, r0, #30
 800dfe6:	bf58      	it	pl
 800dfe8:	6963      	ldrpl	r3, [r4, #20]
 800dfea:	60a3      	str	r3, [r4, #8]
 800dfec:	e7f4      	b.n	800dfd8 <__swsetup_r+0xb0>
 800dfee:	2000      	movs	r0, #0
 800dff0:	e7f7      	b.n	800dfe2 <__swsetup_r+0xba>
 800dff2:	bf00      	nop
 800dff4:	20000034 	.word	0x20000034
 800dff8:	0800ebd4 	.word	0x0800ebd4
 800dffc:	0800ebf4 	.word	0x0800ebf4
 800e000:	0800ebb4 	.word	0x0800ebb4

0800e004 <__swhatbuf_r>:
 800e004:	b570      	push	{r4, r5, r6, lr}
 800e006:	460e      	mov	r6, r1
 800e008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e00c:	2900      	cmp	r1, #0
 800e00e:	b096      	sub	sp, #88	; 0x58
 800e010:	4614      	mov	r4, r2
 800e012:	461d      	mov	r5, r3
 800e014:	da08      	bge.n	800e028 <__swhatbuf_r+0x24>
 800e016:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e01a:	2200      	movs	r2, #0
 800e01c:	602a      	str	r2, [r5, #0]
 800e01e:	061a      	lsls	r2, r3, #24
 800e020:	d410      	bmi.n	800e044 <__swhatbuf_r+0x40>
 800e022:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e026:	e00e      	b.n	800e046 <__swhatbuf_r+0x42>
 800e028:	466a      	mov	r2, sp
 800e02a:	f000 f859 	bl	800e0e0 <_fstat_r>
 800e02e:	2800      	cmp	r0, #0
 800e030:	dbf1      	blt.n	800e016 <__swhatbuf_r+0x12>
 800e032:	9a01      	ldr	r2, [sp, #4]
 800e034:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e038:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e03c:	425a      	negs	r2, r3
 800e03e:	415a      	adcs	r2, r3
 800e040:	602a      	str	r2, [r5, #0]
 800e042:	e7ee      	b.n	800e022 <__swhatbuf_r+0x1e>
 800e044:	2340      	movs	r3, #64	; 0x40
 800e046:	2000      	movs	r0, #0
 800e048:	6023      	str	r3, [r4, #0]
 800e04a:	b016      	add	sp, #88	; 0x58
 800e04c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e050 <__smakebuf_r>:
 800e050:	898b      	ldrh	r3, [r1, #12]
 800e052:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e054:	079d      	lsls	r5, r3, #30
 800e056:	4606      	mov	r6, r0
 800e058:	460c      	mov	r4, r1
 800e05a:	d507      	bpl.n	800e06c <__smakebuf_r+0x1c>
 800e05c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e060:	6023      	str	r3, [r4, #0]
 800e062:	6123      	str	r3, [r4, #16]
 800e064:	2301      	movs	r3, #1
 800e066:	6163      	str	r3, [r4, #20]
 800e068:	b002      	add	sp, #8
 800e06a:	bd70      	pop	{r4, r5, r6, pc}
 800e06c:	ab01      	add	r3, sp, #4
 800e06e:	466a      	mov	r2, sp
 800e070:	f7ff ffc8 	bl	800e004 <__swhatbuf_r>
 800e074:	9900      	ldr	r1, [sp, #0]
 800e076:	4605      	mov	r5, r0
 800e078:	4630      	mov	r0, r6
 800e07a:	f7fa fd43 	bl	8008b04 <_malloc_r>
 800e07e:	b948      	cbnz	r0, 800e094 <__smakebuf_r+0x44>
 800e080:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e084:	059a      	lsls	r2, r3, #22
 800e086:	d4ef      	bmi.n	800e068 <__smakebuf_r+0x18>
 800e088:	f023 0303 	bic.w	r3, r3, #3
 800e08c:	f043 0302 	orr.w	r3, r3, #2
 800e090:	81a3      	strh	r3, [r4, #12]
 800e092:	e7e3      	b.n	800e05c <__smakebuf_r+0xc>
 800e094:	4b0d      	ldr	r3, [pc, #52]	; (800e0cc <__smakebuf_r+0x7c>)
 800e096:	62b3      	str	r3, [r6, #40]	; 0x28
 800e098:	89a3      	ldrh	r3, [r4, #12]
 800e09a:	6020      	str	r0, [r4, #0]
 800e09c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e0a0:	81a3      	strh	r3, [r4, #12]
 800e0a2:	9b00      	ldr	r3, [sp, #0]
 800e0a4:	6163      	str	r3, [r4, #20]
 800e0a6:	9b01      	ldr	r3, [sp, #4]
 800e0a8:	6120      	str	r0, [r4, #16]
 800e0aa:	b15b      	cbz	r3, 800e0c4 <__smakebuf_r+0x74>
 800e0ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e0b0:	4630      	mov	r0, r6
 800e0b2:	f000 f827 	bl	800e104 <_isatty_r>
 800e0b6:	b128      	cbz	r0, 800e0c4 <__smakebuf_r+0x74>
 800e0b8:	89a3      	ldrh	r3, [r4, #12]
 800e0ba:	f023 0303 	bic.w	r3, r3, #3
 800e0be:	f043 0301 	orr.w	r3, r3, #1
 800e0c2:	81a3      	strh	r3, [r4, #12]
 800e0c4:	89a0      	ldrh	r0, [r4, #12]
 800e0c6:	4305      	orrs	r5, r0
 800e0c8:	81a5      	strh	r5, [r4, #12]
 800e0ca:	e7cd      	b.n	800e068 <__smakebuf_r+0x18>
 800e0cc:	0800bce5 	.word	0x0800bce5

0800e0d0 <_malloc_usable_size_r>:
 800e0d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e0d4:	1f18      	subs	r0, r3, #4
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	bfbc      	itt	lt
 800e0da:	580b      	ldrlt	r3, [r1, r0]
 800e0dc:	18c0      	addlt	r0, r0, r3
 800e0de:	4770      	bx	lr

0800e0e0 <_fstat_r>:
 800e0e0:	b538      	push	{r3, r4, r5, lr}
 800e0e2:	4d07      	ldr	r5, [pc, #28]	; (800e100 <_fstat_r+0x20>)
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	4604      	mov	r4, r0
 800e0e8:	4608      	mov	r0, r1
 800e0ea:	4611      	mov	r1, r2
 800e0ec:	602b      	str	r3, [r5, #0]
 800e0ee:	f7f3 fe78 	bl	8001de2 <_fstat>
 800e0f2:	1c43      	adds	r3, r0, #1
 800e0f4:	d102      	bne.n	800e0fc <_fstat_r+0x1c>
 800e0f6:	682b      	ldr	r3, [r5, #0]
 800e0f8:	b103      	cbz	r3, 800e0fc <_fstat_r+0x1c>
 800e0fa:	6023      	str	r3, [r4, #0]
 800e0fc:	bd38      	pop	{r3, r4, r5, pc}
 800e0fe:	bf00      	nop
 800e100:	2000085c 	.word	0x2000085c

0800e104 <_isatty_r>:
 800e104:	b538      	push	{r3, r4, r5, lr}
 800e106:	4d06      	ldr	r5, [pc, #24]	; (800e120 <_isatty_r+0x1c>)
 800e108:	2300      	movs	r3, #0
 800e10a:	4604      	mov	r4, r0
 800e10c:	4608      	mov	r0, r1
 800e10e:	602b      	str	r3, [r5, #0]
 800e110:	f7f3 fe77 	bl	8001e02 <_isatty>
 800e114:	1c43      	adds	r3, r0, #1
 800e116:	d102      	bne.n	800e11e <_isatty_r+0x1a>
 800e118:	682b      	ldr	r3, [r5, #0]
 800e11a:	b103      	cbz	r3, 800e11e <_isatty_r+0x1a>
 800e11c:	6023      	str	r3, [r4, #0]
 800e11e:	bd38      	pop	{r3, r4, r5, pc}
 800e120:	2000085c 	.word	0x2000085c

0800e124 <_init>:
 800e124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e126:	bf00      	nop
 800e128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e12a:	bc08      	pop	{r3}
 800e12c:	469e      	mov	lr, r3
 800e12e:	4770      	bx	lr

0800e130 <_fini>:
 800e130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e132:	bf00      	nop
 800e134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e136:	bc08      	pop	{r3}
 800e138:	469e      	mov	lr, r3
 800e13a:	4770      	bx	lr
