============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.11-s100_1
  Generated on:           Jul 20 2024  01:36:57 pm
  Module:                 PWM
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (7306 ps) Setup Check with Pin temp_dty_cycle_reg[9]/CK->D
          Group: clk
     Startpoint: (F) pwm_reg[2]
          Clock: (R) clk
       Endpoint: (F) temp_dty_cycle_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    9933                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-    1627                  
             Slack:=    7306                  

Exceptions/Constraints:
  input_delay             1000            pwm.sdc_line_9_7_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  pwm_reg[2]              -       -     F     (arrival)      3  0.8     0     0    1000    (-,-) 
  g4488__1617/Y           -       A->Y  R     XNOR2X1        1  0.2    22   179    1179    (-,-) 
  g4469__1705/Y           -       B->Y  F     NAND4XL        1  0.2   179   179    1358    (-,-) 
  g4455__2346/Y           -       C->Y  R     NOR3XL         1  0.2    78   139    1496    (-,-) 
  g4453__7098/Y           -       C->Y  R     AND3XL         2  0.6    37   196    1692    (-,-) 
  g2/Y                    -       AN->Y R     NOR2BX1        3  1.0    69   111    1803    (-,-) 
  g4398__4733/Y           -       A->Y  F     NAND2X1       10  3.7   235   186    1989    (-,-) 
  g4394__6260/Y           -       C->Y  R     NAND3X1        7  2.8   115   180    2169    (-,-) 
  g4384__2346/Y           -       B0->Y F     OAI21X1        2  0.5    85   125    2294    (-,-) 
  g4371__8246/Y           -       B->Y  F     OR2XL          1  0.4    33   115    2409    (-,-) 
  g4354__5526/Y           -       A1->Y R     AOI22X1        1  0.4    73    82    2491    (-,-) 
  g4348__2398/Y           -       C0->Y F     OAI211X1       1  0.3   124   136    2627    (-,-) 
  temp_dty_cycle_reg[9]/D <<<     -     F     DFFHQX1        1    -     -     0    2627    (-,-) 
#------------------------------------------------------------------------------------------------

