{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 20:05:01 2022 " "Info: Processing started: Wed Dec 14 20:05:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off filter -c filter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off filter -c filter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } } { "d:/software_installation/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software_installation/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_add_sub0:inst47\|lpm_add_sub:lpm_add_sub_component\|add_sub_mjj:auto_generated\|pipeline_dffe\[18\] register lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFStage\[1\] 51.67 MHz 19.354 ns Internal " "Info: Clock \"clk\" has Internal fmax of 51.67 MHz between source register \"lpm_add_sub0:inst47\|lpm_add_sub:lpm_add_sub_component\|add_sub_mjj:auto_generated\|pipeline_dffe\[18\]\" and destination register \"lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFStage\[1\]\" (period= 19.354 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.112 ns + Longest register register " "Info: + Longest register to register delay is 19.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_add_sub0:inst47\|lpm_add_sub:lpm_add_sub_component\|add_sub_mjj:auto_generated\|pipeline_dffe\[18\] 1 REG LCFF_X26_Y14_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y14_N19; Fanout = 4; REG Node = 'lpm_add_sub0:inst47\|lpm_add_sub:lpm_add_sub_component\|add_sub_mjj:auto_generated\|pipeline_dffe\[18\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_add_sub0:inst47|lpm_add_sub:lpm_add_sub_component|add_sub_mjj:auto_generated|pipeline_dffe[18] } "NODE_NAME" } } { "db/add_sub_mjj.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/add_sub_mjj.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.333 ns) 1.268 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[3\]~975 2 COMB LCCOMB_X24_Y14_N28 3 " "Info: 2: + IC(0.935 ns) + CELL(0.333 ns) = 1.268 ns; Loc. = LCCOMB_X24_Y14_N28; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[3\]~975'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { lpm_add_sub0:inst47|lpm_add_sub:lpm_add_sub_component|add_sub_mjj:auto_generated|pipeline_dffe[18] lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[3]~975 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.512 ns) 2.622 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_2_result_int\[1\]~11 3 COMB LCCOMB_X27_Y14_N26 1 " "Info: 3: + IC(0.842 ns) + CELL(0.512 ns) = 2.622 ns; Loc. = LCCOMB_X27_Y14_N26; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[3]~975 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.704 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_2_result_int\[2\]~13 4 COMB LCCOMB_X27_Y14_N28 1 " "Info: 4: + IC(0.000 ns) + CELL(0.082 ns) = 2.704 ns; Loc. = LCCOMB_X27_Y14_N28; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 3.178 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_2_result_int\[3\]~14 5 COMB LCCOMB_X27_Y14_N30 3 " "Info: 5: + IC(0.000 ns) + CELL(0.474 ns) = 3.178 ns; Loc. = LCCOMB_X27_Y14_N30; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.184 ns) 3.681 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[6\]~977 6 COMB LCCOMB_X27_Y14_N18 3 " "Info: 6: + IC(0.319 ns) + CELL(0.184 ns) = 3.681 ns; Loc. = LCCOMB_X27_Y14_N18; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[6\]~977'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.503 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[6]~977 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.512 ns) 4.510 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[1\]~11 7 COMB LCCOMB_X27_Y14_N10 1 " "Info: 7: + IC(0.317 ns) + CELL(0.512 ns) = 4.510 ns; Loc. = LCCOMB_X27_Y14_N10; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[6]~977 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 4.592 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[2\]~13 8 COMB LCCOMB_X27_Y14_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.082 ns) = 4.592 ns; Loc. = LCCOMB_X27_Y14_N12; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 5.066 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[3\]~14 9 COMB LCCOMB_X27_Y14_N14 3 " "Info: 9: + IC(0.000 ns) + CELL(0.474 ns) = 5.066 ns; Loc. = LCCOMB_X27_Y14_N14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.333 ns) 5.721 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[9\]~979 10 COMB LCCOMB_X27_Y14_N22 3 " "Info: 10: + IC(0.322 ns) + CELL(0.333 ns) = 5.721 ns; Loc. = LCCOMB_X27_Y14_N22; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[9\]~979'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[9]~979 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.512 ns) 6.554 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[1\]~11 11 COMB LCCOMB_X27_Y14_N2 1 " "Info: 11: + IC(0.321 ns) + CELL(0.512 ns) = 6.554 ns; Loc. = LCCOMB_X27_Y14_N2; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[9]~979 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 6.636 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[2\]~13 12 COMB LCCOMB_X27_Y14_N4 1 " "Info: 12: + IC(0.000 ns) + CELL(0.082 ns) = 6.636 ns; Loc. = LCCOMB_X27_Y14_N4; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 7.110 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[3\]~14 13 COMB LCCOMB_X27_Y14_N6 3 " "Info: 13: + IC(0.000 ns) + CELL(0.474 ns) = 7.110 ns; Loc. = LCCOMB_X27_Y14_N6; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.184 ns) 8.163 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[12\]~981 14 COMB LCCOMB_X25_Y14_N24 3 " "Info: 14: + IC(0.869 ns) + CELL(0.184 ns) = 8.163 ns; Loc. = LCCOMB_X25_Y14_N24; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[12\]~981'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[12]~981 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.512 ns) 9.243 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[1\]~11 15 COMB LCCOMB_X26_Y14_N24 1 " "Info: 15: + IC(0.568 ns) + CELL(0.512 ns) = 9.243 ns; Loc. = LCCOMB_X26_Y14_N24; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[12]~981 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 9.325 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[2\]~13 16 COMB LCCOMB_X26_Y14_N26 1 " "Info: 16: + IC(0.000 ns) + CELL(0.082 ns) = 9.325 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 9.799 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[3\]~14 17 COMB LCCOMB_X26_Y14_N28 3 " "Info: 17: + IC(0.000 ns) + CELL(0.474 ns) = 9.799 ns; Loc. = LCCOMB_X26_Y14_N28; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.184 ns) 10.568 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[15\]~983 18 COMB LCCOMB_X25_Y14_N28 3 " "Info: 18: + IC(0.585 ns) + CELL(0.184 ns) = 10.568 ns; Loc. = LCCOMB_X25_Y14_N28; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[15\]~983'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[15]~983 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.512 ns) 11.395 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[1\]~11 19 COMB LCCOMB_X25_Y14_N16 1 " "Info: 19: + IC(0.315 ns) + CELL(0.512 ns) = 11.395 ns; Loc. = LCCOMB_X25_Y14_N16; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[15]~983 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 11.477 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[2\]~13 20 COMB LCCOMB_X25_Y14_N18 1 " "Info: 20: + IC(0.000 ns) + CELL(0.082 ns) = 11.477 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 11.951 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[3\]~14 21 COMB LCCOMB_X25_Y14_N20 3 " "Info: 21: + IC(0.000 ns) + CELL(0.474 ns) = 11.951 ns; Loc. = LCCOMB_X25_Y14_N20; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.330 ns) 12.609 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[18\]~985 22 COMB LCCOMB_X25_Y14_N0 3 " "Info: 22: + IC(0.328 ns) + CELL(0.330 ns) = 12.609 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[18\]~985'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[18]~985 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.512 ns) 13.430 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[1\]~11 23 COMB LCCOMB_X25_Y14_N4 1 " "Info: 23: + IC(0.309 ns) + CELL(0.512 ns) = 13.430 ns; Loc. = LCCOMB_X25_Y14_N4; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[18]~985 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 13.512 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[2\]~13 24 COMB LCCOMB_X25_Y14_N6 1 " "Info: 24: + IC(0.000 ns) + CELL(0.082 ns) = 13.512 ns; Loc. = LCCOMB_X25_Y14_N6; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 13.986 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[3\]~14 25 COMB LCCOMB_X25_Y14_N8 3 " "Info: 25: + IC(0.000 ns) + CELL(0.474 ns) = 13.986 ns; Loc. = LCCOMB_X25_Y14_N8; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.330 ns) 14.646 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[21\]~987 26 COMB LCCOMB_X25_Y14_N12 3 " "Info: 26: + IC(0.330 ns) + CELL(0.330 ns) = 14.646 ns; Loc. = LCCOMB_X25_Y14_N12; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[21\]~987'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[21]~987 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.512 ns) 15.725 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[1\]~11 27 COMB LCCOMB_X24_Y14_N4 1 " "Info: 27: + IC(0.567 ns) + CELL(0.512 ns) = 15.725 ns; Loc. = LCCOMB_X24_Y14_N4; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[21]~987 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 15.807 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[2\]~13 28 COMB LCCOMB_X24_Y14_N6 1 " "Info: 28: + IC(0.000 ns) + CELL(0.082 ns) = 15.807 ns; Loc. = LCCOMB_X24_Y14_N6; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 16.281 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[3\]~14 29 COMB LCCOMB_X24_Y14_N8 3 " "Info: 29: + IC(0.000 ns) + CELL(0.474 ns) = 16.281 ns; Loc. = LCCOMB_X24_Y14_N8; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.184 ns) 17.016 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[25\]~988 30 COMB LCCOMB_X25_Y14_N30 1 " "Info: 30: + IC(0.551 ns) + CELL(0.184 ns) = 17.016 ns; Loc. = LCCOMB_X25_Y14_N30; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[25\]~988'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[25]~988 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.512 ns) 18.039 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_9_result_int\[2\]~13 31 COMB LCCOMB_X24_Y14_N24 1 " "Info: 31: + IC(0.511 ns) + CELL(0.512 ns) = 18.039 ns; Loc. = LCCOMB_X24_Y14_N24; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_9_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[25]~988 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 18.513 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_9_result_int\[3\]~14 32 COMB LCCOMB_X24_Y14_N26 3 " "Info: 32: + IC(0.000 ns) + CELL(0.474 ns) = 18.513 ns; Loc. = LCCOMB_X24_Y14_N26; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_9_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.184 ns) 19.012 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[28\]~990 33 COMB LCCOMB_X24_Y14_N0 1 " "Info: 33: + IC(0.315 ns) + CELL(0.184 ns) = 19.012 ns; Loc. = LCCOMB_X24_Y14_N0; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[28\]~990'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[28]~990 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 19.112 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFStage\[1\] 34 REG LCFF_X24_Y14_N1 1 " "Info: 34: + IC(0.000 ns) + CELL(0.100 ns) = 19.112 ns; Loc. = LCFF_X24_Y14_N1; Fanout = 1; REG Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFStage\[1\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[28]~990 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 43 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.808 ns ( 56.55 % ) " "Info: Total cell delay = 10.808 ns ( 56.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.304 ns ( 43.45 % ) " "Info: Total interconnect delay = 8.304 ns ( 43.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.112 ns" { lpm_add_sub0:inst47|lpm_add_sub:lpm_add_sub_component|add_sub_mjj:auto_generated|pipeline_dffe[18] lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[3]~975 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[6]~977 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[9]~979 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[12]~981 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[15]~983 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[18]~985 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[21]~987 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[25]~988 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[28]~990 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "19.112 ns" { lpm_add_sub0:inst47|lpm_add_sub:lpm_add_sub_component|add_sub_mjj:auto_generated|pipeline_dffe[18] {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[3]~975 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[6]~977 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[9]~979 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[12]~981 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[15]~983 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[18]~985 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[21]~987 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[25]~988 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[28]~990 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] {} } { 0.000ns 0.935ns 0.842ns 0.000ns 0.000ns 0.319ns 0.317ns 0.000ns 0.000ns 0.322ns 0.321ns 0.000ns 0.000ns 0.869ns 0.568ns 0.000ns 0.000ns 0.585ns 0.315ns 0.000ns 0.000ns 0.328ns 0.309ns 0.000ns 0.000ns 0.330ns 0.567ns 0.000ns 0.000ns 0.551ns 0.511ns 0.000ns 0.315ns 0.000ns } { 0.000ns 0.333ns 0.512ns 0.082ns 0.474ns 0.184ns 0.512ns 0.082ns 0.474ns 0.333ns 0.512ns 0.082ns 0.474ns 0.184ns 0.512ns 0.082ns 0.474ns 0.184ns 0.512ns 0.082ns 0.474ns 0.330ns 0.512ns 0.082ns 0.474ns 0.330ns 0.512ns 0.082ns 0.474ns 0.184ns 0.512ns 0.474ns 0.184ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.929 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.029 ns) 1.029 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.029 ns) = 1.029 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.275 ns clk~clkctrl 2 COMB CLKCTRL_G3 514 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.275 ns; Loc. = CLKCTRL_G3; Fanout = 514; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.623 ns) 2.929 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFStage\[1\] 3 REG LCFF_X24_Y14_N1 1 " "Info: 3: + IC(1.031 ns) + CELL(0.623 ns) = 2.929 ns; Loc. = LCFF_X24_Y14_N1; Fanout = 1; REG Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFStage\[1\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { clk~clkctrl lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 43 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 56.40 % ) " "Info: Total cell delay = 1.652 ns ( 56.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.277 ns ( 43.60 % ) " "Info: Total interconnect delay = 1.277 ns ( 43.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { clk clk~clkctrl lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] {} } { 0.000ns 0.000ns 0.246ns 1.031ns } { 0.000ns 1.029ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.924 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.029 ns) 1.029 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.029 ns) = 1.029 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.275 ns clk~clkctrl 2 COMB CLKCTRL_G3 514 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.275 ns; Loc. = CLKCTRL_G3; Fanout = 514; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.623 ns) 2.924 ns lpm_add_sub0:inst47\|lpm_add_sub:lpm_add_sub_component\|add_sub_mjj:auto_generated\|pipeline_dffe\[18\] 3 REG LCFF_X26_Y14_N19 4 " "Info: 3: + IC(1.026 ns) + CELL(0.623 ns) = 2.924 ns; Loc. = LCFF_X26_Y14_N19; Fanout = 4; REG Node = 'lpm_add_sub0:inst47\|lpm_add_sub:lpm_add_sub_component\|add_sub_mjj:auto_generated\|pipeline_dffe\[18\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { clk~clkctrl lpm_add_sub0:inst47|lpm_add_sub:lpm_add_sub_component|add_sub_mjj:auto_generated|pipeline_dffe[18] } "NODE_NAME" } } { "db/add_sub_mjj.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/add_sub_mjj.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 56.50 % ) " "Info: Total cell delay = 1.652 ns ( 56.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.272 ns ( 43.50 % ) " "Info: Total interconnect delay = 1.272 ns ( 43.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { clk clk~clkctrl lpm_add_sub0:inst47|lpm_add_sub:lpm_add_sub_component|add_sub_mjj:auto_generated|pipeline_dffe[18] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.924 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst47|lpm_add_sub:lpm_add_sub_component|add_sub_mjj:auto_generated|pipeline_dffe[18] {} } { 0.000ns 0.000ns 0.246ns 1.026ns } { 0.000ns 1.029ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { clk clk~clkctrl lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] {} } { 0.000ns 0.000ns 0.246ns 1.031ns } { 0.000ns 1.029ns 0.000ns 0.623ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { clk clk~clkctrl lpm_add_sub0:inst47|lpm_add_sub:lpm_add_sub_component|add_sub_mjj:auto_generated|pipeline_dffe[18] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.924 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst47|lpm_add_sub:lpm_add_sub_component|add_sub_mjj:auto_generated|pipeline_dffe[18] {} } { 0.000ns 0.000ns 0.246ns 1.026ns } { 0.000ns 1.029ns 0.000ns 0.623ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "db/add_sub_mjj.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/add_sub_mjj.tdf" 30 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 43 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.112 ns" { lpm_add_sub0:inst47|lpm_add_sub:lpm_add_sub_component|add_sub_mjj:auto_generated|pipeline_dffe[18] lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[3]~975 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[6]~977 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[9]~979 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[12]~981 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[15]~983 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[18]~985 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[21]~987 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[25]~988 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[28]~990 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "19.112 ns" { lpm_add_sub0:inst47|lpm_add_sub:lpm_add_sub_component|add_sub_mjj:auto_generated|pipeline_dffe[18] {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[3]~975 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[6]~977 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[9]~979 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[12]~981 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[15]~983 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[18]~985 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[21]~987 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[25]~988 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[28]~990 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] {} } { 0.000ns 0.935ns 0.842ns 0.000ns 0.000ns 0.319ns 0.317ns 0.000ns 0.000ns 0.322ns 0.321ns 0.000ns 0.000ns 0.869ns 0.568ns 0.000ns 0.000ns 0.585ns 0.315ns 0.000ns 0.000ns 0.328ns 0.309ns 0.000ns 0.000ns 0.330ns 0.567ns 0.000ns 0.000ns 0.551ns 0.511ns 0.000ns 0.315ns 0.000ns } { 0.000ns 0.333ns 0.512ns 0.082ns 0.474ns 0.184ns 0.512ns 0.082ns 0.474ns 0.333ns 0.512ns 0.082ns 0.474ns 0.184ns 0.512ns 0.082ns 0.474ns 0.184ns 0.512ns 0.082ns 0.474ns 0.330ns 0.512ns 0.082ns 0.474ns 0.330ns 0.512ns 0.082ns 0.474ns 0.184ns 0.512ns 0.474ns 0.184ns 0.100ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { clk clk~clkctrl lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] {} } { 0.000ns 0.000ns 0.246ns 1.031ns } { 0.000ns 1.029ns 0.000ns 0.623ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { clk clk~clkctrl lpm_add_sub0:inst47|lpm_add_sub:lpm_add_sub_component|add_sub_mjj:auto_generated|pipeline_dffe[18] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.924 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst47|lpm_add_sub:lpm_add_sub_component|add_sub_mjj:auto_generated|pipeline_dffe[18] {} } { 0.000ns 0.000ns 0.246ns 1.026ns } { 0.000ns 1.029ns 0.000ns 0.623ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFStage\[1\] denom\[1\] clk 22.755 ns register " "Info: tsu for register \"lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFStage\[1\]\" (data pin = \"denom\[1\]\", clock pin = \"clk\") is 22.755 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.723 ns + Longest pin register " "Info: + Longest pin to register delay is 25.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns denom\[1\] 1 PIN PIN_T8 22 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_T8; Fanout = 22; PIN Node = 'denom\[1\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { denom[1] } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 720 1760 1928 736 "denom\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.810 ns) + CELL(0.531 ns) 8.201 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[0\]~973 2 COMB LCCOMB_X26_Y14_N20 1 " "Info: 2: + IC(6.810 ns) + CELL(0.531 ns) = 8.201 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[0\]~973'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.341 ns" { denom[1] lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[0]~973 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.535 ns) 9.315 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_2_result_int\[2\]~13 3 COMB LCCOMB_X27_Y14_N28 1 " "Info: 3: + IC(0.579 ns) + CELL(0.535 ns) = 9.315 ns; Loc. = LCCOMB_X27_Y14_N28; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[0]~973 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 9.789 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_2_result_int\[3\]~14 4 COMB LCCOMB_X27_Y14_N30 3 " "Info: 4: + IC(0.000 ns) + CELL(0.474 ns) = 9.789 ns; Loc. = LCCOMB_X27_Y14_N30; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.184 ns) 10.292 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[6\]~977 5 COMB LCCOMB_X27_Y14_N18 3 " "Info: 5: + IC(0.319 ns) + CELL(0.184 ns) = 10.292 ns; Loc. = LCCOMB_X27_Y14_N18; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[6\]~977'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.503 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[6]~977 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.512 ns) 11.121 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[1\]~11 6 COMB LCCOMB_X27_Y14_N10 1 " "Info: 6: + IC(0.317 ns) + CELL(0.512 ns) = 11.121 ns; Loc. = LCCOMB_X27_Y14_N10; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[6]~977 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 11.203 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[2\]~13 7 COMB LCCOMB_X27_Y14_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.082 ns) = 11.203 ns; Loc. = LCCOMB_X27_Y14_N12; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 11.677 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[3\]~14 8 COMB LCCOMB_X27_Y14_N14 3 " "Info: 8: + IC(0.000 ns) + CELL(0.474 ns) = 11.677 ns; Loc. = LCCOMB_X27_Y14_N14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.333 ns) 12.332 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[9\]~979 9 COMB LCCOMB_X27_Y14_N22 3 " "Info: 9: + IC(0.322 ns) + CELL(0.333 ns) = 12.332 ns; Loc. = LCCOMB_X27_Y14_N22; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[9\]~979'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[9]~979 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.512 ns) 13.165 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[1\]~11 10 COMB LCCOMB_X27_Y14_N2 1 " "Info: 10: + IC(0.321 ns) + CELL(0.512 ns) = 13.165 ns; Loc. = LCCOMB_X27_Y14_N2; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[9]~979 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 13.247 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[2\]~13 11 COMB LCCOMB_X27_Y14_N4 1 " "Info: 11: + IC(0.000 ns) + CELL(0.082 ns) = 13.247 ns; Loc. = LCCOMB_X27_Y14_N4; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 13.721 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[3\]~14 12 COMB LCCOMB_X27_Y14_N6 3 " "Info: 12: + IC(0.000 ns) + CELL(0.474 ns) = 13.721 ns; Loc. = LCCOMB_X27_Y14_N6; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.184 ns) 14.774 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[12\]~981 13 COMB LCCOMB_X25_Y14_N24 3 " "Info: 13: + IC(0.869 ns) + CELL(0.184 ns) = 14.774 ns; Loc. = LCCOMB_X25_Y14_N24; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[12\]~981'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[12]~981 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.512 ns) 15.854 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[1\]~11 14 COMB LCCOMB_X26_Y14_N24 1 " "Info: 14: + IC(0.568 ns) + CELL(0.512 ns) = 15.854 ns; Loc. = LCCOMB_X26_Y14_N24; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[12]~981 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 15.936 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[2\]~13 15 COMB LCCOMB_X26_Y14_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.082 ns) = 15.936 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 16.410 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[3\]~14 16 COMB LCCOMB_X26_Y14_N28 3 " "Info: 16: + IC(0.000 ns) + CELL(0.474 ns) = 16.410 ns; Loc. = LCCOMB_X26_Y14_N28; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.184 ns) 17.179 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[15\]~983 17 COMB LCCOMB_X25_Y14_N28 3 " "Info: 17: + IC(0.585 ns) + CELL(0.184 ns) = 17.179 ns; Loc. = LCCOMB_X25_Y14_N28; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[15\]~983'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[15]~983 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.512 ns) 18.006 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[1\]~11 18 COMB LCCOMB_X25_Y14_N16 1 " "Info: 18: + IC(0.315 ns) + CELL(0.512 ns) = 18.006 ns; Loc. = LCCOMB_X25_Y14_N16; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[15]~983 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 18.088 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[2\]~13 19 COMB LCCOMB_X25_Y14_N18 1 " "Info: 19: + IC(0.000 ns) + CELL(0.082 ns) = 18.088 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 18.562 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[3\]~14 20 COMB LCCOMB_X25_Y14_N20 3 " "Info: 20: + IC(0.000 ns) + CELL(0.474 ns) = 18.562 ns; Loc. = LCCOMB_X25_Y14_N20; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.330 ns) 19.220 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[18\]~985 21 COMB LCCOMB_X25_Y14_N0 3 " "Info: 21: + IC(0.328 ns) + CELL(0.330 ns) = 19.220 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[18\]~985'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[18]~985 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.512 ns) 20.041 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[1\]~11 22 COMB LCCOMB_X25_Y14_N4 1 " "Info: 22: + IC(0.309 ns) + CELL(0.512 ns) = 20.041 ns; Loc. = LCCOMB_X25_Y14_N4; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[18]~985 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 20.123 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[2\]~13 23 COMB LCCOMB_X25_Y14_N6 1 " "Info: 23: + IC(0.000 ns) + CELL(0.082 ns) = 20.123 ns; Loc. = LCCOMB_X25_Y14_N6; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 20.597 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[3\]~14 24 COMB LCCOMB_X25_Y14_N8 3 " "Info: 24: + IC(0.000 ns) + CELL(0.474 ns) = 20.597 ns; Loc. = LCCOMB_X25_Y14_N8; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.330 ns) 21.257 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[21\]~987 25 COMB LCCOMB_X25_Y14_N12 3 " "Info: 25: + IC(0.330 ns) + CELL(0.330 ns) = 21.257 ns; Loc. = LCCOMB_X25_Y14_N12; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[21\]~987'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[21]~987 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.512 ns) 22.336 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[1\]~11 26 COMB LCCOMB_X24_Y14_N4 1 " "Info: 26: + IC(0.567 ns) + CELL(0.512 ns) = 22.336 ns; Loc. = LCCOMB_X24_Y14_N4; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[21]~987 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 22.418 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[2\]~13 27 COMB LCCOMB_X24_Y14_N6 1 " "Info: 27: + IC(0.000 ns) + CELL(0.082 ns) = 22.418 ns; Loc. = LCCOMB_X24_Y14_N6; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 22.892 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[3\]~14 28 COMB LCCOMB_X24_Y14_N8 3 " "Info: 28: + IC(0.000 ns) + CELL(0.474 ns) = 22.892 ns; Loc. = LCCOMB_X24_Y14_N8; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.184 ns) 23.627 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[25\]~988 29 COMB LCCOMB_X25_Y14_N30 1 " "Info: 29: + IC(0.551 ns) + CELL(0.184 ns) = 23.627 ns; Loc. = LCCOMB_X25_Y14_N30; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[25\]~988'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[25]~988 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.512 ns) 24.650 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_9_result_int\[2\]~13 30 COMB LCCOMB_X24_Y14_N24 1 " "Info: 30: + IC(0.511 ns) + CELL(0.512 ns) = 24.650 ns; Loc. = LCCOMB_X24_Y14_N24; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_9_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[25]~988 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 25.124 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_9_result_int\[3\]~14 31 COMB LCCOMB_X24_Y14_N26 3 " "Info: 31: + IC(0.000 ns) + CELL(0.474 ns) = 25.124 ns; Loc. = LCCOMB_X24_Y14_N26; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_9_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.184 ns) 25.623 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[28\]~990 32 COMB LCCOMB_X24_Y14_N0 1 " "Info: 32: + IC(0.315 ns) + CELL(0.184 ns) = 25.623 ns; Loc. = LCCOMB_X24_Y14_N0; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[28\]~990'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[28]~990 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 25.723 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFStage\[1\] 33 REG LCFF_X24_Y14_N1 1 " "Info: 33: + IC(0.000 ns) + CELL(0.100 ns) = 25.723 ns; Loc. = LCFF_X24_Y14_N1; Fanout = 1; REG Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFStage\[1\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[28]~990 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 43 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.807 ns ( 45.90 % ) " "Info: Total cell delay = 11.807 ns ( 45.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.916 ns ( 54.10 % ) " "Info: Total interconnect delay = 13.916 ns ( 54.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "25.723 ns" { denom[1] lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[0]~973 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[6]~977 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[9]~979 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[12]~981 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[15]~983 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[18]~985 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[21]~987 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[25]~988 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[28]~990 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "25.723 ns" { denom[1] {} denom[1]~combout {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[0]~973 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[6]~977 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[9]~979 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[12]~981 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[15]~983 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[18]~985 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[21]~987 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[25]~988 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[28]~990 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] {} } { 0.000ns 0.000ns 6.810ns 0.579ns 0.000ns 0.319ns 0.317ns 0.000ns 0.000ns 0.322ns 0.321ns 0.000ns 0.000ns 0.869ns 0.568ns 0.000ns 0.000ns 0.585ns 0.315ns 0.000ns 0.000ns 0.328ns 0.309ns 0.000ns 0.000ns 0.330ns 0.567ns 0.000ns 0.000ns 0.551ns 0.511ns 0.000ns 0.315ns 0.000ns } { 0.000ns 0.860ns 0.531ns 0.535ns 0.474ns 0.184ns 0.512ns 0.082ns 0.474ns 0.333ns 0.512ns 0.082ns 0.474ns 0.184ns 0.512ns 0.082ns 0.474ns 0.184ns 0.512ns 0.082ns 0.474ns 0.330ns 0.512ns 0.082ns 0.474ns 0.330ns 0.512ns 0.082ns 0.474ns 0.184ns 0.512ns 0.474ns 0.184ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 43 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.929 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.029 ns) 1.029 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.029 ns) = 1.029 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.275 ns clk~clkctrl 2 COMB CLKCTRL_G3 514 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.275 ns; Loc. = CLKCTRL_G3; Fanout = 514; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.623 ns) 2.929 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFStage\[1\] 3 REG LCFF_X24_Y14_N1 1 " "Info: 3: + IC(1.031 ns) + CELL(0.623 ns) = 2.929 ns; Loc. = LCFF_X24_Y14_N1; Fanout = 1; REG Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFStage\[1\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { clk~clkctrl lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 43 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 56.40 % ) " "Info: Total cell delay = 1.652 ns ( 56.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.277 ns ( 43.60 % ) " "Info: Total interconnect delay = 1.277 ns ( 43.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { clk clk~clkctrl lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] {} } { 0.000ns 0.000ns 0.246ns 1.031ns } { 0.000ns 1.029ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "25.723 ns" { denom[1] lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[0]~973 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[6]~977 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[9]~979 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[12]~981 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[15]~983 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[18]~985 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[21]~987 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[25]~988 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[28]~990 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "25.723 ns" { denom[1] {} denom[1]~combout {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[0]~973 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[6]~977 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[9]~979 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[12]~981 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[15]~983 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[18]~985 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[21]~987 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[25]~988 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[28]~990 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] {} } { 0.000ns 0.000ns 6.810ns 0.579ns 0.000ns 0.319ns 0.317ns 0.000ns 0.000ns 0.322ns 0.321ns 0.000ns 0.000ns 0.869ns 0.568ns 0.000ns 0.000ns 0.585ns 0.315ns 0.000ns 0.000ns 0.328ns 0.309ns 0.000ns 0.000ns 0.330ns 0.567ns 0.000ns 0.000ns 0.551ns 0.511ns 0.000ns 0.315ns 0.000ns } { 0.000ns 0.860ns 0.531ns 0.535ns 0.474ns 0.184ns 0.512ns 0.082ns 0.474ns 0.333ns 0.512ns 0.082ns 0.474ns 0.184ns 0.512ns 0.082ns 0.474ns 0.184ns 0.512ns 0.082ns 0.474ns 0.330ns 0.512ns 0.082ns 0.474ns 0.330ns 0.512ns 0.082ns 0.474ns 0.184ns 0.512ns 0.474ns 0.184ns 0.100ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { clk clk~clkctrl lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[1] {} } { 0.000ns 0.000ns 0.246ns 1.031ns } { 0.000ns 1.029ns 0.000ns 0.623ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk OUTPUT\[0\] lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFDenominator\[0\] 29.899 ns register " "Info: tco from clock \"clk\" to destination pin \"OUTPUT\[0\]\" through register \"lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFDenominator\[0\]\" is 29.899 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.928 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.029 ns) 1.029 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.029 ns) = 1.029 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.275 ns clk~clkctrl 2 COMB CLKCTRL_G3 514 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.275 ns; Loc. = CLKCTRL_G3; Fanout = 514; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.623 ns) 2.928 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFDenominator\[0\] 3 REG LCFF_X23_Y14_N19 18 " "Info: 3: + IC(1.030 ns) + CELL(0.623 ns) = 2.928 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 18; REG Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFDenominator\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { clk~clkctrl lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFDenominator[0] } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 37 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 56.42 % ) " "Info: Total cell delay = 1.652 ns ( 56.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.276 ns ( 43.58 % ) " "Info: Total interconnect delay = 1.276 ns ( 43.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { clk clk~clkctrl lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFDenominator[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFDenominator[0] {} } { 0.000ns 0.000ns 0.246ns 1.030ns } { 0.000ns 1.029ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 37 16 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.685 ns + Longest register pin " "Info: + Longest register to pin delay is 26.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFDenominator\[0\] 1 REG LCFF_X23_Y14_N19 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 18; REG Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFDenominator\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFDenominator[0] } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 37 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.512 ns) 2.210 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_10_result_int\[0\]~9 2 COMB LCCOMB_X25_Y15_N2 2 " "Info: 2: + IC(1.698 ns) + CELL(0.512 ns) = 2.210 ns; Loc. = LCCOMB_X25_Y15_N2; Fanout = 2; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_10_result_int\[0\]~9'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFDenominator[0] lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[0]~9 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.292 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_10_result_int\[1\]~11 3 COMB LCCOMB_X25_Y15_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.082 ns) = 2.292 ns; Loc. = LCCOMB_X25_Y15_N4; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_10_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[0]~9 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.374 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_10_result_int\[2\]~13 4 COMB LCCOMB_X25_Y15_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.082 ns) = 2.374 ns; Loc. = LCCOMB_X25_Y15_N6; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_10_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 2.848 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_10_result_int\[3\]~14 5 COMB LCCOMB_X25_Y15_N8 3 " "Info: 5: + IC(0.000 ns) + CELL(0.474 ns) = 2.848 ns; Loc. = LCCOMB_X25_Y15_N8; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_10_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.333 ns) 3.513 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[30\]~960 6 COMB LCCOMB_X25_Y15_N26 3 " "Info: 6: + IC(0.332 ns) + CELL(0.333 ns) = 3.513 ns; Loc. = LCCOMB_X25_Y15_N26; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[30\]~960'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[30]~960 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.597 ns) + CELL(0.535 ns) 4.645 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_11_result_int\[1\]~11 7 COMB LCCOMB_X24_Y15_N24 1 " "Info: 7: + IC(0.597 ns) + CELL(0.535 ns) = 4.645 ns; Loc. = LCCOMB_X24_Y15_N24; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_11_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[30]~960 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 4.727 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_11_result_int\[2\]~13 8 COMB LCCOMB_X24_Y15_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.082 ns) = 4.727 ns; Loc. = LCCOMB_X24_Y15_N26; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_11_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 5.201 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_11_result_int\[3\]~14 9 COMB LCCOMB_X24_Y15_N28 3 " "Info: 9: + IC(0.000 ns) + CELL(0.474 ns) = 5.201 ns; Loc. = LCCOMB_X24_Y15_N28; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_11_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.539 ns) 6.065 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[34\]~961 10 COMB LCCOMB_X24_Y15_N0 1 " "Info: 10: + IC(0.325 ns) + CELL(0.539 ns) = 6.065 ns; Loc. = LCCOMB_X24_Y15_N0; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[34\]~961'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[34]~961 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.512 ns) 6.886 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_12_result_int\[2\]~13 11 COMB LCCOMB_X24_Y15_N16 1 " "Info: 11: + IC(0.309 ns) + CELL(0.512 ns) = 6.886 ns; Loc. = LCCOMB_X24_Y15_N16; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_12_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[34]~961 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_12_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 7.360 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_12_result_int\[3\]~14 12 COMB LCCOMB_X24_Y15_N18 3 " "Info: 12: + IC(0.000 ns) + CELL(0.474 ns) = 7.360 ns; Loc. = LCCOMB_X24_Y15_N18; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_12_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_12_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_12_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.184 ns) 7.877 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[36\]~964 13 COMB LCCOMB_X24_Y15_N30 3 " "Info: 13: + IC(0.333 ns) + CELL(0.184 ns) = 7.877 ns; Loc. = LCCOMB_X24_Y15_N30; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[36\]~964'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_12_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[36]~964 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.512 ns) 8.708 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_13_result_int\[1\]~11 14 COMB LCCOMB_X24_Y15_N6 1 " "Info: 14: + IC(0.319 ns) + CELL(0.512 ns) = 8.708 ns; Loc. = LCCOMB_X24_Y15_N6; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_13_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[36]~964 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 8.790 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_13_result_int\[2\]~13 15 COMB LCCOMB_X24_Y15_N8 1 " "Info: 15: + IC(0.000 ns) + CELL(0.082 ns) = 8.790 ns; Loc. = LCCOMB_X24_Y15_N8; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_13_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 9.264 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_13_result_int\[3\]~14 16 COMB LCCOMB_X24_Y15_N10 3 " "Info: 16: + IC(0.000 ns) + CELL(0.474 ns) = 9.264 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_13_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.565 ns) 10.414 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[40\]~965 17 COMB LCCOMB_X25_Y15_N28 1 " "Info: 17: + IC(0.585 ns) + CELL(0.565 ns) = 10.414 ns; Loc. = LCCOMB_X25_Y15_N28; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[40\]~965'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[40]~965 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.512 ns) 11.236 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_14_result_int\[2\]~13 18 COMB LCCOMB_X25_Y15_N18 1 " "Info: 18: + IC(0.310 ns) + CELL(0.512 ns) = 11.236 ns; Loc. = LCCOMB_X25_Y15_N18; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_14_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[40]~965 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_14_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 11.710 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_14_result_int\[3\]~14 19 COMB LCCOMB_X25_Y15_N20 3 " "Info: 19: + IC(0.000 ns) + CELL(0.474 ns) = 11.710 ns; Loc. = LCCOMB_X25_Y15_N20; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_14_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_14_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_14_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.330 ns) 13.493 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[42\]~968 20 COMB LCCOMB_X26_Y15_N0 3 " "Info: 20: + IC(1.453 ns) + CELL(0.330 ns) = 13.493 ns; Loc. = LCCOMB_X26_Y15_N0; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[42\]~968'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_14_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[42]~968 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.512 ns) 14.323 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_15_result_int\[1\]~11 21 COMB LCCOMB_X26_Y15_N6 1 " "Info: 21: + IC(0.318 ns) + CELL(0.512 ns) = 14.323 ns; Loc. = LCCOMB_X26_Y15_N6; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_15_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[42]~968 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 14.405 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_15_result_int\[2\]~13 22 COMB LCCOMB_X26_Y15_N8 1 " "Info: 22: + IC(0.000 ns) + CELL(0.082 ns) = 14.405 ns; Loc. = LCCOMB_X26_Y15_N8; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_15_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 14.879 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_15_result_int\[3\]~14 23 COMB LCCOMB_X26_Y15_N10 3 " "Info: 23: + IC(0.000 ns) + CELL(0.474 ns) = 14.879 ns; Loc. = LCCOMB_X26_Y15_N10; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_15_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.184 ns) 15.380 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[45\]~970 24 COMB LCCOMB_X26_Y15_N12 3 " "Info: 24: + IC(0.317 ns) + CELL(0.184 ns) = 15.380 ns; Loc. = LCCOMB_X26_Y15_N12; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[45\]~970'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[45]~970 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.535 ns) 17.117 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_16_result_int\[1\]~11 25 COMB LCCOMB_X23_Y14_N22 1 " "Info: 25: + IC(1.202 ns) + CELL(0.535 ns) = 17.117 ns; Loc. = LCCOMB_X23_Y14_N22; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_16_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[45]~970 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 17.199 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_16_result_int\[2\]~13 26 COMB LCCOMB_X23_Y14_N24 1 " "Info: 26: + IC(0.000 ns) + CELL(0.082 ns) = 17.199 ns; Loc. = LCCOMB_X23_Y14_N24; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_16_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 17.673 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_16_result_int\[3\]~14 27 COMB LCCOMB_X23_Y14_N26 3 " "Info: 27: + IC(0.000 ns) + CELL(0.474 ns) = 17.673 ns; Loc. = LCCOMB_X23_Y14_N26; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_16_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.330 ns) 18.558 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[49\]~971 28 COMB LCCOMB_X22_Y14_N16 1 " "Info: 28: + IC(0.555 ns) + CELL(0.330 ns) = 18.558 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[49\]~971'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[49]~971 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.512 ns) 19.607 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_17_result_int\[2\]~13 29 COMB LCCOMB_X23_Y14_N8 1 " "Info: 29: + IC(0.537 ns) + CELL(0.512 ns) = 19.607 ns; Loc. = LCCOMB_X23_Y14_N8; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_17_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[49]~971 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_17_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 20.081 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_17_result_int\[3\]~14 30 COMB LCCOMB_X23_Y14_N10 3 " "Info: 30: + IC(0.000 ns) + CELL(0.474 ns) = 20.081 ns; Loc. = LCCOMB_X23_Y14_N10; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_17_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_17_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_17_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.184 ns) 20.591 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|op_9~284 31 COMB LCCOMB_X23_Y14_N2 1 " "Info: 31: + IC(0.326 ns) + CELL(0.184 ns) = 20.591 ns; Loc. = LCCOMB_X23_Y14_N2; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|op_9~284'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_17_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|op_9~284 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.539 ns) 21.453 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|op_9~285 32 COMB LCCOMB_X23_Y14_N28 1 " "Info: 32: + IC(0.323 ns) + CELL(0.539 ns) = 21.453 ns; Loc. = LCCOMB_X23_Y14_N28; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|op_9~285'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|op_9~284 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|op_9~285 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.155 ns) + CELL(3.077 ns) 26.685 ns OUTPUT\[0\] 33 PIN PIN_R7 0 " "Info: 33: + IC(2.155 ns) + CELL(3.077 ns) = 26.685 ns; Loc. = PIN_R7; Fanout = 0; PIN Node = 'OUTPUT\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.232 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|op_9~285 OUTPUT[0] } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.691 ns ( 55.05 % ) " "Info: Total cell delay = 14.691 ns ( 55.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.994 ns ( 44.95 % ) " "Info: Total interconnect delay = 11.994 ns ( 44.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.685 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFDenominator[0] lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[0]~9 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[30]~960 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[34]~961 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_12_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_12_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[36]~964 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[40]~965 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_14_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_14_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[42]~968 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[45]~970 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[49]~971 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_17_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_17_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|op_9~284 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|op_9~285 OUTPUT[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "26.685 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFDenominator[0] {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[0]~9 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[30]~960 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[34]~961 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_12_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_12_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[36]~964 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[40]~965 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_14_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_14_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[42]~968 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[45]~970 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[49]~971 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_17_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_17_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|op_9~284 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|op_9~285 {} OUTPUT[0] {} } { 0.000ns 1.698ns 0.000ns 0.000ns 0.000ns 0.332ns 0.597ns 0.000ns 0.000ns 0.325ns 0.309ns 0.000ns 0.333ns 0.319ns 0.000ns 0.000ns 0.585ns 0.310ns 0.000ns 1.453ns 0.318ns 0.000ns 0.000ns 0.317ns 1.202ns 0.000ns 0.000ns 0.555ns 0.537ns 0.000ns 0.326ns 0.323ns 2.155ns } { 0.000ns 0.512ns 0.082ns 0.082ns 0.474ns 0.333ns 0.535ns 0.082ns 0.474ns 0.539ns 0.512ns 0.474ns 0.184ns 0.512ns 0.082ns 0.474ns 0.565ns 0.512ns 0.474ns 0.330ns 0.512ns 0.082ns 0.474ns 0.184ns 0.535ns 0.082ns 0.474ns 0.330ns 0.512ns 0.474ns 0.184ns 0.539ns 3.077ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { clk clk~clkctrl lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFDenominator[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFDenominator[0] {} } { 0.000ns 0.000ns 0.246ns 1.030ns } { 0.000ns 1.029ns 0.000ns 0.623ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.685 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFDenominator[0] lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[0]~9 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[30]~960 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[34]~961 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_12_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_12_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[36]~964 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[40]~965 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_14_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_14_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[42]~968 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[45]~970 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[49]~971 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_17_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_17_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|op_9~284 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|op_9~285 OUTPUT[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "26.685 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFDenominator[0] {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[0]~9 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_10_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[30]~960 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_11_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[34]~961 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_12_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_12_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[36]~964 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_13_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[40]~965 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_14_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_14_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[42]~968 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_15_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[45]~970 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[1]~11 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_16_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[49]~971 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_17_result_int[2]~13 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_17_result_int[3]~14 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|op_9~284 {} lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|op_9~285 {} OUTPUT[0] {} } { 0.000ns 1.698ns 0.000ns 0.000ns 0.000ns 0.332ns 0.597ns 0.000ns 0.000ns 0.325ns 0.309ns 0.000ns 0.333ns 0.319ns 0.000ns 0.000ns 0.585ns 0.310ns 0.000ns 1.453ns 0.318ns 0.000ns 0.000ns 0.317ns 1.202ns 0.000ns 0.000ns 0.555ns 0.537ns 0.000ns 0.326ns 0.323ns 2.155ns } { 0.000ns 0.512ns 0.082ns 0.082ns 0.474ns 0.333ns 0.535ns 0.082ns 0.474ns 0.539ns 0.512ns 0.474ns 0.184ns 0.512ns 0.082ns 0.474ns 0.565ns 0.512ns 0.474ns 0.330ns 0.512ns 0.082ns 0.474ns 0.184ns 0.535ns 0.082ns 0.474ns 0.330ns 0.512ns 0.474ns 0.184ns 0.539ns 3.077ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]~_Duplicate_1 x\[7\] clk 0.670 ns register " "Info: th for register \"lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]~_Duplicate_1\" (data pin = \"x\[7\]\", clock pin = \"clk\") is 0.670 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.923 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.029 ns) 1.029 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.029 ns) = 1.029 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.275 ns clk~clkctrl 2 COMB CLKCTRL_G3 514 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.275 ns; Loc. = CLKCTRL_G3; Fanout = 514; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.623 ns) 2.923 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]~_Duplicate_1 3 REG LCFF_X29_Y11_N5 2 " "Info: 3: + IC(1.025 ns) + CELL(0.623 ns) = 2.923 ns; Loc. = LCFF_X29_Y11_N5; Fanout = 2; REG Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]~_Duplicate_1'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]~_Duplicate_1 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 56.52 % ) " "Info: Total cell delay = 1.652 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.271 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.271 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { clk clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]~_Duplicate_1 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.923 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.246ns 1.025ns } { 0.000ns 1.029ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.296 ns + " "Info: + Micro hold delay of destination is 0.296 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.549 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.029 ns) 1.029 ns x\[7\] 1 PIN PIN_R9 2 " "Info: 1: + IC(0.000 ns) + CELL(1.029 ns) = 1.029 ns; Loc. = PIN_R9; Fanout = 2; PIN Node = 'x\[7\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[7] } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 72 40 208 88 "x\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.184 ns) 2.449 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]~_Duplicate_1feeder 2 COMB LCCOMB_X29_Y11_N4 1 " "Info: 2: + IC(1.236 ns) + CELL(0.184 ns) = 2.449 ns; Loc. = LCCOMB_X29_Y11_N4; Fanout = 1; COMB Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]~_Duplicate_1feeder'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { x[7] lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]~_Duplicate_1feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.549 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]~_Duplicate_1 3 REG LCFF_X29_Y11_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 2.549 ns; Loc. = LCFF_X29_Y11_N5; Fanout = 2; REG Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]~_Duplicate_1'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]~_Duplicate_1feeder lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]~_Duplicate_1 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 51.51 % ) " "Info: Total cell delay = 1.313 ns ( 51.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 48.49 % ) " "Info: Total interconnect delay = 1.236 ns ( 48.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { x[7] lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]~_Duplicate_1feeder lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]~_Duplicate_1 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.549 ns" { x[7] {} x[7]~combout {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]~_Duplicate_1feeder {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]~_Duplicate_1 {} } { 0.000ns 0.000ns 1.236ns 0.000ns } { 0.000ns 1.029ns 0.184ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { clk clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]~_Duplicate_1 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.923 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.246ns 1.025ns } { 0.000ns 1.029ns 0.000ns 0.623ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { x[7] lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]~_Duplicate_1feeder lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]~_Duplicate_1 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.549 ns" { x[7] {} x[7]~combout {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]~_Duplicate_1feeder {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]~_Duplicate_1 {} } { 0.000ns 0.000ns 1.236ns 0.000ns } { 0.000ns 1.029ns 0.184ns 0.100ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 20:05:02 2022 " "Info: Processing ended: Wed Dec 14 20:05:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
