// Seed: 1477262887
`timescale 1 ps / 1 ps
module module_0 (
    input id_0
    , id_5,
    input id_1,
    input logic id_2,
    input logic id_3
    , id_6,
    input id_4
);
  always @(negedge 1) begin
    SystemTFIdentifier(1, 1);
  end
endmodule
