$date
	Thu Nov 13 20:07:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_bcd_counter_4bit $end
$var wire 1 ! terminal_count $end
$var wire 4 " count [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % mode $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % mode $end
$var wire 1 & rst $end
$var reg 4 ' count [3:0] $end
$var reg 1 ! terminal_count $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
1&
0%
0$
0#
b0 "
0!
$end
#5000
1#
#10000
0#
1$
0&
#15000
b1 "
b1 '
1#
#20000
0#
#25000
b10 "
b10 '
1#
#30000
0#
#35000
b11 "
b11 '
1#
#40000
0#
#45000
b100 "
b100 '
1#
#50000
0#
#55000
b101 "
b101 '
1#
#60000
0#
#65000
b110 "
b110 '
1#
#70000
0#
#75000
b111 "
b111 '
1#
#80000
0#
#85000
b1000 "
b1000 '
1#
#90000
0#
0$
#95000
1#
#100000
0#
#105000
1#
#110000
0#
1%
1$
#115000
b111 "
b111 '
1#
#120000
0#
#125000
b110 "
b110 '
1#
#130000
0#
#135000
b101 "
b101 '
1#
#140000
0#
#145000
b100 "
b100 '
1#
#150000
0#
#155000
b11 "
b11 '
1#
#160000
0#
#165000
b10 "
b10 '
1#
#170000
0#
#175000
b1 "
b1 '
1#
#180000
0#
#185000
b0 "
b0 '
1#
#190000
0#
1&
#195000
1#
#200000
0#
#205000
1#
#210000
0#
0&
#215000
1!
b1001 "
b1001 '
1#
#220000
0#
#225000
b1000 "
b1000 '
0!
1#
#230000
0#
#235000
b111 "
b111 '
1#
#240000
0#
#245000
b110 "
b110 '
1#
#250000
0#
#255000
b101 "
b101 '
1#
#260000
0#
#265000
b100 "
b100 '
1#
#270000
0#
#275000
b11 "
b11 '
1#
#280000
0#
#285000
b10 "
b10 '
1#
#290000
0#
#295000
b1 "
b1 '
1#
#300000
0#
#305000
b0 "
b0 '
1#
#310000
0#
