//! L431 input capture: TIM15 CH1 (PA2/AF14) + DMA1 Channel 5 (request 7).

use crate::capture_generic::GenericCapture;
use crate::capture_hal::{DmaOps, InputPinOps, TimerOps};
use crate::pac::{DMA1, GPIOA, RCC, TIM15};

// --- DMA1 Channel 5 (L431, flat registers) ---
pub struct L431Dma;

impl DmaOps for L431Dma {
    fn disable(&self) {
        unsafe { &*DMA1::ptr() }
            .ccr5
            .write(|w| unsafe { w.bits(0) });
    }
    fn set_mar(&self, a: u32) {
        unsafe { &*DMA1::ptr() }
            .cmar5
            .write(|w| unsafe { w.bits(a) });
    }
    fn set_par(&self, a: u32) {
        unsafe { &*DMA1::ptr() }
            .cpar5
            .write(|w| unsafe { w.bits(a) });
    }
    fn set_ndtr(&self, n: u32) {
        unsafe { &*DMA1::ptr() }
            .cndtr5
            .write(|w| unsafe { w.bits(n) });
    }
    fn start_rx(&self) {
        unsafe { &*DMA1::ptr() }
            .ccr5
            .write(|w| unsafe { w.bits(0x98B) });
    }
    fn start_tx(&self) {
        unsafe { &*DMA1::ptr() }
            .ccr5
            .write(|w| unsafe { w.bits(0x99B) });
    }
}

// --- TIM15 (L431) ---
pub struct L431Timer {
    pub prescaler: u8,
}

impl TimerOps for L431Timer {
    fn reset(&self) {
        let rcc = unsafe { &*RCC::ptr() };
        rcc.apb2rstr.modify(|_, w| w.tim15rst().set_bit());
        rcc.apb2rstr.modify(|_, w| w.tim15rst().clear_bit());
    }
    fn configure_capture(&self, _: u8) {
        let tim = unsafe { &*TIM15::ptr() };
        tim.ccmr1_output().write(|w| unsafe { w.bits(0x41) });
        tim.ccer.write(|w| unsafe { w.bits(0x0A) });
        tim.psc.write(|w| unsafe { w.bits(self.prescaler as u32) });
        tim.arr.write(|w| unsafe { w.bits(0xFFFF) });
        tim.egr.write(|w| unsafe { w.bits(1) });
        tim.cnt.write(|w| unsafe { w.bits(0) });
    }
    fn configure_output(&self, prescaler: u16) {
        let tim = unsafe { &*TIM15::ptr() };
        tim.ccmr1_output().write(|w| unsafe { w.bits(0x60) });
        tim.ccer.write(|w| unsafe { w.bits(0x03) });
        tim.psc.write(|w| unsafe { w.bits(prescaler as u32) });
        tim.arr.write(|w| unsafe { w.bits(110) });
        tim.egr.write(|w| unsafe { w.bits(1) });
        tim.bdtr.modify(|_, w| w.moe().set_bit());
    }
    fn start(&self) {
        let tim = unsafe { &*TIM15::ptr() };
        tim.dier
            .modify(|r, w| unsafe { w.bits(r.bits() | (1 << 9)) });
        tim.ccer.modify(|r, w| unsafe { w.bits(r.bits() | 1) });
        tim.cr1.modify(|r, w| unsafe { w.bits(r.bits() | 1) });
    }
    fn ccr_addr(&self) -> u32 {
        let tim = unsafe { &*TIM15::ptr() };
        tim.ccr1.as_ptr() as u32
    }
}

// --- PA2 input pin (L431, AF14) ---
pub struct L431Pin;

impl InputPinOps for L431Pin {
    fn read(&self) -> bool {
        unsafe { &*GPIOA::ptr() }.idr.read().idr2().bit()
    }
    fn set_pull_up(&self) {
        unsafe { &*GPIOA::ptr() }
            .pupdr
            .modify(|_, w| unsafe { w.pupdr2().bits(0b01) });
    }
    fn set_pull_down(&self) {
        unsafe { &*GPIOA::ptr() }
            .pupdr
            .modify(|_, w| unsafe { w.pupdr2().bits(0b10) });
    }
    fn set_pull_none(&self) {
        unsafe { &*GPIOA::ptr() }
            .pupdr
            .modify(|_, w| unsafe { w.pupdr2().bits(0b00) });
    }
}

pub type L431DshotCapture = GenericCapture<L431Dma, L431Timer, L431Pin>;

pub fn init_l431() {
    let rcc = unsafe { &*RCC::ptr() };
    let dma = unsafe { &*DMA1::ptr() };
    let gpioa = unsafe { &*GPIOA::ptr() };
    rcc.apb2enr.modify(|_, w| w.tim15en().set_bit());
    rcc.ahb1enr.modify(|_, w| w.dma1en().set_bit());
    rcc.ahb2enr.modify(|_, w| w.gpioaen().set_bit());
    // PA2 = TIM15_CH1 input (AF14). Full GPIO config to match AM32:
    //   MODER  = AF       (0b10)
    //   OSPEEDR = medium  (0b10)  — sharpens edges for accurate edge timing
    //   PUPDR  = pull-up  (0b01)  — holds line high when BF stops driving
    //                                during the bidir-DSHOT telemetry slot;
    //                                without this, the floating line picks up
    //                                noise that fails ~50% of GCR-frame CRCs.
    //   AFRL2  = AF14     (TIM15_CH1)
    unsafe {
        gpioa.moder.modify(|_, w| w.moder2().bits(0b10));
        gpioa.ospeedr.modify(|_, w| w.ospeedr2().bits(0b10));
        gpioa.pupdr.modify(|_, w| w.pupdr2().bits(0b01));
        gpioa.afrl.modify(|_, w| w.afrl2().bits(14));
        // CSELR: channel 5 ← request 7 (TIM15_CH1) + channel 4 ← request 2
        // (USART1_TX). AM32 pre-wires the CH4 mux at boot even before USART1's
        // TX DMA path is needed; match it for parity (channel 4 stays disabled).
        dma.cselr.modify(|_, w| w.c4s().bits(2).c5s().bits(7));
    }
}

pub fn new_capture() -> L431DshotCapture {
    // Start with PSC=1 = DSHOT600 default (matches AM32 boot). The protocol
    // detection in capture_generic will adjust this on first valid frame.
    GenericCapture::new(L431Dma, L431Timer { prescaler: 1 }, L431Pin)
}
