###############################################################
#  Generated by:      Cadence Innovus 16.10-p004_1
#  OS:                Linux x86_64(Host ID kriti)
#  Generated on:      Tue Nov 28 12:33:18 2017
#  Design:            PIF2WB
#  Command:           report_timing -late > /home/vlsi2_g05/VLSI2/pif2wb/src/PIF2WB.pos_physical/pre_place_late.rpt
###############################################################
Path 1: MET (3.925 ns) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[30]/CP->D 
             View: view_NOMINAL
            Group: CLK
       Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
            Clock: (R) CLK
         Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[30]/D
            Clock: (R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.059
    Required Time:=          5.141
     Launch Clock:-          0.000
        Data Path:-          1.216
            Slack:=          3.925

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                        Flags  Arc     Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP            -      CP      R     (arrival)            47  0.000       -    0.000  
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q             -      CP->Q   R     HS65_GS_DFPRQX9       4      -   0.058    0.058  
  Counter_Burst_Transfer_add_69_28_g945_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.021   0.039    0.097  
  Counter_Burst_Transfer_add_69_28_g944_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.135  
  Counter_Burst_Transfer_add_69_28_g943_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.173  
  Counter_Burst_Transfer_add_69_28_g942_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.210  
  Counter_Burst_Transfer_add_69_28_g941_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.248  
  Counter_Burst_Transfer_add_69_28_g940_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.286  
  Counter_Burst_Transfer_add_69_28_g939_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.324  
  Counter_Burst_Transfer_add_69_28_g938_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.362  
  Counter_Burst_Transfer_add_69_28_g937_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.400  
  Counter_Burst_Transfer_add_69_28_g936_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.438  
  Counter_Burst_Transfer_add_69_28_g935_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.476  
  Counter_Burst_Transfer_add_69_28_g934_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.514  
  Counter_Burst_Transfer_add_69_28_g933_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.552  
  Counter_Burst_Transfer_add_69_28_g932_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.589  
  Counter_Burst_Transfer_add_69_28_g931_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.627  
  Counter_Burst_Transfer_add_69_28_g930_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.665  
  Counter_Burst_Transfer_add_69_28_g929_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.703  
  Counter_Burst_Transfer_add_69_28_g928_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.741  
  Counter_Burst_Transfer_add_69_28_g927_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.779  
  Counter_Burst_Transfer_add_69_28_g926_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.817  
  Counter_Burst_Transfer_add_69_28_g925_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.855  
  Counter_Burst_Transfer_add_69_28_g924_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.893  
  Counter_Burst_Transfer_add_69_28_g923_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.930  
  Counter_Burst_Transfer_add_69_28_g922_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    0.968  
  Counter_Burst_Transfer_add_69_28_g921_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    1.006  
  Counter_Burst_Transfer_add_69_28_g920_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    1.044  
  Counter_Burst_Transfer_add_69_28_g919_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.018   0.038    1.082  
  Counter_Burst_Transfer_add_69_28_g918_730256179/S0  -      B0->S0  F     HS65_GS_HA1X4         1  0.018   0.058    1.140  
  g2407_730256179/Z                                   -      D->Z    F     HS65_GS_AO222X4       1  0.014   0.077    1.216  
  Counter_Burst_Transfer_ADR_REG_reg[30]/D            -      D       F     HS65_GS_DFPRQX9       1  0.027   0.000    1.216  
#-------------------------------------------------------------------------------------------------------------------------

