// Seed: 159102687
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wire id_6;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4
);
  string id_6 = "";
  wire id_7;
  reg id_8;
  initial begin
    id_8 <= $display(id_3);
    id_0 <= id_8;
    id_9(id_9, 1, id_2, id_3, 1'h0, id_7 << !1);
    id_9 = 1;
  end
  wire id_10;
  module_0(
      id_7, id_10, id_7, id_10, id_7
  );
  wire id_11;
  wire id_12;
  time id_13;
endmodule
