<!-- Compiled by morty-0.9.0 / 2025-09-09 06:25:28.634095518 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Documentation</h1>
<h2 id="packages">Packages</h2>
<table>
<tr><td><a class="package" href="package.axi_pkg.html">axi_pkg</a></td><td><p>Contains all necessary type definitions, constants, and generally useful functions.</p>
</td></tr><tr><td><a class="package" href="package.axi_test.html">axi_test</a></td><td><p>A set of testbench utilities for AXI interfaces.</p>
</td></tr></table>
<h2 id="modules">Modules</h2>
<table>
<tr><td><a class="module" href="module.axi_atop_filter.html">axi_atop_filter</a></td><td><p>Filter atomic operations (ATOPs) in a protocol-compliant manner.</p>
</td></tr><tr><td><a class="module" href="module.axi_atop_filter_intf.html">axi_atop_filter_intf</a></td><td><p>Interface variant of <a href="module.axi_atop_filter"><code>axi_atop_filter</code></a>.</p>
</td></tr><tr><td><a class="module" href="module.axi_burst_splitter.html">axi_burst_splitter</a></td><td><p>Split AXI4 bursts into single-beat transactions.</p>
</td></tr><tr><td><a class="module" href="module.axi_burst_splitter_gran.html">axi_burst_splitter_gran</a></td><td><p>Split AXI4 bursts into single-beat transactions.</p>
</td></tr><tr><td><a class="module" href="module.axi_burst_splitter_gran_ax_chan.html">axi_burst_splitter_gran_ax_chan</a></td><td><p>Internal module of <a href="module.axi_burst_splitter_gran"><code>axi_burst_splitter_gran</code></a> to control</p>
</td></tr><tr><td><a class="module" href="module.axi_burst_splitter_gran_counters.html">axi_burst_splitter_gran_counters</a></td><td><p>Internal module of <a href="module.axi_burst_splitter_gran"><code>axi_burst_splitter_gran</code></a> to order</p>
</td></tr><tr><td><a class="module" href="module.axi_burst_unwrap.html">axi_burst_unwrap</a></td><td><p>Splits wrapping AXI4 bursts into incremental bursts.</p>
</td></tr><tr><td><a class="module" href="module.axi_burst_unwrap_ax_chan.html">axi_burst_unwrap_ax_chan</a></td><td><p>Internal module of <a href="module.axi_burst_splitter"><code>axi_burst_splitter</code></a> to control Ax channels.</p>
</td></tr><tr><td><a class="module" href="module.axi_burst_counters.html">axi_burst_counters</a></td><td><p>Internal module of <a href="module.axi_burst_splitter"><code>axi_burst_splitter</code></a> to order transactions.</p>
</td></tr><tr><td><a class="module" href="module.axi_bus_compare.html">axi_bus_compare</a></td><td><p>Synthesizable test module comparing two AXI channels of the same type</p>
</td></tr><tr><td><a class="module" href="module.axi_cdc.html">axi_cdc</a></td><td><p>A clock domain crossing on an AXI interface.</p>
</td></tr><tr><td><a class="module" href="module.axi_cdc_intf.html">axi_cdc_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_cdc_intf.html">axi_lite_cdc_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_cdc_dst.html">axi_cdc_dst</a></td><td><p>Destination-clock-domain half of the AXI CDC crossing.</p>
</td></tr><tr><td><a class="module" href="module.axi_cdc_dst_intf.html">axi_cdc_dst_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_cdc_dst_intf.html">axi_lite_cdc_dst_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_cdc_src.html">axi_cdc_src</a></td><td><p>Source-clock-domain half of the AXI CDC crossing.</p>
</td></tr><tr><td><a class="module" href="module.axi_cdc_src_intf.html">axi_cdc_src_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_cdc_src_intf.html">axi_lite_cdc_src_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_chan_compare.html">axi_chan_compare</a></td><td><p>Non-synthesizable module comparing two AXI channels of the same type</p>
</td></tr><tr><td><a class="module" href="module.axi_cut.html">axi_cut</a></td><td><p>An AXI4 cut.</p>
</td></tr><tr><td><a class="module" href="module.axi_cut_intf.html">axi_cut_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_cut_intf.html">axi_lite_cut_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_delayer.html">axi_delayer</a></td><td><p>Synthesizable module that (randomly) delays AXI channels.</p>
</td></tr><tr><td><a class="module" href="module.axi_delayer_intf.html">axi_delayer_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_demux.html">axi_demux</a></td><td><p>Demultiplex one AXI4+ATOP slave port to multiple AXI4+ATOP master ports.</p>
</td></tr><tr><td><a class="module" href="module.axi_demux_intf.html">axi_demux_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_demux_simple.html">axi_demux_simple</a></td><td><p>Demultiplex one AXI4+ATOP slave port to multiple AXI4+ATOP master ports.</p>
</td></tr><tr><td><a class="module" href="module.axi_demux_id_counters.html">axi_demux_id_counters</a></td><td></td></tr><tr><td><a class="module" href="module.axi_dumper.html">axi_dumper</a></td><td><p>Simulation-Only dumper for AXI transactions</p>
</td></tr><tr><td><a class="module" href="module.axi_dumper_intf.html">axi_dumper_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_dw_converter.html">axi_dw_converter</a></td><td></td></tr><tr><td><a class="module" href="module.axi_dw_converter_intf.html">axi_dw_converter_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_dw_downsizer.html">axi_dw_downsizer</a></td><td></td></tr><tr><td><a class="module" href="module.axi_dw_upsizer.html">axi_dw_upsizer</a></td><td></td></tr><tr><td><a class="module" href="module.axi_err_slv.html">axi_err_slv</a></td><td></td></tr><tr><td><a class="module" href="module.axi_fifo.html">axi_fifo</a></td><td></td></tr><tr><td><a class="module" href="module.axi_fifo_intf.html">axi_fifo_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_fifo_delay_dyn.html">axi_fifo_delay_dyn</a></td><td><p>Delay and buffer an AXI bus</p>
</td></tr><tr><td><a class="module" href="module.axi_fifo_delay_dyn_intf.html">axi_fifo_delay_dyn_intf</a></td><td><p>Delay and buffer an AXI bus interface wrapper</p>
</td></tr><tr><td><a class="module" href="module.stream_fifo_delay_dyn.html">stream_fifo_delay_dyn</a></td><td><p>Delay and buffer a stream with AXI-like handshaking</p>
</td></tr><tr><td><a class="module" href="module.axi_from_mem.html">axi_from_mem</a></td><td><p>Protocol adapter which translates memory requests to the AXI4 protocol.</p>
</td></tr><tr><td><a class="module" href="module.axi_id_prepend.html">axi_id_prepend</a></td><td></td></tr><tr><td><a class="module" href="module.axi_id_remap.html">axi_id_remap</a></td><td><p>Remap AXI IDs from wide IDs at the slave port to narrower IDs at the master port.</p>
</td></tr><tr><td><a class="module" href="module.axi_id_remap_table.html">axi_id_remap_table</a></td><td><p>Internal module of <a href="module.axi_id_remap"><code>axi_id_remap</code></a>: Table to remap input to output IDs.</p>
</td></tr><tr><td><a class="module" href="module.axi_id_remap_intf.html">axi_id_remap_intf</a></td><td><p>Interface variant of <a href="module.axi_id_remap"><code>axi_id_remap</code></a>.</p>
</td></tr><tr><td><a class="module" href="module.axi_id_serialize.html">axi_id_serialize</a></td><td><p>Reduce AXI IDs by serializing transactions when necessary.</p>
</td></tr><tr><td><a class="module" href="module.axi_id_serialize_intf.html">axi_id_serialize_intf</a></td><td><p>Interface variant of <a href="module.axi_id_serialize"><code>axi_id_serialize</code></a>.</p>
</td></tr><tr><td><a class="module" href="module.axi_interleaved_xbar.html">axi_interleaved_xbar</a></td><td><p>Interleaved version of the crossbar. This module is experimental; use at your own risk.</p>
</td></tr><tr><td><a class="module" href="module.axi_interleaved_xbar_intf.html">axi_interleaved_xbar_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_inval_filter.html">axi_inval_filter</a></td><td></td></tr><tr><td><a class="module" href="module.axi_isolate.html">axi_isolate</a></td><td><p>This module can isolate the AXI4+ATOPs bus on the master port from the slave port.  When the</p>
</td></tr><tr><td><a class="module" href="module.axi_isolate_inner.html">axi_isolate_inner</a></td><td></td></tr><tr><td><a class="module" href="module.axi_isolate_intf.html">axi_isolate_intf</a></td><td><p>Interface variant of <a href="module.axi_isolate"><code>axi_isolate</code></a>.</p>
</td></tr><tr><td><a class="module" href="module.axi_iw_converter.html">axi_iw_converter</a></td><td><p>Convert between any two AXI ID widths.</p>
</td></tr><tr><td><a class="module" href="module.axi_iw_converter_intf.html">axi_iw_converter_intf</a></td><td><p>Interface variant of <a href="module.axi_iw_converter"><code>axi_iw_converter</code></a>.</p>
</td></tr><tr><td><a class="module" href="module.axi_join_intf.html">axi_join_intf</a></td><td><p>A connector that joins two AXI interfaces.</p>
</td></tr><tr><td><a class="module" href="module.axi_lfsr.html">axi_lfsr</a></td><td><p>AXI4 LFSR Subordinate device. Responds with a pseudo random answer. Serial interface to</p>
</td></tr><tr><td><a class="module" href="module.axi_lite_demux.html">axi_lite_demux</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_demux_intf.html">axi_lite_demux_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_dw_converter.html">axi_lite_dw_converter</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_dw_converter_intf.html">axi_lite_dw_converter_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_from_mem.html">axi_lite_from_mem</a></td><td><p>Protocol adapter which translates memory requests to the AXI4-Lite protocol.</p>
</td></tr><tr><td><a class="module" href="module.axi_lite_join_intf.html">axi_lite_join_intf</a></td><td><p>A connector that joins two AXI-Lite interfaces.</p>
</td></tr><tr><td><a class="module" href="module.axi_lite_lfsr.html">axi_lite_lfsr</a></td><td><p>AXI4 Lite LFSR Subordinate device. Responds with a pseudo random answer. Serial interface to</p>
</td></tr><tr><td><a class="module" href="module.axi_opt_lfsr.html">axi_opt_lfsr</a></td><td><p>XOR LFSR with tabs based on the <a href="https://datacipy.cz/lfsr_table.pdf">lfsr_table</a>. LFSR has</p>
</td></tr><tr><td><a class="module" href="module.axi_lite_mailbox.html">axi_lite_mailbox</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_mailbox_slave.html">axi_lite_mailbox_slave</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_mailbox_intf.html">axi_lite_mailbox_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_mux.html">axi_lite_mux</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_mux_intf.html">axi_lite_mux_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_regs.html">axi_lite_regs</a></td><td><p>AXI4-Lite registers with optional read-only and protection features.</p>
</td></tr><tr><td><a class="module" href="module.axi_lite_regs_intf.html">axi_lite_regs_intf</a></td><td><p>Interface variant of <a href="module.axi_lite_regs"><code>axi_lite_regs</code></a>.</p>
</td></tr><tr><td><a class="module" href="module.axi_lite_to_apb.html">axi_lite_to_apb</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_to_apb_intf.html">axi_lite_to_apb_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_to_axi.html">axi_lite_to_axi</a></td><td><p>An AXI4-Lite to AXI4 adapter.</p>
</td></tr><tr><td><a class="module" href="module.axi_lite_to_axi_intf.html">axi_lite_to_axi_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_xbar.html">axi_lite_xbar</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_xbar_intf.html">axi_lite_xbar_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_modify_address.html">axi_modify_address</a></td><td><p>Modify addresses on an AXI4 bus</p>
</td></tr><tr><td><a class="module" href="module.axi_modify_address_intf.html">axi_modify_address_intf</a></td><td><p>Interface variant of <a href="module.axi_modify_address"><code>axi_modify_address</code></a></p>
</td></tr><tr><td><a class="module" href="module.axi_multicut.html">axi_multicut</a></td><td></td></tr><tr><td><a class="module" href="module.axi_multicut_intf.html">axi_multicut_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_lite_multicut_intf.html">axi_lite_multicut_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_mux.html">axi_mux</a></td><td></td></tr><tr><td><a class="module" href="module.axi_mux_intf.html">axi_mux_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_rw_join.html">axi_rw_join</a></td><td><p>Joins a read and a write slave into one single read / write master</p>
</td></tr><tr><td><a class="module" href="module.axi_rw_split.html">axi_rw_split</a></td><td><p>Splits a single read / write slave into one read and one write master</p>
</td></tr><tr><td><a class="module" href="module.axi_serializer.html">axi_serializer</a></td><td><p>Serialize all AXI transactions to a single ID (zero).</p>
</td></tr><tr><td><a class="module" href="module.axi_serializer_intf.html">axi_serializer_intf</a></td><td><p>Serialize all AXI transactions to a single ID (zero), interface version.</p>
</td></tr><tr><td><a class="module" href="module.axi_sim_mem.html">axi_sim_mem</a></td><td><p>Infinite (Simulation-Only) Memory with AXI Slave Port</p>
</td></tr><tr><td><a class="module" href="module.axi_sim_mem_intf.html">axi_sim_mem_intf</a></td><td><p>Interface variant of <a href="module.axi_sim_mem"><code>axi_sim_mem</code></a>.</p>
</td></tr><tr><td><a class="module" href="module.axi_sim_mem_multiport_intf.html">axi_sim_mem_multiport_intf</a></td><td><p>Mutliport interface variant of <a href="module.axi_sim_mem"><code>axi_sim_mem</code></a>.</p>
</td></tr><tr><td><a class="module" href="module.axi_slave_compare.html">axi_slave_compare</a></td><td><p>Synthesizable test module comparing two AXI slaves of the same type.</p>
</td></tr><tr><td><a class="module" href="module.axi_chan_logger.html">axi_chan_logger</a></td><td></td></tr><tr><td><a class="module" href="module.axi_throttle.html">axi_throttle</a></td><td><p>Throttles an AXI4+ATOP bus. The maximum number of outstanding transfers have to</p>
</td></tr><tr><td><a class="module" href="module.axi_to_axi_lite.html">axi_to_axi_lite</a></td><td><p>An AXI4+ATOP to AXI4-Lite converter with atomic transaction and burst support.</p>
</td></tr><tr><td><a class="module" href="module.axi_to_axi_lite_id_reflect.html">axi_to_axi_lite_id_reflect</a></td><td></td></tr><tr><td><a class="module" href="module.axi_to_axi_lite_intf.html">axi_to_axi_lite_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_to_detailed_mem.html">axi_to_detailed_mem</a></td><td><p>AXI4+ATOP slave module which translates AXI bursts into a memory stream.</p>
</td></tr><tr><td><a class="module" href="module.axi_to_detailed_mem_intf.html">axi_to_detailed_mem_intf</a></td><td><p>Interface wrapper for module <code>axi_to_mem</code>.</p>
</td></tr><tr><td><a class="module" href="module.mem_stream_to_banks_detailed.html">mem_stream_to_banks_detailed</a></td><td><p>Split memory access over multiple parallel banks, where each bank has its own req/gnt</p>
</td></tr><tr><td><a class="module" href="module.axi_to_mem.html">axi_to_mem</a></td><td><p>AXI4+ATOP slave module which translates AXI bursts into a memory stream.</p>
</td></tr><tr><td><a class="module" href="module.axi_to_mem_intf.html">axi_to_mem_intf</a></td><td><p>Interface wrapper for module <code>axi_to_mem</code>.</p>
</td></tr><tr><td><a class="module" href="module.axi_to_mem_banked.html">axi_to_mem_banked</a></td><td><p>AXI4+ATOP to banked SRAM memory slave. Allows for parallel read and write transactions.</p>
</td></tr><tr><td><a class="module" href="module.axi_to_mem_banked_intf.html">axi_to_mem_banked_intf</a></td><td><p>AXI4+ATOP interface wrapper for <code>axi_to_mem</code></p>
</td></tr><tr><td><a class="module" href="module.axi_to_mem_interleaved.html">axi_to_mem_interleaved</a></td><td><p>AXI4+ATOP to SRAM memory slave. Allows for parallel read and write transactions.</p>
</td></tr><tr><td><a class="module" href="module.axi_to_mem_interleaved_intf.html">axi_to_mem_interleaved_intf</a></td><td><p>AXI4+ATOP interface wrapper for <code>axi_to_mem_interleaved</code></p>
</td></tr><tr><td><a class="module" href="module.axi_to_mem_split.html">axi_to_mem_split</a></td><td><p>AXI4+ATOP to memory-protocol interconnect. Completely separates the read and write channel to</p>
</td></tr><tr><td><a class="module" href="module.axi_to_mem_split_intf.html">axi_to_mem_split_intf</a></td><td><p>AXI4+ATOP interface wrapper for <code>axi_to_mem_split</code></p>
</td></tr><tr><td><a class="module" href="module.axi_xbar.html">axi_xbar</a></td><td><p>axi_xbar: Fully-connected AXI4+ATOP crossbar with an arbitrary number of slave and master ports.</p>
</td></tr><tr><td><a class="module" href="module.axi_xbar_intf.html">axi_xbar_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_xbar_unmuxed.html">axi_xbar_unmuxed</a></td><td><p>axi_xbar: Fully-connected AXI4+ATOP crossbar with an arbitrary number of slave and master ports.</p>
</td></tr><tr><td><a class="module" href="module.axi_xbar_unmuxed_intf.html">axi_xbar_unmuxed_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_xp.html">axi_xp</a></td><td><p>AXI Crosspoint (XP) with homomorphous slave and master ports.</p>
</td></tr><tr><td><a class="module" href="module.axi_xp_intf.html">axi_xp_intf</a></td><td></td></tr><tr><td><a class="module" href="module.axi_zero_mem.html">axi_zero_mem</a></td><td><p>AXI4+ATOP slave module which translates AXI bursts into a memory stream</p>
</td></tr></table>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ADDR_WIDTH">AXI_ADDR_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_DATA_WIDTH">AXI_DATA_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_ID_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ID_WIDTH">AXI_ID_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_USER_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_USER_WIDTH">AXI_USER_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_STRB_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_STRB_WIDTH">AXI_STRB_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ADDR_WIDTH">AXI_ADDR_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_DATA_WIDTH">AXI_DATA_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_ID_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ID_WIDTH">AXI_ID_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_USER_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_USER_WIDTH">AXI_USER_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_STRB_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_STRB_WIDTH">AXI_STRB_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ADDR_WIDTH">AXI_ADDR_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_DATA_WIDTH">AXI_DATA_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_ID_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ID_WIDTH">AXI_ID_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_USER_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_USER_WIDTH">AXI_USER_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.BUFFER_WIDTH" class="impl"><code class="in-band"><a href="#parameter.BUFFER_WIDTH">BUFFER_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_STRB_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_STRB_WIDTH">AXI_STRB_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ADDR_WIDTH">AXI_ADDR_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_DATA_WIDTH">AXI_DATA_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_ID_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ID_WIDTH">AXI_ID_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_USER_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_USER_WIDTH">AXI_USER_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.LOG_DEPTH" class="impl"><code class="in-band"><a href="#parameter.LOG_DEPTH">LOG_DEPTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_STRB_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_STRB_WIDTH">AXI_STRB_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ADDR_WIDTH">AXI_ADDR_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_DATA_WIDTH">AXI_DATA_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_STRB_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_STRB_WIDTH">AXI_STRB_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ADDR_WIDTH">AXI_ADDR_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_DATA_WIDTH">AXI_DATA_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_STRB_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_STRB_WIDTH">AXI_STRB_WIDTH</a><span class="type-annotation">: </span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ADDR_WIDTH">AXI_ADDR_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_DATA_WIDTH">AXI_DATA_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.LOG_DEPTH" class="impl"><code class="in-band"><a href="#parameter.LOG_DEPTH">LOG_DEPTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_STRB_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_STRB_WIDTH">AXI_STRB_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input logic</span></code></h3><div class="docblock">
</div><h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input logic</span></code></h3><div class="docblock">
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.id_t.html">id_t</a></td><td></td></tr><tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td></td></tr><tr><td><a class="type" href="type.id_t.html">id_t</a></td><td></td></tr><tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td></td></tr><tr><td><a class="type" href="type.id_t.html">id_t</a></td><td></td></tr><tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td></td></tr><tr><td><a class="type" href="type.buffer_t.html">buffer_t</a></td><td></td></tr><tr><td><a class="type" href="type.id_t.html">id_t</a></td><td></td></tr><tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td></td></tr><tr><td><a class="type" href="type.aw_chan_t.html">aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_chan_t.html">w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.b_chan_t.html">b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.ar_chan_t.html">ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.r_chan_t.html">r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.aw_chan_t.html">aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_chan_t.html">w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.b_chan_t.html">b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.ar_chan_t.html">ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.r_chan_t.html">r_chan_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.aw_id" class="impl"><code class="in-band"><a href="#signal.aw_id">aw_id</a><span class="type-annotation">: id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.aw_addr" class="impl"><code class="in-band"><a href="#signal.aw_addr">aw_addr</a><span class="type-annotation">: addr_t</span></code></h3><div class="docblock">
</div><h3 id="signal.aw_user" class="impl"><code class="in-band"><a href="#signal.aw_user">aw_user</a><span class="type-annotation">: user_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_data" class="impl"><code class="in-band"><a href="#signal.w_data">w_data</a><span class="type-annotation">: data_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_strb" class="impl"><code class="in-band"><a href="#signal.w_strb">w_strb</a><span class="type-annotation">: strb_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_user" class="impl"><code class="in-band"><a href="#signal.w_user">w_user</a><span class="type-annotation">: user_t</span></code></h3><div class="docblock">
</div><h3 id="signal.b_id" class="impl"><code class="in-band"><a href="#signal.b_id">b_id</a><span class="type-annotation">: id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.b_user" class="impl"><code class="in-band"><a href="#signal.b_user">b_user</a><span class="type-annotation">: user_t</span></code></h3><div class="docblock">
</div><h3 id="signal.ar_id" class="impl"><code class="in-band"><a href="#signal.ar_id">ar_id</a><span class="type-annotation">: id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.ar_addr" class="impl"><code class="in-band"><a href="#signal.ar_addr">ar_addr</a><span class="type-annotation">: addr_t</span></code></h3><div class="docblock">
</div><h3 id="signal.ar_user" class="impl"><code class="in-band"><a href="#signal.ar_user">ar_user</a><span class="type-annotation">: user_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_id" class="impl"><code class="in-band"><a href="#signal.r_id">r_id</a><span class="type-annotation">: id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_data" class="impl"><code class="in-band"><a href="#signal.r_data">r_data</a><span class="type-annotation">: data_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_user" class="impl"><code class="in-band"><a href="#signal.r_user">r_user</a><span class="type-annotation">: user_t</span></code></h3><div class="docblock">
</div><h3 id="signal.aw_id" class="impl"><code class="in-band"><a href="#signal.aw_id">aw_id</a><span class="type-annotation">: id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.aw_addr" class="impl"><code class="in-band"><a href="#signal.aw_addr">aw_addr</a><span class="type-annotation">: addr_t</span></code></h3><div class="docblock">
</div><h3 id="signal.aw_user" class="impl"><code class="in-band"><a href="#signal.aw_user">aw_user</a><span class="type-annotation">: user_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_data" class="impl"><code class="in-band"><a href="#signal.w_data">w_data</a><span class="type-annotation">: data_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_strb" class="impl"><code class="in-band"><a href="#signal.w_strb">w_strb</a><span class="type-annotation">: strb_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_user" class="impl"><code class="in-band"><a href="#signal.w_user">w_user</a><span class="type-annotation">: user_t</span></code></h3><div class="docblock">
</div><h3 id="signal.b_id" class="impl"><code class="in-band"><a href="#signal.b_id">b_id</a><span class="type-annotation">: id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.b_user" class="impl"><code class="in-band"><a href="#signal.b_user">b_user</a><span class="type-annotation">: user_t</span></code></h3><div class="docblock">
</div><h3 id="signal.ar_id" class="impl"><code class="in-band"><a href="#signal.ar_id">ar_id</a><span class="type-annotation">: id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.ar_addr" class="impl"><code class="in-band"><a href="#signal.ar_addr">ar_addr</a><span class="type-annotation">: addr_t</span></code></h3><div class="docblock">
</div><h3 id="signal.ar_user" class="impl"><code class="in-band"><a href="#signal.ar_user">ar_user</a><span class="type-annotation">: user_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_id" class="impl"><code class="in-band"><a href="#signal.r_id">r_id</a><span class="type-annotation">: id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_data" class="impl"><code class="in-band"><a href="#signal.r_data">r_data</a><span class="type-annotation">: data_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_user" class="impl"><code class="in-band"><a href="#signal.r_user">r_user</a><span class="type-annotation">: user_t</span></code></h3><div class="docblock">
</div><h3 id="signal.aw_id" class="impl"><code class="in-band"><a href="#signal.aw_id">aw_id</a><span class="type-annotation">: id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.aw_addr" class="impl"><code class="in-band"><a href="#signal.aw_addr">aw_addr</a><span class="type-annotation">: addr_t</span></code></h3><div class="docblock">
</div><h3 id="signal.aw_user" class="impl"><code class="in-band"><a href="#signal.aw_user">aw_user</a><span class="type-annotation">: user_t</span></code></h3><div class="docblock">
</div><h3 id="signal.aw_writetoken" class="impl"><code class="in-band"><a href="#signal.aw_writetoken">aw_writetoken</a><span class="type-annotation">: buffer_t</span></code></h3><div class="docblock">
</div><h3 id="signal.aw_readpointer" class="impl"><code class="in-band"><a href="#signal.aw_readpointer">aw_readpointer</a><span class="type-annotation">: buffer_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_data" class="impl"><code class="in-band"><a href="#signal.w_data">w_data</a><span class="type-annotation">: data_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_strb" class="impl"><code class="in-band"><a href="#signal.w_strb">w_strb</a><span class="type-annotation">: strb_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_user" class="impl"><code class="in-band"><a href="#signal.w_user">w_user</a><span class="type-annotation">: user_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_writetoken" class="impl"><code class="in-band"><a href="#signal.w_writetoken">w_writetoken</a><span class="type-annotation">: buffer_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_readpointer" class="impl"><code class="in-band"><a href="#signal.w_readpointer">w_readpointer</a><span class="type-annotation">: buffer_t</span></code></h3><div class="docblock">
</div><h3 id="signal.b_id" class="impl"><code class="in-band"><a href="#signal.b_id">b_id</a><span class="type-annotation">: id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.b_user" class="impl"><code class="in-band"><a href="#signal.b_user">b_user</a><span class="type-annotation">: user_t</span></code></h3><div class="docblock">
</div><h3 id="signal.b_writetoken" class="impl"><code class="in-band"><a href="#signal.b_writetoken">b_writetoken</a><span class="type-annotation">: buffer_t</span></code></h3><div class="docblock">
</div><h3 id="signal.b_readpointer" class="impl"><code class="in-band"><a href="#signal.b_readpointer">b_readpointer</a><span class="type-annotation">: buffer_t</span></code></h3><div class="docblock">
</div><h3 id="signal.ar_id" class="impl"><code class="in-band"><a href="#signal.ar_id">ar_id</a><span class="type-annotation">: id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.ar_addr" class="impl"><code class="in-band"><a href="#signal.ar_addr">ar_addr</a><span class="type-annotation">: addr_t</span></code></h3><div class="docblock">
</div><h3 id="signal.ar_user" class="impl"><code class="in-band"><a href="#signal.ar_user">ar_user</a><span class="type-annotation">: user_t</span></code></h3><div class="docblock">
</div><h3 id="signal.ar_writetoken" class="impl"><code class="in-band"><a href="#signal.ar_writetoken">ar_writetoken</a><span class="type-annotation">: buffer_t</span></code></h3><div class="docblock">
</div><h3 id="signal.ar_readpointer" class="impl"><code class="in-band"><a href="#signal.ar_readpointer">ar_readpointer</a><span class="type-annotation">: buffer_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_id" class="impl"><code class="in-band"><a href="#signal.r_id">r_id</a><span class="type-annotation">: id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_data" class="impl"><code class="in-band"><a href="#signal.r_data">r_data</a><span class="type-annotation">: data_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_user" class="impl"><code class="in-band"><a href="#signal.r_user">r_user</a><span class="type-annotation">: user_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_writetoken" class="impl"><code class="in-band"><a href="#signal.r_writetoken">r_writetoken</a><span class="type-annotation">: buffer_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_readpointer" class="impl"><code class="in-band"><a href="#signal.r_readpointer">r_readpointer</a><span class="type-annotation">: buffer_t</span></code></h3><div class="docblock">
</div><h3 id="signal.aw_addr" class="impl"><code class="in-band"><a href="#signal.aw_addr">aw_addr</a><span class="type-annotation">: addr_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_data" class="impl"><code class="in-band"><a href="#signal.w_data">w_data</a><span class="type-annotation">: data_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_strb" class="impl"><code class="in-band"><a href="#signal.w_strb">w_strb</a><span class="type-annotation">: strb_t</span></code></h3><div class="docblock">
</div><h3 id="signal.ar_addr" class="impl"><code class="in-band"><a href="#signal.ar_addr">ar_addr</a><span class="type-annotation">: addr_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_data" class="impl"><code class="in-band"><a href="#signal.r_data">r_data</a><span class="type-annotation">: data_t</span></code></h3><div class="docblock">
</div><h3 id="signal.aw_addr" class="impl"><code class="in-band"><a href="#signal.aw_addr">aw_addr</a><span class="type-annotation">: addr_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_data" class="impl"><code class="in-band"><a href="#signal.w_data">w_data</a><span class="type-annotation">: data_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_strb" class="impl"><code class="in-band"><a href="#signal.w_strb">w_strb</a><span class="type-annotation">: strb_t</span></code></h3><div class="docblock">
</div><h3 id="signal.ar_addr" class="impl"><code class="in-band"><a href="#signal.ar_addr">ar_addr</a><span class="type-annotation">: addr_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_data" class="impl"><code class="in-band"><a href="#signal.r_data">r_data</a><span class="type-annotation">: data_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
