$date
	Thu Nov 20 16:34:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module reg_file_tb $end
$var wire 32 ! r_data2 [31:0] $end
$var wire 32 " r_data1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ r_addr1 [4:0] $end
$var reg 5 % r_addr2 [4:0] $end
$var reg 5 & w_addr [4:0] $end
$var reg 32 ' w_data [31:0] $end
$var reg 1 ( we $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 5 ) r_addr1 [4:0] $end
$var wire 5 * r_addr2 [4:0] $end
$var wire 5 + w_addr [4:0] $end
$var wire 32 , w_data [31:0] $end
$var wire 1 ( we $end
$var wire 32 - r_data2 [31:0] $end
$var wire 32 . r_data1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#1000
1(
b10010001101001010101111001101 '
b10010001101001010101111001101 ,
#5000
1#
#10000
0#
#11000
0(
#12000
1(
b10101010101010100101010101010101 '
b10101010101010100101010101010101 ,
b101 &
b101 +
#15000
1#
#20000
0#
#22000
b10101010101010100101010101010101 "
b10101010101010100101010101010101 .
b101 $
b101 )
0(
#23000
1(
b11011110101011011011111011101111 '
b11011110101011011011111011101111 ,
b1010 &
b1010 +
#25000
1#
#30000
0#
#33000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 -
b1010 %
b1010 *
0(
#35000
1#
