D:/Skydrive/Documenten/Univ/ES/GIT/fpga_rtc/hw/quartus/rtcmodule.vhd {0 {vcom -work work -2002 -explicit -stats=none D:/Skydrive/Documenten/Univ/ES/GIT/fpga_rtc/hw/quartus/rtcmodule.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity rtc
-- Compiling architecture comp of rtc
** Error: D:/Skydrive/Documenten/Univ/ES/GIT/fpga_rtc/hw/quartus/rtcmodule.vhd(174): Target of signal assignment is not a signal.
** Error: D:/Skydrive/Documenten/Univ/ES/GIT/fpga_rtc/hw/quartus/rtcmodule.vhd(176): Target of signal assignment is not a signal.
** Error: D:/Skydrive/Documenten/Univ/ES/GIT/fpga_rtc/hw/quartus/rtcmodule.vhd(178): Target of signal assignment is not a signal.
** Error: D:/Skydrive/Documenten/Univ/ES/GIT/fpga_rtc/hw/quartus/rtcmodule.vhd(180): Target of signal assignment is not a signal.
** Error: D:/Skydrive/Documenten/Univ/ES/GIT/fpga_rtc/hw/quartus/rtcmodule.vhd(182): Target of signal assignment is not a signal.
** Error: D:/Skydrive/Documenten/Univ/ES/GIT/fpga_rtc/hw/quartus/rtcmodule.vhd(184): Target of signal assignment is not a signal.
** Error: D:/Skydrive/Documenten/Univ/ES/GIT/fpga_rtc/hw/quartus/rtcmodule.vhd(283): VHDL Compiler exiting

} {9.0 16.0} {}}
