-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_fmaxf is
port (
    ap_ready : OUT STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of activation_accelerator_fmaxf is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal data_V_fu_28_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fp_exp_V_fu_40_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fp_sig_V_fu_50_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln25_1_fu_60_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_fu_54_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_fu_72_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1023_fu_78_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_fu_66_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_fu_84_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln18_fu_90_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_32_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln18_1_fu_96_p2 : STD_LOGIC_VECTOR (0 downto 0);


begin



    and_ln18_fu_84_p2 <= (icmp_ln1023_fu_78_p2 and icmp_ln1019_fu_72_p2);
    and_ln25_fu_66_p2 <= (icmp_ln25_fu_54_p2 and icmp_ln25_1_fu_60_p2);
    ap_ready <= ap_const_logic_1;
    ap_return <= 
        ap_const_lv32_0 when (or_ln18_1_fu_96_p2(0) = '1') else 
        x;
    data_V_fu_28_p1 <= x;
    icmp_ln1019_fu_72_p2 <= "1" when (x_fp_exp_V_fu_40_p4 = ap_const_lv8_FF) else "0";
    icmp_ln1023_fu_78_p2 <= "0" when (x_fp_sig_V_fu_50_p1 = ap_const_lv23_0) else "1";
    icmp_ln25_1_fu_60_p2 <= "1" when (x_fp_sig_V_fu_50_p1 = ap_const_lv23_0) else "0";
    icmp_ln25_fu_54_p2 <= "1" when (x_fp_exp_V_fu_40_p4 = ap_const_lv8_0) else "0";
    or_ln18_1_fu_96_p2 <= (p_Result_s_fu_32_p3 or or_ln18_fu_90_p2);
    or_ln18_fu_90_p2 <= (and_ln25_fu_66_p2 or and_ln18_fu_84_p2);
    p_Result_s_fu_32_p3 <= data_V_fu_28_p1(31 downto 31);
    x_fp_exp_V_fu_40_p4 <= data_V_fu_28_p1(30 downto 23);
    x_fp_sig_V_fu_50_p1 <= data_V_fu_28_p1(23 - 1 downto 0);
end behav;
