<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Fri Mar  8 14:08:07 2013</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2013.1.0 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>237167</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>No user information available.</TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>kintex7</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7k325t</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffg900</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>ec3b7d07522a58858236e4ebdc9209e4</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>c828aa76a57f4ad49e515a6441e4f1f2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>RedHatEnterpriseWorkstation</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Red Hat Enterprise Linux Workstation release 6.4 (Santiago)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-3770K CPU @ 3.50GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>1600.000 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>33.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=2</TD>
   <TD>constraintsetcount=1</TD>
   <TD>designmode=RTL</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=synth_1</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=1</TD>
   <TD>totalimplruns=1</TD>
   <TD>board=Kintex-7 KC705 Evaluation Platform</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=1</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>and2b1l=14</TD>
    <TD>bufg=3</TD>
    <TD>bufh=1</TD>
    <TD>bufio=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr=1</TD>
    <TD>carry4=263</TD>
    <TD>fdce=443</TD>
    <TD>fdpe=265</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre=33279</TD>
    <TD>fds=43</TD>
    <TD>fdse=15399</TD>
    <TD>gnd=17</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=18</TD>
    <TD>ibufds_gte2=1</TD>
    <TD>ibufgds=2</TD>
    <TD>idelayctrl=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2=64</TD>
    <TD>inv=8</TD>
    <TD>in_fifo=8</TD>
    <TD>iobufds_dcien=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>iobuf_dcien=64</TD>
    <TD>iodelay=1</TD>
    <TD>iserdese2=64</TD>
    <TD>lut1=1068</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=1619</TD>
    <TD>lut3=3512</TD>
    <TD>lut4=2848</TD>
    <TD>lut5=15246</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=23534</TD>
    <TD>lut6_2=28</TD>
    <TD>mmcme2_adv=1</TD>
    <TD>muxcy=131</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxcy_l=30</TD>
    <TD>muxf7=412</TD>
    <TD>muxf8=8</TD>
    <TD>obuf=79</TD>
</TR><TR ALIGN='LEFT'>    <TD>obufds=1</TD>
    <TD>obuft=8</TD>
    <TD>oddr=28</TD>
    <TD>or2l=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>oserdese2=103</TD>
    <TD>out_fifo=11</TD>
    <TD>phaser_in_phy=8</TD>
    <TD>phaser_out_phy=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_ref=3</TD>
    <TD>phy_control=3</TD>
    <TD>plle2_adv=1</TD>
    <TD>ram32m=430</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1=2</TD>
    <TD>ramb36e1=4</TD>
    <TD>srl16e=595</TD>
    <TD>srlc16e=287</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e=603</TD>
    <TD>vcc=12</TD>
    <TD>xadc=1</TD>
    <TD>xorcy=109</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>and2b1l=14</TD>
    <TD>bufg=3</TD>
    <TD>bufh=1</TD>
    <TD>bufr=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4=316</TD>
    <TD>fdce=443</TD>
    <TD>fdpe=265</TD>
    <TD>fdre=33279</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=15442</TD>
    <TD>gnd=73</TD>
    <TD>ibuf=18</TD>
    <TD>ibufds=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte2=1</TD>
    <TD>ibufds_ibufdisable_int=16</TD>
    <TD>ibuf_ibufdisable=64</TD>
    <TD>idelayctrl=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2=65</TD>
    <TD>inv=9</TD>
    <TD>in_fifo=8</TD>
    <TD>iserdese2=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=1068</TD>
    <TD>lut2=1619</TD>
    <TD>lut3=3512</TD>
    <TD>lut4=2848</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=15274</TD>
    <TD>lut6=23562</TD>
    <TD>mmcme2_adv=1</TD>
    <TD>muxf7=412</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=8</TD>
    <TD>obuf=69</TD>
    <TD>obufds=2</TD>
    <TD>obuft=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuftds_dcien=16</TD>
    <TD>obuft_dcien=64</TD>
    <TD>oddr=28</TD>
    <TD>or2l=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>oserdese2=103</TD>
    <TD>out_fifo=11</TD>
    <TD>phaser_in_phy=8</TD>
    <TD>phaser_out_phy=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_ref=3</TD>
    <TD>phy_control=3</TD>
    <TD>plle2_adv=1</TD>
    <TD>ramb18e1=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=4</TD>
    <TD>ramd32=2580</TD>
    <TD>rams32=860</TD>
    <TD>srl16e=887</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e=598</TD>
    <TD>vcc=13</TD>
    <TD>xadc=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>placer</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=45078</TD>
    <TD>ff=48189</TD>
    <TD>bram36=3</TD>
    <TD>dsp=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iob=179</TD>
    <TD>bufg=0</TD>
    <TD>global_clocks=3</TD>
    <TD>pll=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr=1</TD>
    <TD>nets=104453</TD>
    <TD>movable_instances=100899</TD>
    <TD>pins=601588</TD>
</TR><TR ALIGN='LEFT'>    <TD>bogomips=7036</TD>
    <TD>effort=2</TD>
    <TD>threads=4</TD>
    <TD>placer_timing_driven=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>timing_constraints_exist=1</TD>
    <TD>placer_runtime=432.330000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_0_axi_crossbar/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2013.1.0</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipversion=2.0</TD>
    <TD>x_ipcorerevision=128000</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintex7</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_num_master_slots=3</TD>
    <TD>c_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_base_addr=0x000000000002000000000000000100000000000000000000</TD>
    <TD>c_m_axi_addr_width=0x000000100000000c0000000c</TD>
    <TD>c_s_axi_base_id=0x00000000</TD>
    <TD>c_s_axi_thread_id_width=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_m_axi_write_connectivity=0x000000010000000100000001</TD>
    <TD>c_m_axi_read_connectivity=0x000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_r_register=1</TD>
    <TD>c_s_axi_single_thread=0x00000001</TD>
    <TD>c_s_axi_write_acceptance=0x00000001</TD>
    <TD>c_s_axi_read_acceptance=0x00000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_write_issuing=0x000000010000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x000000010000000100000001</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
    <TD>c_m_axi_secure=0x000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_connectivity_mode=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_0_axi_crossbar/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2013.1.0</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipversion=2.0</TD>
    <TD>x_ipcorerevision=128000</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintex7</TD>
    <TD>c_num_slave_slots=2</TD>
    <TD>c_num_master_slots=1</TD>
    <TD>c_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=64</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_base_addr=0x0000000080000000</TD>
    <TD>c_m_axi_addr_width=0x0000001e</TD>
    <TD>c_s_axi_base_id=0x0000000100000000</TD>
    <TD>c_s_axi_thread_id_width=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_m_axi_write_connectivity=0x00000003</TD>
    <TD>c_m_axi_read_connectivity=0x00000003</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_r_register=0</TD>
    <TD>c_s_axi_single_thread=0x0000000000000000</TD>
    <TD>c_s_axi_write_acceptance=0x0000000200000001</TD>
    <TD>c_s_axi_read_acceptance=0x0000000100000002</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_write_issuing=0x00000002</TD>
    <TD>c_m_axi_read_issuing=0x00000002</TD>
    <TD>c_s_axi_arb_priority=0x0000000000000000</TD>
    <TD>c_m_axi_secure=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_connectivity_mode=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_vdma/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2013.1.0</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_vdma</TD>
    <TD>x_ipversion=6.0</TD>
    <TD>x_ipcorerevision=128000</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_lite_addr_width=9</TD>
    <TD>c_s_axi_lite_data_width=32</TD>
    <TD>c_dlytmr_resolution=125</TD>
    <TD>c_prmry_is_aclk_async=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dynamic_resolution=1</TD>
    <TD>c_enable_vidprmtr_reads=1</TD>
    <TD>c_num_fstores=3</TD>
    <TD>c_use_fsync=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_s2mm_fsync=1</TD>
    <TD>c_use_mm2s_fsync=1</TD>
    <TD>c_mm2s_sof_enable=1</TD>
    <TD>c_s2mm_sof_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_internal_genlock=1</TD>
    <TD>c_flush_on_fsync=1</TD>
    <TD>c_include_sg=0</TD>
    <TD>c_m_axi_sg_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_sg_data_width=32</TD>
    <TD>c_include_mm2s=1</TD>
    <TD>c_mm2s_genlock_mode=1</TD>
    <TD>c_mm2s_genlock_num_masters=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mm2s_genlock_repeat_en=0</TD>
    <TD>c_include_mm2s_dre=0</TD>
    <TD>c_include_mm2s_sf=0</TD>
    <TD>c_mm2s_linebuffer_depth=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mm2s_linebuffer_thresh=4</TD>
    <TD>c_mm2s_max_burst_length=8</TD>
    <TD>c_m_axi_mm2s_addr_width=32</TD>
    <TD>c_m_axi_mm2s_data_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_mm2s_tdata_width=32</TD>
    <TD>c_m_axis_mm2s_tuser_bits=1</TD>
    <TD>c_include_s2mm=1</TD>
    <TD>c_s2mm_genlock_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s2mm_genlock_num_masters=1</TD>
    <TD>c_s2mm_genlock_repeat_en=1</TD>
    <TD>c_include_s2mm_dre=0</TD>
    <TD>c_include_s2mm_sf=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s2mm_linebuffer_depth=128</TD>
    <TD>c_s2mm_linebuffer_thresh=4</TD>
    <TD>c_s2mm_max_burst_length=8</TD>
    <TD>c_m_axi_s2mm_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_s2mm_data_width=64</TD>
    <TD>c_s_axis_s2mm_tdata_width=32</TD>
    <TD>c_s_axis_s2mm_tuser_bits=1</TD>
    <TD>c_enable_debug_info_0=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_debug_info_1=0</TD>
    <TD>c_enable_debug_info_2=0</TD>
    <TD>c_enable_debug_info_3=0</TD>
    <TD>c_enable_debug_info_4=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_debug_info_5=0</TD>
    <TD>c_enable_debug_info_6=0</TD>
    <TD>c_enable_debug_info_7=0</TD>
    <TD>c_enable_debug_info_8=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_debug_info_9=0</TD>
    <TD>c_enable_debug_info_10=0</TD>
    <TD>c_enable_debug_info_11=0</TD>
    <TD>c_enable_debug_info_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_debug_info_13=0</TD>
    <TD>c_enable_debug_info_14=0</TD>
    <TD>c_enable_debug_info_15=0</TD>
    <TD>c_family=kintex7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>v_axi4s_vid_out_v3_0_axi4s_vid_out_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2013.1.0</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=v_axi4s_vid_out</TD>
    <TD>x_ipversion=3.0</TD>
    <TD>x_ipcorerevision=128000</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axis_video_data_width=8</TD>
    <TD>c_s_axis_video_format=0</TD>
    <TD>vid_out_data_width=16</TD>
    <TD>c_s_axis_video_tdata_width=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram_addr_bits=10</TD>
    <TD>hysteresis_level=12</TD>
    <TD>fill_guardband=3</TD>
    <TD>vtg_master_slave=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>v_vid_in_axi4s_v3_0_vid_in_axi4s_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2013.1.0</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=v_vid_in_axi4s</TD>
    <TD>x_ipversion=3.0</TD>
    <TD>x_ipcorerevision=128000</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_video_data_width=8</TD>
    <TD>c_m_axis_video_format=0</TD>
    <TD>vid_in_data_width=16</TD>
    <TD>c_m_axis_video_tdata_width=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram_addr_bits=10</TD>
    <TD>hysteresis_level=12</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_luts_used=44618</TD>
    <TD>slice_luts_loced=0</TD>
    <TD>slice_luts_available=203800</TD>
    <TD>slice_luts_util_percentage=21.89</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=41830</TD>
    <TD>lut_as_logic_loced=0</TD>
    <TD>lut_as_logic_available=203800</TD>
    <TD>lut_as_logic_util_percentage=20.52</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=2788</TD>
    <TD>lut_as_memory_loced=0</TD>
    <TD>lut_as_memory_available=64000</TD>
    <TD>lut_as_memory_util_percentage=4.35</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_used=1720</TD>
    <TD>lut_as_distributed_ram_loced=0</TD>
    <TD>lut_as_shift_register_used=1068</TD>
    <TD>lut_as_shift_register_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=48174</TD>
    <TD>slice_registers_loced=6</TD>
    <TD>slice_registers_available=407600</TD>
    <TD>slice_registers_util_percentage=11.81</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_used=48174</TD>
    <TD>register_as_flip_flop_loced=6</TD>
    <TD>register_as_flip_flop_available=407600</TD>
    <TD>register_as_flip_flop_util_percentage=11.81</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_loced=0</TD>
    <TD>register_as_latch_available=407600</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>f7_muxes_used=393</TD>
    <TD>f7_muxes_loced=0</TD>
    <TD>f7_muxes_available=101900</TD>
    <TD>f7_muxes_util_percentage=0.38</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_used=8</TD>
    <TD>f8_muxes_loced=0</TD>
    <TD>f8_muxes_available=50950</TD>
    <TD>f8_muxes_util_percentage=0.01</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=15683</TD>
    <TD>slice_loced=0</TD>
    <TD>slice_available=50950</TD>
    <TD>slice_util_percentage=30.78</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=41830</TD>
    <TD>lut_as_logic_loced=0</TD>
    <TD>lut_as_logic_available=203800</TD>
    <TD>lut_as_logic_util_percentage=20.52</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_loced=</TD>
    <TD>using_o6_output_only_used=37275</TD>
    <TD>using_o6_output_only_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=4555</TD>
    <TD>using_o5_and_o6_loced=</TD>
    <TD>lut_as_memory_used=2788</TD>
    <TD>lut_as_memory_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=64000</TD>
    <TD>lut_as_memory_util_percentage=4.35</TD>
    <TD>lut_as_distributed_ram_used=1720</TD>
    <TD>lut_as_distributed_ram_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_loced=</TD>
    <TD>using_o6_output_only_used=0</TD>
    <TD>using_o6_output_only_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=1720</TD>
    <TD>using_o5_and_o6_loced=</TD>
    <TD>lut_as_shift_register_used=1068</TD>
    <TD>lut_as_shift_register_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_loced=</TD>
    <TD>using_o6_output_only_used=652</TD>
    <TD>using_o6_output_only_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=416</TD>
    <TD>using_o5_and_o6_loced=</TD>
    <TD>lut_flip_flop_pairs_used=50777</TD>
    <TD>lut_flip_flop_pairs_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_available=203800</TD>
    <TD>lut_flip_flop_pairs_util_percentage=24.91</TD>
    <TD>fully_used_lut_ff_pairs_used=36249</TD>
    <TD>fully_used_lut_ff_pairs_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_unused_lut_used=6159</TD>
    <TD>lut_ff_pairs_with_unused_lut_loced=</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_used=8369</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>unique_control_sets_used=1069</TD>
    <TD>minimum_number_of_registers_lost_to_control_set_restriction_used=4696(Lost)</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>ramb36_fifo36_used=3</TD>
    <TD>ramb36_fifo36_loced=0</TD>
    <TD>ramb36_fifo36_available=445</TD>
    <TD>ramb36_fifo36_util_percentage=0.67</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_only_used=3</TD>
    <TD>ramb18_fifo18_used=2</TD>
    <TD>ramb18_fifo18_loced=0</TD>
    <TD>ramb18_fifo18_available=890</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_fifo18_util_percentage=0.22</TD>
    <TD>ramb18e1_only_used=2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_used=0</TD>
    <TD>dsps_loced=0</TD>
    <TD>dsps_available=840</TD>
    <TD>dsps_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_and_gtx</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bonded_iob_used=318</TD>
    <TD>bonded_iob_loced=318</TD>
    <TD>bonded_iob_available=500</TD>
    <TD>bonded_iob_util_percentage=63.59</TD>
</TR><TR ALIGN='LEFT'>    <TD>iob_master_pads_used=161</TD>
    <TD>iob_master_pads_loced=</TD>
    <TD>iob_slave_pads_used=150</TD>
    <TD>iob_slave_pads_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>iob_flip_flops_used=15</TD>
    <TD>iob_flip_flops_loced=15</TD>
    <TD>bonded_ipads_used=2</TD>
    <TD>bonded_ipads_loced=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>bonded_ipads_available=50</TD>
    <TD>bonded_ipads_util_percentage=4.00</TD>
    <TD>bonded_opads_used=0</TD>
    <TD>bonded_opads_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>bonded_opads_available=32</TD>
    <TD>bonded_opads_util_percentage=0.00</TD>
    <TD>gtxe2_channel_used=0</TD>
    <TD>gtxe2_channel_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtxe2_channel_available=16</TD>
    <TD>gtxe2_channel_util_percentage=0.00</TD>
    <TD>gtxe2_common_used=0</TD>
    <TD>gtxe2_common_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtxe2_common_available=4</TD>
    <TD>gtxe2_common_util_percentage=0.00</TD>
    <TD>ibufgds_used=0</TD>
    <TD>ibufgds_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufgds_available=480</TD>
    <TD>ibufgds_util_percentage=0.00</TD>
    <TD>idelayctrl_used=3</TD>
    <TD>idelayctrl_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelayctrl_available=10</TD>
    <TD>idelayctrl_util_percentage=30.00</TD>
    <TD>in_fifo_used=8</TD>
    <TD>in_fifo_loced=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>in_fifo_available=40</TD>
    <TD>in_fifo_util_percentage=20.00</TD>
    <TD>out_fifo_used=11</TD>
    <TD>out_fifo_loced=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>out_fifo_available=40</TD>
    <TD>out_fifo_util_percentage=27.50</TD>
    <TD>phaser_ref_used=3</TD>
    <TD>phaser_ref_loced=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_ref_available=10</TD>
    <TD>phaser_ref_util_percentage=30.00</TD>
    <TD>phy_control_used=3</TD>
    <TD>phy_control_loced=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>phy_control_available=10</TD>
    <TD>phy_control_util_percentage=30.00</TD>
    <TD>phaser_out_phaser_out_phy_used=11</TD>
    <TD>phaser_out_phaser_out_phy_loced=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_out_phaser_out_phy_available=40</TD>
    <TD>phaser_out_phaser_out_phy_util_percentage=27.50</TD>
    <TD>phaser_out_phy_only_used=11</TD>
    <TD>phaser_out_phy_only_loced=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_in_phaser_in_phy_used=8</TD>
    <TD>phaser_in_phaser_in_phy_loced=8</TD>
    <TD>phaser_in_phaser_in_phy_available=40</TD>
    <TD>phaser_in_phaser_in_phy_util_percentage=20.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_in_phy_only_used=8</TD>
    <TD>phaser_in_phy_only_loced=8</TD>
    <TD>idelaye2_idelaye2_finedelay_used=65</TD>
    <TD>idelaye2_idelaye2_finedelay_loced=65</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2_idelaye2_finedelay_available=500</TD>
    <TD>idelaye2_idelaye2_finedelay_util_percentage=13.00</TD>
    <TD>idelaye2_only_used=65</TD>
    <TD>idelaye2_only_loced=65</TD>
</TR><TR ALIGN='LEFT'>    <TD>odelaye2_odelaye2_finedelay_used=0</TD>
    <TD>odelaye2_odelaye2_finedelay_loced=0</TD>
    <TD>odelaye2_odelaye2_finedelay_available=150</TD>
    <TD>odelaye2_odelaye2_finedelay_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte2_used=1</TD>
    <TD>ibufds_gte2_loced=1</TD>
    <TD>ibufds_gte2_available=8</TD>
    <TD>ibufds_gte2_util_percentage=12.50</TD>
</TR><TR ALIGN='LEFT'>    <TD>ilogic_used=68</TD>
    <TD>ilogic_loced=68</TD>
    <TD>ilogic_available=500</TD>
    <TD>ilogic_util_percentage=13.60</TD>
</TR><TR ALIGN='LEFT'>    <TD>iff_register_used=4</TD>
    <TD>iff_register_loced=4</TD>
    <TD>iserdes_used=64</TD>
    <TD>iserdes_loced=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>ologic_used=134</TD>
    <TD>ologic_loced=134</TD>
    <TD>ologic_available=500</TD>
    <TD>ologic_util_percentage=26.80</TD>
</TR><TR ALIGN='LEFT'>    <TD>outff_register_used=11</TD>
    <TD>outff_register_loced=11</TD>
    <TD>outff_oddr_register_used=20</TD>
    <TD>outff_oddr_register_loced=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>tff_oddr_register_used=8</TD>
    <TD>tff_oddr_register_loced=8</TD>
    <TD>oserdes_used=103</TD>
    <TD>oserdes_loced=103</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_used=3</TD>
    <TD>bufgctrl_loced=0</TD>
    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_util_percentage=9.37</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_used=0</TD>
    <TD>bufio_loced=0</TD>
    <TD>bufio_available=40</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=1</TD>
    <TD>mmcme2_adv_loced=1</TD>
    <TD>mmcme2_adv_available=10</TD>
    <TD>mmcme2_adv_util_percentage=10.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=1</TD>
    <TD>plle2_adv_loced=1</TD>
    <TD>plle2_adv_available=10</TD>
    <TD>plle2_adv_util_percentage=10.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_loced=0</TD>
    <TD>bufmrce_available=20</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_used=0</TD>
    <TD>bufhce_loced=0</TD>
    <TD>bufhce_available=168</TD>
    <TD>bufhce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_used=1</TD>
    <TD>bufr_loced=0</TD>
    <TD>bufr_available=40</TD>
    <TD>bufr_util_percentage=2.50</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_used=0</TD>
    <TD>bscane2_loced=0</TD>
    <TD>bscane2_available=4</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_used=0</TD>
    <TD>capturee2_loced=0</TD>
    <TD>capturee2_available=1</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_used=0</TD>
    <TD>dna_port_loced=0</TD>
    <TD>dna_port_available=1</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_loced=0</TD>
    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_loced=0</TD>
    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_used=0</TD>
    <TD>icape2_loced=0</TD>
    <TD>icape2_available=2</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_used=0</TD>
    <TD>pcie_2_1_loced=0</TD>
    <TD>pcie_2_1_available=1</TD>
    <TD>pcie_2_1_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_used=0</TD>
    <TD>startupe2_loced=0</TD>
    <TD>startupe2_available=1</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=1</TD>
    <TD>xadc_loced=1</TD>
    <TD>xadc_available=1</TD>
    <TD>xadc_util_percentage=100.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>fdre_used=32327</TD>
    <TD>lut6_used=22841</TD>
    <TD>lut5_used=15309</TD>
    <TD>fdse_used=15202</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_used=3275</TD>
    <TD>lut4_used=2831</TD>
    <TD>ramd32_used=2580</TD>
    <TD>lut2_used=1623</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e_used=886</TD>
    <TD>rams32_used=860</TD>
    <TD>srlc32e_used=598</TD>
    <TD>lut1_used=506</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce_used=426</TD>
    <TD>muxf7_used=393</TD>
    <TD>carry4_used=301</TD>
    <TD>fdpe_used=234</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_used=157</TD>
    <TD>oserdese2_used=103</TD>
    <TD>obuf_used=69</TD>
    <TD>idelaye2_used=65</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft_dcien_used=64</TD>
    <TD>iserdese2_used=64</TD>
    <TD>ibuf_ibufdisable_used=64</TD>
    <TD>oddr_used=28</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuftds_dcien_used=16</TD>
    <TD>ibufds_ibufdisable_int_used=16</TD>
    <TD>and2b1l_used=14</TD>
    <TD>phaser_out_phy_used=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>out_fifo_used=11</TD>
    <TD>inv_used=9</TD>
    <TD>phaser_in_phy_used=8</TD>
    <TD>obuft_used=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8_used=8</TD>
    <TD>in_fifo_used=8</TD>
    <TD>ramb36e1_used=3</TD>
    <TD>phy_control_used=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_ref_used=3</TD>
    <TD>idelayctrl_used=3</TD>
    <TD>bufg_used=3</TD>
    <TD>ramb18e1_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>or2l_used=2</TD>
    <TD>obufds_used=2</TD>
    <TD>ibufds_used=2</TD>
    <TD>xadc_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=1</TD>
    <TD>mmcme2_adv_used=1</TD>
    <TD>ibufds_gte2_used=1</TD>
    <TD>bufr_used=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=45079</TD>
    <TD>ff=48189</TD>
    <TD>bram36=3</TD>
    <TD>dsp=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iob=318</TD>
    <TD>bufg=0</TD>
    <TD>global_clocks=3</TD>
    <TD>pll=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr=1</TD>
    <TD>nets=104732</TD>
    <TD>movable_instances=101039</TD>
    <TD>pins=601871</TD>
</TR><TR ALIGN='LEFT'>    <TD>bogomips=7036</TD>
    <TD>high_fanout_nets=107</TD>
    <TD>effort=2</TD>
    <TD>threads=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>router_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
    <TD>congestion_level=0</TD>
    <TD>router_runtime=559.410000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-part=xc7k325tffg900-2</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-top=fpgaTop</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-generic=default::[not_specified]</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
    <TD>-constrset=default::[not_specified]</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-effort_level=default::med</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-no_iobuf=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-bufg=default::[not_specified]</TD>
    <TD>-fanout_limit=default::100</TD>
    <TD>-mode=default::default</TD>
    <TD>-fsm_extraction=default::auto</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:24:02s</TD>
    <TD>memory_peak=2708.184MB</TD>
    <TD>memory_gain=2485.375MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
