Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Oct 27 17:37:41 2024
| Host         : ECEB-4022-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file motor_timing_summary_routed.rpt -pb motor_timing_summary_routed.pb -rpx motor_timing_summary_routed.rpx -warn_on_violation
| Design       : motor
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: target100_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.507        0.000                      0                   49        0.261        0.000                      0                   49        2.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.507        0.000                      0                   49        0.261        0.000                      0                   49        2.000        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.704ns (23.413%)  route 2.303ns (76.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.456     5.775 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.860     6.635    clkdiv[3]
    SLICE_X0Y178         LUT6 (Prop_lut6_I1_O)        0.124     6.759 r  clkdiv[23]_i_4/O
                         net (fo=2, routed)           0.780     7.539    clkdiv[23]_i_4_n_0
    SLICE_X0Y180         LUT4 (Prop_lut4_I1_O)        0.124     7.663 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.663     8.326    slow_clk
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[10]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y180         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.704ns (23.413%)  route 2.303ns (76.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.456     5.775 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.860     6.635    clkdiv[3]
    SLICE_X0Y178         LUT6 (Prop_lut6_I1_O)        0.124     6.759 r  clkdiv[23]_i_4/O
                         net (fo=2, routed)           0.780     7.539    clkdiv[23]_i_4_n_0
    SLICE_X0Y180         LUT4 (Prop_lut4_I1_O)        0.124     7.663 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.663     8.326    slow_clk
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[11]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y180         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.704ns (23.413%)  route 2.303ns (76.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.456     5.775 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.860     6.635    clkdiv[3]
    SLICE_X0Y178         LUT6 (Prop_lut6_I1_O)        0.124     6.759 r  clkdiv[23]_i_4/O
                         net (fo=2, routed)           0.780     7.539    clkdiv[23]_i_4_n_0
    SLICE_X0Y180         LUT4 (Prop_lut4_I1_O)        0.124     7.663 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.663     8.326    slow_clk
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y180         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.704ns (23.413%)  route 2.303ns (76.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.456     5.775 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.860     6.635    clkdiv[3]
    SLICE_X0Y178         LUT6 (Prop_lut6_I1_O)        0.124     6.759 r  clkdiv[23]_i_4/O
                         net (fo=2, routed)           0.780     7.539    clkdiv[23]_i_4_n_0
    SLICE_X0Y180         LUT4 (Prop_lut4_I1_O)        0.124     7.663 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.663     8.326    slow_clk
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[9]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y180         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.704ns (24.098%)  route 2.217ns (75.902%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.456     5.775 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.860     6.635    clkdiv[3]
    SLICE_X0Y178         LUT6 (Prop_lut6_I1_O)        0.124     6.759 r  clkdiv[23]_i_4/O
                         net (fo=2, routed)           0.780     7.539    clkdiv[23]_i_4_n_0
    SLICE_X0Y180         LUT4 (Prop_lut4_I1_O)        0.124     7.663 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.577     8.240    slow_clk
    SLICE_X0Y178         FDRE                                         r  clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.755    10.024    clk_BUFG
    SLICE_X0Y178         FDRE                                         r  clkdiv_reg[0]/C
                         clock pessimism              0.273    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X0Y178         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.134%)  route 2.213ns (75.866%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.456     5.775 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.860     6.635    clkdiv[3]
    SLICE_X0Y178         LUT6 (Prop_lut6_I1_O)        0.124     6.759 r  clkdiv[23]_i_4/O
                         net (fo=2, routed)           0.780     7.539    clkdiv[23]_i_4_n_0
    SLICE_X0Y180         LUT4 (Prop_lut4_I1_O)        0.124     7.663 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.573     8.236    slow_clk
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.755    10.024    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[1]/C
                         clock pessimism              0.295    10.319    
                         clock uncertainty           -0.035    10.284    
    SLICE_X1Y178         FDRE (Setup_fdre_C_R)       -0.429     9.855    clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.134%)  route 2.213ns (75.866%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.456     5.775 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.860     6.635    clkdiv[3]
    SLICE_X0Y178         LUT6 (Prop_lut6_I1_O)        0.124     6.759 r  clkdiv[23]_i_4/O
                         net (fo=2, routed)           0.780     7.539    clkdiv[23]_i_4_n_0
    SLICE_X0Y180         LUT4 (Prop_lut4_I1_O)        0.124     7.663 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.573     8.236    slow_clk
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.755    10.024    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[2]/C
                         clock pessimism              0.295    10.319    
                         clock uncertainty           -0.035    10.284    
    SLICE_X1Y178         FDRE (Setup_fdre_C_R)       -0.429     9.855    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.134%)  route 2.213ns (75.866%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.456     5.775 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.860     6.635    clkdiv[3]
    SLICE_X0Y178         LUT6 (Prop_lut6_I1_O)        0.124     6.759 r  clkdiv[23]_i_4/O
                         net (fo=2, routed)           0.780     7.539    clkdiv[23]_i_4_n_0
    SLICE_X0Y180         LUT4 (Prop_lut4_I1_O)        0.124     7.663 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.573     8.236    slow_clk
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.755    10.024    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism              0.295    10.319    
                         clock uncertainty           -0.035    10.284    
    SLICE_X1Y178         FDRE (Setup_fdre_C_R)       -0.429     9.855    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.134%)  route 2.213ns (75.866%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.456     5.775 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.860     6.635    clkdiv[3]
    SLICE_X0Y178         LUT6 (Prop_lut6_I1_O)        0.124     6.759 r  clkdiv[23]_i_4/O
                         net (fo=2, routed)           0.780     7.539    clkdiv[23]_i_4_n_0
    SLICE_X0Y180         LUT4 (Prop_lut4_I1_O)        0.124     7.663 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.573     8.236    slow_clk
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.755    10.024    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism              0.295    10.319    
                         clock uncertainty           -0.035    10.284    
    SLICE_X1Y178         FDRE (Setup_fdre_C_R)       -0.429     9.855    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.704ns (24.542%)  route 2.165ns (75.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.456     5.775 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.860     6.635    clkdiv[3]
    SLICE_X0Y178         LUT6 (Prop_lut6_I1_O)        0.124     6.759 r  clkdiv[23]_i_4/O
                         net (fo=2, routed)           0.780     7.539    clkdiv[23]_i_4_n_0
    SLICE_X0Y180         LUT4 (Prop_lut4_I1_O)        0.124     7.663 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.525     8.188    slow_clk
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[5]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y179         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  1.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.675     1.939    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.141     2.080 r  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.117     2.197    clkdiv[16]
    SLICE_X1Y181         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.305 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.305    p_1_in[16]
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.950     2.315    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism             -0.376     1.939    
    SLICE_X1Y181         FDRE (Hold_fdre_C_D)         0.105     2.044    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.676     1.940    clk_BUFG
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDRE (Prop_fdre_C_Q)         0.141     2.081 r  clkdiv_reg[20]/Q
                         net (fo=2, routed)           0.117     2.199    clkdiv[20]
    SLICE_X1Y182         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.307 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.307    p_1_in[20]
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.951     2.316    clk_BUFG
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.376     1.940    
    SLICE_X1Y182         FDRE (Hold_fdre_C_D)         0.105     2.045    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.672     1.936    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  clkdiv_reg[4]/Q
                         net (fo=2, routed)           0.119     2.197    clkdiv[4]
    SLICE_X1Y178         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.305 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.305    p_1_in[4]
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.947     2.312    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism             -0.376     1.936    
    SLICE_X1Y178         FDRE (Hold_fdre_C_D)         0.105     2.041    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.674     1.938    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     2.079 r  clkdiv_reg[12]/Q
                         net (fo=2, routed)           0.120     2.200    clkdiv[12]
    SLICE_X1Y180         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.308 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.308    p_1_in[12]
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.949     2.314    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.376     1.938    
    SLICE_X1Y180         FDRE (Hold_fdre_C_D)         0.105     2.043    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.673     1.937    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.141     2.078 r  clkdiv_reg[8]/Q
                         net (fo=2, routed)           0.120     2.199    clkdiv[8]
    SLICE_X1Y179         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.307 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.307    p_1_in[8]
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.313    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[8]/C
                         clock pessimism             -0.376     1.937    
    SLICE_X1Y179         FDRE (Hold_fdre_C_D)         0.105     2.042    clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.675     1.939    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.141     2.080 r  clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.114     2.194    clkdiv[13]
    SLICE_X1Y181         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.309 r  clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.309    p_1_in[13]
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.950     2.315    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[13]/C
                         clock pessimism             -0.376     1.939    
    SLICE_X1Y181         FDRE (Hold_fdre_C_D)         0.105     2.044    clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkdiv_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.674     1.938    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     2.079 r  clkdiv_reg[9]/Q
                         net (fo=2, routed)           0.114     2.193    clkdiv[9]
    SLICE_X1Y180         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.308 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.308    p_1_in[9]
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.949     2.314    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[9]/C
                         clock pessimism             -0.376     1.938    
    SLICE_X1Y180         FDRE (Hold_fdre_C_D)         0.105     2.043    clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.675     1.939    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.141     2.080 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.121     2.201    clkdiv[15]
    SLICE_X1Y181         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.312 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.312    p_1_in[15]
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.950     2.315    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.376     1.939    
    SLICE_X1Y181         FDRE (Hold_fdre_C_D)         0.105     2.044    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.676     1.940    clk_BUFG
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDRE (Prop_fdre_C_Q)         0.141     2.081 r  clkdiv_reg[19]/Q
                         net (fo=2, routed)           0.121     2.202    clkdiv[19]
    SLICE_X1Y182         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.313 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.313    p_1_in[19]
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.951     2.316    clk_BUFG
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.376     1.940    
    SLICE_X1Y182         FDRE (Hold_fdre_C_D)         0.105     2.045    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.672     1.936    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.121     2.198    clkdiv[3]
    SLICE_X1Y178         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.309 r  clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.309    p_1_in[3]
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.947     2.312    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.376     1.936    
    SLICE_X1Y178         FDRE (Hold_fdre_C_D)         0.105     2.041    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y178   clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y180   clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y180   clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y180   clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y181   clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y181   clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y181   clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y181   clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y182   clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y178   clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y178   clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y181   clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y181   clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y178   clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y178   clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y181   clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y181   clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PMOD_A1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.664ns  (logic 4.360ns (40.883%)  route 6.304ns (59.117%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE                         0.000     0.000 r  EN1_reg/C
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.590     0.590 r  EN1_reg/Q
                         net (fo=1, routed)           6.304     6.894    PMOD_A1_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         3.770    10.664 r  PMOD_A1_OBUF_inst/O
                         net (fo=0)                   0.000    10.664    PMOD_A1
    Y13                                                               r  PMOD_A1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIR1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PMOD_A2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.139ns  (logic 4.248ns (46.484%)  route 4.891ns (53.516%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE                         0.000     0.000 r  DIR1_reg/C
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  DIR1_reg/Q
                         net (fo=1, routed)           4.891     5.518    PMOD_A2_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         3.621     9.139 r  PMOD_A2_OBUF_inst/O
                         net (fo=0)                   0.000     9.139    PMOD_A2
    AA13                                                              r  PMOD_A2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.678ns  (logic 2.879ns (50.700%)  route 2.799ns (49.300%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y179         FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X0Y179         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[7]/Q
                         net (fo=3, routed)           1.125     1.581    counter_reg[7]
    SLICE_X0Y179         LUT1 (Prop_lut1_I0_O)        0.154     1.735 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.409    led_OBUF[7]
    B17                  OBUF (Prop_obuf_I_O)         2.269     5.678 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.678    led[7]
    B17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.576ns  (logic 2.786ns (49.963%)  route 2.790ns (50.037%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y179         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y179         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  counter_reg[6]/Q
                         net (fo=4, routed)           1.116     1.535    counter_reg[6]
    SLICE_X0Y184         LUT1 (Prop_lut1_I0_O)        0.299     1.834 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.508    led_OBUF[6]
    B16                  OBUF (Prop_obuf_I_O)         2.068     5.576 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.576    led[6]
    B16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.360ns  (logic 2.656ns (49.546%)  route 2.704ns (50.454%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[1]/Q
                         net (fo=8, routed)           0.735     1.191    counter_reg[1]
    SLICE_X2Y180         LUT1 (Prop_lut1_I0_O)        0.124     1.315 r  led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.970     3.284    led_OBUF[1]
    B13                  OBUF (Prop_obuf_I_O)         2.076     5.360 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.360    led[1]
    B13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.260ns  (logic 2.722ns (51.752%)  route 2.538ns (48.248%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y180         FDRE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X2Y180         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_reg[5]/Q
                         net (fo=5, routed)           0.867     1.385    counter_reg[5]
    SLICE_X0Y179         LUT1 (Prop_lut1_I0_O)        0.124     1.509 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.180    led_OBUF[5]
    A16                  OBUF (Prop_obuf_I_O)         2.080     5.260 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.260    led[5]
    A16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.231ns  (logic 2.847ns (54.423%)  route 2.384ns (45.577%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y180         FDRE                         0.000     0.000 r  counter_reg[4]/C
    SLICE_X2Y180         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  counter_reg[4]/Q
                         net (fo=6, routed)           0.713     1.191    counter_reg[4]
    SLICE_X0Y184         LUT1 (Prop_lut1_I0_O)        0.301     1.492 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.163    led_OBUF[4]
    B15                  OBUF (Prop_obuf_I_O)         2.068     5.231 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.231    led[4]
    B15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.063ns  (logic 2.720ns (53.718%)  route 2.343ns (46.282%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y180         FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X2Y180         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_reg[3]/Q
                         net (fo=7, routed)           0.670     1.188    counter_reg[3]
    SLICE_X0Y181         LUT1 (Prop_lut1_I0_O)        0.124     1.312 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674     2.985    led_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         2.078     5.063 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.063    led[3]
    A15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.895ns  (logic 2.738ns (55.924%)  route 2.158ns (44.076%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y180         FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X2Y180         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_reg[2]/Q
                         net (fo=8, routed)           0.357     0.875    counter_reg[2]
    SLICE_X2Y179         LUT1 (Prop_lut1_I0_O)        0.124     0.999 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.801     2.800    led_OBUF[2]
    A14                  OBUF (Prop_obuf_I_O)         2.096     4.895 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.895    led[2]
    A14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 target100_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.368ns  (logic 1.142ns (33.911%)  route 2.226ns (66.089%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y180         FDRE                         0.000     0.000 r  target100_reg/C
    SLICE_X2Y180         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  target100_reg/Q
                         net (fo=17, routed)          0.942     1.420    target100_reg_n_0
    SLICE_X2Y179         LUT4 (Prop_lut4_I0_O)        0.321     1.741 r  counter[7]_i_2/O
                         net (fo=2, routed)           0.630     2.371    counter[7]_i_2_n_0
    SLICE_X0Y179         LUT5 (Prop_lut5_I2_O)        0.343     2.714 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.654     3.368    p_0_in[6]
    SLICE_X0Y179         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=8, routed)           0.133     0.274    counter_reg[1]
    SLICE_X2Y180         LUT3 (Prop_lut3_I0_O)        0.045     0.319 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    p_0_in[2]
    SLICE_X2Y180         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            target100_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=8, routed)           0.133     0.274    counter_reg[1]
    SLICE_X2Y180         LUT5 (Prop_lut5_I0_O)        0.048     0.322 r  target100_i_1/O
                         net (fo=1, routed)           0.000     0.322    target100_i_1_n_0
    SLICE_X2Y180         FDRE                                         r  target100_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=8, routed)           0.137     0.278    counter_reg[1]
    SLICE_X2Y180         LUT4 (Prop_lut4_I3_O)        0.045     0.323 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.323    p_0_in[3]
    SLICE_X2Y180         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.189ns (58.056%)  route 0.137ns (41.944%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=8, routed)           0.137     0.278    counter_reg[1]
    SLICE_X2Y180         LUT5 (Prop_lut5_I2_O)        0.048     0.326 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.326    p_0_in[4]
    SLICE_X2Y180         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pause_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.239ns (70.876%)  route 0.098ns (29.124%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE                         0.000     0.000 r  pause_reg[1]/C
    SLICE_X3Y179         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  pause_reg[1]/Q
                         net (fo=4, routed)           0.098     0.292    pause_reg_n_0_[1]
    SLICE_X2Y179         LUT4 (Prop_lut4_I3_O)        0.045     0.337 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.337    FSM_onehot_state[0]_i_1_n_0
    SLICE_X2Y179         FDRE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pause_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.242ns (71.133%)  route 0.098ns (28.867%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE                         0.000     0.000 r  pause_reg[1]/C
    SLICE_X3Y179         FDRE (Prop_fdre_C_Q)         0.194     0.194 f  pause_reg[1]/Q
                         net (fo=4, routed)           0.098     0.292    pause_reg_n_0_[1]
    SLICE_X2Y179         LUT4 (Prop_lut4_I3_O)        0.048     0.340 r  FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.340    FSM_onehot_state[4]_i_2_n_0
    SLICE_X2Y179         FDRE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y179         FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X0Y179         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.185     0.326    counter_reg[7]
    SLICE_X0Y179         LUT6 (Prop_lut6_I2_O)        0.045     0.371 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.371    p_0_in[7]
    SLICE_X0Y179         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pause_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.262ns (69.268%)  route 0.116ns (30.732%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X2Y179         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.116     0.333    pause
    SLICE_X3Y179         LUT3 (Prop_lut3_I1_O)        0.045     0.378 r  pause[1]_i_1/O
                         net (fo=1, routed)           0.000     0.378    pause[1]_i_1_n_0
    SLICE_X3Y179         FDRE                                         r  pause_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pause_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.262ns (69.085%)  route 0.117ns (30.915%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X2Y179         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.117     0.334    pause
    SLICE_X3Y179         LUT2 (Prop_lut2_I0_O)        0.045     0.379 r  pause[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    pause[0]_i_1_n_0
    SLICE_X3Y179         FDRE                                         r  pause_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pause_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.265ns (69.510%)  route 0.116ns (30.490%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X2Y179         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.116     0.333    pause
    SLICE_X3Y179         LUT4 (Prop_lut4_I2_O)        0.048     0.381 r  pause[2]_i_1/O
                         net (fo=1, routed)           0.000     0.381    pause[2]_i_1_n_0
    SLICE_X3Y179         FDRE                                         r  pause_reg[2]/D
  -------------------------------------------------------------------    -------------------





