{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706024520967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706024520967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 16:42:00 2024 " "Processing started: Tue Jan 23 16:42:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706024520967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024520967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024520967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706024521230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706024521231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_xy_register_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_xy_register_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_xy_register_tb-testbench " "Found design unit 1: CPU_xy_register_tb-testbench" {  } { { "../CPU_xy_register_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_xy_register_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528383 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_xy_register_tb " "Found entity 1: CPU_xy_register_tb" {  } { { "../CPU_xy_register_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_xy_register_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_xy_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_xy_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_xy_register-Behavioral " "Found design unit 1: CPU_xy_register-Behavioral" {  } { { "../CPU_xy_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_xy_register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528385 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_xy_register " "Found entity 1: CPU_xy_register" {  } { { "../CPU_xy_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_xy_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_stack_pointer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_stack_pointer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_stack_pointer-Behavioral " "Found design unit 1: CPU_stack_pointer-Behavioral" {  } { { "../CPU_stack_pointer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_stack_pointer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528386 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_stack_pointer " "Found entity 1: CPU_stack_pointer" {  } { { "../CPU_stack_pointer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_stack_pointer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_random_control_logic_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_random_control_logic_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_random_control_logic_test-Dataflow " "Found design unit 1: CPU_random_control_logic_test-Dataflow" {  } { { "../CPU_random_control_logic_test.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_random_control_logic_test.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528387 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_random_control_logic_test " "Found entity 1: CPU_random_control_logic_test" {  } { { "../CPU_random_control_logic_test.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_random_control_logic_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_program_counter_low.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_program_counter_low.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_program_counter_low-Behavioral " "Found design unit 1: CPU_program_counter_low-Behavioral" {  } { { "../CPU_program_counter_low.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_low.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528388 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_program_counter_low " "Found entity 1: CPU_program_counter_low" {  } { { "../CPU_program_counter_low.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_low.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_program_counter_high.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_program_counter_high.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_program_counter_high-Behavioral " "Found design unit 1: CPU_program_counter_high-Behavioral" {  } { { "../CPU_program_counter_high.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_high.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528389 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_program_counter_high " "Found entity 1: CPU_program_counter_high" {  } { { "../CPU_program_counter_high.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_high.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_p_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_p_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_p_register-Behavioral " "Found design unit 1: CPU_p_register-Behavioral" {  } { { "../CPU_p_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_p_register.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528390 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_p_register " "Found entity 1: CPU_p_register" {  } { { "../CPU_p_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_p_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_input_data_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_input_data_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_input_data_latch-Behavioral " "Found design unit 1: CPU_input_data_latch-Behavioral" {  } { { "../CPU_input_data_latch.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_input_data_latch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528391 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_input_data_latch " "Found entity 1: CPU_input_data_latch" {  } { { "../CPU_input_data_latch.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_input_data_latch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_data_output_register_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_data_output_register_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_data_output_register_buffer-Behavioral " "Found design unit 1: CPU_data_output_register_buffer-Behavioral" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528393 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_data_output_register_buffer " "Found entity 1: CPU_data_output_register_buffer" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_clock_generator-Behavioral " "Found design unit 1: CPU_clock_generator-Behavioral" {  } { { "../CPU_clock_generator.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_clock_generator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528394 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_generator " "Found entity 1: CPU_clock_generator" {  } { { "../CPU_clock_generator.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_clock_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_b_input_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_b_input_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_b_input_register-Behavioral " "Found design unit 1: CPU_b_input_register-Behavioral" {  } { { "../CPU_b_input_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_b_input_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528395 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_b_input_register " "Found entity 1: CPU_b_input_register" {  } { { "../CPU_b_input_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_b_input_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_ALU-Behavioral " "Found design unit 1: CPU_ALU-Behavioral" {  } { { "../CPU_ALU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528396 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_ALU " "Found entity 1: CPU_ALU" {  } { { "../CPU_ALU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_address_bus_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_address_bus_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_address_bus_register-Behavioral " "Found design unit 1: CPU_address_bus_register-Behavioral" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528397 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_address_bus_register " "Found entity 1: CPU_address_bus_register" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_adder_hold_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_adder_hold_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_adder_hold_register-Behavioral " "Found design unit 1: CPU_adder_hold_register-Behavioral" {  } { { "../CPU_adder_hold_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_adder_hold_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528398 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_adder_hold_register " "Found entity 1: CPU_adder_hold_register" {  } { { "../CPU_adder_hold_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_adder_hold_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_ac_register_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_ac_register_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPUACRegister_tb-testbench " "Found design unit 1: CPUACRegister_tb-testbench" {  } { { "../CPU_ac_register_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ac_register_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528399 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPUACRegister_tb " "Found entity 1: CPUACRegister_tb" {  } { { "../CPU_ac_register_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ac_register_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_ac_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_ac_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_ac_register-Behavioral " "Found design unit 1: CPU_ac_register-Behavioral" {  } { { "../CPU_ac_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ac_register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528400 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_ac_register " "Found entity 1: CPU_ac_register" {  } { { "../CPU_ac_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ac_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_a_input_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_a_input_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_a_input_register-Behavioral " "Found design unit 1: CPU_a_input_register-Behavioral" {  } { { "../CPU_a_input_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_a_input_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528402 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_a_input_register " "Found entity 1: CPU_a_input_register" {  } { { "../CPU_a_input_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_a_input_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavioral " "Found design unit 1: CPU-Behavioral" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528403 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706024528403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024528403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706024528427 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ir5 CPU.vhd(25) " "VHDL Signal Declaration warning at CPU.vhd(25): used explicit default value for signal \"ir5\" because signal was never assigned a value" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1706024528594 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hc CPU.vhd(26) " "Verilog HDL or VHDL warning at CPU.vhd(26): object \"hc\" assigned a value but never read" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706024528594 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_a_input_register CPU_a_input_register:a_input_register " "Elaborating entity \"CPU_a_input_register\" for hierarchy \"CPU_a_input_register:a_input_register\"" {  } { { "../CPU.vhd" "a_input_register" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706024528655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_ac_register CPU_ac_register:ac_register " "Elaborating entity \"CPU_ac_register\" for hierarchy \"CPU_ac_register:ac_register\"" {  } { { "../CPU.vhd" "ac_register" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706024528661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_adder_hold_register CPU_adder_hold_register:adder_hold_register " "Elaborating entity \"CPU_adder_hold_register\" for hierarchy \"CPU_adder_hold_register:adder_hold_register\"" {  } { { "../CPU.vhd" "adder_hold_register" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706024528668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_address_bus_register CPU_address_bus_register:address_bus_high_register " "Elaborating entity \"CPU_address_bus_register\" for hierarchy \"CPU_address_bus_register:address_bus_high_register\"" {  } { { "../CPU.vhd" "address_bus_high_register" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706024528673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_ALU CPU_ALU:alu " "Elaborating entity \"CPU_ALU\" for hierarchy \"CPU_ALU:alu\"" {  } { { "../CPU.vhd" "alu" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706024528679 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_output CPU_ALU.vhd(16) " "VHDL Signal Declaration warning at CPU_ALU.vhd(16): used implicit default value for signal \"o_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CPU_ALU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706024528679 "|CPU|CPU_ALU:alu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_half_carry CPU_ALU.vhd(17) " "VHDL Signal Declaration warning at CPU_ALU.vhd(17): used implicit default value for signal \"o_half_carry\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CPU_ALU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706024528679 "|CPU|CPU_ALU:alu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_carry CPU_ALU.vhd(18) " "VHDL Signal Declaration warning at CPU_ALU.vhd(18): used implicit default value for signal \"o_carry\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CPU_ALU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706024528679 "|CPU|CPU_ALU:alu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_overflow CPU_ALU.vhd(19) " "VHDL Signal Declaration warning at CPU_ALU.vhd(19): used implicit default value for signal \"o_overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CPU_ALU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706024528679 "|CPU|CPU_ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_b_input_register CPU_b_input_register:b_input_register " "Elaborating entity \"CPU_b_input_register\" for hierarchy \"CPU_b_input_register:b_input_register\"" {  } { { "../CPU.vhd" "b_input_register" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706024528684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_clock_generator CPU_clock_generator:clock_generator " "Elaborating entity \"CPU_clock_generator\" for hierarchy \"CPU_clock_generator:clock_generator\"" {  } { { "../CPU.vhd" "clock_generator" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706024528690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_data_output_register_buffer CPU_data_output_register_buffer:data_output_register_buffer " "Elaborating entity \"CPU_data_output_register_buffer\" for hierarchy \"CPU_data_output_register_buffer:data_output_register_buffer\"" {  } { { "../CPU.vhd" "data_output_register_buffer" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706024528694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_input_data_latch CPU_input_data_latch:input_data_latch " "Elaborating entity \"CPU_input_data_latch\" for hierarchy \"CPU_input_data_latch:input_data_latch\"" {  } { { "../CPU.vhd" "input_data_latch" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706024528699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_p_register CPU_p_register:p_register " "Elaborating entity \"CPU_p_register\" for hierarchy \"CPU_p_register:p_register\"" {  } { { "../CPU.vhd" "p_register" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706024528704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_program_counter_low CPU_program_counter_low:program_counter_low " "Elaborating entity \"CPU_program_counter_low\" for hierarchy \"CPU_program_counter_low:program_counter_low\"" {  } { { "../CPU.vhd" "program_counter_low" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706024528711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_program_counter_high CPU_program_counter_high:program_counter_high " "Elaborating entity \"CPU_program_counter_high\" for hierarchy \"CPU_program_counter_high:program_counter_high\"" {  } { { "../CPU.vhd" "program_counter_high" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706024528717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_random_control_logic_test CPU_random_control_logic_test:random_control_logic " "Elaborating entity \"CPU_random_control_logic_test\" for hierarchy \"CPU_random_control_logic_test:random_control_logic\"" {  } { { "../CPU.vhd" "random_control_logic" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706024528724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_stack_pointer CPU_stack_pointer:stack_pointer " "Elaborating entity \"CPU_stack_pointer\" for hierarchy \"CPU_stack_pointer:stack_pointer\"" {  } { { "../CPU.vhd" "stack_pointer" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706024528730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_xy_register CPU_xy_register:x_register " "Elaborating entity \"CPU_xy_register\" for hierarchy \"CPU_xy_register:x_register\"" {  } { { "../CPU.vhd" "x_register" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706024528737 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adh_bus\[7\]\" " "Converted tri-state node feeding \"adh_bus\[7\]\" into a selector" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 146 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adh_bus\[6\]\" " "Converted tri-state node feeding \"adh_bus\[6\]\" into a selector" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 146 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adh_bus\[5\]\" " "Converted tri-state node feeding \"adh_bus\[5\]\" into a selector" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 146 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adh_bus\[4\]\" " "Converted tri-state node feeding \"adh_bus\[4\]\" into a selector" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 146 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adh_bus\[3\]\" " "Converted tri-state node feeding \"adh_bus\[3\]\" into a selector" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 146 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adh_bus\[2\]\" " "Converted tri-state node feeding \"adh_bus\[2\]\" into a selector" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 146 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adh_bus\[1\]\" " "Converted tri-state node feeding \"adh_bus\[1\]\" into a selector" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 146 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adh_bus\[0\]\" " "Converted tri-state node feeding \"adh_bus\[0\]\" into a selector" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 146 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[7\]\" " "Converted tri-state node feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[7\]\" into a selector" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[6\]\" " "Converted tri-state node feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[6\]\" into a selector" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[5\]\" " "Converted tri-state node feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[5\]\" into a selector" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[4\]\" " "Converted tri-state node feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[4\]\" into a selector" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[3\]\" " "Converted tri-state node feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[3\]\" into a selector" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[2\]\" " "Converted tri-state node feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[2\]\" into a selector" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[1\]\" " "Converted tri-state node feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[1\]\" into a selector" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[0\]\" " "Converted tri-state node feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[0\]\" into a selector" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[7\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[7\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[6\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[6\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[5\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[5\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[4\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[4\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[3\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[3\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[2\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[2\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[1\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[1\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[0\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[0\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[7\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[7\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[6\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[6\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[5\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[5\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[4\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[4\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[3\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[3\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[2\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[2\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[1\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[1\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[0\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[0\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706024529004 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1706024529004 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1706024529101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706024529219 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706024529359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706024529462 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706024529462 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_irq " "No output dependent on input pin \"i_irq\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_irq"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ready " "No output dependent on input pin \"i_ready\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_ready"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[21\] " "No output dependent on input pin \"i_test_vector\[21\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[22\] " "No output dependent on input pin \"i_test_vector\[22\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[23\] " "No output dependent on input pin \"i_test_vector\[23\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[24\] " "No output dependent on input pin \"i_test_vector\[24\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[25\] " "No output dependent on input pin \"i_test_vector\[25\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[26\] " "No output dependent on input pin \"i_test_vector\[26\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[27\] " "No output dependent on input pin \"i_test_vector\[27\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[28\] " "No output dependent on input pin \"i_test_vector\[28\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[29\] " "No output dependent on input pin \"i_test_vector\[29\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[30\] " "No output dependent on input pin \"i_test_vector\[30\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[31\] " "No output dependent on input pin \"i_test_vector\[31\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[32\] " "No output dependent on input pin \"i_test_vector\[32\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[33\] " "No output dependent on input pin \"i_test_vector\[33\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[37\] " "No output dependent on input pin \"i_test_vector\[37\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[38\] " "No output dependent on input pin \"i_test_vector\[38\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[35\] " "No output dependent on input pin \"i_test_vector\[35\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[34\] " "No output dependent on input pin \"i_test_vector\[34\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[3\] " "No output dependent on input pin \"i_test_vector\[3\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[36\] " "No output dependent on input pin \"i_test_vector\[36\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706024529503 "|CPU|i_test_vector[36]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1706024529503 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706024529506 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706024529506 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1706024529506 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706024529506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706024529506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706024529518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 16:42:09 2024 " "Processing ended: Tue Jan 23 16:42:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706024529518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706024529518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706024529518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706024529518 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1706024531319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706024531319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 16:42:11 2024 " "Processing started: Tue Jan 23 16:42:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706024531319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1706024531319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1706024531319 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1706024531387 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1706024531388 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1706024531388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706024531478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706024531478 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706024531485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706024531522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706024531522 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706024531886 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706024531903 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706024531961 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "89 89 " "No exact pin location assignment(s) for 89 pins of 89 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1706024532187 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1706024540958 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_clk~inputCLKENA0 84 global CLKCTRL_G10 " "i_clk~inputCLKENA0 with 84 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1706024541219 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1706024541219 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706024541220 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706024541340 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706024541347 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706024541350 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706024541351 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706024541353 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706024541364 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1706024542242 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1706024542242 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1706024542245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1706024542245 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1706024542245 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706024542270 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1706024542271 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706024542271 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706024542765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706024549601 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1706024549831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706024552033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706024552900 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706024556060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706024556061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706024557402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/Quartus_CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706024562163 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706024562163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706024563158 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706024563158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706024563163 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706024565496 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706024565541 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706024566028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706024566029 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706024566442 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706024568958 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/Quartus_CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/Quartus_CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706024569347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6546 " "Peak virtual memory: 6546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706024569924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 16:42:49 2024 " "Processing ended: Tue Jan 23 16:42:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706024569924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706024569924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706024569924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706024569924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1706024572789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706024572789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 16:42:52 2024 " "Processing started: Tue Jan 23 16:42:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706024572789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706024572789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706024572789 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1706024573539 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706024579137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706024579938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 16:42:59 2024 " "Processing ended: Tue Jan 23 16:42:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706024579938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706024579938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706024579938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706024579938 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1706024580827 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1706024581705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706024581705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 16:43:01 2024 " "Processing started: Tue Jan 23 16:43:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706024581705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1706024581705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1706024581706 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1706024581788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1706024582324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1706024582325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706024582368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706024582368 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1706024583241 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1706024583242 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706024583242 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706024583242 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1706024583244 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706024583244 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1706024583289 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1706024583298 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1706024583355 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706024583355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.756 " "Worst-case setup slack is -1.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024583357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024583357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.756             -92.085 i_clk  " "   -1.756             -92.085 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024583357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706024583357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024583359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024583359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 i_clk  " "    0.289               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024583359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706024583359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706024583362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706024583366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024583369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024583369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -46.141 i_clk  " "   -0.394             -46.141 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024583369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706024583369 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706024583418 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706024583499 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706024584648 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706024584762 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1706024584860 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706024584860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.776 " "Worst-case setup slack is -1.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024584862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024584862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.776             -87.917 i_clk  " "   -1.776             -87.917 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024584862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706024584862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.273 " "Worst-case hold slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024584867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024584867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 i_clk  " "    0.273               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024584867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706024584867 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706024584871 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706024584874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024584880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024584880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -49.952 i_clk  " "   -0.394             -49.952 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024584880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706024584880 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1706024584893 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706024585133 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706024586001 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706024586051 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1706024586052 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706024586052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.724 " "Worst-case setup slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -22.469 i_clk  " "   -0.724             -22.469 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706024586054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 i_clk  " "    0.168               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706024586057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706024586060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706024586063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.083 " "Worst-case minimum pulse width slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -6.731 i_clk  " "   -0.083              -6.731 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706024586065 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706024586075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706024586227 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1706024586228 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706024586228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.557 " "Worst-case setup slack is -0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557             -14.690 i_clk  " "   -0.557             -14.690 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706024586230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 i_clk  " "    0.154               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706024586234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706024586237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706024586241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.081 " "Worst-case minimum pulse width slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -6.675 i_clk  " "   -0.081              -6.675 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706024586243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706024586243 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706024587492 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706024587493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5159 " "Peak virtual memory: 5159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706024587534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 16:43:07 2024 " "Processing ended: Tue Jan 23 16:43:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706024587534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706024587534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706024587534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706024587534 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1706024589142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706024589142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 16:43:09 2024 " "Processing started: Tue Jan 23 16:43:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706024589142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1706024589142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1706024589142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1706024590063 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vho D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/Quartus_CPU/simulation/modelsim/ simulation " "Generated file CPU.vho in folder \"D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/Quartus_CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1706024590118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706024590155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 16:43:10 2024 " "Processing ended: Tue Jan 23 16:43:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706024590155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706024590155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706024590155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1706024590155 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 76 s " "Quartus Prime Full Compilation was successful. 0 errors, 76 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1706024590839 ""}
