{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 11:47:18 2017 " "Info: Processing started: Tue Dec 05 11:47:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RSFF -c RSFF --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RSFF -c RSFF --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "S " "Info: Assuming node \"S\" is an undefined clock" {  } { { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 248 -24 144 264 "S" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "S" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "S register register inst11 inst11 500.0 MHz Internal " "Info: Clock \"S\" Internal fmax is restricted to 500.0 MHz between source register \"inst11\" and destination register \"inst11\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11 1 REG LCFF_X37_Y15_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y15_N17; Fanout = 3; REG Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns inst11~13 2 COMB LCCOMB_X37_Y15_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X37_Y15_N16; Fanout = 1; COMB Node = 'inst11~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { inst11 inst11~13 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns inst11 3 REG LCFF_X37_Y15_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X37_Y15_N17; Fanout = 3; REG Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst11~13 inst11 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst11 inst11~13 inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst11 {} inst11~13 {} inst11 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S destination 3.117 ns + Shortest register " "Info: + Shortest clock path from clock \"S\" to destination register is 3.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns S 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'S'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 248 -24 144 264 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(0.618 ns) 3.117 ns inst11 2 REG LCFF_X37_Y15_N17 3 " "Info: 2: + IC(1.635 ns) + CELL(0.618 ns) = 3.117 ns; Loc. = LCFF_X37_Y15_N17; Fanout = 3; REG Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { S inst11 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 47.55 % ) " "Info: Total cell delay = 1.482 ns ( 47.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.635 ns ( 52.45 % ) " "Info: Total interconnect delay = 1.635 ns ( 52.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { S inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { S {} S~combout {} inst11 {} } { 0.000ns 0.000ns 1.635ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S source 3.117 ns - Longest register " "Info: - Longest clock path from clock \"S\" to source register is 3.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns S 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'S'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 248 -24 144 264 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(0.618 ns) 3.117 ns inst11 2 REG LCFF_X37_Y15_N17 3 " "Info: 2: + IC(1.635 ns) + CELL(0.618 ns) = 3.117 ns; Loc. = LCFF_X37_Y15_N17; Fanout = 3; REG Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { S inst11 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 47.55 % ) " "Info: Total cell delay = 1.482 ns ( 47.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.635 ns ( 52.45 % ) " "Info: Total interconnect delay = 1.635 ns ( 52.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { S inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { S {} S~combout {} inst11 {} } { 0.000ns 0.000ns 1.635ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { S inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { S {} S~combout {} inst11 {} } { 0.000ns 0.000ns 1.635ns } { 0.000ns 0.864ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { S {} S~combout {} inst11 {} } { 0.000ns 0.000ns 1.635ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst11 inst11~13 inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst11 {} inst11~13 {} inst11 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { S inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { S {} S~combout {} inst11 {} } { 0.000ns 0.000ns 1.635ns } { 0.000ns 0.864ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { S {} S~combout {} inst11 {} } { 0.000ns 0.000ns 1.635ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst11 {} } {  } {  } "" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst11 K S 2.462 ns register " "Info: tsu for register \"inst11\" (data pin = \"K\", clock pin = \"S\") is 2.462 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.489 ns + Longest pin register " "Info: + Longest pin to register delay is 5.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns K 1 PIN PIN_G8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G8; Fanout = 1; PIN Node = 'K'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { K } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 344 -24 144 360 "K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.170 ns) + CELL(0.357 ns) 5.334 ns inst11~13 2 COMB LCCOMB_X37_Y15_N16 1 " "Info: 2: + IC(4.170 ns) + CELL(0.357 ns) = 5.334 ns; Loc. = LCCOMB_X37_Y15_N16; Fanout = 1; COMB Node = 'inst11~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.527 ns" { K inst11~13 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.489 ns inst11 3 REG LCFF_X37_Y15_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.489 ns; Loc. = LCFF_X37_Y15_N17; Fanout = 3; REG Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst11~13 inst11 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.319 ns ( 24.03 % ) " "Info: Total cell delay = 1.319 ns ( 24.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.170 ns ( 75.97 % ) " "Info: Total interconnect delay = 4.170 ns ( 75.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { K inst11~13 inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.489 ns" { K {} K~combout {} inst11~13 {} inst11 {} } { 0.000ns 0.000ns 4.170ns 0.000ns } { 0.000ns 0.807ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S destination 3.117 ns - Shortest register " "Info: - Shortest clock path from clock \"S\" to destination register is 3.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns S 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'S'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 248 -24 144 264 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(0.618 ns) 3.117 ns inst11 2 REG LCFF_X37_Y15_N17 3 " "Info: 2: + IC(1.635 ns) + CELL(0.618 ns) = 3.117 ns; Loc. = LCFF_X37_Y15_N17; Fanout = 3; REG Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { S inst11 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 47.55 % ) " "Info: Total cell delay = 1.482 ns ( 47.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.635 ns ( 52.45 % ) " "Info: Total interconnect delay = 1.635 ns ( 52.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { S inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { S {} S~combout {} inst11 {} } { 0.000ns 0.000ns 1.635ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { K inst11~13 inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.489 ns" { K {} K~combout {} inst11~13 {} inst11 {} } { 0.000ns 0.000ns 4.170ns 0.000ns } { 0.000ns 0.807ns 0.357ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { S inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { S {} S~combout {} inst11 {} } { 0.000ns 0.000ns 1.635ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "S Q_ inst11 6.665 ns register " "Info: tco from clock \"S\" to destination pin \"Q_\" through register \"inst11\" is 6.665 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S source 3.117 ns + Longest register " "Info: + Longest clock path from clock \"S\" to source register is 3.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns S 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'S'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 248 -24 144 264 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(0.618 ns) 3.117 ns inst11 2 REG LCFF_X37_Y15_N17 3 " "Info: 2: + IC(1.635 ns) + CELL(0.618 ns) = 3.117 ns; Loc. = LCFF_X37_Y15_N17; Fanout = 3; REG Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { S inst11 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 47.55 % ) " "Info: Total cell delay = 1.482 ns ( 47.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.635 ns ( 52.45 % ) " "Info: Total interconnect delay = 1.635 ns ( 52.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { S inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { S {} S~combout {} inst11 {} } { 0.000ns 0.000ns 1.635ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.454 ns + Longest register pin " "Info: + Longest register to pin delay is 3.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11 1 REG LCFF_X37_Y15_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y15_N17; Fanout = 3; REG Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(1.982 ns) 3.454 ns Q_ 2 PIN PIN_AA4 0 " "Info: 2: + IC(1.472 ns) + CELL(1.982 ns) = 3.454 ns; Loc. = PIN_AA4; Fanout = 0; PIN Node = 'Q_'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { inst11 Q_ } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 240 632 808 256 "Q_" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 57.38 % ) " "Info: Total cell delay = 1.982 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.472 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.472 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { inst11 Q_ } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { inst11 {} Q_ {} } { 0.000ns 1.472ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { S inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { S {} S~combout {} inst11 {} } { 0.000ns 0.000ns 1.635ns } { 0.000ns 0.864ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { inst11 Q_ } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { inst11 {} Q_ {} } { 0.000ns 1.472ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst11 J S -2.105 ns register " "Info: th for register \"inst11\" (data pin = \"J\", clock pin = \"S\") is -2.105 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S destination 3.117 ns + Longest register " "Info: + Longest clock path from clock \"S\" to destination register is 3.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns S 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'S'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 248 -24 144 264 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(0.618 ns) 3.117 ns inst11 2 REG LCFF_X37_Y15_N17 3 " "Info: 2: + IC(1.635 ns) + CELL(0.618 ns) = 3.117 ns; Loc. = LCFF_X37_Y15_N17; Fanout = 3; REG Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { S inst11 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 47.55 % ) " "Info: Total cell delay = 1.482 ns ( 47.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.635 ns ( 52.45 % ) " "Info: Total interconnect delay = 1.635 ns ( 52.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { S inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { S {} S~combout {} inst11 {} } { 0.000ns 0.000ns 1.635ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.371 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns J 1 PIN PIN_T7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T7; Fanout = 1; PIN Node = 'J'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { J } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 144 -24 144 160 "J" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.346 ns) + CELL(0.053 ns) 5.216 ns inst11~13 2 COMB LCCOMB_X37_Y15_N16 1 " "Info: 2: + IC(4.346 ns) + CELL(0.053 ns) = 5.216 ns; Loc. = LCCOMB_X37_Y15_N16; Fanout = 1; COMB Node = 'inst11~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.399 ns" { J inst11~13 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.371 ns inst11 3 REG LCFF_X37_Y15_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.371 ns; Loc. = LCFF_X37_Y15_N17; Fanout = 3; REG Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst11~13 inst11 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/No1205/RSFF.bdf" { { 184 520 584 264 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.025 ns ( 19.08 % ) " "Info: Total cell delay = 1.025 ns ( 19.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.346 ns ( 80.92 % ) " "Info: Total interconnect delay = 4.346 ns ( 80.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { J inst11~13 inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.371 ns" { J {} J~combout {} inst11~13 {} inst11 {} } { 0.000ns 0.000ns 4.346ns 0.000ns } { 0.000ns 0.817ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { S inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { S {} S~combout {} inst11 {} } { 0.000ns 0.000ns 1.635ns } { 0.000ns 0.864ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { J inst11~13 inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.371 ns" { J {} J~combout {} inst11~13 {} inst11 {} } { 0.000ns 0.000ns 4.346ns 0.000ns } { 0.000ns 0.817ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Peak virtual memory: 155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 11:47:19 2017 " "Info: Processing ended: Tue Dec 05 11:47:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
