{
    "hands_on_practices": [
        {
            "introduction": "This exercise demonstrates a fundamental technique in digital circuit design: the deliberate insertion of \"useful skew\". While random, uncontrolled skew is a primary source of timing uncertainty, intentionally delaying a clock signal can be a powerful tool for fixing setup time violations on critical paths. This practice guides you through the essential trade-off involved, requiring you to calculate the maximum safe skew that improves setup margin without creating a new hold time violation, a core skill for any timing closure effort. ",
            "id": "4260443",
            "problem": "A pair of positive-edge-triggered synchronous flip-flops in a single clock domain are connected by a combinational data path. You may assume conventional static timing analysis semantics used in Electronic Design Automation (EDA), where the setup check compares the latest data arrival to the next active capture clock edge and the hold check compares the earliest data arrival to the same active capture clock edge. A positive useful skew is defined here as delaying the capture clock arrival relative to the launch clock arrival by an amount $S$ at the sink flip-flop.\n\nYou are given the following device and path parameters:\n- Launch flip-flop clock-to-$Q$ maximum: $t_{\\mathrm{cq}}^{\\max} = 60\\ \\mathrm{ps}$.\n- Launch flip-flop clock-to-$Q$ minimum: $t_{\\mathrm{cq}}^{\\min} = 30\\ \\mathrm{ps}$.\n- Capture flip-flop setup time: $t_{\\mathrm{setup}} = 40\\ \\mathrm{ps}$.\n- Capture flip-flop hold time: $t_{\\mathrm{hold}} = 20\\ \\mathrm{ps}$.\n- Combinational data path maximum delay: $d_{\\max} = 740\\ \\mathrm{ps}$.\n- Combinational data path minimum delay: $d_{\\min} = 150\\ \\mathrm{ps}$.\n- Clock period: $T = 1\\ \\mathrm{ns}$.\n- Clock uncertainty for setup analysis (including jitter and skew variability): $U_{\\mathrm{setup}} = 50\\ \\mathrm{ps}$.\n- Clock uncertainty for hold analysis (including jitter and skew variability): $U_{\\mathrm{hold}} = 25\\ \\mathrm{ps}$.\n\nAssume that clock uncertainty is applied as a reduction of available time in the setup check and as an additional requirement in the hold check. Also assume that the useful skew insertion $S$ itself is deterministic for sign-off (its variability is already subsumed in the given clock uncertainties).\n\nThe design team wants to introduce positive useful skew $S$ to improve the setup margin by $100\\ \\mathrm{ps}$ on this path while guaranteeing that no hold-time violation can occur. Starting from first principles of setup and hold timing definitions and without using any prepackaged shortcut formulas, derive the condition on $S$ imposed by the hold constraint in the presence of uncertainty and determine the largest value of $S$ that both achieves at least $100\\ \\mathrm{ps}$ setup margin improvement and avoids hold violation on this path.\n\nExpress your final answer as the maximum feasible $S$ in $\\mathrm{ps}$, and round your answer to three significant figures.",
            "solution": "The problem as stated is a standard static timing analysis (STA) exercise for a digital logic path. All parameters are provided with consistent units (or units that are easily converted, such as $1\\ \\mathrm{ns} = 1000\\ \\mathrm{ps}$), and the terminology used (clock-to-Q, setup/hold time, clock uncertainty, useful skew) is standard in the field of integrated circuit design. The problem is scientifically grounded, well-posed, and objective. It does not violate any of the invalidity criteria. Therefore, the problem is valid, and a solution can be derived.\n\nThe solution requires deriving two constraints on the useful skew, $S$, from the setup and hold timing requirements, and then finding the maximum value of $S$ that satisfies both.\n\nFirst, let us establish the setup time constraint. The setup check ensures that data launched from the source flip-flop has enough time to travel through the combinational path and arrive at the destination flip-flop's input before the setup window of the next capture clock edge.\n\nLet the clock period be $T$. A clock edge at the launch flip-flop occurs at time $t=0$, launching data. The corresponding capture clock edge for this data will occur one cycle later. At the launch flip-flop, this next edge is at time $T$. Due to the positive useful skew $S$, this capture clock edge arrives at the capture flip-flop at time $T + S$.\n\nThe data must be stable at the capture flip-flop's input at least a time $t_{\\mathrm{setup}}$ before this capture edge. Accounting for clock uncertainty $U_{\\mathrm{setup}}$, which reduces the available time, the latest required arrival time for the data, $t_{\\mathrm{req}}$, is:\n$$t_{\\mathrm{req}} = (T + S) - t_{\\mathrm{setup}} - U_{\\mathrm{setup}}$$\nThe latest the data will actually arrive, $t_{\\mathrm{arrival}}^{\\max}$, is determined by the longest possible path delay, which includes the maximum clock-to-Q delay of the launch flip-flop and the maximum delay of the combinational logic:\n$$t_{\\mathrm{arrival}}^{\\max} = t_{\\mathrm{cq}}^{\\max} + d_{\\max}$$\nThe setup constraint requires $t_{\\mathrm{arrival}}^{\\max} \\le t_{\\mathrm{req}}$. The setup slack, $\\mathrm{Slack}_{\\mathrm{setup}}$, is defined as the difference $t_{\\mathrm{req}} - t_{\\mathrm{arrival}}^{\\max}$.\n$$\\mathrm{Slack}_{\\mathrm{setup}}(S) = (T + S - t_{\\mathrm{setup}} - U_{\\mathrm{setup}}) - (t_{\\mathrm{cq}}^{\\max} + d_{\\max})$$\nThe problem requires improving the setup margin by at least $100\\ \\mathrm{ps}$. The setup margin (or slack) improvement is the difference between the slack with skew $S$ and the slack with zero skew ($S=0$).\n$$\\mathrm{Slack}_{\\mathrm{setup}}(S=0) = (T - t_{\\mathrm{setup}} - U_{\\mathrm{setup}}) - (t_{\\mathrm{cq}}^{\\max} + d_{\\max})$$\nThe improvement in setup slack is:\n$$\\Delta \\mathrm{Slack}_{\\mathrm{setup}} = \\mathrm{Slack}_{\\mathrm{setup}}(S) - \\mathrm{Slack}_{\\mathrm{setup}}(S=0) = S$$\nThe requirement is that this improvement is at least $100\\ \\mathrm{ps}$. This gives the first constraint on $S$:\n$$S \\ge 100\\ \\mathrm{ps}$$\n\nSecond, let us establish the hold time constraint. The hold check ensures that new data launched from the source flip-flop does not arrive too early and corrupt the data currently being captured by the destination flip-flop. The check is performed at the same clock edge.\n\nA clock edge occurs at the launch flip-flop at time $t=0$. The earliest the new data can arrive at the capture flip-flop's input, $t_{\\mathrm{arrival}}^{\\min}$, is determined by the shortest possible path delay:\n$$t_{\\mathrm{arrival}}^{\\min} = t_{\\mathrm{cq}}^{\\min} + d_{\\min}$$\nThe capture clock edge corresponding to this launch edge arrives at the capture flip-flop at time $S$. The data being captured at this edge must remain stable for a duration of $t_{\\mathrm{hold}}$ after the edge. Including the hold uncertainty $U_{\\mathrm{hold}}$, which adds to the required hold time, the data input must not change until time $t_{\\mathrm{stable}}$:\n$$t_{\\mathrm{stable}} = S + t_{\\mathrm{hold}} + U_{\\mathrm{hold}}$$\nThe hold constraint requires that the new data does not arrive before this time: $t_{\\mathrm{arrival}}^{\\min} \\ge t_{\\mathrm{stable}}$.\n$$t_{\\mathrm{cq}}^{\\min} + d_{\\min} \\ge S + t_{\\mathrm{hold}} + U_{\\mathrm{hold}}$$\nThis inequality provides an upper bound on the allowable skew $S$:\n$$S \\le t_{\\mathrm{cq}}^{\\min} + d_{\\min} - t_{\\mathrm{hold}} - U_{\\mathrm{hold}}$$\n\nCombining the two constraints, we have a valid range for $S$:\n$$100\\ \\mathrm{ps} \\le S \\le t_{\\mathrm{cq}}^{\\min} + d_{\\min} - t_{\\mathrm{hold}} - U_{\\mathrm{hold}}$$\nNow, we substitute the given numerical values to find the upper bound:\n- $t_{\\mathrm{cq}}^{\\min} = 30\\ \\mathrm{ps}$\n- $d_{\\min} = 150\\ \\mathrm{ps}$\n- $t_{\\mathrm{hold}} = 20\\ \\mathrm{ps}$\n- $U_{\\mathrm{hold}} = 25\\ \\mathrm{ps}$\n\n$$S \\le 30\\ \\mathrm{ps} + 150\\ \\mathrm{ps} - 20\\ \\mathrm{ps} - 25\\ \\mathrm{ps}$$\n$$S \\le 180\\ \\mathrm{ps} - 45\\ \\mathrm{ps}$$\n$$S \\le 135\\ \\mathrm{ps}$$\nThe full condition on $S$ is therefore:\n$$100\\ \\mathrm{ps} \\le S \\le 135\\ \\mathrm{ps}$$\nThe problem asks for the largest value of $S$ that satisfies both conditions. This is the upper limit of the derived range.\n$$S_{\\max} = 135\\ \\mathrm{ps}$$\nThe value $135$ has three significant figures, as required for the final answer.\nThe other parameters given ($t_{\\mathrm{cq}}^{\\max}$, $d_{\\max}$, $T$, $t_{\\mathrm{setup}}$, $U_{\\mathrm{setup}}$) were necessary to correctly formulate the setup timing principle, but their numerical values were not needed to determine the *improvement* in setup margin, which simplifies to just $S$.",
            "answer": "$$\\boxed{135}$$"
        },
        {
            "introduction": "Jitter is a critical parameter in timing analysis, but its origins lie in the physical noise processes of oscillators, which are characterized in the frequency domain. This practice bridges the conceptual gap between the frequency domain and the time domain by deriving integrated root-mean-square (RMS) time jitter from a single-sideband (SSB) phase noise profile. Understanding this fundamental relationship is crucial for selecting appropriate clock sources and for translating component specifications into system-level timing impact. ",
            "id": "4260426",
            "problem": "A free-running clock oscillator in a mixed-signal integrated circuit has carrier frequency $f_{0} = 2\\,\\mathrm{GHz}$. Its single-sideband (SSB) phase noise $L(f)$, expressed in decibels relative to the carrier in a $1\\,\\mathrm{Hz}$ bandwidth (dBc/Hz), is measured to be $L(f_{1}) = -100\\,\\mathrm{dBc/Hz}$ at the offset frequency $f_{1} = 1\\,\\mathrm{MHz}$. Assume that, over the entire offset band of interest $f \\in [f_{\\mathrm{L}}, f_{\\mathrm{H}}] = [10\\,\\mathrm{kHz}, 10\\,\\mathrm{MHz}]$, the SSB phase noise follows an inverse-square law anchored at $f_{1}$ in the linear domain, i.e., $L_{\\mathrm{lin}}(f) = L_{\\mathrm{lin}}(f_{1}) \\left(\\frac{f_{1}}{f}\\right)^{2}$, where $L_{\\mathrm{lin}}(f)$ denotes the linear (non-decibel) ratio corresponding to $L(f)$.\n\nStarting from fundamental definitions that connect:\n- the SSB phase noise $L(f)$ to the phase fluctuation power spectral density $S_{\\phi}(f)$ in $\\mathrm{rad}^{2}/\\mathrm{Hz}$,\n- and the relation between phase fluctuation and time fluctuation for a sinusoidal carrier of frequency $f_{0}$,\n\nderive the expression for the root-mean-square (RMS) time jitter integrated over $[f_{\\mathrm{L}}, f_{\\mathrm{H}}]$, and compute its value for the given parameters. Express the final RMS time jitter in $\\mathrm{ps}$ and round your answer to four significant figures.",
            "solution": "The problem requires the derivation and calculation of the root-mean-square (RMS) time jitter of a clock oscillator, integrated over a specified frequency band, starting from fundamental definitions.\n\nThe solution is structured as follows:\n1.  Establish the relationship between single-sideband (SSB) phase noise, $L(f)$, and the power spectral density (PSD) of phase fluctuations, $S_{\\phi}(f)$.\n2.  Relate the phase fluctuations to time fluctuations (jitter), thereby deriving the PSD of time jitter, $S_j(f)$.\n3.  Integrate $S_j(f)$ over the specified frequency band $[f_{\\mathrm{L}}, f_{\\mathrm{H}}]$ to find the mean-square jitter, $\\sigma_j^2$.\n4.  Calculate the final numerical value for the RMS jitter, $\\sigma_j$.\n\nFirst, we relate the linear SSB phase noise power ratio, $L_{\\mathrm{lin}}(f)$, to the phase fluctuation PSD, $S_{\\phi}(f)$. For small phase fluctuations (the regime where phase noise is typically specified), the total power in the phase modulation sidebands, normalized to the carrier power, is given by the integral of $S_{\\phi}(f)$. The SSB phase noise, $L(f)$, represents the power in a single sideband relative to the carrier, in a $1\\,\\mathrm{Hz}$ bandwidth. The relationship is:\n$$S_{\\phi}(f) = 2 L_{\\mathrm{lin}}(f)$$\nThe units of $S_{\\phi}(f)$ are $\\mathrm{rad}^2/\\mathrm{Hz}$.\n\nSecond, we connect an instantaneous phase fluctuation, $\\phi(t)$, to the corresponding time jitter, $j(t)$. A sinusoidal carrier signal with phase noise can be represented as $v(t) = A \\cos(2\\pi f_0 t + \\phi(t))$, where $f_0$ is the carrier frequency. A phase deviation of $\\phi$ radians from the ideal linear phase $2\\pi f_0 t$ corresponds to a time deviation $j$ such that the phase change $2\\pi f_0 j$ matches $\\phi$. Thus, for small fluctuations:\n$$j(t) = \\frac{\\phi(t)}{2\\pi f_0}$$\nThis linear relationship in the time domain implies a squared relationship for their respective power spectral densities. The PSD of the time jitter, $S_j(f)$, is related to the PSD of the phase fluctuations, $S_{\\phi}(f)$, by:\n$$S_j(f) = \\left(\\frac{1}{2\\pi f_0}\\right)^2 S_{\\phi}(f)$$\nThe units of $S_j(f)$ are $\\mathrm{s}^2/\\mathrm{Hz}$. Combining the two relationships, we express the time jitter PSD directly in terms of the SSB phase noise:\n$$S_j(f) = \\frac{2 L_{\\mathrm{lin}}(f)}{(2\\pi f_0)^2} = \\frac{L_{\\mathrm{lin}}(f)}{2 \\pi^2 f_0^2}$$\n\nThe problem states that the SSB phase noise follows an inverse-square law in the linear domain over the frequency range of interest $f \\in [f_{\\mathrm{L}}, f_{\\mathrm{H}}]$:\n$$L_{\\mathrm{lin}}(f) = L_{\\mathrm{lin}}(f_{1}) \\left(\\frac{f_{1}}{f}\\right)^{2}$$\nSubstituting this model into the expression for $S_j(f)$ yields:\n$$S_j(f) = \\frac{1}{2 \\pi^2 f_0^2} \\left[ L_{\\mathrm{lin}}(f_{1}) \\left(\\frac{f_{1}}{f}\\right)^{2} \\right] = \\frac{L_{\\mathrm{lin}}(f_{1}) f_1^2}{2 \\pi^2 f_0^2} \\frac{1}{f^2}$$\n\nThe mean-square time jitter, $\\sigma_j^2$, is the integral of $S_j(f)$ from the lower frequency limit $f_{\\mathrm{L}}$ to the upper limit $f_{\\mathrm{H}}$:\n$$\\sigma_j^2 = \\int_{f_{\\mathrm{L}}}^{f_{\\mathrm{H}}} S_j(f) \\, df = \\int_{f_{\\mathrm{L}}}^{f_{\\mathrm{H}}} \\frac{L_{\\mathrm{lin}}(f_{1}) f_1^2}{2 \\pi^2 f_0^2} \\frac{1}{f^2} \\, df$$\nThe term involving the given parameters is constant with respect to the integration variable $f$.\n$$\\sigma_j^2 = \\frac{L_{\\mathrm{lin}}(f_{1}) f_1^2}{2 \\pi^2 f_0^2} \\int_{f_{\\mathrm{L}}}^{f_{\\mathrm{H}}} f^{-2} \\, df$$\nThe integral evaluates to:\n$$\\int_{f_{\\mathrm{L}}}^{f_{\\mathrm{H}}} f^{-2} \\, df = \\left[ -f^{-1} \\right]_{f_{\\mathrm{L}}}^{f_{\\mathrm{H}}} = \\left(-\\frac{1}{f_{\\mathrm{H}}}\\right) - \\left(-\\frac{1}{f_{\\mathrm{L}}}\\right) = \\frac{1}{f_{\\mathrm{L}}} - \\frac{1}{f_{\\mathrm{H}}}$$\nTherefore, the mean-square time jitter is given by the analytical expression:\n$$\\sigma_j^2 = \\frac{L_{\\mathrm{lin}}(f_{1}) f_1^2}{2 \\pi^2 f_0^2} \\left(\\frac{1}{f_{\\mathrm{L}}} - \\frac{1}{f_{\\mathrm{H}}}\\right)$$\nThe RMS time jitter, $\\sigma_j$, is the square root of this value.\n\nWe now substitute the given numerical values:\nCarrier frequency: $f_0 = 2\\,\\mathrm{GHz} = 2 \\times 10^9\\,\\mathrm{Hz}$\nReference offset frequency: $f_1 = 1\\,\\mathrm{MHz} = 1 \\times 10^6\\,\\mathrm{Hz}$\nIntegration limits: $f_{\\mathrm{L}} = 10\\,\\mathrm{kHz} = 1 \\times 10^4\\,\\mathrm{Hz}$ and $f_{\\mathrm{H}} = 10\\,\\mathrm{MHz} = 1 \\times 10^7\\,\\mathrm{Hz}$\nSSB phase noise at $f_1$: $L(f_1) = -100\\,\\mathrm{dBc/Hz}$\n\nFirst, we convert the decibel value $L(f_1)$ to its linear form $L_{\\mathrm{lin}}(f_1)$:\n$$L(f_1) = 10 \\log_{10}(L_{\\mathrm{lin}}(f_1)) \\implies L_{\\mathrm{lin}}(f_1) = 10^{L(f_1)/10}$$\n$$L_{\\mathrm{lin}}(f_1) = 10^{-100/10} = 10^{-10}\\,\\mathrm{Hz}^{-1}$$\n\nSubstituting these values into the expression for $\\sigma_j^2$:\n$$\\sigma_j^2 = \\frac{(10^{-10}\\,\\mathrm{Hz}^{-1}) (1 \\times 10^6\\,\\mathrm{Hz})^2}{2 \\pi^2 (2 \\times 10^9\\,\\mathrm{Hz})^2} \\left(\\frac{1}{1 \\times 10^4\\,\\mathrm{Hz}} - \\frac{1}{1 \\times 10^7\\,\\mathrm{Hz}}\\right)$$\n$$\\sigma_j^2 = \\frac{10^{-10} \\cdot 10^{12}}{2 \\pi^2 \\cdot 4 \\cdot 10^{18}} \\left(10^{-4} - 10^{-7}\\right)\\,\\mathrm{s}^2$$\n$$\\sigma_j^2 = \\frac{10^2}{8 \\pi^2 \\cdot 10^{18}} \\left(10^{-4} - 0.001 \\cdot 10^{-4}\\right)\\,\\mathrm{s}^2$$\n$$\\sigma_j^2 = \\frac{100}{8 \\pi^2 \\cdot 10^{18}} \\left(0.999 \\cdot 10^{-4}\\right)\\,\\mathrm{s}^2$$\n$$\\sigma_j^2 = \\frac{99.9}{8 \\pi^2} \\times 10^{-22}\\,\\mathrm{s}^2$$\nUsing $\\pi \\approx 3.14159265$:\n$$\\sigma_j^2 \\approx \\frac{99.9}{8 \\cdot 9.8696044} \\times 10^{-22}\\,\\mathrm{s}^2 \\approx \\frac{99.9}{78.956835} \\times 10^{-22}\\,\\mathrm{s}^2 \\approx 1.26524 \\times 10^{-22}\\,\\mathrm{s}^2$$\n\nTaking the square root to find the RMS jitter $\\sigma_j$:\n$$\\sigma_j = \\sqrt{1.26524 \\times 10^{-22}\\,\\mathrm{s}^2} \\approx 1.12483 \\times 10^{-11}\\,\\mathrm{s}$$\n\nThe problem requires the answer in picoseconds ($1\\,\\mathrm{ps} = 10^{-12}\\,\\mathrm{s}$).\n$$\\sigma_j \\approx 1.12483 \\times 10^{-11}\\,\\mathrm{s} = 11.2483 \\times 10^{-12}\\,\\mathrm{s} = 11.2483\\,\\mathrm{ps}$$\nRounding to four significant figures gives:\n$$\\sigma_j \\approx 11.25\\,\\mathrm{ps}$$",
            "answer": "$$\\boxed{11.25}$$"
        },
        {
            "introduction": "As semiconductor process variations become more pronounced, statistical timing analysis (SSTA) has become essential for accurately predicting circuit performance. This exercise explores a crucial aspect of SSTA: accounting for correlated variations through Common Path Pessimism Removal (CRPR). By comparing an analysis with and without CRPR, you will quantify the artificial pessimism that arises from incorrectly treating shared clock paths as independent, highlighting why sophisticated statistical methods are vital for realistic timing sign-off in modern designs. ",
            "id": "4260425",
            "problem": "A clock distribution network fans out from a source to two sinks, denoted by $S_{1}$ and $S_{2}$. The two sinks share a common upstream segment consisting of $3$ identical clock buffers before the divergence point; there is no additional downstream buffering unique to either sink. Each buffer delay is modeled as a Gaussian random variable due to On-Chip Variation (OCV), with independent variations across buffers and across analysis views. Specifically, each buffer in the shared segment has mean delay $\\mu_{b}$ and standard deviation $\\sigma_{b}$, and the delays of different buffers are mutually independent.\n\nAssume Statistical Static Timing Analysis (SSTA) is used to report the global skew between $S_{1}$ and $S_{2}$ as the magnitude of the $k$-sigma point of the skew random variable relative to its mean, with $k=3$. Consider two analyses of the global skew:\n- Without Common Path Pessimism Removal (CRPR), the shared segment is treated as if the launch and capture paths carry independent instantiations of the shared-buffer random delays.\n- With Common Path Pessimism Removal (CRPR), the shared segmentâ€™s random delays are correctly recognized as common to both sinks and thus correlated, so that common variations cancel in the skew.\n\nGiven $\\mu_{b} = 26\\ \\text{ps}$ and $\\sigma_{b} = 2.1\\ \\text{ps}$, compute the difference between the global skew magnitude reported without CRPR and with CRPR. Express your final result in picoseconds and round your answer to four significant figures.",
            "solution": "The problem as stated is scientifically grounded, well-posed, and objective. It presents a standard problem in Statistical Static Timing Analysis (SSTA) concerning clock skew and the effect of Common Path Pessimism Removal (CRPR). All necessary parameters are provided, and the terminology is precise within the domain of electronic design automation (EDA). The problem is therefore valid and a solution can be formulated.\n\nLet $T_1$ and $T_2$ be the random variables representing the total clock path delays from the source to sinks $S_1$ and $S_2$, respectively. The path to both sinks consists of a shared segment of $N=3$ identical clock buffers. Let $D_i$ be the delay of the $i$-th buffer in this common path, where $i \\in \\{1, 2, 3\\}$. Each $D_i$ is a Gaussian random variable with mean $\\mu_{D_i} = \\mu_b$ and standard deviation $\\sigma_{D_i} = \\sigma_b$. The problem states that buffer delays are mutually independent.\n\nSince the sinks share the same path and there is no unique downstream buffering, the physical delays are identical:\n$$ T_1 = \\sum_{i=1}^{N} D_i = D_1 + D_2 + D_3 $$\n$$ T_2 = \\sum_{i=1}^{N} D_i = D_1 + D_2 + D_3 $$\nThe clock skew, $S$, is the difference between these two path delays:\n$$ S = T_1 - T_2 $$\nThe problem defines the global skew magnitude as the $k$-sigma point of the skew random variable relative to its mean. If $\\mu_S$ is the mean of the skew and $\\sigma_S$ is its standard deviation, the $k$-sigma points are $\\mu_S \\pm k \\sigma_S$. The magnitude of the deviation from the mean is therefore $|(\\mu_S \\pm k \\sigma_S) - \\mu_S| = k \\sigma_S$. We are given $k=3$.\n\nWe will now analyze the two scenarios described.\n\n**1. Analysis with Common Path Pessimism Removal (CRPR)**\n\nIn an analysis with CRPR, the tool correctly recognizes that the shared segment is common to both the launch and capture paths (in this case, the paths to $S_1$ and $S_2$). The random variables representing the buffer delays are treated as perfectly correlated.\nThe skew random variable, $S_{CRPR}$, is:\n$$ S_{CRPR} = T_1 - T_2 = \\left(\\sum_{i=1}^{N} D_i\\right) - \\left(\\sum_{i=1}^{N} D_i\\right) = 0 $$\nThe skew is deterministically zero. Therefore, its mean is $\\mu_{S,CRPR} = 0$ and its standard deviation is $\\sigma_{S,CRPR} = 0$.\nThe global skew magnitude with CRPR, $G_{CRPR}$, is:\n$$ G_{CRPR} = k \\sigma_{S,CRPR} = 3 \\times 0 = 0 $$\n\n**2. Analysis without Common Path Pessimism Removal (CRPR)**\n\nWithout CRPR, the analysis tool incorrectly treats the shared path segments for $T_1$ and $T_2$ as independent. It models the delay to $S_1$ using one set of random variables and the delay to $S_2$ using a separate, independent set.\nLet the delay model for $T_1$ be $T'_1 = \\sum_{i=1}^{N} D'_i$, and for $T_2$ be $T''_2 = \\sum_{i=1}^{N} D''_i$.\nHere, $\\{D'_1, D'_2, \\dots, D'_N\\}$ and $\\{D''_1, D''_2, \\dots, D''_N\\}$ are two independent sets of independent and identically distributed random variables, where each $D'_i$ and $D''_i$ follows a Gaussian distribution $\\mathcal{N}(\\mu_b, \\sigma_b^2)$.\n\nThe skew random variable without CRPR, $S_{noCRPR}$, is:\n$$ S_{noCRPR} = T'_1 - T''_2 $$\nThe mean of the skew is:\n$$ \\mu_{S,noCRPR} = E[S_{noCRPR}] = E[T'_1 - T''_2] = E[T'_1] - E[T''_2] $$\nThe mean of each path delay is the sum of the means of the buffer delays:\n$$ E[T'_1] = \\sum_{i=1}^{N} E[D'_i] = N\\mu_b $$\n$$ E[T''_2] = \\sum_{i=1}^{N} E[D''_i] = N\\mu_b $$\nTherefore, the mean of the skew is:\n$$ \\mu_{S,noCRPR} = N\\mu_b - N\\mu_b = 0 $$\nThe variance of the skew is calculated next. Since the analysis treats $T'_1$ and $T''_2$ as independent, the variance of their difference is the sum of their variances:\n$$ \\text{Var}(S_{noCRPR}) = \\text{Var}(T'_1 - T''_2) = \\text{Var}(T'_1) + \\text{Var}(T''_2) $$\nThe variance of each path delay is the sum of the variances of the independent buffer delays:\n$$ \\text{Var}(T'_1) = \\text{Var}\\left(\\sum_{i=1}^{N} D'_i\\right) = \\sum_{i=1}^{N} \\text{Var}(D'_i) = N\\sigma_b^2 $$\nSimilarly, $\\text{Var}(T''_2) = N\\sigma_b^2$.\nSubstituting these into the expression for the skew variance:\n$$ \\text{Var}(S_{noCRPR}) = N\\sigma_b^2 + N\\sigma_b^2 = 2N\\sigma_b^2 $$\nThe standard deviation of the skew is the square root of the variance:\n$$ \\sigma_{S,noCRPR} = \\sqrt{2N\\sigma_b^2} = \\sigma_b\\sqrt{2N} $$\nThe global skew magnitude without CRPR, $G_{noCRPR}$, is:\n$$ G_{noCRPR} = k \\sigma_{S,noCRPR} = k \\sigma_b \\sqrt{2N} $$\n\n**Computation of the Difference**\n\nThe problem asks for the difference between the global skew magnitude reported without CRPR and with CRPR.\n$$ \\Delta G = G_{noCRPR} - G_{CRPR} = k \\sigma_b \\sqrt{2N} - 0 = k \\sigma_b \\sqrt{2N} $$\nWe are given the following values:\nNumber of shared buffers, $N=3$.\nStandard deviation of each buffer delay, $\\sigma_b = 2.1 \\ \\text{ps}$.\nThe sigma multiplier, $k=3$.\n\nSubstituting these values into the expression for the difference:\n$$ \\Delta G = 3 \\times (2.1 \\ \\text{ps}) \\times \\sqrt{2 \\times 3} $$\n$$ \\Delta G = 6.3 \\times \\sqrt{6} \\ \\text{ps} $$\nNow, we compute the numerical value:\n$$ \\sqrt{6} \\approx 2.44948974 $$\n$$ \\Delta G \\approx 6.3 \\times 2.44948974 \\ \\text{ps} $$\n$$ \\Delta G \\approx 15.43178536 \\ \\text{ps} $$\nThe problem requires the answer to be rounded to four significant figures.\n$$ \\Delta G \\approx 15.43 \\ \\text{ps} $$\nThis difference represents the artificial or pessimistic skew introduced by failing to account for the commonality of the shared clock path.",
            "answer": "$$\\boxed{15.43}$$"
        }
    ]
}