<stg><name>row_filter</name>


<trans_list>

<trans id="185" from="1" to="2">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="2" to="3">
<condition id="102">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="3" to="9">
<condition id="126">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="3" to="4">
<condition id="132">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="4" to="5">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="5" to="6">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="6" to="7">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="7" to="8">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="8" to="3">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="9" to="2">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="40" op_0_bw="32">
<![CDATA[
entry:0  %row_buf_0_val_0_V_s = alloca i40

]]></Node>
<StgValue><ssdm name="row_buf_0_val_0_V_s"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="40" op_0_bw="32">
<![CDATA[
entry:1  %src_kernel_winX_temp = alloca i40

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="40" op_0_bw="32">
<![CDATA[
entry:2  %src_kernel_winX_temp_1 = alloca i40

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="40" op_0_bw="32">
<![CDATA[
entry:3  %src_kernel_winX_temp_2 = alloca i40

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="40" op_0_bw="32">
<![CDATA[
entry:4  %src_kernel_winX_temp_3 = alloca i40

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="40" op_0_bw="32">
<![CDATA[
entry:5  %src_kernel_winX_temp_4 = alloca i40

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="40" op_0_bw="32">
<![CDATA[
entry:6  %src_kernel_winX_temp_5 = alloca i40

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="40" op_0_bw="32">
<![CDATA[
entry:7  %row_buf_0_val_0_V_1 = alloca i40

]]></Node>
<StgValue><ssdm name="row_buf_0_val_0_V_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="40" op_0_bw="32">
<![CDATA[
entry:8  %row_buf_0_val_0_V_2 = alloca i40

]]></Node>
<StgValue><ssdm name="row_buf_0_val_0_V_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="40" op_0_bw="32">
<![CDATA[
entry:9  %row_buf_0_val_0_V_3 = alloca i40

]]></Node>
<StgValue><ssdm name="row_buf_0_val_0_V_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="40" op_0_bw="32">
<![CDATA[
entry:10  %row_buf_0_val_0_V_4 = alloca i40

]]></Node>
<StgValue><ssdm name="row_buf_0_val_0_V_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecInterface(i40* %p_src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecInterface(i35* %p_dst_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="40" op_0_bw="64">
<![CDATA[
entry:13  %l_border_buf_0_val_s = alloca [7 x i40], align 8

]]></Node>
<StgValue><ssdm name="l_border_buf_0_val_s"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="40" op_0_bw="64">
<![CDATA[
entry:14  %r_border_buf_0_val_s = alloca [7 x i40], align 8

]]></Node>
<StgValue><ssdm name="r_border_buf_0_val_s"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecInterface(i32* %cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecInterface(i32* %rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(i1* %p_anchor_x, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18  %heightloop = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rows)

]]></Node>
<StgValue><ssdm name="heightloop"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19  %cols_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cols)

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:20  %rbegin_i1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([95 x i8]* @hls_KD_KD_LineBuffe_2) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i1_i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
entry:21  %rend_i15_0_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([95 x i8]* @hls_KD_KD_LineBuffe_2, i32 %rbegin_i1_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i15_0_i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:22  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([95 x i8]* @hls_KD_KD_LineBuffe_2) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
entry:23  %rend_i_0_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([95 x i8]* @hls_KD_KD_LineBuffe_2, i32 %rbegin_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i_0_i"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:24  %index = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %p_anchor_x)

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:25  %index_cast_i1_cast = select i1 %index, i32 3, i32 0

]]></Node>
<StgValue><ssdm name="index_cast_i1_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26  %right_border = add nsw i32 %cols_read, -1

]]></Node>
<StgValue><ssdm name="right_border"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27  %stop = add nsw i32 %cols_read, %index_cast_i1_cast

]]></Node>
<StgValue><ssdm name="stop"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28  %tmp_1_i = add i32 %cols_read, 7

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:29  %tmp_2_cast_i_cast = select i1 %index, i32 -4, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_2_cast_i_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30  %l_border_buf_0_val_1 = getelementptr [7 x i40]* %l_border_buf_0_val_s, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="l_border_buf_0_val_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
entry:31  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %t_V = phi i32 [ 0, %entry ], [ %i_V, %5 ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond1_i = icmp eq i32 %t_V, %heightloop

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 256, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %i_V = add i32 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1_i, label %.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %t_V_1 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge8.0.i ]

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond2_i = icmp eq i32 %t_V_1, %tmp_1_i

]]></Node>
<StgValue><ssdm name="exitcond2_i"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 263, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %j_V = add i32 %t_V_1, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2_i, label %5, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %p_assign = add i32 %t_V_1, %tmp_2_cast_i_cast

]]></Node>
<StgValue><ssdm name="p_assign"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_4_i = icmp ult i32 %t_V_1, %cols_read

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %tmp_5_i = icmp eq i32 %t_V_1, 0

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %ult = icmp ult i32 %t_V_1, %right_border

]]></Node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:7  %rev = xor i1 %ult, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %or_cond_i = and i1 %rev, %tmp_4_i

]]></Node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %col_assign = sub i32 %right_border, %t_V_1

]]></Node>
<StgValue><ssdm name="col_assign"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_7_i = icmp ugt i32 %t_V_1, %index_cast_i1_cast

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %or_cond1_i = or i1 %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="or_cond1_i"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_8_i = icmp ugt i32 %t_V_1, %stop

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_9_i = icmp ugt i32 %t_V_1, 6

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %rev1 = xor i1 %tmp_1, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_38_i = icmp slt i32 %p_assign, %cols_read

]]></Node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %or_cond_i_i = and i1 %tmp_38_i, %rev1

]]></Node>
<StgValue><ssdm name="or_cond_i_i"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:19  %p_assign_1_i = select i1 %tmp_2, i32 0, i32 %right_border

]]></Node>
<StgValue><ssdm name="p_assign_1_i"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20  %x_i = select i1 %or_cond_i_i, i32 %p_assign, i32 %p_assign_1_i

]]></Node>
<StgValue><ssdm name="x_i"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:21  br i1 %tmp_4_i, label %3, label %._crit_edge4.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.0.i:0  br i1 %tmp_5_i, label %4, label %._crit_edge5.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.0.i:0  br i1 %or_cond_i, label %"operator().exit.0.i", label %._crit_edge6.0.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge6.0.i_ifconv:19  br i1 %tmp_9_i, label %"apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv", label %._crit_edge8.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:0  %tmp_V = call i40 @_ssdm_op_Read.ap_fifo.volatile.i40P(i40* %p_src_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
:1  store i40 %tmp_V, i40* %row_buf_0_val_0_V_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge4.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="40" op_0_bw="40">
<![CDATA[
:0  %row_buf_0_val_0_V_13 = load i40* %row_buf_0_val_0_V_s

]]></Node>
<StgValue><ssdm name="row_buf_0_val_0_V_13"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="40" op_1_bw="3">
<![CDATA[
:1  store i40 %row_buf_0_val_0_V_13, i40* %l_border_buf_0_val_1, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge5.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="40" op_0_bw="40">
<![CDATA[
operator().exit.0.i:0  %row_buf_0_val_0_V_14 = load i40* %row_buf_0_val_0_V_s

]]></Node>
<StgValue><ssdm name="row_buf_0_val_0_V_14"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="32">
<![CDATA[
operator().exit.0.i:1  %tmp_45_i = zext i32 %col_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit.0.i:2  %r_border_buf_0_val_3 = getelementptr [7 x i40]* %r_border_buf_0_val_s, i64 0, i64 %tmp_45_i

]]></Node>
<StgValue><ssdm name="r_border_buf_0_val_3"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="40" op_1_bw="3">
<![CDATA[
operator().exit.0.i:3  store i40 %row_buf_0_val_0_V_14, i40* %r_border_buf_0_val_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
operator().exit.0.i:4  br label %._crit_edge6.0.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40">
<![CDATA[
._crit_edge6.0.i_ifconv:0  %row_buf_0_val_0_V_5 = load i40* %row_buf_0_val_0_V_s

]]></Node>
<StgValue><ssdm name="row_buf_0_val_0_V_5"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="40" op_0_bw="40">
<![CDATA[
._crit_edge6.0.i_ifconv:2  %row_buf_0_val_0_V_7 = load i40* %row_buf_0_val_0_V_2

]]></Node>
<StgValue><ssdm name="row_buf_0_val_0_V_7"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="40" op_0_bw="40">
<![CDATA[
._crit_edge6.0.i_ifconv:3  %row_buf_0_val_0_V_8 = load i40* %row_buf_0_val_0_V_3

]]></Node>
<StgValue><ssdm name="row_buf_0_val_0_V_8"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="40" op_0_bw="40">
<![CDATA[
._crit_edge6.0.i_ifconv:4  %row_buf_0_val_0_V_9 = load i40* %row_buf_0_val_0_V_4

]]></Node>
<StgValue><ssdm name="row_buf_0_val_0_V_9"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
._crit_edge6.0.i_ifconv:15  %row_buf_val_V_0_0_2_1 = select i1 %index, i40 %row_buf_0_val_0_V_8, i40 %row_buf_0_val_0_V_7

]]></Node>
<StgValue><ssdm name="row_buf_val_V_0_0_2_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
._crit_edge6.0.i_ifconv:16  %row_buf_0_val_0_V_10 = select i1 %index, i40 %row_buf_0_val_0_V_9, i40 %row_buf_0_val_0_V_8

]]></Node>
<StgValue><ssdm name="row_buf_0_val_0_V_10"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
._crit_edge6.0.i_ifconv:17  %row_buf_0_val_0_V_11 = select i1 %index, i40 %row_buf_0_val_0_V_5, i40 %row_buf_0_val_0_V_9

]]></Node>
<StgValue><ssdm name="row_buf_0_val_0_V_11"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
._crit_edge6.0.i_ifconv:18  %row_buf_0_val_0_V_12 = select i1 %index, i40 %row_buf_0_val_0_V_7, i40 %row_buf_0_val_0_V_5

]]></Node>
<StgValue><ssdm name="row_buf_0_val_0_V_12"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge8.0.i:6  store i40 %row_buf_0_val_0_V_11, i40* %row_buf_0_val_0_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge8.0.i:7  store i40 %row_buf_0_val_0_V_10, i40* %row_buf_0_val_0_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge8.0.i:8  store i40 %row_buf_val_V_0_0_2_1, i40* %row_buf_0_val_0_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="or_cond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge6.0.i_ifconv:5  %tmp_50_i = zext i32 %x_i to i64

]]></Node>
<StgValue><ssdm name="tmp_50_i"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="or_cond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge6.0.i_ifconv:6  %l_border_buf_0_val_2 = getelementptr [7 x i40]* %l_border_buf_0_val_s, i64 0, i64 %tmp_50_i

]]></Node>
<StgValue><ssdm name="l_border_buf_0_val_2"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="or_cond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="40" op_0_bw="3">
<![CDATA[
._crit_edge6.0.i_ifconv:7  %l_border_buf_0_val_3 = load i40* %l_border_buf_0_val_2, align 8

]]></Node>
<StgValue><ssdm name="l_border_buf_0_val_3"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6.0.i_ifconv:8  %col_assign_2_i = sub i32 %right_border, %x_i

]]></Node>
<StgValue><ssdm name="col_assign_2_i"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge6.0.i_ifconv:9  %tmp_51_i = zext i32 %col_assign_2_i to i64

]]></Node>
<StgValue><ssdm name="tmp_51_i"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge6.0.i_ifconv:10  %r_border_buf_0_val_1 = getelementptr [7 x i40]* %r_border_buf_0_val_s, i64 0, i64 %tmp_51_i

]]></Node>
<StgValue><ssdm name="r_border_buf_0_val_1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="40" op_0_bw="3">
<![CDATA[
._crit_edge6.0.i_ifconv:11  %r_border_buf_0_val_2 = load i40* %r_border_buf_0_val_1, align 8

]]></Node>
<StgValue><ssdm name="r_border_buf_0_val_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:1  %tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="40" op_0_bw="40">
<![CDATA[
._crit_edge6.0.i_ifconv:1  %row_buf_0_val_0_V_6 = load i40* %row_buf_0_val_0_V_1

]]></Node>
<StgValue><ssdm name="row_buf_0_val_0_V_6"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="or_cond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="40" op_0_bw="3">
<![CDATA[
._crit_edge6.0.i_ifconv:7  %l_border_buf_0_val_3 = load i40* %l_border_buf_0_val_2, align 8

]]></Node>
<StgValue><ssdm name="l_border_buf_0_val_3"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="40" op_0_bw="3">
<![CDATA[
._crit_edge6.0.i_ifconv:11  %r_border_buf_0_val_2 = load i40* %r_border_buf_0_val_1, align 8

]]></Node>
<StgValue><ssdm name="r_border_buf_0_val_2"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
._crit_edge6.0.i_ifconv:12  %sel_tmp3 = select i1 %or_cond1_i, i40 %row_buf_0_val_0_V_6, i40 %l_border_buf_0_val_3

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge6.0.i_ifconv:13  %sel_tmp4 = and i1 %or_cond1_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
._crit_edge6.0.i_ifconv:14  %src_kernel_winX_temp_11 = select i1 %sel_tmp4, i40 %r_border_buf_0_val_2, i40 %sel_tmp3

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_11"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="40" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:0  %src_kernel_winX_temp_12 = load i40* %src_kernel_winX_temp

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_12"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="40" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:1  %src_kernel_winX_temp_13 = load i40* %src_kernel_winX_temp_1

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_13"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="40" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:2  %src_kernel_winX_temp_14 = load i40* %src_kernel_winX_temp_2

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_14"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="40" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:3  %src_kernel_winX_temp_15 = load i40* %src_kernel_winX_temp_3

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_15"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="40" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:4  %src_kernel_winX_temp_16 = load i40* %src_kernel_winX_temp_4

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_16"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="40" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:5  %src_kernel_winX_temp_17 = load i40* %src_kernel_winX_temp_5

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_17"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="41" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:6  %OP1_V_1_0_0_i = sext i40 %src_kernel_winX_temp_17 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_0_i"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="41" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:7  %OP1_V_1_0_0_1_i = sext i40 %src_kernel_winX_temp_16 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_0_1_i"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:8  %tmp_7 = add i40 %src_kernel_winX_temp_16, %src_kernel_winX_temp_17

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:9  %addconv_i = add nsw i41 %OP1_V_1_0_0_i, %OP1_V_1_0_0_1_i

]]></Node>
<StgValue><ssdm name="addconv_i"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="42" op_0_bw="41">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:10  %p_Val2_11_0_0_1_ca = sext i41 %addconv_i to i42

]]></Node>
<StgValue><ssdm name="p_Val2_11_0_0_1_ca"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="41" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:11  %tmp_73_0_0_2_cast_i_s = sext i40 %src_kernel_winX_temp_15 to i41

]]></Node>
<StgValue><ssdm name="tmp_73_0_0_2_cast_i_s"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="41" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:12  %tmp_73_0_0_3_cast_i_s = sext i40 %src_kernel_winX_temp_14 to i41

]]></Node>
<StgValue><ssdm name="tmp_73_0_0_3_cast_i_s"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:13  %tmp_8 = add i40 %src_kernel_winX_temp_14, %src_kernel_winX_temp_15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:14  %tmp = add i41 %tmp_73_0_0_2_cast_i_s, %tmp_73_0_0_3_cast_i_s

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="42" op_0_bw="41">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:15  %tmp_cast = sext i41 %tmp to i42

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="35" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:16  %tmp_3 = trunc i40 %tmp_7 to i35

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="35" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:17  %tmp_5 = trunc i40 %tmp_8 to i35

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:18  %p_Val2_11_0_0_3_i = add i42 %tmp_cast, %p_Val2_11_0_0_1_ca

]]></Node>
<StgValue><ssdm name="p_Val2_11_0_0_3_i"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="43" op_0_bw="42">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:19  %p_Val2_11_0_0_3_ca = sext i42 %p_Val2_11_0_0_3_i to i43

]]></Node>
<StgValue><ssdm name="p_Val2_11_0_0_3_ca"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="43" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:20  %tmp_73_0_0_4_cast_i = sext i40 %src_kernel_winX_temp_13 to i43

]]></Node>
<StgValue><ssdm name="tmp_73_0_0_4_cast_i"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="35" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:21  %tmp_6 = trunc i40 %src_kernel_winX_temp_13 to i35

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:22  %tmp_4 = add i35 %tmp_3, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="41" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:23  %tmp_73_0_0_5_cast_i_s = sext i40 %src_kernel_winX_temp_12 to i41

]]></Node>
<StgValue><ssdm name="tmp_73_0_0_5_cast_i_s"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="35" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:24  %tmp_9 = trunc i40 %src_kernel_winX_temp_12 to i35

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="41" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:25  %tmp_73_0_0_6_cast_i_s = sext i40 %src_kernel_winX_temp_11 to i41

]]></Node>
<StgValue><ssdm name="tmp_73_0_0_6_cast_i_s"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="35" op_0_bw="40">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:26  %tmp_10 = trunc i40 %src_kernel_winX_temp_11 to i35

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:27  %tmp7 = add i43 %p_Val2_11_0_0_3_ca, %tmp_73_0_0_4_cast_i

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:28  %tmp8 = add i41 %tmp_73_0_0_5_cast_i_s, %tmp_73_0_0_6_cast_i_s

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="43" op_0_bw="41">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:29  %tmp112_cast = sext i41 %tmp8 to i43

]]></Node>
<StgValue><ssdm name="tmp112_cast"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:30  %p_Val2_11_0_0_6_i = add i43 %tmp112_cast, %tmp7

]]></Node>
<StgValue><ssdm name="p_Val2_11_0_0_6_i"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:31  %isneg = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %p_Val2_11_0_0_6_i, i32 42)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:32  %tmp9 = add i35 %tmp_4, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:33  %tmp10 = add i35 %tmp_6, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:34  %p_Val2_s = add i35 %tmp10, %tmp9

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:35  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %p_Val2_11_0_0_6_i, i32 34)

]]></Node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:36  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i43.i32.i32(i43 %p_Val2_11_0_0_6_i, i32 35, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:37  %p_not_i_i_i_i = icmp ne i8 %tmp_s, 0

]]></Node>
<StgValue><ssdm name="p_not_i_i_i_i"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:38  %brmerge_i_i_i_i = or i1 %newsignbit, %p_not_i_i_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_i"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:39  %tmp_1_i_i_i = xor i1 %isneg, true

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:40  %overflow = and i1 %brmerge_i_i_i_i, %tmp_1_i_i_i

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:41  %newsignbit_0_not_i_i = xor i1 %newsignbit, true

]]></Node>
<StgValue><ssdm name="newsignbit_0_not_i_i"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:42  %p_not38_i_i_i_i = icmp ne i8 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="p_not38_i_i_i_i"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:43  %brmerge39_i_i_i_i = or i1 %p_not38_i_i_i_i, %newsignbit_0_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge39_i_i_i_i"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:44  %underflow = and i1 %brmerge39_i_i_i_i, %isneg

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:45  %brmerge_i_i_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_i_i"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:46  %underflow_not_i_i_i = xor i1 %underflow, true

]]></Node>
<StgValue><ssdm name="underflow_not_i_i_i"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:47  %brmerge_i_i_i = or i1 %overflow, %underflow_not_i_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:48  %p_Val2_2 = select i1 %brmerge_i_i_i_i_i, i35 17179869183, i35 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:49  %p_Val2_4_i_i_i = select i1 %underflow, i35 -17179869184, i35 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_4_i_i_i"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:50  %tmp_V_1 = select i1 %brmerge_i_i_i, i35 %p_Val2_2, i35 %p_Val2_4_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="40" op_0_bw="40">
<![CDATA[
._crit_edge8.0.i:0  %src_kernel_winX_temp_6 = load i40* %src_kernel_winX_temp

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_6"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="40" op_0_bw="40">
<![CDATA[
._crit_edge8.0.i:1  %src_kernel_winX_temp_7 = load i40* %src_kernel_winX_temp_1

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_7"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="40" op_0_bw="40">
<![CDATA[
._crit_edge8.0.i:2  %src_kernel_winX_temp_8 = load i40* %src_kernel_winX_temp_2

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_8"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="40" op_0_bw="40">
<![CDATA[
._crit_edge8.0.i:3  %src_kernel_winX_temp_9 = load i40* %src_kernel_winX_temp_3

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_9"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="40" op_0_bw="40">
<![CDATA[
._crit_edge8.0.i:4  %src_kernel_winX_temp_10 = load i40* %src_kernel_winX_temp_4

]]></Node>
<StgValue><ssdm name="src_kernel_winX_temp_10"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge8.0.i:5  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_3_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge8.0.i:9  store i40 %row_buf_0_val_0_V_12, i40* %row_buf_0_val_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge8.0.i:10  store i40 %src_kernel_winX_temp_10, i40* %src_kernel_winX_temp_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge8.0.i:11  store i40 %src_kernel_winX_temp_9, i40* %src_kernel_winX_temp_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge8.0.i:12  store i40 %src_kernel_winX_temp_8, i40* %src_kernel_winX_temp_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge8.0.i:13  store i40 %src_kernel_winX_temp_7, i40* %src_kernel_winX_temp_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge8.0.i:14  store i40 %src_kernel_winX_temp_6, i40* %src_kernel_winX_temp_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge8.0.i:15  store i40 %src_kernel_winX_temp_11, i40* %src_kernel_winX_temp

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge8.0.i:16  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="181" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:51  call void @_ssdm_op_Write.ap_fifo.volatile.i35P(i35* %p_dst_data_stream_V_V, i35 %tmp_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv:52  br label %._crit_edge8.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
