--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Apr 25 04:29:45 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     REU
Constraint file: REU_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 976.000000 -waveform { 0.000000 488.000000 } -name PHI2 [ get_ports { PHI2 } ]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 955.473ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_97  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/CA[7]_598  (to PHI2 -)

   Delay:                  20.367ns  (30.9% logic, 69.1% route), 14 logic levels.

 Constraint Details:

     20.367ns data_path \dmaseq/DMA_97 to \reureg/CA[7]_598 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 955.473ns

 Path Details: \dmaseq/DMA_97 to \reureg/CA[7]_598

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_97 (from PHI2)
Route        40   e 2.110                                  DMA
LUT4        ---     0.493              A to Z              \glue/i2125_2_lut_rep_81_3_lut
Route         9   e 1.574                                  n3864
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut_rep_63_3_lut_4_lut
Route         3   e 1.258                                  \reureg/n3846
LUT4        ---     0.493              A to Z              \reureg/XferType_1__I_0_i1_3_lut_4_lut
Route        10   e 1.604                                  XferType[0]
LUT4        ---     0.493              C to Z              \dmaseq/i19_4_lut
Route         1   e 0.941                                  n6
LUT4        ---     0.493              B to Z              \reureg/i19_3_lut
Route         2   e 1.141                                  \reureg/n6
LUT4        ---     0.493              C to Z              \reureg/i1_3_lut_rep_53
Route        12   e 1.657                                  n3836
LUT4        ---     0.493              B to Z              \dmaseq/AutoloadEN_I_0_2_lut_rep_50_3_lut
Route        23   e 1.836                                  n3833
A1_TO_FCO   ---     0.827           A[2] to COUT           \reureg/CAOut_7__I_0_1
Route         1   e 0.020                                  \reureg/n3234
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/CAOut_7__I_0_3
Route         1   e 0.020                                  \reureg/n3235
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/CAOut_7__I_0_5
Route         1   e 0.020                                  \reureg/n3236
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/CAOut_7__I_0_7
Route         1   e 0.020                                  \reureg/n3237
FCI_TO_F    ---     0.598            CIN to S[2]           \reureg/CAOut_7__I_0_9
Route         1   e 0.941                                  \reureg/CAOut_7__N_192[7]
LUT4        ---     0.493              D to Z              \reureg/mux_197_i8_3_lut_4_lut
Route         1   e 0.941                                  \reureg/CAOut_7__N_189
                  --------
                   20.367  (30.9% logic, 69.1% route), 14 logic levels.


Passed:  The following path meets requirements by 955.473ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_97  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/REUA[6]_631  (to PHI2 -)

   Delay:                  20.367ns  (30.9% logic, 69.1% route), 14 logic levels.

 Constraint Details:

     20.367ns data_path \dmaseq/DMA_97 to \reureg/REUA[6]_631 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 955.473ns

 Path Details: \dmaseq/DMA_97 to \reureg/REUA[6]_631

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_97 (from PHI2)
Route        40   e 2.110                                  DMA
LUT4        ---     0.493              A to Z              \glue/i2125_2_lut_rep_81_3_lut
Route         9   e 1.574                                  n3864
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut_rep_63_3_lut_4_lut
Route         3   e 1.258                                  \reureg/n3846
LUT4        ---     0.493              A to Z              \reureg/XferType_1__I_0_i1_3_lut_4_lut
Route        10   e 1.604                                  XferType[0]
LUT4        ---     0.493              C to Z              \dmaseq/i19_4_lut
Route         1   e 0.941                                  n6
LUT4        ---     0.493              B to Z              \reureg/i19_3_lut
Route         2   e 1.141                                  \reureg/n6
LUT4        ---     0.493              C to Z              \reureg/i1_3_lut_rep_53
Route        12   e 1.657                                  n3836
LUT4        ---     0.493              B to Z              \dmaseq/AutoloadEN_I_0_2_lut_rep_50_3_lut
Route        23   e 1.836                                  n3833
A1_TO_FCO   ---     0.827           A[2] to COUT           \reureg/REUAOut_7__I_0_1
Route         1   e 0.020                                  \reureg/n3250
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/REUAOut_7__I_0_3
Route         1   e 0.020                                  \reureg/n3251
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/REUAOut_7__I_0_5
Route         1   e 0.020                                  \reureg/n3252
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/REUAOut_7__I_0_7
Route         1   e 0.020                                  \reureg/n3253
FCI_TO_F    ---     0.598            CIN to S[2]           \reureg/REUAOut_7__I_0_9
Route         1   e 0.941                                  \reureg/REUAOut_7__N_104[6]
LUT4        ---     0.493              D to Z              \reureg/mux_195_i7_3_lut_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_6__N_107
                  --------
                   20.367  (30.9% logic, 69.1% route), 14 logic levels.


Passed:  The following path meets requirements by 955.473ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_97  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/REUA[15]_646  (to PHI2 -)

   Delay:                  20.367ns  (30.9% logic, 69.1% route), 14 logic levels.

 Constraint Details:

     20.367ns data_path \dmaseq/DMA_97 to \reureg/REUA[15]_646 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 955.473ns

 Path Details: \dmaseq/DMA_97 to \reureg/REUA[15]_646

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_97 (from PHI2)
Route        40   e 2.110                                  DMA
LUT4        ---     0.493              A to Z              \glue/i2125_2_lut_rep_81_3_lut
Route         9   e 1.574                                  n3864
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut_rep_63_3_lut_4_lut
Route         3   e 1.258                                  \reureg/n3846
LUT4        ---     0.493              A to Z              \reureg/XferType_1__I_0_i1_3_lut_4_lut
Route        10   e 1.604                                  XferType[0]
LUT4        ---     0.493              C to Z              \dmaseq/i19_4_lut
Route         1   e 0.941                                  n6
LUT4        ---     0.493              B to Z              \reureg/i19_3_lut
Route         2   e 1.141                                  \reureg/n6
LUT4        ---     0.493              C to Z              \reureg/i1_3_lut_rep_53
Route        12   e 1.657                                  n3836
LUT4        ---     0.493              B to Z              \dmaseq/AutoloadEN_I_0_2_lut_rep_50_3_lut
Route        23   e 1.836                                  n3833
A1_TO_FCO   ---     0.827           A[2] to COUT           \reureg/REUAOut_15__I_0_1
Route         1   e 0.020                                  \reureg/n3258
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/REUAOut_15__I_0_3
Route         1   e 0.020                                  \reureg/n3259
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/REUAOut_15__I_0_5
Route         1   e 0.020                                  \reureg/n3260
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/REUAOut_15__I_0_7
Route         1   e 0.020                                  \reureg/n3261
FCI_TO_F    ---     0.598            CIN to S[2]           \reureg/REUAOut_15__I_0_9
Route         1   e 0.941                                  REUAOut_15__N_57[7]
LUT4        ---     0.493              D to Z              mux_194_i8_3_lut_4_lut
Route         1   e 0.941                                  REUAOut_15__N_54
                  --------
                   20.367  (30.9% logic, 69.1% route), 14 logic levels.

Report: 20.527 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 122.000000 -waveform { 0.000000 61.000000 } -name C8M [ get_ports { C8M } ]
            201 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 56.213ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \ram/PHI2r_i0  (from C8M +)
   Destination:    FD1S3IX    D              \ram/S__i0  (to C8M +)

   Delay:                   4.627ns  (30.9% logic, 69.1% route), 3 logic levels.

 Constraint Details:

      4.627ns data_path \ram/PHI2r_i0 to \ram/S__i0 meets
     61.000ns delay constraint less
      0.160ns L_S requirement (totaling 60.840ns) by 56.213ns

 Path Details: \ram/PHI2r_i0 to \ram/S__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/PHI2r_i0 (from C8M)
Route         3   e 1.315                                  \ram/PHI2r[0]
LUT4        ---     0.493              C to Z              \ram/i2_3_lut_rep_73_4_lut
Route         1   e 0.941                                  \ram/n3856
LUT4        ---     0.493              B to Z              \ram/i2106_4_lut
Route         1   e 0.941                                  \ram/S_2__N_521[0]
                  --------
                    4.627  (30.9% logic, 69.1% route), 3 logic levels.


Passed:  The following path meets requirements by 56.330ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \ram/PHI2r_i1  (from C8M +)
   Destination:    FD1S3IX    D              \ram/S__i0  (to C8M +)

   Delay:                   4.510ns  (31.7% logic, 68.3% route), 3 logic levels.

 Constraint Details:

      4.510ns data_path \ram/PHI2r_i1 to \ram/S__i0 meets
     61.000ns delay constraint less
      0.160ns L_S requirement (totaling 60.840ns) by 56.330ns

 Path Details: \ram/PHI2r_i1 to \ram/S__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/PHI2r_i1 (from C8M)
Route         2   e 1.198                                  \ram/PHI2r[1]
LUT4        ---     0.493              D to Z              \ram/i2_3_lut_rep_73_4_lut
Route         1   e 0.941                                  \ram/n3856
LUT4        ---     0.493              B to Z              \ram/i2106_4_lut
Route         1   e 0.941                                  \ram/S_2__N_521[0]
                  --------
                    4.510  (31.7% logic, 68.3% route), 3 logic levels.


Passed:  The following path meets requirements by 57.447ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \ram/PHI2r_i0  (from C8M +)
   Destination:    FD1P3IX    CD             \ram/S__i1  (to C8M +)

   Delay:                   3.393ns  (27.6% logic, 72.4% route), 2 logic levels.

 Constraint Details:

      3.393ns data_path \ram/PHI2r_i0 to \ram/S__i1 meets
     61.000ns delay constraint less
      0.160ns L_S requirement (totaling 60.840ns) by 57.447ns

 Path Details: \ram/PHI2r_i0 to \ram/S__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/PHI2r_i0 (from C8M)
Route         3   e 1.315                                  \ram/PHI2r[0]
LUT4        ---     0.493              B to Z              \ram/i864_2_lut_4_lut_4_lut
Route         2   e 1.141                                  \ram/n1207
                  --------
                    3.393  (27.6% logic, 72.4% route), 2 logic levels.

Report: 4.787 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 976.000000         |             |             |
-waveform { 0.000000 488.000000 } -name |             |             |
PHI2 [ get_ports { PHI2 } ]             |   976.000 ns|    20.527 ns|    14  
                                        |             |             |
create_clock -period 122.000000         |             |             |
-waveform { 0.000000 61.000000 } -name  |             |             |
C8M [ get_ports { C8M } ]               |   122.000 ns|     9.574 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  11997 paths, 424 nets, and 1180 connections (62.1% coverage)


Peak memory: 65470464 bytes, TRCE: 7118848 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
