<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › kernel › cpu.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cpu.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* cpu.c: Dinky routines to look for the kind of Sparc cpu</span>
<span class="cm"> *        we are on.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1996 David S. Miller (davem@caip.rutgers.edu)</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/seq_file.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/threads.h&gt;</span>

<span class="cp">#include &lt;asm/spitfire.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/oplib.h&gt;</span>
<span class="cp">#include &lt;asm/setup.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/head.h&gt;</span>
<span class="cp">#include &lt;asm/psr.h&gt;</span>
<span class="cp">#include &lt;asm/mbus.h&gt;</span>
<span class="cp">#include &lt;asm/cpudata.h&gt;</span>

<span class="cp">#include &quot;kernel.h&quot;</span>

<span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="n">cpuinfo_sparc</span><span class="p">,</span> <span class="n">__cpu_data</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span> <span class="p">};</span>
<span class="n">EXPORT_PER_CPU_SYMBOL</span><span class="p">(</span><span class="n">__cpu_data</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">ncpus_probed</span><span class="p">;</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsr_storage</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">cpu_info</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">psr_vers</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">pmu_name</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">fpu_info</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">fp_vers</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define NOCPU 8</span>
<span class="cp">#define NOFPU 8</span>

<span class="k">struct</span> <span class="n">manufacturer_info</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">psr_impl</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpu_info</span> <span class="n">cpu_info</span><span class="p">[</span><span class="n">NOCPU</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">fpu_info</span> <span class="n">fpu_info</span><span class="p">[</span><span class="n">NOFPU</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define CPU(ver, _name) \</span>
<span class="cp">{ .psr_vers = ver, .name = _name }</span>

<span class="cp">#define CPU_PMU(ver, _name, _pmu_name)	\</span>
<span class="cp">{ .psr_vers = ver, .name = _name, .pmu_name = _pmu_name }</span>

<span class="cp">#define FPU(ver, _name) \</span>
<span class="cp">{ .fp_vers = ver, .name = _name }</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">manufacturer_info</span> <span class="n">__initconst</span> <span class="n">manufacturer_info</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="p">{</span>
	<span class="mi">0</span><span class="p">,</span>
	<span class="cm">/* Sun4/100, 4/200, SLC */</span>
	<span class="p">.</span><span class="n">cpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;Fujitsu  MB86900/1A or LSI L64831 SparcKIT-40&quot;</span><span class="p">),</span>
		<span class="cm">/* borned STP1012PGA */</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span>  <span class="s">&quot;Fujitsu  MB86904&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="s">&quot;Fujitsu TurboSparc MB86907&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">fpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;Fujitsu MB86910 or Weitek WTL1164/5&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Fujitsu MB86911 or Weitek WTL1164/5 or LSI L64831&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="s">&quot;LSI Logic L64802 or Texas Instruments ACT8847&quot;</span><span class="p">),</span>
		<span class="cm">/* SparcStation SLC, SparcStation1 */</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="s">&quot;Weitek WTL3170/2&quot;</span><span class="p">),</span>
		<span class="cm">/* SPARCstation-5 */</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="s">&quot;Lsi Logic/Meiko L64804 or compatible&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">}</span>
<span class="p">},{</span>
	<span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* SparcStation2, SparcServer 490 &amp; 690 */</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;LSI Logic Corporation - L64811&quot;</span><span class="p">),</span>
		<span class="cm">/* SparcStation2 */</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Cypress/ROSS CY7C601&quot;</span><span class="p">),</span>
		<span class="cm">/* Embedded controller */</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="s">&quot;Cypress/ROSS CY7C611&quot;</span><span class="p">),</span>
		<span class="cm">/* Ross Technologies HyperSparc */</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mh">0xf</span><span class="p">,</span> <span class="s">&quot;ROSS HyperSparc RT620&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mh">0xe</span><span class="p">,</span> <span class="s">&quot;ROSS HyperSparc RT625 or RT626&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">fpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;ROSS HyperSparc combined IU/FPU&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Lsi Logic L64814&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="s">&quot;Texas Instruments TMS390-C602A&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="s">&quot;Cypress CY7C602 FPU&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">}</span>
<span class="p">},{</span>
	<span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* ECL Implementation, CRAY S-MP Supercomputer... AIEEE! */</span>
		<span class="cm">/* Someone please write the code to support this beast! ;) */</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;Bipolar Integrated Technology - B5010&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">fpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">FPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">}</span>
<span class="p">},{</span>
	<span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;LSI Logic Corporation - unknown-type&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">fpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">FPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">}</span>
<span class="p">},{</span>
	<span class="n">PSR_IMPL_TI</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;Texas Instruments, Inc. - SuperSparc-(II)&quot;</span><span class="p">),</span>
		<span class="cm">/* SparcClassic  --  borned STP1010TAB-50*/</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Texas Instruments, Inc. - MicroSparc&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="s">&quot;Texas Instruments, Inc. - MicroSparc II&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="s">&quot;Texas Instruments, Inc. - SuperSparc 51&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="s">&quot;Texas Instruments, Inc. - SuperSparc 61&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="s">&quot;Texas Instruments, Inc. - unknown&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">fpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* SuperSparc 50 module */</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;SuperSparc on-chip FPU&quot;</span><span class="p">),</span>
		<span class="cm">/* SparcClassic */</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="s">&quot;TI MicroSparc on chip FPU&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">}</span>
<span class="p">},{</span>
	<span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;Matsushita - MN10501&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">fpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;Matsushita MN10501&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">}</span>
<span class="p">},{</span>
	<span class="mi">6</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;Philips Corporation - unknown&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">fpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">FPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">}</span>
<span class="p">},{</span>
	<span class="mi">7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;Harvest VLSI Design Center, Inc. - unknown&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">fpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">FPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">}</span>
<span class="p">},{</span>
	<span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;Systems and Processes Engineering Corporation (SPEC)&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">fpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">FPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">}</span>
<span class="p">},{</span>
	<span class="mi">9</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Gallium arsenide 200MHz, BOOOOGOOOOMIPS!!! */</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;Fujitsu or Weitek Power-UP&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Fujitsu or Weitek Power-UP&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="s">&quot;Fujitsu or Weitek Power-UP&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="s">&quot;Fujitsu or Weitek Power-UP&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">fpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="s">&quot;Fujitsu or Weitek on-chip FPU&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">}</span>
<span class="p">},{</span>
	<span class="n">PSR_IMPL_LEON</span><span class="p">,</span>		<span class="cm">/* Aeroflex Gaisler */</span>
	<span class="p">.</span><span class="n">cpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">CPU</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="s">&quot;LEON&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">fpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="s">&quot;GRFPU&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="s">&quot;GRFPU-Lite&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">}</span>
<span class="p">},{</span>
	<span class="mh">0x17</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">CPU_PMU</span><span class="p">(</span><span class="mh">0x10</span><span class="p">,</span> <span class="s">&quot;TI UltraSparc I   (SpitFire)&quot;</span><span class="p">,</span> <span class="s">&quot;ultra12&quot;</span><span class="p">),</span>
		<span class="n">CPU_PMU</span><span class="p">(</span><span class="mh">0x11</span><span class="p">,</span> <span class="s">&quot;TI UltraSparc II  (BlackBird)&quot;</span><span class="p">,</span> <span class="s">&quot;ultra12&quot;</span><span class="p">),</span>
		<span class="n">CPU_PMU</span><span class="p">(</span><span class="mh">0x12</span><span class="p">,</span> <span class="s">&quot;TI UltraSparc IIi (Sabre)&quot;</span><span class="p">,</span> <span class="s">&quot;ultra12&quot;</span><span class="p">),</span>
		<span class="n">CPU_PMU</span><span class="p">(</span><span class="mh">0x13</span><span class="p">,</span> <span class="s">&quot;TI UltraSparc IIe (Hummingbird)&quot;</span><span class="p">,</span> <span class="s">&quot;ultra12&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">fpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mh">0x10</span><span class="p">,</span> <span class="s">&quot;UltraSparc I integrated FPU&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mh">0x11</span><span class="p">,</span> <span class="s">&quot;UltraSparc II integrated FPU&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mh">0x12</span><span class="p">,</span> <span class="s">&quot;UltraSparc IIi integrated FPU&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mh">0x13</span><span class="p">,</span> <span class="s">&quot;UltraSparc IIe integrated FPU&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">}</span>
<span class="p">},{</span>
	<span class="mh">0x22</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">CPU_PMU</span><span class="p">(</span><span class="mh">0x10</span><span class="p">,</span> <span class="s">&quot;TI UltraSparc I   (SpitFire)&quot;</span><span class="p">,</span> <span class="s">&quot;ultra12&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">fpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mh">0x10</span><span class="p">,</span> <span class="s">&quot;UltraSparc I integrated FPU&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">}</span>
<span class="p">},{</span>
	<span class="mh">0x3e</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">CPU_PMU</span><span class="p">(</span><span class="mh">0x14</span><span class="p">,</span> <span class="s">&quot;TI UltraSparc III (Cheetah)&quot;</span><span class="p">,</span> <span class="s">&quot;ultra3&quot;</span><span class="p">),</span>
		<span class="n">CPU_PMU</span><span class="p">(</span><span class="mh">0x15</span><span class="p">,</span> <span class="s">&quot;TI UltraSparc III+ (Cheetah+)&quot;</span><span class="p">,</span> <span class="s">&quot;ultra3+&quot;</span><span class="p">),</span>
		<span class="n">CPU_PMU</span><span class="p">(</span><span class="mh">0x16</span><span class="p">,</span> <span class="s">&quot;TI UltraSparc IIIi (Jalapeno)&quot;</span><span class="p">,</span> <span class="s">&quot;ultra3i&quot;</span><span class="p">),</span>
		<span class="n">CPU_PMU</span><span class="p">(</span><span class="mh">0x18</span><span class="p">,</span> <span class="s">&quot;TI UltraSparc IV (Jaguar)&quot;</span><span class="p">,</span> <span class="s">&quot;ultra3+&quot;</span><span class="p">),</span>
		<span class="n">CPU_PMU</span><span class="p">(</span><span class="mh">0x19</span><span class="p">,</span> <span class="s">&quot;TI UltraSparc IV+ (Panther)&quot;</span><span class="p">,</span> <span class="s">&quot;ultra4+&quot;</span><span class="p">),</span>
		<span class="n">CPU_PMU</span><span class="p">(</span><span class="mh">0x22</span><span class="p">,</span> <span class="s">&quot;TI UltraSparc IIIi+ (Serrano)&quot;</span><span class="p">,</span> <span class="s">&quot;ultra3i&quot;</span><span class="p">),</span>
		<span class="n">CPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">fpu_info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mh">0x14</span><span class="p">,</span> <span class="s">&quot;UltraSparc III integrated FPU&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mh">0x15</span><span class="p">,</span> <span class="s">&quot;UltraSparc III+ integrated FPU&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mh">0x16</span><span class="p">,</span> <span class="s">&quot;UltraSparc IIIi integrated FPU&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mh">0x18</span><span class="p">,</span> <span class="s">&quot;UltraSparc IV integrated FPU&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mh">0x19</span><span class="p">,</span> <span class="s">&quot;UltraSparc IV+ integrated FPU&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="mh">0x22</span><span class="p">,</span> <span class="s">&quot;UltraSparc IIIi+ integrated FPU&quot;</span><span class="p">),</span>
		<span class="n">FPU</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">}</span>
<span class="p">}};</span>

<span class="cm">/* In order to get the fpu type correct, you need to take the IDPROM&#39;s</span>
<span class="cm"> * machine type value into consideration too.  I will fix this.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">sparc_cpu_type</span><span class="p">;</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">sparc_fpu_type</span><span class="p">;</span>
<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">sparc_pmu_type</span><span class="p">;</span>


<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">set_cpu_and_fpu</span><span class="p">(</span><span class="kt">int</span> <span class="n">psr_impl</span><span class="p">,</span> <span class="kt">int</span> <span class="n">psr_vers</span><span class="p">,</span> <span class="kt">int</span> <span class="n">fpu_vers</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">manufacturer_info</span> <span class="o">*</span><span class="n">manuf</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">sparc_cpu_type</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">sparc_fpu_type</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">sparc_pmu_type</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">manuf</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">manufacturer_info</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">psr_impl</span> <span class="o">==</span> <span class="n">manufacturer_info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">psr_impl</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">manuf</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">manufacturer_info</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">manuf</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="k">const</span> <span class="k">struct</span> <span class="n">cpu_info</span> <span class="o">*</span><span class="n">cpu</span><span class="p">;</span>
		<span class="k">const</span> <span class="k">struct</span> <span class="n">fpu_info</span> <span class="o">*</span><span class="n">fpu</span><span class="p">;</span>

		<span class="n">cpu</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">manuf</span><span class="o">-&gt;</span><span class="n">cpu_info</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">cpu</span><span class="o">-&gt;</span><span class="n">psr_vers</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span>
		<span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cpu</span><span class="o">-&gt;</span><span class="n">psr_vers</span> <span class="o">==</span> <span class="n">psr_vers</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">sparc_cpu_type</span> <span class="o">=</span> <span class="n">cpu</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">;</span>
				<span class="n">sparc_pmu_type</span> <span class="o">=</span> <span class="n">cpu</span><span class="o">-&gt;</span><span class="n">pmu_name</span><span class="p">;</span>
				<span class="n">sparc_fpu_type</span> <span class="o">=</span> <span class="s">&quot;No FPU&quot;</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">cpu</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">fpu</span> <span class="o">=</span>  <span class="o">&amp;</span><span class="n">manuf</span><span class="o">-&gt;</span><span class="n">fpu_info</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">fpu</span><span class="o">-&gt;</span><span class="n">fp_vers</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span>
		<span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">fpu</span><span class="o">-&gt;</span><span class="n">fp_vers</span> <span class="o">==</span> <span class="n">fpu_vers</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">sparc_fpu_type</span> <span class="o">=</span> <span class="n">fpu</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">fpu</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sparc_cpu_type</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;CPU: Unknown chip, impl[0x%x] vers[0x%x]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">psr_impl</span><span class="p">,</span> <span class="n">psr_vers</span><span class="p">);</span>
		<span class="n">sparc_cpu_type</span> <span class="o">=</span> <span class="s">&quot;Unknown CPU&quot;</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sparc_fpu_type</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;FPU: Unknown chip, impl[0x%x] vers[0x%x]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">psr_impl</span><span class="p">,</span> <span class="n">fpu_vers</span><span class="p">);</span>
		<span class="n">sparc_fpu_type</span> <span class="o">=</span> <span class="s">&quot;Unknown FPU&quot;</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sparc_pmu_type</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="n">sparc_pmu_type</span> <span class="o">=</span> <span class="s">&quot;Unknown PMU&quot;</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SPARC32</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">show_cpuinfo</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">__unused</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span>
		   <span class="s">&quot;cpu</span><span class="se">\t\t</span><span class="s">: %s</span><span class="se">\n</span><span class="s">&quot;</span>
		   <span class="s">&quot;fpu</span><span class="se">\t\t</span><span class="s">: %s</span><span class="se">\n</span><span class="s">&quot;</span>
		   <span class="s">&quot;promlib</span><span class="se">\t\t</span><span class="s">: Version %d Revision %d</span><span class="se">\n</span><span class="s">&quot;</span>
		   <span class="s">&quot;prom</span><span class="se">\t\t</span><span class="s">: %d.%d</span><span class="se">\n</span><span class="s">&quot;</span>
		   <span class="s">&quot;type</span><span class="se">\t\t</span><span class="s">: %s</span><span class="se">\n</span><span class="s">&quot;</span>
		   <span class="s">&quot;ncpus probed</span><span class="se">\t</span><span class="s">: %d</span><span class="se">\n</span><span class="s">&quot;</span>
		   <span class="s">&quot;ncpus active</span><span class="se">\t</span><span class="s">: %d</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="cp">#ifndef CONFIG_SMP</span>
		   <span class="s">&quot;CPU0Bogo</span><span class="se">\t</span><span class="s">: %lu.%02lu</span><span class="se">\n</span><span class="s">&quot;</span>
		   <span class="s">&quot;CPU0ClkTck</span><span class="se">\t</span><span class="s">: %ld</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="cp">#endif</span>
		   <span class="p">,</span>
		   <span class="n">sparc_cpu_type</span><span class="p">,</span>
		   <span class="n">sparc_fpu_type</span> <span class="p">,</span>
		   <span class="n">romvec</span><span class="o">-&gt;</span><span class="n">pv_romvers</span><span class="p">,</span>
		   <span class="n">prom_rev</span><span class="p">,</span>
		   <span class="n">romvec</span><span class="o">-&gt;</span><span class="n">pv_printrev</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">,</span>
		   <span class="n">romvec</span><span class="o">-&gt;</span><span class="n">pv_printrev</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">,</span>
		   <span class="o">&amp;</span><span class="n">cputypval</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		   <span class="n">ncpus_probed</span><span class="p">,</span>
		   <span class="n">num_online_cpus</span><span class="p">()</span>
<span class="cp">#ifndef CONFIG_SMP</span>
		   <span class="p">,</span> <span class="n">cpu_data</span><span class="p">(</span><span class="mi">0</span><span class="p">).</span><span class="n">udelay_val</span><span class="o">/</span><span class="p">(</span><span class="mi">500000</span><span class="o">/</span><span class="n">HZ</span><span class="p">),</span>
		   <span class="p">(</span><span class="n">cpu_data</span><span class="p">(</span><span class="mi">0</span><span class="p">).</span><span class="n">udelay_val</span><span class="o">/</span><span class="p">(</span><span class="mi">5000</span><span class="o">/</span><span class="n">HZ</span><span class="p">))</span> <span class="o">%</span> <span class="mi">100</span><span class="p">,</span>
		   <span class="n">cpu_data</span><span class="p">(</span><span class="mi">0</span><span class="p">).</span><span class="n">clock_tick</span>
<span class="cp">#endif</span>
		<span class="p">);</span>

<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="n">smp_bogo</span><span class="p">(</span><span class="n">m</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="n">mmu_info</span><span class="p">(</span><span class="n">m</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="n">smp_info</span><span class="p">(</span><span class="n">m</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SPARC32 */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_SPARC64</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dcache_parity_tl1_occurred</span><span class="p">;</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">icache_parity_tl1_occurred</span><span class="p">;</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">show_cpuinfo</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">__unused</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span>
		   <span class="s">&quot;cpu</span><span class="se">\t\t</span><span class="s">: %s</span><span class="se">\n</span><span class="s">&quot;</span>
		   <span class="s">&quot;fpu</span><span class="se">\t\t</span><span class="s">: %s</span><span class="se">\n</span><span class="s">&quot;</span>
		   <span class="s">&quot;pmu</span><span class="se">\t\t</span><span class="s">: %s</span><span class="se">\n</span><span class="s">&quot;</span>
		   <span class="s">&quot;prom</span><span class="se">\t\t</span><span class="s">: %s</span><span class="se">\n</span><span class="s">&quot;</span>
		   <span class="s">&quot;type</span><span class="se">\t\t</span><span class="s">: %s</span><span class="se">\n</span><span class="s">&quot;</span>
		   <span class="s">&quot;ncpus probed</span><span class="se">\t</span><span class="s">: %d</span><span class="se">\n</span><span class="s">&quot;</span>
		   <span class="s">&quot;ncpus active</span><span class="se">\t</span><span class="s">: %d</span><span class="se">\n</span><span class="s">&quot;</span>
		   <span class="s">&quot;D$ parity tl1</span><span class="se">\t</span><span class="s">: %u</span><span class="se">\n</span><span class="s">&quot;</span>
		   <span class="s">&quot;I$ parity tl1</span><span class="se">\t</span><span class="s">: %u</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="cp">#ifndef CONFIG_SMP</span>
		   <span class="s">&quot;Cpu0ClkTck</span><span class="se">\t</span><span class="s">: %016lx</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="cp">#endif</span>
		   <span class="p">,</span>
		   <span class="n">sparc_cpu_type</span><span class="p">,</span>
		   <span class="n">sparc_fpu_type</span><span class="p">,</span>
		   <span class="n">sparc_pmu_type</span><span class="p">,</span>
		   <span class="n">prom_version</span><span class="p">,</span>
		   <span class="p">((</span><span class="n">tlb_type</span> <span class="o">==</span> <span class="n">hypervisor</span><span class="p">)</span> <span class="o">?</span>
		    <span class="s">&quot;sun4v&quot;</span> <span class="o">:</span>
		    <span class="s">&quot;sun4u&quot;</span><span class="p">),</span>
		   <span class="n">ncpus_probed</span><span class="p">,</span>
		   <span class="n">num_online_cpus</span><span class="p">(),</span>
		   <span class="n">dcache_parity_tl1_occurred</span><span class="p">,</span>
		   <span class="n">icache_parity_tl1_occurred</span>
<span class="cp">#ifndef CONFIG_SMP</span>
		   <span class="p">,</span> <span class="n">cpu_data</span><span class="p">(</span><span class="mi">0</span><span class="p">).</span><span class="n">clock_tick</span>
<span class="cp">#endif</span>
		<span class="p">);</span>
	<span class="n">cpucap_info</span><span class="p">(</span><span class="n">m</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="n">smp_bogo</span><span class="p">(</span><span class="n">m</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="n">mmu_info</span><span class="p">(</span><span class="n">m</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="n">smp_info</span><span class="p">(</span><span class="n">m</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SPARC64 */</span><span class="cp"></span>

<span class="k">static</span> <span class="kt">void</span> <span class="o">*</span><span class="nf">c_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="n">loff_t</span> <span class="o">*</span><span class="n">pos</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* The pointer we are returning is arbitrary,</span>
<span class="cm">	 * it just has to be non-NULL and not IS_ERR</span>
<span class="cm">	 * in the success case.</span>
<span class="cm">	 */</span>
	<span class="k">return</span> <span class="o">*</span><span class="n">pos</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">?</span> <span class="o">&amp;</span><span class="n">c_start</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="o">*</span><span class="nf">c_next</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">v</span><span class="p">,</span> <span class="n">loff_t</span> <span class="o">*</span><span class="n">pos</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">++*</span><span class="n">pos</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">c_start</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="n">pos</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">c_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">seq_operations</span> <span class="n">cpuinfo_op</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">start</span> <span class="o">=</span><span class="n">c_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">next</span> <span class="o">=</span>	<span class="n">c_next</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop</span> <span class="o">=</span>	<span class="n">c_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">show</span> <span class="o">=</span>	<span class="n">show_cpuinfo</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_SPARC32</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">cpu_type_probe</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">psr_impl</span><span class="p">,</span> <span class="n">psr_vers</span><span class="p">,</span> <span class="n">fpu_vers</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">psr</span><span class="p">;</span>

	<span class="n">psr_impl</span> <span class="o">=</span> <span class="p">((</span><span class="n">get_psr</span><span class="p">()</span> <span class="o">&gt;&gt;</span> <span class="n">PSR_IMPL_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PSR_IMPL_SHIFTED_MASK</span><span class="p">);</span>
	<span class="n">psr_vers</span> <span class="o">=</span> <span class="p">((</span><span class="n">get_psr</span><span class="p">()</span> <span class="o">&gt;&gt;</span> <span class="n">PSR_VERS_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PSR_VERS_SHIFTED_MASK</span><span class="p">);</span>

	<span class="n">psr</span> <span class="o">=</span> <span class="n">get_psr</span><span class="p">();</span>
	<span class="n">put_psr</span><span class="p">(</span><span class="n">psr</span> <span class="o">|</span> <span class="n">PSR_EF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">psr_impl</span> <span class="o">==</span> <span class="n">PSR_IMPL_LEON</span><span class="p">)</span>
		<span class="n">fpu_vers</span> <span class="o">=</span> <span class="n">get_psr</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">PSR_EF</span> <span class="o">?</span> <span class="p">((</span><span class="n">get_fsr</span><span class="p">()</span> <span class="o">&gt;&gt;</span> <span class="mi">17</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">fpu_vers</span> <span class="o">=</span> <span class="p">((</span><span class="n">get_fsr</span><span class="p">()</span> <span class="o">&gt;&gt;</span> <span class="mi">17</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">);</span>

	<span class="n">put_psr</span><span class="p">(</span><span class="n">psr</span><span class="p">);</span>

	<span class="n">set_cpu_and_fpu</span><span class="p">(</span><span class="n">psr_impl</span><span class="p">,</span> <span class="n">psr_vers</span><span class="p">,</span> <span class="n">fpu_vers</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SPARC32 */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_SPARC64</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">sun4v_cpu_probe</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">sun4v_chip_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SUN4V_CHIP_NIAGARA1</span>:
		<span class="n">sparc_cpu_type</span> <span class="o">=</span> <span class="s">&quot;UltraSparc T1 (Niagara)&quot;</span><span class="p">;</span>
		<span class="n">sparc_fpu_type</span> <span class="o">=</span> <span class="s">&quot;UltraSparc T1 integrated FPU&quot;</span><span class="p">;</span>
		<span class="n">sparc_pmu_type</span> <span class="o">=</span> <span class="s">&quot;niagara&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SUN4V_CHIP_NIAGARA2</span>:
		<span class="n">sparc_cpu_type</span> <span class="o">=</span> <span class="s">&quot;UltraSparc T2 (Niagara2)&quot;</span><span class="p">;</span>
		<span class="n">sparc_fpu_type</span> <span class="o">=</span> <span class="s">&quot;UltraSparc T2 integrated FPU&quot;</span><span class="p">;</span>
		<span class="n">sparc_pmu_type</span> <span class="o">=</span> <span class="s">&quot;niagara2&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SUN4V_CHIP_NIAGARA3</span>:
		<span class="n">sparc_cpu_type</span> <span class="o">=</span> <span class="s">&quot;UltraSparc T3 (Niagara3)&quot;</span><span class="p">;</span>
		<span class="n">sparc_fpu_type</span> <span class="o">=</span> <span class="s">&quot;UltraSparc T3 integrated FPU&quot;</span><span class="p">;</span>
		<span class="n">sparc_pmu_type</span> <span class="o">=</span> <span class="s">&quot;niagara3&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SUN4V_CHIP_NIAGARA4</span>:
		<span class="n">sparc_cpu_type</span> <span class="o">=</span> <span class="s">&quot;UltraSparc T4 (Niagara4)&quot;</span><span class="p">;</span>
		<span class="n">sparc_fpu_type</span> <span class="o">=</span> <span class="s">&quot;UltraSparc T4 integrated FPU&quot;</span><span class="p">;</span>
		<span class="n">sparc_pmu_type</span> <span class="o">=</span> <span class="s">&quot;niagara4&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SUN4V_CHIP_NIAGARA5</span>:
		<span class="n">sparc_cpu_type</span> <span class="o">=</span> <span class="s">&quot;UltraSparc T5 (Niagara5)&quot;</span><span class="p">;</span>
		<span class="n">sparc_fpu_type</span> <span class="o">=</span> <span class="s">&quot;UltraSparc T5 integrated FPU&quot;</span><span class="p">;</span>
		<span class="n">sparc_pmu_type</span> <span class="o">=</span> <span class="s">&quot;niagara5&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;CPU: Unknown sun4v cpu type [%s]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">prom_cpu_compatible</span><span class="p">);</span>
		<span class="n">sparc_cpu_type</span> <span class="o">=</span> <span class="s">&quot;Unknown SUN4V CPU&quot;</span><span class="p">;</span>
		<span class="n">sparc_fpu_type</span> <span class="o">=</span> <span class="s">&quot;Unknown SUN4V FPU&quot;</span><span class="p">;</span>
		<span class="n">sparc_pmu_type</span> <span class="o">=</span> <span class="s">&quot;Unknown SUN4V PMU&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">cpu_type_probe</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tlb_type</span> <span class="o">==</span> <span class="n">hypervisor</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sun4v_cpu_probe</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ver</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">manuf</span><span class="p">,</span> <span class="n">impl</span><span class="p">;</span>

		<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;rdpr %%ver, %0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">ver</span><span class="p">));</span>

		<span class="n">manuf</span> <span class="o">=</span> <span class="p">((</span><span class="n">ver</span> <span class="o">&gt;&gt;</span> <span class="mi">48</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>
		<span class="n">impl</span> <span class="o">=</span> <span class="p">((</span><span class="n">ver</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>
		<span class="n">set_cpu_and_fpu</span><span class="p">(</span><span class="n">manuf</span><span class="p">,</span> <span class="n">impl</span><span class="p">,</span> <span class="n">impl</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SPARC64 */</span><span class="cp"></span>

<span class="n">early_initcall</span><span class="p">(</span><span class="n">cpu_type_probe</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
