{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735564458731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735564458737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 21:14:18 2024 " "Processing started: Mon Dec 30 21:14:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735564458737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564458737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564458737 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_4.qip " "Tcl Script File lpm_4.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_4.qip " "set_global_assignment -name QIP_FILE lpm_4.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1735564458934 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1735564458934 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "LPM_16.qip " "Tcl Script File LPM_16.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE LPM_16.qip " "set_global_assignment -name QIP_FILE LPM_16.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1735564458934 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1735564458934 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm16.qip " "Tcl Script File lpm16.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm16.qip " "set_global_assignment -name QIP_FILE lpm16.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1735564458934 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1735564458934 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm8.qip " "Tcl Script File lpm8.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm8.qip " "set_global_assignment -name QIP_FILE lpm8.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1735564458934 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1735564458934 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm33.qip " "Tcl Script File lpm33.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm33.qip " "set_global_assignment -name QIP_FILE lpm33.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1735564458934 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1735564458934 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "R_decoder.qip " "Tcl Script File R_decoder.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE R_decoder.qip " "set_global_assignment -name QIP_FILE R_decoder.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1735564458934 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1735564458934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735564459391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735564459391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466034 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466035 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm4_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm4_16-SYN " "Found design unit 1: lpm4_16-SYN" {  } { { "LPM4_16.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM4_16.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466038 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPM4_16 " "Found entity 1: LPM4_16" {  } { { "LPM4_16.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM4_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm2_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm2_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm2_8-SYN " "Found design unit 1: lpm2_8-SYN" {  } { { "LPM2_8.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_8.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466040 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPM2_8 " "Found entity 1: LPM2_8" {  } { { "LPM2_8.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm2_4-SYN " "Found design unit 1: lpm2_4-SYN" {  } { { "LPM2_4.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_4.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466041 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPM2_4 " "Found entity 1: LPM2_4" {  } { { "LPM2_4.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm2_2-SYN " "Found design unit 1: lpm2_2-SYN" {  } { { "LPM2_2.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466044 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPM2_2 " "Found entity 1: LPM2_2" {  } { { "LPM2_2.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm2_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm2_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm2_16-SYN " "Found design unit 1: lpm2_16-SYN" {  } { { "LPM2_16.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_16.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466046 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPM2_16 " "Found entity 1: LPM2_16" {  } { { "LPM2_16.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7_16b-behav " "Found design unit 1: seg7_16b-behav" {  } { { "seg7_16b.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/seg7_16b.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466048 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7_16b " "Found entity 1: seg7_16b" {  } { { "seg7_16b.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/seg7_16b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regislect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regislect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegiSlect-BEHAVE " "Found design unit 1: RegiSlect-BEHAVE" {  } { { "RegiSlect.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RegiSlect.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466049 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegiSlect " "Found entity 1: RegiSlect" {  } { { "RegiSlect.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RegiSlect.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-BEHAVE " "Found design unit 1: PC-BEHAVE" {  } { { "PC.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/PC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466051 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-BEHAVE " "Found design unit 1: Extender-BEHAVE" {  } { { "Extender.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/Extender.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466052 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/Extender.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder2-BEHAVE " "Found design unit 1: Decoder2-BEHAVE" {  } { { "Decoder2.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/Decoder2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466053 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder2 " "Found entity 1: Decoder2" {  } { { "Decoder2.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/Decoder2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder1-func " "Found design unit 1: Decoder1-func" {  } { { "Decoder1.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/Decoder1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466055 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder1 " "Found entity 1: Decoder1" {  } { { "Decoder1.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/Decoder1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466055 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CPU.vhd " "Can't analyze file -- file CPU.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1735564466062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-func " "Found design unit 1: ALU-func" {  } { { "ALU.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466064 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ac_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AC_A-accu " "Found design unit 1: AC_A-accu" {  } { { "AC_A.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/AC_A.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466065 ""} { "Info" "ISGN_ENTITY_NAME" "1 AC_A " "Found entity 1: AC_A" {  } { { "AC_A.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/AC_A.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466065 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "double.vhd " "Can't analyze file -- file double.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1735564466071 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decd.vhd " "Can't analyze file -- file Decd.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1735564466078 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU_16B.vhd " "Can't analyze file -- file ALU_16B.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1735564466089 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "R_DECD.vhd " "Can't analyze file -- file R_DECD.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1735564466096 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "op_do.vhd " "Can't analyze file -- file op_do.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1735564466105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/digital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/digital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIGITAL-Behavioral " "Found design unit 1: DIGITAL-Behavioral" {  } { { "output_files/Digital.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/output_files/Digital.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466107 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIGITAL " "Found entity 1: DIGITAL" {  } { { "output_files/Digital.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/output_files/Digital.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bit2to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/bit2to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bit2TO16-BEHAVIORAL " "Found design unit 1: Bit2TO16-BEHAVIORAL" {  } { { "output_files/Bit2TO16.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/output_files/Bit2TO16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466109 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bit2TO16 " "Found entity 1: Bit2TO16" {  } { { "output_files/Bit2TO16.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/output_files/Bit2TO16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-SYN " "Found design unit 1: mux3-SYN" {  } { { "mux3.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/mux3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466111 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/mux3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jumper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Jumper-Behavioral " "Found design unit 1: Jumper-Behavioral" {  } { { "Jumper.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/Jumper.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466113 ""} { "Info" "ISGN_ENTITY_NAME" "1 Jumper " "Found entity 1: Jumper" {  } { { "Jumper.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/Jumper.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_save.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_save.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_SAVE-accu " "Found design unit 1: ALU_SAVE-accu" {  } { { "ALU_SAVE.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/ALU_SAVE.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466115 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_SAVE " "Found entity 1: ALU_SAVE" {  } { { "ALU_SAVE.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/ALU_SAVE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RT-accu " "Found design unit 1: RT-accu" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466117 ""} { "Info" "ISGN_ENTITY_NAME" "1 RT " "Found entity 1: RT" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file beq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BEQ-Behavioral " "Found design unit 1: BEQ-Behavioral" {  } { { "BEQ.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/BEQ.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466118 ""} { "Info" "ISGN_ENTITY_NAME" "1 BEQ " "Found entity 1: BEQ" {  } { { "BEQ.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/BEQ.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file saver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAVER-accu " "Found design unit 1: SAVER-accu" {  } { { "SAVER.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/SAVER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466120 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAVER " "Found entity 1: SAVER" {  } { { "SAVER.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/SAVER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466120 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735564466148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder1 Decoder1:inst23 " "Elaborating entity \"Decoder1\" for hierarchy \"Decoder1:inst23\"" {  } { { "CPU.bdf" "inst23" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { -400 192 384 -128 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst2 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { -272 -168 48 -144 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst2\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "altsyncram_component" { Text "E:/Quartus 2/18/Src/Src/CPU/ROM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:inst2\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/ROM.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../cpu_rom.mif " "Parameter \"init_file\" = \"../cpu_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466240 ""}  } { { "ROM.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/ROM.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735564466240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_im14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_im14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_im14 " "Found entity 1: altsyncram_im14" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_im14 ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated " "Elaborating entity \"altsyncram_im14\" for hierarchy \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst " "Elaborating entity \"PC\" for hierarchy \"PC:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { -112 -136 72 32 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM2_8 LPM2_8:inst6 " "Elaborating entity \"LPM2_8\" for hierarchy \"LPM2_8:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { 8 -528 -384 88 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LPM2_8:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"LPM2_8:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "LPM2_8.vhd" "LPM_MUX_component" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_8.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM2_8:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"LPM2_8:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "LPM2_8.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_8.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM2_8:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"LPM2_8:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466349 ""}  } { { "LPM2_8.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_8.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735564466349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b0e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b0e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b0e " "Found entity 1: mux_b0e" {  } { { "db/mux_b0e.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/mux_b0e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_b0e LPM2_8:inst6\|LPM_MUX:LPM_MUX_component\|mux_b0e:auto_generated " "Elaborating entity \"mux_b0e\" for hierarchy \"LPM2_8:inst6\|LPM_MUX:LPM_MUX_component\|mux_b0e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEQ BEQ:inst22 " "Elaborating entity \"BEQ\" for hierarchy \"BEQ:inst22\"" {  } { { "CPU.bdf" "inst22" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { 32 -1016 -760 176 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_SAVE ALU_SAVE:inst25 " "Elaborating entity \"ALU_SAVE\" for hierarchy \"ALU_SAVE:inst25\"" {  } { { "CPU.bdf" "inst25" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { 304 2760 2976 448 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst38 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst38\"" {  } { { "CPU.bdf" "inst38" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { 352 2312 2472 464 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466397 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S ALU.vhd(26) " "VHDL Process Statement warning at ALU.vhd(26): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/ALU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735564466397 "|cpu|ALU:inst38"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_A AC_A:RS " "Elaborating entity \"AC_A\" for hierarchy \"AC_A:RS\"" {  } { { "CPU.bdf" "RS" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { 32 856 1040 144 "RS" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegiSlect RegiSlect:inst18 " "Elaborating entity \"RegiSlect\" for hierarchy \"RegiSlect:inst18\"" {  } { { "CPU.bdf" "inst18" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { 288 -472 -336 400 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit2TO16 Bit2TO16:inst7 " "Elaborating entity \"Bit2TO16\" for hierarchy \"Bit2TO16:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { 120 448 696 200 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM2_16 LPM2_16:inst14 " "Elaborating entity \"LPM2_16\" for hierarchy \"LPM2_16:inst14\"" {  } { { "CPU.bdf" "inst14" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { 560 1888 2032 640 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LPM2_16:inst14\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"LPM2_16:inst14\|LPM_MUX:LPM_MUX_component\"" {  } { { "LPM2_16.vhd" "LPM_MUX_component" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_16.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM2_16:inst14\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"LPM2_16:inst14\|LPM_MUX:LPM_MUX_component\"" {  } { { "LPM2_16.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_16.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM2_16:inst14\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"LPM2_16:inst14\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466429 ""}  } { { "LPM2_16.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_16.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735564466429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q1e " "Found entity 1: mux_q1e" {  } { { "db/mux_q1e.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/mux_q1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_q1e LPM2_16:inst14\|LPM_MUX:LPM_MUX_component\|mux_q1e:auto_generated " "Elaborating entity \"mux_q1e\" for hierarchy \"LPM2_16:inst14\|LPM_MUX:LPM_MUX_component\|mux_q1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:inst12 " "Elaborating entity \"Extender\" for hierarchy \"Extender:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { 632 1640 1824 712 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466471 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TEMP Extender.vhd(17) " "Verilog HDL or VHDL warning at Extender.vhd(17): object \"TEMP\" assigned a value but never read" {  } { { "Extender.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/Extender.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735564466471 "|cpu|Extender:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "went Extender.vhd(23) " "VHDL Process Statement warning at Extender.vhd(23): signal \"went\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Extender.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/Extender.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735564466472 "|cpu|Extender:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RT RT:inst13 " "Elaborating entity \"RT\" for hierarchy \"RT:inst13\"" {  } { { "CPU.bdf" "inst13" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { 352 984 1168 432 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466474 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A RT.vhd(16) " "VHDL Process Statement warning at RT.vhd(16): inferring latch(es) for signal or variable \"A\", which holds its previous value in one or more paths through the process" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1735564466474 "|cpu|RT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] RT.vhd(16) " "Inferred latch for \"A\[0\]\" at RT.vhd(16)" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466475 "|cpu|RT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] RT.vhd(16) " "Inferred latch for \"A\[1\]\" at RT.vhd(16)" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466475 "|cpu|RT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] RT.vhd(16) " "Inferred latch for \"A\[2\]\" at RT.vhd(16)" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466475 "|cpu|RT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] RT.vhd(16) " "Inferred latch for \"A\[3\]\" at RT.vhd(16)" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466475 "|cpu|RT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] RT.vhd(16) " "Inferred latch for \"A\[4\]\" at RT.vhd(16)" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466475 "|cpu|RT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] RT.vhd(16) " "Inferred latch for \"A\[5\]\" at RT.vhd(16)" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466475 "|cpu|RT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] RT.vhd(16) " "Inferred latch for \"A\[6\]\" at RT.vhd(16)" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466475 "|cpu|RT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] RT.vhd(16) " "Inferred latch for \"A\[7\]\" at RT.vhd(16)" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466475 "|cpu|RT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[8\] RT.vhd(16) " "Inferred latch for \"A\[8\]\" at RT.vhd(16)" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466475 "|cpu|RT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[9\] RT.vhd(16) " "Inferred latch for \"A\[9\]\" at RT.vhd(16)" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466475 "|cpu|RT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[10\] RT.vhd(16) " "Inferred latch for \"A\[10\]\" at RT.vhd(16)" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466475 "|cpu|RT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[11\] RT.vhd(16) " "Inferred latch for \"A\[11\]\" at RT.vhd(16)" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466475 "|cpu|RT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[12\] RT.vhd(16) " "Inferred latch for \"A\[12\]\" at RT.vhd(16)" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466475 "|cpu|RT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[13\] RT.vhd(16) " "Inferred latch for \"A\[13\]\" at RT.vhd(16)" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466475 "|cpu|RT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[14\] RT.vhd(16) " "Inferred latch for \"A\[14\]\" at RT.vhd(16)" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466475 "|cpu|RT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[15\] RT.vhd(16) " "Inferred latch for \"A\[15\]\" at RT.vhd(16)" {  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466475 "|cpu|RT:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:inst8 " "Elaborating entity \"mux3\" for hierarchy \"mux3:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { 456 800 944 536 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst20 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst20\"" {  } { { "CPU.bdf" "inst20" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { 528 -1048 -832 656 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst20\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst20\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "E:/Quartus 2/18/Src/Src/CPU/RAM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst20\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst20\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RAM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst20\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst20\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../cpu_ram.mif " "Parameter \"init_file\" = \"../cpu_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAMc " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAMc\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466531 ""}  } { { "RAM.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RAM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735564466531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ge44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ge44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ge44 " "Found entity 1: altsyncram_ge44" {  } { { "db/altsyncram_ge44.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_ge44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ge44 RAM:inst20\|altsyncram:altsyncram_component\|altsyncram_ge44:auto_generated " "Elaborating entity \"altsyncram_ge44\" for hierarchy \"RAM:inst20\|altsyncram:altsyncram_component\|altsyncram_ge44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dr13.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dr13.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dr13 " "Found entity 1: altsyncram_dr13" {  } { { "db/altsyncram_dr13.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_dr13.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564466609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564466609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dr13 RAM:inst20\|altsyncram:altsyncram_component\|altsyncram_ge44:auto_generated\|altsyncram_dr13:altsyncram1 " "Elaborating entity \"altsyncram_dr13\" for hierarchy \"RAM:inst20\|altsyncram:altsyncram_component\|altsyncram_ge44:auto_generated\|altsyncram_dr13:altsyncram1\"" {  } { { "db/altsyncram_ge44.tdf" "altsyncram1" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_ge44.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM:inst20\|altsyncram:altsyncram_component\|altsyncram_ge44:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM:inst20\|altsyncram:altsyncram_component\|altsyncram_ge44:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ge44.tdf" "mgl_prim2" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_ge44.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst20\|altsyncram:altsyncram_component\|altsyncram_ge44:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM:inst20\|altsyncram:altsyncram_component\|altsyncram_ge44:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ge44.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_ge44.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst20\|altsyncram:altsyncram_component\|altsyncram_ge44:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM:inst20\|altsyncram:altsyncram_component\|altsyncram_ge44:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011363 " "Parameter \"NODE_NAME\" = \"1380011363\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564466745 ""}  } { { "db/altsyncram_ge44.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_ge44.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735564466745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RAM:inst20\|altsyncram:altsyncram_component\|altsyncram_ge44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RAM:inst20\|altsyncram:altsyncram_component\|altsyncram_ge44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RAM:inst20\|altsyncram:altsyncram_component\|altsyncram_ge44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RAM:inst20\|altsyncram:altsyncram_component\|altsyncram_ge44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564466966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr RAM:inst20\|altsyncram:altsyncram_component\|altsyncram_ge44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"RAM:inst20\|altsyncram:altsyncram_component\|altsyncram_ge44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564467075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM2_4 LPM2_4:inst9 " "Elaborating entity \"LPM2_4\" for hierarchy \"LPM2_4:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { -192 592 736 -112 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564467110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LPM2_4:inst9\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"LPM2_4:inst9\|LPM_MUX:LPM_MUX_component\"" {  } { { "LPM2_4.vhd" "LPM_MUX_component" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_4.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564467119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM2_4:inst9\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"LPM2_4:inst9\|LPM_MUX:LPM_MUX_component\"" {  } { { "LPM2_4.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_4.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564467123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM2_4:inst9\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"LPM2_4:inst9\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564467123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564467123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564467123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564467123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564467123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735564467123 ""}  } { { "LPM2_4.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/LPM2_4.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735564467123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_70e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_70e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_70e " "Found entity 1: mux_70e" {  } { { "db/mux_70e.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/mux_70e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564467171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564467171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_70e LPM2_4:inst9\|LPM_MUX:LPM_MUX_component\|mux_70e:auto_generated " "Elaborating entity \"mux_70e\" for hierarchy \"LPM2_4:inst9\|LPM_MUX:LPM_MUX_component\|mux_70e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564467171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2 Decoder2:inst21 " "Elaborating entity \"Decoder2\" for hierarchy \"Decoder2:inst21\"" {  } { { "CPU.bdf" "inst21" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { -456 552 712 -376 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564467175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIGITAL DIGITAL:inst1 " "Elaborating entity \"DIGITAL\" for hierarchy \"DIGITAL:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { -232 1656 1848 -120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564467178 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BLANK Digital.vhd(23) " "VHDL Process Statement warning at Digital.vhd(23): signal \"BLANK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Digital.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/output_files/Digital.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735564467178 "|cpu|DIGITAL:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BLANK Digital.vhd(26) " "VHDL Process Statement warning at Digital.vhd(26): signal \"BLANK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Digital.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/output_files/Digital.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735564467178 "|cpu|DIGITAL:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEST Digital.vhd(26) " "VHDL Process Statement warning at Digital.vhd(26): signal \"TEST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Digital.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/output_files/Digital.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735564467178 "|cpu|DIGITAL:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BLANK Digital.vhd(29) " "VHDL Process Statement warning at Digital.vhd(29): signal \"BLANK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Digital.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/output_files/Digital.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735564467178 "|cpu|DIGITAL:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEST Digital.vhd(29) " "VHDL Process Statement warning at Digital.vhd(29): signal \"TEST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Digital.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/output_files/Digital.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735564467178 "|cpu|DIGITAL:inst1"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1735564467297 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.12.30.21:14:29 Progress: Loading sldd5822a23/alt_sld_fab_wrapper_hw.tcl " "2024.12.30.21:14:29 Progress: Loading sldd5822a23/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564469688 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564471592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564471682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564474180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564474266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564474360 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564474460 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564474463 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564474464 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1735564475170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd5822a23/alt_sld_fab.v" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/ip/sldd5822a23/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564475347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564475347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564475415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564475415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564475442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564475442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564475501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564475501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564475572 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564475572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564475572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735564475623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564475623 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder1:inst23\|Mux5 " "Found clock multiplexer Decoder1:inst23\|Mux5" {  } { { "Decoder1.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/Decoder1.vhd" 29 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1735564476386 "|CPU|Decoder1:inst23|Mux5"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1735564476386 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\] " "Inserted always-enabled tri-state buffer between \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\]\" and its non-tri-state driver." {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1735564476917 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\] " "Inserted always-enabled tri-state buffer between \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\]\" and its non-tri-state driver." {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1735564476917 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\] " "Inserted always-enabled tri-state buffer between \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\]\" and its non-tri-state driver." {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1735564476917 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\] " "Inserted always-enabled tri-state buffer between \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\]\" and its non-tri-state driver." {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1735564476917 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\] " "Inserted always-enabled tri-state buffer between \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\]\" and its non-tri-state driver." {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1735564476917 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\] " "Inserted always-enabled tri-state buffer between \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\]\" and its non-tri-state driver." {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1735564476917 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\] " "Inserted always-enabled tri-state buffer between \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\]\" and its non-tri-state driver." {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1735564476917 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\] " "Inserted always-enabled tri-state buffer between \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\]\" and its non-tri-state driver." {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1735564476917 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1735564476917 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PC:inst\|PC_out\[0\] ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"PC:inst\|PC_out\[0\]\" to the node \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "PC.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/PC.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1735564476918 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PC:inst\|PC_out\[1\] ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"PC:inst\|PC_out\[1\]\" to the node \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "PC.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/PC.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1735564476918 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PC:inst\|PC_out\[2\] ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"PC:inst\|PC_out\[2\]\" to the node \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "PC.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/PC.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1735564476918 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PC:inst\|PC_out\[3\] ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"PC:inst\|PC_out\[3\]\" to the node \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "PC.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/PC.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1735564476918 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PC:inst\|PC_out\[4\] ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"PC:inst\|PC_out\[4\]\" to the node \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "PC.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/PC.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1735564476918 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PC:inst\|PC_out\[5\] ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"PC:inst\|PC_out\[5\]\" to the node \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "PC.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/PC.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1735564476918 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PC:inst\|PC_out\[6\] ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"PC:inst\|PC_out\[6\]\" to the node \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "PC.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/PC.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1735564476918 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PC:inst\|PC_out\[7\] ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"PC:inst\|PC_out\[7\]\" to the node \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "PC.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/PC.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1735564476918 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1735564476918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RT:inst13\|A\[4\] " "Latch RT:inst13\|A\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735564476919 ""}  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735564476919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RT:inst13\|A\[5\] " "Latch RT:inst13\|A\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735564476919 ""}  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735564476919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RT:inst13\|A\[6\] " "Latch RT:inst13\|A\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735564476919 ""}  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735564476919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RT:inst13\|A\[7\] " "Latch RT:inst13\|A\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735564476919 ""}  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735564476919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RT:inst13\|A\[0\] " "Latch RT:inst13\|A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735564476919 ""}  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735564476919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RT:inst13\|A\[1\] " "Latch RT:inst13\|A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735564476919 ""}  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735564476919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RT:inst13\|A\[2\] " "Latch RT:inst13\|A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735564476919 ""}  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735564476919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RT:inst13\|A\[3\] " "Latch RT:inst13\|A\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735564476919 ""}  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735564476919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RT:inst13\|A\[8\] " "Latch RT:inst13\|A\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735564476919 ""}  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735564476919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RT:inst13\|A\[9\] " "Latch RT:inst13\|A\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735564476919 ""}  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735564476919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RT:inst13\|A\[10\] " "Latch RT:inst13\|A\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735564476919 ""}  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735564476919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RT:inst13\|A\[11\] " "Latch RT:inst13\|A\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735564476919 ""}  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735564476919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RT:inst13\|A\[12\] " "Latch RT:inst13\|A\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735564476919 ""}  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735564476919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RT:inst13\|A\[13\] " "Latch RT:inst13\|A\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735564476919 ""}  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735564476919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RT:inst13\|A\[14\] " "Latch RT:inst13\|A\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735564476919 ""}  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735564476919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RT:inst13\|A\[15\] " "Latch RT:inst13\|A\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_im14:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_im14.tdf" "" { Text "E:/Quartus 2/18/Src/Src/CPU/db/altsyncram_im14.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735564476919 ""}  } { { "RT.vhd" "" { Text "E:/Quartus 2/18/Src/Src/CPU/RT.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735564476919 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RQA1\[6\] VCC " "Pin \"RQA1\[6\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "E:/Quartus 2/18/Src/Src/CPU/CPU.bdf" { { -208 1864 2040 -192 "RQA1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735564477026 "|CPU|RQA1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1735564477026 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564477101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564477561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735564478493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735564478493 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "521 " "Implemented 521 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735564478568 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735564478568 ""} { "Info" "ICUT_CUT_TM_LCELLS" "431 " "Implemented 431 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735564478568 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1735564478568 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735564478568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735564478592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 21:14:38 2024 " "Processing ended: Mon Dec 30 21:14:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735564478592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735564478592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735564478592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735564478592 ""}
