//! Automatically rewritten from C Header to Rust Module
//! Source: drivers/gpu/drm/amd/include/asic_reg/dpcs/dpcs_2_1_0_offset.h
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


//
// Copyright (C) 2019  Advanced Micro Devices, Inc.
//
// Permission is hereby granted, free of charge, to any person obtaining a
// copy of this software and associated documentation files (the "Software"),
// to deal in the Software without restriction, including without limitation
// the rights to use, copy, modify, merge, publish, distribute, sublicense,
// and/or sell copies of the Software, and to permit persons to whom the
// Software is furnished to do so, subject to the following conditions:
//
// The above copyright notice and this permission notice shall be included
// in all copies or substantial portions of the Software.
//
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
// OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
// THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
// AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
// CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
//

// Macro flag: #define _dpcs_2_1_0_OFFSET_HEADER
// addressBlock: dpcssys_dpcs0_dpcstx0_dispdec
// base address: 0x0
pub const mmDPCSTX0_DPCSTX_TX_CLOCK_CNTL: c_uint = 0x2928;
pub const mmDPCSTX0_DPCSTX_TX_CLOCK_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX0_DPCSTX_TX_CNTL: c_uint = 0x2929;
pub const mmDPCSTX0_DPCSTX_TX_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX0_DPCSTX_CBUS_CNTL: c_uint = 0x292a;
pub const mmDPCSTX0_DPCSTX_CBUS_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX0_DPCSTX_INTERRUPT_CNTL: c_uint = 0x292b;
pub const mmDPCSTX0_DPCSTX_INTERRUPT_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR: c_uint = 0x292c;
pub const mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX: c_int = 2;
pub const mmDPCSTX0_DPCSTX_PLL_UPDATE_DATA: c_uint = 0x292d;
pub const mmDPCSTX0_DPCSTX_PLL_UPDATE_DATA_BASE_IDX: c_int = 2;
pub const mmDPCSTX0_DPCSTX_DEBUG_CONFIG: c_uint = 0x292e;
pub const mmDPCSTX0_DPCSTX_DEBUG_CONFIG_BASE_IDX: c_int = 2;
// addressBlock: dpcssys_dpcs0_rdpcstx0_dispdec
// base address: 0x0
pub const mmRDPCSTX0_RDPCSTX_CNTL: c_uint = 0x2930;
pub const mmRDPCSTX0_RDPCSTX_CNTL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_CLOCK_CNTL: c_uint = 0x2931;
pub const mmRDPCSTX0_RDPCSTX_CLOCK_CNTL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_INTERRUPT_CONTROL: c_uint = 0x2932;
pub const mmRDPCSTX0_RDPCSTX_INTERRUPT_CONTROL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PLL_UPDATE_DATA: c_uint = 0x2933;
pub const mmRDPCSTX0_RDPCSTX_PLL_UPDATE_DATA_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCS_TX_CR_ADDR: c_uint = 0x2934;
pub const mmRDPCSTX0_RDPCS_TX_CR_ADDR_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCS_TX_CR_DATA: c_uint = 0x2935;
pub const mmRDPCSTX0_RDPCS_TX_CR_DATA_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCS_TX_SRAM_CNTL: c_uint = 0x2936;
pub const mmRDPCSTX0_RDPCS_TX_SRAM_CNTL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_SCRATCH: c_uint = 0x2937;
pub const mmRDPCSTX0_RDPCSTX_SCRATCH_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_SPARE: c_uint = 0x2938;
pub const mmRDPCSTX0_RDPCSTX_SPARE_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_CNTL2: c_uint = 0x2939;
pub const mmRDPCSTX0_RDPCSTX_CNTL2_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG: c_uint = 0x293c;
pub const mmRDPCSTX0_RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_DEBUG_CONFIG: c_uint = 0x293d;
pub const mmRDPCSTX0_RDPCSTX_DEBUG_CONFIG_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL0: c_uint = 0x2940;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL0_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL1: c_uint = 0x2941;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL1_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL2: c_uint = 0x2942;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL2_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL3: c_uint = 0x2943;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL3_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL4: c_uint = 0x2944;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL4_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL5: c_uint = 0x2945;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL5_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL6: c_uint = 0x2946;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL6_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL7: c_uint = 0x2947;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL7_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL8: c_uint = 0x2948;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL8_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL9: c_uint = 0x2949;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL9_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL10: c_uint = 0x294a;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL10_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL11: c_uint = 0x294b;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL11_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL12: c_uint = 0x294c;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL12_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL13: c_uint = 0x294d;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL13_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL14: c_uint = 0x294e;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL14_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_FUSE0: c_uint = 0x294f;
pub const mmRDPCSTX0_RDPCSTX_PHY_FUSE0_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_FUSE1: c_uint = 0x2950;
pub const mmRDPCSTX0_RDPCSTX_PHY_FUSE1_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_FUSE2: c_uint = 0x2951;
pub const mmRDPCSTX0_RDPCSTX_PHY_FUSE2_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_FUSE3: c_uint = 0x2952;
pub const mmRDPCSTX0_RDPCSTX_PHY_FUSE3_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_RX_LD_VAL: c_uint = 0x2953;
pub const mmRDPCSTX0_RDPCSTX_PHY_RX_LD_VAL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_DMCU_DPALT_PHY_CNTL3: c_uint = 0x2954;
pub const mmRDPCSTX0_RDPCSTX_DMCU_DPALT_PHY_CNTL3_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_DMCU_DPALT_PHY_CNTL6: c_uint = 0x2955;
pub const mmRDPCSTX0_RDPCSTX_DMCU_DPALT_PHY_CNTL6_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_DPALT_CONTROL_REG: c_uint = 0x2956;
pub const mmRDPCSTX0_RDPCSTX_DPALT_CONTROL_REG_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL15: c_uint = 0x2958;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL15_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL16: c_uint = 0x2959;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL16_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL17: c_uint = 0x295a;
pub const mmRDPCSTX0_RDPCSTX_PHY_CNTL17_BASE_IDX: c_int = 2;
pub const mmRDPCSTX0_RDPCSTX_DEBUG_CONFIG2: c_uint = 0x295b;
pub const mmRDPCSTX0_RDPCSTX_DEBUG_CONFIG2_BASE_IDX: c_int = 2;
// addressBlock: dpcssys_dpcssys_cr0_dispdec
// base address: 0x0
pub const mmDPCSSYS_CR0_DPCSSYS_CR_ADDR: c_uint = 0x2934;
pub const mmDPCSSYS_CR0_DPCSSYS_CR_ADDR_BASE_IDX: c_int = 2;
pub const mmDPCSSYS_CR0_DPCSSYS_CR_DATA: c_uint = 0x2935;
pub const mmDPCSSYS_CR0_DPCSSYS_CR_DATA_BASE_IDX: c_int = 2;
// addressBlock: dpcssys_dpcs0_dpcstx1_dispdec
// base address: 0x360
pub const mmDPCSTX1_DPCSTX_TX_CLOCK_CNTL: c_uint = 0x2a00;
pub const mmDPCSTX1_DPCSTX_TX_CLOCK_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX1_DPCSTX_TX_CNTL: c_uint = 0x2a01;
pub const mmDPCSTX1_DPCSTX_TX_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX1_DPCSTX_CBUS_CNTL: c_uint = 0x2a02;
pub const mmDPCSTX1_DPCSTX_CBUS_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX1_DPCSTX_INTERRUPT_CNTL: c_uint = 0x2a03;
pub const mmDPCSTX1_DPCSTX_INTERRUPT_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX1_DPCSTX_PLL_UPDATE_ADDR: c_uint = 0x2a04;
pub const mmDPCSTX1_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX: c_int = 2;
pub const mmDPCSTX1_DPCSTX_PLL_UPDATE_DATA: c_uint = 0x2a05;
pub const mmDPCSTX1_DPCSTX_PLL_UPDATE_DATA_BASE_IDX: c_int = 2;
pub const mmDPCSTX1_DPCSTX_DEBUG_CONFIG: c_uint = 0x2a06;
pub const mmDPCSTX1_DPCSTX_DEBUG_CONFIG_BASE_IDX: c_int = 2;
// addressBlock: dpcssys_dpcs0_rdpcstx1_dispdec
// base address: 0x360
pub const mmRDPCSTX1_RDPCSTX_CNTL: c_uint = 0x2a08;
pub const mmRDPCSTX1_RDPCSTX_CNTL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_CLOCK_CNTL: c_uint = 0x2a09;
pub const mmRDPCSTX1_RDPCSTX_CLOCK_CNTL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL: c_uint = 0x2a0a;
pub const mmRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PLL_UPDATE_DATA: c_uint = 0x2a0b;
pub const mmRDPCSTX1_RDPCSTX_PLL_UPDATE_DATA_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCS_TX_CR_ADDR: c_uint = 0x2a0c;
pub const mmRDPCSTX1_RDPCS_TX_CR_ADDR_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCS_TX_CR_DATA: c_uint = 0x2a0d;
pub const mmRDPCSTX1_RDPCS_TX_CR_DATA_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCS_TX_SRAM_CNTL: c_uint = 0x2a0e;
pub const mmRDPCSTX1_RDPCS_TX_SRAM_CNTL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_SCRATCH: c_uint = 0x2a0f;
pub const mmRDPCSTX1_RDPCSTX_SCRATCH_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_SPARE: c_uint = 0x2a10;
pub const mmRDPCSTX1_RDPCSTX_SPARE_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_CNTL2: c_uint = 0x2a11;
pub const mmRDPCSTX1_RDPCSTX_CNTL2_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG: c_uint = 0x2a14;
pub const mmRDPCSTX1_RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_DEBUG_CONFIG: c_uint = 0x2a15;
pub const mmRDPCSTX1_RDPCSTX_DEBUG_CONFIG_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL0: c_uint = 0x2a18;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL0_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL1: c_uint = 0x2a19;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL1_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL2: c_uint = 0x2a1a;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL2_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL3: c_uint = 0x2a1b;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL3_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL4: c_uint = 0x2a1c;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL4_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL5: c_uint = 0x2a1d;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL5_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL6: c_uint = 0x2a1e;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL6_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL7: c_uint = 0x2a1f;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL7_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL8: c_uint = 0x2a20;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL8_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL9: c_uint = 0x2a21;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL9_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL10: c_uint = 0x2a22;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL10_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL11: c_uint = 0x2a23;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL11_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL12: c_uint = 0x2a24;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL12_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL13: c_uint = 0x2a25;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL13_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL14: c_uint = 0x2a26;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL14_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_FUSE0: c_uint = 0x2a27;
pub const mmRDPCSTX1_RDPCSTX_PHY_FUSE0_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_FUSE1: c_uint = 0x2a28;
pub const mmRDPCSTX1_RDPCSTX_PHY_FUSE1_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_FUSE2: c_uint = 0x2a29;
pub const mmRDPCSTX1_RDPCSTX_PHY_FUSE2_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_FUSE3: c_uint = 0x2a2a;
pub const mmRDPCSTX1_RDPCSTX_PHY_FUSE3_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_RX_LD_VAL: c_uint = 0x2a2b;
pub const mmRDPCSTX1_RDPCSTX_PHY_RX_LD_VAL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_DMCU_DPALT_PHY_CNTL3: c_uint = 0x2a2c;
pub const mmRDPCSTX1_RDPCSTX_DMCU_DPALT_PHY_CNTL3_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_DMCU_DPALT_PHY_CNTL6: c_uint = 0x2a2d;
pub const mmRDPCSTX1_RDPCSTX_DMCU_DPALT_PHY_CNTL6_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_DPALT_CONTROL_REG: c_uint = 0x2a2e;
pub const mmRDPCSTX1_RDPCSTX_DPALT_CONTROL_REG_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL15: c_uint = 0x2a30;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL15_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL16: c_uint = 0x2a31;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL16_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL17: c_uint = 0x2a32;
pub const mmRDPCSTX1_RDPCSTX_PHY_CNTL17_BASE_IDX: c_int = 2;
pub const mmRDPCSTX1_RDPCSTX_DEBUG_CONFIG2: c_uint = 0x2a33;
pub const mmRDPCSTX1_RDPCSTX_DEBUG_CONFIG2_BASE_IDX: c_int = 2;
// addressBlock: dpcssys_dpcssys_cr1_dispdec
// base address: 0x360
pub const mmDPCSSYS_CR1_DPCSSYS_CR_ADDR: c_uint = 0x2a0c;
pub const mmDPCSSYS_CR1_DPCSSYS_CR_ADDR_BASE_IDX: c_int = 2;
pub const mmDPCSSYS_CR1_DPCSSYS_CR_DATA: c_uint = 0x2a0d;
pub const mmDPCSSYS_CR1_DPCSSYS_CR_DATA_BASE_IDX: c_int = 2;
// addressBlock: dpcssys_dpcs0_dpcstx2_dispdec
// base address: 0x6c0
pub const mmDPCSTX2_DPCSTX_TX_CLOCK_CNTL: c_uint = 0x2ad8;
pub const mmDPCSTX2_DPCSTX_TX_CLOCK_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX2_DPCSTX_TX_CNTL: c_uint = 0x2ad9;
pub const mmDPCSTX2_DPCSTX_TX_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX2_DPCSTX_CBUS_CNTL: c_uint = 0x2ada;
pub const mmDPCSTX2_DPCSTX_CBUS_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX2_DPCSTX_INTERRUPT_CNTL: c_uint = 0x2adb;
pub const mmDPCSTX2_DPCSTX_INTERRUPT_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX2_DPCSTX_PLL_UPDATE_ADDR: c_uint = 0x2adc;
pub const mmDPCSTX2_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX: c_int = 2;
pub const mmDPCSTX2_DPCSTX_PLL_UPDATE_DATA: c_uint = 0x2add;
pub const mmDPCSTX2_DPCSTX_PLL_UPDATE_DATA_BASE_IDX: c_int = 2;
pub const mmDPCSTX2_DPCSTX_DEBUG_CONFIG: c_uint = 0x2ade;
pub const mmDPCSTX2_DPCSTX_DEBUG_CONFIG_BASE_IDX: c_int = 2;
// addressBlock: dpcssys_dpcs0_rdpcstx2_dispdec
// base address: 0x6c0
pub const mmRDPCSTX2_RDPCSTX_CNTL: c_uint = 0x2ae0;
pub const mmRDPCSTX2_RDPCSTX_CNTL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_CLOCK_CNTL: c_uint = 0x2ae1;
pub const mmRDPCSTX2_RDPCSTX_CLOCK_CNTL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_INTERRUPT_CONTROL: c_uint = 0x2ae2;
pub const mmRDPCSTX2_RDPCSTX_INTERRUPT_CONTROL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PLL_UPDATE_DATA: c_uint = 0x2ae3;
pub const mmRDPCSTX2_RDPCSTX_PLL_UPDATE_DATA_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCS_TX_CR_ADDR: c_uint = 0x2ae4;
pub const mmRDPCSTX2_RDPCS_TX_CR_ADDR_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCS_TX_CR_DATA: c_uint = 0x2ae5;
pub const mmRDPCSTX2_RDPCS_TX_CR_DATA_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCS_TX_SRAM_CNTL: c_uint = 0x2ae6;
pub const mmRDPCSTX2_RDPCS_TX_SRAM_CNTL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_SCRATCH: c_uint = 0x2ae7;
pub const mmRDPCSTX2_RDPCSTX_SCRATCH_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_SPARE: c_uint = 0x2ae8;
pub const mmRDPCSTX2_RDPCSTX_SPARE_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_CNTL2: c_uint = 0x2ae9;
pub const mmRDPCSTX2_RDPCSTX_CNTL2_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG: c_uint = 0x2aec;
pub const mmRDPCSTX2_RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_DEBUG_CONFIG: c_uint = 0x2aed;
pub const mmRDPCSTX2_RDPCSTX_DEBUG_CONFIG_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL0: c_uint = 0x2af0;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL0_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL1: c_uint = 0x2af1;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL1_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL2: c_uint = 0x2af2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL2_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL3: c_uint = 0x2af3;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL3_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL4: c_uint = 0x2af4;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL4_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL5: c_uint = 0x2af5;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL5_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL6: c_uint = 0x2af6;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL6_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL7: c_uint = 0x2af7;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL7_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL8: c_uint = 0x2af8;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL8_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL9: c_uint = 0x2af9;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL9_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL10: c_uint = 0x2afa;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL10_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL11: c_uint = 0x2afb;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL11_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL12: c_uint = 0x2afc;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL12_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL13: c_uint = 0x2afd;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL13_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL14: c_uint = 0x2afe;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL14_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_FUSE0: c_uint = 0x2aff;
pub const mmRDPCSTX2_RDPCSTX_PHY_FUSE0_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_FUSE1: c_uint = 0x2b00;
pub const mmRDPCSTX2_RDPCSTX_PHY_FUSE1_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_FUSE2: c_uint = 0x2b01;
pub const mmRDPCSTX2_RDPCSTX_PHY_FUSE2_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_FUSE3: c_uint = 0x2b02;
pub const mmRDPCSTX2_RDPCSTX_PHY_FUSE3_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_RX_LD_VAL: c_uint = 0x2b03;
pub const mmRDPCSTX2_RDPCSTX_PHY_RX_LD_VAL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_DMCU_DPALT_PHY_CNTL3: c_uint = 0x2b04;
pub const mmRDPCSTX2_RDPCSTX_DMCU_DPALT_PHY_CNTL3_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_DMCU_DPALT_PHY_CNTL6: c_uint = 0x2b05;
pub const mmRDPCSTX2_RDPCSTX_DMCU_DPALT_PHY_CNTL6_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_DPALT_CONTROL_REG: c_uint = 0x2b06;
pub const mmRDPCSTX2_RDPCSTX_DPALT_CONTROL_REG_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL15: c_uint = 0x2b08;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL15_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL16: c_uint = 0x2b09;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL16_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL17: c_uint = 0x2b0a;
pub const mmRDPCSTX2_RDPCSTX_PHY_CNTL17_BASE_IDX: c_int = 2;
pub const mmRDPCSTX2_RDPCSTX_DEBUG_CONFIG2: c_uint = 0x2b0b;
pub const mmRDPCSTX2_RDPCSTX_DEBUG_CONFIG2_BASE_IDX: c_int = 2;
// addressBlock: dpcssys_dpcssys_cr2_dispdec
// base address: 0x6c0
pub const mmDPCSSYS_CR2_DPCSSYS_CR_ADDR: c_uint = 0x2ae4;
pub const mmDPCSSYS_CR2_DPCSSYS_CR_ADDR_BASE_IDX: c_int = 2;
pub const mmDPCSSYS_CR2_DPCSSYS_CR_DATA: c_uint = 0x2ae5;
pub const mmDPCSSYS_CR2_DPCSSYS_CR_DATA_BASE_IDX: c_int = 2;
// addressBlock: dpcssys_dpcs0_dpcstx3_dispdec
// base address: 0xa20
pub const mmDPCSTX3_DPCSTX_TX_CLOCK_CNTL: c_uint = 0x2bb0;
pub const mmDPCSTX3_DPCSTX_TX_CLOCK_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX3_DPCSTX_TX_CNTL: c_uint = 0x2bb1;
pub const mmDPCSTX3_DPCSTX_TX_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX3_DPCSTX_CBUS_CNTL: c_uint = 0x2bb2;
pub const mmDPCSTX3_DPCSTX_CBUS_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX3_DPCSTX_INTERRUPT_CNTL: c_uint = 0x2bb3;
pub const mmDPCSTX3_DPCSTX_INTERRUPT_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX3_DPCSTX_PLL_UPDATE_ADDR: c_uint = 0x2bb4;
pub const mmDPCSTX3_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX: c_int = 2;
pub const mmDPCSTX3_DPCSTX_PLL_UPDATE_DATA: c_uint = 0x2bb5;
pub const mmDPCSTX3_DPCSTX_PLL_UPDATE_DATA_BASE_IDX: c_int = 2;
pub const mmDPCSTX3_DPCSTX_DEBUG_CONFIG: c_uint = 0x2bb6;
pub const mmDPCSTX3_DPCSTX_DEBUG_CONFIG_BASE_IDX: c_int = 2;
// addressBlock: dpcssys_dpcs0_rdpcstx3_dispdec
// base address: 0xa20
pub const mmRDPCSTX3_RDPCSTX_CNTL: c_uint = 0x2bb8;
pub const mmRDPCSTX3_RDPCSTX_CNTL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_CLOCK_CNTL: c_uint = 0x2bb9;
pub const mmRDPCSTX3_RDPCSTX_CLOCK_CNTL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_INTERRUPT_CONTROL: c_uint = 0x2bba;
pub const mmRDPCSTX3_RDPCSTX_INTERRUPT_CONTROL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PLL_UPDATE_DATA: c_uint = 0x2bbb;
pub const mmRDPCSTX3_RDPCSTX_PLL_UPDATE_DATA_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCS_TX_CR_ADDR: c_uint = 0x2bbc;
pub const mmRDPCSTX3_RDPCS_TX_CR_ADDR_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCS_TX_CR_DATA: c_uint = 0x2bbd;
pub const mmRDPCSTX3_RDPCS_TX_CR_DATA_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCS_TX_SRAM_CNTL: c_uint = 0x2bbe;
pub const mmRDPCSTX3_RDPCS_TX_SRAM_CNTL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_SCRATCH: c_uint = 0x2bbf;
pub const mmRDPCSTX3_RDPCSTX_SCRATCH_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_SPARE: c_uint = 0x2bc0;
pub const mmRDPCSTX3_RDPCSTX_SPARE_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_CNTL2: c_uint = 0x2bc1;
pub const mmRDPCSTX3_RDPCSTX_CNTL2_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG: c_uint = 0x2bc4;
pub const mmRDPCSTX3_RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_DEBUG_CONFIG: c_uint = 0x2bc5;
pub const mmRDPCSTX3_RDPCSTX_DEBUG_CONFIG_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL0: c_uint = 0x2bc8;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL0_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL1: c_uint = 0x2bc9;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL1_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL2: c_uint = 0x2bca;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL2_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL3: c_uint = 0x2bcb;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL3_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL4: c_uint = 0x2bcc;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL4_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL5: c_uint = 0x2bcd;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL5_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL6: c_uint = 0x2bce;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL6_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL7: c_uint = 0x2bcf;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL7_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL8: c_uint = 0x2bd0;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL8_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL9: c_uint = 0x2bd1;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL9_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL10: c_uint = 0x2bd2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL10_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL11: c_uint = 0x2bd3;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL11_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL12: c_uint = 0x2bd4;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL12_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL13: c_uint = 0x2bd5;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL13_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL14: c_uint = 0x2bd6;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL14_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_FUSE0: c_uint = 0x2bd7;
pub const mmRDPCSTX3_RDPCSTX_PHY_FUSE0_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_FUSE1: c_uint = 0x2bd8;
pub const mmRDPCSTX3_RDPCSTX_PHY_FUSE1_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_FUSE2: c_uint = 0x2bd9;
pub const mmRDPCSTX3_RDPCSTX_PHY_FUSE2_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_FUSE3: c_uint = 0x2bda;
pub const mmRDPCSTX3_RDPCSTX_PHY_FUSE3_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_RX_LD_VAL: c_uint = 0x2bdb;
pub const mmRDPCSTX3_RDPCSTX_PHY_RX_LD_VAL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_DMCU_DPALT_PHY_CNTL3: c_uint = 0x2bdc;
pub const mmRDPCSTX3_RDPCSTX_DMCU_DPALT_PHY_CNTL3_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_DMCU_DPALT_PHY_CNTL6: c_uint = 0x2bdd;
pub const mmRDPCSTX3_RDPCSTX_DMCU_DPALT_PHY_CNTL6_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_DPALT_CONTROL_REG: c_uint = 0x2bde;
pub const mmRDPCSTX3_RDPCSTX_DPALT_CONTROL_REG_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL15: c_uint = 0x2be0;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL15_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL16: c_uint = 0x2be1;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL16_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL17: c_uint = 0x2be2;
pub const mmRDPCSTX3_RDPCSTX_PHY_CNTL17_BASE_IDX: c_int = 2;
pub const mmRDPCSTX3_RDPCSTX_DEBUG_CONFIG2: c_uint = 0x2be3;
pub const mmRDPCSTX3_RDPCSTX_DEBUG_CONFIG2_BASE_IDX: c_int = 2;
// addressBlock: dpcssys_dpcssys_cr3_dispdec
// base address: 0xa20
pub const mmDPCSSYS_CR3_DPCSSYS_CR_ADDR: c_uint = 0x2bbc;
pub const mmDPCSSYS_CR3_DPCSSYS_CR_ADDR_BASE_IDX: c_int = 2;
pub const mmDPCSSYS_CR3_DPCSSYS_CR_DATA: c_uint = 0x2bbd;
pub const mmDPCSSYS_CR3_DPCSSYS_CR_DATA_BASE_IDX: c_int = 2;
// addressBlock: dpcssys_dpcs0_dpcstx4_dispdec
// base address: 0xd80
pub const mmDPCSTX4_DPCSTX_TX_CLOCK_CNTL: c_uint = 0x2c88;
pub const mmDPCSTX4_DPCSTX_TX_CLOCK_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX4_DPCSTX_TX_CNTL: c_uint = 0x2c89;
pub const mmDPCSTX4_DPCSTX_TX_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX4_DPCSTX_CBUS_CNTL: c_uint = 0x2c8a;
pub const mmDPCSTX4_DPCSTX_CBUS_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX4_DPCSTX_INTERRUPT_CNTL: c_uint = 0x2c8b;
pub const mmDPCSTX4_DPCSTX_INTERRUPT_CNTL_BASE_IDX: c_int = 2;
pub const mmDPCSTX4_DPCSTX_PLL_UPDATE_ADDR: c_uint = 0x2c8c;
pub const mmDPCSTX4_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX: c_int = 2;
pub const mmDPCSTX4_DPCSTX_PLL_UPDATE_DATA: c_uint = 0x2c8d;
pub const mmDPCSTX4_DPCSTX_PLL_UPDATE_DATA_BASE_IDX: c_int = 2;
pub const mmDPCSTX4_DPCSTX_DEBUG_CONFIG: c_uint = 0x2c8e;
pub const mmDPCSTX4_DPCSTX_DEBUG_CONFIG_BASE_IDX: c_int = 2;
// addressBlock: dpcssys_dpcs0_rdpcstx4_dispdec
// base address: 0xd80
pub const mmRDPCSTX4_RDPCSTX_CNTL: c_uint = 0x2c90;
pub const mmRDPCSTX4_RDPCSTX_CNTL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_CLOCK_CNTL: c_uint = 0x2c91;
pub const mmRDPCSTX4_RDPCSTX_CLOCK_CNTL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_INTERRUPT_CONTROL: c_uint = 0x2c92;
pub const mmRDPCSTX4_RDPCSTX_INTERRUPT_CONTROL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PLL_UPDATE_DATA: c_uint = 0x2c93;
pub const mmRDPCSTX4_RDPCSTX_PLL_UPDATE_DATA_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCS_TX_CR_ADDR: c_uint = 0x2c94;
pub const mmRDPCSTX4_RDPCS_TX_CR_ADDR_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCS_TX_CR_DATA: c_uint = 0x2c95;
pub const mmRDPCSTX4_RDPCS_TX_CR_DATA_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCS_TX_SRAM_CNTL: c_uint = 0x2c96;
pub const mmRDPCSTX4_RDPCS_TX_SRAM_CNTL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_SCRATCH: c_uint = 0x2c97;
pub const mmRDPCSTX4_RDPCSTX_SCRATCH_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_SPARE: c_uint = 0x2c98;
pub const mmRDPCSTX4_RDPCSTX_SPARE_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_CNTL2: c_uint = 0x2c99;
pub const mmRDPCSTX4_RDPCSTX_CNTL2_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG: c_uint = 0x2c9c;
pub const mmRDPCSTX4_RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_DEBUG_CONFIG: c_uint = 0x2c9d;
pub const mmRDPCSTX4_RDPCSTX_DEBUG_CONFIG_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL0: c_uint = 0x2ca0;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL0_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL1: c_uint = 0x2ca1;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL1_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL2: c_uint = 0x2ca2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL2_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL3: c_uint = 0x2ca3;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL3_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL4: c_uint = 0x2ca4;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL4_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL5: c_uint = 0x2ca5;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL5_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL6: c_uint = 0x2ca6;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL6_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL7: c_uint = 0x2ca7;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL7_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL8: c_uint = 0x2ca8;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL8_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL9: c_uint = 0x2ca9;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL9_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL10: c_uint = 0x2caa;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL10_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL11: c_uint = 0x2cab;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL11_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL12: c_uint = 0x2cac;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL12_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL13: c_uint = 0x2cad;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL13_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL14: c_uint = 0x2cae;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL14_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_FUSE0: c_uint = 0x2caf;
pub const mmRDPCSTX4_RDPCSTX_PHY_FUSE0_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_FUSE1: c_uint = 0x2cb0;
pub const mmRDPCSTX4_RDPCSTX_PHY_FUSE1_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_FUSE2: c_uint = 0x2cb1;
pub const mmRDPCSTX4_RDPCSTX_PHY_FUSE2_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_FUSE3: c_uint = 0x2cb2;
pub const mmRDPCSTX4_RDPCSTX_PHY_FUSE3_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_RX_LD_VAL: c_uint = 0x2cb3;
pub const mmRDPCSTX4_RDPCSTX_PHY_RX_LD_VAL_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_DMCU_DPALT_PHY_CNTL3: c_uint = 0x2cb4;
pub const mmRDPCSTX4_RDPCSTX_DMCU_DPALT_PHY_CNTL3_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_DMCU_DPALT_PHY_CNTL6: c_uint = 0x2cb5;
pub const mmRDPCSTX4_RDPCSTX_DMCU_DPALT_PHY_CNTL6_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_DPALT_CONTROL_REG: c_uint = 0x2cb6;
pub const mmRDPCSTX4_RDPCSTX_DPALT_CONTROL_REG_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL15: c_uint = 0x2cb8;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL15_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL16: c_uint = 0x2cb9;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL16_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL17: c_uint = 0x2cba;
pub const mmRDPCSTX4_RDPCSTX_PHY_CNTL17_BASE_IDX: c_int = 2;
pub const mmRDPCSTX4_RDPCSTX_DEBUG_CONFIG2: c_uint = 0x2cbb;
pub const mmRDPCSTX4_RDPCSTX_DEBUG_CONFIG2_BASE_IDX: c_int = 2;
// addressBlock: dpcssys_dpcssys_cr4_dispdec
// base address: 0xd80
pub const mmDPCSSYS_CR4_DPCSSYS_CR_ADDR: c_uint = 0x2c94;
pub const mmDPCSSYS_CR4_DPCSSYS_CR_ADDR_BASE_IDX: c_int = 2;
pub const mmDPCSSYS_CR4_DPCSSYS_CR_DATA: c_uint = 0x2c95;
pub const mmDPCSSYS_CR4_DPCSSYS_CR_DATA_BASE_IDX: c_int = 2;
