# //  Questa Sim-64
# //  Version 2019.4_2 linux_x86_64 Dec  7 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do compile.do; do elaborate.do; do simulate.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:24:56 on Oct 13,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 17:24:57 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:24:57 on Oct 13,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 17:24:57 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:24:57 on Oct 13,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 17:25:05 on Oct 13,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:05 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 17:25:05 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:05 on Oct 13,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 17:25:06 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:06 on Oct 13,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 17:25:07 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:07 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 17:25:08 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:08 on Oct 13,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 17:25:08 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:08 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 17:25:08 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:09 on Oct 13,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 17:25:10 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:10 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 17:25:10 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:10 on Oct 13,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 17:25:10 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:10 on Oct 13,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 17:25:11 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:11 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 17:25:11 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:11 on Oct 13,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 17:25:11 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:11 on Oct 13,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 17:25:12 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:13 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 17:25:13 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:13 on Oct 13,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 17:25:13 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:14 on Oct 13,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 17:25:16 on Oct 13,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:16 on Oct 13,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:25:16 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:16 on Oct 13,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 17:25:17 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEM_SIM -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 17:25:17 on Oct 13,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# -- Compiling module QUAD
# -- Compiling module sc_core::sc_event_queue
# -- Compiling module AWPBus
# -- Compiling module AWP
# -- Compiling module FAS
# -- Compiling module Interconnect
# -- Compiling module CNN_Layer_Accel
# -- Compiling module SYSC_FPGA
# Exported modules:
# 	SYSC_FPGA
# End time: 17:25:52 on Oct 13,2021, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lsysc_fpga_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 17:25:53 on Oct 13,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 17:25:55 on Oct 13,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:25:55 on Oct 13,2021
# vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module xil_defaultlib.ddr4
# -- Loading module xil_defaultlib.ddr4_ddr4
# -- Loading module xil_defaultlib.ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module xil_defaultlib.ddr4_ddr4_mem_intfc
# -- Loading module xil_defaultlib.ddr4_phy
# -- Loading module xil_defaultlib.ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_pll
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_timer
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_a
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ctl
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ref
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_periodic
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_wr_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_rd_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_config_rom
# -- Loading module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_sync
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_pi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_write
# -- Loading module xil_defaultlib.ddr4_ddr4_cal_riu
# -- Loading module xil_defaultlib.ddr4_microblaze_mcs
# -- Loading module xil_defaultlib.microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axic_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_w_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_b_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_fifo
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_r_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_rank
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_wtr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module xil_defaultlib.ddr4_v2_2_6_bram_tdp
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading interface xil_defaultlib.DDR4_if
# -- Importing package xil_defaultlib.arch_package
# -- Importing package xil_defaultlib.proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading interface DDR4_if
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static
# -- Loading module unisims_ver.SRLC32E
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and
# Optimizing 347 design-units (inlining 0/1164 module instances, 0/1693 cell instances, 151/151 UDP instances):
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_cal_cplx(fast)".
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_r_channel(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module xil_defaultlib.microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_periodic(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)".
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module example_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_register_slice(fast__10)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_group(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# ** Note: (vopt-143) Recognized 3 FSMs in module "ddr4_v2_2_6_mc_ref(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module xil_defaultlib.ddr4(fast)
# -- Optimizing package xil_defaultlib.arch_package(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package xil_defaultlib.proj_package(fast)
# -- Optimizing module xil_defaultlib.ddr4_microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# Optimized design name is sim_tb_top_opt
# End time: 17:26:07 on Oct 13,2021, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
# vsim -t 1ps -lib work sim_tb_top_opt 
# Start time: 17:26:07 on Oct 13,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading xil_defaultlib.ddr4(fast)
# Loading xil_defaultlib.ddr4_ddr4(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# Loading xil_defaultlib.ddr4_phy(fast)
# Loading xil_defaultlib.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_mc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# Loading xil_defaultlib.ddr4_microblaze_mcs(fast)
# Loading xil_defaultlib.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# Loading xil_defaultlib.ddr4_v2_2_6_axi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading xil_defaultlib.arch_package(fast)
# Loading xil_defaultlib.proj_package(fast)
# Loading work.glbl(fast)
# Loading xil_defaultlib.DDR4_if(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_AWID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(256).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 425
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_BID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(272).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 425
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(276).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 425
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_RID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(287).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 425
quit -sim
# End time: 18:20:41 on Oct 13,2021, Elapsed time: 0:54:34
# Errors: 0, Warnings: 4
do compile.do; do elaborate.do; do simulate.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:20:44 on Oct 13,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 18:20:44 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:20:44 on Oct 13,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 18:20:44 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:20:45 on Oct 13,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 18:20:52 on Oct 13,2021, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:20:52 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 18:20:52 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:20:53 on Oct 13,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 18:20:53 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:20:53 on Oct 13,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 18:20:54 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:20:54 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 18:20:55 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:20:55 on Oct 13,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 18:20:55 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:20:56 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 18:20:56 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:20:56 on Oct 13,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 18:20:57 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:20:57 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 18:20:57 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:20:57 on Oct 13,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 18:20:58 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:20:58 on Oct 13,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 18:20:58 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:20:58 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 18:20:58 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:20:58 on Oct 13,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 18:20:58 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:20:58 on Oct 13,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 18:21:00 on Oct 13,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:21:00 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 18:21:00 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:21:00 on Oct 13,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 18:21:00 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:21:01 on Oct 13,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 18:21:03 on Oct 13,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:21:03 on Oct 13,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:21:04 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:21:04 on Oct 13,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 18:21:04 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEM_SIM -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 18:21:04 on Oct 13,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# -- Compiling module QUAD
# -- Compiling module sc_core::sc_event_queue
# -- Compiling module AWPBus
# -- Compiling module AWP
# -- Compiling module FAS
# -- Compiling module Interconnect
# -- Compiling module CNN_Layer_Accel
# -- Compiling module SYSC_FPGA
# Exported modules:
# 	SYSC_FPGA
# End time: 18:21:39 on Oct 13,2021, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lsysc_fpga_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 18:21:40 on Oct 13,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 18:21:42 on Oct 13,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:21:42 on Oct 13,2021
# vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module xil_defaultlib.ddr4
# -- Loading module xil_defaultlib.ddr4_ddr4
# -- Loading module xil_defaultlib.ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module xil_defaultlib.ddr4_ddr4_mem_intfc
# -- Loading module xil_defaultlib.ddr4_phy
# -- Loading module xil_defaultlib.ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_pll
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_timer
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_a
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ctl
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ref
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_periodic
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_wr_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_rd_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_config_rom
# -- Loading module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_sync
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_pi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_write
# -- Loading module xil_defaultlib.ddr4_ddr4_cal_riu
# -- Loading module xil_defaultlib.ddr4_microblaze_mcs
# -- Loading module xil_defaultlib.microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axic_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_w_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_b_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_fifo
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_r_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_rank
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_wtr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module xil_defaultlib.ddr4_v2_2_6_bram_tdp
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading interface xil_defaultlib.DDR4_if
# -- Importing package xil_defaultlib.arch_package
# -- Importing package xil_defaultlib.proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading interface DDR4_if
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static
# -- Loading module unisims_ver.SRLC32E
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv(163): (vopt-7063) Failed to find 'mem' in hierarchical name 'sim_tb_top.mem_model_x8.mem.memModels_Ri1[0].memModel1[0].ddr4_model.set_memory_warnings'.
#         Region: sim_tb_top
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv(164): (vopt-7063) Failed to find 'mem' in hierarchical name 'sim_tb_top.mem_model_x8.mem.memModels_Ri1[0].memModel1[1].ddr4_model.set_memory_warnings'.
#         Region: sim_tb_top
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv(165): (vopt-7063) Failed to find 'mem' in hierarchical name 'sim_tb_top.mem_model_x8.mem.memModels_Ri1[0].memModel1[2].ddr4_model.set_memory_warnings'.
#         Region: sim_tb_top
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv(166): (vopt-7063) Failed to find 'mem' in hierarchical name 'sim_tb_top.mem_model_x8.mem.memModels_Ri1[0].memModel1[3].ddr4_model.set_memory_warnings'.
#         Region: sim_tb_top
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv(167): (vopt-7063) Failed to find 'mem' in hierarchical name 'sim_tb_top.mem_model_x8.mem.memModels_Ri1[0].memModel1[4].ddr4_model.set_memory_warnings'.
#         Region: sim_tb_top
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv(168): (vopt-7063) Failed to find 'mem' in hierarchical name 'sim_tb_top.mem_model_x8.mem.memModels_Ri1[0].memModel1[5].ddr4_model.set_memory_warnings'.
#         Region: sim_tb_top
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv(169): (vopt-7063) Failed to find 'mem' in hierarchical name 'sim_tb_top.mem_model_x8.mem.memModels_Ri1[0].memModel1[6].ddr4_model.set_memory_warnings'.
#         Region: sim_tb_top
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv(170): (vopt-7063) Failed to find 'mem' in hierarchical name 'sim_tb_top.mem_model_x8.mem.memModels_Ri1[0].memModel1[7].ddr4_model.set_memory_warnings'.
#         Region: sim_tb_top
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv(171): (vopt-7063) Failed to find 'mem' in hierarchical name 'sim_tb_top.mem_model_x8.mem.memModels_Ri1[0].memModel1[8].ddr4_model.set_memory_warnings'.
#         Region: sim_tb_top
# Optimization failed
# End time: 18:21:44 on Oct 13,2021, Elapsed time: 0:00:02
# Errors: 9, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vopt failed.
# Error in macro ./elaborate.do line 16
# Return status = 2
#     (procedure "compile" line 1)
#     invoked from within
# "compile NoFilter vopt -64 +acc -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_..."
#     ("eval" body line 1)
#     invoked from within
# "eval compile NoFilter vopt $args"
#     (procedure "vopt" line 9)
#     invoked from within
# "vopt -64 +acc -l elaborate.log \
#     -L xil_defaultlib  \
#     -L xpm \
#     -L microblaze_v11_0_0 \
#     -L lib_cdc_v1_0_2 \
#     -L proc_sys_reset_v5_0_..."
# vsim -t 1ps -lib work sim_tb_top_opt 
# Start time: 18:21:44 on Oct 13,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-7028) Failed to find design unit '/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.sim_tb_top_opt'. If this is a SystemC design unit, please make sure that the source file for this module is compiled without the -nodebug sccom option.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulate.do PAUSED at line 1
do compile.do; do elaborate.do; do simulate.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:22:49 on Oct 13,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 18:22:49 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:22:49 on Oct 13,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 18:22:49 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:22:49 on Oct 13,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 18:22:57 on Oct 13,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:22:57 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 18:22:57 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:22:57 on Oct 13,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 18:22:58 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:22:58 on Oct 13,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 18:22:59 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:22:59 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 18:23:00 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:23:00 on Oct 13,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 18:23:00 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:23:00 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 18:23:01 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:23:01 on Oct 13,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 18:23:02 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:23:02 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 18:23:02 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:23:02 on Oct 13,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 18:23:02 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:23:03 on Oct 13,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 18:23:03 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:23:03 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 18:23:03 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:23:03 on Oct 13,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 18:23:03 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:23:03 on Oct 13,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 18:23:05 on Oct 13,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:23:05 on Oct 13,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 18:23:05 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:23:05 on Oct 13,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 18:23:05 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:23:06 on Oct 13,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 18:23:09 on Oct 13,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:23:09 on Oct 13,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:23:09 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:23:09 on Oct 13,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 18:23:09 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEM_SIM -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 18:23:09 on Oct 13,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# -- Compiling module QUAD
# -- Compiling module sc_core::sc_event_queue
# -- Compiling module AWPBus
# -- Compiling module AWP
# -- Compiling module FAS
# -- Compiling module Interconnect
# -- Compiling module CNN_Layer_Accel
# -- Compiling module SYSC_FPGA
# Exported modules:
# 	SYSC_FPGA
# End time: 18:23:45 on Oct 13,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lsysc_fpga_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 18:23:45 on Oct 13,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 18:23:47 on Oct 13,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:23:48 on Oct 13,2021
# vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module xil_defaultlib.ddr4
# -- Loading module xil_defaultlib.ddr4_ddr4
# -- Loading module xil_defaultlib.ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module xil_defaultlib.ddr4_ddr4_mem_intfc
# -- Loading module xil_defaultlib.ddr4_phy
# -- Loading module xil_defaultlib.ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_pll
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_timer
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_a
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ctl
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ref
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_periodic
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_wr_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_rd_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_config_rom
# -- Loading module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_sync
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_pi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_write
# -- Loading module xil_defaultlib.ddr4_ddr4_cal_riu
# -- Loading module xil_defaultlib.ddr4_microblaze_mcs
# -- Loading module xil_defaultlib.microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axic_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_w_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_b_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_fifo
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_r_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_rank
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_wtr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module xil_defaultlib.ddr4_v2_2_6_bram_tdp
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading interface xil_defaultlib.DDR4_if
# -- Importing package xil_defaultlib.arch_package
# -- Importing package xil_defaultlib.proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading interface DDR4_if
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static
# -- Loading module unisims_ver.SRLC32E
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and
# Optimizing 347 design-units (inlining 0/1164 module instances, 0/1693 cell instances, 151/151 UDP instances):
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_cal_cplx(fast)".
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_periodic(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)".
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_r_channel(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module xil_defaultlib.ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module xil_defaultlib.microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module example_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_register_slice(fast__10)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_group(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# ** Note: (vopt-143) Recognized 3 FSMs in module "ddr4_v2_2_6_mc_ref(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing package xil_defaultlib.arch_package(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package xil_defaultlib.proj_package(fast)
# -- Optimizing module xil_defaultlib.ddr4_microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# Optimized design name is sim_tb_top_opt
# End time: 18:23:59 on Oct 13,2021, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# vsim -t 1ps -lib work sim_tb_top_opt 
# Start time: 18:21:44 on Oct 13,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading xil_defaultlib.ddr4(fast)
# Loading xil_defaultlib.ddr4_ddr4(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# Loading xil_defaultlib.ddr4_phy(fast)
# Loading xil_defaultlib.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_mc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# Loading xil_defaultlib.ddr4_microblaze_mcs(fast)
# Loading xil_defaultlib.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# Loading xil_defaultlib.ddr4_v2_2_6_axi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading xil_defaultlib.arch_package(fast)
# Loading xil_defaultlib.proj_package(fast)
# Loading work.glbl(fast)
# Loading xil_defaultlib.DDR4_if(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_AWID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(256).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 425
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_BID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(272).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 425
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_ARID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(276).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 425
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (4) for port 'M00_AXI_RID'. The port definition is at: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v(287).
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top/u_example_top/i0_axi_interconnect File: ./example_top.sv Line: 425
add wave -position end  sim:/sim_tb_top/u_example_top/APP_ADDR_WIDTH
add wave -position end  sim:/sim_tb_top/u_example_top/APP_DATA_WIDTH
add wave -position end  sim:/sim_tb_top/u_example_top/APP_MASK_WIDTH
add wave -position end  sim:/sim_tb_top/u_example_top/axi_araddr
add wave -position end  sim:/sim_tb_top/u_example_top/axi_arburst
add wave -position end  sim:/sim_tb_top/u_example_top/axi_arid
add wave -position end  sim:/sim_tb_top/u_example_top/axi_arlen
add wave -position end  sim:/sim_tb_top/u_example_top/axi_arready
add wave -position end  sim:/sim_tb_top/u_example_top/axi_arsize
add wave -position end  sim:/sim_tb_top/u_example_top/axi_arvalid
add wave -position end  sim:/sim_tb_top/u_example_top/axi_awaddr
add wave -position end  sim:/sim_tb_top/u_example_top/axi_awburst
add wave -position end  sim:/sim_tb_top/u_example_top/axi_awid
add wave -position end  sim:/sim_tb_top/u_example_top/axi_awlen
add wave -position end  sim:/sim_tb_top/u_example_top/axi_awready
add wave -position end  sim:/sim_tb_top/u_example_top/axi_awsize
add wave -position end  sim:/sim_tb_top/u_example_top/axi_awvalid
add wave -position end  sim:/sim_tb_top/u_example_top/axi_bid
add wave -position end  sim:/sim_tb_top/u_example_top/axi_bready
add wave -position end  sim:/sim_tb_top/u_example_top/axi_bresp
add wave -position end  sim:/sim_tb_top/u_example_top/axi_bvalid
add wave -position end  sim:/sim_tb_top/u_example_top/axi_rdata
add wave -position end  sim:/sim_tb_top/u_example_top/axi_rid
add wave -position end  sim:/sim_tb_top/u_example_top/axi_rlast
add wave -position end  sim:/sim_tb_top/u_example_top/axi_rready
add wave -position end  sim:/sim_tb_top/u_example_top/axi_rresp
add wave -position end  sim:/sim_tb_top/u_example_top/axi_rvalid
add wave -position end  sim:/sim_tb_top/u_example_top/axi_wdata
add wave -position end  sim:/sim_tb_top/u_example_top/axi_wlast
add wave -position end  sim:/sim_tb_top/u_example_top/axi_wready
add wave -position end  sim:/sim_tb_top/u_example_top/axi_wstrb
add wave -position end  sim:/sim_tb_top/u_example_top/axi_wvalid
add wave -position end  sim:/sim_tb_top/u_example_top/c0_data_compare_error
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_act_n
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_adr
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_app_addr
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_app_cmd
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_app_en
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_app_rd_data
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_app_rd_data_end
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_app_rd_data_valid
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_app_rdy
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_app_wdf_data
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_app_wdf_end
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_app_wdf_mask
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_app_wdf_rdy
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_app_wdf_wren
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_aresetn
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_ba
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_bg
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_ck_c
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_ck_t
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_cke
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_clk
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_cmp_data
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_cmp_data_valid
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_cmptd_one_wr_rd
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_cs_n
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_data_msmatch_err
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_dbg_rd_sts
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_dbg_rd_sts_vld
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_dbg_wr_sts
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_dbg_wr_sts_vld
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_dm_dbi_n
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_dq
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_dqs_c
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_dqs_t
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_odt
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_rdata_cmp
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_read_cmptd
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_read_err
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_reset_n
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_reset_n_int
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_rst
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_araddr
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_arburst
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_arcache
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_arid
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_arlen
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_arready
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_arsize
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_arvalid
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_awaddr
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_awburst
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_awcache
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_awid
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_awlen
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_awprot
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_awready
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_awsize
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_awvalid
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_bid
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_bready
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_bresp
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_bvalid
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_rdata
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_rid
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_rlast
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_rready
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_rresp
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_rvalid
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_wdata
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_wlast
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_wready
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_wstrb
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_s_axi_wvalid
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_test_cmptd
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_write_cmptd
add wave -position end  sim:/sim_tb_top/u_example_top/c0_ddr4_write_err
add wave -position end  sim:/sim_tb_top/u_example_top/c0_init_calib_complete
add wave -position end  sim:/sim_tb_top/u_example_top/c0_sys_clk_n
add wave -position end  sim:/sim_tb_top/u_example_top/c0_sys_clk_p
add wave -position end  sim:/sim_tb_top/u_example_top/c0_wr_rd_complete
add wave -position end  sim:/sim_tb_top/u_example_top/C_AXI_ADDR_WIDTH
add wave -position end  sim:/sim_tb_top/u_example_top/C_AXI_ADDR_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/C_AXI_BR_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/C_AXI_DATA_WIDTH
add wave -position end  sim:/sim_tb_top/u_example_top/C_AXI_DATA_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/C_AXI_ID_WIDTH
add wave -position end  sim:/sim_tb_top/u_example_top/C_AXI_ID_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/C_AXI_LEN_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/C_AXI_NBURST_SUPPORT
add wave -position end  sim:/sim_tb_top/u_example_top/C_AXI_RESP_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/C_AXI_SZ_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/C_AXI_WSTRB_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/C_INIT_ADDR_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/C_INIT_DATA_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/C_INIT_ID_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/C_INIT_LEN_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/C_NUM_RD_CLIENTS
add wave -position end  sim:/sim_tb_top/u_example_top/C_NUM_TOTAL_CLIENTS
add wave -position end  sim:/sim_tb_top/u_example_top/C_NUM_WR_CLIENTS
add wave -position end  sim:/sim_tb_top/u_example_top/dbg_bus
add wave -position end  sim:/sim_tb_top/u_example_top/dbg_clk
add wave -position end  sim:/sim_tb_top/u_example_top/DBG_RD_STS_WIDTH
add wave -position end  sim:/sim_tb_top/u_example_top/DBG_WR_STS_WIDTH
add wave -position end  sim:/sim_tb_top/u_example_top/ECC
add wave -position end  sim:/sim_tb_top/u_example_top/init_rd_addr
add wave -position end  sim:/sim_tb_top/u_example_top/init_rd_cmpl
add wave -position end  sim:/sim_tb_top/u_example_top/init_rd_data
add wave -position end  sim:/sim_tb_top/u_example_top/init_rd_data_rdy
add wave -position end  sim:/sim_tb_top/u_example_top/init_rd_data_vld
add wave -position end  sim:/sim_tb_top/u_example_top/init_rd_len
add wave -position end  sim:/sim_tb_top/u_example_top/init_rd_req
add wave -position end  sim:/sim_tb_top/u_example_top/init_rd_req_ack
add wave -position end  sim:/sim_tb_top/u_example_top/init_rd_req_id
add wave -position end  sim:/sim_tb_top/u_example_top/init_wr_addr
add wave -position end  sim:/sim_tb_top/u_example_top/init_wr_cmpl
add wave -position end  sim:/sim_tb_top/u_example_top/init_wr_data
add wave -position end  sim:/sim_tb_top/u_example_top/init_wr_data_rdy
add wave -position end  sim:/sim_tb_top/u_example_top/init_wr_data_vld
add wave -position end  sim:/sim_tb_top/u_example_top/init_wr_len
add wave -position end  sim:/sim_tb_top/u_example_top/init_wr_req
add wave -position end  sim:/sim_tb_top/u_example_top/init_wr_req_ack
add wave -position end  sim:/sim_tb_top/u_example_top/init_wr_req_id
add wave -position end  sim:/sim_tb_top/u_example_top/MEM_ADDR_ORDER
add wave -position end  sim:/sim_tb_top/u_example_top/nCK_PER_CLK
add wave -position end  sim:/sim_tb_top/u_example_top/SIMULATION
add wave -position end  sim:/sim_tb_top/u_example_top/sys_rst
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.<protected>.<protected>:Initialization complete @3327304
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.<protected>.<protected>:Initialization complete @3327304
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.<protected>.<protected>:Initialization complete @3327304
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.<protected>.<protected>:Initialization complete @3327304
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.<protected>.<protected>:Initialization complete @3327304
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.<protected>.<protected>:Initialization complete @3327304
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.<protected>.<protected>:Initialization complete @3327304
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.<protected>.<protected>:Initialization complete @3327304
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.<protected>.<protected>:Initialization complete @3327304
