

spi_tb with Questasim:

uvm_verification/src/tb/block_level_tbs/spi_tb/sim/sim.do

> do sim.do sim.do

