\doxysection{t\+\_\+flip\+\_\+flop.\+behavioral Architecture Reference}
\hypertarget{classt__flip__flop_1_1behavioral}{}\label{classt__flip__flop_1_1behavioral}\index{t\_flip\_flop.behavioral@{t\_flip\_flop.behavioral}}


Behavioral Architecture of T Flip-\/\+Flop.  


{\bfseries Architecture $>$$>$ }\mbox{\hyperlink{classt__flip__flop_1_1behavioral}{t\+\_\+flip\+\_\+flop\+::behavioral}}\newline
\doxysubsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classt__flip__flop_1_1behavioral_a54bf197e3eeb676efeef9c4c9a251a35}{behavior}}{\bfseries  ( {\bfseries {\bfseries \mbox{\hyperlink{classt__flip__flop_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \mbox{\hyperlink{classt__flip__flop_a108f6801ba4104063b9d5f9286194302}{reset}}} \textcolor{vhdlchar}{ }} )}
\begin{DoxyCompactList}\small\item\em Behavior Process of T Flip-\/\+Flop. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classt__flip__flop_1_1behavioral_a1fa924853e0ba431f6bc8a73fad322da}{s\+\_\+q}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Behavioral Architecture of T Flip-\/\+Flop. 

\textbackslash{}architecture behavioral 

This architecture implements the logic for a T flip-\/flop with enable and load functionality. 

\doxysubsection{Member Function/\+Procedure/\+Process Documentation}
\Hypertarget{classt__flip__flop_1_1behavioral_a54bf197e3eeb676efeef9c4c9a251a35}\label{classt__flip__flop_1_1behavioral_a54bf197e3eeb676efeef9c4c9a251a35} 
\index{t\_flip\_flop.behavioral@{t\_flip\_flop.behavioral}!behavior@{behavior}}
\index{behavior@{behavior}!t\_flip\_flop.behavioral@{t\_flip\_flop.behavioral}}
\doxysubsubsection{\texorpdfstring{behavior()}{behavior()}}
{\footnotesize\ttfamily  {\bfseries \textcolor{vhdlchar}{ }} behavior(\begin{DoxyParamCaption}\item[{}]{{\bfseries {\bfseries \mbox{\hyperlink{classt__flip__flop_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}}} \textcolor{vhdlchar}{ }} {\em } ,  }\item[{}]{{\bfseries {\bfseries \mbox{\hyperlink{classt__flip__flop_a108f6801ba4104063b9d5f9286194302}{reset}}} \textcolor{vhdlchar}{ }} {\em } }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [Process]}}



Behavior Process of T Flip-\/\+Flop. 

\textbackslash{}process behavior 

This process describes the behavior of the T flip-\/flop, including reset, load, and toggle functionality. 

\doxysubsection{Member Data Documentation}
\Hypertarget{classt__flip__flop_1_1behavioral_a1fa924853e0ba431f6bc8a73fad322da}\label{classt__flip__flop_1_1behavioral_a1fa924853e0ba431f6bc8a73fad322da} 
\index{t\_flip\_flop.behavioral@{t\_flip\_flop.behavioral}!s\_q@{s\_q}}
\index{s\_q@{s\_q}!t\_flip\_flop.behavioral@{t\_flip\_flop.behavioral}}
\doxysubsubsection{\texorpdfstring{s\_q}{s\_q}}
{\footnotesize\ttfamily \mbox{\hyperlink{classt__flip__flop_1_1behavioral_a1fa924853e0ba431f6bc8a73fad322da}{s\+\_\+q}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
components/counter/\mbox{\hyperlink{t__flip__flop_8vhdl}{t\+\_\+flip\+\_\+flop.\+vhdl}}\end{DoxyCompactItemize}
