Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Feb 23 01:02:45 2023
| Host         : marc-System-Product-Name running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -file timing_summary.log
| Design       : falling_sand_game_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (158)
5. checking no_input_delay (7)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: SYNC_PULSE_GENERATOR/SYNC_PULSE_CLK/clk_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (158)
--------------------------------------------------
 There are 158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.417     -921.167                   1259                 1888        0.187        0.000                      0                 1888        4.500        0.000                       0                   344  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.417     -921.167                   1259                 1888        0.187        0.000                      0                 1888        4.500        0.000                       0                   344  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1259  Failing Endpoints,  Worst Slack       -1.417ns,  Total Violation     -921.167ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.417ns  (required time - arrival time)
  Source:                 VRAM_RAM/ram_reg_1_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VRAM_RAM/ram_reg_2_3_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.684ns  (logic 3.917ns (36.661%)  route 6.767ns (63.339%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.613     5.134    VRAM_RAM/CLK
    RAMB36_X1Y9          RAMB36E1                                     r  VRAM_RAM/ram_reg_1_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  VRAM_RAM/ram_reg_1_2_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    VRAM_RAM/ram_reg_1_2_1_n_1
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 f  VRAM_RAM/ram_reg_1_3_1/DOBDO[0]
                         net (fo=1, routed)           1.756    10.252    VRAM_RAM/ram_reg_1_3_1_n_67
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.376 f  VRAM_RAM/base_pixel_state_reg[1]_i_2/O
                         net (fo=5, routed)           1.124    11.500    GAME_STATE_RAM/vram_rd_data_2[1]
    SLICE_X46Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.624 r  GAME_STATE_RAM/pixel_surrounding_state_reg[1]_i_2/O
                         net (fo=11, routed)          0.343    11.967    GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/pixel_surrounding_state_reg_reg[0]_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I3_O)        0.124    12.091 r  GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/FSM_sequential_state_reg[2]_i_3__0/O
                         net (fo=11, routed)          0.537    12.627    GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/FSM_sequential_state_reg[2]_i_3__0_n_0
    SLICE_X46Y38         LUT4 (Prop_lut4_I1_O)        0.124    12.751 r  GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/ram_reg_1_0_0_i_39/O
                         net (fo=64, routed)          0.619    13.371    GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/ram_reg_1_0_0_i_39_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.495 r  GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/ram_reg_2_0_0_i_8/O
                         net (fo=16, routed)          2.323    15.818    VRAM_RAM/ram_reg_2_6_1_0[9]
    RAMB36_X2Y17         RAMB36E1                                     r  VRAM_RAM/ram_reg_2_3_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.482    14.823    VRAM_RAM/CLK
    RAMB36_X2Y17         RAMB36E1                                     r  VRAM_RAM/ram_reg_2_3_1/CLKARDCLK
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.968    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.402    VRAM_RAM/ram_reg_2_3_1
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                         -15.818    
  -------------------------------------------------------------------
                         slack                                 -1.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 MOUSE_PIXEL_DRAWER/pixel_y_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE_PIXEL_DRAWER/pixel_y_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.912%)  route 0.105ns (36.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.557     1.440    MOUSE_PIXEL_DRAWER/CLK
    SLICE_X37Y17         FDCE                                         r  MOUSE_PIXEL_DRAWER/pixel_y_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  MOUSE_PIXEL_DRAWER/pixel_y_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.105     1.686    MOUSE_PIXEL_DRAWER/pixel_y_count_reg_reg[8]_0[3]
    SLICE_X36Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.731 r  MOUSE_PIXEL_DRAWER/pixel_y_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.731    MOUSE_PIXEL_DRAWER/pixel_y_count_reg[7]_i_1_n_0
    SLICE_X36Y17         FDCE                                         r  MOUSE_PIXEL_DRAWER/pixel_y_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.824     1.951    MOUSE_PIXEL_DRAWER/CLK
    SLICE_X36Y17         FDCE                                         r  MOUSE_PIXEL_DRAWER/pixel_y_count_reg_reg[7]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X36Y17         FDCE (Hold_fdce_C_D)         0.091     1.544    MOUSE_PIXEL_DRAWER/pixel_y_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y8   GAME_STATE_RAM/ram_reg_0_0/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y28  GAME_STATE_CONTROLLER/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y28  GAME_STATE_CONTROLLER/FSM_sequential_state_reg_reg[0]/C



