
*** Running vivado
    with args -log zynq_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zynq_design_wrapper.tcl -notrace


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:31:13 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zynq_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top zynq_design_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ip/zynq_design_blue_filter_ip_0_0/zynq_design_blue_filter_ip_0_0.dcp' for cell 'zynq_design_i/blue_filter_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/zynq_design_processing_system7_0_0.dcp' for cell 'zynq_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ip/zynq_design_rst_ps7_0_100M_0/zynq_design_rst_ps7_0_100M_0.dcp' for cell 'zynq_design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ip/zynq_design_auto_pc_0/zynq_design_auto_pc_0.dcp' for cell 'zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/zynq_design_processing_system7_0_0.xdc] for cell 'zynq_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/zynq_design_processing_system7_0_0.xdc] for cell 'zynq_design_i/processing_system7_0/inst'
Parsing XDC File [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ip/zynq_design_rst_ps7_0_100M_0/zynq_design_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ip/zynq_design_rst_ps7_0_100M_0/zynq_design_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ip/zynq_design_rst_ps7_0_100M_0/zynq_design_rst_ps7_0_100M_0.xdc] for cell 'zynq_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ip/zynq_design_rst_ps7_0_100M_0/zynq_design_rst_ps7_0_100M_0.xdc] for cell 'zynq_design_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

14 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:01:18 . Memory (MB): peak = 1539.977 ; gain = 327.328 ; free physical = 278 ; free virtual = 3894
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1548.973 ; gain = 8.996 ; free physical = 278 ; free virtual = 3894
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16e655d45

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2001.465 ; gain = 0.000 ; free physical = 117 ; free virtual = 3521
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 32 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1044b8f50

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2001.465 ; gain = 0.000 ; free physical = 117 ; free virtual = 3521
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bd87f193

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2001.465 ; gain = 0.000 ; free physical = 118 ; free virtual = 3522
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 267 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bd87f193

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2001.465 ; gain = 0.000 ; free physical = 118 ; free virtual = 3522
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: bd87f193

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2001.465 ; gain = 0.000 ; free physical = 118 ; free virtual = 3522
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2001.465 ; gain = 0.000 ; free physical = 118 ; free virtual = 3522
Ending Logic Optimization Task | Checksum: c794b1cc

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2001.465 ; gain = 0.000 ; free physical = 118 ; free virtual = 3522

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1faf70c67

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2001.465 ; gain = 0.000 ; free physical = 117 ; free virtual = 3521
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2001.465 ; gain = 461.488 ; free physical = 117 ; free virtual = 3521
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2001.465 ; gain = 0.000 ; free physical = 111 ; free virtual = 3521
INFO: [Common 17-1381] The checkpoint '/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.runs/impl_1/zynq_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zynq_design_wrapper_drc_opted.rpt -pb zynq_design_wrapper_drc_opted.pb -rpx zynq_design_wrapper_drc_opted.rpx
Command: report_drc -file zynq_design_wrapper_drc_opted.rpt -pb zynq_design_wrapper_drc_opted.pb -rpx zynq_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.runs/impl_1/zynq_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 133 ; free virtual = 3514
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11a87e93c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 133 ; free virtual = 3514
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 132 ; free virtual = 3513

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8b5de29e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 107 ; free virtual = 3509

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15fef0267

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 130 ; free virtual = 3506

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15fef0267

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 130 ; free virtual = 3506
Phase 1 Placer Initialization | Checksum: 15fef0267

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 130 ; free virtual = 3506

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 12edfe889

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 123 ; free virtual = 3500

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12edfe889

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 123 ; free virtual = 3500

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2511424bf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 120 ; free virtual = 3497

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cc323961

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 120 ; free virtual = 3496

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cc323961

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 120 ; free virtual = 3496

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17ba079da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 117 ; free virtual = 3494

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1474b8834

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 117 ; free virtual = 3494

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1474b8834

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 117 ; free virtual = 3494
Phase 3 Detail Placement | Checksum: 1474b8834

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 117 ; free virtual = 3494

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 148ff7b31

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 148ff7b31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 116 ; free virtual = 3494
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.173. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f72e5de2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 116 ; free virtual = 3494
Phase 4.1 Post Commit Optimization | Checksum: 1f72e5de2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 116 ; free virtual = 3494

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f72e5de2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 117 ; free virtual = 3495

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f72e5de2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 117 ; free virtual = 3495

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12a396882

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 117 ; free virtual = 3495
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12a396882

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 117 ; free virtual = 3495
Ending Placer Task | Checksum: 4adf02e1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 124 ; free virtual = 3501
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 124 ; free virtual = 3501
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2009.469 ; gain = 0.000 ; free physical = 119 ; free virtual = 3503
INFO: [Common 17-1381] The checkpoint '/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.runs/impl_1/zynq_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zynq_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2012.469 ; gain = 3.000 ; free physical = 125 ; free virtual = 3490
INFO: [runtcl-4] Executing : report_utilization -file zynq_design_wrapper_utilization_placed.rpt -pb zynq_design_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2012.469 ; gain = 0.000 ; free physical = 136 ; free virtual = 3501
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zynq_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2012.469 ; gain = 0.000 ; free physical = 135 ; free virtual = 3500
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 183b321d ConstDB: 0 ShapeSum: 32a3d0c4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b090e6ea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2140.141 ; gain = 127.672 ; free physical = 117 ; free virtual = 3362
Post Restoration Checksum: NetGraph: 798c03a2 NumContArr: 3704e348 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b090e6ea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2140.141 ; gain = 127.672 ; free physical = 116 ; free virtual = 3362

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b090e6ea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2140.141 ; gain = 127.672 ; free physical = 112 ; free virtual = 3358

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b090e6ea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2140.141 ; gain = 127.672 ; free physical = 112 ; free virtual = 3358
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 109a71426

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 126 ; free virtual = 3350
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.221  | TNS=0.000  | WHS=-0.151 | THS=-18.566|

Phase 2 Router Initialization | Checksum: 1808aa71c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 126 ; free virtual = 3350

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 146aa1988

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 127 ; free virtual = 3351

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.866  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14363a072

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 128 ; free virtual = 3352

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.866  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b4280c79

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 128 ; free virtual = 3352

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.866  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 10936c6c5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 128 ; free virtual = 3352
Phase 4 Rip-up And Reroute | Checksum: 10936c6c5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 128 ; free virtual = 3352

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10936c6c5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 128 ; free virtual = 3352

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10936c6c5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 128 ; free virtual = 3352
Phase 5 Delay and Skew Optimization | Checksum: 10936c6c5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 128 ; free virtual = 3352

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 100ab4029

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 128 ; free virtual = 3352
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.981  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ef92d5fe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 128 ; free virtual = 3352
Phase 6 Post Hold Fix | Checksum: ef92d5fe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 128 ; free virtual = 3352

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.1691 %
  Global Horizontal Routing Utilization  = 0.20715 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: deeddfb2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 128 ; free virtual = 3352

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: deeddfb2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 127 ; free virtual = 3351

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e4290245

Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 127 ; free virtual = 3351

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.981  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e4290245

Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 128 ; free virtual = 3352
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 135 ; free virtual = 3359

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:01:31 . Memory (MB): peak = 2157.141 ; gain = 144.672 ; free physical = 117 ; free virtual = 3345
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2157.141 ; gain = 0.000 ; free physical = 110 ; free virtual = 3345
INFO: [Common 17-1381] The checkpoint '/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.runs/impl_1/zynq_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zynq_design_wrapper_drc_routed.rpt -pb zynq_design_wrapper_drc_routed.pb -rpx zynq_design_wrapper_drc_routed.rpx
Command: report_drc -file zynq_design_wrapper_drc_routed.rpt -pb zynq_design_wrapper_drc_routed.pb -rpx zynq_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.runs/impl_1/zynq_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zynq_design_wrapper_methodology_drc_routed.rpt -pb zynq_design_wrapper_methodology_drc_routed.pb -rpx zynq_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zynq_design_wrapper_methodology_drc_routed.rpt -pb zynq_design_wrapper_methodology_drc_routed.pb -rpx zynq_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.runs/impl_1/zynq_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zynq_design_wrapper_power_routed.rpt -pb zynq_design_wrapper_power_summary_routed.pb -rpx zynq_design_wrapper_power_routed.rpx
Command: report_power -file zynq_design_wrapper_power_routed.rpt -pb zynq_design_wrapper_power_summary_routed.pb -rpx zynq_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zynq_design_wrapper_route_status.rpt -pb zynq_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zynq_design_wrapper_timing_summary_routed.rpt -rpx zynq_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zynq_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zynq_design_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force zynq_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Jan 13 20:58:27 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:01:56 . Memory (MB): peak = 2515.816 ; gain = 302.648 ; free physical = 426 ; free virtual = 3370
INFO: [Common 17-206] Exiting Vivado at Sun Jan 13 20:58:28 2019...
