<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Logic block - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="configurable-logic-block"><a class="header" href="#configurable-logic-block">Configurable Logic Block</a></h1>
<p>The main logic resource in Virtex 2 devices is the CLB (Configurable Logic Block). It corresponds one-to-one with the <code>INT.CLB</code> interconnect tile.  Every CLB has:</p>
<ul>
<li>four <code>SLICE</code>s, numbered <code>SLICE0</code> through <code>SLICE3</code></li>
<li>four horizontal tristate buses, going horizontally through the whole row of CLBs</li>
<li>two tristate buffers, <code>TBUF0</code> and <code>TBUF1</code>, driving the tristate buses</li>
</ul>
<p>The slices are organized as follows:</p>
<ul>
<li><code>SLICE0</code> is on the bottom left of the CLB</li>
<li><code>SLICE1</code> is above <code>SLICE0</code></li>
<li><code>SLICE2</code> is to the right of <code>SLICE0</code></li>
<li><code>SLICE3</code> is above <code>SLICE2</code> and to the right of <code>SLICE1</code></li>
</ul>
<p>Every slice has:</p>
<ul>
<li>two 4-input LUTs, named <code>F</code> and <code>G</code>
<ul>
<li>each of them has four inputs, named <code>F[1-4]</code> and <code>G[1-4]</code></li>
<li>every LUT can be used as LUT RAM or shift register</li>
</ul>
</li>
<li>two “bypass inputs” used for various purposes
<ul>
<li><code>BX</code>, associated with the <code>F</code> LUT</li>
<li><code>BY</code>, associated with the <code>G</code> LUT</li>
</ul>
</li>
<li>two wide multiplexers
<ul>
<li><code>F5</code>, associated with the <code>F</code> LUT, multiplexing <code>F</code> and <code>G</code></li>
<li><code>FX</code>, associated with the <code>G</code> LUT, multiplexing <code>F5</code> and <code>FX</code> outputs of this and other <code>SLICE</code>s</li>
</ul>
</li>
<li>carry logic with a carry chain, going vertically upwards through the CLB column</li>
<li>sum of products logic, going horizontally rightwards through the CLB row</li>
<li>two main combinational outputs
<ul>
<li><code>X</code>, associated with the <code>F</code> LUT</li>
<li><code>Y</code>, associated with the <code>G</code> LUT</li>
</ul>
</li>
<li>two “bypass” combinational outputs, used for long shift registers and carry chains
<ul>
<li><code>XB</code>, associated with the <code>F</code> LUT</li>
<li><code>YB</code>, associated with the <code>G</code> LUT</li>
</ul>
</li>
<li>two registers and their outputs
<ul>
<li><code>FFX</code> and <code>XQ</code>, associated with the <code>F</code> LUT</li>
<li><code>FFY</code> and <code>YQ</code>, associated with the <code>G</code> LUT</li>
</ul>
</li>
<li>shared control inputs:
<ul>
<li><code>CLK</code>, the clock input</li>
<li><code>SR</code>, the set/reset input (also used as LUT RAM write enable)</li>
<li><code>CE</code>, the clock enable input</li>
</ul>
</li>
</ul>
<p>In summary, a single <code>SLICE</code> has the following pins:</p>
<ul>
<li><code>F[1-4]</code> and <code>G[1-4]</code>: general interconnect inputs, used as LUT inputs and LUT RAM write address</li>
<li><code>BX</code> and <code>BY</code>: general interconnect freely-invertible inputs, used for various purposes</li>
<li><code>CLK</code>, <code>SR</code>, <code>CE</code>: general interconnect freely-invertible inputs</li>
<li><code>X</code>, <code>Y</code>, <code>XQ</code>, <code>YQ</code>, <code>XB</code>, <code>YB</code>: general interconnect outputs</li>
<li><code>COUT</code>: dedicated output (carry output)</li>
<li><code>CIN</code>: dedicated input (carry input), routed from <code>COUT</code> of the slice below</li>
<li><code>SHIFTOUT</code>: dedicated output (shift register output)</li>
<li><code>SHIFTIN</code>: dedicated input (shift register input), routed from <code>SHIFTOUT</code> of the previous slice in sequence</li>
<li><code>SOPOUT</code>: dedicated output (sum of products output)</li>
<li><code>SOPIN</code>: dedicated output (sum of products input), routed from <code>SOPOUT</code> of the slice to the left</li>
<li><code>F5</code> and <code>FX</code>: dedicated outputs (wide multiplexer outputs)</li>
<li><code>FXINA</code> and <code>FXINB</code>: dedicated inputs (wide multiplexer inputs), routed from <code>F5</code> and <code>FX</code> of neighbouring slices</li>
<li><code>DIG</code>: dedicated output</li>
<li><code>ALTDIG</code>: dedicated input</li>
</ul>
<p>Additionally, some pins and circuitry are shared between <code>SLICE</code>s within the same CLB.</p>
<p>The <code>CLK</code>, <code>CE</code>, <code>SR</code>, <code>BX</code>, and <code>BY</code> inputs are invertible on the interconnect level. The <code>CE</code> and <code>SR</code> inputs are further inverted once within the CLB, which should be compensated for with interconnect inversion.</p>
<h2 id="luts"><a class="header" href="#luts">LUTs</a></h2>
<p>There are two 4-input LUTs in each slice, <code>F</code> and <code>G</code>. The <code>F</code> LUT has inputs <code>F[1-4]</code>, with <code>F1</code> being the LSB and <code>F4</code> being the MSB. The <code>G</code> LUT likewise has inputs <code>G[1-4]</code>.</p>
<p>The initial LUT contents are determined by the <code>F</code> and <code>G</code> attributes in the bitstream.</p>
<p>The LUT outputs go to:</p>
<ul>
<li>the <code>FXMUX</code> and <code>GYMUX</code> multiplexers</li>
<li>the carry logic</li>
<li>the <code>F5</code> wide multiplexer</li>
</ul>
<h3 id="lut-ram"><a class="header" href="#lut-ram">LUT RAM</a></h3>
<p>The <code>F_RAM</code> and <code>G_RAM</code> attributes, when set, turn <code>F</code> and <code>G</code> (respectively) into LUT RAM mode.</p>
<p>The signals used in RAM mode are:</p>
<ul>
<li><code>CLK</code> is the write clock</li>
<li><code>SR</code> is the write enable</li>
<li><code>WF[1-4]</code> and <code>WG[1-4]</code> are write address for the <code>F</code> and <code>G</code> LUTs, respectively</li>
<li><code>DIF</code> and <code>DIG</code> are the data input for the <code>F</code> and <code>G</code> LUTs, respectively</li>
<li><code>SLICEWE0</code>: bit 4 of the write address, when enabled</li>
<li><code>SLICEWE1</code>: bit 5 of the write address, when enabled</li>
<li><code>SLICEWE2</code>: bit 6 of the write address, when enabled</li>
</ul>
<p>The write address is routed as follows:</p>
<ul>
<li><code>SLICE0.W[FG][1-4]</code> is routed from <code>SLICE0.[FG][1-4]</code></li>
<li><code>SLICE1.W[FG][1-4]</code> is routed from <code>SLICE1.[FG][1-4]</code></li>
<li><code>SLICE2.W[FG][1-4]</code> is routed from <code>SLICE0.[FG][1-4]</code></li>
<li><code>SLICE3.W[FG][1-4]</code> is routed from <code>SLICE1.[FG][1-4]</code></li>
</ul>
<p>Thus, <code>SLICE[01]</code> can be used alone to implement single-port RAM, or together with <code>SLICE[23]</code> to implement dual port or larger RAM.</p>
<p>The <code>DIF_MUX</code> determines the value of <code>DIF</code>:</p>
<ul>
<li><code>BX</code>: use the <code>BX</code> pin (used for 16×X RAMs)</li>
<li><code>ALT</code>: use the <code>DIG</code> value (used for 32×X and larger RAMs)</li>
</ul>
<p>The <code>DIG_MUX</code> determines the value of <code>DIG</code>:</p>
<ul>
<li><code>BY</code>: use the <code>BY</code> pin</li>
<li><code>ALT</code>: use the <code>ALTDIG</code> value</li>
</ul>
<p><code>ALTDIG</code> is determined as follows:</p>
<ul>
<li><code>SLICE0.ALTDIG</code> is connected to <code>SLICE1.DIG</code></li>
<li><code>SLICE1.ALTDIG</code> is connected to <code>SLICE3.DIG</code></li>
<li><code>SLICE2.ALTDIG</code> is connected to <code>SLICE3.DIG</code></li>
<li><code>SLICE3.ALTDIG</code> is connected to <code>SLICE3.DIG</code> of the CLB above</li>
</ul>
<p>Note that <code>DI[FG]_MUX</code> attributes are also used in the shift register mode, but with different meaning.</p>
<p>The <code>SLICEWE0</code> signals are routed as follows:</p>
<ul>
<li><code>SLICE0.SLICEWE0 = SLICE0.BX</code></li>
<li><code>SLICE1.SLICEWE0 = SLICE1.BX</code></li>
<li><code>SLICE2.SLICEWE0 = SLICE0.BX</code></li>
<li><code>SLICE3.SLICEWE0 = SLICE1.BX</code></li>
</ul>
<p>When <code>SLICEWE0USED</code> is set, the <code>SLICEWE0</code> signal is used within the slice. The <code>F</code> LUT is written when it is 1, the <code>G</code> LUT is written when it is 0. Otherwise, the signal is ignored, and both LUTs are written at the same time.</p>
<p>The <code>SLICEWE1</code> and <code>SLICEWE2</code> signals are routed as follows:</p>
<ul>
<li><code>SLICE0.SLICEWE1 = SLICE0.BY</code></li>
<li><code>SLICE1.SLICEWE1 = !SLICE0.BY</code></li>
<li><code>SLICE2.SLICEWE1 = SLICE0.BY</code></li>
<li><code>SLICE3.SLICEWE1 = !SLICE0.BY</code></li>
<li><code>SLICE0.SLICEWE2 = SLICE1.BY</code></li>
<li><code>SLICE1.SLICEWE2 = SLICE1.BY</code></li>
<li><code>SLICE2.SLICEWE2 = !SLICE1.BY</code></li>
<li><code>SLICE3.SLICEWE2 = !SLICE1.BY</code></li>
</ul>
<p>If <code>SLICE0.BYOUTUSED</code> is set, all <code>SLICE</code>s within the CLB will use their <code>SLICEWE1</code> signal as a write enable — the LUTs are only written when <code>SLICEWE1</code> is 1. Otherwise, all <code>SLICEWE1</code> signals are ignored.</p>
<p>If <code>SLICE1.BYOUTUSED</code> is set, all <code>SLICE</code>s within the CLB will use their <code>SLICEWE2</code> signal as a write enable — the LUTs are only written when <code>SLICEWE2</code> is 1. Otherwise, all <code>SLICEWE2</code> signals are ignored.</p>
<p>TODO: <code>SLICE2</code> and <code>SLICE3</code> also have <code>BYOUTUSED</code> bits — what do they do, if anything?</p>
<h4 id="single-port-16x-ram"><a class="header" href="#single-port-16x-ram">Single-port 16×X RAM</a></h4>
<p>Single-port 16×X RAM can be implemented as follows:</p>
<ul>
<li>pick a slice
<ul>
<li><code>SLICE0</code> and <code>SLICE1</code> can always be used</li>
<li><code>SLICE2</code> can be used if <code>SLICE0</code> is also used with the same address</li>
<li><code>SLICE3</code> can be used if <code>SLICE1</code> is also used with the same address</li>
</ul>
</li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li>for the 16×1 slice in <code>F</code> LUT:
<ul>
<li>connect <code>F[1-4]</code> to the read/write address</li>
<li>connect <code>BX</code> to write data</li>
<li>set <code>DIF_MUX</code> to <code>BX</code></li>
<li>use <code>F</code> output as read data</li>
</ul>
</li>
<li>for the 16×1 slice in <code>G</code> LUT:
<ul>
<li>connect <code>G[1-4]</code> to the read/write address</li>
<li>connect <code>BY</code> to write data</li>
<li>set <code>DIG_MUX</code> to <code>BY</code></li>
<li>use <code>G</code> output as read data</li>
</ul>
</li>
</ul>
<h4 id="dual-port-16x-ram"><a class="header" href="#dual-port-16x-ram">Dual-port 16×X RAM</a></h4>
<p>Dual-port 16×X RAM can be implemented as follows:</p>
<ul>
<li>pick a pair of slices: either <code>SLICE0</code> and <code>SLICE2</code> or <code>SLICE1</code> and <code>SLICE3</code></li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li>for the 16×1 slice in <code>F</code> LUTs:
<ul>
<li>connect <code>F[1-4]</code> on <code>SLICE[01]</code> to the write address</li>
<li>connect <code>F[1-4]</code> on <code>SLICE[23]</code> to the read address</li>
<li>connect <code>BX</code> of both slices to write data</li>
<li>set <code>DIF_MUX</code> to <code>BX</code></li>
<li>use <code>F</code> outputs as read data</li>
</ul>
</li>
<li>for the 16×1 slice in <code>G</code> LUTs:
<ul>
<li>connect <code>G[1-4]</code> on <code>SLICE[01]</code> to the write address</li>
<li>connect <code>G[1-4]</code> on <code>SLICE[23]</code> to the read address</li>
<li>connect <code>BY</code> of both slices to write data</li>
<li>set <code>DIG_MUX</code> to <code>BY</code></li>
<li>use <code>G</code> outputs as read data</li>
</ul>
</li>
</ul>
<h4 id="single-port-32x-ram"><a class="header" href="#single-port-32x-ram">Single-port 32×X RAM</a></h4>
<p>Single-port 32×X RAM can be implemented as follows:</p>
<ul>
<li>pick a slice
<ul>
<li><code>SLICE0</code> and <code>SLICE1</code> can always be used</li>
<li><code>SLICE2</code> can be used if <code>SLICE0</code> is also used with the same address</li>
<li><code>SLICE3</code> can be used if <code>SLICE1</code> is also used with the same address</li>
</ul>
</li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li><code>F</code> LUT corresponds to addresses <code>0x1X</code></li>
<li><code>G</code> LUT corresponds to addresses <code>0x0X</code></li>
<li>connect <code>F[1-4]</code> and <code>G[1-4]</code> to low 4 bits of the read/write address</li>
<li>connect <code>BX</code> to bit 4 of read/write address</li>
<li>set <code>SLICEWE0USED</code></li>
<li>connect <code>BY</code> to write data</li>
<li>set <code>DIF_MUX</code> to <code>ALT</code></li>
<li>set <code>DIG_MUX</code> to <code>BY</code></li>
<li>use <code>F5</code> output as read data</li>
</ul>
<h4 id="dual-port-32x-ram"><a class="header" href="#dual-port-32x-ram">Dual-port 32×X RAM</a></h4>
<p>Dual-port 32×X RAM can be implemented as follows:</p>
<ul>
<li>pick a pair of slices: either <code>SLICE0+SLICE2</code> or <code>SLICE1+SLICE3</code></li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li><code>F</code> LUTs correspond to addresses <code>0x1X</code></li>
<li><code>G</code> LUTs correspond to addresses <code>0x0X</code></li>
<li>connect <code>F[1-4]</code> and <code>G[1-4]</code> of <code>SLICE[01]</code> to low 4 bits of the write address</li>
<li>connect <code>F[1-4]</code> and <code>G[1-4]</code> of <code>SLICE[23]</code> to low 4 bits of the read address</li>
<li>connect <code>SLICE[01].BX</code> to bit 4 of write address</li>
<li>connect <code>SLICE[23].BX</code> to bit 4 of read address</li>
<li>set <code>SLICEWE0USED</code></li>
<li>connect <code>BY</code> of both slices to write data</li>
<li>set <code>DIF_MUX</code> to <code>ALT</code></li>
<li>set <code>DIG_MUX</code> to <code>BY</code></li>
<li>use <code>F5</code> outputs as read data</li>
</ul>
<h4 id="single-port-64x-ram"><a class="header" href="#single-port-64x-ram">Single-port 64×X RAM</a></h4>
<ul>
<li>pick a pair of slices
<ul>
<li><code>SLICE0+SLICE1</code> can always be used</li>
<li><code>SLICE2+SLICE3</code> can also be used if <code>SLICE0+SLICE1</code> is used with the same address</li>
</ul>
</li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li><code>SLICE[13].G</code> corresponds to addresses <code>0x0X</code></li>
<li><code>SLICE[13].F</code> corresponds to addresses <code>0x1X</code></li>
<li><code>SLICE[02].G</code> corresponds to addresses <code>0x2X</code></li>
<li><code>SLICE[02].F</code> corresponds to addresses <code>0x3X</code></li>
<li>connect <code>F[1-4]</code> and <code>G[1-4]</code> to low 4 bits of the address</li>
<li>connect <code>BX</code> to bit 4 of the address</li>
<li>set <code>SLICEWE0USED</code></li>
<li>connect <code>SLICE[02].BY</code> to bit 5 of the address</li>
<li>set <code>SLICE0.BYOUTUSED</code></li>
<li>connect <code>SLICE[13].BY</code> to write data</li>
<li>set <code>DIF_MUX</code> to <code>ALT</code></li>
<li>set <code>SLICE[02].DIG_MUX</code> to <code>ALT</code></li>
<li>set <code>SLICE[13].DIG_MUX</code> to <code>BY</code></li>
<li>use <code>SLICE[02].FX</code> as read data</li>
</ul>
<h4 id="dual-port-641-ram"><a class="header" href="#dual-port-641-ram">Dual-port 64×1 RAM</a></h4>
<ul>
<li>use the whole CLB</li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li><code>SLICE[13].G</code> corresponds to addresses <code>0x0X</code></li>
<li><code>SLICE[13].F</code> corresponds to addresses <code>0x1X</code></li>
<li><code>SLICE[02].G</code> corresponds to addresses <code>0x2X</code></li>
<li><code>SLICE[02].F</code> corresponds to addresses <code>0x3X</code></li>
<li>connect <code>SLICE[01].F[1-4]</code> and <code>SLICE[01].G[1-4]</code> to low 4 bits of the write address</li>
<li>connect <code>SLICE[23].F[1-4]</code> and <code>SLICE[23].G[1-4]</code> to low 4 bits of the read address</li>
<li>connect <code>SLICE[01].BX</code> to bit 4 of the write address</li>
<li>connect <code>SLICE[23].BX</code> to bit 4 of the read address</li>
<li>set <code>SLICEWE0USED</code></li>
<li>connect <code>SLICE0.BY</code> to bit 5 of the write address</li>
<li>connect <code>SLICE2.BY</code> to bit 5 of the read address</li>
<li>set <code>SLICE0.BYOUTUSED</code></li>
<li>connect <code>SLICE[13].BY</code> to write data</li>
<li>set <code>DIF_MUX</code> to <code>ALT</code></li>
<li>set <code>SLICE[02].DIG_MUX</code> to <code>ALT</code></li>
<li>set <code>SLICE[13].DIG_MUX</code> to <code>BY</code></li>
<li>use <code>SLICE[02].FX</code> as read data</li>
</ul>
<h4 id="single-port-1281-ram"><a class="header" href="#single-port-1281-ram">Single-port 128×1 RAM</a></h4>
<ul>
<li>use the whole CLB</li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li><code>SLICE3.G</code> corresponds to addresses <code>0x0X</code></li>
<li><code>SLICE3.F</code> corresponds to addresses <code>0x1X</code></li>
<li><code>SLICE2.G</code> corresponds to addresses <code>0x2X</code></li>
<li><code>SLICE2.F</code> corresponds to addresses <code>0x3X</code></li>
<li><code>SLICE1.G</code> corresponds to addresses <code>0x4X</code></li>
<li><code>SLICE1.F</code> corresponds to addresses <code>0x5X</code></li>
<li><code>SLICE0.G</code> corresponds to addresses <code>0x6X</code></li>
<li><code>SLICE0.F</code> corresponds to addresses <code>0x7X</code></li>
<li>connect <code>F[1-4]</code> and <code>G[1-4]</code> to low 4 bits of the address</li>
<li>connect <code>BX</code> to bit 4 of the address</li>
<li>set <code>SLICEWE0USED</code></li>
<li>connect <code>SLICE[02].BY</code> to bit 5 of the address</li>
<li>set <code>SLICE0.BYOUTUSED</code></li>
<li>connect <code>SLICE1.BY</code> to bit 6 of the address</li>
<li>set <code>SLICE1.BYOUTUSED</code></li>
<li>connect <code>SLICE3.BY</code> to write data</li>
<li>set <code>DIF_MUX</code> to <code>ALT</code></li>
<li>set <code>SLICE[012].DIG_MUX</code> to <code>ALT</code></li>
<li>set <code>SLICE3.DIG_MUX</code> to <code>BY</code></li>
<li>use <code>SLICE1.FX</code> as read data</li>
</ul>
<h3 id="shift-registers"><a class="header" href="#shift-registers">Shift registers</a></h3>
<p>The <code>F_SHIFT</code> and <code>G_SHIFT</code> attributes, when set, turn <code>F</code> and <code>G</code> (respectively) into shift register mode.</p>
<p>The signals used in shift register mode are:</p>
<ul>
<li><code>CLK</code> is the write clock</li>
<li><code>SR</code> is the write enable</li>
<li><code>DIF</code> and <code>DIG</code> are the data input for the <code>F</code> and <code>G</code> LUTs, respectively</li>
</ul>
<p>The LUTs in shift register mode have shift-out outputs, <code>FMC15</code> and <code>GMC15</code>, which are the next bit to be shifted out. They can be connected to another LUT’s data input to assemble larger shift registers.</p>
<p>The <code>DIF_MUX</code> determines the value of <code>DIF</code>:</p>
<ul>
<li><code>BX</code>: use the <code>BX</code> pin</li>
<li><code>ALT</code>: use the <code>GMC15</code> value</li>
</ul>
<p>The <code>DIG_MUX</code> determines the value of <code>DIG</code>:</p>
<ul>
<li><code>BY</code>: use the <code>BY</code> pin</li>
<li><code>ALT</code>: use the <code>SHIFTIN</code> pin</li>
</ul>
<p><code>SHIFTIN</code> is routed as follows:</p>
<ul>
<li><code>SLICE0.SHIFTIN = SLICE1.SHIFTOUT = SLICE1.FMC15</code></li>
<li><code>SLICE1.SHIFTIN = SLICE2.SHIFTOUT = SLICE2.FMC15</code></li>
<li><code>SLICE2.SHIFTIN = SLICE3.SHIFTOUT = SLICE3.FMC15</code></li>
</ul>
<p><code>SLICE3.SHIFTIN</code> is indeterminate.</p>
<p>Note that <code>DI[FG]_MUX</code> attributes are also used in the LUT RAM mode, but with different meaning.</p>
<p>The external write data is written to bit 0 of the LUT. Bit 15 is shifted out.</p>
<p>TODO: do LUT RAM and shift register modes interfere within a <code>SLICE</code>?</p>
<h2 id="wide-multiplexers"><a class="header" href="#wide-multiplexers">Wide multiplexers</a></h2>
<p>Every <code>SLICE</code> has two wide multiplexers: <code>F5</code> and <code>FX</code>, used to combine smaller LUTs into larger LUTs. Their function is hardwired:</p>
<ul>
<li><code>F5 = BX ? F : G</code></li>
<li><code>FX = BY ? FXINA : FXINB</code></li>
</ul>
<p>The <code>F5</code> output goes to the <code>FXMUX</code> multiplexer, and further wide multiplexers. The <code>FX</code> output goes to the <code>GYMUX</code> multiplexer, and further wide multiplexers.</p>
<p>The <code>FXINA</code> and <code>FXINB</code> inputs are routed as follows:</p>
<div class="table-wrapper">
<table>
<thead>
<tr><th><code>SLICE</code></th><th><code>FXINA</code></th><th><code>FXINB</code></th><th>effective primitive</th></tr>
</thead>
<tbody>
<tr><td><code>SLICE0</code></td><td><code>SLICE0.F5</code></td><td><code>SLICE1.F5</code></td><td><code>MUXF6</code></td></tr>
<tr><td><code>SLICE1</code></td><td><code>SLICE0.FX</code></td><td><code>SLICE2.FX</code></td><td><code>MUXF7</code></td></tr>
<tr><td><code>SLICE2</code></td><td><code>SLICE2.F5</code></td><td><code>SLICE3.F5</code></td><td><code>MUXF6</code></td></tr>
<tr><td><code>SLICE3</code></td><td><code>SLICE1.FX</code></td><td><code>SLICE1.FX</code>, from CLB above</td><td><code>MUXF8</code></td></tr>
</tbody>
</table>
</div>
<p>The <code>FX</code> output isn’t connected across the PowerPC hole — a <code>MUXF8</code> cannot be made of two CLBs separated by a PowerPC.</p>
<h2 id="carry-logic"><a class="header" href="#carry-logic">Carry logic</a></h2>
<p>The carry logic implements the <code>MUXCY</code> and <code>XORCY</code> primitives described in Xilinx documentation. There are several bitstream attributes controlling carry logic operation.</p>
<p>The <code>CYINIT</code> mux determines the start of the carry chain in the slice:</p>
<ul>
<li><code>CIN</code>: connected from <code>COUT</code> of the <code>SLICE</code> below</li>
<li><code>BX</code></li>
</ul>
<p>The <code>CYSELF</code> mux determines the “propagate” (or select) input of the lower <code>MUXCY</code>:</p>
<ul>
<li><code>F</code>: propagate is connected to <code>F</code> LUT output</li>
<li><code>1</code>: propagate is connected to const-1 (ie. the <code>MUXCY</code> is effectively skipped from the chain)</li>
</ul>
<p>The <code>CY0F</code> mux determines the “generate” input of the lower <code>MUXCY</code>:</p>
<ul>
<li><code>0</code> (constant)</li>
<li><code>1</code> (constant)</li>
<li><code>F1</code></li>
<li><code>F2</code></li>
<li><code>BX</code></li>
<li><code>PROD</code>: equal to <code>F1 &amp; F2</code>, implementing the <code>MULT_AND</code> primitive</li>
</ul>
<p>The <code>CYSELG</code> mux determines the “propagate” (or select) input of the upper <code>MUXCY</code>:</p>
<ul>
<li><code>G</code>: propagate is connected to <code>G</code> LUT output</li>
<li><code>1</code>: propagate is connected to const-1 (ie. the <code>MUXCY</code> is effectively skipped from the chain)</li>
</ul>
<p>The <code>CY0G</code> mux determines the “generate” input of the upper <code>MUXCY</code>:</p>
<ul>
<li><code>0</code> (constant)</li>
<li><code>1</code> (constant)</li>
<li><code>G1</code></li>
<li><code>G2</code></li>
<li><code>BY</code></li>
<li><code>PROD</code>: equal to <code>G1 &amp; G2</code>, implementing the <code>MULT_AND</code> primitive</li>
</ul>
<p>The hardwired logic implemented is:</p>
<ul>
<li><code>FCY = CYSELF ? CY0F : CIN</code> (lower <code>MUXCY</code>)</li>
<li><code>COUT = GCY = CYSELG ? CY0G : FCY</code> (upper <code>MUXCY</code>)</li>
<li><code>FXOR = F ^ CIN</code> (lower <code>XORCY</code>)</li>
<li><code>GXOR = G ^ FCY</code> (upper <code>XORCY</code>)</li>
</ul>
<p>The dedicated <code>CIN</code> input is routed from:</p>
<ul>
<li><code>SLICE0.CIN</code>: from <code>SLICE1.COUT</code> of CLB below</li>
<li><code>SLICE1.CIN</code>: from <code>SLICE0.COUT</code></li>
<li><code>SLICE2.CIN</code>: from <code>SLICE3.COUT</code> of CLB below</li>
<li><code>SLICE3.CIN</code>: from <code>SLICE2.COUT</code></li>
</ul>
<p>The carry chains are not connected over PowerPC holes. The <code>SLICE[02].CIN</code> inputs in the row above bottom IOI and in tiles directly above PowerPC are indeterminate.</p>
<h2 id="sum-of-products"><a class="header" href="#sum-of-products">Sum of products</a></h2>
<p>The carry logic can be used to implement fast wide AND gates (ie. products). Each <code>SLICE</code> also contains a dedicated <code>ORCY</code> primitive that allows combining multiple carry chains into a sum-of-products function.</p>
<p>The <code>SOPEXTSEL</code> mux determines the starting point of the <code>ORCY</code> chain:</p>
<ul>
<li><code>0</code>: const 0 (this is the first <code>SLICE</code> in the chain)</li>
<li><code>SOPIN</code> (this is not the first <code>SLICE</code>)</li>
</ul>
<p>The dedicated <code>ORCY</code> primitive implements simple hardwired logic:</p>
<ul>
<li><code>SOPOUT = SOPEXTSEL | COUT</code></li>
</ul>
<p>The <code>SOPIN</code> pin is routed as follows:</p>
<ul>
<li><code>SLICE0.SOPIN</code>: <code>SLICE2.SOPOUT</code> of the CLB to the left</li>
<li><code>SLICE1.SOPIN</code>: <code>SLICE3.SOPOUT</code> of the CLB to the left</li>
<li><code>SLICE2.SOPIN</code>: <code>SLICE0.SOPOUT</code></li>
<li><code>SLICE3.SOPIN</code>: <code>SLICE1.SOPOUT</code></li>
</ul>
<p>The <code>SOPOUT</code> chain is connected across BRAM columns, but is not connected over PowerPC holes.</p>
<h2 id="output-multiplexers"><a class="header" href="#output-multiplexers">Output multiplexers</a></h2>
<p>The <code>FXMUX</code> multiplexer controls the <code>X</code> output. It has three inputs:</p>
<ul>
<li><code>F</code> (the LUT output)</li>
<li><code>F5</code></li>
<li><code>FXOR</code></li>
</ul>
<p>The <code>GYMUX</code> multiplexer controls the <code>Y</code> output. It has four inputs:</p>
<ul>
<li><code>G</code> (the LUT output)</li>
<li><code>FX</code></li>
<li><code>GXOR</code></li>
<li><code>SOPOUT</code></li>
</ul>
<p>The <code>XBMUX</code> multiplexer controls the <code>XB</code> output. It has two inputs:</p>
<ul>
<li><code>FCY</code></li>
<li><code>FMC15</code>: shift register output of <code>F</code></li>
</ul>
<p>The <code>YBMUX</code> multiplexer controls the <code>YB</code> output. It has two inputs:</p>
<ul>
<li><code>GCY</code> (equal to <code>COUT</code>)</li>
<li><code>GMC15</code>: shift register output of <code>G</code></li>
</ul>
<p>The <code>DXMUX</code> mulitplexer controls the <code>FFX</code> data input. It has two inputs:</p>
<ul>
<li><code>X</code> (the <code>FXMUX</code> output)</li>
<li><code>BX</code></li>
</ul>
<p>The <code>DYMUX</code> mulitplexer controls the <code>FFY</code> data input. It has two inputs:</p>
<ul>
<li><code>Y</code> (the <code>GYMUX</code> output)</li>
<li><code>BY</code></li>
</ul>
<h2 id="registers"><a class="header" href="#registers">Registers</a></h2>
<p>A <code>SLICE</code> contains two registers:</p>
<ul>
<li><code>FFX</code>, with input determined by <code>DXMUX</code> and output connected to <code>XQ</code></li>
<li><code>FFY</code>, with input determined by <code>DYMUX</code> and output connected to <code>YQ</code></li>
</ul>
<p>Both registers share the same control signals:</p>
<ul>
<li><code>CLK</code>: posedge-triggered clock in FF mode or <strong>active-low</strong> gate in latch mode</li>
<li><code>CE</code>: active-high clock or gate enable</li>
<li><code>SR</code>: if <code>FF_SR_EN</code>, the set/reset signal</li>
<li><code>BY</code>: if <code>FF_REV_EN</code>, the alternate set/reset signal</li>
</ul>
<p>The following attributes determine register function:</p>
<ul>
<li><code>FF_LATCH</code>: if set, the registers are latches and <code>CLK</code> behaves as <strong>active-low</strong> gate; otherwise, the registers are flip-flops and <code>CLK</code> is a posedge-triggered clock</li>
<li><code>FF_SYNC</code>: if set, the <code>SR</code> and <code>BY</code> (if enabled) implement synchronous set/reset (with priority over <code>CE</code>); otherwise, they implement asynchronous set/reset; should not be set together with <code>FF_LATCH</code></li>
<li><code>FF[XY]_INIT</code>: determines the initial or captured value of given register
<ul>
<li>when the global <code>GSR</code> signal is pulsed (for example, as part of the configuration process), the register is set to the value of this bit</li>
<li>when the global <code>GCAP</code> signal is pulsed (for example, by the <code>CAPTURE</code> primitive), this bit captures the current state of the register</li>
</ul>
</li>
<li><code>FF[XY]_SRVAL</code>: determines the set/reset value of given register</li>
<li><code>FF_SR_EN</code>: if set, <code>SR</code> is used as the set/reset signal for both registers, setting them to their <code>FF[XY]_SRVAL</code></li>
<li><code>FF_REV_EN</code>: if set, <code>BY</code> behaves as secondary set/reset signal for both registers, setting them to the <strong>opposite</strong> of their <code>FF[XY]_SRVAL</code></li>
</ul>
<h2 id="tristate-buses-and-tbufs"><a class="header" href="#tristate-buses-and-tbufs">Tristate buses and <code>TBUF</code>s</a></h2>
<p>TODO: document this insanity</p>
<h2 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h2>
<p>The data for a CLB is located in the same bitstream tile as the associated <code>INT.CLB</code> tile.</p>
<h2 id="tile-clb"><a class="header" href="#tile-clb">Tile CLB</a></h2>
<p>Cells: 1</p>
<h3 id="bels-slice"><a class="header" href="#bels-slice">Bels SLICE</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CLB bel SLICE pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>SLICE[0]</th><th>SLICE[1]</th><th>SLICE[2]</th><th>SLICE[3]</th></tr>

</thead>

<tbody>
<tr><td>F1</td><td>in</td><td>IMUX_CLB_F1[0]</td><td>IMUX_CLB_F1[1]</td><td>IMUX_CLB_F1[2]</td><td>IMUX_CLB_F1[3]</td></tr>

<tr><td>F2</td><td>in</td><td>IMUX_CLB_F2[0]</td><td>IMUX_CLB_F2[1]</td><td>IMUX_CLB_F2[2]</td><td>IMUX_CLB_F2[3]</td></tr>

<tr><td>F3</td><td>in</td><td>IMUX_CLB_F3[0]</td><td>IMUX_CLB_F3[1]</td><td>IMUX_CLB_F3[2]</td><td>IMUX_CLB_F3[3]</td></tr>

<tr><td>F4</td><td>in</td><td>IMUX_CLB_F4[0]</td><td>IMUX_CLB_F4[1]</td><td>IMUX_CLB_F4[2]</td><td>IMUX_CLB_F4[3]</td></tr>

<tr><td>G1</td><td>in</td><td>IMUX_CLB_G1[0]</td><td>IMUX_CLB_G1[1]</td><td>IMUX_CLB_G1[2]</td><td>IMUX_CLB_G1[3]</td></tr>

<tr><td>G2</td><td>in</td><td>IMUX_CLB_G2[0]</td><td>IMUX_CLB_G2[1]</td><td>IMUX_CLB_G2[2]</td><td>IMUX_CLB_G2[3]</td></tr>

<tr><td>G3</td><td>in</td><td>IMUX_CLB_G3[0]</td><td>IMUX_CLB_G3[1]</td><td>IMUX_CLB_G3[2]</td><td>IMUX_CLB_G3[3]</td></tr>

<tr><td>G4</td><td>in</td><td>IMUX_CLB_G4[0]</td><td>IMUX_CLB_G4[1]</td><td>IMUX_CLB_G4[2]</td><td>IMUX_CLB_G4[3]</td></tr>

<tr><td>BX</td><td>in</td><td id="virtex2-CLB-SLICE[0]-inpinv-BX">IMUX_CLB_BX[0] invert by <a href="#virtex2-CLB-bit-MAIN[8][16]">MAIN[8][16]</a></td><td id="virtex2-CLB-SLICE[1]-inpinv-BX">IMUX_CLB_BX[1] invert by <a href="#virtex2-CLB-bit-MAIN[8][63]">MAIN[8][63]</a></td><td id="virtex2-CLB-SLICE[2]-inpinv-BX">IMUX_CLB_BX[2] invert by <a href="#virtex2-CLB-bit-MAIN[8][19]">MAIN[8][19]</a></td><td id="virtex2-CLB-SLICE[3]-inpinv-BX">IMUX_CLB_BX[3] invert by <a href="#virtex2-CLB-bit-MAIN[8][60]">MAIN[8][60]</a></td></tr>

<tr><td>BY</td><td>in</td><td id="virtex2-CLB-SLICE[0]-inpinv-BY">IMUX_CLB_BY[0] invert by <a href="#virtex2-CLB-bit-MAIN[8][23]">MAIN[8][23]</a></td><td id="virtex2-CLB-SLICE[1]-inpinv-BY">IMUX_CLB_BY[1] invert by <a href="#virtex2-CLB-bit-MAIN[8][56]">MAIN[8][56]</a></td><td id="virtex2-CLB-SLICE[2]-inpinv-BY">IMUX_CLB_BY[2] invert by <a href="#virtex2-CLB-bit-MAIN[8][20]">MAIN[8][20]</a></td><td id="virtex2-CLB-SLICE[3]-inpinv-BY">IMUX_CLB_BY[3] invert by <a href="#virtex2-CLB-bit-MAIN[8][59]">MAIN[8][59]</a></td></tr>

<tr><td>CLK</td><td>in</td><td>IMUX_CLK_OPTINV[0]</td><td>IMUX_CLK_OPTINV[1]</td><td>IMUX_CLK_OPTINV[2]</td><td>IMUX_CLK_OPTINV[3]</td></tr>

<tr><td>SR</td><td>in</td><td>IMUX_SR_OPTINV[0]</td><td>IMUX_SR_OPTINV[1]</td><td>IMUX_SR_OPTINV[2]</td><td>IMUX_SR_OPTINV[3]</td></tr>

<tr><td>CE</td><td>in</td><td>IMUX_CE_OPTINV[0]</td><td>IMUX_CE_OPTINV[1]</td><td>IMUX_CE_OPTINV[2]</td><td>IMUX_CE_OPTINV[3]</td></tr>

<tr><td>X</td><td>out</td><td>OUT_FAN[0]</td><td>OUT_FAN[1]</td><td>OUT_FAN[2]</td><td>OUT_FAN[3]</td></tr>

<tr><td>Y</td><td>out</td><td>OUT_FAN[4]</td><td>OUT_FAN[5]</td><td>OUT_FAN[6]</td><td>OUT_FAN[7]</td></tr>

<tr><td>XQ</td><td>out</td><td>OUT_SEC[20]</td><td>OUT_SEC[21]</td><td>OUT_SEC[22]</td><td>OUT_SEC[23]</td></tr>

<tr><td>YQ</td><td>out</td><td>OUT_SEC[15]</td><td>OUT_SEC[16]</td><td>OUT_SEC[18]</td><td>OUT_SEC[19]</td></tr>

<tr><td>XB</td><td>out</td><td>OUT_SEC[17]</td><td>OUT_SEC[12]</td><td>OUT_SEC[13]</td><td>OUT_SEC[14]</td></tr>

<tr><td>YB</td><td>out</td><td>OUT_SEC[8]</td><td>OUT_SEC[9]</td><td>OUT_SEC[11]</td><td>OUT_SEC[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB bel SLICE attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>SLICE[0]</th><th>SLICE[1]</th><th>SLICE[2]</th><th>SLICE[3]</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="virtex2-CLB-SLICE[0]-F[0]"><a href="#virtex2-CLB-bit-MAIN[1][15]">!MAIN[1][15]</a></td><td id="virtex2-CLB-SLICE[1]-F[0]"><a href="#virtex2-CLB-bit-MAIN[1][55]">!MAIN[1][55]</a></td><td id="virtex2-CLB-SLICE[2]-F[0]"><a href="#virtex2-CLB-bit-MAIN[2][15]">!MAIN[2][15]</a></td><td id="virtex2-CLB-SLICE[3]-F[0]"><a href="#virtex2-CLB-bit-MAIN[2][55]">!MAIN[2][55]</a></td></tr>

<tr><td>F bit 1</td><td id="virtex2-CLB-SLICE[0]-F[1]"><a href="#virtex2-CLB-bit-MAIN[1][14]">!MAIN[1][14]</a></td><td id="virtex2-CLB-SLICE[1]-F[1]"><a href="#virtex2-CLB-bit-MAIN[1][54]">!MAIN[1][54]</a></td><td id="virtex2-CLB-SLICE[2]-F[1]"><a href="#virtex2-CLB-bit-MAIN[2][14]">!MAIN[2][14]</a></td><td id="virtex2-CLB-SLICE[3]-F[1]"><a href="#virtex2-CLB-bit-MAIN[2][54]">!MAIN[2][54]</a></td></tr>

<tr><td>F bit 2</td><td id="virtex2-CLB-SLICE[0]-F[2]"><a href="#virtex2-CLB-bit-MAIN[1][13]">!MAIN[1][13]</a></td><td id="virtex2-CLB-SLICE[1]-F[2]"><a href="#virtex2-CLB-bit-MAIN[1][53]">!MAIN[1][53]</a></td><td id="virtex2-CLB-SLICE[2]-F[2]"><a href="#virtex2-CLB-bit-MAIN[2][13]">!MAIN[2][13]</a></td><td id="virtex2-CLB-SLICE[3]-F[2]"><a href="#virtex2-CLB-bit-MAIN[2][53]">!MAIN[2][53]</a></td></tr>

<tr><td>F bit 3</td><td id="virtex2-CLB-SLICE[0]-F[3]"><a href="#virtex2-CLB-bit-MAIN[1][12]">!MAIN[1][12]</a></td><td id="virtex2-CLB-SLICE[1]-F[3]"><a href="#virtex2-CLB-bit-MAIN[1][52]">!MAIN[1][52]</a></td><td id="virtex2-CLB-SLICE[2]-F[3]"><a href="#virtex2-CLB-bit-MAIN[2][12]">!MAIN[2][12]</a></td><td id="virtex2-CLB-SLICE[3]-F[3]"><a href="#virtex2-CLB-bit-MAIN[2][52]">!MAIN[2][52]</a></td></tr>

<tr><td>F bit 4</td><td id="virtex2-CLB-SLICE[0]-F[4]"><a href="#virtex2-CLB-bit-MAIN[1][11]">!MAIN[1][11]</a></td><td id="virtex2-CLB-SLICE[1]-F[4]"><a href="#virtex2-CLB-bit-MAIN[1][51]">!MAIN[1][51]</a></td><td id="virtex2-CLB-SLICE[2]-F[4]"><a href="#virtex2-CLB-bit-MAIN[2][11]">!MAIN[2][11]</a></td><td id="virtex2-CLB-SLICE[3]-F[4]"><a href="#virtex2-CLB-bit-MAIN[2][51]">!MAIN[2][51]</a></td></tr>

<tr><td>F bit 5</td><td id="virtex2-CLB-SLICE[0]-F[5]"><a href="#virtex2-CLB-bit-MAIN[1][10]">!MAIN[1][10]</a></td><td id="virtex2-CLB-SLICE[1]-F[5]"><a href="#virtex2-CLB-bit-MAIN[1][50]">!MAIN[1][50]</a></td><td id="virtex2-CLB-SLICE[2]-F[5]"><a href="#virtex2-CLB-bit-MAIN[2][10]">!MAIN[2][10]</a></td><td id="virtex2-CLB-SLICE[3]-F[5]"><a href="#virtex2-CLB-bit-MAIN[2][50]">!MAIN[2][50]</a></td></tr>

<tr><td>F bit 6</td><td id="virtex2-CLB-SLICE[0]-F[6]"><a href="#virtex2-CLB-bit-MAIN[1][9]">!MAIN[1][9]</a></td><td id="virtex2-CLB-SLICE[1]-F[6]"><a href="#virtex2-CLB-bit-MAIN[1][49]">!MAIN[1][49]</a></td><td id="virtex2-CLB-SLICE[2]-F[6]"><a href="#virtex2-CLB-bit-MAIN[2][9]">!MAIN[2][9]</a></td><td id="virtex2-CLB-SLICE[3]-F[6]"><a href="#virtex2-CLB-bit-MAIN[2][49]">!MAIN[2][49]</a></td></tr>

<tr><td>F bit 7</td><td id="virtex2-CLB-SLICE[0]-F[7]"><a href="#virtex2-CLB-bit-MAIN[1][8]">!MAIN[1][8]</a></td><td id="virtex2-CLB-SLICE[1]-F[7]"><a href="#virtex2-CLB-bit-MAIN[1][48]">!MAIN[1][48]</a></td><td id="virtex2-CLB-SLICE[2]-F[7]"><a href="#virtex2-CLB-bit-MAIN[2][8]">!MAIN[2][8]</a></td><td id="virtex2-CLB-SLICE[3]-F[7]"><a href="#virtex2-CLB-bit-MAIN[2][48]">!MAIN[2][48]</a></td></tr>

<tr><td>F bit 8</td><td id="virtex2-CLB-SLICE[0]-F[8]"><a href="#virtex2-CLB-bit-MAIN[1][7]">!MAIN[1][7]</a></td><td id="virtex2-CLB-SLICE[1]-F[8]"><a href="#virtex2-CLB-bit-MAIN[1][47]">!MAIN[1][47]</a></td><td id="virtex2-CLB-SLICE[2]-F[8]"><a href="#virtex2-CLB-bit-MAIN[2][7]">!MAIN[2][7]</a></td><td id="virtex2-CLB-SLICE[3]-F[8]"><a href="#virtex2-CLB-bit-MAIN[2][47]">!MAIN[2][47]</a></td></tr>

<tr><td>F bit 9</td><td id="virtex2-CLB-SLICE[0]-F[9]"><a href="#virtex2-CLB-bit-MAIN[1][6]">!MAIN[1][6]</a></td><td id="virtex2-CLB-SLICE[1]-F[9]"><a href="#virtex2-CLB-bit-MAIN[1][46]">!MAIN[1][46]</a></td><td id="virtex2-CLB-SLICE[2]-F[9]"><a href="#virtex2-CLB-bit-MAIN[2][6]">!MAIN[2][6]</a></td><td id="virtex2-CLB-SLICE[3]-F[9]"><a href="#virtex2-CLB-bit-MAIN[2][46]">!MAIN[2][46]</a></td></tr>

<tr><td>F bit 10</td><td id="virtex2-CLB-SLICE[0]-F[10]"><a href="#virtex2-CLB-bit-MAIN[1][5]">!MAIN[1][5]</a></td><td id="virtex2-CLB-SLICE[1]-F[10]"><a href="#virtex2-CLB-bit-MAIN[1][45]">!MAIN[1][45]</a></td><td id="virtex2-CLB-SLICE[2]-F[10]"><a href="#virtex2-CLB-bit-MAIN[2][5]">!MAIN[2][5]</a></td><td id="virtex2-CLB-SLICE[3]-F[10]"><a href="#virtex2-CLB-bit-MAIN[2][45]">!MAIN[2][45]</a></td></tr>

<tr><td>F bit 11</td><td id="virtex2-CLB-SLICE[0]-F[11]"><a href="#virtex2-CLB-bit-MAIN[1][4]">!MAIN[1][4]</a></td><td id="virtex2-CLB-SLICE[1]-F[11]"><a href="#virtex2-CLB-bit-MAIN[1][44]">!MAIN[1][44]</a></td><td id="virtex2-CLB-SLICE[2]-F[11]"><a href="#virtex2-CLB-bit-MAIN[2][4]">!MAIN[2][4]</a></td><td id="virtex2-CLB-SLICE[3]-F[11]"><a href="#virtex2-CLB-bit-MAIN[2][44]">!MAIN[2][44]</a></td></tr>

<tr><td>F bit 12</td><td id="virtex2-CLB-SLICE[0]-F[12]"><a href="#virtex2-CLB-bit-MAIN[1][3]">!MAIN[1][3]</a></td><td id="virtex2-CLB-SLICE[1]-F[12]"><a href="#virtex2-CLB-bit-MAIN[1][43]">!MAIN[1][43]</a></td><td id="virtex2-CLB-SLICE[2]-F[12]"><a href="#virtex2-CLB-bit-MAIN[2][3]">!MAIN[2][3]</a></td><td id="virtex2-CLB-SLICE[3]-F[12]"><a href="#virtex2-CLB-bit-MAIN[2][43]">!MAIN[2][43]</a></td></tr>

<tr><td>F bit 13</td><td id="virtex2-CLB-SLICE[0]-F[13]"><a href="#virtex2-CLB-bit-MAIN[1][2]">!MAIN[1][2]</a></td><td id="virtex2-CLB-SLICE[1]-F[13]"><a href="#virtex2-CLB-bit-MAIN[1][42]">!MAIN[1][42]</a></td><td id="virtex2-CLB-SLICE[2]-F[13]"><a href="#virtex2-CLB-bit-MAIN[2][2]">!MAIN[2][2]</a></td><td id="virtex2-CLB-SLICE[3]-F[13]"><a href="#virtex2-CLB-bit-MAIN[2][42]">!MAIN[2][42]</a></td></tr>

<tr><td>F bit 14</td><td id="virtex2-CLB-SLICE[0]-F[14]"><a href="#virtex2-CLB-bit-MAIN[1][1]">!MAIN[1][1]</a></td><td id="virtex2-CLB-SLICE[1]-F[14]"><a href="#virtex2-CLB-bit-MAIN[1][41]">!MAIN[1][41]</a></td><td id="virtex2-CLB-SLICE[2]-F[14]"><a href="#virtex2-CLB-bit-MAIN[2][1]">!MAIN[2][1]</a></td><td id="virtex2-CLB-SLICE[3]-F[14]"><a href="#virtex2-CLB-bit-MAIN[2][41]">!MAIN[2][41]</a></td></tr>

<tr><td>F bit 15</td><td id="virtex2-CLB-SLICE[0]-F[15]"><a href="#virtex2-CLB-bit-MAIN[1][0]">!MAIN[1][0]</a></td><td id="virtex2-CLB-SLICE[1]-F[15]"><a href="#virtex2-CLB-bit-MAIN[1][40]">!MAIN[1][40]</a></td><td id="virtex2-CLB-SLICE[2]-F[15]"><a href="#virtex2-CLB-bit-MAIN[2][0]">!MAIN[2][0]</a></td><td id="virtex2-CLB-SLICE[3]-F[15]"><a href="#virtex2-CLB-bit-MAIN[2][40]">!MAIN[2][40]</a></td></tr>

<tr><td>G bit 0</td><td id="virtex2-CLB-SLICE[0]-G[0]"><a href="#virtex2-CLB-bit-MAIN[1][24]">!MAIN[1][24]</a></td><td id="virtex2-CLB-SLICE[1]-G[0]"><a href="#virtex2-CLB-bit-MAIN[1][64]">!MAIN[1][64]</a></td><td id="virtex2-CLB-SLICE[2]-G[0]"><a href="#virtex2-CLB-bit-MAIN[2][24]">!MAIN[2][24]</a></td><td id="virtex2-CLB-SLICE[3]-G[0]"><a href="#virtex2-CLB-bit-MAIN[2][64]">!MAIN[2][64]</a></td></tr>

<tr><td>G bit 1</td><td id="virtex2-CLB-SLICE[0]-G[1]"><a href="#virtex2-CLB-bit-MAIN[1][25]">!MAIN[1][25]</a></td><td id="virtex2-CLB-SLICE[1]-G[1]"><a href="#virtex2-CLB-bit-MAIN[1][65]">!MAIN[1][65]</a></td><td id="virtex2-CLB-SLICE[2]-G[1]"><a href="#virtex2-CLB-bit-MAIN[2][25]">!MAIN[2][25]</a></td><td id="virtex2-CLB-SLICE[3]-G[1]"><a href="#virtex2-CLB-bit-MAIN[2][65]">!MAIN[2][65]</a></td></tr>

<tr><td>G bit 2</td><td id="virtex2-CLB-SLICE[0]-G[2]"><a href="#virtex2-CLB-bit-MAIN[1][26]">!MAIN[1][26]</a></td><td id="virtex2-CLB-SLICE[1]-G[2]"><a href="#virtex2-CLB-bit-MAIN[1][66]">!MAIN[1][66]</a></td><td id="virtex2-CLB-SLICE[2]-G[2]"><a href="#virtex2-CLB-bit-MAIN[2][26]">!MAIN[2][26]</a></td><td id="virtex2-CLB-SLICE[3]-G[2]"><a href="#virtex2-CLB-bit-MAIN[2][66]">!MAIN[2][66]</a></td></tr>

<tr><td>G bit 3</td><td id="virtex2-CLB-SLICE[0]-G[3]"><a href="#virtex2-CLB-bit-MAIN[1][27]">!MAIN[1][27]</a></td><td id="virtex2-CLB-SLICE[1]-G[3]"><a href="#virtex2-CLB-bit-MAIN[1][67]">!MAIN[1][67]</a></td><td id="virtex2-CLB-SLICE[2]-G[3]"><a href="#virtex2-CLB-bit-MAIN[2][27]">!MAIN[2][27]</a></td><td id="virtex2-CLB-SLICE[3]-G[3]"><a href="#virtex2-CLB-bit-MAIN[2][67]">!MAIN[2][67]</a></td></tr>

<tr><td>G bit 4</td><td id="virtex2-CLB-SLICE[0]-G[4]"><a href="#virtex2-CLB-bit-MAIN[1][28]">!MAIN[1][28]</a></td><td id="virtex2-CLB-SLICE[1]-G[4]"><a href="#virtex2-CLB-bit-MAIN[1][68]">!MAIN[1][68]</a></td><td id="virtex2-CLB-SLICE[2]-G[4]"><a href="#virtex2-CLB-bit-MAIN[2][28]">!MAIN[2][28]</a></td><td id="virtex2-CLB-SLICE[3]-G[4]"><a href="#virtex2-CLB-bit-MAIN[2][68]">!MAIN[2][68]</a></td></tr>

<tr><td>G bit 5</td><td id="virtex2-CLB-SLICE[0]-G[5]"><a href="#virtex2-CLB-bit-MAIN[1][29]">!MAIN[1][29]</a></td><td id="virtex2-CLB-SLICE[1]-G[5]"><a href="#virtex2-CLB-bit-MAIN[1][69]">!MAIN[1][69]</a></td><td id="virtex2-CLB-SLICE[2]-G[5]"><a href="#virtex2-CLB-bit-MAIN[2][29]">!MAIN[2][29]</a></td><td id="virtex2-CLB-SLICE[3]-G[5]"><a href="#virtex2-CLB-bit-MAIN[2][69]">!MAIN[2][69]</a></td></tr>

<tr><td>G bit 6</td><td id="virtex2-CLB-SLICE[0]-G[6]"><a href="#virtex2-CLB-bit-MAIN[1][30]">!MAIN[1][30]</a></td><td id="virtex2-CLB-SLICE[1]-G[6]"><a href="#virtex2-CLB-bit-MAIN[1][70]">!MAIN[1][70]</a></td><td id="virtex2-CLB-SLICE[2]-G[6]"><a href="#virtex2-CLB-bit-MAIN[2][30]">!MAIN[2][30]</a></td><td id="virtex2-CLB-SLICE[3]-G[6]"><a href="#virtex2-CLB-bit-MAIN[2][70]">!MAIN[2][70]</a></td></tr>

<tr><td>G bit 7</td><td id="virtex2-CLB-SLICE[0]-G[7]"><a href="#virtex2-CLB-bit-MAIN[1][31]">!MAIN[1][31]</a></td><td id="virtex2-CLB-SLICE[1]-G[7]"><a href="#virtex2-CLB-bit-MAIN[1][71]">!MAIN[1][71]</a></td><td id="virtex2-CLB-SLICE[2]-G[7]"><a href="#virtex2-CLB-bit-MAIN[2][31]">!MAIN[2][31]</a></td><td id="virtex2-CLB-SLICE[3]-G[7]"><a href="#virtex2-CLB-bit-MAIN[2][71]">!MAIN[2][71]</a></td></tr>

<tr><td>G bit 8</td><td id="virtex2-CLB-SLICE[0]-G[8]"><a href="#virtex2-CLB-bit-MAIN[1][32]">!MAIN[1][32]</a></td><td id="virtex2-CLB-SLICE[1]-G[8]"><a href="#virtex2-CLB-bit-MAIN[1][72]">!MAIN[1][72]</a></td><td id="virtex2-CLB-SLICE[2]-G[8]"><a href="#virtex2-CLB-bit-MAIN[2][32]">!MAIN[2][32]</a></td><td id="virtex2-CLB-SLICE[3]-G[8]"><a href="#virtex2-CLB-bit-MAIN[2][72]">!MAIN[2][72]</a></td></tr>

<tr><td>G bit 9</td><td id="virtex2-CLB-SLICE[0]-G[9]"><a href="#virtex2-CLB-bit-MAIN[1][33]">!MAIN[1][33]</a></td><td id="virtex2-CLB-SLICE[1]-G[9]"><a href="#virtex2-CLB-bit-MAIN[1][73]">!MAIN[1][73]</a></td><td id="virtex2-CLB-SLICE[2]-G[9]"><a href="#virtex2-CLB-bit-MAIN[2][33]">!MAIN[2][33]</a></td><td id="virtex2-CLB-SLICE[3]-G[9]"><a href="#virtex2-CLB-bit-MAIN[2][73]">!MAIN[2][73]</a></td></tr>

<tr><td>G bit 10</td><td id="virtex2-CLB-SLICE[0]-G[10]"><a href="#virtex2-CLB-bit-MAIN[1][34]">!MAIN[1][34]</a></td><td id="virtex2-CLB-SLICE[1]-G[10]"><a href="#virtex2-CLB-bit-MAIN[1][74]">!MAIN[1][74]</a></td><td id="virtex2-CLB-SLICE[2]-G[10]"><a href="#virtex2-CLB-bit-MAIN[2][34]">!MAIN[2][34]</a></td><td id="virtex2-CLB-SLICE[3]-G[10]"><a href="#virtex2-CLB-bit-MAIN[2][74]">!MAIN[2][74]</a></td></tr>

<tr><td>G bit 11</td><td id="virtex2-CLB-SLICE[0]-G[11]"><a href="#virtex2-CLB-bit-MAIN[1][35]">!MAIN[1][35]</a></td><td id="virtex2-CLB-SLICE[1]-G[11]"><a href="#virtex2-CLB-bit-MAIN[1][75]">!MAIN[1][75]</a></td><td id="virtex2-CLB-SLICE[2]-G[11]"><a href="#virtex2-CLB-bit-MAIN[2][35]">!MAIN[2][35]</a></td><td id="virtex2-CLB-SLICE[3]-G[11]"><a href="#virtex2-CLB-bit-MAIN[2][75]">!MAIN[2][75]</a></td></tr>

<tr><td>G bit 12</td><td id="virtex2-CLB-SLICE[0]-G[12]"><a href="#virtex2-CLB-bit-MAIN[1][36]">!MAIN[1][36]</a></td><td id="virtex2-CLB-SLICE[1]-G[12]"><a href="#virtex2-CLB-bit-MAIN[1][76]">!MAIN[1][76]</a></td><td id="virtex2-CLB-SLICE[2]-G[12]"><a href="#virtex2-CLB-bit-MAIN[2][36]">!MAIN[2][36]</a></td><td id="virtex2-CLB-SLICE[3]-G[12]"><a href="#virtex2-CLB-bit-MAIN[2][76]">!MAIN[2][76]</a></td></tr>

<tr><td>G bit 13</td><td id="virtex2-CLB-SLICE[0]-G[13]"><a href="#virtex2-CLB-bit-MAIN[1][37]">!MAIN[1][37]</a></td><td id="virtex2-CLB-SLICE[1]-G[13]"><a href="#virtex2-CLB-bit-MAIN[1][77]">!MAIN[1][77]</a></td><td id="virtex2-CLB-SLICE[2]-G[13]"><a href="#virtex2-CLB-bit-MAIN[2][37]">!MAIN[2][37]</a></td><td id="virtex2-CLB-SLICE[3]-G[13]"><a href="#virtex2-CLB-bit-MAIN[2][77]">!MAIN[2][77]</a></td></tr>

<tr><td>G bit 14</td><td id="virtex2-CLB-SLICE[0]-G[14]"><a href="#virtex2-CLB-bit-MAIN[1][38]">!MAIN[1][38]</a></td><td id="virtex2-CLB-SLICE[1]-G[14]"><a href="#virtex2-CLB-bit-MAIN[1][78]">!MAIN[1][78]</a></td><td id="virtex2-CLB-SLICE[2]-G[14]"><a href="#virtex2-CLB-bit-MAIN[2][38]">!MAIN[2][38]</a></td><td id="virtex2-CLB-SLICE[3]-G[14]"><a href="#virtex2-CLB-bit-MAIN[2][78]">!MAIN[2][78]</a></td></tr>

<tr><td>G bit 15</td><td id="virtex2-CLB-SLICE[0]-G[15]"><a href="#virtex2-CLB-bit-MAIN[1][39]">!MAIN[1][39]</a></td><td id="virtex2-CLB-SLICE[1]-G[15]"><a href="#virtex2-CLB-bit-MAIN[1][79]">!MAIN[1][79]</a></td><td id="virtex2-CLB-SLICE[2]-G[15]"><a href="#virtex2-CLB-bit-MAIN[2][39]">!MAIN[2][39]</a></td><td id="virtex2-CLB-SLICE[3]-G[15]"><a href="#virtex2-CLB-bit-MAIN[2][79]">!MAIN[2][79]</a></td></tr>

<tr><td>DIF_MUX</td><td><a href="#virtex2-CLB-SLICE[0]-DIF_MUX">[enum: SLICE_DIF_MUX]</a></td><td><a href="#virtex2-CLB-SLICE[1]-DIF_MUX">[enum: SLICE_DIF_MUX]</a></td><td><a href="#virtex2-CLB-SLICE[2]-DIF_MUX">[enum: SLICE_DIF_MUX]</a></td><td><a href="#virtex2-CLB-SLICE[3]-DIF_MUX">[enum: SLICE_DIF_MUX]</a></td></tr>

<tr><td>DIG_MUX</td><td><a href="#virtex2-CLB-SLICE[0]-DIG_MUX">[enum: SLICE_DIG_MUX]</a></td><td><a href="#virtex2-CLB-SLICE[1]-DIG_MUX">[enum: SLICE_DIG_MUX]</a></td><td><a href="#virtex2-CLB-SLICE[2]-DIG_MUX">[enum: SLICE_DIG_MUX]</a></td><td><a href="#virtex2-CLB-SLICE[3]-DIG_MUX">[enum: SLICE_DIG_MUX]</a></td></tr>

<tr><td>F_RAM_ENABLE</td><td id="virtex2-CLB-SLICE[0]-F_RAM_ENABLE"><a href="#virtex2-CLB-bit-MAIN[1][18]">MAIN[1][18]</a></td><td id="virtex2-CLB-SLICE[1]-F_RAM_ENABLE"><a href="#virtex2-CLB-bit-MAIN[1][58]">MAIN[1][58]</a></td><td id="virtex2-CLB-SLICE[2]-F_RAM_ENABLE"><a href="#virtex2-CLB-bit-MAIN[2][18]">MAIN[2][18]</a></td><td id="virtex2-CLB-SLICE[3]-F_RAM_ENABLE"><a href="#virtex2-CLB-bit-MAIN[2][58]">MAIN[2][58]</a></td></tr>

<tr><td>G_RAM_ENABLE</td><td id="virtex2-CLB-SLICE[0]-G_RAM_ENABLE"><a href="#virtex2-CLB-bit-MAIN[1][20]">MAIN[1][20]</a></td><td id="virtex2-CLB-SLICE[1]-G_RAM_ENABLE"><a href="#virtex2-CLB-bit-MAIN[1][60]">MAIN[1][60]</a></td><td id="virtex2-CLB-SLICE[2]-G_RAM_ENABLE"><a href="#virtex2-CLB-bit-MAIN[2][20]">MAIN[2][20]</a></td><td id="virtex2-CLB-SLICE[3]-G_RAM_ENABLE"><a href="#virtex2-CLB-bit-MAIN[2][60]">MAIN[2][60]</a></td></tr>

<tr><td>F_SHIFT_ENABLE</td><td id="virtex2-CLB-SLICE[0]-F_SHIFT_ENABLE"><a href="#virtex2-CLB-bit-MAIN[1][16]">MAIN[1][16]</a></td><td id="virtex2-CLB-SLICE[1]-F_SHIFT_ENABLE"><a href="#virtex2-CLB-bit-MAIN[1][56]">MAIN[1][56]</a></td><td id="virtex2-CLB-SLICE[2]-F_SHIFT_ENABLE"><a href="#virtex2-CLB-bit-MAIN[2][16]">MAIN[2][16]</a></td><td id="virtex2-CLB-SLICE[3]-F_SHIFT_ENABLE"><a href="#virtex2-CLB-bit-MAIN[2][56]">MAIN[2][56]</a></td></tr>

<tr><td>G_SHIFT_ENABLE</td><td id="virtex2-CLB-SLICE[0]-G_SHIFT_ENABLE"><a href="#virtex2-CLB-bit-MAIN[1][21]">MAIN[1][21]</a></td><td id="virtex2-CLB-SLICE[1]-G_SHIFT_ENABLE"><a href="#virtex2-CLB-bit-MAIN[1][61]">MAIN[1][61]</a></td><td id="virtex2-CLB-SLICE[2]-G_SHIFT_ENABLE"><a href="#virtex2-CLB-bit-MAIN[2][21]">MAIN[2][21]</a></td><td id="virtex2-CLB-SLICE[3]-G_SHIFT_ENABLE"><a href="#virtex2-CLB-bit-MAIN[2][61]">MAIN[2][61]</a></td></tr>

<tr><td>SLICEWE0USED</td><td id="virtex2-CLB-SLICE[0]-SLICEWE0USED"><a href="#virtex2-CLB-bit-MAIN[0][17]">MAIN[0][17]</a></td><td id="virtex2-CLB-SLICE[1]-SLICEWE0USED"><a href="#virtex2-CLB-bit-MAIN[0][57]">MAIN[0][57]</a></td><td id="virtex2-CLB-SLICE[2]-SLICEWE0USED"><a href="#virtex2-CLB-bit-MAIN[3][17]">MAIN[3][17]</a></td><td id="virtex2-CLB-SLICE[3]-SLICEWE0USED"><a href="#virtex2-CLB-bit-MAIN[3][57]">MAIN[3][57]</a></td></tr>

<tr><td>BYOUTUSED</td><td id="virtex2-CLB-SLICE[0]-BYOUTUSED"><a href="#virtex2-CLB-bit-MAIN[0][22]">MAIN[0][22]</a></td><td id="virtex2-CLB-SLICE[1]-BYOUTUSED"><a href="#virtex2-CLB-bit-MAIN[0][62]">MAIN[0][62]</a></td><td id="virtex2-CLB-SLICE[2]-BYOUTUSED"><a href="#virtex2-CLB-bit-MAIN[3][22]">MAIN[3][22]</a></td><td id="virtex2-CLB-SLICE[3]-BYOUTUSED"><a href="#virtex2-CLB-bit-MAIN[3][62]">MAIN[3][62]</a></td></tr>

<tr><td>CYINIT</td><td><a href="#virtex2-CLB-SLICE[0]-CYINIT">[enum: SLICE_CYINIT]</a></td><td><a href="#virtex2-CLB-SLICE[1]-CYINIT">[enum: SLICE_CYINIT]</a></td><td><a href="#virtex2-CLB-SLICE[2]-CYINIT">[enum: SLICE_CYINIT]</a></td><td><a href="#virtex2-CLB-SLICE[3]-CYINIT">[enum: SLICE_CYINIT]</a></td></tr>

<tr><td>CY0F</td><td><a href="#virtex2-CLB-SLICE[0]-CY0F">[enum: SLICE_CY0F]</a></td><td><a href="#virtex2-CLB-SLICE[1]-CY0F">[enum: SLICE_CY0F]</a></td><td><a href="#virtex2-CLB-SLICE[2]-CY0F">[enum: SLICE_CY0F]</a></td><td><a href="#virtex2-CLB-SLICE[3]-CY0F">[enum: SLICE_CY0F]</a></td></tr>

<tr><td>CY0G</td><td><a href="#virtex2-CLB-SLICE[0]-CY0G">[enum: SLICE_CY0G]</a></td><td><a href="#virtex2-CLB-SLICE[1]-CY0G">[enum: SLICE_CY0G]</a></td><td><a href="#virtex2-CLB-SLICE[2]-CY0G">[enum: SLICE_CY0G]</a></td><td><a href="#virtex2-CLB-SLICE[3]-CY0G">[enum: SLICE_CY0G]</a></td></tr>

<tr><td>CYSELF</td><td><a href="#virtex2-CLB-SLICE[0]-CYSELF">[enum: SLICE_CYSELF]</a></td><td><a href="#virtex2-CLB-SLICE[1]-CYSELF">[enum: SLICE_CYSELF]</a></td><td><a href="#virtex2-CLB-SLICE[2]-CYSELF">[enum: SLICE_CYSELF]</a></td><td><a href="#virtex2-CLB-SLICE[3]-CYSELF">[enum: SLICE_CYSELF]</a></td></tr>

<tr><td>CYSELG</td><td><a href="#virtex2-CLB-SLICE[0]-CYSELG">[enum: SLICE_CYSELG]</a></td><td><a href="#virtex2-CLB-SLICE[1]-CYSELG">[enum: SLICE_CYSELG]</a></td><td><a href="#virtex2-CLB-SLICE[2]-CYSELG">[enum: SLICE_CYSELG]</a></td><td><a href="#virtex2-CLB-SLICE[3]-CYSELG">[enum: SLICE_CYSELG]</a></td></tr>

<tr><td>FFX_INIT bit 0</td><td id="virtex2-CLB-SLICE[0]-FFX_INIT[0]"><a href="#virtex2-CLB-bit-MAIN[1][17]">!MAIN[1][17]</a></td><td id="virtex2-CLB-SLICE[1]-FFX_INIT[0]"><a href="#virtex2-CLB-bit-MAIN[1][57]">!MAIN[1][57]</a></td><td id="virtex2-CLB-SLICE[2]-FFX_INIT[0]"><a href="#virtex2-CLB-bit-MAIN[1][19]">!MAIN[1][19]</a></td><td id="virtex2-CLB-SLICE[3]-FFX_INIT[0]"><a href="#virtex2-CLB-bit-MAIN[1][59]">!MAIN[1][59]</a></td></tr>

<tr><td>FFY_INIT bit 0</td><td id="virtex2-CLB-SLICE[0]-FFY_INIT[0]"><a href="#virtex2-CLB-bit-MAIN[2][17]">!MAIN[2][17]</a></td><td id="virtex2-CLB-SLICE[1]-FFY_INIT[0]"><a href="#virtex2-CLB-bit-MAIN[2][57]">!MAIN[2][57]</a></td><td id="virtex2-CLB-SLICE[2]-FFY_INIT[0]"><a href="#virtex2-CLB-bit-MAIN[2][19]">!MAIN[2][19]</a></td><td id="virtex2-CLB-SLICE[3]-FFY_INIT[0]"><a href="#virtex2-CLB-bit-MAIN[2][59]">!MAIN[2][59]</a></td></tr>

<tr><td>FFX_SRVAL bit 0</td><td id="virtex2-CLB-SLICE[0]-FFX_SRVAL[0]"><a href="#virtex2-CLB-bit-MAIN[0][0]">!MAIN[0][0]</a></td><td id="virtex2-CLB-SLICE[1]-FFX_SRVAL[0]"><a href="#virtex2-CLB-bit-MAIN[0][40]">!MAIN[0][40]</a></td><td id="virtex2-CLB-SLICE[2]-FFX_SRVAL[0]"><a href="#virtex2-CLB-bit-MAIN[0][39]">!MAIN[0][39]</a></td><td id="virtex2-CLB-SLICE[3]-FFX_SRVAL[0]"><a href="#virtex2-CLB-bit-MAIN[0][79]">!MAIN[0][79]</a></td></tr>

<tr><td>FFY_SRVAL bit 0</td><td id="virtex2-CLB-SLICE[0]-FFY_SRVAL[0]"><a href="#virtex2-CLB-bit-MAIN[0][15]">!MAIN[0][15]</a></td><td id="virtex2-CLB-SLICE[1]-FFY_SRVAL[0]"><a href="#virtex2-CLB-bit-MAIN[0][55]">!MAIN[0][55]</a></td><td id="virtex2-CLB-SLICE[2]-FFY_SRVAL[0]"><a href="#virtex2-CLB-bit-MAIN[0][24]">!MAIN[0][24]</a></td><td id="virtex2-CLB-SLICE[3]-FFY_SRVAL[0]"><a href="#virtex2-CLB-bit-MAIN[0][64]">!MAIN[0][64]</a></td></tr>

<tr><td>FF_LATCH</td><td id="virtex2-CLB-SLICE[0]-FF_LATCH"><a href="#virtex2-CLB-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="virtex2-CLB-SLICE[1]-FF_LATCH"><a href="#virtex2-CLB-bit-MAIN[0][44]">MAIN[0][44]</a></td><td id="virtex2-CLB-SLICE[2]-FF_LATCH"><a href="#virtex2-CLB-bit-MAIN[0][35]">MAIN[0][35]</a></td><td id="virtex2-CLB-SLICE[3]-FF_LATCH"><a href="#virtex2-CLB-bit-MAIN[0][75]">MAIN[0][75]</a></td></tr>

<tr><td>FF_REV_ENABLE</td><td id="virtex2-CLB-SLICE[0]-FF_REV_ENABLE"><a href="#virtex2-CLB-bit-MAIN[0][11]">MAIN[0][11]</a></td><td id="virtex2-CLB-SLICE[1]-FF_REV_ENABLE"><a href="#virtex2-CLB-bit-MAIN[0][51]">MAIN[0][51]</a></td><td id="virtex2-CLB-SLICE[2]-FF_REV_ENABLE"><a href="#virtex2-CLB-bit-MAIN[0][28]">MAIN[0][28]</a></td><td id="virtex2-CLB-SLICE[3]-FF_REV_ENABLE"><a href="#virtex2-CLB-bit-MAIN[0][68]">MAIN[0][68]</a></td></tr>

<tr><td>FF_SR_SYNC</td><td id="virtex2-CLB-SLICE[0]-FF_SR_SYNC"><a href="#virtex2-CLB-bit-MAIN[0][16]">MAIN[0][16]</a></td><td id="virtex2-CLB-SLICE[1]-FF_SR_SYNC"><a href="#virtex2-CLB-bit-MAIN[0][56]">MAIN[0][56]</a></td><td id="virtex2-CLB-SLICE[2]-FF_SR_SYNC"><a href="#virtex2-CLB-bit-MAIN[0][23]">MAIN[0][23]</a></td><td id="virtex2-CLB-SLICE[3]-FF_SR_SYNC"><a href="#virtex2-CLB-bit-MAIN[0][63]">MAIN[0][63]</a></td></tr>

<tr><td>FF_SR_ENABLE</td><td id="virtex2-CLB-SLICE[0]-FF_SR_ENABLE"><a href="#virtex2-CLB-bit-MAIN[1][22]">!MAIN[1][22]</a></td><td id="virtex2-CLB-SLICE[1]-FF_SR_ENABLE"><a href="#virtex2-CLB-bit-MAIN[1][62]">!MAIN[1][62]</a></td><td id="virtex2-CLB-SLICE[2]-FF_SR_ENABLE"><a href="#virtex2-CLB-bit-MAIN[2][22]">!MAIN[2][22]</a></td><td id="virtex2-CLB-SLICE[3]-FF_SR_ENABLE"><a href="#virtex2-CLB-bit-MAIN[2][62]">!MAIN[2][62]</a></td></tr>

<tr><td>FXMUX</td><td><a href="#virtex2-CLB-SLICE[0]-FXMUX">[enum: SLICE_FXMUX]</a></td><td><a href="#virtex2-CLB-SLICE[1]-FXMUX">[enum: SLICE_FXMUX]</a></td><td><a href="#virtex2-CLB-SLICE[2]-FXMUX">[enum: SLICE_FXMUX]</a></td><td><a href="#virtex2-CLB-SLICE[3]-FXMUX">[enum: SLICE_FXMUX]</a></td></tr>

<tr><td>GYMUX</td><td><a href="#virtex2-CLB-SLICE[0]-GYMUX">[enum: SLICE_GYMUX]</a></td><td><a href="#virtex2-CLB-SLICE[1]-GYMUX">[enum: SLICE_GYMUX]</a></td><td><a href="#virtex2-CLB-SLICE[2]-GYMUX">[enum: SLICE_GYMUX]</a></td><td><a href="#virtex2-CLB-SLICE[3]-GYMUX">[enum: SLICE_GYMUX]</a></td></tr>

<tr><td>DXMUX</td><td><a href="#virtex2-CLB-SLICE[0]-DXMUX">[enum: SLICE_DXMUX]</a></td><td><a href="#virtex2-CLB-SLICE[1]-DXMUX">[enum: SLICE_DXMUX]</a></td><td><a href="#virtex2-CLB-SLICE[2]-DXMUX">[enum: SLICE_DXMUX]</a></td><td><a href="#virtex2-CLB-SLICE[3]-DXMUX">[enum: SLICE_DXMUX]</a></td></tr>

<tr><td>DYMUX</td><td><a href="#virtex2-CLB-SLICE[0]-DYMUX">[enum: SLICE_DYMUX]</a></td><td><a href="#virtex2-CLB-SLICE[1]-DYMUX">[enum: SLICE_DYMUX]</a></td><td><a href="#virtex2-CLB-SLICE[2]-DYMUX">[enum: SLICE_DYMUX]</a></td><td><a href="#virtex2-CLB-SLICE[3]-DYMUX">[enum: SLICE_DYMUX]</a></td></tr>

<tr><td>XBMUX</td><td><a href="#virtex2-CLB-SLICE[0]-XBMUX">[enum: SLICE_XBMUX]</a></td><td><a href="#virtex2-CLB-SLICE[1]-XBMUX">[enum: SLICE_XBMUX]</a></td><td><a href="#virtex2-CLB-SLICE[2]-XBMUX">[enum: SLICE_XBMUX]</a></td><td><a href="#virtex2-CLB-SLICE[3]-XBMUX">[enum: SLICE_XBMUX]</a></td></tr>

<tr><td>YBMUX</td><td><a href="#virtex2-CLB-SLICE[0]-YBMUX">[enum: SLICE_YBMUX]</a></td><td><a href="#virtex2-CLB-SLICE[1]-YBMUX">[enum: SLICE_YBMUX]</a></td><td><a href="#virtex2-CLB-SLICE[2]-YBMUX">[enum: SLICE_YBMUX]</a></td><td><a href="#virtex2-CLB-SLICE[3]-YBMUX">[enum: SLICE_YBMUX]</a></td></tr>

<tr><td>SOPEXTSEL</td><td><a href="#virtex2-CLB-SLICE[0]-SOPEXTSEL">[enum: SLICE_SOPEXTSEL]</a></td><td><a href="#virtex2-CLB-SLICE[1]-SOPEXTSEL">[enum: SLICE_SOPEXTSEL]</a></td><td><a href="#virtex2-CLB-SLICE[2]-SOPEXTSEL">[enum: SLICE_SOPEXTSEL]</a></td><td><a href="#virtex2-CLB-SLICE[3]-SOPEXTSEL">[enum: SLICE_SOPEXTSEL]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB enum SLICE_DIF_MUX</caption>
<thead>
<tr id="virtex2-CLB-SLICE[0]-DIF_MUX"><th>SLICE[0].DIF_MUX</th><td id="virtex2-CLB-SLICE[0]-DIF_MUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][1]">MAIN[0][1]</a></td></tr>

<tr id="virtex2-CLB-SLICE[1]-DIF_MUX"><th>SLICE[1].DIF_MUX</th><td id="virtex2-CLB-SLICE[1]-DIF_MUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][41]">MAIN[0][41]</a></td></tr>

<tr id="virtex2-CLB-SLICE[2]-DIF_MUX"><th>SLICE[2].DIF_MUX</th><td id="virtex2-CLB-SLICE[2]-DIF_MUX[0]"><a href="#virtex2-CLB-bit-MAIN[3][1]">MAIN[3][1]</a></td></tr>

<tr id="virtex2-CLB-SLICE[3]-DIF_MUX"><th>SLICE[3].DIF_MUX</th><td id="virtex2-CLB-SLICE[3]-DIF_MUX[0]"><a href="#virtex2-CLB-bit-MAIN[3][41]">MAIN[3][41]</a></td></tr>

</thead>

<tbody>
<tr><td>ALT</td><td>0</td></tr>

<tr><td>BX</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB enum SLICE_DIG_MUX</caption>
<thead>
<tr id="virtex2-CLB-SLICE[0]-DIG_MUX"><th>SLICE[0].DIG_MUX</th><td id="virtex2-CLB-SLICE[0]-DIG_MUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][38]">MAIN[0][38]</a></td></tr>

<tr id="virtex2-CLB-SLICE[1]-DIG_MUX"><th>SLICE[1].DIG_MUX</th><td id="virtex2-CLB-SLICE[1]-DIG_MUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][78]">MAIN[0][78]</a></td></tr>

<tr id="virtex2-CLB-SLICE[2]-DIG_MUX"><th>SLICE[2].DIG_MUX</th><td id="virtex2-CLB-SLICE[2]-DIG_MUX[0]"><a href="#virtex2-CLB-bit-MAIN[3][38]">MAIN[3][38]</a></td></tr>

<tr id="virtex2-CLB-SLICE[3]-DIG_MUX"><th>SLICE[3].DIG_MUX</th><td id="virtex2-CLB-SLICE[3]-DIG_MUX[0]"><a href="#virtex2-CLB-bit-MAIN[3][78]">MAIN[3][78]</a></td></tr>

</thead>

<tbody>
<tr><td>ALT</td><td>0</td></tr>

<tr><td>BY</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB enum SLICE_CYINIT</caption>
<thead>
<tr id="virtex2-CLB-SLICE[0]-CYINIT"><th>SLICE[0].CYINIT</th><td id="virtex2-CLB-SLICE[0]-CYINIT[0]"><a href="#virtex2-CLB-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

<tr id="virtex2-CLB-SLICE[1]-CYINIT"><th>SLICE[1].CYINIT</th><td id="virtex2-CLB-SLICE[1]-CYINIT[0]"><a href="#virtex2-CLB-bit-MAIN[0][42]">MAIN[0][42]</a></td></tr>

<tr id="virtex2-CLB-SLICE[2]-CYINIT"><th>SLICE[2].CYINIT</th><td id="virtex2-CLB-SLICE[2]-CYINIT[0]"><a href="#virtex2-CLB-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr id="virtex2-CLB-SLICE[3]-CYINIT"><th>SLICE[3].CYINIT</th><td id="virtex2-CLB-SLICE[3]-CYINIT[0]"><a href="#virtex2-CLB-bit-MAIN[3][42]">MAIN[3][42]</a></td></tr>

</thead>

<tbody>
<tr><td>BX</td><td>0</td></tr>

<tr><td>CIN</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB enum SLICE_CY0F</caption>
<thead>
<tr id="virtex2-CLB-SLICE[0]-CY0F"><th>SLICE[0].CY0F</th><td id="virtex2-CLB-SLICE[0]-CY0F[2]"><a href="#virtex2-CLB-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="virtex2-CLB-SLICE[0]-CY0F[1]"><a href="#virtex2-CLB-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="virtex2-CLB-SLICE[0]-CY0F[0]"><a href="#virtex2-CLB-bit-MAIN[0][13]">MAIN[0][13]</a></td></tr>

<tr id="virtex2-CLB-SLICE[1]-CY0F"><th>SLICE[1].CY0F</th><td id="virtex2-CLB-SLICE[1]-CY0F[2]"><a href="#virtex2-CLB-bit-MAIN[0][49]">MAIN[0][49]</a></td><td id="virtex2-CLB-SLICE[1]-CY0F[1]"><a href="#virtex2-CLB-bit-MAIN[0][50]">MAIN[0][50]</a></td><td id="virtex2-CLB-SLICE[1]-CY0F[0]"><a href="#virtex2-CLB-bit-MAIN[0][53]">MAIN[0][53]</a></td></tr>

<tr id="virtex2-CLB-SLICE[2]-CY0F"><th>SLICE[2].CY0F</th><td id="virtex2-CLB-SLICE[2]-CY0F[2]"><a href="#virtex2-CLB-bit-MAIN[3][9]">MAIN[3][9]</a></td><td id="virtex2-CLB-SLICE[2]-CY0F[1]"><a href="#virtex2-CLB-bit-MAIN[3][10]">MAIN[3][10]</a></td><td id="virtex2-CLB-SLICE[2]-CY0F[0]"><a href="#virtex2-CLB-bit-MAIN[3][13]">MAIN[3][13]</a></td></tr>

<tr id="virtex2-CLB-SLICE[3]-CY0F"><th>SLICE[3].CY0F</th><td id="virtex2-CLB-SLICE[3]-CY0F[2]"><a href="#virtex2-CLB-bit-MAIN[3][49]">MAIN[3][49]</a></td><td id="virtex2-CLB-SLICE[3]-CY0F[1]"><a href="#virtex2-CLB-bit-MAIN[3][50]">MAIN[3][50]</a></td><td id="virtex2-CLB-SLICE[3]-CY0F[0]"><a href="#virtex2-CLB-bit-MAIN[3][53]">MAIN[3][53]</a></td></tr>

</thead>

<tbody>
<tr><td>CONST_0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>CONST_1</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>BX</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>F1</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>F2</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>PROD</td><td>0</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB enum SLICE_CY0G</caption>
<thead>
<tr id="virtex2-CLB-SLICE[0]-CY0G"><th>SLICE[0].CY0G</th><td id="virtex2-CLB-SLICE[0]-CY0G[2]"><a href="#virtex2-CLB-bit-MAIN[0][30]">MAIN[0][30]</a></td><td id="virtex2-CLB-SLICE[0]-CY0G[1]"><a href="#virtex2-CLB-bit-MAIN[0][29]">MAIN[0][29]</a></td><td id="virtex2-CLB-SLICE[0]-CY0G[0]"><a href="#virtex2-CLB-bit-MAIN[0][26]">MAIN[0][26]</a></td></tr>

<tr id="virtex2-CLB-SLICE[1]-CY0G"><th>SLICE[1].CY0G</th><td id="virtex2-CLB-SLICE[1]-CY0G[2]"><a href="#virtex2-CLB-bit-MAIN[0][70]">MAIN[0][70]</a></td><td id="virtex2-CLB-SLICE[1]-CY0G[1]"><a href="#virtex2-CLB-bit-MAIN[0][69]">MAIN[0][69]</a></td><td id="virtex2-CLB-SLICE[1]-CY0G[0]"><a href="#virtex2-CLB-bit-MAIN[0][66]">MAIN[0][66]</a></td></tr>

<tr id="virtex2-CLB-SLICE[2]-CY0G"><th>SLICE[2].CY0G</th><td id="virtex2-CLB-SLICE[2]-CY0G[2]"><a href="#virtex2-CLB-bit-MAIN[3][30]">MAIN[3][30]</a></td><td id="virtex2-CLB-SLICE[2]-CY0G[1]"><a href="#virtex2-CLB-bit-MAIN[3][29]">MAIN[3][29]</a></td><td id="virtex2-CLB-SLICE[2]-CY0G[0]"><a href="#virtex2-CLB-bit-MAIN[3][26]">MAIN[3][26]</a></td></tr>

<tr id="virtex2-CLB-SLICE[3]-CY0G"><th>SLICE[3].CY0G</th><td id="virtex2-CLB-SLICE[3]-CY0G[2]"><a href="#virtex2-CLB-bit-MAIN[3][70]">MAIN[3][70]</a></td><td id="virtex2-CLB-SLICE[3]-CY0G[1]"><a href="#virtex2-CLB-bit-MAIN[3][69]">MAIN[3][69]</a></td><td id="virtex2-CLB-SLICE[3]-CY0G[0]"><a href="#virtex2-CLB-bit-MAIN[3][66]">MAIN[3][66]</a></td></tr>

</thead>

<tbody>
<tr><td>CONST_0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>CONST_1</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>BY</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>G1</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>G2</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>PROD</td><td>0</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB enum SLICE_CYSELF</caption>
<thead>
<tr id="virtex2-CLB-SLICE[0]-CYSELF"><th>SLICE[0].CYSELF</th><td id="virtex2-CLB-SLICE[0]-CYSELF[0]"><a href="#virtex2-CLB-bit-MAIN[0][5]">MAIN[0][5]</a></td></tr>

<tr id="virtex2-CLB-SLICE[1]-CYSELF"><th>SLICE[1].CYSELF</th><td id="virtex2-CLB-SLICE[1]-CYSELF[0]"><a href="#virtex2-CLB-bit-MAIN[0][45]">MAIN[0][45]</a></td></tr>

<tr id="virtex2-CLB-SLICE[2]-CYSELF"><th>SLICE[2].CYSELF</th><td id="virtex2-CLB-SLICE[2]-CYSELF[0]"><a href="#virtex2-CLB-bit-MAIN[3][5]">MAIN[3][5]</a></td></tr>

<tr id="virtex2-CLB-SLICE[3]-CYSELF"><th>SLICE[3].CYSELF</th><td id="virtex2-CLB-SLICE[3]-CYSELF[0]"><a href="#virtex2-CLB-bit-MAIN[3][45]">MAIN[3][45]</a></td></tr>

</thead>

<tbody>
<tr><td>CONST_1</td><td>0</td></tr>

<tr><td>F</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB enum SLICE_CYSELG</caption>
<thead>
<tr id="virtex2-CLB-SLICE[0]-CYSELG"><th>SLICE[0].CYSELG</th><td id="virtex2-CLB-SLICE[0]-CYSELG[0]"><a href="#virtex2-CLB-bit-MAIN[0][18]">MAIN[0][18]</a></td></tr>

<tr id="virtex2-CLB-SLICE[1]-CYSELG"><th>SLICE[1].CYSELG</th><td id="virtex2-CLB-SLICE[1]-CYSELG[0]"><a href="#virtex2-CLB-bit-MAIN[0][58]">MAIN[0][58]</a></td></tr>

<tr id="virtex2-CLB-SLICE[2]-CYSELG"><th>SLICE[2].CYSELG</th><td id="virtex2-CLB-SLICE[2]-CYSELG[0]"><a href="#virtex2-CLB-bit-MAIN[3][18]">MAIN[3][18]</a></td></tr>

<tr id="virtex2-CLB-SLICE[3]-CYSELG"><th>SLICE[3].CYSELG</th><td id="virtex2-CLB-SLICE[3]-CYSELG[0]"><a href="#virtex2-CLB-bit-MAIN[3][58]">MAIN[3][58]</a></td></tr>

</thead>

<tbody>
<tr><td>CONST_1</td><td>0</td></tr>

<tr><td>G</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB enum SLICE_FXMUX</caption>
<thead>
<tr id="virtex2-CLB-SLICE[0]-FXMUX"><th>SLICE[0].FXMUX</th><td id="virtex2-CLB-SLICE[0]-FXMUX[1]"><a href="#virtex2-CLB-bit-MAIN[0][14]">MAIN[0][14]</a></td><td id="virtex2-CLB-SLICE[0]-FXMUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][6]">MAIN[0][6]</a></td></tr>

<tr id="virtex2-CLB-SLICE[1]-FXMUX"><th>SLICE[1].FXMUX</th><td id="virtex2-CLB-SLICE[1]-FXMUX[1]"><a href="#virtex2-CLB-bit-MAIN[0][54]">MAIN[0][54]</a></td><td id="virtex2-CLB-SLICE[1]-FXMUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][46]">MAIN[0][46]</a></td></tr>

<tr id="virtex2-CLB-SLICE[2]-FXMUX"><th>SLICE[2].FXMUX</th><td id="virtex2-CLB-SLICE[2]-FXMUX[1]"><a href="#virtex2-CLB-bit-MAIN[3][14]">MAIN[3][14]</a></td><td id="virtex2-CLB-SLICE[2]-FXMUX[0]"><a href="#virtex2-CLB-bit-MAIN[3][6]">MAIN[3][6]</a></td></tr>

<tr id="virtex2-CLB-SLICE[3]-FXMUX"><th>SLICE[3].FXMUX</th><td id="virtex2-CLB-SLICE[3]-FXMUX[1]"><a href="#virtex2-CLB-bit-MAIN[3][54]">MAIN[3][54]</a></td><td id="virtex2-CLB-SLICE[3]-FXMUX[0]"><a href="#virtex2-CLB-bit-MAIN[3][46]">MAIN[3][46]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>F5</td><td>0</td><td>1</td></tr>

<tr><td>FXOR</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB enum SLICE_GYMUX</caption>
<thead>
<tr id="virtex2-CLB-SLICE[0]-GYMUX"><th>SLICE[0].GYMUX</th><td id="virtex2-CLB-SLICE[0]-GYMUX[1]"><a href="#virtex2-CLB-bit-MAIN[0][25]">MAIN[0][25]</a></td><td id="virtex2-CLB-SLICE[0]-GYMUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][33]">MAIN[0][33]</a></td></tr>

<tr id="virtex2-CLB-SLICE[1]-GYMUX"><th>SLICE[1].GYMUX</th><td id="virtex2-CLB-SLICE[1]-GYMUX[1]"><a href="#virtex2-CLB-bit-MAIN[0][65]">MAIN[0][65]</a></td><td id="virtex2-CLB-SLICE[1]-GYMUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][73]">MAIN[0][73]</a></td></tr>

<tr id="virtex2-CLB-SLICE[2]-GYMUX"><th>SLICE[2].GYMUX</th><td id="virtex2-CLB-SLICE[2]-GYMUX[1]"><a href="#virtex2-CLB-bit-MAIN[3][25]">MAIN[3][25]</a></td><td id="virtex2-CLB-SLICE[2]-GYMUX[0]"><a href="#virtex2-CLB-bit-MAIN[3][33]">MAIN[3][33]</a></td></tr>

<tr id="virtex2-CLB-SLICE[3]-GYMUX"><th>SLICE[3].GYMUX</th><td id="virtex2-CLB-SLICE[3]-GYMUX[1]"><a href="#virtex2-CLB-bit-MAIN[3][65]">MAIN[3][65]</a></td><td id="virtex2-CLB-SLICE[3]-GYMUX[0]"><a href="#virtex2-CLB-bit-MAIN[3][73]">MAIN[3][73]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>FX</td><td>0</td><td>1</td></tr>

<tr><td>GXOR</td><td>1</td><td>1</td></tr>

<tr><td>SOPOUT</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB enum SLICE_DXMUX</caption>
<thead>
<tr id="virtex2-CLB-SLICE[0]-DXMUX"><th>SLICE[0].DXMUX</th><td id="virtex2-CLB-SLICE[0]-DXMUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][3]">MAIN[0][3]</a></td></tr>

<tr id="virtex2-CLB-SLICE[1]-DXMUX"><th>SLICE[1].DXMUX</th><td id="virtex2-CLB-SLICE[1]-DXMUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][43]">MAIN[0][43]</a></td></tr>

<tr id="virtex2-CLB-SLICE[2]-DXMUX"><th>SLICE[2].DXMUX</th><td id="virtex2-CLB-SLICE[2]-DXMUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][36]">MAIN[0][36]</a></td></tr>

<tr id="virtex2-CLB-SLICE[3]-DXMUX"><th>SLICE[3].DXMUX</th><td id="virtex2-CLB-SLICE[3]-DXMUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][76]">MAIN[0][76]</a></td></tr>

</thead>

<tbody>
<tr><td>BX</td><td>0</td></tr>

<tr><td>X</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB enum SLICE_DYMUX</caption>
<thead>
<tr id="virtex2-CLB-SLICE[0]-DYMUX"><th>SLICE[0].DYMUX</th><td id="virtex2-CLB-SLICE[0]-DYMUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][12]">MAIN[0][12]</a></td></tr>

<tr id="virtex2-CLB-SLICE[1]-DYMUX"><th>SLICE[1].DYMUX</th><td id="virtex2-CLB-SLICE[1]-DYMUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][52]">MAIN[0][52]</a></td></tr>

<tr id="virtex2-CLB-SLICE[2]-DYMUX"><th>SLICE[2].DYMUX</th><td id="virtex2-CLB-SLICE[2]-DYMUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][27]">MAIN[0][27]</a></td></tr>

<tr id="virtex2-CLB-SLICE[3]-DYMUX"><th>SLICE[3].DYMUX</th><td id="virtex2-CLB-SLICE[3]-DYMUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][67]">MAIN[0][67]</a></td></tr>

</thead>

<tbody>
<tr><td>BY</td><td>0</td></tr>

<tr><td>Y</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB enum SLICE_XBMUX</caption>
<thead>
<tr id="virtex2-CLB-SLICE[0]-XBMUX"><th>SLICE[0].XBMUX</th><td id="virtex2-CLB-SLICE[0]-XBMUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][21]">MAIN[0][21]</a></td></tr>

<tr id="virtex2-CLB-SLICE[1]-XBMUX"><th>SLICE[1].XBMUX</th><td id="virtex2-CLB-SLICE[1]-XBMUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][61]">MAIN[0][61]</a></td></tr>

<tr id="virtex2-CLB-SLICE[2]-XBMUX"><th>SLICE[2].XBMUX</th><td id="virtex2-CLB-SLICE[2]-XBMUX[0]"><a href="#virtex2-CLB-bit-MAIN[3][21]">MAIN[3][21]</a></td></tr>

<tr id="virtex2-CLB-SLICE[3]-XBMUX"><th>SLICE[3].XBMUX</th><td id="virtex2-CLB-SLICE[3]-XBMUX[0]"><a href="#virtex2-CLB-bit-MAIN[3][61]">MAIN[3][61]</a></td></tr>

</thead>

<tbody>
<tr><td>FCY</td><td>0</td></tr>

<tr><td>FMC15</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB enum SLICE_YBMUX</caption>
<thead>
<tr id="virtex2-CLB-SLICE[0]-YBMUX"><th>SLICE[0].YBMUX</th><td id="virtex2-CLB-SLICE[0]-YBMUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][34]">MAIN[0][34]</a></td></tr>

<tr id="virtex2-CLB-SLICE[1]-YBMUX"><th>SLICE[1].YBMUX</th><td id="virtex2-CLB-SLICE[1]-YBMUX[0]"><a href="#virtex2-CLB-bit-MAIN[0][74]">MAIN[0][74]</a></td></tr>

<tr id="virtex2-CLB-SLICE[2]-YBMUX"><th>SLICE[2].YBMUX</th><td id="virtex2-CLB-SLICE[2]-YBMUX[0]"><a href="#virtex2-CLB-bit-MAIN[3][34]">MAIN[3][34]</a></td></tr>

<tr id="virtex2-CLB-SLICE[3]-YBMUX"><th>SLICE[3].YBMUX</th><td id="virtex2-CLB-SLICE[3]-YBMUX[0]"><a href="#virtex2-CLB-bit-MAIN[3][74]">MAIN[3][74]</a></td></tr>

</thead>

<tbody>
<tr><td>GCY</td><td>0</td></tr>

<tr><td>GMC15</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB enum SLICE_SOPEXTSEL</caption>
<thead>
<tr id="virtex2-CLB-SLICE[0]-SOPEXTSEL"><th>SLICE[0].SOPEXTSEL</th><td id="virtex2-CLB-SLICE[0]-SOPEXTSEL[0]"><a href="#virtex2-CLB-bit-MAIN[0][32]">MAIN[0][32]</a></td></tr>

<tr id="virtex2-CLB-SLICE[1]-SOPEXTSEL"><th>SLICE[1].SOPEXTSEL</th><td id="virtex2-CLB-SLICE[1]-SOPEXTSEL[0]"><a href="#virtex2-CLB-bit-MAIN[0][72]">MAIN[0][72]</a></td></tr>

<tr id="virtex2-CLB-SLICE[2]-SOPEXTSEL"><th>SLICE[2].SOPEXTSEL</th><td id="virtex2-CLB-SLICE[2]-SOPEXTSEL[0]"><a href="#virtex2-CLB-bit-MAIN[0][31]">MAIN[0][31]</a></td></tr>

<tr id="virtex2-CLB-SLICE[3]-SOPEXTSEL"><th>SLICE[3].SOPEXTSEL</th><td id="virtex2-CLB-SLICE[3]-SOPEXTSEL[0]"><a href="#virtex2-CLB-bit-MAIN[0][71]">MAIN[0][71]</a></td></tr>

</thead>

<tbody>
<tr><td>CONST_0</td><td>0</td></tr>

<tr><td>SOPIN</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf"><a class="header" href="#bels-tbuf">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CLB bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>IMUX_TI_OPTINV[0]</td><td>IMUX_TI_OPTINV[1]</td></tr>

<tr><td>T</td><td>in</td><td>IMUX_TS_OPTINV[0]</td><td>IMUX_TS_OPTINV[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB bel TBUF attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>OUT_A</td><td id="virtex2-CLB-TBUF[0]-OUT_A"><a href="#virtex2-CLB-bit-MAIN[0][19]">MAIN[0][19]</a></td><td id="virtex2-CLB-TBUF[1]-OUT_A"><a href="#virtex2-CLB-bit-MAIN[0][20]">MAIN[0][20]</a></td></tr>

<tr><td>OUT_B</td><td id="virtex2-CLB-TBUF[0]-OUT_B"><a href="#virtex2-CLB-bit-MAIN[0][59]">MAIN[0][59]</a></td><td id="virtex2-CLB-TBUF[1]-OUT_B"><a href="#virtex2-CLB-bit-MAIN[0][37]">MAIN[0][37]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbus"><a class="header" href="#bels-tbus">Bels TBUS</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CLB bel TBUS pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUS</th></tr>

</thead>

<tbody>
<tr><td>OUT</td><td>out</td><td>OUT_TBUS</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLB bel TBUS attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>TBUS</th></tr>

</thead>

<tbody>
<tr><td>JOINER_E</td><td id="virtex2-CLB-TBUS-JOINER_E"><a href="#virtex2-CLB-bit-MAIN[0][60]">MAIN[0][60]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CLB bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_CLK_OPTINV[0]</td><td>SLICE[0].CLK</td></tr>

<tr><td>IMUX_CLK_OPTINV[1]</td><td>SLICE[1].CLK</td></tr>

<tr><td>IMUX_CLK_OPTINV[2]</td><td>SLICE[2].CLK</td></tr>

<tr><td>IMUX_CLK_OPTINV[3]</td><td>SLICE[3].CLK</td></tr>

<tr><td>IMUX_SR_OPTINV[0]</td><td>SLICE[0].SR</td></tr>

<tr><td>IMUX_SR_OPTINV[1]</td><td>SLICE[1].SR</td></tr>

<tr><td>IMUX_SR_OPTINV[2]</td><td>SLICE[2].SR</td></tr>

<tr><td>IMUX_SR_OPTINV[3]</td><td>SLICE[3].SR</td></tr>

<tr><td>IMUX_CE_OPTINV[0]</td><td>SLICE[0].CE</td></tr>

<tr><td>IMUX_CE_OPTINV[1]</td><td>SLICE[1].CE</td></tr>

<tr><td>IMUX_CE_OPTINV[2]</td><td>SLICE[2].CE</td></tr>

<tr><td>IMUX_CE_OPTINV[3]</td><td>SLICE[3].CE</td></tr>

<tr><td>IMUX_TI_OPTINV[0]</td><td>TBUF[0].I</td></tr>

<tr><td>IMUX_TI_OPTINV[1]</td><td>TBUF[1].I</td></tr>

<tr><td>IMUX_TS_OPTINV[0]</td><td>TBUF[0].T</td></tr>

<tr><td>IMUX_TS_OPTINV[1]</td><td>TBUF[1].T</td></tr>

<tr><td>IMUX_CLB_F1[0]</td><td>SLICE[0].F1</td></tr>

<tr><td>IMUX_CLB_F1[1]</td><td>SLICE[1].F1</td></tr>

<tr><td>IMUX_CLB_F1[2]</td><td>SLICE[2].F1</td></tr>

<tr><td>IMUX_CLB_F1[3]</td><td>SLICE[3].F1</td></tr>

<tr><td>IMUX_CLB_F2[0]</td><td>SLICE[0].F2</td></tr>

<tr><td>IMUX_CLB_F2[1]</td><td>SLICE[1].F2</td></tr>

<tr><td>IMUX_CLB_F2[2]</td><td>SLICE[2].F2</td></tr>

<tr><td>IMUX_CLB_F2[3]</td><td>SLICE[3].F2</td></tr>

<tr><td>IMUX_CLB_F3[0]</td><td>SLICE[0].F3</td></tr>

<tr><td>IMUX_CLB_F3[1]</td><td>SLICE[1].F3</td></tr>

<tr><td>IMUX_CLB_F3[2]</td><td>SLICE[2].F3</td></tr>

<tr><td>IMUX_CLB_F3[3]</td><td>SLICE[3].F3</td></tr>

<tr><td>IMUX_CLB_F4[0]</td><td>SLICE[0].F4</td></tr>

<tr><td>IMUX_CLB_F4[1]</td><td>SLICE[1].F4</td></tr>

<tr><td>IMUX_CLB_F4[2]</td><td>SLICE[2].F4</td></tr>

<tr><td>IMUX_CLB_F4[3]</td><td>SLICE[3].F4</td></tr>

<tr><td>IMUX_CLB_G1[0]</td><td>SLICE[0].G1</td></tr>

<tr><td>IMUX_CLB_G1[1]</td><td>SLICE[1].G1</td></tr>

<tr><td>IMUX_CLB_G1[2]</td><td>SLICE[2].G1</td></tr>

<tr><td>IMUX_CLB_G1[3]</td><td>SLICE[3].G1</td></tr>

<tr><td>IMUX_CLB_G2[0]</td><td>SLICE[0].G2</td></tr>

<tr><td>IMUX_CLB_G2[1]</td><td>SLICE[1].G2</td></tr>

<tr><td>IMUX_CLB_G2[2]</td><td>SLICE[2].G2</td></tr>

<tr><td>IMUX_CLB_G2[3]</td><td>SLICE[3].G2</td></tr>

<tr><td>IMUX_CLB_G3[0]</td><td>SLICE[0].G3</td></tr>

<tr><td>IMUX_CLB_G3[1]</td><td>SLICE[1].G3</td></tr>

<tr><td>IMUX_CLB_G3[2]</td><td>SLICE[2].G3</td></tr>

<tr><td>IMUX_CLB_G3[3]</td><td>SLICE[3].G3</td></tr>

<tr><td>IMUX_CLB_G4[0]</td><td>SLICE[0].G4</td></tr>

<tr><td>IMUX_CLB_G4[1]</td><td>SLICE[1].G4</td></tr>

<tr><td>IMUX_CLB_G4[2]</td><td>SLICE[2].G4</td></tr>

<tr><td>IMUX_CLB_G4[3]</td><td>SLICE[3].G4</td></tr>

<tr><td>IMUX_CLB_BX[0]</td><td>SLICE[0].BX</td></tr>

<tr><td>IMUX_CLB_BX[1]</td><td>SLICE[1].BX</td></tr>

<tr><td>IMUX_CLB_BX[2]</td><td>SLICE[2].BX</td></tr>

<tr><td>IMUX_CLB_BX[3]</td><td>SLICE[3].BX</td></tr>

<tr><td>IMUX_CLB_BY[0]</td><td>SLICE[0].BY</td></tr>

<tr><td>IMUX_CLB_BY[1]</td><td>SLICE[1].BY</td></tr>

<tr><td>IMUX_CLB_BY[2]</td><td>SLICE[2].BY</td></tr>

<tr><td>IMUX_CLB_BY[3]</td><td>SLICE[3].BY</td></tr>

<tr><td>OUT_FAN[0]</td><td>SLICE[0].X</td></tr>

<tr><td>OUT_FAN[1]</td><td>SLICE[1].X</td></tr>

<tr><td>OUT_FAN[2]</td><td>SLICE[2].X</td></tr>

<tr><td>OUT_FAN[3]</td><td>SLICE[3].X</td></tr>

<tr><td>OUT_FAN[4]</td><td>SLICE[0].Y</td></tr>

<tr><td>OUT_FAN[5]</td><td>SLICE[1].Y</td></tr>

<tr><td>OUT_FAN[6]</td><td>SLICE[2].Y</td></tr>

<tr><td>OUT_FAN[7]</td><td>SLICE[3].Y</td></tr>

<tr><td>OUT_SEC[8]</td><td>SLICE[0].YB</td></tr>

<tr><td>OUT_SEC[9]</td><td>SLICE[1].YB</td></tr>

<tr><td>OUT_SEC[10]</td><td>SLICE[3].YB</td></tr>

<tr><td>OUT_SEC[11]</td><td>SLICE[2].YB</td></tr>

<tr><td>OUT_SEC[12]</td><td>SLICE[1].XB</td></tr>

<tr><td>OUT_SEC[13]</td><td>SLICE[2].XB</td></tr>

<tr><td>OUT_SEC[14]</td><td>SLICE[3].XB</td></tr>

<tr><td>OUT_SEC[15]</td><td>SLICE[0].YQ</td></tr>

<tr><td>OUT_SEC[16]</td><td>SLICE[1].YQ</td></tr>

<tr><td>OUT_SEC[17]</td><td>SLICE[0].XB</td></tr>

<tr><td>OUT_SEC[18]</td><td>SLICE[2].YQ</td></tr>

<tr><td>OUT_SEC[19]</td><td>SLICE[3].YQ</td></tr>

<tr><td>OUT_SEC[20]</td><td>SLICE[0].XQ</td></tr>

<tr><td>OUT_SEC[21]</td><td>SLICE[1].XQ</td></tr>

<tr><td>OUT_SEC[22]</td><td>SLICE[2].XQ</td></tr>

<tr><td>OUT_SEC[23]</td><td>SLICE[3].XQ</td></tr>

<tr><td>OUT_TBUS</td><td>TBUS.OUT</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CLB rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex2-CLB-bit-MAIN[0][79]" title="MAIN[0][79]">
<a href="#virtex2-CLB-SLICE[3]-FFX_SRVAL[0]">SLICE[3]: ! FFX_SRVAL bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][79]" title="MAIN[1][79]">
<a href="#virtex2-CLB-SLICE[1]-G[15]">SLICE[1]: ! G bit 15</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][79]" title="MAIN[2][79]">
<a href="#virtex2-CLB-SLICE[3]-G[15]">SLICE[3]: ! G bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex2-CLB-bit-MAIN[0][78]" title="MAIN[0][78]">
<a href="#virtex2-CLB-SLICE[1]-DIG_MUX[0]">SLICE[1]:  DIG_MUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][78]" title="MAIN[1][78]">
<a href="#virtex2-CLB-SLICE[1]-G[14]">SLICE[1]: ! G bit 14</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][78]" title="MAIN[2][78]">
<a href="#virtex2-CLB-SLICE[3]-G[14]">SLICE[3]: ! G bit 14</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][78]" title="MAIN[3][78]">
<a href="#virtex2-CLB-SLICE[3]-DIG_MUX[0]">SLICE[3]:  DIG_MUX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td id="virtex2-CLB-bit-MAIN[1][77]" title="MAIN[1][77]">
<a href="#virtex2-CLB-SLICE[1]-G[13]">SLICE[1]: ! G bit 13</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][77]" title="MAIN[2][77]">
<a href="#virtex2-CLB-SLICE[3]-G[13]">SLICE[3]: ! G bit 13</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-CLB-bit-MAIN[0][76]" title="MAIN[0][76]">
<a href="#virtex2-CLB-SLICE[3]-DXMUX[0]">SLICE[3]:  DXMUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][76]" title="MAIN[1][76]">
<a href="#virtex2-CLB-SLICE[1]-G[12]">SLICE[1]: ! G bit 12</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][76]" title="MAIN[2][76]">
<a href="#virtex2-CLB-SLICE[3]-G[12]">SLICE[3]: ! G bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-CLB-bit-MAIN[0][75]" title="MAIN[0][75]">
<a href="#virtex2-CLB-SLICE[3]-FF_LATCH">SLICE[3]:  FF_LATCH</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][75]" title="MAIN[1][75]">
<a href="#virtex2-CLB-SLICE[1]-G[11]">SLICE[1]: ! G bit 11</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][75]" title="MAIN[2][75]">
<a href="#virtex2-CLB-SLICE[3]-G[11]">SLICE[3]: ! G bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-CLB-bit-MAIN[0][74]" title="MAIN[0][74]">
<a href="#virtex2-CLB-SLICE[1]-YBMUX[0]">SLICE[1]:  YBMUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][74]" title="MAIN[1][74]">
<a href="#virtex2-CLB-SLICE[1]-G[10]">SLICE[1]: ! G bit 10</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][74]" title="MAIN[2][74]">
<a href="#virtex2-CLB-SLICE[3]-G[10]">SLICE[3]: ! G bit 10</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][74]" title="MAIN[3][74]">
<a href="#virtex2-CLB-SLICE[3]-YBMUX[0]">SLICE[3]:  YBMUX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex2-CLB-bit-MAIN[0][73]" title="MAIN[0][73]">
<a href="#virtex2-CLB-SLICE[1]-GYMUX[0]">SLICE[1]:  GYMUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][73]" title="MAIN[1][73]">
<a href="#virtex2-CLB-SLICE[1]-G[9]">SLICE[1]: ! G bit 9</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][73]" title="MAIN[2][73]">
<a href="#virtex2-CLB-SLICE[3]-G[9]">SLICE[3]: ! G bit 9</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][73]" title="MAIN[3][73]">
<a href="#virtex2-CLB-SLICE[3]-GYMUX[0]">SLICE[3]:  GYMUX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex2-CLB-bit-MAIN[0][72]" title="MAIN[0][72]">
<a href="#virtex2-CLB-SLICE[1]-SOPEXTSEL[0]">SLICE[1]:  SOPEXTSEL bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][72]" title="MAIN[1][72]">
<a href="#virtex2-CLB-SLICE[1]-G[8]">SLICE[1]: ! G bit 8</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][72]" title="MAIN[2][72]">
<a href="#virtex2-CLB-SLICE[3]-G[8]">SLICE[3]: ! G bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex2-CLB-bit-MAIN[0][71]" title="MAIN[0][71]">
<a href="#virtex2-CLB-SLICE[3]-SOPEXTSEL[0]">SLICE[3]:  SOPEXTSEL bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][71]" title="MAIN[1][71]">
<a href="#virtex2-CLB-SLICE[1]-G[7]">SLICE[1]: ! G bit 7</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][71]" title="MAIN[2][71]">
<a href="#virtex2-CLB-SLICE[3]-G[7]">SLICE[3]: ! G bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex2-CLB-bit-MAIN[0][70]" title="MAIN[0][70]">
<a href="#virtex2-CLB-SLICE[1]-CY0G[2]">SLICE[1]:  CY0G bit 2</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][70]" title="MAIN[1][70]">
<a href="#virtex2-CLB-SLICE[1]-G[6]">SLICE[1]: ! G bit 6</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][70]" title="MAIN[2][70]">
<a href="#virtex2-CLB-SLICE[3]-G[6]">SLICE[3]: ! G bit 6</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][70]" title="MAIN[3][70]">
<a href="#virtex2-CLB-SLICE[3]-CY0G[2]">SLICE[3]:  CY0G bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex2-CLB-bit-MAIN[0][69]" title="MAIN[0][69]">
<a href="#virtex2-CLB-SLICE[1]-CY0G[1]">SLICE[1]:  CY0G bit 1</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][69]" title="MAIN[1][69]">
<a href="#virtex2-CLB-SLICE[1]-G[5]">SLICE[1]: ! G bit 5</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][69]" title="MAIN[2][69]">
<a href="#virtex2-CLB-SLICE[3]-G[5]">SLICE[3]: ! G bit 5</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][69]" title="MAIN[3][69]">
<a href="#virtex2-CLB-SLICE[3]-CY0G[1]">SLICE[3]:  CY0G bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex2-CLB-bit-MAIN[0][68]" title="MAIN[0][68]">
<a href="#virtex2-CLB-SLICE[3]-FF_REV_ENABLE">SLICE[3]:  FF_REV_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][68]" title="MAIN[1][68]">
<a href="#virtex2-CLB-SLICE[1]-G[4]">SLICE[1]: ! G bit 4</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][68]" title="MAIN[2][68]">
<a href="#virtex2-CLB-SLICE[3]-G[4]">SLICE[3]: ! G bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex2-CLB-bit-MAIN[0][67]" title="MAIN[0][67]">
<a href="#virtex2-CLB-SLICE[3]-DYMUX[0]">SLICE[3]:  DYMUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][67]" title="MAIN[1][67]">
<a href="#virtex2-CLB-SLICE[1]-G[3]">SLICE[1]: ! G bit 3</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][67]" title="MAIN[2][67]">
<a href="#virtex2-CLB-SLICE[3]-G[3]">SLICE[3]: ! G bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td id="virtex2-CLB-bit-MAIN[0][66]" title="MAIN[0][66]">
<a href="#virtex2-CLB-SLICE[1]-CY0G[0]">SLICE[1]:  CY0G bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][66]" title="MAIN[1][66]">
<a href="#virtex2-CLB-SLICE[1]-G[2]">SLICE[1]: ! G bit 2</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][66]" title="MAIN[2][66]">
<a href="#virtex2-CLB-SLICE[3]-G[2]">SLICE[3]: ! G bit 2</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][66]" title="MAIN[3][66]">
<a href="#virtex2-CLB-SLICE[3]-CY0G[0]">SLICE[3]:  CY0G bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td id="virtex2-CLB-bit-MAIN[0][65]" title="MAIN[0][65]">
<a href="#virtex2-CLB-SLICE[1]-GYMUX[1]">SLICE[1]:  GYMUX bit 1</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][65]" title="MAIN[1][65]">
<a href="#virtex2-CLB-SLICE[1]-G[1]">SLICE[1]: ! G bit 1</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][65]" title="MAIN[2][65]">
<a href="#virtex2-CLB-SLICE[3]-G[1]">SLICE[3]: ! G bit 1</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][65]" title="MAIN[3][65]">
<a href="#virtex2-CLB-SLICE[3]-GYMUX[1]">SLICE[3]:  GYMUX bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td id="virtex2-CLB-bit-MAIN[0][64]" title="MAIN[0][64]">
<a href="#virtex2-CLB-SLICE[3]-FFY_SRVAL[0]">SLICE[3]: ! FFY_SRVAL bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][64]" title="MAIN[1][64]">
<a href="#virtex2-CLB-SLICE[1]-G[0]">SLICE[1]: ! G bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][64]" title="MAIN[2][64]">
<a href="#virtex2-CLB-SLICE[3]-G[0]">SLICE[3]: ! G bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex2-CLB-bit-MAIN[0][63]" title="MAIN[0][63]">
<a href="#virtex2-CLB-SLICE[3]-FF_SR_SYNC">SLICE[3]:  FF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLB-bit-MAIN[8][63]" title="MAIN[8][63]">
<a href="#virtex2-CLB-SLICE[1]-inpinv-BX">SLICE[1]: invert BX</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex2-CLB-bit-MAIN[0][62]" title="MAIN[0][62]">
<a href="#virtex2-CLB-SLICE[1]-BYOUTUSED">SLICE[1]:  BYOUTUSED</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][62]" title="MAIN[1][62]">
<a href="#virtex2-CLB-SLICE[1]-FF_SR_ENABLE">SLICE[1]: ! FF_SR_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][62]" title="MAIN[2][62]">
<a href="#virtex2-CLB-SLICE[3]-FF_SR_ENABLE">SLICE[3]: ! FF_SR_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][62]" title="MAIN[3][62]">
<a href="#virtex2-CLB-SLICE[3]-BYOUTUSED">SLICE[3]:  BYOUTUSED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex2-CLB-bit-MAIN[0][61]" title="MAIN[0][61]">
<a href="#virtex2-CLB-SLICE[1]-XBMUX[0]">SLICE[1]:  XBMUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][61]" title="MAIN[1][61]">
<a href="#virtex2-CLB-SLICE[1]-G_SHIFT_ENABLE">SLICE[1]:  G_SHIFT_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][61]" title="MAIN[2][61]">
<a href="#virtex2-CLB-SLICE[3]-G_SHIFT_ENABLE">SLICE[3]:  G_SHIFT_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][61]" title="MAIN[3][61]">
<a href="#virtex2-CLB-SLICE[3]-XBMUX[0]">SLICE[3]:  XBMUX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex2-CLB-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#virtex2-CLB-TBUS-JOINER_E">TBUS:  JOINER_E</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][60]" title="MAIN[1][60]">
<a href="#virtex2-CLB-SLICE[1]-G_RAM_ENABLE">SLICE[1]:  G_RAM_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][60]" title="MAIN[2][60]">
<a href="#virtex2-CLB-SLICE[3]-G_RAM_ENABLE">SLICE[3]:  G_RAM_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLB-bit-MAIN[8][60]" title="MAIN[8][60]">
<a href="#virtex2-CLB-SLICE[3]-inpinv-BX">SLICE[3]: invert BX</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex2-CLB-bit-MAIN[0][59]" title="MAIN[0][59]">
<a href="#virtex2-CLB-TBUF[0]-OUT_B">TBUF[0]:  OUT_B</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][59]" title="MAIN[1][59]">
<a href="#virtex2-CLB-SLICE[3]-FFX_INIT[0]">SLICE[3]: ! FFX_INIT bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][59]" title="MAIN[2][59]">
<a href="#virtex2-CLB-SLICE[3]-FFY_INIT[0]">SLICE[3]: ! FFY_INIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLB-bit-MAIN[8][59]" title="MAIN[8][59]">
<a href="#virtex2-CLB-SLICE[3]-inpinv-BY">SLICE[3]: invert BY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex2-CLB-bit-MAIN[0][58]" title="MAIN[0][58]">
<a href="#virtex2-CLB-SLICE[1]-CYSELG[0]">SLICE[1]:  CYSELG bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][58]" title="MAIN[1][58]">
<a href="#virtex2-CLB-SLICE[1]-F_RAM_ENABLE">SLICE[1]:  F_RAM_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][58]" title="MAIN[2][58]">
<a href="#virtex2-CLB-SLICE[3]-F_RAM_ENABLE">SLICE[3]:  F_RAM_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][58]" title="MAIN[3][58]">
<a href="#virtex2-CLB-SLICE[3]-CYSELG[0]">SLICE[3]:  CYSELG bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex2-CLB-bit-MAIN[0][57]" title="MAIN[0][57]">
<a href="#virtex2-CLB-SLICE[1]-SLICEWE0USED">SLICE[1]:  SLICEWE0USED</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][57]" title="MAIN[1][57]">
<a href="#virtex2-CLB-SLICE[1]-FFX_INIT[0]">SLICE[1]: ! FFX_INIT bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][57]" title="MAIN[2][57]">
<a href="#virtex2-CLB-SLICE[1]-FFY_INIT[0]">SLICE[1]: ! FFY_INIT bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][57]" title="MAIN[3][57]">
<a href="#virtex2-CLB-SLICE[3]-SLICEWE0USED">SLICE[3]:  SLICEWE0USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex2-CLB-bit-MAIN[0][56]" title="MAIN[0][56]">
<a href="#virtex2-CLB-SLICE[1]-FF_SR_SYNC">SLICE[1]:  FF_SR_SYNC</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][56]" title="MAIN[1][56]">
<a href="#virtex2-CLB-SLICE[1]-F_SHIFT_ENABLE">SLICE[1]:  F_SHIFT_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][56]" title="MAIN[2][56]">
<a href="#virtex2-CLB-SLICE[3]-F_SHIFT_ENABLE">SLICE[3]:  F_SHIFT_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLB-bit-MAIN[8][56]" title="MAIN[8][56]">
<a href="#virtex2-CLB-SLICE[1]-inpinv-BY">SLICE[1]: invert BY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex2-CLB-bit-MAIN[0][55]" title="MAIN[0][55]">
<a href="#virtex2-CLB-SLICE[1]-FFY_SRVAL[0]">SLICE[1]: ! FFY_SRVAL bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][55]" title="MAIN[1][55]">
<a href="#virtex2-CLB-SLICE[1]-F[0]">SLICE[1]: ! F bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][55]" title="MAIN[2][55]">
<a href="#virtex2-CLB-SLICE[3]-F[0]">SLICE[3]: ! F bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex2-CLB-bit-MAIN[0][54]" title="MAIN[0][54]">
<a href="#virtex2-CLB-SLICE[1]-FXMUX[1]">SLICE[1]:  FXMUX bit 1</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][54]" title="MAIN[1][54]">
<a href="#virtex2-CLB-SLICE[1]-F[1]">SLICE[1]: ! F bit 1</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][54]" title="MAIN[2][54]">
<a href="#virtex2-CLB-SLICE[3]-F[1]">SLICE[3]: ! F bit 1</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][54]" title="MAIN[3][54]">
<a href="#virtex2-CLB-SLICE[3]-FXMUX[1]">SLICE[3]:  FXMUX bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex2-CLB-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#virtex2-CLB-SLICE[1]-CY0F[0]">SLICE[1]:  CY0F bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][53]" title="MAIN[1][53]">
<a href="#virtex2-CLB-SLICE[1]-F[2]">SLICE[1]: ! F bit 2</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][53]" title="MAIN[2][53]">
<a href="#virtex2-CLB-SLICE[3]-F[2]">SLICE[3]: ! F bit 2</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][53]" title="MAIN[3][53]">
<a href="#virtex2-CLB-SLICE[3]-CY0F[0]">SLICE[3]:  CY0F bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex2-CLB-bit-MAIN[0][52]" title="MAIN[0][52]">
<a href="#virtex2-CLB-SLICE[1]-DYMUX[0]">SLICE[1]:  DYMUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][52]" title="MAIN[1][52]">
<a href="#virtex2-CLB-SLICE[1]-F[3]">SLICE[1]: ! F bit 3</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][52]" title="MAIN[2][52]">
<a href="#virtex2-CLB-SLICE[3]-F[3]">SLICE[3]: ! F bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex2-CLB-bit-MAIN[0][51]" title="MAIN[0][51]">
<a href="#virtex2-CLB-SLICE[1]-FF_REV_ENABLE">SLICE[1]:  FF_REV_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][51]" title="MAIN[1][51]">
<a href="#virtex2-CLB-SLICE[1]-F[4]">SLICE[1]: ! F bit 4</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][51]" title="MAIN[2][51]">
<a href="#virtex2-CLB-SLICE[3]-F[4]">SLICE[3]: ! F bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex2-CLB-bit-MAIN[0][50]" title="MAIN[0][50]">
<a href="#virtex2-CLB-SLICE[1]-CY0F[1]">SLICE[1]:  CY0F bit 1</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][50]" title="MAIN[1][50]">
<a href="#virtex2-CLB-SLICE[1]-F[5]">SLICE[1]: ! F bit 5</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][50]" title="MAIN[2][50]">
<a href="#virtex2-CLB-SLICE[3]-F[5]">SLICE[3]: ! F bit 5</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][50]" title="MAIN[3][50]">
<a href="#virtex2-CLB-SLICE[3]-CY0F[1]">SLICE[3]:  CY0F bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex2-CLB-bit-MAIN[0][49]" title="MAIN[0][49]">
<a href="#virtex2-CLB-SLICE[1]-CY0F[2]">SLICE[1]:  CY0F bit 2</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][49]" title="MAIN[1][49]">
<a href="#virtex2-CLB-SLICE[1]-F[6]">SLICE[1]: ! F bit 6</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][49]" title="MAIN[2][49]">
<a href="#virtex2-CLB-SLICE[3]-F[6]">SLICE[3]: ! F bit 6</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][49]" title="MAIN[3][49]">
<a href="#virtex2-CLB-SLICE[3]-CY0F[2]">SLICE[3]:  CY0F bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td id="virtex2-CLB-bit-MAIN[1][48]" title="MAIN[1][48]">
<a href="#virtex2-CLB-SLICE[1]-F[7]">SLICE[1]: ! F bit 7</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][48]" title="MAIN[2][48]">
<a href="#virtex2-CLB-SLICE[3]-F[7]">SLICE[3]: ! F bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td id="virtex2-CLB-bit-MAIN[1][47]" title="MAIN[1][47]">
<a href="#virtex2-CLB-SLICE[1]-F[8]">SLICE[1]: ! F bit 8</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][47]" title="MAIN[2][47]">
<a href="#virtex2-CLB-SLICE[3]-F[8]">SLICE[3]: ! F bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex2-CLB-bit-MAIN[0][46]" title="MAIN[0][46]">
<a href="#virtex2-CLB-SLICE[1]-FXMUX[0]">SLICE[1]:  FXMUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][46]" title="MAIN[1][46]">
<a href="#virtex2-CLB-SLICE[1]-F[9]">SLICE[1]: ! F bit 9</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][46]" title="MAIN[2][46]">
<a href="#virtex2-CLB-SLICE[3]-F[9]">SLICE[3]: ! F bit 9</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][46]" title="MAIN[3][46]">
<a href="#virtex2-CLB-SLICE[3]-FXMUX[0]">SLICE[3]:  FXMUX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-CLB-bit-MAIN[0][45]" title="MAIN[0][45]">
<a href="#virtex2-CLB-SLICE[1]-CYSELF[0]">SLICE[1]:  CYSELF bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][45]" title="MAIN[1][45]">
<a href="#virtex2-CLB-SLICE[1]-F[10]">SLICE[1]: ! F bit 10</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][45]" title="MAIN[2][45]">
<a href="#virtex2-CLB-SLICE[3]-F[10]">SLICE[3]: ! F bit 10</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][45]" title="MAIN[3][45]">
<a href="#virtex2-CLB-SLICE[3]-CYSELF[0]">SLICE[3]:  CYSELF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-CLB-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#virtex2-CLB-SLICE[1]-FF_LATCH">SLICE[1]:  FF_LATCH</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][44]" title="MAIN[1][44]">
<a href="#virtex2-CLB-SLICE[1]-F[11]">SLICE[1]: ! F bit 11</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][44]" title="MAIN[2][44]">
<a href="#virtex2-CLB-SLICE[3]-F[11]">SLICE[3]: ! F bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex2-CLB-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#virtex2-CLB-SLICE[1]-DXMUX[0]">SLICE[1]:  DXMUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][43]" title="MAIN[1][43]">
<a href="#virtex2-CLB-SLICE[1]-F[12]">SLICE[1]: ! F bit 12</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][43]" title="MAIN[2][43]">
<a href="#virtex2-CLB-SLICE[3]-F[12]">SLICE[3]: ! F bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex2-CLB-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#virtex2-CLB-SLICE[1]-CYINIT[0]">SLICE[1]:  CYINIT bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][42]" title="MAIN[1][42]">
<a href="#virtex2-CLB-SLICE[1]-F[13]">SLICE[1]: ! F bit 13</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][42]" title="MAIN[2][42]">
<a href="#virtex2-CLB-SLICE[3]-F[13]">SLICE[3]: ! F bit 13</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][42]" title="MAIN[3][42]">
<a href="#virtex2-CLB-SLICE[3]-CYINIT[0]">SLICE[3]:  CYINIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex2-CLB-bit-MAIN[0][41]" title="MAIN[0][41]">
<a href="#virtex2-CLB-SLICE[1]-DIF_MUX[0]">SLICE[1]:  DIF_MUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][41]" title="MAIN[1][41]">
<a href="#virtex2-CLB-SLICE[1]-F[14]">SLICE[1]: ! F bit 14</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][41]" title="MAIN[2][41]">
<a href="#virtex2-CLB-SLICE[3]-F[14]">SLICE[3]: ! F bit 14</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][41]" title="MAIN[3][41]">
<a href="#virtex2-CLB-SLICE[3]-DIF_MUX[0]">SLICE[3]:  DIF_MUX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex2-CLB-bit-MAIN[0][40]" title="MAIN[0][40]">
<a href="#virtex2-CLB-SLICE[1]-FFX_SRVAL[0]">SLICE[1]: ! FFX_SRVAL bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][40]" title="MAIN[1][40]">
<a href="#virtex2-CLB-SLICE[1]-F[15]">SLICE[1]: ! F bit 15</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][40]" title="MAIN[2][40]">
<a href="#virtex2-CLB-SLICE[3]-F[15]">SLICE[3]: ! F bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-CLB-bit-MAIN[0][39]" title="MAIN[0][39]">
<a href="#virtex2-CLB-SLICE[2]-FFX_SRVAL[0]">SLICE[2]: ! FFX_SRVAL bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][39]" title="MAIN[1][39]">
<a href="#virtex2-CLB-SLICE[0]-G[15]">SLICE[0]: ! G bit 15</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][39]" title="MAIN[2][39]">
<a href="#virtex2-CLB-SLICE[2]-G[15]">SLICE[2]: ! G bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-CLB-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#virtex2-CLB-SLICE[0]-DIG_MUX[0]">SLICE[0]:  DIG_MUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][38]" title="MAIN[1][38]">
<a href="#virtex2-CLB-SLICE[0]-G[14]">SLICE[0]: ! G bit 14</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][38]" title="MAIN[2][38]">
<a href="#virtex2-CLB-SLICE[2]-G[14]">SLICE[2]: ! G bit 14</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][38]" title="MAIN[3][38]">
<a href="#virtex2-CLB-SLICE[2]-DIG_MUX[0]">SLICE[2]:  DIG_MUX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-CLB-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#virtex2-CLB-TBUF[1]-OUT_B">TBUF[1]:  OUT_B</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][37]" title="MAIN[1][37]">
<a href="#virtex2-CLB-SLICE[0]-G[13]">SLICE[0]: ! G bit 13</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][37]" title="MAIN[2][37]">
<a href="#virtex2-CLB-SLICE[2]-G[13]">SLICE[2]: ! G bit 13</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-CLB-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#virtex2-CLB-SLICE[2]-DXMUX[0]">SLICE[2]:  DXMUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][36]" title="MAIN[1][36]">
<a href="#virtex2-CLB-SLICE[0]-G[12]">SLICE[0]: ! G bit 12</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][36]" title="MAIN[2][36]">
<a href="#virtex2-CLB-SLICE[2]-G[12]">SLICE[2]: ! G bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex2-CLB-bit-MAIN[0][35]" title="MAIN[0][35]">
<a href="#virtex2-CLB-SLICE[2]-FF_LATCH">SLICE[2]:  FF_LATCH</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][35]" title="MAIN[1][35]">
<a href="#virtex2-CLB-SLICE[0]-G[11]">SLICE[0]: ! G bit 11</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][35]" title="MAIN[2][35]">
<a href="#virtex2-CLB-SLICE[2]-G[11]">SLICE[2]: ! G bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex2-CLB-bit-MAIN[0][34]" title="MAIN[0][34]">
<a href="#virtex2-CLB-SLICE[0]-YBMUX[0]">SLICE[0]:  YBMUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][34]" title="MAIN[1][34]">
<a href="#virtex2-CLB-SLICE[0]-G[10]">SLICE[0]: ! G bit 10</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][34]" title="MAIN[2][34]">
<a href="#virtex2-CLB-SLICE[2]-G[10]">SLICE[2]: ! G bit 10</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][34]" title="MAIN[3][34]">
<a href="#virtex2-CLB-SLICE[2]-YBMUX[0]">SLICE[2]:  YBMUX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="virtex2-CLB-bit-MAIN[0][33]" title="MAIN[0][33]">
<a href="#virtex2-CLB-SLICE[0]-GYMUX[0]">SLICE[0]:  GYMUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][33]" title="MAIN[1][33]">
<a href="#virtex2-CLB-SLICE[0]-G[9]">SLICE[0]: ! G bit 9</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][33]" title="MAIN[2][33]">
<a href="#virtex2-CLB-SLICE[2]-G[9]">SLICE[2]: ! G bit 9</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][33]" title="MAIN[3][33]">
<a href="#virtex2-CLB-SLICE[2]-GYMUX[0]">SLICE[2]:  GYMUX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex2-CLB-bit-MAIN[0][32]" title="MAIN[0][32]">
<a href="#virtex2-CLB-SLICE[0]-SOPEXTSEL[0]">SLICE[0]:  SOPEXTSEL bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][32]" title="MAIN[1][32]">
<a href="#virtex2-CLB-SLICE[0]-G[8]">SLICE[0]: ! G bit 8</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][32]" title="MAIN[2][32]">
<a href="#virtex2-CLB-SLICE[2]-G[8]">SLICE[2]: ! G bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex2-CLB-bit-MAIN[0][31]" title="MAIN[0][31]">
<a href="#virtex2-CLB-SLICE[2]-SOPEXTSEL[0]">SLICE[2]:  SOPEXTSEL bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][31]" title="MAIN[1][31]">
<a href="#virtex2-CLB-SLICE[0]-G[7]">SLICE[0]: ! G bit 7</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][31]" title="MAIN[2][31]">
<a href="#virtex2-CLB-SLICE[2]-G[7]">SLICE[2]: ! G bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex2-CLB-bit-MAIN[0][30]" title="MAIN[0][30]">
<a href="#virtex2-CLB-SLICE[0]-CY0G[2]">SLICE[0]:  CY0G bit 2</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][30]" title="MAIN[1][30]">
<a href="#virtex2-CLB-SLICE[0]-G[6]">SLICE[0]: ! G bit 6</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][30]" title="MAIN[2][30]">
<a href="#virtex2-CLB-SLICE[2]-G[6]">SLICE[2]: ! G bit 6</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][30]" title="MAIN[3][30]">
<a href="#virtex2-CLB-SLICE[2]-CY0G[2]">SLICE[2]:  CY0G bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex2-CLB-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#virtex2-CLB-SLICE[0]-CY0G[1]">SLICE[0]:  CY0G bit 1</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][29]" title="MAIN[1][29]">
<a href="#virtex2-CLB-SLICE[0]-G[5]">SLICE[0]: ! G bit 5</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][29]" title="MAIN[2][29]">
<a href="#virtex2-CLB-SLICE[2]-G[5]">SLICE[2]: ! G bit 5</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][29]" title="MAIN[3][29]">
<a href="#virtex2-CLB-SLICE[2]-CY0G[1]">SLICE[2]:  CY0G bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex2-CLB-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#virtex2-CLB-SLICE[2]-FF_REV_ENABLE">SLICE[2]:  FF_REV_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][28]" title="MAIN[1][28]">
<a href="#virtex2-CLB-SLICE[0]-G[4]">SLICE[0]: ! G bit 4</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][28]" title="MAIN[2][28]">
<a href="#virtex2-CLB-SLICE[2]-G[4]">SLICE[2]: ! G bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex2-CLB-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#virtex2-CLB-SLICE[2]-DYMUX[0]">SLICE[2]:  DYMUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][27]" title="MAIN[1][27]">
<a href="#virtex2-CLB-SLICE[0]-G[3]">SLICE[0]: ! G bit 3</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][27]" title="MAIN[2][27]">
<a href="#virtex2-CLB-SLICE[2]-G[3]">SLICE[2]: ! G bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex2-CLB-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#virtex2-CLB-SLICE[0]-CY0G[0]">SLICE[0]:  CY0G bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][26]" title="MAIN[1][26]">
<a href="#virtex2-CLB-SLICE[0]-G[2]">SLICE[0]: ! G bit 2</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][26]" title="MAIN[2][26]">
<a href="#virtex2-CLB-SLICE[2]-G[2]">SLICE[2]: ! G bit 2</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][26]" title="MAIN[3][26]">
<a href="#virtex2-CLB-SLICE[2]-CY0G[0]">SLICE[2]:  CY0G bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex2-CLB-bit-MAIN[0][25]" title="MAIN[0][25]">
<a href="#virtex2-CLB-SLICE[0]-GYMUX[1]">SLICE[0]:  GYMUX bit 1</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][25]" title="MAIN[1][25]">
<a href="#virtex2-CLB-SLICE[0]-G[1]">SLICE[0]: ! G bit 1</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][25]" title="MAIN[2][25]">
<a href="#virtex2-CLB-SLICE[2]-G[1]">SLICE[2]: ! G bit 1</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][25]" title="MAIN[3][25]">
<a href="#virtex2-CLB-SLICE[2]-GYMUX[1]">SLICE[2]:  GYMUX bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex2-CLB-bit-MAIN[0][24]" title="MAIN[0][24]">
<a href="#virtex2-CLB-SLICE[2]-FFY_SRVAL[0]">SLICE[2]: ! FFY_SRVAL bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][24]" title="MAIN[1][24]">
<a href="#virtex2-CLB-SLICE[0]-G[0]">SLICE[0]: ! G bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][24]" title="MAIN[2][24]">
<a href="#virtex2-CLB-SLICE[2]-G[0]">SLICE[2]: ! G bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex2-CLB-bit-MAIN[0][23]" title="MAIN[0][23]">
<a href="#virtex2-CLB-SLICE[2]-FF_SR_SYNC">SLICE[2]:  FF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLB-bit-MAIN[8][23]" title="MAIN[8][23]">
<a href="#virtex2-CLB-SLICE[0]-inpinv-BY">SLICE[0]: invert BY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex2-CLB-bit-MAIN[0][22]" title="MAIN[0][22]">
<a href="#virtex2-CLB-SLICE[0]-BYOUTUSED">SLICE[0]:  BYOUTUSED</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][22]" title="MAIN[1][22]">
<a href="#virtex2-CLB-SLICE[0]-FF_SR_ENABLE">SLICE[0]: ! FF_SR_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][22]" title="MAIN[2][22]">
<a href="#virtex2-CLB-SLICE[2]-FF_SR_ENABLE">SLICE[2]: ! FF_SR_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][22]" title="MAIN[3][22]">
<a href="#virtex2-CLB-SLICE[2]-BYOUTUSED">SLICE[2]:  BYOUTUSED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex2-CLB-bit-MAIN[0][21]" title="MAIN[0][21]">
<a href="#virtex2-CLB-SLICE[0]-XBMUX[0]">SLICE[0]:  XBMUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][21]" title="MAIN[1][21]">
<a href="#virtex2-CLB-SLICE[0]-G_SHIFT_ENABLE">SLICE[0]:  G_SHIFT_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][21]" title="MAIN[2][21]">
<a href="#virtex2-CLB-SLICE[2]-G_SHIFT_ENABLE">SLICE[2]:  G_SHIFT_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][21]" title="MAIN[3][21]">
<a href="#virtex2-CLB-SLICE[2]-XBMUX[0]">SLICE[2]:  XBMUX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex2-CLB-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#virtex2-CLB-TBUF[1]-OUT_A">TBUF[1]:  OUT_A</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][20]" title="MAIN[1][20]">
<a href="#virtex2-CLB-SLICE[0]-G_RAM_ENABLE">SLICE[0]:  G_RAM_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][20]" title="MAIN[2][20]">
<a href="#virtex2-CLB-SLICE[2]-G_RAM_ENABLE">SLICE[2]:  G_RAM_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLB-bit-MAIN[8][20]" title="MAIN[8][20]">
<a href="#virtex2-CLB-SLICE[2]-inpinv-BY">SLICE[2]: invert BY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex2-CLB-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#virtex2-CLB-TBUF[0]-OUT_A">TBUF[0]:  OUT_A</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][19]" title="MAIN[1][19]">
<a href="#virtex2-CLB-SLICE[2]-FFX_INIT[0]">SLICE[2]: ! FFX_INIT bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][19]" title="MAIN[2][19]">
<a href="#virtex2-CLB-SLICE[2]-FFY_INIT[0]">SLICE[2]: ! FFY_INIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLB-bit-MAIN[8][19]" title="MAIN[8][19]">
<a href="#virtex2-CLB-SLICE[2]-inpinv-BX">SLICE[2]: invert BX</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex2-CLB-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#virtex2-CLB-SLICE[0]-CYSELG[0]">SLICE[0]:  CYSELG bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][18]" title="MAIN[1][18]">
<a href="#virtex2-CLB-SLICE[0]-F_RAM_ENABLE">SLICE[0]:  F_RAM_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][18]" title="MAIN[2][18]">
<a href="#virtex2-CLB-SLICE[2]-F_RAM_ENABLE">SLICE[2]:  F_RAM_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][18]" title="MAIN[3][18]">
<a href="#virtex2-CLB-SLICE[2]-CYSELG[0]">SLICE[2]:  CYSELG bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex2-CLB-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#virtex2-CLB-SLICE[0]-SLICEWE0USED">SLICE[0]:  SLICEWE0USED</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][17]" title="MAIN[1][17]">
<a href="#virtex2-CLB-SLICE[0]-FFX_INIT[0]">SLICE[0]: ! FFX_INIT bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][17]" title="MAIN[2][17]">
<a href="#virtex2-CLB-SLICE[0]-FFY_INIT[0]">SLICE[0]: ! FFY_INIT bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][17]" title="MAIN[3][17]">
<a href="#virtex2-CLB-SLICE[2]-SLICEWE0USED">SLICE[2]:  SLICEWE0USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex2-CLB-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#virtex2-CLB-SLICE[0]-FF_SR_SYNC">SLICE[0]:  FF_SR_SYNC</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][16]" title="MAIN[1][16]">
<a href="#virtex2-CLB-SLICE[0]-F_SHIFT_ENABLE">SLICE[0]:  F_SHIFT_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][16]" title="MAIN[2][16]">
<a href="#virtex2-CLB-SLICE[2]-F_SHIFT_ENABLE">SLICE[2]:  F_SHIFT_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLB-bit-MAIN[8][16]" title="MAIN[8][16]">
<a href="#virtex2-CLB-SLICE[0]-inpinv-BX">SLICE[0]: invert BX</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex2-CLB-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#virtex2-CLB-SLICE[0]-FFY_SRVAL[0]">SLICE[0]: ! FFY_SRVAL bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][15]" title="MAIN[1][15]">
<a href="#virtex2-CLB-SLICE[0]-F[0]">SLICE[0]: ! F bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][15]" title="MAIN[2][15]">
<a href="#virtex2-CLB-SLICE[2]-F[0]">SLICE[2]: ! F bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex2-CLB-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#virtex2-CLB-SLICE[0]-FXMUX[1]">SLICE[0]:  FXMUX bit 1</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][14]" title="MAIN[1][14]">
<a href="#virtex2-CLB-SLICE[0]-F[1]">SLICE[0]: ! F bit 1</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][14]" title="MAIN[2][14]">
<a href="#virtex2-CLB-SLICE[2]-F[1]">SLICE[2]: ! F bit 1</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][14]" title="MAIN[3][14]">
<a href="#virtex2-CLB-SLICE[2]-FXMUX[1]">SLICE[2]:  FXMUX bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex2-CLB-bit-MAIN[0][13]" title="MAIN[0][13]">
<a href="#virtex2-CLB-SLICE[0]-CY0F[0]">SLICE[0]:  CY0F bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][13]" title="MAIN[1][13]">
<a href="#virtex2-CLB-SLICE[0]-F[2]">SLICE[0]: ! F bit 2</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][13]" title="MAIN[2][13]">
<a href="#virtex2-CLB-SLICE[2]-F[2]">SLICE[2]: ! F bit 2</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][13]" title="MAIN[3][13]">
<a href="#virtex2-CLB-SLICE[2]-CY0F[0]">SLICE[2]:  CY0F bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex2-CLB-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#virtex2-CLB-SLICE[0]-DYMUX[0]">SLICE[0]:  DYMUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#virtex2-CLB-SLICE[0]-F[3]">SLICE[0]: ! F bit 3</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#virtex2-CLB-SLICE[2]-F[3]">SLICE[2]: ! F bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex2-CLB-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#virtex2-CLB-SLICE[0]-FF_REV_ENABLE">SLICE[0]:  FF_REV_ENABLE</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#virtex2-CLB-SLICE[0]-F[4]">SLICE[0]: ! F bit 4</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#virtex2-CLB-SLICE[2]-F[4]">SLICE[2]: ! F bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex2-CLB-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#virtex2-CLB-SLICE[0]-CY0F[1]">SLICE[0]:  CY0F bit 1</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#virtex2-CLB-SLICE[0]-F[5]">SLICE[0]: ! F bit 5</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#virtex2-CLB-SLICE[2]-F[5]">SLICE[2]: ! F bit 5</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#virtex2-CLB-SLICE[2]-CY0F[1]">SLICE[2]:  CY0F bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex2-CLB-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#virtex2-CLB-SLICE[0]-CY0F[2]">SLICE[0]:  CY0F bit 2</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#virtex2-CLB-SLICE[0]-F[6]">SLICE[0]: ! F bit 6</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#virtex2-CLB-SLICE[2]-F[6]">SLICE[2]: ! F bit 6</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#virtex2-CLB-SLICE[2]-CY0F[2]">SLICE[2]:  CY0F bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td id="virtex2-CLB-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#virtex2-CLB-SLICE[0]-F[7]">SLICE[0]: ! F bit 7</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#virtex2-CLB-SLICE[2]-F[7]">SLICE[2]: ! F bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td id="virtex2-CLB-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#virtex2-CLB-SLICE[0]-F[8]">SLICE[0]: ! F bit 8</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#virtex2-CLB-SLICE[2]-F[8]">SLICE[2]: ! F bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="virtex2-CLB-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#virtex2-CLB-SLICE[0]-FXMUX[0]">SLICE[0]:  FXMUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#virtex2-CLB-SLICE[0]-F[9]">SLICE[0]: ! F bit 9</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#virtex2-CLB-SLICE[2]-F[9]">SLICE[2]: ! F bit 9</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#virtex2-CLB-SLICE[2]-FXMUX[0]">SLICE[2]:  FXMUX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex2-CLB-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#virtex2-CLB-SLICE[0]-CYSELF[0]">SLICE[0]:  CYSELF bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#virtex2-CLB-SLICE[0]-F[10]">SLICE[0]: ! F bit 10</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#virtex2-CLB-SLICE[2]-F[10]">SLICE[2]: ! F bit 10</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#virtex2-CLB-SLICE[2]-CYSELF[0]">SLICE[2]:  CYSELF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex2-CLB-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#virtex2-CLB-SLICE[0]-FF_LATCH">SLICE[0]:  FF_LATCH</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#virtex2-CLB-SLICE[0]-F[11]">SLICE[0]: ! F bit 11</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#virtex2-CLB-SLICE[2]-F[11]">SLICE[2]: ! F bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="virtex2-CLB-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#virtex2-CLB-SLICE[0]-DXMUX[0]">SLICE[0]:  DXMUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#virtex2-CLB-SLICE[0]-F[12]">SLICE[0]: ! F bit 12</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#virtex2-CLB-SLICE[2]-F[12]">SLICE[2]: ! F bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex2-CLB-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#virtex2-CLB-SLICE[0]-CYINIT[0]">SLICE[0]:  CYINIT bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#virtex2-CLB-SLICE[0]-F[13]">SLICE[0]: ! F bit 13</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#virtex2-CLB-SLICE[2]-F[13]">SLICE[2]: ! F bit 13</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#virtex2-CLB-SLICE[2]-CYINIT[0]">SLICE[2]:  CYINIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="virtex2-CLB-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#virtex2-CLB-SLICE[0]-DIF_MUX[0]">SLICE[0]:  DIF_MUX bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#virtex2-CLB-SLICE[0]-F[14]">SLICE[0]: ! F bit 14</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#virtex2-CLB-SLICE[2]-F[14]">SLICE[2]: ! F bit 14</a>
</td>
<td id="virtex2-CLB-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#virtex2-CLB-SLICE[2]-DIF_MUX[0]">SLICE[2]:  DIF_MUX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex2-CLB-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#virtex2-CLB-SLICE[0]-FFX_SRVAL[0]">SLICE[0]: ! FFX_SRVAL bit 0</a>
</td>
<td id="virtex2-CLB-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#virtex2-CLB-SLICE[0]-F[15]">SLICE[0]: ! F bit 15</a>
</td>
<td id="virtex2-CLB-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#virtex2-CLB-SLICE[2]-F[15]">SLICE[2]: ! F bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex2/interconnect/tiles-intf.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex2/bram.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex2/interconnect/tiles-intf.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex2/bram.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
