// Seed: 3878959588
macromodule module_0 #(
    parameter id_7 = 32'd44,
    parameter id_8 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9
);
  output wire id_9;
  input wire _id_8;
  input wire _id_7;
  output wire id_6;
  inout wire id_5;
  assign module_1.id_4 = 0;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [id_8 : id_7] id_10;
endmodule
module module_1 #(
    parameter id_15 = 32'd82,
    parameter id_4  = 32'd53
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire _id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire ["" : id_4] id_12;
  wire id_13;
  genvar id_14;
  parameter id_15 = -1;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_6,
      id_13,
      id_14,
      id_9,
      id_15,
      id_15,
      id_3
  );
  wire [-1 : id_15] id_16;
  logic id_17;
  ;
endmodule
