
*** Running vivado
    with args -log vga_display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_display.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vga_display.tcl -notrace
Command: synth_design -top vga_display -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1261.324 ; gain = 78.777 ; free physical = 1204 ; free virtual = 8473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_display' [/home/howard/single-cycle-mips-cpu/src/vga_test.v:1]
INFO: [Synth 8-6157] synthesizing module 'ram' [/home/howard/single-cycle-mips-cpu/src/ram.v:6]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 4800 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: debug_screen.hex - type: string 
INFO: [Synth 8-3876] $readmem data file 'debug_screen.hex' is read successfully [/home/howard/single-cycle-mips-cpu/src/ram.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ram' (1#1) [/home/howard/single-cycle-mips-cpu/src/ram.v:6]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/howard/single-cycle-mips-cpu/src/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [/home/howard/single-cycle-mips-cpu/src/inst_mem.v:23]
	Parameter ENTRIES bound to: 128 - type: integer 
	Parameter CODE_DATA bound to: /home/howard/single-cycle-mips-cpu/src/test_single_cycle.txt - type: string 
INFO: [Synth 8-3876] $readmem data file '/home/howard/single-cycle-mips-cpu/src/test_single_cycle.txt' is read successfully [/home/howard/single-cycle-mips-cpu/src/inst_mem.v:33]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (2#1) [/home/howard/single-cycle-mips-cpu/src/inst_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [/home/howard/single-cycle-mips-cpu/src/reg_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (3#1) [/home/howard/single-cycle-mips-cpu/src/reg_file.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'led_read' does not match port width (5) of module 'reg_file' [/home/howard/single-cycle-mips-cpu/src/cpu.v:110]
INFO: [Synth 8-6157] synthesizing module 'cpu_control' [/home/howard/single-cycle-mips-cpu/src/cpu_control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/howard/single-cycle-mips-cpu/src/cpu_control.v:46]
INFO: [Synth 8-6155] done synthesizing module 'cpu_control' (4#1) [/home/howard/single-cycle-mips-cpu/src/cpu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [/home/howard/single-cycle-mips-cpu/src/ALU_control.v:3]
INFO: [Synth 8-226] default block is never used [/home/howard/single-cycle-mips-cpu/src/ALU_control.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (5#1) [/home/howard/single-cycle-mips-cpu/src/ALU_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/howard/single-cycle-mips-cpu/src/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [/home/howard/single-cycle-mips-cpu/src/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [/home/howard/single-cycle-mips-cpu/src/data_mem.v:23]
	Parameter ENTRIES bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (7#1) [/home/howard/single-cycle-mips-cpu/src/data_mem.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'addr' does not match port width (5) of module 'data_mem' [/home/howard/single-cycle-mips-cpu/src/cpu.v:134]
INFO: [Synth 8-6157] synthesizing module 'debug_screen' [/home/howard/single-cycle-mips-cpu/src/debug_screen.v:23]
	Parameter CHAR_WIDTH bound to: 8 - type: integer 
	Parameter CHAR_HEIGHT bound to: 8 - type: integer 
	Parameter SCREEN_WIDTH bound to: 640 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 480 - type: integer 
	Parameter CHARS_PER_ROW bound to: 80 - type: integer 
	Parameter CHARS_PER_COL bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debug_screen' (8#1) [/home/howard/single-cycle-mips-cpu/src/debug_screen.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'rs' does not match port width (32) of module 'debug_screen' [/home/howard/single-cycle-mips-cpu/src/cpu.v:151]
WARNING: [Synth 8-689] width (5) of port connection 'rt' does not match port width (32) of module 'debug_screen' [/home/howard/single-cycle-mips-cpu/src/cpu.v:151]
WARNING: [Synth 8-689] width (5) of port connection 'rd' does not match port width (32) of module 'debug_screen' [/home/howard/single-cycle-mips-cpu/src/cpu.v:151]
WARNING: [Synth 8-689] width (16) of port connection 'imm' does not match port width (32) of module 'debug_screen' [/home/howard/single-cycle-mips-cpu/src/cpu.v:151]
WARNING: [Synth 8-689] width (5) of port connection 'shamt' does not match port width (32) of module 'debug_screen' [/home/howard/single-cycle-mips-cpu/src/cpu.v:151]
WARNING: [Synth 8-689] width (6) of port connection 'funct' does not match port width (32) of module 'debug_screen' [/home/howard/single-cycle-mips-cpu/src/cpu.v:151]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (9#1) [/home/howard/single-cycle-mips-cpu/src/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'background_engine' [/home/howard/single-cycle-mips-cpu/src/background_engine.v:3]
	Parameter TILE_WIDTH bound to: 8 - type: integer 
	Parameter TILE_HEIGHT bound to: 8 - type: integer 
	Parameter TILE_COLS bound to: 80 - type: integer 
	Parameter TILE_ROWS bound to: 60 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bg_rom' [/home/howard/single-cycle-mips-cpu/src/bg_rom.hex.v:2]
	Parameter ROM_WIDTH bound to: 12 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/howard/single-cycle-mips-cpu/src/bg_rom.hex.v:7]
INFO: [Synth 8-3876] $readmem data file 'bg_rom.hex' is read successfully [/home/howard/single-cycle-mips-cpu/src/bg_rom.hex.v:16]
INFO: [Synth 8-6155] done synthesizing module 'bg_rom' (10#1) [/home/howard/single-cycle-mips-cpu/src/bg_rom.hex.v:2]
INFO: [Synth 8-6155] done synthesizing module 'background_engine' (11#1) [/home/howard/single-cycle-mips-cpu/src/background_engine.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [/home/howard/single-cycle-mips-cpu/src/vga_sync.v:2]
	Parameter DISPLAY_H bound to: 640 - type: integer 
	Parameter DISPLAY_V bound to: 480 - type: integer 
	Parameter BORDER_LEFT bound to: 48 - type: integer 
	Parameter BORDER_RIGHT bound to: 16 - type: integer 
	Parameter BORDER_TOP bound to: 10 - type: integer 
	Parameter BORDER_BOTTOM bound to: 33 - type: integer 
	Parameter RETRACE_H bound to: 96 - type: integer 
	Parameter RETRACE_V bound to: 2 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter H_RETRACE_START bound to: 656 - type: integer 
	Parameter H_RETRACE_END bound to: 751 - type: integer 
	Parameter V_RETRACE_START bound to: 513 - type: integer 
	Parameter V_RETRACE_END bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (12#1) [/home/howard/single-cycle-mips-cpu/src/vga_sync.v:2]
INFO: [Synth 8-6157] synthesizing module 'display' [/home/howard/single-cycle-mips-cpu/src/display.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [/home/howard/single-cycle-mips-cpu/src/clock_div.v:23]
	Parameter MAX_COUNT bound to: 49999 - type: integer 
WARNING: [Synth 8-5788] Register s_reg in module clock_div is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/howard/single-cycle-mips-cpu/src/clock_div.v:41]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (13#1) [/home/howard/single-cycle-mips-cpu/src/clock_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_mux' [/home/howard/single-cycle-mips-cpu/src/seg_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcd_7seg_anode' [/home/howard/single-cycle-mips-cpu/src/bcd_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd_7seg_anode' (14#1) [/home/howard/single-cycle-mips-cpu/src/bcd_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg_mux' (15#1) [/home/howard/single-cycle-mips-cpu/src/seg_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (16#1) [/home/howard/single-cycle-mips-cpu/src/display.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/howard/single-cycle-mips-cpu/single-cycle-mips-cpu.srcs/sources_1/new/debouncer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (17#1) [/home/howard/single-cycle-mips-cpu/single-cycle-mips-cpu.srcs/sources_1/new/debouncer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'vga_display' (18#1) [/home/howard/single-cycle-mips-cpu/src/vga_test.v:1]
WARNING: [Synth 8-3917] design vga_display has port dp driven by constant 1
WARNING: [Synth 8-3331] design ALU_control has unconnected port funct[5]
WARNING: [Synth 8-3331] design ALU_control has unconnected port funct[4]
WARNING: [Synth 8-3331] design ALU_control has unconnected port funct[3]
WARNING: [Synth 8-3331] design ALU_control has unconnected port funct[2]
WARNING: [Synth 8-3331] design ALU_control has unconnected port funct[1]
WARNING: [Synth 8-3331] design ALU_control has unconnected port funct[0]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[31]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[30]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[29]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[28]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[27]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[26]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[25]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[24]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[23]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[22]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[21]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[20]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[19]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[18]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[17]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[16]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[15]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[14]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[13]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[12]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[11]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[10]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[9]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[8]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[7]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[6]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[5]
WARNING: [Synth 8-3331] design vga_display has unconnected port clr
WARNING: [Synth 8-3331] design vga_display has unconnected port sw[13]
WARNING: [Synth 8-3331] design vga_display has unconnected port sw[12]
WARNING: [Synth 8-3331] design vga_display has unconnected port sw[11]
WARNING: [Synth 8-3331] design vga_display has unconnected port sw[10]
WARNING: [Synth 8-3331] design vga_display has unconnected port sw[9]
WARNING: [Synth 8-3331] design vga_display has unconnected port sw[8]
WARNING: [Synth 8-3331] design vga_display has unconnected port sw[7]
WARNING: [Synth 8-3331] design vga_display has unconnected port sw[6]
WARNING: [Synth 8-3331] design vga_display has unconnected port sw[5]
WARNING: [Synth 8-3331] design vga_display has unconnected port sw[4]
WARNING: [Synth 8-3331] design vga_display has unconnected port sw[3]
WARNING: [Synth 8-3331] design vga_display has unconnected port sw[2]
WARNING: [Synth 8-3331] design vga_display has unconnected port sw[1]
WARNING: [Synth 8-3331] design vga_display has unconnected port up
WARNING: [Synth 8-3331] design vga_display has unconnected port down
WARNING: [Synth 8-3331] design vga_display has unconnected port left
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1321.934 ; gain = 139.387 ; free physical = 1195 ; free virtual = 8465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1321.934 ; gain = 139.387 ; free physical = 1202 ; free virtual = 8472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1321.934 ; gain = 139.387 ; free physical = 1202 ; free virtual = 8472
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/howard/single-cycle-mips-cpu/mips-cpu-basys3.xdc]
Finished Parsing XDC File [/home/howard/single-cycle-mips-cpu/mips-cpu-basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/howard/single-cycle-mips-cpu/mips-cpu-basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.777 ; gain = 0.000 ; free physical = 941 ; free virtual = 8211
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1651.777 ; gain = 469.230 ; free physical = 1031 ; free virtual = 8301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1651.777 ; gain = 469.230 ; free physical = 1031 ; free virtual = 8301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1651.777 ; gain = 469.230 ; free physical = 1033 ; free virtual = 8303
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "branch_eq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_ne" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_ltz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "halt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "memread" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "regdst" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "regwrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusrc_a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alusrc_b" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "extsel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_funct" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "mem_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "next_char_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "rom" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/howard/single-cycle-mips-cpu/src/bg_rom.hex.v:20]
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "PB_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'next_pc_reg' [/home/howard/single-cycle-mips-cpu/src/cpu.v:75]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 1651.777 ; gain = 469.230 ; free physical = 1011 ; free virtual = 8283
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 34    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	              37K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 110   
	  33 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 152   
	   4 Input      8 Bit        Muxes := 15    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 228   
	  13 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_display 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              37K Bit         RAMs := 1     
Module inst_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 96    
	  33 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 96    
Module cpu_control 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 12    
Module ALU_control 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      3 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module data_mem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 143   
	   4 Input      8 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 29    
Module debug_screen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module bg_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module background_engine 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'char_y_reg[5:0]' into 'char_y_reg[5:0]' [/home/howard/single-cycle-mips-cpu/src/debug_screen.v:51]
INFO: [Synth 8-4471] merging register 'char_x_reg[6:0]' into 'char_x_reg[6:0]' [/home/howard/single-cycle-mips-cpu/src/debug_screen.v:50]
WARNING: [Synth 8-6014] Unused sequential element char_y_reg was removed.  [/home/howard/single-cycle-mips-cpu/src/debug_screen.v:51]
WARNING: [Synth 8-6014] Unused sequential element char_x_reg was removed.  [/home/howard/single-cycle-mips-cpu/src/debug_screen.v:50]
INFO: [Synth 8-5546] ROM "next_char_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "led_display/clock_div/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led_display/clock_div/s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "debouncer/PB_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design vga_display has port dp driven by constant 1
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[9]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[8]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[7]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[31]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[30]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[29]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[28]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[27]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[26]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[25]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[24]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[23]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[22]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[21]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[20]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[19]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[18]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[17]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[16]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[15]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[14]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[13]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[12]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[11]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[10]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[9]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[8]
WARNING: [Synth 8-3331] design cpu has unconnected port led_read[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM bg_ram/BRAM_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/pc_reg[0] )
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][31]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][30]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][29]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][28]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][27]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][26]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][25]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][24]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][23]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][22]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][21]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][20]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][19]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][18]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][17]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][16]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][15]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][14]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][13]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][12]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][11]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][10]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][9]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][8]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][7]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][6]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][5]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][4]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][3]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][2]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][1]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (mem_reg[0][0]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[31]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[30]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[29]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[28]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[27]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[26]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[25]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[24]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[23]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[22]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[21]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[20]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[19]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[18]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[17]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[16]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[15]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[14]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[13]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[12]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[11]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[10]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[9]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[8]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[7]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[6]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[5]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[4]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[3]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[2]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[1]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/next_pc_reg[0]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (cpu/pc_reg[0]) is unused and will be removed from module vga_display.
WARNING: [Synth 8-3332] Sequential element (bg_ram/output_register.doutb_reg_reg[7]) is unused and will be removed from module vga_display.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:08 . Memory (MB): peak = 1651.777 ; gain = 469.230 ; free physical = 977 ; free virtual = 8256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|inst_mem    | p_0_out     | 128x8         | LUT            | 
|inst_mem    | p_0_out     | 128x8         | LUT            | 
|inst_mem    | p_0_out     | 128x8         | LUT            | 
|inst_mem    | p_0_out     | 128x8         | LUT            | 
|bg_rom      | address_reg | 8192x12       | Block RAM      | 
|inst_mem    | p_0_out     | 128x8         | LUT            | 
|inst_mem    | p_0_out     | 128x8         | LUT            | 
+------------+-------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram:        | BRAM_reg   | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_7/bg_engine/bg_rom/address_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7/bg_engine/bg_rom/address_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7/bg_engine/bg_rom/address_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 1651.777 ; gain = 469.230 ; free physical = 856 ; free virtual = 8136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:31 . Memory (MB): peak = 1762.098 ; gain = 579.551 ; free physical = 768 ; free virtual = 8049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram:        | BRAM_reg   | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:42 . Memory (MB): peak = 1770.105 ; gain = 587.559 ; free physical = 760 ; free virtual = 8041
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:43 . Memory (MB): peak = 1770.105 ; gain = 587.559 ; free physical = 759 ; free virtual = 8040
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:43 . Memory (MB): peak = 1770.105 ; gain = 587.559 ; free physical = 759 ; free virtual = 8040
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:43 . Memory (MB): peak = 1770.105 ; gain = 587.559 ; free physical = 759 ; free virtual = 8040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:43 . Memory (MB): peak = 1770.105 ; gain = 587.559 ; free physical = 759 ; free virtual = 8040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:44 . Memory (MB): peak = 1770.105 ; gain = 587.559 ; free physical = 759 ; free virtual = 8040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:44 . Memory (MB): peak = 1770.105 ; gain = 587.559 ; free physical = 759 ; free virtual = 8040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    60|
|3     |LUT1       |     9|
|4     |LUT2       |   213|
|5     |LUT3       |   135|
|6     |LUT4       |   209|
|7     |LUT5       |   535|
|8     |LUT6       |  1667|
|9     |MUXF7      |   590|
|10    |MUXF8      |   107|
|11    |RAMB36E1_4 |     1|
|12    |RAMB36E1_5 |     1|
|13    |RAMB36E1_6 |     1|
|14    |RAMB36E1_7 |     2|
|15    |FDRE       |  1382|
|16    |IBUF       |     5|
|17    |OBUF       |    26|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+------------------+------+
|      |Instance         |Module            |Cells |
+------+-----------------+------------------+------+
|1     |top              |                  |  4945|
|2     |  bg_engine      |background_engine |    32|
|3     |    bg_rom       |bg_rom            |    23|
|4     |  bg_ram         |ram               |     2|
|5     |  cpu            |cpu               |  4717|
|6     |    alu          |ALU               |    60|
|7     |    debug_screen |debug_screen      |   255|
|8     |    dm           |data_mem          |   775|
|9     |    im           |inst_mem          |    32|
|10    |    regs         |reg_file          |  3539|
|11    |  debouncer      |debouncer         |    29|
|12    |  led_display    |display           |    58|
|13    |    clock_div    |clock_div         |    58|
|14    |  vga_sync_unit  |vga_sync          |    62|
+------+-----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:44 . Memory (MB): peak = 1770.105 ; gain = 587.559 ; free physical = 759 ; free virtual = 8040
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 140 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 1770.105 ; gain = 257.715 ; free physical = 814 ; free virtual = 8094
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:44 . Memory (MB): peak = 1770.113 ; gain = 587.559 ; free physical = 814 ; free virtual = 8094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 767 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 181 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:47 . Memory (MB): peak = 1770.113 ; gain = 587.789 ; free physical = 879 ; free virtual = 8159
INFO: [Common 17-1381] The checkpoint '/home/howard/single-cycle-mips-cpu/single-cycle-mips-cpu.runs/synth_1/vga_display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_display_utilization_synth.rpt -pb vga_display_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1794.117 ; gain = 0.000 ; free physical = 878 ; free virtual = 8160
INFO: [Common 17-206] Exiting Vivado at Thu Nov 15 21:07:17 2018...
