--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2211 paths analyzed, 298 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.109ns.
--------------------------------------------------------------------------------
Slack:                  15.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/add_call/Mmult_n0023 (DSP)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.009ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.655 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/add_call/Mmult_n0023 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.M6       Tdspcko_M_B0REG       4.371   alu/add_call/Mmult_n0023
                                                       alu/add_call/Mmult_n0023
    SLICE_X19Y50.C2      net (fanout=1)        1.914   alu/add_call/n0023[6]
    SLICE_X19Y50.C       Tilo                  0.259   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3131
    SLICE_X18Y49.A4      net (fanout=2)        0.477   M_add_call_sum_out[6]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.009ns (5.204ns logic, 3.805ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack:                  16.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/add_call/Mmult_n0023 (DSP)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.891ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.655 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/add_call/Mmult_n0023 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.M7       Tdspcko_M_B0REG       4.371   alu/add_call/Mmult_n0023
                                                       alu/add_call/Mmult_n0023
    SLICE_X19Y50.D2      net (fanout=1)        1.941   alu/add_call/n0023[7]
    SLICE_X19Y50.D       Tilo                  0.259   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3141
    SLICE_X18Y49.A6      net (fanout=2)        0.332   M_add_call_sum_out[7]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.891ns (5.204ns logic, 3.687ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  16.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/add_call/Mmult_n0023 (DSP)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.802ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.655 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/add_call/Mmult_n0023 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.M10      Tdspcko_M_B0REG       4.371   alu/add_call/Mmult_n0023
                                                       alu/add_call/Mmult_n0023
    SLICE_X18Y49.C5      net (fanout=1)        1.676   alu/add_call/n0023[10]
    SLICE_X18Y49.C       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum321
    SLICE_X18Y49.A1      net (fanout=2)        0.532   M_add_call_sum_out[10]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.802ns (5.180ns logic, 3.622ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack:                  16.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_8 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.252ns (Levels of Logic = 4)
  Clock Path Skew:      -0.608ns (0.288 - 0.896)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_8 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_input_a_st_q_8
    SLICE_X18Y54.A2      net (fanout=14)       2.082   M_input_a_st_q[8]
    SLICE_X18Y54.CMUX    Topac                 0.636   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_lut<8>
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X18Y49.C1      net (fanout=1)        1.001   alu/add_call/Mmux_sum1_split[10]
    SLICE_X18Y49.C       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum321
    SLICE_X18Y49.A1      net (fanout=2)        0.532   M_add_call_sum_out[10]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.252ns (3.223ns logic, 5.029ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  16.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/add_call/Mmult_n0023 (DSP)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.721ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.655 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/add_call/Mmult_n0023 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.M9       Tdspcko_M_B0REG       4.371   alu/add_call/Mmult_n0023
                                                       alu/add_call/Mmult_n0023
    SLICE_X18Y49.D3      net (fanout=1)        1.772   alu/add_call/n0023[9]
    SLICE_X18Y49.D       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum3161
    SLICE_X18Y49.A3      net (fanout=2)        0.355   M_add_call_sum_out[9]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.721ns (5.180ns logic, 3.541ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack:                  16.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/add_call/Mmult_n0023 (DSP)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.674ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.655 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/add_call/Mmult_n0023 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.M2       Tdspcko_M_B0REG       4.371   alu/add_call/Mmult_n0023
                                                       alu/add_call/Mmult_n0023
    SLICE_X16Y51.D1      net (fanout=1)        1.821   alu/add_call/n0023[2]
    SLICE_X16Y51.D       Tilo                  0.254   M_add_call_sum_out[2]
                                                       alu/add_call/Mmux_sum391
    SLICE_X17Y50.A2      net (fanout=2)        0.860   M_add_call_sum_out[2]
    SLICE_X17Y50.A       Tilo                  0.259   M_add_call_sum_out[1]
                                                       alu/add_call/zvn<0>1
    SLICE_X12Y53.A4      net (fanout=2)        0.770   zvn[0]
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.674ns (5.223ns logic, 3.451ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack:                  16.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/add_call/Mmult_n0023 (DSP)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.643ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.655 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/add_call/Mmult_n0023 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.M8       Tdspcko_M_B0REG       4.371   alu/add_call/Mmult_n0023
                                                       alu/add_call/Mmult_n0023
    SLICE_X19Y49.D5      net (fanout=1)        1.318   alu/add_call/n0023[8]
    SLICE_X19Y49.D       Tilo                  0.259   M_add_call_sum_out[8]
                                                       alu/add_call/Mmux_sum3151
    SLICE_X18Y49.A2      net (fanout=2)        0.707   M_add_call_sum_out[8]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.643ns (5.204ns logic, 3.439ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack:                  16.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_5 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.052ns (Levels of Logic = 5)
  Clock Path Skew:      -0.608ns (0.288 - 0.896)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_5 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y61.Q4     Tickq                 1.778   io_dip_5_IBUF
                                                       M_input_a_st_q_5
    SLICE_X18Y53.B1      net (fanout=12)       1.778   M_input_a_st_q[5]
    SLICE_X18Y53.COUT    Topcyb                0.448   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_lut<5>
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X18Y54.CMUX    Tcinc                 0.289   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X18Y49.C1      net (fanout=1)        1.001   alu/add_call/Mmux_sum1_split[10]
    SLICE_X18Y49.C       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum321
    SLICE_X18Y49.A1      net (fanout=2)        0.532   M_add_call_sum_out[10]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.052ns (3.324ns logic, 4.728ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  16.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_1 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.958ns (Levels of Logic = 6)
  Clock Path Skew:      -0.602ns (0.288 - 0.890)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_1 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y61.Q4      Tickq                 1.778   io_dip_1_IBUF
                                                       M_input_a_st_q_1
    SLICE_X18Y52.B5      net (fanout=12)       1.590   M_input_a_st_q[1]
    SLICE_X18Y52.COUT    Topcyb                0.448   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<1>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X18Y53.COUT    Tbyp                  0.091   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X18Y54.CMUX    Tcinc                 0.289   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X18Y49.C1      net (fanout=1)        1.001   alu/add_call/Mmux_sum1_split[10]
    SLICE_X18Y49.C       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum321
    SLICE_X18Y49.A1      net (fanout=2)        0.532   M_add_call_sum_out[10]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.958ns (3.415ns logic, 4.543ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  16.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_8 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.869ns (Levels of Logic = 4)
  Clock Path Skew:      -0.608ns (0.288 - 0.896)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_8 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_input_a_st_q_8
    SLICE_X18Y54.A2      net (fanout=14)       2.082   M_input_a_st_q[8]
    SLICE_X18Y54.AMUX    Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_lut<8>
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X19Y49.D6      net (fanout=1)        0.606   alu/add_call/Mmux_sum1_split[8]
    SLICE_X19Y49.D       Tilo                  0.259   M_add_call_sum_out[8]
                                                       alu/add_call/Mmux_sum3151
    SLICE_X18Y49.A2      net (fanout=2)        0.707   M_add_call_sum_out[8]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.869ns (3.060ns logic, 4.809ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  16.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_4 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.832ns (Levels of Logic = 5)
  Clock Path Skew:      -0.608ns (0.288 - 0.896)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_4 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y60.Q4     Tickq                 1.778   io_dip_4_IBUF
                                                       M_input_a_st_q_4
    SLICE_X18Y53.A2      net (fanout=13)       1.534   M_input_a_st_q[4]
    SLICE_X18Y53.COUT    Topcya                0.472   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_lut<4>
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X18Y54.CMUX    Tcinc                 0.289   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X18Y49.C1      net (fanout=1)        1.001   alu/add_call/Mmux_sum1_split[10]
    SLICE_X18Y49.C       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum321
    SLICE_X18Y49.A1      net (fanout=2)        0.532   M_add_call_sum_out[10]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.832ns (3.348ns logic, 4.484ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  16.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_8 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.816ns (Levels of Logic = 4)
  Clock Path Skew:      -0.608ns (0.288 - 0.896)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_8 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_input_a_st_q_8
    SLICE_X18Y54.A2      net (fanout=14)       2.082   M_input_a_st_q[8]
    SLICE_X18Y54.DMUX    Topad                 0.667   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_lut<8>
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X18Y49.B3      net (fanout=1)        0.865   alu/add_call/Mmux_sum1_split[11]
    SLICE_X18Y49.B       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum331
    SLICE_X18Y49.A5      net (fanout=2)        0.201   M_add_call_sum_out[11]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.816ns (3.254ns logic, 4.562ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  16.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_8 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.805ns (Levels of Logic = 4)
  Clock Path Skew:      -0.608ns (0.288 - 0.896)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_8 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_input_a_st_q_8
    SLICE_X18Y54.AX      net (fanout=14)       1.861   M_input_a_st_q[8]
    SLICE_X18Y54.CMUX    Taxc                  0.410   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X18Y49.C1      net (fanout=1)        1.001   alu/add_call/Mmux_sum1_split[10]
    SLICE_X18Y49.C       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum321
    SLICE_X18Y49.A1      net (fanout=2)        0.532   M_add_call_sum_out[10]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.805ns (2.997ns logic, 4.808ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  16.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_7 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.786ns (Levels of Logic = 5)
  Clock Path Skew:      -0.609ns (0.288 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_7 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y63.Q4     Tickq                 1.778   io_dip_7_IBUF
                                                       M_input_a_st_q_7
    SLICE_X18Y53.D3      net (fanout=12)       1.670   M_input_a_st_q[7]
    SLICE_X18Y53.COUT    Topcyd                0.290   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_lut<7>
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X18Y54.CMUX    Tcinc                 0.289   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X18Y49.C1      net (fanout=1)        1.001   alu/add_call/Mmux_sum1_split[10]
    SLICE_X18Y49.C       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum321
    SLICE_X18Y49.A1      net (fanout=2)        0.532   M_add_call_sum_out[10]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.786ns (3.166ns logic, 4.620ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  16.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_2 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.777ns (Levels of Logic = 6)
  Clock Path Skew:      -0.609ns (0.288 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_2 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y62.Q4     Tickq                 1.778   io_dip_2_IBUF
                                                       M_input_a_st_q_2
    SLICE_X18Y52.C5      net (fanout=13)       1.532   M_input_a_st_q[2]
    SLICE_X18Y52.COUT    Topcyc                0.325   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<2>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X18Y53.COUT    Tbyp                  0.091   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X18Y54.CMUX    Tcinc                 0.289   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X18Y49.C1      net (fanout=1)        1.001   alu/add_call/Mmux_sum1_split[10]
    SLICE_X18Y49.C       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum321
    SLICE_X18Y49.A1      net (fanout=2)        0.532   M_add_call_sum_out[10]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.777ns (3.292ns logic, 4.485ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  16.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_5 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.777ns (Levels of Logic = 5)
  Clock Path Skew:      -0.608ns (0.288 - 0.896)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_5 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y61.Q4     Tickq                 1.778   io_dip_5_IBUF
                                                       M_input_a_st_q_5
    SLICE_X18Y53.B1      net (fanout=12)       1.778   M_input_a_st_q[5]
    SLICE_X18Y53.COUT    Topcyb                0.448   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_lut<5>
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X18Y54.AMUX    Tcina                 0.210   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X19Y49.D6      net (fanout=1)        0.606   alu/add_call/Mmux_sum1_split[8]
    SLICE_X19Y49.D       Tilo                  0.259   M_add_call_sum_out[8]
                                                       alu/add_call/Mmux_sum3151
    SLICE_X18Y49.A2      net (fanout=2)        0.707   M_add_call_sum_out[8]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.777ns (3.269ns logic, 4.508ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  16.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/add_call/Mmult_n0023 (DSP)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.315ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.655 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/add_call/Mmult_n0023 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.M3       Tdspcko_M_B0REG       4.371   alu/add_call/Mmult_n0023
                                                       alu/add_call/Mmult_n0023
    SLICE_X19Y50.A4      net (fanout=1)        1.566   alu/add_call/n0023[3]
    SLICE_X19Y50.A       Tilo                  0.259   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3101
    SLICE_X17Y50.A1      net (fanout=2)        0.751   M_add_call_sum_out[3]
    SLICE_X17Y50.A       Tilo                  0.259   M_add_call_sum_out[1]
                                                       alu/add_call/zvn<0>1
    SLICE_X12Y53.A4      net (fanout=2)        0.770   zvn[0]
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.315ns (5.228ns logic, 3.087ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack:                  16.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_1 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.742ns (Levels of Logic = 6)
  Clock Path Skew:      -0.602ns (0.288 - 0.890)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_1 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y61.Q4      Tickq                 1.778   io_dip_1_IBUF
                                                       M_input_a_st_q_1
    SLICE_X18Y52.BX      net (fanout=12)       1.625   M_input_a_st_q[1]
    SLICE_X18Y52.COUT    Tbxcy                 0.197   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X18Y53.COUT    Tbyp                  0.091   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X18Y54.CMUX    Tcinc                 0.289   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X18Y49.C1      net (fanout=1)        1.001   alu/add_call/Mmux_sum1_split[10]
    SLICE_X18Y49.C       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum321
    SLICE_X18Y49.A1      net (fanout=2)        0.532   M_add_call_sum_out[10]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.742ns (3.164ns logic, 4.578ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  16.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_3 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.693ns (Levels of Logic = 6)
  Clock Path Skew:      -0.609ns (0.288 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_3 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_input_a_st_q_3
    SLICE_X18Y52.D6      net (fanout=12)       1.483   M_input_a_st_q[3]
    SLICE_X18Y52.COUT    Topcyd                0.290   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<3>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X18Y53.COUT    Tbyp                  0.091   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X18Y54.CMUX    Tcinc                 0.289   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X18Y49.C1      net (fanout=1)        1.001   alu/add_call/Mmux_sum1_split[10]
    SLICE_X18Y49.C       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum321
    SLICE_X18Y49.A1      net (fanout=2)        0.532   M_add_call_sum_out[10]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.693ns (3.257ns logic, 4.436ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  16.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_5 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.684ns (Levels of Logic = 5)
  Clock Path Skew:      -0.608ns (0.288 - 0.896)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_5 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y61.Q4     Tickq                 1.778   io_dip_5_IBUF
                                                       M_input_a_st_q_5
    SLICE_X18Y53.BX      net (fanout=12)       1.661   M_input_a_st_q[5]
    SLICE_X18Y53.COUT    Tbxcy                 0.197   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X18Y54.CMUX    Tcinc                 0.289   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X18Y49.C1      net (fanout=1)        1.001   alu/add_call/Mmux_sum1_split[10]
    SLICE_X18Y49.C       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum321
    SLICE_X18Y49.A1      net (fanout=2)        0.532   M_add_call_sum_out[10]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (3.073ns logic, 4.611ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  16.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_1 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.683ns (Levels of Logic = 6)
  Clock Path Skew:      -0.602ns (0.288 - 0.890)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_1 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y61.Q4      Tickq                 1.778   io_dip_1_IBUF
                                                       M_input_a_st_q_1
    SLICE_X18Y52.B5      net (fanout=12)       1.590   M_input_a_st_q[1]
    SLICE_X18Y52.COUT    Topcyb                0.448   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<1>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X18Y53.COUT    Tbyp                  0.091   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X18Y54.AMUX    Tcina                 0.210   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X19Y49.D6      net (fanout=1)        0.606   alu/add_call/Mmux_sum1_split[8]
    SLICE_X19Y49.D       Tilo                  0.259   M_add_call_sum_out[8]
                                                       alu/add_call/Mmux_sum3151
    SLICE_X18Y49.A2      net (fanout=2)        0.707   M_add_call_sum_out[8]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.683ns (3.360ns logic, 4.323ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  16.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_3 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.635ns (Levels of Logic = 6)
  Clock Path Skew:      -0.609ns (0.288 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_3 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_input_a_st_q_3
    SLICE_X18Y52.DX      net (fanout=12)       1.594   M_input_a_st_q[3]
    SLICE_X18Y52.COUT    Tdxcy                 0.121   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X18Y53.COUT    Tbyp                  0.091   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X18Y54.CMUX    Tcinc                 0.289   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X18Y49.C1      net (fanout=1)        1.001   alu/add_call/Mmux_sum1_split[10]
    SLICE_X18Y49.C       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum321
    SLICE_X18Y49.A1      net (fanout=2)        0.532   M_add_call_sum_out[10]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.635ns (3.088ns logic, 4.547ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  16.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_2 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.614ns (Levels of Logic = 6)
  Clock Path Skew:      -0.609ns (0.288 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_2 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y62.Q4     Tickq                 1.778   io_dip_2_IBUF
                                                       M_input_a_st_q_2
    SLICE_X18Y52.CX      net (fanout=13)       1.560   M_input_a_st_q[2]
    SLICE_X18Y52.COUT    Tcxcy                 0.134   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X18Y53.COUT    Tbyp                  0.091   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X18Y54.CMUX    Tcinc                 0.289   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X18Y49.C1      net (fanout=1)        1.001   alu/add_call/Mmux_sum1_split[10]
    SLICE_X18Y49.C       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum321
    SLICE_X18Y49.A1      net (fanout=2)        0.532   M_add_call_sum_out[10]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.614ns (3.101ns logic, 4.513ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  16.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_5 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.585ns (Levels of Logic = 5)
  Clock Path Skew:      -0.608ns (0.288 - 0.896)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_5 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y61.Q4     Tickq                 1.778   io_dip_5_IBUF
                                                       M_input_a_st_q_5
    SLICE_X18Y53.B1      net (fanout=12)       1.778   M_input_a_st_q[5]
    SLICE_X18Y53.COUT    Topcyb                0.448   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_lut<5>
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X18Y54.DMUX    Tcind                 0.289   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X18Y49.B3      net (fanout=1)        0.865   alu/add_call/Mmux_sum1_split[11]
    SLICE_X18Y49.B       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum331
    SLICE_X18Y49.A5      net (fanout=2)        0.201   M_add_call_sum_out[11]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.585ns (3.324ns logic, 4.261ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  16.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_8 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.563ns (Levels of Logic = 4)
  Clock Path Skew:      -0.608ns (0.288 - 0.896)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_8 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_input_a_st_q_8
    SLICE_X18Y54.A2      net (fanout=14)       2.082   M_input_a_st_q[8]
    SLICE_X18Y54.BMUX    Topab                 0.519   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_lut<8>
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X18Y49.D6      net (fanout=1)        0.606   alu/add_call/Mmux_sum1_split[9]
    SLICE_X18Y49.D       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum3161
    SLICE_X18Y49.A3      net (fanout=2)        0.355   M_add_call_sum_out[9]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.563ns (3.106ns logic, 4.457ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  16.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_4 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.557ns (Levels of Logic = 5)
  Clock Path Skew:      -0.608ns (0.288 - 0.896)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_4 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y60.Q4     Tickq                 1.778   io_dip_4_IBUF
                                                       M_input_a_st_q_4
    SLICE_X18Y53.A2      net (fanout=13)       1.534   M_input_a_st_q[4]
    SLICE_X18Y53.COUT    Topcya                0.472   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_lut<4>
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X18Y54.AMUX    Tcina                 0.210   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X19Y49.D6      net (fanout=1)        0.606   alu/add_call/Mmux_sum1_split[8]
    SLICE_X19Y49.D       Tilo                  0.259   M_add_call_sum_out[8]
                                                       alu/add_call/Mmux_sum3151
    SLICE_X18Y49.A2      net (fanout=2)        0.707   M_add_call_sum_out[8]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.557ns (3.293ns logic, 4.264ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  16.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_8 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.525ns (Levels of Logic = 5)
  Clock Path Skew:      -0.608ns (0.288 - 0.896)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_8 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_input_a_st_q_8
    SLICE_X18Y54.A2      net (fanout=14)       2.082   M_input_a_st_q[8]
    SLICE_X18Y54.COUT    Topcya                0.472   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_lut<8>
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X18Y55.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[11]
    SLICE_X18Y55.AMUX    Tcina                 0.210   Mmux_sum1_split[15]
                                                       alu/add_call/Mmux_sum1_rs_xor<15>
    SLICE_X15Y53.D2      net (fanout=2)        1.210   alu/add_call/Mmux_sum1_split[12]
    SLICE_X15Y53.D       Tilo                  0.259   alu/add_call/N9
                                                       alu/add_call/zvn<0>3_SW0_SW0
    SLICE_X15Y53.C6      net (fanout=1)        0.143   alu/add_call/N9
    SLICE_X15Y53.C       Tilo                  0.259   alu/add_call/N9
                                                       alu/add_call/zvn<0>3_SW0
    SLICE_X12Y53.A1      net (fanout=1)        0.770   N7
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.525ns (3.317ns logic, 4.208ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  16.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_5 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.516ns (Levels of Logic = 4)
  Clock Path Skew:      -0.608ns (0.288 - 0.896)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_5 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y61.Q4     Tickq                 1.778   io_dip_5_IBUF
                                                       M_input_a_st_q_5
    SLICE_X18Y53.B1      net (fanout=12)       1.778   M_input_a_st_q[5]
    SLICE_X18Y53.CMUX    Topbc                 0.613   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_lut<5>
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X19Y50.C5      net (fanout=1)        0.623   alu/add_call/Mmux_sum1_split[6]
    SLICE_X19Y50.C       Tilo                  0.259   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3131
    SLICE_X18Y49.A4      net (fanout=2)        0.477   M_add_call_sum_out[6]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.516ns (3.224ns logic, 4.292ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  16.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_7 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.511ns (Levels of Logic = 5)
  Clock Path Skew:      -0.609ns (0.288 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_7 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y63.Q4     Tickq                 1.778   io_dip_7_IBUF
                                                       M_input_a_st_q_7
    SLICE_X18Y53.D3      net (fanout=12)       1.670   M_input_a_st_q[7]
    SLICE_X18Y53.COUT    Topcyd                0.290   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_lut<7>
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X18Y54.AMUX    Tcina                 0.210   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X19Y49.D6      net (fanout=1)        0.606   alu/add_call/Mmux_sum1_split[8]
    SLICE_X19Y49.D       Tilo                  0.259   M_add_call_sum_out[8]
                                                       alu/add_call/Mmux_sum3151
    SLICE_X18Y49.A2      net (fanout=2)        0.707   M_add_call_sum_out[8]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.511ns (3.111ns logic, 4.400ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  16.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_2 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.502ns (Levels of Logic = 6)
  Clock Path Skew:      -0.609ns (0.288 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_2 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y62.Q4     Tickq                 1.778   io_dip_2_IBUF
                                                       M_input_a_st_q_2
    SLICE_X18Y52.C5      net (fanout=13)       1.532   M_input_a_st_q[2]
    SLICE_X18Y52.COUT    Topcyc                0.325   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<2>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X18Y53.COUT    Tbyp                  0.091   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X18Y54.AMUX    Tcina                 0.210   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X19Y49.D6      net (fanout=1)        0.606   alu/add_call/Mmux_sum1_split[8]
    SLICE_X19Y49.D       Tilo                  0.259   M_add_call_sum_out[8]
                                                       alu/add_call/Mmux_sum3151
    SLICE_X18Y49.A2      net (fanout=2)        0.707   M_add_call_sum_out[8]
    SLICE_X18Y49.A       Tilo                  0.235   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X12Y53.A2      net (fanout=2)        1.414   zvn<0>1
    SLICE_X12Y53.CLK     Tas                   0.339   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.502ns (3.237ns logic, 4.265ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: M_input_a_st_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: M_input_a_st_q_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: M_input_a_st_q_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: M_input_a_st_q_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: M_input_a_st_q_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: M_input_a_st_q_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: M_input_a_st_q_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: M_input_a_st_q_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: M_input_a_st_q_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: M_input_a_st_q_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: M_input_a_st_q_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: M_input_a_st_q_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: M_input_a_st_q_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: M_input_a_st_q_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: M_input_a_st_q_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: M_input_a_st_q_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_condd/M_sync_out/CLK
  Logical resource: button_condd/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condd/M_ctr_q[3]/CLK
  Logical resource: button_condd/M_ctr_q_0/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condd/M_ctr_q[3]/CLK
  Logical resource: button_condd/M_ctr_q_1/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condd/M_ctr_q[3]/CLK
  Logical resource: button_condd/M_ctr_q_2/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condd/M_ctr_q[3]/CLK
  Logical resource: button_condd/M_ctr_q_3/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condd/M_ctr_q[7]/CLK
  Logical resource: button_condd/M_ctr_q_4/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condd/M_ctr_q[7]/CLK
  Logical resource: button_condd/M_ctr_q_5/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condd/M_ctr_q[7]/CLK
  Logical resource: button_condd/M_ctr_q_6/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condd/M_ctr_q[7]/CLK
  Logical resource: button_condd/M_ctr_q_7/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condd/M_ctr_q[11]/CLK
  Logical resource: button_condd/M_ctr_q_8/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condd/M_ctr_q[11]/CLK
  Logical resource: button_condd/M_ctr_q_9/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condd/M_ctr_q[11]/CLK
  Logical resource: button_condd/M_ctr_q_10/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condd/M_ctr_q[11]/CLK
  Logical resource: button_condd/M_ctr_q_11/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.109|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2211 paths, 0 nets, and 429 connections

Design statistics:
   Minimum period:   9.109ns{1}   (Maximum frequency: 109.782MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 15:55:22 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



