Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Mon Feb 20 17:29:15 2023
| Host             : LAPTOP-NVLKKFTU running 64-bit major release  (build 9200)
| Command          : report_power -file g2_datapath_wrapper_power_routed.rpt -pb g2_datapath_wrapper_power_summary_routed.pb -rpx g2_datapath_wrapper_power_routed.rpx
| Design           : g2_datapath_wrapper
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.652        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.490        |
| Device Static (W)        | 0.162        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.019 |       13 |       --- |             --- |
| Slice Logic              |     0.001 |     1505 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      538 |    203800 |            0.26 |
|   CARRY4                 |    <0.001 |       18 |     50950 |            0.04 |
|   Register               |    <0.001 |      633 |    407600 |            0.16 |
|   LUT as Distributed RAM |    <0.001 |       24 |     64000 |            0.04 |
|   F7/F8 Muxes            |    <0.001 |       24 |    203800 |            0.01 |
|   Others                 |    <0.001 |       98 |       --- |             --- |
| Signals                  |    <0.001 |     1060 |       --- |             --- |
| MMCM                     |     0.203 |        2 |        10 |           20.00 |
| PLL                      |     0.095 |        1 |        10 |           10.00 |
| I/O                      |     0.170 |       24 |       500 |            4.80 |
| Static Power             |     0.162 |          |           |                 |
| Total                    |     0.652 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.106 |       0.036 |      0.071 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.207 |       0.179 |      0.028 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------+-----------------------------------------------------------------+-----------------+
| Clock                            | Domain                                                          | Constraint (ns) |
+----------------------------------+-----------------------------------------------------------------+-----------------+
| CLKFBIN                          | g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN               |            12.5 |
| CLKFBIN_1                        | g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN   |            12.5 |
| CLK_OUT_5x_hdmi_clk              | g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk   |             2.5 |
| PixelClkIO                       | g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk  |            12.5 |
| PixelClk_int                     | g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0      |            12.5 |
| SerialClkIO                      | g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk |             2.5 |
| clk_out1_g2_datapath_clk_wiz_0_0 | g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0   |             5.0 |
| clk_out2_g2_datapath_clk_wiz_0_0 | g2_datapath_i/clk_wiz_0/inst/clk_out2_g2_datapath_clk_wiz_0_0   |           100.0 |
| clkfbout_g2_datapath_clk_wiz_0_0 | g2_datapath_i/clk_wiz_0/inst/clkfbout_g2_datapath_clk_wiz_0_0   |             5.0 |
| sys_diff_clock_clk_p             | sys_diff_clock_clk_p                                            |             5.0 |
| tmds_clk_pin                     | hdmi_in_clk_p                                                   |            12.5 |
+----------------------------------+-----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| g2_datapath_wrapper |     0.490 |
|   g2_datapath_i     |     0.488 |
|     clk_wiz_0       |     0.114 |
|       inst          |     0.114 |
|     dvi2rgb_0       |     0.139 |
|       U0            |     0.139 |
|     rgb2dvi_0       |     0.236 |
|       U0            |     0.236 |
+---------------------+-----------+


