Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec 28 18:43:12 2021
| Host         : LAPTOP-CK74LVEA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PIS_top_control_sets_placed.rpt
| Design       : PIS_top
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              24 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              15 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                            Enable Signal                           |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+--------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|  SYS_CLK_IBUF_BUFG | pi_sketch/check_key_rd_i_1__0_n_0                                  | bloomfilter/scfifo_64_16_pkt_fifo/SYNC.scfifo_inst/RESET_N |                1 |              1 |         1.00 |
|  SYS_CLK_IBUF_BUFG | bloomfilter/BF_out_value_wr_i_1_n_0                                | bloomfilter/scfifo_64_16_pkt_fifo/SYNC.scfifo_inst/RESET_N |                1 |              1 |         1.00 |
|  SYS_CLK_IBUF_BUFG | bloomfilter/ram0_addr                                              | bloomfilter/scfifo_64_16_pkt_fifo/SYNC.scfifo_inst/RESET_N |                1 |              1 |         1.00 |
|  SYS_CLK_IBUF_BUFG | pi_sketch/scfifo_65_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[1]_0[0]  | bloomfilter/scfifo_64_16_pkt_fifo/SYNC.scfifo_inst/RESET_N |                2 |              4 |         2.00 |
|  SYS_CLK_IBUF_BUFG | bloomfilter/scfifo_64_16_pkt_fifo/SYNC.scfifo_inst/rptr[4]_i_1_n_0 | bloomfilter/scfifo_64_16_pkt_fifo/SYNC.scfifo_inst/RESET_N |                1 |              4 |         4.00 |
|  SYS_CLK_IBUF_BUFG | bloomfilter/scfifo_64_16_pkt_fifo/SYNC.scfifo_inst/crcvalid_reg[0] | bloomfilter/scfifo_64_16_pkt_fifo/SYNC.scfifo_inst/RESET_N |                1 |              4 |         4.00 |
|  SYS_CLK_IBUF_BUFG |                                                                    | bloomfilter/scfifo_64_16_pkt_fifo/SYNC.scfifo_inst/RESET_N |               11 |             24 |         2.18 |
+--------------------+--------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+


