// Seed: 3956767646
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    output wire id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6,
    input wor id_7,
    input wire id_8,
    output wand id_9,
    output uwire id_10,
    input tri0 id_11,
    input wor id_12,
    output supply1 id_13,
    input wire id_14,
    input wor id_15
);
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input uwire id_2,
    input wor id_3,
    input tri1 id_4,
    output wand id_5
    , id_22,
    input tri id_6,
    input supply1 id_7,
    output wor id_8,
    input wor id_9
    , id_23,
    inout supply1 id_10,
    output wire id_11,
    input tri1 id_12,
    input uwire id_13,
    input supply1 id_14,
    input supply1 id_15,
    input uwire id_16,
    input tri1 id_17,
    output supply1 id_18,
    output wand id_19,
    input wor id_20
);
  wire id_24, id_25;
  wire id_26;
  assign id_5 = id_4;
  always id_5 = id_12;
  wire id_27;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_10,
      id_11,
      id_12,
      id_4,
      id_16,
      id_14,
      id_10,
      id_10,
      id_5,
      id_1,
      id_17,
      id_18,
      id_2,
      id_2
  );
  assign modCall_1.type_18 = 0;
  always_ff id_24 = id_26;
endmodule
