{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490656532405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490656532405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 20:45:32 2017 " "Processing started: Mon Mar 27 20:45:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490656532405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490656532405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hangmangame -c hangmangame " "Command: quartus_map --read_settings_files=on --write_settings_files=off hangmangame -c hangmangame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490656532405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1490656533575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1490656533575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hangmangame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hangmangame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hangmangame-try " "Found design unit 1: hangmangame-try" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490656542638 ""} { "Info" "ISGN_ENTITY_NAME" "1 hangmangame " "Found entity 1: hangmangame" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490656542638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490656542638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg50bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftreg50bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg50bit-rtl " "Found design unit 1: shiftreg50bit-rtl" {  } { { "shiftreg50bit.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/shiftreg50bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490656542701 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg50bit " "Found entity 1: shiftreg50bit" {  } { { "shiftreg50bit.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/shiftreg50bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490656542701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490656542701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter4bit-rtl " "Found design unit 1: counter4bit-rtl" {  } { { "counter4bit.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/counter4bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490656542732 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter4bit " "Found entity 1: counter4bit" {  } { { "counter4bit.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490656542732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490656542732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenlight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenlight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenLight-code2 " "Found design unit 1: sevenLight-code2" {  } { { "sevenLight.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/sevenLight.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490656542779 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenLight " "Found entity 1: sevenLight" {  } { { "sevenLight.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/sevenLight.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490656542779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490656542779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphabet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alphabet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alphabet-code1 " "Found design unit 1: alphabet-code1" {  } { { "alphabet.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/alphabet.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490656542810 ""} { "Info" "ISGN_ENTITY_NAME" "1 alphabet " "Found entity 1: alphabet" {  } { { "alphabet.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/alphabet.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490656542810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490656542810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hangmangame " "Elaborating entity \"hangmangame\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490656542982 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset hangmangame.vhd(38) " "VHDL Signal Declaration warning at hangmangame.vhd(38): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490656542982 "|hangmangame"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fail hangmangame.vhd(95) " "VHDL Signal Declaration warning at hangmangame.vhd(95): used explicit default value for signal \"fail\" because signal was never assigned a value" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1490656542982 "|hangmangame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hitnum_sev hangmangame.vhd(102) " "Verilog HDL or VHDL warning at hangmangame.vhd(102): object \"hitnum_sev\" assigned a value but never read" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490656542982 "|hangmangame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenLight sevenLight:light1 " "Elaborating entity \"sevenLight\" for hierarchy \"sevenLight:light1\"" {  } { { "hangmangame.vhd" "light1" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490656543169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alphabet alphabet:letter0 " "Elaborating entity \"alphabet\" for hierarchy \"alphabet:letter0\"" {  } { { "hangmangame.vhd" "letter0" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490656543184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg50bit shiftreg50bit:shift0 " "Elaborating entity \"shiftreg50bit\" for hierarchy \"shiftreg50bit:shift0\"" {  } { { "hangmangame.vhd" "shift0" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490656543184 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "10 " "Found 10 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "alphabet:letter0\|Ram0 " "RAM logic \"alphabet:letter0\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "alphabet.vhd" "Ram0" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/alphabet.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1490656544011 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "alphabet:letter1\|Ram0 " "RAM logic \"alphabet:letter1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "alphabet.vhd" "Ram0" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/alphabet.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1490656544011 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "alphabet:letter2\|Ram0 " "RAM logic \"alphabet:letter2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "alphabet.vhd" "Ram0" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/alphabet.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1490656544011 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "alphabet:letter3\|Ram0 " "RAM logic \"alphabet:letter3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "alphabet.vhd" "Ram0" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/alphabet.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1490656544011 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "alphabet:letter4\|Ram0 " "RAM logic \"alphabet:letter4\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "alphabet.vhd" "Ram0" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/alphabet.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1490656544011 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "alphabet:letter5\|Ram0 " "RAM logic \"alphabet:letter5\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "alphabet.vhd" "Ram0" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/alphabet.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1490656544011 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "alphabet:letter6\|Ram0 " "RAM logic \"alphabet:letter6\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "alphabet.vhd" "Ram0" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/alphabet.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1490656544011 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "alphabet:letter7\|Ram0 " "RAM logic \"alphabet:letter7\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "alphabet.vhd" "Ram0" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/alphabet.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1490656544011 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "alphabet:letter8\|Ram0 " "RAM logic \"alphabet:letter8\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "alphabet.vhd" "Ram0" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/alphabet.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1490656544011 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "alphabet:letter9\|Ram0 " "RAM logic \"alphabet:letter9\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "alphabet.vhd" "Ram0" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/alphabet.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1490656544011 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1490656544011 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[0\] " "Node \"data_bus\[0\]\"" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1490656545337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[1\] " "Node \"data_bus\[1\]\"" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1490656545337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[2\] " "Node \"data_bus\[2\]\"" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1490656545337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[3\] " "Node \"data_bus\[3\]\"" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1490656545337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[4\] " "Node \"data_bus\[4\]\"" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1490656545337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[5\] " "Node \"data_bus\[5\]\"" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1490656545337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[6\] " "Node \"data_bus\[6\]\"" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1490656545337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[7\] " "Node \"data_bus\[7\]\"" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1490656545337 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1490656545337 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 520 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 520 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 520 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 520 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 520 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490656545337 "|hangmangame|lcd_blon"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1490656545337 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1490656545431 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1490656547662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490656547662 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490656548566 "|hangmangame|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490656548566 "|hangmangame|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490656548566 "|hangmangame|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490656548566 "|hangmangame|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490656548566 "|hangmangame|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490656548566 "|hangmangame|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "hangmangame.vhd" "" { Text "H:/My Documents/Desktop/VHDL project(revised)/project/hangmangame.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490656548566 "|hangmangame|SW[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1490656548566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "877 " "Implemented 877 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1490656548566 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1490656548566 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1490656548566 ""} { "Info" "ICUT_CUT_TM_LCELLS" "760 " "Implemented 760 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1490656548566 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1490656548566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490656548754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 20:45:48 2017 " "Processing ended: Mon Mar 27 20:45:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490656548754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490656548754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490656548754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490656548754 ""}
