{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638277186084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638277186085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 09:59:45 2021 " "Processing started: Tue Nov 30 09:59:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638277186085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1638277186085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto -c Projeto --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto -c Projeto --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1638277186086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1638277186571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1638277186571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoderegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bancoderegistradores-Bancoderegistradores_Arch " "Found design unit 1: Bancoderegistradores-Bancoderegistradores_Arch" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/BancoDeRegistradores.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277196956 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bancoderegistradores " "Found entity 1: Bancoderegistradores" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/BancoDeRegistradores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277196956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638277196956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-FullAdder_arch " "Found design unit 1: FullAdder-FullAdder_arch" {  } { { "FullAdder.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/FullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277196965 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/FullAdder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277196965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638277196965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-CPU_Arch " "Found design unit 1: CPU-CPU_Arch" {  } { { "CPU.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/CPU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277196967 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277196967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638277196967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit-Control_Unit_arch " "Found design unit 1: Control_Unit-Control_Unit_arch" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/Control_Unit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277196973 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/Control_Unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277196973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638277196973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_arch " "Found design unit 1: PC-PC_arch" {  } { { "PC.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/PC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277196979 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/PC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277196979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638277196979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_8-mux2x1_8_Arch " "Found design unit 1: mux2x1_8-mux2x1_8_Arch" {  } { { "mux2x1_8.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/mux2x1_8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277196984 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8 " "Found entity 1: mux2x1_8" {  } { { "mux2x1_8.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/mux2x1_8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277196984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638277196984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reginst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reginst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegInst-RegInst_arch " "Found design unit 1: RegInst-RegInst_arch" {  } { { "RegInst.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/RegInst.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277196989 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegInst " "Found entity 1: RegInst" {  } { { "RegInst.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/RegInst.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277196989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638277196989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arch " "Found design unit 1: ALU-ALU_arch" {  } { { "ALU.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277196997 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277196997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638277196997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somadorde8-Somadorde8_arch " "Found design unit 1: Somadorde8-Somadorde8_arch" {  } { { "ripple8.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/ripple8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277197002 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somadorde8 " "Found entity 1: Somadorde8" {  } { { "ripple8.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/ripple8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277197002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638277197002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memprim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memprim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemPrim-MemPrim_Arch " "Found design unit 1: MemPrim-MemPrim_Arch" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277197007 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemPrim " "Found entity 1: MemPrim" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277197007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638277197007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conc-Conc_Arch " "Found design unit 1: Conc-Conc_Arch" {  } { { "Conc.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/Conc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277197012 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conc " "Found entity 1: Conc" {  } { { "Conc.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/Conc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277197012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638277197012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8-reg8_arch " "Found design unit 1: reg8-reg8_arch" {  } { { "reg8.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/reg8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277197018 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/reg8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277197018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638277197018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_8-mux4x1_8_Arch " "Found design unit 1: mux4x1_8-mux4x1_8_Arch" {  } { { "mux4x1_8.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/mux4x1_8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277197024 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_8 " "Found entity 1: mux4x1_8" {  } { { "mux4x1_8.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/mux4x1_8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638277197024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638277197024 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1638277197105 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUT CPU.vhd(16) " "Verilog HDL or VHDL warning at CPU.vhd(16): object \"COUT\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/CPU.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1638277197112 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OVL CPU.vhd(16) " "Verilog HDL or VHDL warning at CPU.vhd(16): object \"OVL\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/CPU.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1638277197112 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc1 " "Elaborating entity \"PC\" for hierarchy \"PC:pc1\"" {  } { { "CPU.vhd" "pc1" { Text "C:/Users/Matheus G/Desktop/Projeto/CPU.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638277197160 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "novoendereco PC.vhd(30) " "VHDL Process Statement warning at PC.vhd(30): signal \"novoendereco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/PC.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1638277197182 "|CPU|PC:pc1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "novoendereco PC.vhd(31) " "VHDL Process Statement warning at PC.vhd(31): signal \"novoendereco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/PC.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1638277197182 "|CPU|PC:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemPrim MemPrim:MemoriaDeIntrucao " "Elaborating entity \"MemPrim\" for hierarchy \"MemPrim:MemoriaDeIntrucao\"" {  } { { "CPU.vhd" "MemoriaDeIntrucao" { Text "C:/Users/Matheus G/Desktop/Projeto/CPU.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638277197183 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instruction MemPrim.vhd(27) " "VHDL Process Statement warning at MemPrim.vhd(27): inferring latch(es) for signal or variable \"instruction\", which holds its previous value in one or more paths through the process" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1638277197195 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instructionbeq MemPrim.vhd(27) " "VHDL Process Statement warning at MemPrim.vhd(27): inferring latch(es) for signal or variable \"instructionbeq\", which holds its previous value in one or more paths through the process" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1638277197195 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionbeq\[0\] MemPrim.vhd(27) " "Inferred latch for \"instructionbeq\[0\]\" at MemPrim.vhd(27)" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197195 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionbeq\[1\] MemPrim.vhd(27) " "Inferred latch for \"instructionbeq\[1\]\" at MemPrim.vhd(27)" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197195 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionbeq\[2\] MemPrim.vhd(27) " "Inferred latch for \"instructionbeq\[2\]\" at MemPrim.vhd(27)" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197195 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionbeq\[3\] MemPrim.vhd(27) " "Inferred latch for \"instructionbeq\[3\]\" at MemPrim.vhd(27)" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197196 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionbeq\[4\] MemPrim.vhd(27) " "Inferred latch for \"instructionbeq\[4\]\" at MemPrim.vhd(27)" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197196 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionbeq\[5\] MemPrim.vhd(27) " "Inferred latch for \"instructionbeq\[5\]\" at MemPrim.vhd(27)" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197196 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionbeq\[6\] MemPrim.vhd(27) " "Inferred latch for \"instructionbeq\[6\]\" at MemPrim.vhd(27)" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197196 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionbeq\[7\] MemPrim.vhd(27) " "Inferred latch for \"instructionbeq\[7\]\" at MemPrim.vhd(27)" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197196 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[0\] MemPrim.vhd(27) " "Inferred latch for \"instruction\[0\]\" at MemPrim.vhd(27)" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197196 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[1\] MemPrim.vhd(27) " "Inferred latch for \"instruction\[1\]\" at MemPrim.vhd(27)" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197196 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[2\] MemPrim.vhd(27) " "Inferred latch for \"instruction\[2\]\" at MemPrim.vhd(27)" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197196 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[3\] MemPrim.vhd(27) " "Inferred latch for \"instruction\[3\]\" at MemPrim.vhd(27)" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197196 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[4\] MemPrim.vhd(27) " "Inferred latch for \"instruction\[4\]\" at MemPrim.vhd(27)" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197196 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[5\] MemPrim.vhd(27) " "Inferred latch for \"instruction\[5\]\" at MemPrim.vhd(27)" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197196 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[6\] MemPrim.vhd(27) " "Inferred latch for \"instruction\[6\]\" at MemPrim.vhd(27)" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197196 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[7\] MemPrim.vhd(27) " "Inferred latch for \"instruction\[7\]\" at MemPrim.vhd(27)" {  } { { "MemPrim.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/MemPrim.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197196 "|CPU|MemPrim:MemoriaDeIntrucao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:unidadedecontrole " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:unidadedecontrole\"" {  } { { "CPU.vhd" "unidadedecontrole" { Text "C:/Users/Matheus G/Desktop/Projeto/CPU.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638277197196 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "proximo_estado Control_Unit.vhd(45) " "VHDL Process Statement warning at Control_Unit.vhd(45): inferring latch(es) for signal or variable \"proximo_estado\", which holds its previous value in one or more paths through the process" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/Control_Unit.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1638277197213 "|CPU|Control_Unit:unidadedecontrole"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.jump Control_Unit.vhd(45) " "Inferred latch for \"proximo_estado.jump\" at Control_Unit.vhd(45)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/Control_Unit.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197213 "|CPU|Control_Unit:unidadedecontrole"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.beq2 Control_Unit.vhd(45) " "Inferred latch for \"proximo_estado.beq2\" at Control_Unit.vhd(45)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/Control_Unit.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197213 "|CPU|Control_Unit:unidadedecontrole"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.beq Control_Unit.vhd(45) " "Inferred latch for \"proximo_estado.beq\" at Control_Unit.vhd(45)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/Control_Unit.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197213 "|CPU|Control_Unit:unidadedecontrole"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.sub Control_Unit.vhd(45) " "Inferred latch for \"proximo_estado.sub\" at Control_Unit.vhd(45)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/Control_Unit.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197214 "|CPU|Control_Unit:unidadedecontrole"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.add Control_Unit.vhd(45) " "Inferred latch for \"proximo_estado.add\" at Control_Unit.vhd(45)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/Control_Unit.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197214 "|CPU|Control_Unit:unidadedecontrole"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.decodificacao Control_Unit.vhd(45) " "Inferred latch for \"proximo_estado.decodificacao\" at Control_Unit.vhd(45)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/Control_Unit.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197214 "|CPU|Control_Unit:unidadedecontrole"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.fetch Control_Unit.vhd(45) " "Inferred latch for \"proximo_estado.fetch\" at Control_Unit.vhd(45)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/Control_Unit.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197214 "|CPU|Control_Unit:unidadedecontrole"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.resetado Control_Unit.vhd(45) " "Inferred latch for \"proximo_estado.resetado\" at Control_Unit.vhd(45)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/Control_Unit.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197214 "|CPU|Control_Unit:unidadedecontrole"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegInst RegInst:regsinstrucao " "Elaborating entity \"RegInst\" for hierarchy \"RegInst:regsinstrucao\"" {  } { { "CPU.vhd" "regsinstrucao" { Text "C:/Users/Matheus G/Desktop/Projeto/CPU.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638277197214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bancoderegistradores Bancoderegistradores:Banco " "Elaborating entity \"Bancoderegistradores\" for hierarchy \"Bancoderegistradores:Banco\"" {  } { { "CPU.vhd" "Banco" { Text "C:/Users/Matheus G/Desktop/Projeto/CPU.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638277197223 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteRegister BancoDeRegistradores.vhd(37) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(37): signal \"WriteRegister\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/BancoDeRegistradores.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1638277197233 "|CPU|Bancoderegistradores:Banco"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R0 BancoDeRegistradores.vhd(34) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(34): inferring latch(es) for signal or variable \"R0\", which holds its previous value in one or more paths through the process" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/BancoDeRegistradores.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1638277197233 "|CPU|Bancoderegistradores:Banco"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1 BancoDeRegistradores.vhd(34) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(34): inferring latch(es) for signal or variable \"R1\", which holds its previous value in one or more paths through the process" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/BancoDeRegistradores.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1638277197233 "|CPU|Bancoderegistradores:Banco"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2 BancoDeRegistradores.vhd(34) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(34): inferring latch(es) for signal or variable \"R2\", which holds its previous value in one or more paths through the process" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/BancoDeRegistradores.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1638277197233 "|CPU|Bancoderegistradores:Banco"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3 BancoDeRegistradores.vhd(34) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(34): inferring latch(es) for signal or variable \"R3\", which holds its previous value in one or more paths through the process" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/BancoDeRegistradores.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1638277197233 "|CPU|Bancoderegistradores:Banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3 BancoDeRegistradores.vhd(34) " "Inferred latch for \"R3\" at BancoDeRegistradores.vhd(34)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/BancoDeRegistradores.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197233 "|CPU|Bancoderegistradores:Banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2 BancoDeRegistradores.vhd(34) " "Inferred latch for \"R2\" at BancoDeRegistradores.vhd(34)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/BancoDeRegistradores.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197233 "|CPU|Bancoderegistradores:Banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1 BancoDeRegistradores.vhd(34) " "Inferred latch for \"R1\" at BancoDeRegistradores.vhd(34)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/BancoDeRegistradores.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197233 "|CPU|Bancoderegistradores:Banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0 BancoDeRegistradores.vhd(34) " "Inferred latch for \"R0\" at BancoDeRegistradores.vhd(34)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/BancoDeRegistradores.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1638277197233 "|CPU|Bancoderegistradores:Banco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 Bancoderegistradores:Banco\|reg8:Reg0 " "Elaborating entity \"reg8\" for hierarchy \"Bancoderegistradores:Banco\|reg8:Reg0\"" {  } { { "BancoDeRegistradores.vhd" "Reg0" { Text "C:/Users/Matheus G/Desktop/Projeto/BancoDeRegistradores.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638277197234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "CPU.vhd" "ALU1" { Text "C:/Users/Matheus G/Desktop/Projeto/CPU.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638277197244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somadorde8 ALU:ALU1\|Somadorde8:Soma1 " "Elaborating entity \"Somadorde8\" for hierarchy \"ALU:ALU1\|Somadorde8:Soma1\"" {  } { { "ALU.vhd" "Soma1" { Text "C:/Users/Matheus G/Desktop/Projeto/ALU.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638277197254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:ALU1\|Somadorde8:Soma1\|FullAdder:FullAdder0 " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:ALU1\|Somadorde8:Soma1\|FullAdder:FullAdder0\"" {  } { { "ripple8.vhd" "FullAdder0" { Text "C:/Users/Matheus G/Desktop/Projeto/ripple8.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638277197268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conc Conc:CONCATENACAO " "Elaborating entity \"Conc\" for hierarchy \"Conc:CONCATENACAO\"" {  } { { "CPU.vhd" "CONCATENACAO" { Text "C:/Users/Matheus G/Desktop/Projeto/CPU.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638277197279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_8 mux4x1_8:multi4 " "Elaborating entity \"mux4x1_8\" for hierarchy \"mux4x1_8:multi4\"" {  } { { "CPU.vhd" "multi4" { Text "C:/Users/Matheus G/Desktop/Projeto/CPU.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638277197286 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_3 mux4x1_8.vhd(24) " "VHDL Process Statement warning at mux4x1_8.vhd(24): signal \"entrada_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4x1_8.vhd" "" { Text "C:/Users/Matheus G/Desktop/Projeto/mux4x1_8.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1638277197286 "|CPU|mux4x1_8:multi4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_8 mux2x1_8:multi2 " "Elaborating entity \"mux2x1_8\" for hierarchy \"mux2x1_8:multi2\"" {  } { { "CPU.vhd" "multi2" { Text "C:/Users/Matheus G/Desktop/Projeto/CPU.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638277197296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638277197488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 09:59:57 2021 " "Processing ended: Tue Nov 30 09:59:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638277197488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638277197488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638277197488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1638277197488 ""}
