{
	"author": ["Matthias Raffelsieper", "Mohammad Reza Mousavi", "Chris W. H. Strolenberg"],
	"booktitle": "DATE",
	"crossref": "conf/date/2010",
	"dblpkey": "conf/date/RaffelsieperMS10",
	"ee": "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5457050",
	"pages": "1506-1511",
	"title": "Checking and deriving module paths in Verilog cell library descriptions",
	"type": "inproceedings",
	"url": "db/conf/date/date2010.html#RaffelsieperMS10",
	"year": "2010"
}
