steps:
  - label: "test"
    command: |
      # set up environment
      source /cad/modules/tcl/init/bash
      module load base xcelium
      export DW_TAP=/cad/synopsys/syn/L-2016.03-SP5-5/dw/sim_ver/DW_tap.v
      printenv

      # create virtual environment
      /usr/local/miniconda/bin/python3.7 -m venv venv
      source venv/bin/activate

      # run regression script
      source regress.sh

      # deactivate virtual environment
      deactivate
    artifact_paths:
      - "tests/*/*/build/*.eps"
    timeout_in_minutes: 60
    agents:
      fault2: "true"
  - label: "test_mflowgen"
    command: |
      # set up environment
      # modules loaded aim to match those used by Garnet
      source /cad/modules/tcl/init/bash
      module load base xcelium lc pts syn/latest genus innovus/19.10.000 icadv/12.30.712 calibre/2019.1
      export DRAGONPHY_PROCESS=FREEPDK45
      export FREEPDK45=/cad/freepdk/FreePDK45
      printenv

      # create virtual environment
      /usr/local/miniconda/bin/python3.7 -m venv venv
      source venv/bin/activate

      # run mflowgen script
      source mflowgen.sh

      # deactivate virtual environment
      deactivate
    artifact_paths:
      - "tests/*/*/build/*.eps"
      - "build/*/*-synopsys-dc-synthesis/logs/dc.log"
      - "build/*/*-synopsys-dc-synthesis/outputs/design.v"
      - "build/*/*-synopsys-dc-synthesis/reports/*.mapped.qor.rpt"
      - "build/*/*-synopsys-dc-synthesis/reports/*.mapped.constraints.violators.rpt"
    timeout_in_minutes: 60
    agents:
      fault2: "true"
  - label: "test_emu"
    command: |
      # set up environment
      source /etc/environment
      export FPGA_SERVER=1
      export DW_TAP=/tools/synopsys/syn/L-2016.03-SP5-5/dw/sim_ver/DW_tap.v
      export TAP_CORE_LOC=/tools/synopsys/syn/L-2016.03-SP5-5/dw/syn_ver/tap_core.edf
      printenv

      # create virtual environment
      python3.7 -m venv venv
      source venv/bin/activate

      # scale down the size of the FFE and MLSD to fit on the regression FPGA
      sed -i 's/\&ffe_length [[:digit:]]\+/\&ffe_length 4/g' config/system.yml
      sed -i 's/\&estimate_depth [[:digit:]]\+/\&estimate_depth 4/g' config/system.yml

      # run regression script
      source regress.sh

      # deactivate virtual environment
      deactivate 
    artifact_paths:
      - "tests/fpga_system_tests/*/build/*/prj/prj.runs/*/*.log"
      - "tests/fpga_system_tests/*/build/*/prj/prj.runs/*/*.bit"
      - "tests/fpga_system_tests/*/build/*/prj/prj.runs/*/*.ltx"
      - "tests/fpga_system_tests/*/build/*/prj/prj.runs/*/*.xsa"
      - "tests/fpga_system_tests/*/build/*/prj/prj.runs/*/ps7_init.tcl"
      - "tests/fpga_system_tests/*/build/*/prj/prj.runs/*/*.hwdef"
      - "tests/fpga_system_tests/*/build/*/prj/prj.runs/*/*.sysdef"
      - "tests/fpga_system_tests/*/build/*/prj/prj.sdk/*/*/*.elf"
      - "tests/fpga_system_tests/*/build/*/prj/prj.sim/*/behav/xsim/*.log"
      - "tests/fpga_system_tests/*/build/*/prj/prj.sim/*/behav/xsim/*.sh"
      - "tests/fpga_system_tests/*/prj.yaml"
      - "tests/fpga_system_tests/*/source.yaml"
      - "build/all/jtag/reg_list.json"
      - "build/cpu_models/jtag/jtag_reg_pack.sv"
      - "build/tb/jtag_drv_pack.sv"
    timeout_in_minutes: 60
    agents:
        fpga_verif: "true"
