Classic Timing Analyzer report for segment
Mon Sep 17 22:46:27 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                       ;
+------------------------------+-------+---------------+-------------+--------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.675 ns    ; SW[15] ; A[15]    ; --         ; KEY[3]   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.509 ns    ; A[6]   ; HEX1[1]  ; KEY[3]     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.870 ns    ; SW[15] ; LEDR[15] ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.494 ns    ; SW[3]  ; A[3]     ; --         ; KEY[3]   ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; KEY[3]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+--------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To    ; To Clock ;
+-------+--------------+------------+--------+-------+----------+
; N/A   ; None         ; 4.675 ns   ; SW[15] ; A[15] ; KEY[3]   ;
; N/A   ; None         ; 4.664 ns   ; SW[14] ; A[14] ; KEY[3]   ;
; N/A   ; None         ; 4.658 ns   ; SW[13] ; A[13] ; KEY[3]   ;
; N/A   ; None         ; 1.566 ns   ; SW[8]  ; A[8]  ; KEY[3]   ;
; N/A   ; None         ; 1.483 ns   ; SW[9]  ; A[9]  ; KEY[3]   ;
; N/A   ; None         ; 1.247 ns   ; SW[1]  ; A[1]  ; KEY[3]   ;
; N/A   ; None         ; 1.193 ns   ; SW[10] ; A[10] ; KEY[3]   ;
; N/A   ; None         ; 1.168 ns   ; SW[7]  ; A[7]  ; KEY[3]   ;
; N/A   ; None         ; 1.161 ns   ; SW[12] ; A[12] ; KEY[3]   ;
; N/A   ; None         ; 1.158 ns   ; SW[11] ; A[11] ; KEY[3]   ;
; N/A   ; None         ; 0.911 ns   ; SW[2]  ; A[2]  ; KEY[3]   ;
; N/A   ; None         ; 0.872 ns   ; SW[0]  ; A[0]  ; KEY[3]   ;
; N/A   ; None         ; 0.459 ns   ; SW[5]  ; A[5]  ; KEY[3]   ;
; N/A   ; None         ; 0.418 ns   ; SW[4]  ; A[4]  ; KEY[3]   ;
; N/A   ; None         ; 0.316 ns   ; SW[6]  ; A[6]  ; KEY[3]   ;
; N/A   ; None         ; -0.264 ns  ; SW[3]  ; A[3]  ; KEY[3]   ;
+-------+--------------+------------+--------+-------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+-------+---------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To      ; From Clock ;
+-------+--------------+------------+-------+---------+------------+
; N/A   ; None         ; 7.509 ns   ; A[6]  ; HEX1[1] ; KEY[3]     ;
; N/A   ; None         ; 7.347 ns   ; A[2]  ; HEX0[0] ; KEY[3]     ;
; N/A   ; None         ; 7.314 ns   ; A[0]  ; HEX0[1] ; KEY[3]     ;
; N/A   ; None         ; 7.310 ns   ; A[3]  ; HEX0[0] ; KEY[3]     ;
; N/A   ; None         ; 7.304 ns   ; A[0]  ; HEX0[2] ; KEY[3]     ;
; N/A   ; None         ; 7.293 ns   ; A[3]  ; HEX0[2] ; KEY[3]     ;
; N/A   ; None         ; 7.280 ns   ; A[3]  ; HEX0[1] ; KEY[3]     ;
; N/A   ; None         ; 7.189 ns   ; A[4]  ; HEX1[1] ; KEY[3]     ;
; N/A   ; None         ; 7.154 ns   ; A[6]  ; HEX1[0] ; KEY[3]     ;
; N/A   ; None         ; 7.126 ns   ; A[6]  ; HEX1[6] ; KEY[3]     ;
; N/A   ; None         ; 7.106 ns   ; A[10] ; HEX2[5] ; KEY[3]     ;
; N/A   ; None         ; 7.103 ns   ; A[10] ; HEX2[6] ; KEY[3]     ;
; N/A   ; None         ; 7.102 ns   ; A[2]  ; HEX0[4] ; KEY[3]     ;
; N/A   ; None         ; 7.096 ns   ; A[0]  ; HEX0[3] ; KEY[3]     ;
; N/A   ; None         ; 7.087 ns   ; A[2]  ; HEX0[6] ; KEY[3]     ;
; N/A   ; None         ; 7.085 ns   ; A[2]  ; HEX0[5] ; KEY[3]     ;
; N/A   ; None         ; 7.068 ns   ; A[13] ; HEX3[0] ; KEY[3]     ;
; N/A   ; None         ; 7.066 ns   ; A[5]  ; HEX1[6] ; KEY[3]     ;
; N/A   ; None         ; 7.062 ns   ; A[5]  ; HEX1[0] ; KEY[3]     ;
; N/A   ; None         ; 7.060 ns   ; A[3]  ; HEX0[4] ; KEY[3]     ;
; N/A   ; None         ; 7.057 ns   ; A[9]  ; HEX2[5] ; KEY[3]     ;
; N/A   ; None         ; 7.057 ns   ; A[1]  ; HEX0[3] ; KEY[3]     ;
; N/A   ; None         ; 7.053 ns   ; A[9]  ; HEX2[6] ; KEY[3]     ;
; N/A   ; None         ; 7.053 ns   ; A[6]  ; HEX1[5] ; KEY[3]     ;
; N/A   ; None         ; 7.050 ns   ; A[3]  ; HEX0[6] ; KEY[3]     ;
; N/A   ; None         ; 7.049 ns   ; A[13] ; HEX3[5] ; KEY[3]     ;
; N/A   ; None         ; 7.049 ns   ; A[3]  ; HEX0[5] ; KEY[3]     ;
; N/A   ; None         ; 7.036 ns   ; A[1]  ; HEX0[0] ; KEY[3]     ;
; N/A   ; None         ; 7.034 ns   ; A[14] ; HEX3[5] ; KEY[3]     ;
; N/A   ; None         ; 7.028 ns   ; A[15] ; HEX3[0] ; KEY[3]     ;
; N/A   ; None         ; 7.027 ns   ; A[14] ; HEX3[6] ; KEY[3]     ;
; N/A   ; None         ; 7.020 ns   ; A[1]  ; HEX0[2] ; KEY[3]     ;
; N/A   ; None         ; 7.016 ns   ; A[13] ; HEX3[6] ; KEY[3]     ;
; N/A   ; None         ; 7.007 ns   ; A[2]  ; HEX0[1] ; KEY[3]     ;
; N/A   ; None         ; 7.004 ns   ; A[5]  ; HEX1[5] ; KEY[3]     ;
; N/A   ; None         ; 7.002 ns   ; A[10] ; HEX2[4] ; KEY[3]     ;
; N/A   ; None         ; 6.981 ns   ; A[15] ; HEX3[5] ; KEY[3]     ;
; N/A   ; None         ; 6.979 ns   ; A[15] ; HEX3[6] ; KEY[3]     ;
; N/A   ; None         ; 6.967 ns   ; A[10] ; HEX2[0] ; KEY[3]     ;
; N/A   ; None         ; 6.943 ns   ; A[9]  ; HEX2[4] ; KEY[3]     ;
; N/A   ; None         ; 6.923 ns   ; A[0]  ; HEX0[4] ; KEY[3]     ;
; N/A   ; None         ; 6.920 ns   ; A[8]  ; HEX2[5] ; KEY[3]     ;
; N/A   ; None         ; 6.916 ns   ; A[4]  ; HEX1[6] ; KEY[3]     ;
; N/A   ; None         ; 6.909 ns   ; A[0]  ; HEX0[6] ; KEY[3]     ;
; N/A   ; None         ; 6.908 ns   ; A[0]  ; HEX0[5] ; KEY[3]     ;
; N/A   ; None         ; 6.905 ns   ; A[7]  ; HEX1[1] ; KEY[3]     ;
; N/A   ; None         ; 6.896 ns   ; A[8]  ; HEX2[6] ; KEY[3]     ;
; N/A   ; None         ; 6.895 ns   ; A[11] ; HEX2[1] ; KEY[3]     ;
; N/A   ; None         ; 6.886 ns   ; A[9]  ; HEX2[0] ; KEY[3]     ;
; N/A   ; None         ; 6.875 ns   ; A[0]  ; HEX0[0] ; KEY[3]     ;
; N/A   ; None         ; 6.863 ns   ; A[4]  ; HEX1[5] ; KEY[3]     ;
; N/A   ; None         ; 6.859 ns   ; A[2]  ; HEX0[2] ; KEY[3]     ;
; N/A   ; None         ; 6.845 ns   ; A[7]  ; HEX1[0] ; KEY[3]     ;
; N/A   ; None         ; 6.844 ns   ; A[1]  ; HEX0[1] ; KEY[3]     ;
; N/A   ; None         ; 6.829 ns   ; A[6]  ; HEX1[4] ; KEY[3]     ;
; N/A   ; None         ; 6.817 ns   ; A[7]  ; HEX1[6] ; KEY[3]     ;
; N/A   ; None         ; 6.812 ns   ; A[8]  ; HEX2[4] ; KEY[3]     ;
; N/A   ; None         ; 6.809 ns   ; A[14] ; HEX3[4] ; KEY[3]     ;
; N/A   ; None         ; 6.805 ns   ; A[13] ; HEX3[2] ; KEY[3]     ;
; N/A   ; None         ; 6.805 ns   ; A[14] ; HEX3[1] ; KEY[3]     ;
; N/A   ; None         ; 6.804 ns   ; A[11] ; HEX2[5] ; KEY[3]     ;
; N/A   ; None         ; 6.802 ns   ; A[11] ; HEX2[6] ; KEY[3]     ;
; N/A   ; None         ; 6.798 ns   ; A[13] ; HEX3[4] ; KEY[3]     ;
; N/A   ; None         ; 6.797 ns   ; A[8]  ; HEX2[2] ; KEY[3]     ;
; N/A   ; None         ; 6.793 ns   ; A[8]  ; HEX2[3] ; KEY[3]     ;
; N/A   ; None         ; 6.790 ns   ; A[1]  ; HEX0[4] ; KEY[3]     ;
; N/A   ; None         ; 6.790 ns   ; A[2]  ; HEX0[3] ; KEY[3]     ;
; N/A   ; None         ; 6.786 ns   ; A[8]  ; HEX2[1] ; KEY[3]     ;
; N/A   ; None         ; 6.785 ns   ; A[9]  ; HEX2[2] ; KEY[3]     ;
; N/A   ; None         ; 6.779 ns   ; A[5]  ; HEX1[4] ; KEY[3]     ;
; N/A   ; None         ; 6.775 ns   ; A[1]  ; HEX0[6] ; KEY[3]     ;
; N/A   ; None         ; 6.774 ns   ; A[1]  ; HEX0[5] ; KEY[3]     ;
; N/A   ; None         ; 6.766 ns   ; A[4]  ; HEX1[2] ; KEY[3]     ;
; N/A   ; None         ; 6.765 ns   ; A[14] ; HEX3[0] ; KEY[3]     ;
; N/A   ; None         ; 6.764 ns   ; A[13] ; HEX3[3] ; KEY[3]     ;
; N/A   ; None         ; 6.760 ns   ; A[12] ; HEX3[1] ; KEY[3]     ;
; N/A   ; None         ; 6.754 ns   ; A[5]  ; HEX1[2] ; KEY[3]     ;
; N/A   ; None         ; 6.752 ns   ; A[4]  ; HEX1[3] ; KEY[3]     ;
; N/A   ; None         ; 6.747 ns   ; A[9]  ; HEX2[3] ; KEY[3]     ;
; N/A   ; None         ; 6.742 ns   ; A[12] ; HEX3[5] ; KEY[3]     ;
; N/A   ; None         ; 6.740 ns   ; A[7]  ; HEX1[5] ; KEY[3]     ;
; N/A   ; None         ; 6.735 ns   ; A[12] ; HEX3[2] ; KEY[3]     ;
; N/A   ; None         ; 6.727 ns   ; A[15] ; HEX3[4] ; KEY[3]     ;
; N/A   ; None         ; 6.720 ns   ; A[5]  ; HEX1[1] ; KEY[3]     ;
; N/A   ; None         ; 6.716 ns   ; A[12] ; HEX3[3] ; KEY[3]     ;
; N/A   ; None         ; 6.711 ns   ; A[5]  ; HEX1[3] ; KEY[3]     ;
; N/A   ; None         ; 6.707 ns   ; A[12] ; HEX3[6] ; KEY[3]     ;
; N/A   ; None         ; 6.693 ns   ; A[11] ; HEX2[4] ; KEY[3]     ;
; N/A   ; None         ; 6.665 ns   ; A[11] ; HEX2[0] ; KEY[3]     ;
; N/A   ; None         ; 6.657 ns   ; A[4]  ; HEX1[0] ; KEY[3]     ;
; N/A   ; None         ; 6.638 ns   ; A[4]  ; HEX1[4] ; KEY[3]     ;
; N/A   ; None         ; 6.626 ns   ; A[3]  ; HEX0[3] ; KEY[3]     ;
; N/A   ; None         ; 6.590 ns   ; A[12] ; HEX3[0] ; KEY[3]     ;
; N/A   ; None         ; 6.536 ns   ; A[11] ; HEX2[2] ; KEY[3]     ;
; N/A   ; None         ; 6.515 ns   ; A[7]  ; HEX1[4] ; KEY[3]     ;
; N/A   ; None         ; 6.501 ns   ; A[7]  ; HEX1[2] ; KEY[3]     ;
; N/A   ; None         ; 6.499 ns   ; A[10] ; HEX2[3] ; KEY[3]     ;
; N/A   ; None         ; 6.494 ns   ; A[10] ; HEX2[1] ; KEY[3]     ;
; N/A   ; None         ; 6.490 ns   ; A[12] ; HEX3[4] ; KEY[3]     ;
; N/A   ; None         ; 6.489 ns   ; A[15] ; HEX3[1] ; KEY[3]     ;
; N/A   ; None         ; 6.488 ns   ; A[15] ; HEX3[2] ; KEY[3]     ;
; N/A   ; None         ; 6.474 ns   ; A[8]  ; HEX2[0] ; KEY[3]     ;
; N/A   ; None         ; 6.462 ns   ; A[6]  ; HEX1[3] ; KEY[3]     ;
; N/A   ; None         ; 6.458 ns   ; A[14] ; HEX3[3] ; KEY[3]     ;
; N/A   ; None         ; 6.351 ns   ; A[10] ; HEX2[2] ; KEY[3]     ;
; N/A   ; None         ; 6.326 ns   ; A[14] ; HEX3[2] ; KEY[3]     ;
; N/A   ; None         ; 6.326 ns   ; A[13] ; HEX3[1] ; KEY[3]     ;
; N/A   ; None         ; 6.320 ns   ; A[6]  ; HEX1[2] ; KEY[3]     ;
; N/A   ; None         ; 6.317 ns   ; A[11] ; HEX2[3] ; KEY[3]     ;
; N/A   ; None         ; 6.310 ns   ; A[9]  ; HEX2[1] ; KEY[3]     ;
; N/A   ; None         ; 6.283 ns   ; A[15] ; HEX3[3] ; KEY[3]     ;
; N/A   ; None         ; 6.276 ns   ; A[7]  ; HEX1[3] ; KEY[3]     ;
+-------+--------------+------------+-------+---------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 9.870 ns        ; SW[15] ; LEDR[15] ;
; N/A   ; None              ; 9.854 ns        ; SW[14] ; LEDR[14] ;
; N/A   ; None              ; 9.826 ns        ; SW[13] ; LEDR[13] ;
; N/A   ; None              ; 9.615 ns        ; SW[16] ; LEDR[16] ;
; N/A   ; None              ; 9.593 ns        ; SW[17] ; LEDR[17] ;
; N/A   ; None              ; 7.067 ns        ; SW[9]  ; LEDR[9]  ;
; N/A   ; None              ; 6.782 ns        ; SW[8]  ; LEDR[8]  ;
; N/A   ; None              ; 6.324 ns        ; SW[7]  ; LEDR[7]  ;
; N/A   ; None              ; 6.034 ns        ; SW[10] ; LEDR[10] ;
; N/A   ; None              ; 5.976 ns        ; SW[1]  ; LEDR[1]  ;
; N/A   ; None              ; 5.718 ns        ; SW[11] ; LEDR[11] ;
; N/A   ; None              ; 5.707 ns        ; SW[12] ; LEDR[12] ;
; N/A   ; None              ; 5.669 ns        ; SW[6]  ; LEDR[6]  ;
; N/A   ; None              ; 5.611 ns        ; SW[0]  ; LEDR[0]  ;
; N/A   ; None              ; 5.442 ns        ; SW[5]  ; LEDR[5]  ;
; N/A   ; None              ; 5.410 ns        ; SW[3]  ; LEDR[3]  ;
; N/A   ; None              ; 5.299 ns        ; SW[4]  ; LEDR[4]  ;
; N/A   ; None              ; 5.135 ns        ; SW[2]  ; LEDR[2]  ;
+-------+-------------------+-----------------+--------+----------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+--------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To    ; To Clock ;
+---------------+-------------+-----------+--------+-------+----------+
; N/A           ; None        ; 0.494 ns  ; SW[3]  ; A[3]  ; KEY[3]   ;
; N/A           ; None        ; -0.086 ns ; SW[6]  ; A[6]  ; KEY[3]   ;
; N/A           ; None        ; -0.188 ns ; SW[4]  ; A[4]  ; KEY[3]   ;
; N/A           ; None        ; -0.229 ns ; SW[5]  ; A[5]  ; KEY[3]   ;
; N/A           ; None        ; -0.642 ns ; SW[0]  ; A[0]  ; KEY[3]   ;
; N/A           ; None        ; -0.681 ns ; SW[2]  ; A[2]  ; KEY[3]   ;
; N/A           ; None        ; -0.928 ns ; SW[11] ; A[11] ; KEY[3]   ;
; N/A           ; None        ; -0.931 ns ; SW[12] ; A[12] ; KEY[3]   ;
; N/A           ; None        ; -0.938 ns ; SW[7]  ; A[7]  ; KEY[3]   ;
; N/A           ; None        ; -0.963 ns ; SW[10] ; A[10] ; KEY[3]   ;
; N/A           ; None        ; -1.017 ns ; SW[1]  ; A[1]  ; KEY[3]   ;
; N/A           ; None        ; -1.253 ns ; SW[9]  ; A[9]  ; KEY[3]   ;
; N/A           ; None        ; -1.336 ns ; SW[8]  ; A[8]  ; KEY[3]   ;
; N/A           ; None        ; -4.428 ns ; SW[13] ; A[13] ; KEY[3]   ;
; N/A           ; None        ; -4.434 ns ; SW[14] ; A[14] ; KEY[3]   ;
; N/A           ; None        ; -4.445 ns ; SW[15] ; A[15] ; KEY[3]   ;
+---------------+-------------+-----------+--------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Sep 17 22:46:26 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off segment -c segment --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "KEY[3]" is an undefined clock
Info: No valid register-to-register data paths exist for clock "KEY[3]"
Info: tsu for register "A[15]" (data pin = "SW[15]", clock pin = "KEY[3]") is 4.675 ns
    Info: + Longest pin to register delay is 7.357 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; PIN Node = 'SW[15]'
        Info: 2: + IC(6.159 ns) + CELL(0.366 ns) = 7.357 ns; Loc. = LCFF_X64_Y8_N31; Fanout = 7; REG Node = 'A[15]'
        Info: Total cell delay = 1.198 ns ( 16.28 % )
        Info: Total interconnect delay = 6.159 ns ( 83.72 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "KEY[3]" to destination register is 2.646 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'KEY[3]'
        Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'KEY[3]~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'KEY[3]~clkctrl'
        Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X64_Y8_N31; Fanout = 7; REG Node = 'A[15]'
        Info: Total cell delay = 1.554 ns ( 58.73 % )
        Info: Total interconnect delay = 1.092 ns ( 41.27 % )
Info: tco from clock "KEY[3]" to destination pin "HEX1[1]" through register "A[6]" is 7.509 ns
    Info: + Longest clock path from clock "KEY[3]" to source register is 2.670 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'KEY[3]'
        Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'KEY[3]~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'KEY[3]~clkctrl'
        Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X64_Y4_N13; Fanout = 7; REG Node = 'A[6]'
        Info: Total cell delay = 1.554 ns ( 58.20 % )
        Info: Total interconnect delay = 1.116 ns ( 41.80 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.589 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N13; Fanout = 7; REG Node = 'A[6]'
        Info: 2: + IC(0.692 ns) + CELL(0.420 ns) = 1.112 ns; Loc. = LCCOMB_X64_Y4_N26; Fanout = 1; COMB Node = 'hex_7seg:dsp1|WideOr5~0'
        Info: 3: + IC(0.688 ns) + CELL(2.789 ns) = 4.589 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'HEX1[1]'
        Info: Total cell delay = 3.209 ns ( 69.93 % )
        Info: Total interconnect delay = 1.380 ns ( 30.07 % )
Info: Longest tpd from source pin "SW[15]" to destination pin "LEDR[15]" is 9.870 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; PIN Node = 'SW[15]'
    Info: 2: + IC(6.240 ns) + CELL(2.798 ns) = 9.870 ns; Loc. = PIN_AE13; Fanout = 0; PIN Node = 'LEDR[15]'
    Info: Total cell delay = 3.630 ns ( 36.78 % )
    Info: Total interconnect delay = 6.240 ns ( 63.22 % )
Info: th for register "A[3]" (data pin = "SW[3]", clock pin = "KEY[3]") is 0.494 ns
    Info: + Longest clock path from clock "KEY[3]" to destination register is 2.684 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'KEY[3]'
        Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'KEY[3]~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'KEY[3]~clkctrl'
        Info: 4: + IC(1.039 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X28_Y1_N23; Fanout = 7; REG Node = 'A[3]'
        Info: Total cell delay = 1.554 ns ( 57.90 % )
        Info: Total interconnect delay = 1.130 ns ( 42.10 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.456 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; PIN Node = 'SW[3]'
        Info: 2: + IC(1.091 ns) + CELL(0.366 ns) = 2.456 ns; Loc. = LCFF_X28_Y1_N23; Fanout = 7; REG Node = 'A[3]'
        Info: Total cell delay = 1.365 ns ( 55.58 % )
        Info: Total interconnect delay = 1.091 ns ( 44.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Mon Sep 17 22:46:27 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


