# compile vhdl design source files
vhdl my_lib  \
"../../../../my_lib.srcs/sources_1/new/GenAnd.vhd" \

# Do not sort compile order
nosort
