
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000104  00800200  00001406  0000149a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001406  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  00800304  00800304  0000159e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000159e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000280  00000000  00000000  000015fa  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001fe1  00000000  00000000  0000187a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000102d  00000000  00000000  0000385b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001426  00000000  00000000  00004888  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005f4  00000000  00000000  00005cb0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000698  00000000  00000000  000062a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001214  00000000  00000000  0000693c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001f0  00000000  00000000  00007b50  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	5b c3       	rjmp	.+1718   	; 0x754 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	c5 03       	fmuls	r20, r21
      e6:	17 04       	cpc	r1, r7
      e8:	17 04       	cpc	r1, r7
      ea:	17 04       	cpc	r1, r7
      ec:	17 04       	cpc	r1, r7
      ee:	17 04       	cpc	r1, r7
      f0:	17 04       	cpc	r1, r7
      f2:	17 04       	cpc	r1, r7
      f4:	c5 03       	fmuls	r20, r21
      f6:	17 04       	cpc	r1, r7
      f8:	17 04       	cpc	r1, r7
      fa:	17 04       	cpc	r1, r7
      fc:	17 04       	cpc	r1, r7
      fe:	17 04       	cpc	r1, r7
     100:	17 04       	cpc	r1, r7
     102:	17 04       	cpc	r1, r7
     104:	c7 03       	fmuls	r20, r23
     106:	17 04       	cpc	r1, r7
     108:	17 04       	cpc	r1, r7
     10a:	17 04       	cpc	r1, r7
     10c:	17 04       	cpc	r1, r7
     10e:	17 04       	cpc	r1, r7
     110:	17 04       	cpc	r1, r7
     112:	17 04       	cpc	r1, r7
     114:	17 04       	cpc	r1, r7
     116:	17 04       	cpc	r1, r7
     118:	17 04       	cpc	r1, r7
     11a:	17 04       	cpc	r1, r7
     11c:	17 04       	cpc	r1, r7
     11e:	17 04       	cpc	r1, r7
     120:	17 04       	cpc	r1, r7
     122:	17 04       	cpc	r1, r7
     124:	c7 03       	fmuls	r20, r23
     126:	17 04       	cpc	r1, r7
     128:	17 04       	cpc	r1, r7
     12a:	17 04       	cpc	r1, r7
     12c:	17 04       	cpc	r1, r7
     12e:	17 04       	cpc	r1, r7
     130:	17 04       	cpc	r1, r7
     132:	17 04       	cpc	r1, r7
     134:	17 04       	cpc	r1, r7
     136:	17 04       	cpc	r1, r7
     138:	17 04       	cpc	r1, r7
     13a:	17 04       	cpc	r1, r7
     13c:	17 04       	cpc	r1, r7
     13e:	17 04       	cpc	r1, r7
     140:	17 04       	cpc	r1, r7
     142:	17 04       	cpc	r1, r7
     144:	13 04       	cpc	r1, r3
     146:	17 04       	cpc	r1, r7
     148:	17 04       	cpc	r1, r7
     14a:	17 04       	cpc	r1, r7
     14c:	17 04       	cpc	r1, r7
     14e:	17 04       	cpc	r1, r7
     150:	17 04       	cpc	r1, r7
     152:	17 04       	cpc	r1, r7
     154:	f0 03       	fmuls	r23, r16
     156:	17 04       	cpc	r1, r7
     158:	17 04       	cpc	r1, r7
     15a:	17 04       	cpc	r1, r7
     15c:	17 04       	cpc	r1, r7
     15e:	17 04       	cpc	r1, r7
     160:	17 04       	cpc	r1, r7
     162:	17 04       	cpc	r1, r7
     164:	17 04       	cpc	r1, r7
     166:	17 04       	cpc	r1, r7
     168:	17 04       	cpc	r1, r7
     16a:	17 04       	cpc	r1, r7
     16c:	17 04       	cpc	r1, r7
     16e:	17 04       	cpc	r1, r7
     170:	17 04       	cpc	r1, r7
     172:	17 04       	cpc	r1, r7
     174:	e4 03       	fmuls	r22, r20
     176:	17 04       	cpc	r1, r7
     178:	17 04       	cpc	r1, r7
     17a:	17 04       	cpc	r1, r7
     17c:	17 04       	cpc	r1, r7
     17e:	17 04       	cpc	r1, r7
     180:	17 04       	cpc	r1, r7
     182:	17 04       	cpc	r1, r7
     184:	02 04       	cpc	r0, r2

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e6 e0       	ldi	r30, 0x06	; 6
     19e:	f4 e1       	ldi	r31, 0x14	; 20
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a4 30       	cpi	r26, 0x04	; 4
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a4 e0       	ldi	r26, 0x04	; 4
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	aa 31       	cpi	r26, 0x1A	; 26
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	17 d2       	rcall	.+1070   	; 0x5f0 <main>
     1c2:	0c 94 01 0a 	jmp	0x1402	; 0x1402 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_init>:

#define SAMPLES 51 // Number of measurements
uint16_t storageArray[SAMPLES] = {0};

void ADC_init(void){
	ADCSRA	|= (1 << ADEN) | (1 << ADPS0) | (1 << ADPS1) | (1 << ADPS2);
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	87 68       	ori	r24, 0x87	; 135
     1d0:	80 83       	st	Z, r24
	ADMUX	|= (1<<REFS0);
     1d2:	ec e7       	ldi	r30, 0x7C	; 124
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	80 64       	ori	r24, 0x40	; 64
     1da:	80 83       	st	Z, r24
	ADMUX	&= ~(1<<REFS1);
     1dc:	80 81       	ld	r24, Z
     1de:	8f 77       	andi	r24, 0x7F	; 127
     1e0:	80 83       	st	Z, r24
     1e2:	08 95       	ret

000001e4 <CAN_setMode>:
	printf("Data: ");
	for(int i=0; i<msg->length; i++){
		 printf("%d, ", msg->data[i]);
	}
	printf("\n");
}
     1e4:	48 2f       	mov	r20, r24
     1e6:	60 ee       	ldi	r22, 0xE0	; 224
     1e8:	8f e0       	ldi	r24, 0x0F	; 15
     1ea:	ff c0       	rjmp	.+510    	; 0x3ea <MCP_bitMod>
     1ec:	08 95       	ret

000001ee <CAN_init>:
     1ee:	6e d2       	rcall	.+1244   	; 0x6cc <SPI_init>
     1f0:	12 d1       	rcall	.+548    	; 0x416 <MCP_reset>
     1f2:	88 e0       	ldi	r24, 0x08	; 8
     1f4:	92 e0       	ldi	r25, 0x02	; 2
     1f6:	fc d4       	rcall	.+2552   	; 0xbf0 <puts>
     1f8:	40 e6       	ldi	r20, 0x60	; 96
     1fa:	60 e6       	ldi	r22, 0x60	; 96
     1fc:	80 e6       	ldi	r24, 0x60	; 96
     1fe:	f5 d0       	rcall	.+490    	; 0x3ea <MCP_bitMod>
     200:	40 e0       	ldi	r20, 0x00	; 0
     202:	64 e0       	ldi	r22, 0x04	; 4
     204:	80 e6       	ldi	r24, 0x60	; 96
     206:	f1 d0       	rcall	.+482    	; 0x3ea <MCP_bitMod>
     208:	43 e0       	ldi	r20, 0x03	; 3
     20a:	6f ef       	ldi	r22, 0xFF	; 255
     20c:	8b e2       	ldi	r24, 0x2B	; 43
     20e:	ed d0       	rcall	.+474    	; 0x3ea <MCP_bitMod>
     210:	80 e0       	ldi	r24, 0x00	; 0
     212:	e8 df       	rcall	.-48     	; 0x1e4 <CAN_setMode>
     214:	8e e0       	ldi	r24, 0x0E	; 14
     216:	be d0       	rcall	.+380    	; 0x394 <MCP_read>
     218:	98 2f       	mov	r25, r24
     21a:	90 7e       	andi	r25, 0xE0	; 224
     21c:	90 34       	cpi	r25, 0x40	; 64
     21e:	81 f0       	breq	.+32     	; 0x240 <CAN_init+0x52>
     220:	90 38       	cpi	r25, 0x80	; 128
     222:	d1 f0       	breq	.+52     	; 0x258 <CAN_init+0x6a>
     224:	91 11       	cpse	r25, r1
     226:	23 c0       	rjmp	.+70     	; 0x26e <CAN_init+0x80>
     228:	1f 92       	push	r1
     22a:	8f 93       	push	r24
     22c:	8a e1       	ldi	r24, 0x1A	; 26
     22e:	92 e0       	ldi	r25, 0x02	; 2
     230:	9f 93       	push	r25
     232:	8f 93       	push	r24
     234:	cc d4       	rcall	.+2456   	; 0xbce <printf>
     236:	0f 90       	pop	r0
     238:	0f 90       	pop	r0
     23a:	0f 90       	pop	r0
     23c:	0f 90       	pop	r0
     23e:	17 c0       	rjmp	.+46     	; 0x26e <CAN_init+0x80>
     240:	1f 92       	push	r1
     242:	8f 93       	push	r24
     244:	86 e3       	ldi	r24, 0x36	; 54
     246:	92 e0       	ldi	r25, 0x02	; 2
     248:	9f 93       	push	r25
     24a:	8f 93       	push	r24
     24c:	c0 d4       	rcall	.+2432   	; 0xbce <printf>
     24e:	0f 90       	pop	r0
     250:	0f 90       	pop	r0
     252:	0f 90       	pop	r0
     254:	0f 90       	pop	r0
     256:	0b c0       	rjmp	.+22     	; 0x26e <CAN_init+0x80>
     258:	1f 92       	push	r1
     25a:	8f 93       	push	r24
     25c:	84 e5       	ldi	r24, 0x54	; 84
     25e:	92 e0       	ldi	r25, 0x02	; 2
     260:	9f 93       	push	r25
     262:	8f 93       	push	r24
     264:	b4 d4       	rcall	.+2408   	; 0xbce <printf>
     266:	0f 90       	pop	r0
     268:	0f 90       	pop	r0
     26a:	0f 90       	pop	r0
     26c:	0f 90       	pop	r0
     26e:	80 e7       	ldi	r24, 0x70	; 112
     270:	92 e0       	ldi	r25, 0x02	; 2
     272:	be c4       	rjmp	.+2428   	; 0xbf0 <puts>
     274:	08 95       	ret

00000276 <CAN_sendMessage>:
     276:	ef 92       	push	r14
     278:	ff 92       	push	r15
     27a:	0f 93       	push	r16
     27c:	1f 93       	push	r17
     27e:	cf 93       	push	r28
     280:	df 93       	push	r29
     282:	7c 01       	movw	r14, r24
     284:	fc 01       	movw	r30, r24
     286:	60 81       	ld	r22, Z
     288:	62 95       	swap	r22
     28a:	66 0f       	add	r22, r22
     28c:	60 7e       	andi	r22, 0xE0	; 224
     28e:	82 e3       	ldi	r24, 0x32	; 50
     290:	90 d0       	rcall	.+288    	; 0x3b2 <MCP_write>
     292:	f7 01       	movw	r30, r14
     294:	60 81       	ld	r22, Z
     296:	66 95       	lsr	r22
     298:	66 95       	lsr	r22
     29a:	66 95       	lsr	r22
     29c:	81 e3       	ldi	r24, 0x31	; 49
     29e:	89 d0       	rcall	.+274    	; 0x3b2 <MCP_write>
     2a0:	f7 01       	movw	r30, r14
     2a2:	61 81       	ldd	r22, Z+1	; 0x01
     2a4:	85 e3       	ldi	r24, 0x35	; 53
     2a6:	85 d0       	rcall	.+266    	; 0x3b2 <MCP_write>
     2a8:	f7 01       	movw	r30, r14
     2aa:	81 81       	ldd	r24, Z+1	; 0x01
     2ac:	88 23       	and	r24, r24
     2ae:	91 f0       	breq	.+36     	; 0x2d4 <CAN_sendMessage+0x5e>
     2b0:	87 01       	movw	r16, r14
     2b2:	0e 5f       	subi	r16, 0xFE	; 254
     2b4:	1f 4f       	sbci	r17, 0xFF	; 255
     2b6:	c0 e0       	ldi	r28, 0x00	; 0
     2b8:	d0 e0       	ldi	r29, 0x00	; 0
     2ba:	f8 01       	movw	r30, r16
     2bc:	61 91       	ld	r22, Z+
     2be:	8f 01       	movw	r16, r30
     2c0:	8c 2f       	mov	r24, r28
     2c2:	8a 5c       	subi	r24, 0xCA	; 202
     2c4:	76 d0       	rcall	.+236    	; 0x3b2 <MCP_write>
     2c6:	21 96       	adiw	r28, 0x01	; 1
     2c8:	f7 01       	movw	r30, r14
     2ca:	21 81       	ldd	r18, Z+1	; 0x01
     2cc:	30 e0       	ldi	r19, 0x00	; 0
     2ce:	c2 17       	cp	r28, r18
     2d0:	d3 07       	cpc	r29, r19
     2d2:	9c f3       	brlt	.-26     	; 0x2ba <CAN_sendMessage+0x44>
     2d4:	81 e8       	ldi	r24, 0x81	; 129
     2d6:	7e d0       	rcall	.+252    	; 0x3d4 <MCP_requestToSend>
     2d8:	df 91       	pop	r29
     2da:	cf 91       	pop	r28
     2dc:	1f 91       	pop	r17
     2de:	0f 91       	pop	r16
     2e0:	ff 90       	pop	r15
     2e2:	ef 90       	pop	r14
     2e4:	08 95       	ret

000002e6 <CAN_recieve>:
     2e6:	1f 93       	push	r17
     2e8:	cf 93       	push	r28
     2ea:	df 93       	push	r29
     2ec:	ec 01       	movw	r28, r24
     2ee:	8e e0       	ldi	r24, 0x0E	; 14
     2f0:	51 d0       	rcall	.+162    	; 0x394 <MCP_read>
     2f2:	8c 70       	andi	r24, 0x0C	; 12
     2f4:	19 f1       	breq	.+70     	; 0x33c <CAN_recieve+0x56>
     2f6:	81 e6       	ldi	r24, 0x61	; 97
     2f8:	4d d0       	rcall	.+154    	; 0x394 <MCP_read>
     2fa:	18 2f       	mov	r17, r24
     2fc:	82 e6       	ldi	r24, 0x62	; 98
     2fe:	4a d0       	rcall	.+148    	; 0x394 <MCP_read>
     300:	11 0f       	add	r17, r17
     302:	11 0f       	add	r17, r17
     304:	11 0f       	add	r17, r17
     306:	82 95       	swap	r24
     308:	86 95       	lsr	r24
     30a:	87 70       	andi	r24, 0x07	; 7
     30c:	18 2b       	or	r17, r24
     30e:	18 83       	st	Y, r17
     310:	85 e6       	ldi	r24, 0x65	; 101
     312:	40 d0       	rcall	.+128    	; 0x394 <MCP_read>
     314:	8f 70       	andi	r24, 0x0F	; 15
     316:	89 83       	std	Y+1, r24	; 0x01
     318:	88 23       	and	r24, r24
     31a:	61 f0       	breq	.+24     	; 0x334 <CAN_recieve+0x4e>
     31c:	10 e0       	ldi	r17, 0x00	; 0
     31e:	86 e6       	ldi	r24, 0x66	; 102
     320:	81 0f       	add	r24, r17
     322:	38 d0       	rcall	.+112    	; 0x394 <MCP_read>
     324:	fe 01       	movw	r30, r28
     326:	e1 0f       	add	r30, r17
     328:	f1 1d       	adc	r31, r1
     32a:	82 83       	std	Z+2, r24	; 0x02
     32c:	1f 5f       	subi	r17, 0xFF	; 255
     32e:	89 81       	ldd	r24, Y+1	; 0x01
     330:	18 17       	cp	r17, r24
     332:	a8 f3       	brcs	.-22     	; 0x31e <CAN_recieve+0x38>
     334:	40 e0       	ldi	r20, 0x00	; 0
     336:	61 e0       	ldi	r22, 0x01	; 1
     338:	8c e2       	ldi	r24, 0x2C	; 44
     33a:	57 d0       	rcall	.+174    	; 0x3ea <MCP_bitMod>
     33c:	df 91       	pop	r29
     33e:	cf 91       	pop	r28
     340:	1f 91       	pop	r17
     342:	08 95       	ret

00000344 <CAN_PWMPosition>:

void CAN_PWMPosition(CAN_message * msgPos){ 
	uint8_t xValue = msgPos->data[0];
	PWM_setDutyCycle(xValue);
     344:	fc 01       	movw	r30, r24
     346:	82 81       	ldd	r24, Z+2	; 0x02
     348:	90 e0       	ldi	r25, 0x00	; 0
     34a:	a6 c1       	rjmp	.+844    	; 0x698 <PWM_setDutyCycle>
     34c:	08 95       	ret

0000034e <dacWrite>:
void dacInit(uint8_t address){
	TWI_Master_Initialise();
	TWIaddress = address;
}

void dacWrite(uint8_t channel, uint8_t val){	
     34e:	cf 93       	push	r28
     350:	df 93       	push	r29
     352:	00 d0       	rcall	.+0      	; 0x354 <dacWrite+0x6>
     354:	cd b7       	in	r28, 0x3d	; 61
     356:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] = { MAX520_TWI_ADDR_BASE | ((TWIaddress & 0x07) << 1), channel & 0x07, val };	
     358:	90 91 04 03 	lds	r25, 0x0304
     35c:	97 70       	andi	r25, 0x07	; 7
     35e:	99 0f       	add	r25, r25
     360:	90 65       	ori	r25, 0x50	; 80
     362:	99 83       	std	Y+1, r25	; 0x01
     364:	87 70       	andi	r24, 0x07	; 7
     366:	8a 83       	std	Y+2, r24	; 0x02
     368:	6b 83       	std	Y+3, r22	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     36a:	63 e0       	ldi	r22, 0x03	; 3
     36c:	ce 01       	movw	r24, r28
     36e:	01 96       	adiw	r24, 0x01	; 1
     370:	cf d1       	rcall	.+926    	; 0x710 <TWI_Start_Transceiver_With_Data>
     372:	0f 90       	pop	r0
     374:	0f 90       	pop	r0
     376:	0f 90       	pop	r0
     378:	df 91       	pop	r29
     37a:	cf 91       	pop	r28
     37c:	08 95       	ret

0000037e <solenoid_init>:
	else
		ball_detected = 0;
}

void solenoid_init(){
	DDRL	|= (1 << DDL0);
     37e:	ea e0       	ldi	r30, 0x0A	; 10
     380:	f1 e0       	ldi	r31, 0x01	; 1
     382:	80 81       	ld	r24, Z
     384:	81 60       	ori	r24, 0x01	; 1
     386:	80 83       	st	Z, r24
	PORTL	|= (1 << PL0);
     388:	eb e0       	ldi	r30, 0x0B	; 11
     38a:	f1 e0       	ldi	r31, 0x01	; 1
     38c:	80 81       	ld	r24, Z
     38e:	81 60       	ori	r24, 0x01	; 1
     390:	80 83       	st	Z, r24
     392:	08 95       	ret

00000394 <MCP_read>:
	SPI_slaveEnable(1); //enable CS pin	
	SPI_write(MCP_READ_STATUS); //read status instruction	
	char temp = SPI_read();
	SPI_slaveEnable(0); //disable CS pin
	return temp;
}
     394:	cf 93       	push	r28
     396:	c8 2f       	mov	r28, r24
     398:	81 e0       	ldi	r24, 0x01	; 1
     39a:	a9 d1       	rcall	.+850    	; 0x6ee <SPI_slaveEnable>
     39c:	83 e0       	ldi	r24, 0x03	; 3
     39e:	9e d1       	rcall	.+828    	; 0x6dc <SPI_write>
     3a0:	8c 2f       	mov	r24, r28
     3a2:	9c d1       	rcall	.+824    	; 0x6dc <SPI_write>
     3a4:	a0 d1       	rcall	.+832    	; 0x6e6 <SPI_read>
     3a6:	c8 2f       	mov	r28, r24
     3a8:	80 e0       	ldi	r24, 0x00	; 0
     3aa:	a1 d1       	rcall	.+834    	; 0x6ee <SPI_slaveEnable>
     3ac:	8c 2f       	mov	r24, r28
     3ae:	cf 91       	pop	r28
     3b0:	08 95       	ret

000003b2 <MCP_write>:
     3b2:	cf 93       	push	r28
     3b4:	df 93       	push	r29
     3b6:	d8 2f       	mov	r29, r24
     3b8:	c6 2f       	mov	r28, r22
     3ba:	81 e0       	ldi	r24, 0x01	; 1
     3bc:	98 d1       	rcall	.+816    	; 0x6ee <SPI_slaveEnable>
     3be:	82 e0       	ldi	r24, 0x02	; 2
     3c0:	8d d1       	rcall	.+794    	; 0x6dc <SPI_write>
     3c2:	8d 2f       	mov	r24, r29
     3c4:	8b d1       	rcall	.+790    	; 0x6dc <SPI_write>
     3c6:	8c 2f       	mov	r24, r28
     3c8:	89 d1       	rcall	.+786    	; 0x6dc <SPI_write>
     3ca:	80 e0       	ldi	r24, 0x00	; 0
     3cc:	90 d1       	rcall	.+800    	; 0x6ee <SPI_slaveEnable>
     3ce:	df 91       	pop	r29
     3d0:	cf 91       	pop	r28
     3d2:	08 95       	ret

000003d4 <MCP_requestToSend>:
     3d4:	cf 93       	push	r28
     3d6:	c8 2f       	mov	r28, r24
     3d8:	81 e0       	ldi	r24, 0x01	; 1
     3da:	89 d1       	rcall	.+786    	; 0x6ee <SPI_slaveEnable>
     3dc:	8c 2f       	mov	r24, r28
     3de:	81 68       	ori	r24, 0x81	; 129
     3e0:	7d d1       	rcall	.+762    	; 0x6dc <SPI_write>
     3e2:	80 e0       	ldi	r24, 0x00	; 0
     3e4:	84 d1       	rcall	.+776    	; 0x6ee <SPI_slaveEnable>
     3e6:	cf 91       	pop	r28
     3e8:	08 95       	ret

000003ea <MCP_bitMod>:

void MCP_bitMod(char adr, char mask, char data){
     3ea:	1f 93       	push	r17
     3ec:	cf 93       	push	r28
     3ee:	df 93       	push	r29
     3f0:	18 2f       	mov	r17, r24
     3f2:	d6 2f       	mov	r29, r22
     3f4:	c4 2f       	mov	r28, r20
	SPI_slaveEnable(1); //enable CS pin
     3f6:	81 e0       	ldi	r24, 0x01	; 1
     3f8:	7a d1       	rcall	.+756    	; 0x6ee <SPI_slaveEnable>
	SPI_write(MCP_BITMOD); //bit modify instruction
     3fa:	85 e0       	ldi	r24, 0x05	; 5
     3fc:	6f d1       	rcall	.+734    	; 0x6dc <SPI_write>
	SPI_write(adr); //set address
     3fe:	81 2f       	mov	r24, r17
     400:	6d d1       	rcall	.+730    	; 0x6dc <SPI_write>
	SPI_write(mask); //set bitmask
     402:	8d 2f       	mov	r24, r29
     404:	6b d1       	rcall	.+726    	; 0x6dc <SPI_write>
	SPI_write(data); //write data	
     406:	8c 2f       	mov	r24, r28
     408:	69 d1       	rcall	.+722    	; 0x6dc <SPI_write>
	SPI_slaveEnable(0); //disable CS pin
     40a:	80 e0       	ldi	r24, 0x00	; 0
     40c:	70 d1       	rcall	.+736    	; 0x6ee <SPI_slaveEnable>
}
     40e:	df 91       	pop	r29
     410:	cf 91       	pop	r28
     412:	1f 91       	pop	r17
     414:	08 95       	ret

00000416 <MCP_reset>:

void MCP_reset(){
	SPI_slaveEnable(1); //enable CS pin	
     416:	81 e0       	ldi	r24, 0x01	; 1
     418:	6a d1       	rcall	.+724    	; 0x6ee <SPI_slaveEnable>
	SPI_write(MCP_RESET); //reset instruction	
     41a:	80 ec       	ldi	r24, 0xC0	; 192
     41c:	5f d1       	rcall	.+702    	; 0x6dc <SPI_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     41e:	8f e3       	ldi	r24, 0x3F	; 63
     420:	9c e9       	ldi	r25, 0x9C	; 156
     422:	01 97       	sbiw	r24, 0x01	; 1
     424:	f1 f7       	brne	.-4      	; 0x422 <MCP_reset+0xc>
     426:	00 c0       	rjmp	.+0      	; 0x428 <MCP_reset+0x12>
     428:	00 00       	nop
	_delay_ms(10);
	SPI_slaveEnable(0); //disable CS pin
     42a:	80 e0       	ldi	r24, 0x00	; 0
     42c:	60 c1       	rjmp	.+704    	; 0x6ee <SPI_slaveEnable>
     42e:	08 95       	ret

00000430 <MOTOR_reset>:
	//printf("r: %d\n", r);
	//printf("y: %d\n", y);
	//printf("u: %d\n\n\n", u);
	return u;
	
}
     430:	e2 e0       	ldi	r30, 0x02	; 2
     432:	f1 e0       	ldi	r31, 0x01	; 1
     434:	80 81       	ld	r24, Z
     436:	8f 7b       	andi	r24, 0xBF	; 191
     438:	80 83       	st	Z, r24
     43a:	8a e6       	ldi	r24, 0x6A	; 106
     43c:	8a 95       	dec	r24
     43e:	f1 f7       	brne	.-4      	; 0x43c <MOTOR_reset+0xc>
     440:	00 c0       	rjmp	.+0      	; 0x442 <MOTOR_reset+0x12>
     442:	80 81       	ld	r24, Z
     444:	80 64       	ori	r24, 0x40	; 64
     446:	80 83       	st	Z, r24
     448:	87 ea       	ldi	r24, 0xA7	; 167
     44a:	92 e0       	ldi	r25, 0x02	; 2
     44c:	d1 c3       	rjmp	.+1954   	; 0xbf0 <puts>
     44e:	08 95       	ret

00000450 <motor_init>:
     450:	78 94       	sei
     452:	e1 e0       	ldi	r30, 0x01	; 1
     454:	f1 e0       	ldi	r31, 0x01	; 1
     456:	80 81       	ld	r24, Z
     458:	82 61       	ori	r24, 0x12	; 18
     45a:	80 83       	st	Z, r24
     45c:	80 81       	ld	r24, Z
     45e:	88 66       	ori	r24, 0x68	; 104
     460:	80 83       	st	Z, r24
     462:	e2 e0       	ldi	r30, 0x02	; 2
     464:	f1 e0       	ldi	r31, 0x01	; 1
     466:	80 81       	ld	r24, Z
     468:	80 61       	ori	r24, 0x10	; 16
     46a:	80 83       	st	Z, r24
     46c:	80 81       	ld	r24, Z
     46e:	80 62       	ori	r24, 0x20	; 32
     470:	80 83       	st	Z, r24
     472:	80 81       	ld	r24, Z
     474:	80 64       	ori	r24, 0x40	; 64
     476:	80 83       	st	Z, r24
     478:	db cf       	rjmp	.-74     	; 0x430 <MOTOR_reset>
     47a:	08 95       	ret

0000047c <motorDirection>:
     47c:	88 23       	and	r24, r24
     47e:	31 f0       	breq	.+12     	; 0x48c <motorDirection+0x10>
     480:	e2 e0       	ldi	r30, 0x02	; 2
     482:	f1 e0       	ldi	r31, 0x01	; 1
     484:	80 81       	ld	r24, Z
     486:	8d 7f       	andi	r24, 0xFD	; 253
     488:	80 83       	st	Z, r24
     48a:	08 95       	ret
     48c:	e2 e0       	ldi	r30, 0x02	; 2
     48e:	f1 e0       	ldi	r31, 0x01	; 1
     490:	80 81       	ld	r24, Z
     492:	82 60       	ori	r24, 0x02	; 2
     494:	80 83       	st	Z, r24
     496:	08 95       	ret

00000498 <motorEncoderRead>:
     498:	e2 e0       	ldi	r30, 0x02	; 2
     49a:	f1 e0       	ldi	r31, 0x01	; 1
     49c:	80 81       	ld	r24, Z
     49e:	8f 7d       	andi	r24, 0xDF	; 223
     4a0:	80 83       	st	Z, r24
     4a2:	80 81       	ld	r24, Z
     4a4:	87 7f       	andi	r24, 0xF7	; 247
     4a6:	80 83       	st	Z, r24
     4a8:	8a e6       	ldi	r24, 0x6A	; 106
     4aa:	8a 95       	dec	r24
     4ac:	f1 f7       	brne	.-4      	; 0x4aa <motorEncoderRead+0x12>
     4ae:	00 c0       	rjmp	.+0      	; 0x4b0 <motorEncoderRead+0x18>
     4b0:	20 91 06 01 	lds	r18, 0x0106
     4b4:	80 81       	ld	r24, Z
     4b6:	88 60       	ori	r24, 0x08	; 8
     4b8:	80 83       	st	Z, r24
     4ba:	8a e6       	ldi	r24, 0x6A	; 106
     4bc:	8a 95       	dec	r24
     4be:	f1 f7       	brne	.-4      	; 0x4bc <motorEncoderRead+0x24>
     4c0:	00 c0       	rjmp	.+0      	; 0x4c2 <motorEncoderRead+0x2a>
     4c2:	80 91 06 01 	lds	r24, 0x0106
     4c6:	90 e0       	ldi	r25, 0x00	; 0
     4c8:	92 2b       	or	r25, r18
     4ca:	90 93 06 03 	sts	0x0306, r25
     4ce:	80 93 05 03 	sts	0x0305, r24
     4d2:	08 95       	ret

000004d4 <MOTOR_PIcontroller_Pos>:

int16_t MOTOR_PIcontroller_Pos(uint8_t pos){
     4d4:	8f 92       	push	r8
     4d6:	9f 92       	push	r9
     4d8:	bf 92       	push	r11
     4da:	cf 92       	push	r12
     4dc:	df 92       	push	r13
     4de:	ef 92       	push	r14
     4e0:	ff 92       	push	r15
     4e2:	0f 93       	push	r16
     4e4:	1f 93       	push	r17
     4e6:	cf 93       	push	r28
     4e8:	df 93       	push	r29
	
	int16_t uMax = 8000;
	uint8_t uMin = 0;
	
	//Convert input to valid range
	int16_t setpoint = uMax * 0.01 * pos;
     4ea:	68 2f       	mov	r22, r24
     4ec:	70 e0       	ldi	r23, 0x00	; 0
     4ee:	80 e0       	ldi	r24, 0x00	; 0
     4f0:	90 e0       	ldi	r25, 0x00	; 0
     4f2:	07 d2       	rcall	.+1038   	; 0x902 <__floatsisf>
     4f4:	20 e0       	ldi	r18, 0x00	; 0
     4f6:	30 e0       	ldi	r19, 0x00	; 0
     4f8:	40 ea       	ldi	r20, 0xA0	; 160
     4fa:	52 e4       	ldi	r21, 0x42	; 66
     4fc:	8e d2       	rcall	.+1308   	; 0xa1a <__mulsf3>
     4fe:	ce d1       	rcall	.+924    	; 0x89c <__fixsfsi>
     500:	6b 01       	movw	r12, r22
     502:	7c 01       	movw	r14, r24
	
	//Read meas
	int16_t measured_pos = abs(motorEncoderRead());
     504:	c9 df       	rcall	.-110    	; 0x498 <motorEncoderRead>
     506:	ec 01       	movw	r28, r24
     508:	99 23       	and	r25, r25
     50a:	1c f4       	brge	.+6      	; 0x512 <MOTOR_PIcontroller_Pos+0x3e>
     50c:	d1 95       	neg	r29
     50e:	c1 95       	neg	r28
     510:	d1 09       	sbc	r29, r1
	
	int16_t error = (setpoint-measured_pos);
     512:	86 01       	movw	r16, r12
     514:	0c 1b       	sub	r16, r28
     516:	1d 0b       	sbc	r17, r29
		
	error_sum += error;
     518:	b0 90 07 03 	lds	r11, 0x0307
     51c:	b0 0e       	add	r11, r16
     51e:	b0 92 07 03 	sts	0x0307, r11
	
	int16_t pTerm = kp * error;
     522:	b8 01       	movw	r22, r16
     524:	88 27       	eor	r24, r24
     526:	77 fd       	sbrc	r23, 7
     528:	80 95       	com	r24
     52a:	98 2f       	mov	r25, r24
     52c:	ea d1       	rcall	.+980    	; 0x902 <__floatsisf>
     52e:	26 e6       	ldi	r18, 0x66	; 102
     530:	36 e6       	ldi	r19, 0x66	; 102
     532:	46 e6       	ldi	r20, 0x66	; 102
     534:	5f e3       	ldi	r21, 0x3F	; 63
     536:	71 d2       	rcall	.+1250   	; 0xa1a <__mulsf3>
     538:	b1 d1       	rcall	.+866    	; 0x89c <__fixsfsi>
	int16_t iTerm = ki * error_sum;
     53a:	2b 2d       	mov	r18, r11
     53c:	33 27       	eor	r19, r19
     53e:	27 fd       	sbrc	r18, 7
     540:	30 95       	com	r19
	
	int16_t output = pTerm + iTerm;
     542:	49 01       	movw	r8, r18
     544:	86 0e       	add	r8, r22
     546:	97 1e       	adc	r9, r23
	
	
	printf("Er: %d\t\tSkal: %d\t\tError: %d\t\tError sum: %d\t\tOutput: %d\n", measured_pos, setpoint,error, error_sum, output);
     548:	9f 92       	push	r9
     54a:	8f 92       	push	r8
     54c:	3f 93       	push	r19
     54e:	bf 92       	push	r11
     550:	1f 93       	push	r17
     552:	0f 93       	push	r16
     554:	df 92       	push	r13
     556:	cf 92       	push	r12
     558:	df 93       	push	r29
     55a:	cf 93       	push	r28
     55c:	85 eb       	ldi	r24, 0xB5	; 181
     55e:	92 e0       	ldi	r25, 0x02	; 2
     560:	9f 93       	push	r25
     562:	8f 93       	push	r24
     564:	34 d3       	rcall	.+1640   	; 0xbce <printf>
		
	return output;
     566:	8d b7       	in	r24, 0x3d	; 61
     568:	9e b7       	in	r25, 0x3e	; 62
     56a:	0c 96       	adiw	r24, 0x0c	; 12
     56c:	0f b6       	in	r0, 0x3f	; 63
     56e:	f8 94       	cli
     570:	9e bf       	out	0x3e, r25	; 62
     572:	0f be       	out	0x3f, r0	; 63
     574:	8d bf       	out	0x3d, r24	; 61
     576:	c4 01       	movw	r24, r8
     578:	df 91       	pop	r29
     57a:	cf 91       	pop	r28
     57c:	1f 91       	pop	r17
     57e:	0f 91       	pop	r16
     580:	ff 90       	pop	r15
     582:	ef 90       	pop	r14
     584:	df 90       	pop	r13
     586:	cf 90       	pop	r12
     588:	bf 90       	pop	r11
     58a:	9f 90       	pop	r9
     58c:	8f 90       	pop	r8
     58e:	08 95       	ret

00000590 <motorSpeedPos>:
	//speed = MOTOR_PDcontroller(abs(speed));
	//printf("Speed: %d\n", abs(speed));
	dacWrite(0, abs(speed));
}

void motorSpeedPos(uint16_t * pos){
     590:	0f 93       	push	r16
     592:	1f 93       	push	r17
     594:	cf 93       	push	r28
     596:	df 93       	push	r29
	
	int16_t speed = MOTOR_PIcontroller_Pos(*pos);
     598:	fc 01       	movw	r30, r24
     59a:	80 81       	ld	r24, Z
     59c:	9b df       	rcall	.-202    	; 0x4d4 <MOTOR_PIcontroller_Pos>
	speed = speed / 20;
     59e:	64 e1       	ldi	r22, 0x14	; 20
     5a0:	70 e0       	ldi	r23, 0x00	; 0
     5a2:	9e d2       	rcall	.+1340   	; 0xae0 <__divmodhi4>
     5a4:	eb 01       	movw	r28, r22
     5a6:	8b 01       	movw	r16, r22
	//set motor direction
	if(speed < 0)
     5a8:	77 23       	and	r23, r23
     5aa:	1c f4       	brge	.+6      	; 0x5b2 <motorSpeedPos+0x22>
		motorDirection(1);
     5ac:	81 e0       	ldi	r24, 0x01	; 1
     5ae:	66 df       	rcall	.-308    	; 0x47c <motorDirection>
     5b0:	02 c0       	rjmp	.+4      	; 0x5b6 <motorSpeedPos+0x26>
	else
		motorDirection(0);
     5b2:	80 e0       	ldi	r24, 0x00	; 0
     5b4:	63 df       	rcall	.-314    	; 0x47c <motorDirection>
	
	//Cap motor speed
	if(abs(speed) > maxSpeed)
     5b6:	80 91 06 02 	lds	r24, 0x0206
     5ba:	90 e0       	ldi	r25, 0x00	; 0
     5bc:	9e 01       	movw	r18, r28
     5be:	11 23       	and	r17, r17
     5c0:	24 f4       	brge	.+8      	; 0x5ca <motorSpeedPos+0x3a>
     5c2:	22 27       	eor	r18, r18
     5c4:	33 27       	eor	r19, r19
     5c6:	2c 1b       	sub	r18, r28
     5c8:	3d 0b       	sbc	r19, r29
     5ca:	82 17       	cp	r24, r18
     5cc:	93 07       	cpc	r25, r19
     5ce:	0c f0       	brlt	.+2      	; 0x5d2 <motorSpeedPos+0x42>
}

void motorSpeedPos(uint16_t * pos){
	
	int16_t speed = MOTOR_PIcontroller_Pos(*pos);
	speed = speed / 20;
     5d0:	ce 01       	movw	r24, r28
	
	//Cap motor speed
	if(abs(speed) > maxSpeed)
		speed = maxSpeed;	
	//printf("Speed: %d\n", speed);
	dacWrite(0, abs(speed));
     5d2:	bc 01       	movw	r22, r24
     5d4:	99 23       	and	r25, r25
     5d6:	24 f4       	brge	.+8      	; 0x5e0 <motorSpeedPos+0x50>
     5d8:	66 27       	eor	r22, r22
     5da:	77 27       	eor	r23, r23
     5dc:	68 1b       	sub	r22, r24
     5de:	79 0b       	sbc	r23, r25
     5e0:	80 e0       	ldi	r24, 0x00	; 0
     5e2:	90 e0       	ldi	r25, 0x00	; 0
     5e4:	b4 de       	rcall	.-664    	; 0x34e <dacWrite>
}
     5e6:	df 91       	pop	r29
     5e8:	cf 91       	pop	r28
     5ea:	1f 91       	pop	r17
     5ec:	0f 91       	pop	r16
     5ee:	08 95       	ret

000005f0 <main>:
#include <stdio.h>
#include <string.h>
#include <util/delay.h>

int main(void)
{
     5f0:	cf 93       	push	r28
     5f2:	df 93       	push	r29
     5f4:	cd b7       	in	r28, 0x3d	; 61
     5f6:	de b7       	in	r29, 0x3e	; 62
     5f8:	64 97       	sbiw	r28, 0x14	; 20
     5fa:	0f b6       	in	r0, 0x3f	; 63
     5fc:	f8 94       	cli
     5fe:	de bf       	out	0x3e, r29	; 62
     600:	0f be       	out	0x3f, r0	; 63
     602:	cd bf       	out	0x3d, r28	; 61
	//Initialize commands
	uartInit();
     604:	3a d1       	rcall	.+628    	; 0x87a <uartInit>
	CAN_init();
     606:	f3 dd       	rcall	.-1050   	; 0x1ee <CAN_init>
	TC_init();
     608:	27 d0       	rcall	.+78     	; 0x658 <TC_init>
	ADC_init();
     60a:	de dd       	rcall	.-1092   	; 0x1c8 <ADC_init>
	solenoid_init();
     60c:	b8 de       	rcall	.-656    	; 0x37e <solenoid_init>
	//dacInit(0b111);
	motor_init();
     60e:	20 df       	rcall	.-448    	; 0x450 <motor_init>
	TWI_Master_Initialise();
     610:	75 d0       	rcall	.+234    	; 0x6fc <TWI_Master_Initialise>
	
	CAN_message message;
	message.id = 2;
     612:	82 e0       	ldi	r24, 0x02	; 2
     614:	89 83       	std	Y+1, r24	; 0x01
	message.length = 1;
     616:	81 e0       	ldi	r24, 0x01	; 1
     618:	8a 83       	std	Y+2, r24	; 0x02
	
	CAN_message receivedMessage;
	
	printf("Initializing node 2...\n");
     61a:	8d ee       	ldi	r24, 0xED	; 237
     61c:	92 e0       	ldi	r25, 0x02	; 2
     61e:	e8 d2       	rcall	.+1488   	; 0xbf0 <puts>
	//motor_test();
	while(1)
    {
        CAN_recieve(&receivedMessage);
     620:	ce 01       	movw	r24, r28
     622:	0b 96       	adiw	r24, 0x0b	; 11
     624:	60 de       	rcall	.-832    	; 0x2e6 <CAN_recieve>
     626:	8f e3       	ldi	r24, 0x3F	; 63
     628:	9c e9       	ldi	r25, 0x9C	; 156
     62a:	01 97       	sbiw	r24, 0x01	; 1
     62c:	f1 f7       	brne	.-4      	; 0x62a <main+0x3a>
     62e:	00 c0       	rjmp	.+0      	; 0x630 <main+0x40>
     630:	00 00       	nop
        //_delay_ms(20);
		//CAN_printMessage(&receivedMessage);
		
		_delay_ms(10);
		CAN_PWMPosition(&receivedMessage);
     632:	ce 01       	movw	r24, r28
     634:	0b 96       	adiw	r24, 0x0b	; 11
     636:	86 de       	rcall	.-756    	; 0x344 <CAN_PWMPosition>
		//get_score();
		//solenoid_trigger(&receivedMessage);
		
		message.data[0] = newgame.score;
     638:	80 91 0f 03 	lds	r24, 0x030F
     63c:	8b 83       	std	Y+3, r24	; 0x03
		CAN_sendMessage(&message);
     63e:	ce 01       	movw	r24, r28
     640:	01 96       	adiw	r24, 0x01	; 1
     642:	19 de       	rcall	.-974    	; 0x276 <CAN_sendMessage>
     644:	8f e3       	ldi	r24, 0x3F	; 63
     646:	9c e9       	ldi	r25, 0x9C	; 156
     648:	01 97       	sbiw	r24, 0x01	; 1
     64a:	f1 f7       	brne	.-4      	; 0x648 <main+0x58>
     64c:	00 c0       	rjmp	.+0      	; 0x64e <main+0x5e>
     64e:	00 00       	nop
		
		
		//motorSpeed(receivedMessage.data[3]);
		//motor_test();
		//motorEncoderRead();	
		motorSpeedPos(&receivedMessage.data[3]);
     650:	ce 01       	movw	r24, r28
     652:	40 96       	adiw	r24, 0x10	; 16
     654:	9d df       	rcall	.-198    	; 0x590 <motorSpeedPos>
     656:	e4 cf       	rjmp	.-56     	; 0x620 <main+0x30>

00000658 <TC_init>:
#include <avr/interrupt.h>
#include "CAN.h"

void TC_init(){

	TCCR3A |= (1 << WGM30) | (1 << WGM31);
     658:	a0 e9       	ldi	r26, 0x90	; 144
     65a:	b0 e0       	ldi	r27, 0x00	; 0
     65c:	8c 91       	ld	r24, X
     65e:	83 60       	ori	r24, 0x03	; 3
     660:	8c 93       	st	X, r24
	TCCR3B |= (1 << WGM32) | (1 << WGM33);
     662:	e1 e9       	ldi	r30, 0x91	; 145
     664:	f0 e0       	ldi	r31, 0x00	; 0
     666:	80 81       	ld	r24, Z
     668:	88 61       	ori	r24, 0x18	; 24
     66a:	80 83       	st	Z, r24

	DDRE |= (1 << DDE3) | (1 << DDE4) | (1 << DDE5);
     66c:	8d b1       	in	r24, 0x0d	; 13
     66e:	88 63       	ori	r24, 0x38	; 56
     670:	8d b9       	out	0x0d, r24	; 13

	OCR3AH = 0xA4;
     672:	84 ea       	ldi	r24, 0xA4	; 164
     674:	80 93 99 00 	sts	0x0099, r24
	OCR3AL = 0x0F;
     678:	8f e0       	ldi	r24, 0x0F	; 15
     67a:	80 93 98 00 	sts	0x0098, r24

	TCCR3A |= (1 << COM3A1) | (1 << COM3B1) | (1 << COM3C1) ;
     67e:	8c 91       	ld	r24, X
     680:	88 6a       	ori	r24, 0xA8	; 168
     682:	8c 93       	st	X, r24
	TCCR3A &= ~((1 << COM3A0) | (1 << COM3B0) | (1 << COM3C0));	
     684:	8c 91       	ld	r24, X
     686:	8b 7a       	andi	r24, 0xAB	; 171
     688:	8c 93       	st	X, r24

	TCCR3B |= (1 << CS31);
     68a:	80 81       	ld	r24, Z
     68c:	82 60       	ori	r24, 0x02	; 2
     68e:	80 83       	st	Z, r24
	TCCR3B &= ~((1 << CS30) | (1 << CS32));
     690:	80 81       	ld	r24, Z
     692:	8a 7f       	andi	r24, 0xFA	; 250
     694:	80 83       	st	Z, r24
     696:	08 95       	ret

00000698 <PWM_setDutyCycle>:

}

void PWM_setDutyCycle(uint8_t xValue)
{
  	uint16_t dutyC = (1800+(xValue*20));
     698:	24 e1       	ldi	r18, 0x14	; 20
     69a:	82 9f       	mul	r24, r18
     69c:	c0 01       	movw	r24, r0
     69e:	11 24       	eor	r1, r1
     6a0:	88 5f       	subi	r24, 0xF8	; 248
     6a2:	98 4f       	sbci	r25, 0xF8	; 248

	if(dutyC < 1800){
     6a4:	88 30       	cpi	r24, 0x08	; 8
     6a6:	27 e0       	ldi	r18, 0x07	; 7
     6a8:	92 07       	cpc	r25, r18
     6aa:	38 f0       	brcs	.+14     	; 0x6ba <PWM_setDutyCycle+0x22>
     6ac:	86 36       	cpi	r24, 0x66	; 102
     6ae:	20 e1       	ldi	r18, 0x10	; 16
     6b0:	92 07       	cpc	r25, r18
     6b2:	28 f0       	brcs	.+10     	; 0x6be <PWM_setDutyCycle+0x26>
     6b4:	85 e6       	ldi	r24, 0x65	; 101
     6b6:	90 e1       	ldi	r25, 0x10	; 16
     6b8:	02 c0       	rjmp	.+4      	; 0x6be <PWM_setDutyCycle+0x26>
		dutyC = 1800;
     6ba:	88 e0       	ldi	r24, 0x08	; 8
     6bc:	97 e0       	ldi	r25, 0x07	; 7
	}
	else if(dutyC > 4197){
		dutyC = 4197;
	}
	int high = (dutyC >> 8);
	int low = (dutyC & 0xff);
     6be:	9c 01       	movw	r18, r24
     6c0:	33 27       	eor	r19, r19
	OCR3BL = low;
     6c2:	20 93 9a 00 	sts	0x009A, r18
	OCR3BH = high;
     6c6:	90 93 9b 00 	sts	0x009B, r25
     6ca:	08 95       	ret

000006cc <SPI_init>:
#include <avr/io.h>
#include <util/delay.h>

void SPI_init(void){	
	//Set outputs
	DDRB	|=	(1<<DDB0)
     6cc:	84 b1       	in	r24, 0x04	; 4
     6ce:	87 68       	ori	r24, 0x87	; 135
     6d0:	84 b9       	out	0x04, r24	; 4
			|	(1<<DDB1)
			|	(1<<DDB2)
			|	(1<<DDB7);
			
	//Set CS pin high
	PORTB	|=	(1<<PINB7);
     6d2:	2f 9a       	sbi	0x05, 7	; 5
	
	SPCR	|=	(1<<SPE) 
     6d4:	8c b5       	in	r24, 0x2c	; 44
     6d6:	81 65       	ori	r24, 0x51	; 81
     6d8:	8c bd       	out	0x2c, r24	; 44
     6da:	08 95       	ret

000006dc <SPI_write>:
			|	(1<<MSTR) 
			|	(1<<SPR0); // Enable SPI, Master, set clock rate fck/16
}

void SPI_write(char c){
	SPDR = c; // Start transmission
     6dc:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));	// Wait for transmission complete
     6de:	0d b4       	in	r0, 0x2d	; 45
     6e0:	07 fe       	sbrs	r0, 7
     6e2:	fd cf       	rjmp	.-6      	; 0x6de <SPI_write+0x2>
}
     6e4:	08 95       	ret

000006e6 <SPI_read>:

char SPI_read(){
	SPI_write(0x00);
     6e6:	80 e0       	ldi	r24, 0x00	; 0
     6e8:	f9 df       	rcall	.-14     	; 0x6dc <SPI_write>
	uint8_t temp = SPDR;
     6ea:	8e b5       	in	r24, 0x2e	; 46
	return temp;
}
     6ec:	08 95       	ret

000006ee <SPI_slaveEnable>:

void SPI_slaveEnable(uint8_t enable){	
	if(enable == 1)
     6ee:	81 30       	cpi	r24, 0x01	; 1
     6f0:	19 f4       	brne	.+6      	; 0x6f8 <SPI_slaveEnable+0xa>
		PORTB &= !(1<<PB7);
     6f2:	85 b1       	in	r24, 0x05	; 5
     6f4:	15 b8       	out	0x05, r1	; 5
     6f6:	08 95       	ret
	else
		PORTB |= (1<<PB7);
     6f8:	2f 9a       	sbi	0x05, 7	; 5
     6fa:	08 95       	ret

000006fc <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     6fc:	8c e0       	ldi	r24, 0x0C	; 12
     6fe:	80 93 b8 00 	sts	0x00B8, r24
     702:	8f ef       	ldi	r24, 0xFF	; 255
     704:	80 93 bb 00 	sts	0x00BB, r24
     708:	84 e0       	ldi	r24, 0x04	; 4
     70a:	80 93 bc 00 	sts	0x00BC, r24
     70e:	08 95       	ret

00000710 <TWI_Start_Transceiver_With_Data>:
     710:	ec eb       	ldi	r30, 0xBC	; 188
     712:	f0 e0       	ldi	r31, 0x00	; 0
     714:	20 81       	ld	r18, Z
     716:	20 fd       	sbrc	r18, 0
     718:	fd cf       	rjmp	.-6      	; 0x714 <TWI_Start_Transceiver_With_Data+0x4>
     71a:	60 93 0a 03 	sts	0x030A, r22
     71e:	fc 01       	movw	r30, r24
     720:	20 81       	ld	r18, Z
     722:	20 93 0b 03 	sts	0x030B, r18
     726:	20 fd       	sbrc	r18, 0
     728:	0c c0       	rjmp	.+24     	; 0x742 <TWI_Start_Transceiver_With_Data+0x32>
     72a:	62 30       	cpi	r22, 0x02	; 2
     72c:	50 f0       	brcs	.+20     	; 0x742 <TWI_Start_Transceiver_With_Data+0x32>
     72e:	dc 01       	movw	r26, r24
     730:	11 96       	adiw	r26, 0x01	; 1
     732:	ec e0       	ldi	r30, 0x0C	; 12
     734:	f3 e0       	ldi	r31, 0x03	; 3
     736:	81 e0       	ldi	r24, 0x01	; 1
     738:	9d 91       	ld	r25, X+
     73a:	91 93       	st	Z+, r25
     73c:	8f 5f       	subi	r24, 0xFF	; 255
     73e:	86 13       	cpse	r24, r22
     740:	fb cf       	rjmp	.-10     	; 0x738 <TWI_Start_Transceiver_With_Data+0x28>
     742:	10 92 09 03 	sts	0x0309, r1
     746:	88 ef       	ldi	r24, 0xF8	; 248
     748:	80 93 07 02 	sts	0x0207, r24
     74c:	85 ea       	ldi	r24, 0xA5	; 165
     74e:	80 93 bc 00 	sts	0x00BC, r24
     752:	08 95       	ret

00000754 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     754:	1f 92       	push	r1
     756:	0f 92       	push	r0
     758:	0f b6       	in	r0, 0x3f	; 63
     75a:	0f 92       	push	r0
     75c:	11 24       	eor	r1, r1
     75e:	0b b6       	in	r0, 0x3b	; 59
     760:	0f 92       	push	r0
     762:	2f 93       	push	r18
     764:	3f 93       	push	r19
     766:	8f 93       	push	r24
     768:	9f 93       	push	r25
     76a:	af 93       	push	r26
     76c:	bf 93       	push	r27
     76e:	ef 93       	push	r30
     770:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     772:	80 91 b9 00 	lds	r24, 0x00B9
     776:	90 e0       	ldi	r25, 0x00	; 0
     778:	fc 01       	movw	r30, r24
     77a:	38 97       	sbiw	r30, 0x08	; 8
     77c:	e1 35       	cpi	r30, 0x51	; 81
     77e:	f1 05       	cpc	r31, r1
     780:	08 f0       	brcs	.+2      	; 0x784 <__vector_39+0x30>
     782:	55 c0       	rjmp	.+170    	; 0x82e <__vector_39+0xda>
     784:	ee 58       	subi	r30, 0x8E	; 142
     786:	ff 4f       	sbci	r31, 0xFF	; 255
     788:	be c1       	rjmp	.+892    	; 0xb06 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     78a:	10 92 08 03 	sts	0x0308, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     78e:	e0 91 08 03 	lds	r30, 0x0308
     792:	80 91 0a 03 	lds	r24, 0x030A
     796:	e8 17       	cp	r30, r24
     798:	70 f4       	brcc	.+28     	; 0x7b6 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     79a:	81 e0       	ldi	r24, 0x01	; 1
     79c:	8e 0f       	add	r24, r30
     79e:	80 93 08 03 	sts	0x0308, r24
     7a2:	f0 e0       	ldi	r31, 0x00	; 0
     7a4:	e5 5f       	subi	r30, 0xF5	; 245
     7a6:	fc 4f       	sbci	r31, 0xFC	; 252
     7a8:	80 81       	ld	r24, Z
     7aa:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7ae:	85 e8       	ldi	r24, 0x85	; 133
     7b0:	80 93 bc 00 	sts	0x00BC, r24
     7b4:	43 c0       	rjmp	.+134    	; 0x83c <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     7b6:	80 91 09 03 	lds	r24, 0x0309
     7ba:	81 60       	ori	r24, 0x01	; 1
     7bc:	80 93 09 03 	sts	0x0309, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7c0:	84 e9       	ldi	r24, 0x94	; 148
     7c2:	80 93 bc 00 	sts	0x00BC, r24
     7c6:	3a c0       	rjmp	.+116    	; 0x83c <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     7c8:	e0 91 08 03 	lds	r30, 0x0308
     7cc:	81 e0       	ldi	r24, 0x01	; 1
     7ce:	8e 0f       	add	r24, r30
     7d0:	80 93 08 03 	sts	0x0308, r24
     7d4:	80 91 bb 00 	lds	r24, 0x00BB
     7d8:	f0 e0       	ldi	r31, 0x00	; 0
     7da:	e5 5f       	subi	r30, 0xF5	; 245
     7dc:	fc 4f       	sbci	r31, 0xFC	; 252
     7de:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     7e0:	20 91 08 03 	lds	r18, 0x0308
     7e4:	30 e0       	ldi	r19, 0x00	; 0
     7e6:	80 91 0a 03 	lds	r24, 0x030A
     7ea:	90 e0       	ldi	r25, 0x00	; 0
     7ec:	01 97       	sbiw	r24, 0x01	; 1
     7ee:	28 17       	cp	r18, r24
     7f0:	39 07       	cpc	r19, r25
     7f2:	24 f4       	brge	.+8      	; 0x7fc <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7f4:	85 ec       	ldi	r24, 0xC5	; 197
     7f6:	80 93 bc 00 	sts	0x00BC, r24
     7fa:	20 c0       	rjmp	.+64     	; 0x83c <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7fc:	85 e8       	ldi	r24, 0x85	; 133
     7fe:	80 93 bc 00 	sts	0x00BC, r24
     802:	1c c0       	rjmp	.+56     	; 0x83c <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     804:	80 91 bb 00 	lds	r24, 0x00BB
     808:	e0 91 08 03 	lds	r30, 0x0308
     80c:	f0 e0       	ldi	r31, 0x00	; 0
     80e:	e5 5f       	subi	r30, 0xF5	; 245
     810:	fc 4f       	sbci	r31, 0xFC	; 252
     812:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     814:	80 91 09 03 	lds	r24, 0x0309
     818:	81 60       	ori	r24, 0x01	; 1
     81a:	80 93 09 03 	sts	0x0309, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     81e:	84 e9       	ldi	r24, 0x94	; 148
     820:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     824:	0b c0       	rjmp	.+22     	; 0x83c <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     826:	85 ea       	ldi	r24, 0xA5	; 165
     828:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     82c:	07 c0       	rjmp	.+14     	; 0x83c <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     82e:	80 91 b9 00 	lds	r24, 0x00B9
     832:	80 93 07 02 	sts	0x0207, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     836:	84 e0       	ldi	r24, 0x04	; 4
     838:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     83c:	ff 91       	pop	r31
     83e:	ef 91       	pop	r30
     840:	bf 91       	pop	r27
     842:	af 91       	pop	r26
     844:	9f 91       	pop	r25
     846:	8f 91       	pop	r24
     848:	3f 91       	pop	r19
     84a:	2f 91       	pop	r18
     84c:	0f 90       	pop	r0
     84e:	0b be       	out	0x3b, r0	; 59
     850:	0f 90       	pop	r0
     852:	0f be       	out	0x3f, r0	; 63
     854:	0f 90       	pop	r0
     856:	1f 90       	pop	r1
     858:	18 95       	reti

0000085a <uartTransmit>:

//Transmit data to serial port
void uartTransmit(unsigned char data)
{
	//Wait for empty transmit buffer
	while( !(UCSR0A & (1<<UDRE0)) );
     85a:	e0 ec       	ldi	r30, 0xC0	; 192
     85c:	f0 e0       	ldi	r31, 0x00	; 0
     85e:	90 81       	ld	r25, Z
     860:	95 ff       	sbrs	r25, 5
     862:	fd cf       	rjmp	.-6      	; 0x85e <uartTransmit+0x4>
	//Put data into buffer, sends the data
	UDR0 = data;
     864:	80 93 c6 00 	sts	0x00C6, r24
     868:	08 95       	ret

0000086a <uartReceive>:

//Read data from serial port
unsigned char uartReceive()
{
	//Wait for data to be received
	while( !(UCSR0A & (1<<RXC0)) );
     86a:	e0 ec       	ldi	r30, 0xC0	; 192
     86c:	f0 e0       	ldi	r31, 0x00	; 0
     86e:	80 81       	ld	r24, Z
     870:	88 23       	and	r24, r24
     872:	ec f7       	brge	.-6      	; 0x86e <uartReceive+0x4>
	//Get and return received data from buffer
	return
     874:	80 91 c6 00 	lds	r24, 0x00C6
	UDR0;
     878:	08 95       	ret

0000087a <uartInit>:
//Initialize values to enable uart communication
void uartInit()
{
	//Set baud rate
	unsigned int baud = UBBR;
	UBRR0H = (unsigned char)(baud>>8);
     87a:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)baud;
     87e:	87 e6       	ldi	r24, 0x67	; 103
     880:	80 93 c4 00 	sts	0x00C4, r24
	//Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     884:	88 e1       	ldi	r24, 0x18	; 24
     886:	80 93 c1 00 	sts	0x00C1, r24
	//Set frame format: 8data, 2stop bit
	UCSR0C = (3<<UCSZ00);	
     88a:	86 e0       	ldi	r24, 0x06	; 6
     88c:	80 93 c2 00 	sts	0x00C2, r24
	//Connect the printf function to self defined uart functions
	fdevopen(uartTransmit, uartReceive);
     890:	65 e3       	ldi	r22, 0x35	; 53
     892:	74 e0       	ldi	r23, 0x04	; 4
     894:	8d e2       	ldi	r24, 0x2D	; 45
     896:	94 e0       	ldi	r25, 0x04	; 4
     898:	50 c1       	rjmp	.+672    	; 0xb3a <fdevopen>
     89a:	08 95       	ret

0000089c <__fixsfsi>:
     89c:	04 d0       	rcall	.+8      	; 0x8a6 <__fixunssfsi>
     89e:	68 94       	set
     8a0:	b1 11       	cpse	r27, r1
     8a2:	b5 c0       	rjmp	.+362    	; 0xa0e <__fp_szero>
     8a4:	08 95       	ret

000008a6 <__fixunssfsi>:
     8a6:	98 d0       	rcall	.+304    	; 0x9d8 <__fp_splitA>
     8a8:	88 f0       	brcs	.+34     	; 0x8cc <__fixunssfsi+0x26>
     8aa:	9f 57       	subi	r25, 0x7F	; 127
     8ac:	90 f0       	brcs	.+36     	; 0x8d2 <__fixunssfsi+0x2c>
     8ae:	b9 2f       	mov	r27, r25
     8b0:	99 27       	eor	r25, r25
     8b2:	b7 51       	subi	r27, 0x17	; 23
     8b4:	a0 f0       	brcs	.+40     	; 0x8de <__fixunssfsi+0x38>
     8b6:	d1 f0       	breq	.+52     	; 0x8ec <__fixunssfsi+0x46>
     8b8:	66 0f       	add	r22, r22
     8ba:	77 1f       	adc	r23, r23
     8bc:	88 1f       	adc	r24, r24
     8be:	99 1f       	adc	r25, r25
     8c0:	1a f0       	brmi	.+6      	; 0x8c8 <__fixunssfsi+0x22>
     8c2:	ba 95       	dec	r27
     8c4:	c9 f7       	brne	.-14     	; 0x8b8 <__fixunssfsi+0x12>
     8c6:	12 c0       	rjmp	.+36     	; 0x8ec <__fixunssfsi+0x46>
     8c8:	b1 30       	cpi	r27, 0x01	; 1
     8ca:	81 f0       	breq	.+32     	; 0x8ec <__fixunssfsi+0x46>
     8cc:	9f d0       	rcall	.+318    	; 0xa0c <__fp_zero>
     8ce:	b1 e0       	ldi	r27, 0x01	; 1
     8d0:	08 95       	ret
     8d2:	9c c0       	rjmp	.+312    	; 0xa0c <__fp_zero>
     8d4:	67 2f       	mov	r22, r23
     8d6:	78 2f       	mov	r23, r24
     8d8:	88 27       	eor	r24, r24
     8da:	b8 5f       	subi	r27, 0xF8	; 248
     8dc:	39 f0       	breq	.+14     	; 0x8ec <__fixunssfsi+0x46>
     8de:	b9 3f       	cpi	r27, 0xF9	; 249
     8e0:	cc f3       	brlt	.-14     	; 0x8d4 <__fixunssfsi+0x2e>
     8e2:	86 95       	lsr	r24
     8e4:	77 95       	ror	r23
     8e6:	67 95       	ror	r22
     8e8:	b3 95       	inc	r27
     8ea:	d9 f7       	brne	.-10     	; 0x8e2 <__fixunssfsi+0x3c>
     8ec:	3e f4       	brtc	.+14     	; 0x8fc <__fixunssfsi+0x56>
     8ee:	90 95       	com	r25
     8f0:	80 95       	com	r24
     8f2:	70 95       	com	r23
     8f4:	61 95       	neg	r22
     8f6:	7f 4f       	sbci	r23, 0xFF	; 255
     8f8:	8f 4f       	sbci	r24, 0xFF	; 255
     8fa:	9f 4f       	sbci	r25, 0xFF	; 255
     8fc:	08 95       	ret

000008fe <__floatunsisf>:
     8fe:	e8 94       	clt
     900:	09 c0       	rjmp	.+18     	; 0x914 <__floatsisf+0x12>

00000902 <__floatsisf>:
     902:	97 fb       	bst	r25, 7
     904:	3e f4       	brtc	.+14     	; 0x914 <__floatsisf+0x12>
     906:	90 95       	com	r25
     908:	80 95       	com	r24
     90a:	70 95       	com	r23
     90c:	61 95       	neg	r22
     90e:	7f 4f       	sbci	r23, 0xFF	; 255
     910:	8f 4f       	sbci	r24, 0xFF	; 255
     912:	9f 4f       	sbci	r25, 0xFF	; 255
     914:	99 23       	and	r25, r25
     916:	a9 f0       	breq	.+42     	; 0x942 <__floatsisf+0x40>
     918:	f9 2f       	mov	r31, r25
     91a:	96 e9       	ldi	r25, 0x96	; 150
     91c:	bb 27       	eor	r27, r27
     91e:	93 95       	inc	r25
     920:	f6 95       	lsr	r31
     922:	87 95       	ror	r24
     924:	77 95       	ror	r23
     926:	67 95       	ror	r22
     928:	b7 95       	ror	r27
     92a:	f1 11       	cpse	r31, r1
     92c:	f8 cf       	rjmp	.-16     	; 0x91e <__floatsisf+0x1c>
     92e:	fa f4       	brpl	.+62     	; 0x96e <__floatsisf+0x6c>
     930:	bb 0f       	add	r27, r27
     932:	11 f4       	brne	.+4      	; 0x938 <__floatsisf+0x36>
     934:	60 ff       	sbrs	r22, 0
     936:	1b c0       	rjmp	.+54     	; 0x96e <__floatsisf+0x6c>
     938:	6f 5f       	subi	r22, 0xFF	; 255
     93a:	7f 4f       	sbci	r23, 0xFF	; 255
     93c:	8f 4f       	sbci	r24, 0xFF	; 255
     93e:	9f 4f       	sbci	r25, 0xFF	; 255
     940:	16 c0       	rjmp	.+44     	; 0x96e <__floatsisf+0x6c>
     942:	88 23       	and	r24, r24
     944:	11 f0       	breq	.+4      	; 0x94a <__floatsisf+0x48>
     946:	96 e9       	ldi	r25, 0x96	; 150
     948:	11 c0       	rjmp	.+34     	; 0x96c <__floatsisf+0x6a>
     94a:	77 23       	and	r23, r23
     94c:	21 f0       	breq	.+8      	; 0x956 <__floatsisf+0x54>
     94e:	9e e8       	ldi	r25, 0x8E	; 142
     950:	87 2f       	mov	r24, r23
     952:	76 2f       	mov	r23, r22
     954:	05 c0       	rjmp	.+10     	; 0x960 <__floatsisf+0x5e>
     956:	66 23       	and	r22, r22
     958:	71 f0       	breq	.+28     	; 0x976 <__floatsisf+0x74>
     95a:	96 e8       	ldi	r25, 0x86	; 134
     95c:	86 2f       	mov	r24, r22
     95e:	70 e0       	ldi	r23, 0x00	; 0
     960:	60 e0       	ldi	r22, 0x00	; 0
     962:	2a f0       	brmi	.+10     	; 0x96e <__floatsisf+0x6c>
     964:	9a 95       	dec	r25
     966:	66 0f       	add	r22, r22
     968:	77 1f       	adc	r23, r23
     96a:	88 1f       	adc	r24, r24
     96c:	da f7       	brpl	.-10     	; 0x964 <__floatsisf+0x62>
     96e:	88 0f       	add	r24, r24
     970:	96 95       	lsr	r25
     972:	87 95       	ror	r24
     974:	97 f9       	bld	r25, 7
     976:	08 95       	ret

00000978 <__fp_inf>:
     978:	97 f9       	bld	r25, 7
     97a:	9f 67       	ori	r25, 0x7F	; 127
     97c:	80 e8       	ldi	r24, 0x80	; 128
     97e:	70 e0       	ldi	r23, 0x00	; 0
     980:	60 e0       	ldi	r22, 0x00	; 0
     982:	08 95       	ret

00000984 <__fp_nan>:
     984:	9f ef       	ldi	r25, 0xFF	; 255
     986:	80 ec       	ldi	r24, 0xC0	; 192
     988:	08 95       	ret

0000098a <__fp_pscA>:
     98a:	00 24       	eor	r0, r0
     98c:	0a 94       	dec	r0
     98e:	16 16       	cp	r1, r22
     990:	17 06       	cpc	r1, r23
     992:	18 06       	cpc	r1, r24
     994:	09 06       	cpc	r0, r25
     996:	08 95       	ret

00000998 <__fp_pscB>:
     998:	00 24       	eor	r0, r0
     99a:	0a 94       	dec	r0
     99c:	12 16       	cp	r1, r18
     99e:	13 06       	cpc	r1, r19
     9a0:	14 06       	cpc	r1, r20
     9a2:	05 06       	cpc	r0, r21
     9a4:	08 95       	ret

000009a6 <__fp_round>:
     9a6:	09 2e       	mov	r0, r25
     9a8:	03 94       	inc	r0
     9aa:	00 0c       	add	r0, r0
     9ac:	11 f4       	brne	.+4      	; 0x9b2 <__fp_round+0xc>
     9ae:	88 23       	and	r24, r24
     9b0:	52 f0       	brmi	.+20     	; 0x9c6 <__fp_round+0x20>
     9b2:	bb 0f       	add	r27, r27
     9b4:	40 f4       	brcc	.+16     	; 0x9c6 <__fp_round+0x20>
     9b6:	bf 2b       	or	r27, r31
     9b8:	11 f4       	brne	.+4      	; 0x9be <__fp_round+0x18>
     9ba:	60 ff       	sbrs	r22, 0
     9bc:	04 c0       	rjmp	.+8      	; 0x9c6 <__fp_round+0x20>
     9be:	6f 5f       	subi	r22, 0xFF	; 255
     9c0:	7f 4f       	sbci	r23, 0xFF	; 255
     9c2:	8f 4f       	sbci	r24, 0xFF	; 255
     9c4:	9f 4f       	sbci	r25, 0xFF	; 255
     9c6:	08 95       	ret

000009c8 <__fp_split3>:
     9c8:	57 fd       	sbrc	r21, 7
     9ca:	90 58       	subi	r25, 0x80	; 128
     9cc:	44 0f       	add	r20, r20
     9ce:	55 1f       	adc	r21, r21
     9d0:	59 f0       	breq	.+22     	; 0x9e8 <__fp_splitA+0x10>
     9d2:	5f 3f       	cpi	r21, 0xFF	; 255
     9d4:	71 f0       	breq	.+28     	; 0x9f2 <__fp_splitA+0x1a>
     9d6:	47 95       	ror	r20

000009d8 <__fp_splitA>:
     9d8:	88 0f       	add	r24, r24
     9da:	97 fb       	bst	r25, 7
     9dc:	99 1f       	adc	r25, r25
     9de:	61 f0       	breq	.+24     	; 0x9f8 <__fp_splitA+0x20>
     9e0:	9f 3f       	cpi	r25, 0xFF	; 255
     9e2:	79 f0       	breq	.+30     	; 0xa02 <__fp_splitA+0x2a>
     9e4:	87 95       	ror	r24
     9e6:	08 95       	ret
     9e8:	12 16       	cp	r1, r18
     9ea:	13 06       	cpc	r1, r19
     9ec:	14 06       	cpc	r1, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	f2 cf       	rjmp	.-28     	; 0x9d6 <__fp_split3+0xe>
     9f2:	46 95       	lsr	r20
     9f4:	f1 df       	rcall	.-30     	; 0x9d8 <__fp_splitA>
     9f6:	08 c0       	rjmp	.+16     	; 0xa08 <__fp_splitA+0x30>
     9f8:	16 16       	cp	r1, r22
     9fa:	17 06       	cpc	r1, r23
     9fc:	18 06       	cpc	r1, r24
     9fe:	99 1f       	adc	r25, r25
     a00:	f1 cf       	rjmp	.-30     	; 0x9e4 <__fp_splitA+0xc>
     a02:	86 95       	lsr	r24
     a04:	71 05       	cpc	r23, r1
     a06:	61 05       	cpc	r22, r1
     a08:	08 94       	sec
     a0a:	08 95       	ret

00000a0c <__fp_zero>:
     a0c:	e8 94       	clt

00000a0e <__fp_szero>:
     a0e:	bb 27       	eor	r27, r27
     a10:	66 27       	eor	r22, r22
     a12:	77 27       	eor	r23, r23
     a14:	cb 01       	movw	r24, r22
     a16:	97 f9       	bld	r25, 7
     a18:	08 95       	ret

00000a1a <__mulsf3>:
     a1a:	0b d0       	rcall	.+22     	; 0xa32 <__mulsf3x>
     a1c:	c4 cf       	rjmp	.-120    	; 0x9a6 <__fp_round>
     a1e:	b5 df       	rcall	.-150    	; 0x98a <__fp_pscA>
     a20:	28 f0       	brcs	.+10     	; 0xa2c <__mulsf3+0x12>
     a22:	ba df       	rcall	.-140    	; 0x998 <__fp_pscB>
     a24:	18 f0       	brcs	.+6      	; 0xa2c <__mulsf3+0x12>
     a26:	95 23       	and	r25, r21
     a28:	09 f0       	breq	.+2      	; 0xa2c <__mulsf3+0x12>
     a2a:	a6 cf       	rjmp	.-180    	; 0x978 <__fp_inf>
     a2c:	ab cf       	rjmp	.-170    	; 0x984 <__fp_nan>
     a2e:	11 24       	eor	r1, r1
     a30:	ee cf       	rjmp	.-36     	; 0xa0e <__fp_szero>

00000a32 <__mulsf3x>:
     a32:	ca df       	rcall	.-108    	; 0x9c8 <__fp_split3>
     a34:	a0 f3       	brcs	.-24     	; 0xa1e <__mulsf3+0x4>

00000a36 <__mulsf3_pse>:
     a36:	95 9f       	mul	r25, r21
     a38:	d1 f3       	breq	.-12     	; 0xa2e <__mulsf3+0x14>
     a3a:	95 0f       	add	r25, r21
     a3c:	50 e0       	ldi	r21, 0x00	; 0
     a3e:	55 1f       	adc	r21, r21
     a40:	62 9f       	mul	r22, r18
     a42:	f0 01       	movw	r30, r0
     a44:	72 9f       	mul	r23, r18
     a46:	bb 27       	eor	r27, r27
     a48:	f0 0d       	add	r31, r0
     a4a:	b1 1d       	adc	r27, r1
     a4c:	63 9f       	mul	r22, r19
     a4e:	aa 27       	eor	r26, r26
     a50:	f0 0d       	add	r31, r0
     a52:	b1 1d       	adc	r27, r1
     a54:	aa 1f       	adc	r26, r26
     a56:	64 9f       	mul	r22, r20
     a58:	66 27       	eor	r22, r22
     a5a:	b0 0d       	add	r27, r0
     a5c:	a1 1d       	adc	r26, r1
     a5e:	66 1f       	adc	r22, r22
     a60:	82 9f       	mul	r24, r18
     a62:	22 27       	eor	r18, r18
     a64:	b0 0d       	add	r27, r0
     a66:	a1 1d       	adc	r26, r1
     a68:	62 1f       	adc	r22, r18
     a6a:	73 9f       	mul	r23, r19
     a6c:	b0 0d       	add	r27, r0
     a6e:	a1 1d       	adc	r26, r1
     a70:	62 1f       	adc	r22, r18
     a72:	83 9f       	mul	r24, r19
     a74:	a0 0d       	add	r26, r0
     a76:	61 1d       	adc	r22, r1
     a78:	22 1f       	adc	r18, r18
     a7a:	74 9f       	mul	r23, r20
     a7c:	33 27       	eor	r19, r19
     a7e:	a0 0d       	add	r26, r0
     a80:	61 1d       	adc	r22, r1
     a82:	23 1f       	adc	r18, r19
     a84:	84 9f       	mul	r24, r20
     a86:	60 0d       	add	r22, r0
     a88:	21 1d       	adc	r18, r1
     a8a:	82 2f       	mov	r24, r18
     a8c:	76 2f       	mov	r23, r22
     a8e:	6a 2f       	mov	r22, r26
     a90:	11 24       	eor	r1, r1
     a92:	9f 57       	subi	r25, 0x7F	; 127
     a94:	50 40       	sbci	r21, 0x00	; 0
     a96:	8a f0       	brmi	.+34     	; 0xaba <__mulsf3_pse+0x84>
     a98:	e1 f0       	breq	.+56     	; 0xad2 <__mulsf3_pse+0x9c>
     a9a:	88 23       	and	r24, r24
     a9c:	4a f0       	brmi	.+18     	; 0xab0 <__mulsf3_pse+0x7a>
     a9e:	ee 0f       	add	r30, r30
     aa0:	ff 1f       	adc	r31, r31
     aa2:	bb 1f       	adc	r27, r27
     aa4:	66 1f       	adc	r22, r22
     aa6:	77 1f       	adc	r23, r23
     aa8:	88 1f       	adc	r24, r24
     aaa:	91 50       	subi	r25, 0x01	; 1
     aac:	50 40       	sbci	r21, 0x00	; 0
     aae:	a9 f7       	brne	.-22     	; 0xa9a <__mulsf3_pse+0x64>
     ab0:	9e 3f       	cpi	r25, 0xFE	; 254
     ab2:	51 05       	cpc	r21, r1
     ab4:	70 f0       	brcs	.+28     	; 0xad2 <__mulsf3_pse+0x9c>
     ab6:	60 cf       	rjmp	.-320    	; 0x978 <__fp_inf>
     ab8:	aa cf       	rjmp	.-172    	; 0xa0e <__fp_szero>
     aba:	5f 3f       	cpi	r21, 0xFF	; 255
     abc:	ec f3       	brlt	.-6      	; 0xab8 <__mulsf3_pse+0x82>
     abe:	98 3e       	cpi	r25, 0xE8	; 232
     ac0:	dc f3       	brlt	.-10     	; 0xab8 <__mulsf3_pse+0x82>
     ac2:	86 95       	lsr	r24
     ac4:	77 95       	ror	r23
     ac6:	67 95       	ror	r22
     ac8:	b7 95       	ror	r27
     aca:	f7 95       	ror	r31
     acc:	e7 95       	ror	r30
     ace:	9f 5f       	subi	r25, 0xFF	; 255
     ad0:	c1 f7       	brne	.-16     	; 0xac2 <__mulsf3_pse+0x8c>
     ad2:	fe 2b       	or	r31, r30
     ad4:	88 0f       	add	r24, r24
     ad6:	91 1d       	adc	r25, r1
     ad8:	96 95       	lsr	r25
     ada:	87 95       	ror	r24
     adc:	97 f9       	bld	r25, 7
     ade:	08 95       	ret

00000ae0 <__divmodhi4>:
     ae0:	97 fb       	bst	r25, 7
     ae2:	07 2e       	mov	r0, r23
     ae4:	16 f4       	brtc	.+4      	; 0xaea <__divmodhi4+0xa>
     ae6:	00 94       	com	r0
     ae8:	06 d0       	rcall	.+12     	; 0xaf6 <__divmodhi4_neg1>
     aea:	77 fd       	sbrc	r23, 7
     aec:	08 d0       	rcall	.+16     	; 0xafe <__divmodhi4_neg2>
     aee:	11 d0       	rcall	.+34     	; 0xb12 <__udivmodhi4>
     af0:	07 fc       	sbrc	r0, 7
     af2:	05 d0       	rcall	.+10     	; 0xafe <__divmodhi4_neg2>
     af4:	3e f4       	brtc	.+14     	; 0xb04 <__divmodhi4_exit>

00000af6 <__divmodhi4_neg1>:
     af6:	90 95       	com	r25
     af8:	81 95       	neg	r24
     afa:	9f 4f       	sbci	r25, 0xFF	; 255
     afc:	08 95       	ret

00000afe <__divmodhi4_neg2>:
     afe:	70 95       	com	r23
     b00:	61 95       	neg	r22
     b02:	7f 4f       	sbci	r23, 0xFF	; 255

00000b04 <__divmodhi4_exit>:
     b04:	08 95       	ret

00000b06 <__tablejump2__>:
     b06:	ee 0f       	add	r30, r30
     b08:	ff 1f       	adc	r31, r31

00000b0a <__tablejump__>:
     b0a:	05 90       	lpm	r0, Z+
     b0c:	f4 91       	lpm	r31, Z
     b0e:	e0 2d       	mov	r30, r0
     b10:	19 94       	eijmp

00000b12 <__udivmodhi4>:
     b12:	aa 1b       	sub	r26, r26
     b14:	bb 1b       	sub	r27, r27
     b16:	51 e1       	ldi	r21, 0x11	; 17
     b18:	07 c0       	rjmp	.+14     	; 0xb28 <__udivmodhi4_ep>

00000b1a <__udivmodhi4_loop>:
     b1a:	aa 1f       	adc	r26, r26
     b1c:	bb 1f       	adc	r27, r27
     b1e:	a6 17       	cp	r26, r22
     b20:	b7 07       	cpc	r27, r23
     b22:	10 f0       	brcs	.+4      	; 0xb28 <__udivmodhi4_ep>
     b24:	a6 1b       	sub	r26, r22
     b26:	b7 0b       	sbc	r27, r23

00000b28 <__udivmodhi4_ep>:
     b28:	88 1f       	adc	r24, r24
     b2a:	99 1f       	adc	r25, r25
     b2c:	5a 95       	dec	r21
     b2e:	a9 f7       	brne	.-22     	; 0xb1a <__udivmodhi4_loop>
     b30:	80 95       	com	r24
     b32:	90 95       	com	r25
     b34:	bc 01       	movw	r22, r24
     b36:	cd 01       	movw	r24, r26
     b38:	08 95       	ret

00000b3a <fdevopen>:
     b3a:	0f 93       	push	r16
     b3c:	1f 93       	push	r17
     b3e:	cf 93       	push	r28
     b40:	df 93       	push	r29
     b42:	ec 01       	movw	r28, r24
     b44:	8b 01       	movw	r16, r22
     b46:	00 97       	sbiw	r24, 0x00	; 0
     b48:	31 f4       	brne	.+12     	; 0xb56 <fdevopen+0x1c>
     b4a:	61 15       	cp	r22, r1
     b4c:	71 05       	cpc	r23, r1
     b4e:	19 f4       	brne	.+6      	; 0xb56 <fdevopen+0x1c>
     b50:	80 e0       	ldi	r24, 0x00	; 0
     b52:	90 e0       	ldi	r25, 0x00	; 0
     b54:	37 c0       	rjmp	.+110    	; 0xbc4 <fdevopen+0x8a>
     b56:	6e e0       	ldi	r22, 0x0E	; 14
     b58:	70 e0       	ldi	r23, 0x00	; 0
     b5a:	81 e0       	ldi	r24, 0x01	; 1
     b5c:	90 e0       	ldi	r25, 0x00	; 0
     b5e:	63 d2       	rcall	.+1222   	; 0x1026 <calloc>
     b60:	fc 01       	movw	r30, r24
     b62:	00 97       	sbiw	r24, 0x00	; 0
     b64:	a9 f3       	breq	.-22     	; 0xb50 <fdevopen+0x16>
     b66:	80 e8       	ldi	r24, 0x80	; 128
     b68:	83 83       	std	Z+3, r24	; 0x03
     b6a:	01 15       	cp	r16, r1
     b6c:	11 05       	cpc	r17, r1
     b6e:	71 f0       	breq	.+28     	; 0xb8c <fdevopen+0x52>
     b70:	13 87       	std	Z+11, r17	; 0x0b
     b72:	02 87       	std	Z+10, r16	; 0x0a
     b74:	81 e8       	ldi	r24, 0x81	; 129
     b76:	83 83       	std	Z+3, r24	; 0x03
     b78:	80 91 10 03 	lds	r24, 0x0310
     b7c:	90 91 11 03 	lds	r25, 0x0311
     b80:	89 2b       	or	r24, r25
     b82:	21 f4       	brne	.+8      	; 0xb8c <fdevopen+0x52>
     b84:	f0 93 11 03 	sts	0x0311, r31
     b88:	e0 93 10 03 	sts	0x0310, r30
     b8c:	20 97       	sbiw	r28, 0x00	; 0
     b8e:	c9 f0       	breq	.+50     	; 0xbc2 <fdevopen+0x88>
     b90:	d1 87       	std	Z+9, r29	; 0x09
     b92:	c0 87       	std	Z+8, r28	; 0x08
     b94:	83 81       	ldd	r24, Z+3	; 0x03
     b96:	82 60       	ori	r24, 0x02	; 2
     b98:	83 83       	std	Z+3, r24	; 0x03
     b9a:	80 91 12 03 	lds	r24, 0x0312
     b9e:	90 91 13 03 	lds	r25, 0x0313
     ba2:	89 2b       	or	r24, r25
     ba4:	71 f4       	brne	.+28     	; 0xbc2 <fdevopen+0x88>
     ba6:	f0 93 13 03 	sts	0x0313, r31
     baa:	e0 93 12 03 	sts	0x0312, r30
     bae:	80 91 14 03 	lds	r24, 0x0314
     bb2:	90 91 15 03 	lds	r25, 0x0315
     bb6:	89 2b       	or	r24, r25
     bb8:	21 f4       	brne	.+8      	; 0xbc2 <fdevopen+0x88>
     bba:	f0 93 15 03 	sts	0x0315, r31
     bbe:	e0 93 14 03 	sts	0x0314, r30
     bc2:	cf 01       	movw	r24, r30
     bc4:	df 91       	pop	r29
     bc6:	cf 91       	pop	r28
     bc8:	1f 91       	pop	r17
     bca:	0f 91       	pop	r16
     bcc:	08 95       	ret

00000bce <printf>:
     bce:	cf 93       	push	r28
     bd0:	df 93       	push	r29
     bd2:	cd b7       	in	r28, 0x3d	; 61
     bd4:	de b7       	in	r29, 0x3e	; 62
     bd6:	fe 01       	movw	r30, r28
     bd8:	36 96       	adiw	r30, 0x06	; 6
     bda:	61 91       	ld	r22, Z+
     bdc:	71 91       	ld	r23, Z+
     bde:	af 01       	movw	r20, r30
     be0:	80 91 12 03 	lds	r24, 0x0312
     be4:	90 91 13 03 	lds	r25, 0x0313
     be8:	30 d0       	rcall	.+96     	; 0xc4a <vfprintf>
     bea:	df 91       	pop	r29
     bec:	cf 91       	pop	r28
     bee:	08 95       	ret

00000bf0 <puts>:
     bf0:	0f 93       	push	r16
     bf2:	1f 93       	push	r17
     bf4:	cf 93       	push	r28
     bf6:	df 93       	push	r29
     bf8:	e0 91 12 03 	lds	r30, 0x0312
     bfc:	f0 91 13 03 	lds	r31, 0x0313
     c00:	23 81       	ldd	r18, Z+3	; 0x03
     c02:	21 ff       	sbrs	r18, 1
     c04:	1b c0       	rjmp	.+54     	; 0xc3c <puts+0x4c>
     c06:	ec 01       	movw	r28, r24
     c08:	00 e0       	ldi	r16, 0x00	; 0
     c0a:	10 e0       	ldi	r17, 0x00	; 0
     c0c:	89 91       	ld	r24, Y+
     c0e:	60 91 12 03 	lds	r22, 0x0312
     c12:	70 91 13 03 	lds	r23, 0x0313
     c16:	db 01       	movw	r26, r22
     c18:	18 96       	adiw	r26, 0x08	; 8
     c1a:	ed 91       	ld	r30, X+
     c1c:	fc 91       	ld	r31, X
     c1e:	19 97       	sbiw	r26, 0x09	; 9
     c20:	88 23       	and	r24, r24
     c22:	31 f0       	breq	.+12     	; 0xc30 <puts+0x40>
     c24:	19 95       	eicall
     c26:	89 2b       	or	r24, r25
     c28:	89 f3       	breq	.-30     	; 0xc0c <puts+0x1c>
     c2a:	0f ef       	ldi	r16, 0xFF	; 255
     c2c:	1f ef       	ldi	r17, 0xFF	; 255
     c2e:	ee cf       	rjmp	.-36     	; 0xc0c <puts+0x1c>
     c30:	8a e0       	ldi	r24, 0x0A	; 10
     c32:	19 95       	eicall
     c34:	89 2b       	or	r24, r25
     c36:	11 f4       	brne	.+4      	; 0xc3c <puts+0x4c>
     c38:	c8 01       	movw	r24, r16
     c3a:	02 c0       	rjmp	.+4      	; 0xc40 <puts+0x50>
     c3c:	8f ef       	ldi	r24, 0xFF	; 255
     c3e:	9f ef       	ldi	r25, 0xFF	; 255
     c40:	df 91       	pop	r29
     c42:	cf 91       	pop	r28
     c44:	1f 91       	pop	r17
     c46:	0f 91       	pop	r16
     c48:	08 95       	ret

00000c4a <vfprintf>:
     c4a:	2f 92       	push	r2
     c4c:	3f 92       	push	r3
     c4e:	4f 92       	push	r4
     c50:	5f 92       	push	r5
     c52:	6f 92       	push	r6
     c54:	7f 92       	push	r7
     c56:	8f 92       	push	r8
     c58:	9f 92       	push	r9
     c5a:	af 92       	push	r10
     c5c:	bf 92       	push	r11
     c5e:	cf 92       	push	r12
     c60:	df 92       	push	r13
     c62:	ef 92       	push	r14
     c64:	ff 92       	push	r15
     c66:	0f 93       	push	r16
     c68:	1f 93       	push	r17
     c6a:	cf 93       	push	r28
     c6c:	df 93       	push	r29
     c6e:	cd b7       	in	r28, 0x3d	; 61
     c70:	de b7       	in	r29, 0x3e	; 62
     c72:	2c 97       	sbiw	r28, 0x0c	; 12
     c74:	0f b6       	in	r0, 0x3f	; 63
     c76:	f8 94       	cli
     c78:	de bf       	out	0x3e, r29	; 62
     c7a:	0f be       	out	0x3f, r0	; 63
     c7c:	cd bf       	out	0x3d, r28	; 61
     c7e:	7c 01       	movw	r14, r24
     c80:	6b 01       	movw	r12, r22
     c82:	8a 01       	movw	r16, r20
     c84:	fc 01       	movw	r30, r24
     c86:	17 82       	std	Z+7, r1	; 0x07
     c88:	16 82       	std	Z+6, r1	; 0x06
     c8a:	83 81       	ldd	r24, Z+3	; 0x03
     c8c:	81 ff       	sbrs	r24, 1
     c8e:	b0 c1       	rjmp	.+864    	; 0xff0 <vfprintf+0x3a6>
     c90:	ce 01       	movw	r24, r28
     c92:	01 96       	adiw	r24, 0x01	; 1
     c94:	4c 01       	movw	r8, r24
     c96:	f7 01       	movw	r30, r14
     c98:	93 81       	ldd	r25, Z+3	; 0x03
     c9a:	f6 01       	movw	r30, r12
     c9c:	93 fd       	sbrc	r25, 3
     c9e:	85 91       	lpm	r24, Z+
     ca0:	93 ff       	sbrs	r25, 3
     ca2:	81 91       	ld	r24, Z+
     ca4:	6f 01       	movw	r12, r30
     ca6:	88 23       	and	r24, r24
     ca8:	09 f4       	brne	.+2      	; 0xcac <vfprintf+0x62>
     caa:	9e c1       	rjmp	.+828    	; 0xfe8 <vfprintf+0x39e>
     cac:	85 32       	cpi	r24, 0x25	; 37
     cae:	39 f4       	brne	.+14     	; 0xcbe <vfprintf+0x74>
     cb0:	93 fd       	sbrc	r25, 3
     cb2:	85 91       	lpm	r24, Z+
     cb4:	93 ff       	sbrs	r25, 3
     cb6:	81 91       	ld	r24, Z+
     cb8:	6f 01       	movw	r12, r30
     cba:	85 32       	cpi	r24, 0x25	; 37
     cbc:	21 f4       	brne	.+8      	; 0xcc6 <vfprintf+0x7c>
     cbe:	b7 01       	movw	r22, r14
     cc0:	90 e0       	ldi	r25, 0x00	; 0
     cc2:	0f d3       	rcall	.+1566   	; 0x12e2 <fputc>
     cc4:	e8 cf       	rjmp	.-48     	; 0xc96 <vfprintf+0x4c>
     cc6:	51 2c       	mov	r5, r1
     cc8:	31 2c       	mov	r3, r1
     cca:	20 e0       	ldi	r18, 0x00	; 0
     ccc:	20 32       	cpi	r18, 0x20	; 32
     cce:	a0 f4       	brcc	.+40     	; 0xcf8 <vfprintf+0xae>
     cd0:	8b 32       	cpi	r24, 0x2B	; 43
     cd2:	69 f0       	breq	.+26     	; 0xcee <vfprintf+0xa4>
     cd4:	30 f4       	brcc	.+12     	; 0xce2 <vfprintf+0x98>
     cd6:	80 32       	cpi	r24, 0x20	; 32
     cd8:	59 f0       	breq	.+22     	; 0xcf0 <vfprintf+0xa6>
     cda:	83 32       	cpi	r24, 0x23	; 35
     cdc:	69 f4       	brne	.+26     	; 0xcf8 <vfprintf+0xae>
     cde:	20 61       	ori	r18, 0x10	; 16
     ce0:	2c c0       	rjmp	.+88     	; 0xd3a <vfprintf+0xf0>
     ce2:	8d 32       	cpi	r24, 0x2D	; 45
     ce4:	39 f0       	breq	.+14     	; 0xcf4 <vfprintf+0xaa>
     ce6:	80 33       	cpi	r24, 0x30	; 48
     ce8:	39 f4       	brne	.+14     	; 0xcf8 <vfprintf+0xae>
     cea:	21 60       	ori	r18, 0x01	; 1
     cec:	26 c0       	rjmp	.+76     	; 0xd3a <vfprintf+0xf0>
     cee:	22 60       	ori	r18, 0x02	; 2
     cf0:	24 60       	ori	r18, 0x04	; 4
     cf2:	23 c0       	rjmp	.+70     	; 0xd3a <vfprintf+0xf0>
     cf4:	28 60       	ori	r18, 0x08	; 8
     cf6:	21 c0       	rjmp	.+66     	; 0xd3a <vfprintf+0xf0>
     cf8:	27 fd       	sbrc	r18, 7
     cfa:	27 c0       	rjmp	.+78     	; 0xd4a <vfprintf+0x100>
     cfc:	30 ed       	ldi	r19, 0xD0	; 208
     cfe:	38 0f       	add	r19, r24
     d00:	3a 30       	cpi	r19, 0x0A	; 10
     d02:	78 f4       	brcc	.+30     	; 0xd22 <vfprintf+0xd8>
     d04:	26 ff       	sbrs	r18, 6
     d06:	06 c0       	rjmp	.+12     	; 0xd14 <vfprintf+0xca>
     d08:	fa e0       	ldi	r31, 0x0A	; 10
     d0a:	5f 9e       	mul	r5, r31
     d0c:	30 0d       	add	r19, r0
     d0e:	11 24       	eor	r1, r1
     d10:	53 2e       	mov	r5, r19
     d12:	13 c0       	rjmp	.+38     	; 0xd3a <vfprintf+0xf0>
     d14:	8a e0       	ldi	r24, 0x0A	; 10
     d16:	38 9e       	mul	r3, r24
     d18:	30 0d       	add	r19, r0
     d1a:	11 24       	eor	r1, r1
     d1c:	33 2e       	mov	r3, r19
     d1e:	20 62       	ori	r18, 0x20	; 32
     d20:	0c c0       	rjmp	.+24     	; 0xd3a <vfprintf+0xf0>
     d22:	8e 32       	cpi	r24, 0x2E	; 46
     d24:	21 f4       	brne	.+8      	; 0xd2e <vfprintf+0xe4>
     d26:	26 fd       	sbrc	r18, 6
     d28:	5f c1       	rjmp	.+702    	; 0xfe8 <vfprintf+0x39e>
     d2a:	20 64       	ori	r18, 0x40	; 64
     d2c:	06 c0       	rjmp	.+12     	; 0xd3a <vfprintf+0xf0>
     d2e:	8c 36       	cpi	r24, 0x6C	; 108
     d30:	11 f4       	brne	.+4      	; 0xd36 <vfprintf+0xec>
     d32:	20 68       	ori	r18, 0x80	; 128
     d34:	02 c0       	rjmp	.+4      	; 0xd3a <vfprintf+0xf0>
     d36:	88 36       	cpi	r24, 0x68	; 104
     d38:	41 f4       	brne	.+16     	; 0xd4a <vfprintf+0x100>
     d3a:	f6 01       	movw	r30, r12
     d3c:	93 fd       	sbrc	r25, 3
     d3e:	85 91       	lpm	r24, Z+
     d40:	93 ff       	sbrs	r25, 3
     d42:	81 91       	ld	r24, Z+
     d44:	6f 01       	movw	r12, r30
     d46:	81 11       	cpse	r24, r1
     d48:	c1 cf       	rjmp	.-126    	; 0xccc <vfprintf+0x82>
     d4a:	98 2f       	mov	r25, r24
     d4c:	9f 7d       	andi	r25, 0xDF	; 223
     d4e:	95 54       	subi	r25, 0x45	; 69
     d50:	93 30       	cpi	r25, 0x03	; 3
     d52:	28 f4       	brcc	.+10     	; 0xd5e <vfprintf+0x114>
     d54:	0c 5f       	subi	r16, 0xFC	; 252
     d56:	1f 4f       	sbci	r17, 0xFF	; 255
     d58:	ff e3       	ldi	r31, 0x3F	; 63
     d5a:	f9 83       	std	Y+1, r31	; 0x01
     d5c:	0d c0       	rjmp	.+26     	; 0xd78 <vfprintf+0x12e>
     d5e:	83 36       	cpi	r24, 0x63	; 99
     d60:	31 f0       	breq	.+12     	; 0xd6e <vfprintf+0x124>
     d62:	83 37       	cpi	r24, 0x73	; 115
     d64:	71 f0       	breq	.+28     	; 0xd82 <vfprintf+0x138>
     d66:	83 35       	cpi	r24, 0x53	; 83
     d68:	09 f0       	breq	.+2      	; 0xd6c <vfprintf+0x122>
     d6a:	57 c0       	rjmp	.+174    	; 0xe1a <vfprintf+0x1d0>
     d6c:	21 c0       	rjmp	.+66     	; 0xdb0 <vfprintf+0x166>
     d6e:	f8 01       	movw	r30, r16
     d70:	80 81       	ld	r24, Z
     d72:	89 83       	std	Y+1, r24	; 0x01
     d74:	0e 5f       	subi	r16, 0xFE	; 254
     d76:	1f 4f       	sbci	r17, 0xFF	; 255
     d78:	44 24       	eor	r4, r4
     d7a:	43 94       	inc	r4
     d7c:	51 2c       	mov	r5, r1
     d7e:	54 01       	movw	r10, r8
     d80:	14 c0       	rjmp	.+40     	; 0xdaa <vfprintf+0x160>
     d82:	38 01       	movw	r6, r16
     d84:	f2 e0       	ldi	r31, 0x02	; 2
     d86:	6f 0e       	add	r6, r31
     d88:	71 1c       	adc	r7, r1
     d8a:	f8 01       	movw	r30, r16
     d8c:	a0 80       	ld	r10, Z
     d8e:	b1 80       	ldd	r11, Z+1	; 0x01
     d90:	26 ff       	sbrs	r18, 6
     d92:	03 c0       	rjmp	.+6      	; 0xd9a <vfprintf+0x150>
     d94:	65 2d       	mov	r22, r5
     d96:	70 e0       	ldi	r23, 0x00	; 0
     d98:	02 c0       	rjmp	.+4      	; 0xd9e <vfprintf+0x154>
     d9a:	6f ef       	ldi	r22, 0xFF	; 255
     d9c:	7f ef       	ldi	r23, 0xFF	; 255
     d9e:	c5 01       	movw	r24, r10
     da0:	2c 87       	std	Y+12, r18	; 0x0c
     da2:	94 d2       	rcall	.+1320   	; 0x12cc <strnlen>
     da4:	2c 01       	movw	r4, r24
     da6:	83 01       	movw	r16, r6
     da8:	2c 85       	ldd	r18, Y+12	; 0x0c
     daa:	2f 77       	andi	r18, 0x7F	; 127
     dac:	22 2e       	mov	r2, r18
     dae:	16 c0       	rjmp	.+44     	; 0xddc <vfprintf+0x192>
     db0:	38 01       	movw	r6, r16
     db2:	f2 e0       	ldi	r31, 0x02	; 2
     db4:	6f 0e       	add	r6, r31
     db6:	71 1c       	adc	r7, r1
     db8:	f8 01       	movw	r30, r16
     dba:	a0 80       	ld	r10, Z
     dbc:	b1 80       	ldd	r11, Z+1	; 0x01
     dbe:	26 ff       	sbrs	r18, 6
     dc0:	03 c0       	rjmp	.+6      	; 0xdc8 <vfprintf+0x17e>
     dc2:	65 2d       	mov	r22, r5
     dc4:	70 e0       	ldi	r23, 0x00	; 0
     dc6:	02 c0       	rjmp	.+4      	; 0xdcc <vfprintf+0x182>
     dc8:	6f ef       	ldi	r22, 0xFF	; 255
     dca:	7f ef       	ldi	r23, 0xFF	; 255
     dcc:	c5 01       	movw	r24, r10
     dce:	2c 87       	std	Y+12, r18	; 0x0c
     dd0:	6b d2       	rcall	.+1238   	; 0x12a8 <strnlen_P>
     dd2:	2c 01       	movw	r4, r24
     dd4:	2c 85       	ldd	r18, Y+12	; 0x0c
     dd6:	20 68       	ori	r18, 0x80	; 128
     dd8:	22 2e       	mov	r2, r18
     dda:	83 01       	movw	r16, r6
     ddc:	23 fc       	sbrc	r2, 3
     dde:	19 c0       	rjmp	.+50     	; 0xe12 <vfprintf+0x1c8>
     de0:	83 2d       	mov	r24, r3
     de2:	90 e0       	ldi	r25, 0x00	; 0
     de4:	48 16       	cp	r4, r24
     de6:	59 06       	cpc	r5, r25
     de8:	a0 f4       	brcc	.+40     	; 0xe12 <vfprintf+0x1c8>
     dea:	b7 01       	movw	r22, r14
     dec:	80 e2       	ldi	r24, 0x20	; 32
     dee:	90 e0       	ldi	r25, 0x00	; 0
     df0:	78 d2       	rcall	.+1264   	; 0x12e2 <fputc>
     df2:	3a 94       	dec	r3
     df4:	f5 cf       	rjmp	.-22     	; 0xde0 <vfprintf+0x196>
     df6:	f5 01       	movw	r30, r10
     df8:	27 fc       	sbrc	r2, 7
     dfa:	85 91       	lpm	r24, Z+
     dfc:	27 fe       	sbrs	r2, 7
     dfe:	81 91       	ld	r24, Z+
     e00:	5f 01       	movw	r10, r30
     e02:	b7 01       	movw	r22, r14
     e04:	90 e0       	ldi	r25, 0x00	; 0
     e06:	6d d2       	rcall	.+1242   	; 0x12e2 <fputc>
     e08:	31 10       	cpse	r3, r1
     e0a:	3a 94       	dec	r3
     e0c:	f1 e0       	ldi	r31, 0x01	; 1
     e0e:	4f 1a       	sub	r4, r31
     e10:	51 08       	sbc	r5, r1
     e12:	41 14       	cp	r4, r1
     e14:	51 04       	cpc	r5, r1
     e16:	79 f7       	brne	.-34     	; 0xdf6 <vfprintf+0x1ac>
     e18:	de c0       	rjmp	.+444    	; 0xfd6 <vfprintf+0x38c>
     e1a:	84 36       	cpi	r24, 0x64	; 100
     e1c:	11 f0       	breq	.+4      	; 0xe22 <vfprintf+0x1d8>
     e1e:	89 36       	cpi	r24, 0x69	; 105
     e20:	31 f5       	brne	.+76     	; 0xe6e <vfprintf+0x224>
     e22:	f8 01       	movw	r30, r16
     e24:	27 ff       	sbrs	r18, 7
     e26:	07 c0       	rjmp	.+14     	; 0xe36 <vfprintf+0x1ec>
     e28:	60 81       	ld	r22, Z
     e2a:	71 81       	ldd	r23, Z+1	; 0x01
     e2c:	82 81       	ldd	r24, Z+2	; 0x02
     e2e:	93 81       	ldd	r25, Z+3	; 0x03
     e30:	0c 5f       	subi	r16, 0xFC	; 252
     e32:	1f 4f       	sbci	r17, 0xFF	; 255
     e34:	08 c0       	rjmp	.+16     	; 0xe46 <vfprintf+0x1fc>
     e36:	60 81       	ld	r22, Z
     e38:	71 81       	ldd	r23, Z+1	; 0x01
     e3a:	88 27       	eor	r24, r24
     e3c:	77 fd       	sbrc	r23, 7
     e3e:	80 95       	com	r24
     e40:	98 2f       	mov	r25, r24
     e42:	0e 5f       	subi	r16, 0xFE	; 254
     e44:	1f 4f       	sbci	r17, 0xFF	; 255
     e46:	2f 76       	andi	r18, 0x6F	; 111
     e48:	b2 2e       	mov	r11, r18
     e4a:	97 ff       	sbrs	r25, 7
     e4c:	09 c0       	rjmp	.+18     	; 0xe60 <vfprintf+0x216>
     e4e:	90 95       	com	r25
     e50:	80 95       	com	r24
     e52:	70 95       	com	r23
     e54:	61 95       	neg	r22
     e56:	7f 4f       	sbci	r23, 0xFF	; 255
     e58:	8f 4f       	sbci	r24, 0xFF	; 255
     e5a:	9f 4f       	sbci	r25, 0xFF	; 255
     e5c:	20 68       	ori	r18, 0x80	; 128
     e5e:	b2 2e       	mov	r11, r18
     e60:	2a e0       	ldi	r18, 0x0A	; 10
     e62:	30 e0       	ldi	r19, 0x00	; 0
     e64:	a4 01       	movw	r20, r8
     e66:	6f d2       	rcall	.+1246   	; 0x1346 <__ultoa_invert>
     e68:	a8 2e       	mov	r10, r24
     e6a:	a8 18       	sub	r10, r8
     e6c:	43 c0       	rjmp	.+134    	; 0xef4 <vfprintf+0x2aa>
     e6e:	85 37       	cpi	r24, 0x75	; 117
     e70:	29 f4       	brne	.+10     	; 0xe7c <vfprintf+0x232>
     e72:	2f 7e       	andi	r18, 0xEF	; 239
     e74:	b2 2e       	mov	r11, r18
     e76:	2a e0       	ldi	r18, 0x0A	; 10
     e78:	30 e0       	ldi	r19, 0x00	; 0
     e7a:	25 c0       	rjmp	.+74     	; 0xec6 <vfprintf+0x27c>
     e7c:	f2 2f       	mov	r31, r18
     e7e:	f9 7f       	andi	r31, 0xF9	; 249
     e80:	bf 2e       	mov	r11, r31
     e82:	8f 36       	cpi	r24, 0x6F	; 111
     e84:	c1 f0       	breq	.+48     	; 0xeb6 <vfprintf+0x26c>
     e86:	18 f4       	brcc	.+6      	; 0xe8e <vfprintf+0x244>
     e88:	88 35       	cpi	r24, 0x58	; 88
     e8a:	79 f0       	breq	.+30     	; 0xeaa <vfprintf+0x260>
     e8c:	ad c0       	rjmp	.+346    	; 0xfe8 <vfprintf+0x39e>
     e8e:	80 37       	cpi	r24, 0x70	; 112
     e90:	19 f0       	breq	.+6      	; 0xe98 <vfprintf+0x24e>
     e92:	88 37       	cpi	r24, 0x78	; 120
     e94:	21 f0       	breq	.+8      	; 0xe9e <vfprintf+0x254>
     e96:	a8 c0       	rjmp	.+336    	; 0xfe8 <vfprintf+0x39e>
     e98:	2f 2f       	mov	r18, r31
     e9a:	20 61       	ori	r18, 0x10	; 16
     e9c:	b2 2e       	mov	r11, r18
     e9e:	b4 fe       	sbrs	r11, 4
     ea0:	0d c0       	rjmp	.+26     	; 0xebc <vfprintf+0x272>
     ea2:	8b 2d       	mov	r24, r11
     ea4:	84 60       	ori	r24, 0x04	; 4
     ea6:	b8 2e       	mov	r11, r24
     ea8:	09 c0       	rjmp	.+18     	; 0xebc <vfprintf+0x272>
     eaa:	24 ff       	sbrs	r18, 4
     eac:	0a c0       	rjmp	.+20     	; 0xec2 <vfprintf+0x278>
     eae:	9f 2f       	mov	r25, r31
     eb0:	96 60       	ori	r25, 0x06	; 6
     eb2:	b9 2e       	mov	r11, r25
     eb4:	06 c0       	rjmp	.+12     	; 0xec2 <vfprintf+0x278>
     eb6:	28 e0       	ldi	r18, 0x08	; 8
     eb8:	30 e0       	ldi	r19, 0x00	; 0
     eba:	05 c0       	rjmp	.+10     	; 0xec6 <vfprintf+0x27c>
     ebc:	20 e1       	ldi	r18, 0x10	; 16
     ebe:	30 e0       	ldi	r19, 0x00	; 0
     ec0:	02 c0       	rjmp	.+4      	; 0xec6 <vfprintf+0x27c>
     ec2:	20 e1       	ldi	r18, 0x10	; 16
     ec4:	32 e0       	ldi	r19, 0x02	; 2
     ec6:	f8 01       	movw	r30, r16
     ec8:	b7 fe       	sbrs	r11, 7
     eca:	07 c0       	rjmp	.+14     	; 0xeda <vfprintf+0x290>
     ecc:	60 81       	ld	r22, Z
     ece:	71 81       	ldd	r23, Z+1	; 0x01
     ed0:	82 81       	ldd	r24, Z+2	; 0x02
     ed2:	93 81       	ldd	r25, Z+3	; 0x03
     ed4:	0c 5f       	subi	r16, 0xFC	; 252
     ed6:	1f 4f       	sbci	r17, 0xFF	; 255
     ed8:	06 c0       	rjmp	.+12     	; 0xee6 <vfprintf+0x29c>
     eda:	60 81       	ld	r22, Z
     edc:	71 81       	ldd	r23, Z+1	; 0x01
     ede:	80 e0       	ldi	r24, 0x00	; 0
     ee0:	90 e0       	ldi	r25, 0x00	; 0
     ee2:	0e 5f       	subi	r16, 0xFE	; 254
     ee4:	1f 4f       	sbci	r17, 0xFF	; 255
     ee6:	a4 01       	movw	r20, r8
     ee8:	2e d2       	rcall	.+1116   	; 0x1346 <__ultoa_invert>
     eea:	a8 2e       	mov	r10, r24
     eec:	a8 18       	sub	r10, r8
     eee:	fb 2d       	mov	r31, r11
     ef0:	ff 77       	andi	r31, 0x7F	; 127
     ef2:	bf 2e       	mov	r11, r31
     ef4:	b6 fe       	sbrs	r11, 6
     ef6:	0b c0       	rjmp	.+22     	; 0xf0e <vfprintf+0x2c4>
     ef8:	2b 2d       	mov	r18, r11
     efa:	2e 7f       	andi	r18, 0xFE	; 254
     efc:	a5 14       	cp	r10, r5
     efe:	50 f4       	brcc	.+20     	; 0xf14 <vfprintf+0x2ca>
     f00:	b4 fe       	sbrs	r11, 4
     f02:	0a c0       	rjmp	.+20     	; 0xf18 <vfprintf+0x2ce>
     f04:	b2 fc       	sbrc	r11, 2
     f06:	08 c0       	rjmp	.+16     	; 0xf18 <vfprintf+0x2ce>
     f08:	2b 2d       	mov	r18, r11
     f0a:	2e 7e       	andi	r18, 0xEE	; 238
     f0c:	05 c0       	rjmp	.+10     	; 0xf18 <vfprintf+0x2ce>
     f0e:	7a 2c       	mov	r7, r10
     f10:	2b 2d       	mov	r18, r11
     f12:	03 c0       	rjmp	.+6      	; 0xf1a <vfprintf+0x2d0>
     f14:	7a 2c       	mov	r7, r10
     f16:	01 c0       	rjmp	.+2      	; 0xf1a <vfprintf+0x2d0>
     f18:	75 2c       	mov	r7, r5
     f1a:	24 ff       	sbrs	r18, 4
     f1c:	0d c0       	rjmp	.+26     	; 0xf38 <vfprintf+0x2ee>
     f1e:	fe 01       	movw	r30, r28
     f20:	ea 0d       	add	r30, r10
     f22:	f1 1d       	adc	r31, r1
     f24:	80 81       	ld	r24, Z
     f26:	80 33       	cpi	r24, 0x30	; 48
     f28:	11 f4       	brne	.+4      	; 0xf2e <vfprintf+0x2e4>
     f2a:	29 7e       	andi	r18, 0xE9	; 233
     f2c:	09 c0       	rjmp	.+18     	; 0xf40 <vfprintf+0x2f6>
     f2e:	22 ff       	sbrs	r18, 2
     f30:	06 c0       	rjmp	.+12     	; 0xf3e <vfprintf+0x2f4>
     f32:	73 94       	inc	r7
     f34:	73 94       	inc	r7
     f36:	04 c0       	rjmp	.+8      	; 0xf40 <vfprintf+0x2f6>
     f38:	82 2f       	mov	r24, r18
     f3a:	86 78       	andi	r24, 0x86	; 134
     f3c:	09 f0       	breq	.+2      	; 0xf40 <vfprintf+0x2f6>
     f3e:	73 94       	inc	r7
     f40:	23 fd       	sbrc	r18, 3
     f42:	12 c0       	rjmp	.+36     	; 0xf68 <vfprintf+0x31e>
     f44:	20 ff       	sbrs	r18, 0
     f46:	06 c0       	rjmp	.+12     	; 0xf54 <vfprintf+0x30a>
     f48:	5a 2c       	mov	r5, r10
     f4a:	73 14       	cp	r7, r3
     f4c:	18 f4       	brcc	.+6      	; 0xf54 <vfprintf+0x30a>
     f4e:	53 0c       	add	r5, r3
     f50:	57 18       	sub	r5, r7
     f52:	73 2c       	mov	r7, r3
     f54:	73 14       	cp	r7, r3
     f56:	60 f4       	brcc	.+24     	; 0xf70 <vfprintf+0x326>
     f58:	b7 01       	movw	r22, r14
     f5a:	80 e2       	ldi	r24, 0x20	; 32
     f5c:	90 e0       	ldi	r25, 0x00	; 0
     f5e:	2c 87       	std	Y+12, r18	; 0x0c
     f60:	c0 d1       	rcall	.+896    	; 0x12e2 <fputc>
     f62:	73 94       	inc	r7
     f64:	2c 85       	ldd	r18, Y+12	; 0x0c
     f66:	f6 cf       	rjmp	.-20     	; 0xf54 <vfprintf+0x30a>
     f68:	73 14       	cp	r7, r3
     f6a:	10 f4       	brcc	.+4      	; 0xf70 <vfprintf+0x326>
     f6c:	37 18       	sub	r3, r7
     f6e:	01 c0       	rjmp	.+2      	; 0xf72 <vfprintf+0x328>
     f70:	31 2c       	mov	r3, r1
     f72:	24 ff       	sbrs	r18, 4
     f74:	11 c0       	rjmp	.+34     	; 0xf98 <vfprintf+0x34e>
     f76:	b7 01       	movw	r22, r14
     f78:	80 e3       	ldi	r24, 0x30	; 48
     f7a:	90 e0       	ldi	r25, 0x00	; 0
     f7c:	2c 87       	std	Y+12, r18	; 0x0c
     f7e:	b1 d1       	rcall	.+866    	; 0x12e2 <fputc>
     f80:	2c 85       	ldd	r18, Y+12	; 0x0c
     f82:	22 ff       	sbrs	r18, 2
     f84:	16 c0       	rjmp	.+44     	; 0xfb2 <vfprintf+0x368>
     f86:	21 ff       	sbrs	r18, 1
     f88:	03 c0       	rjmp	.+6      	; 0xf90 <vfprintf+0x346>
     f8a:	88 e5       	ldi	r24, 0x58	; 88
     f8c:	90 e0       	ldi	r25, 0x00	; 0
     f8e:	02 c0       	rjmp	.+4      	; 0xf94 <vfprintf+0x34a>
     f90:	88 e7       	ldi	r24, 0x78	; 120
     f92:	90 e0       	ldi	r25, 0x00	; 0
     f94:	b7 01       	movw	r22, r14
     f96:	0c c0       	rjmp	.+24     	; 0xfb0 <vfprintf+0x366>
     f98:	82 2f       	mov	r24, r18
     f9a:	86 78       	andi	r24, 0x86	; 134
     f9c:	51 f0       	breq	.+20     	; 0xfb2 <vfprintf+0x368>
     f9e:	21 fd       	sbrc	r18, 1
     fa0:	02 c0       	rjmp	.+4      	; 0xfa6 <vfprintf+0x35c>
     fa2:	80 e2       	ldi	r24, 0x20	; 32
     fa4:	01 c0       	rjmp	.+2      	; 0xfa8 <vfprintf+0x35e>
     fa6:	8b e2       	ldi	r24, 0x2B	; 43
     fa8:	27 fd       	sbrc	r18, 7
     faa:	8d e2       	ldi	r24, 0x2D	; 45
     fac:	b7 01       	movw	r22, r14
     fae:	90 e0       	ldi	r25, 0x00	; 0
     fb0:	98 d1       	rcall	.+816    	; 0x12e2 <fputc>
     fb2:	a5 14       	cp	r10, r5
     fb4:	30 f4       	brcc	.+12     	; 0xfc2 <vfprintf+0x378>
     fb6:	b7 01       	movw	r22, r14
     fb8:	80 e3       	ldi	r24, 0x30	; 48
     fba:	90 e0       	ldi	r25, 0x00	; 0
     fbc:	92 d1       	rcall	.+804    	; 0x12e2 <fputc>
     fbe:	5a 94       	dec	r5
     fc0:	f8 cf       	rjmp	.-16     	; 0xfb2 <vfprintf+0x368>
     fc2:	aa 94       	dec	r10
     fc4:	f4 01       	movw	r30, r8
     fc6:	ea 0d       	add	r30, r10
     fc8:	f1 1d       	adc	r31, r1
     fca:	80 81       	ld	r24, Z
     fcc:	b7 01       	movw	r22, r14
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	88 d1       	rcall	.+784    	; 0x12e2 <fputc>
     fd2:	a1 10       	cpse	r10, r1
     fd4:	f6 cf       	rjmp	.-20     	; 0xfc2 <vfprintf+0x378>
     fd6:	33 20       	and	r3, r3
     fd8:	09 f4       	brne	.+2      	; 0xfdc <vfprintf+0x392>
     fda:	5d ce       	rjmp	.-838    	; 0xc96 <vfprintf+0x4c>
     fdc:	b7 01       	movw	r22, r14
     fde:	80 e2       	ldi	r24, 0x20	; 32
     fe0:	90 e0       	ldi	r25, 0x00	; 0
     fe2:	7f d1       	rcall	.+766    	; 0x12e2 <fputc>
     fe4:	3a 94       	dec	r3
     fe6:	f7 cf       	rjmp	.-18     	; 0xfd6 <vfprintf+0x38c>
     fe8:	f7 01       	movw	r30, r14
     fea:	86 81       	ldd	r24, Z+6	; 0x06
     fec:	97 81       	ldd	r25, Z+7	; 0x07
     fee:	02 c0       	rjmp	.+4      	; 0xff4 <vfprintf+0x3aa>
     ff0:	8f ef       	ldi	r24, 0xFF	; 255
     ff2:	9f ef       	ldi	r25, 0xFF	; 255
     ff4:	2c 96       	adiw	r28, 0x0c	; 12
     ff6:	0f b6       	in	r0, 0x3f	; 63
     ff8:	f8 94       	cli
     ffa:	de bf       	out	0x3e, r29	; 62
     ffc:	0f be       	out	0x3f, r0	; 63
     ffe:	cd bf       	out	0x3d, r28	; 61
    1000:	df 91       	pop	r29
    1002:	cf 91       	pop	r28
    1004:	1f 91       	pop	r17
    1006:	0f 91       	pop	r16
    1008:	ff 90       	pop	r15
    100a:	ef 90       	pop	r14
    100c:	df 90       	pop	r13
    100e:	cf 90       	pop	r12
    1010:	bf 90       	pop	r11
    1012:	af 90       	pop	r10
    1014:	9f 90       	pop	r9
    1016:	8f 90       	pop	r8
    1018:	7f 90       	pop	r7
    101a:	6f 90       	pop	r6
    101c:	5f 90       	pop	r5
    101e:	4f 90       	pop	r4
    1020:	3f 90       	pop	r3
    1022:	2f 90       	pop	r2
    1024:	08 95       	ret

00001026 <calloc>:
    1026:	0f 93       	push	r16
    1028:	1f 93       	push	r17
    102a:	cf 93       	push	r28
    102c:	df 93       	push	r29
    102e:	86 9f       	mul	r24, r22
    1030:	80 01       	movw	r16, r0
    1032:	87 9f       	mul	r24, r23
    1034:	10 0d       	add	r17, r0
    1036:	96 9f       	mul	r25, r22
    1038:	10 0d       	add	r17, r0
    103a:	11 24       	eor	r1, r1
    103c:	c8 01       	movw	r24, r16
    103e:	0d d0       	rcall	.+26     	; 0x105a <malloc>
    1040:	ec 01       	movw	r28, r24
    1042:	00 97       	sbiw	r24, 0x00	; 0
    1044:	21 f0       	breq	.+8      	; 0x104e <calloc+0x28>
    1046:	a8 01       	movw	r20, r16
    1048:	60 e0       	ldi	r22, 0x00	; 0
    104a:	70 e0       	ldi	r23, 0x00	; 0
    104c:	38 d1       	rcall	.+624    	; 0x12be <memset>
    104e:	ce 01       	movw	r24, r28
    1050:	df 91       	pop	r29
    1052:	cf 91       	pop	r28
    1054:	1f 91       	pop	r17
    1056:	0f 91       	pop	r16
    1058:	08 95       	ret

0000105a <malloc>:
    105a:	cf 93       	push	r28
    105c:	df 93       	push	r29
    105e:	82 30       	cpi	r24, 0x02	; 2
    1060:	91 05       	cpc	r25, r1
    1062:	10 f4       	brcc	.+4      	; 0x1068 <malloc+0xe>
    1064:	82 e0       	ldi	r24, 0x02	; 2
    1066:	90 e0       	ldi	r25, 0x00	; 0
    1068:	e0 91 18 03 	lds	r30, 0x0318
    106c:	f0 91 19 03 	lds	r31, 0x0319
    1070:	20 e0       	ldi	r18, 0x00	; 0
    1072:	30 e0       	ldi	r19, 0x00	; 0
    1074:	a0 e0       	ldi	r26, 0x00	; 0
    1076:	b0 e0       	ldi	r27, 0x00	; 0
    1078:	30 97       	sbiw	r30, 0x00	; 0
    107a:	39 f1       	breq	.+78     	; 0x10ca <malloc+0x70>
    107c:	40 81       	ld	r20, Z
    107e:	51 81       	ldd	r21, Z+1	; 0x01
    1080:	48 17       	cp	r20, r24
    1082:	59 07       	cpc	r21, r25
    1084:	b8 f0       	brcs	.+46     	; 0x10b4 <malloc+0x5a>
    1086:	48 17       	cp	r20, r24
    1088:	59 07       	cpc	r21, r25
    108a:	71 f4       	brne	.+28     	; 0x10a8 <malloc+0x4e>
    108c:	82 81       	ldd	r24, Z+2	; 0x02
    108e:	93 81       	ldd	r25, Z+3	; 0x03
    1090:	10 97       	sbiw	r26, 0x00	; 0
    1092:	29 f0       	breq	.+10     	; 0x109e <malloc+0x44>
    1094:	13 96       	adiw	r26, 0x03	; 3
    1096:	9c 93       	st	X, r25
    1098:	8e 93       	st	-X, r24
    109a:	12 97       	sbiw	r26, 0x02	; 2
    109c:	2c c0       	rjmp	.+88     	; 0x10f6 <malloc+0x9c>
    109e:	90 93 19 03 	sts	0x0319, r25
    10a2:	80 93 18 03 	sts	0x0318, r24
    10a6:	27 c0       	rjmp	.+78     	; 0x10f6 <malloc+0x9c>
    10a8:	21 15       	cp	r18, r1
    10aa:	31 05       	cpc	r19, r1
    10ac:	31 f0       	breq	.+12     	; 0x10ba <malloc+0x60>
    10ae:	42 17       	cp	r20, r18
    10b0:	53 07       	cpc	r21, r19
    10b2:	18 f0       	brcs	.+6      	; 0x10ba <malloc+0x60>
    10b4:	a9 01       	movw	r20, r18
    10b6:	db 01       	movw	r26, r22
    10b8:	01 c0       	rjmp	.+2      	; 0x10bc <malloc+0x62>
    10ba:	ef 01       	movw	r28, r30
    10bc:	9a 01       	movw	r18, r20
    10be:	bd 01       	movw	r22, r26
    10c0:	df 01       	movw	r26, r30
    10c2:	02 80       	ldd	r0, Z+2	; 0x02
    10c4:	f3 81       	ldd	r31, Z+3	; 0x03
    10c6:	e0 2d       	mov	r30, r0
    10c8:	d7 cf       	rjmp	.-82     	; 0x1078 <malloc+0x1e>
    10ca:	21 15       	cp	r18, r1
    10cc:	31 05       	cpc	r19, r1
    10ce:	f9 f0       	breq	.+62     	; 0x110e <malloc+0xb4>
    10d0:	28 1b       	sub	r18, r24
    10d2:	39 0b       	sbc	r19, r25
    10d4:	24 30       	cpi	r18, 0x04	; 4
    10d6:	31 05       	cpc	r19, r1
    10d8:	80 f4       	brcc	.+32     	; 0x10fa <malloc+0xa0>
    10da:	8a 81       	ldd	r24, Y+2	; 0x02
    10dc:	9b 81       	ldd	r25, Y+3	; 0x03
    10de:	61 15       	cp	r22, r1
    10e0:	71 05       	cpc	r23, r1
    10e2:	21 f0       	breq	.+8      	; 0x10ec <malloc+0x92>
    10e4:	fb 01       	movw	r30, r22
    10e6:	93 83       	std	Z+3, r25	; 0x03
    10e8:	82 83       	std	Z+2, r24	; 0x02
    10ea:	04 c0       	rjmp	.+8      	; 0x10f4 <malloc+0x9a>
    10ec:	90 93 19 03 	sts	0x0319, r25
    10f0:	80 93 18 03 	sts	0x0318, r24
    10f4:	fe 01       	movw	r30, r28
    10f6:	32 96       	adiw	r30, 0x02	; 2
    10f8:	44 c0       	rjmp	.+136    	; 0x1182 <malloc+0x128>
    10fa:	fe 01       	movw	r30, r28
    10fc:	e2 0f       	add	r30, r18
    10fe:	f3 1f       	adc	r31, r19
    1100:	81 93       	st	Z+, r24
    1102:	91 93       	st	Z+, r25
    1104:	22 50       	subi	r18, 0x02	; 2
    1106:	31 09       	sbc	r19, r1
    1108:	39 83       	std	Y+1, r19	; 0x01
    110a:	28 83       	st	Y, r18
    110c:	3a c0       	rjmp	.+116    	; 0x1182 <malloc+0x128>
    110e:	20 91 16 03 	lds	r18, 0x0316
    1112:	30 91 17 03 	lds	r19, 0x0317
    1116:	23 2b       	or	r18, r19
    1118:	41 f4       	brne	.+16     	; 0x112a <malloc+0xd0>
    111a:	20 91 02 02 	lds	r18, 0x0202
    111e:	30 91 03 02 	lds	r19, 0x0203
    1122:	30 93 17 03 	sts	0x0317, r19
    1126:	20 93 16 03 	sts	0x0316, r18
    112a:	20 91 00 02 	lds	r18, 0x0200
    112e:	30 91 01 02 	lds	r19, 0x0201
    1132:	21 15       	cp	r18, r1
    1134:	31 05       	cpc	r19, r1
    1136:	41 f4       	brne	.+16     	; 0x1148 <malloc+0xee>
    1138:	2d b7       	in	r18, 0x3d	; 61
    113a:	3e b7       	in	r19, 0x3e	; 62
    113c:	40 91 04 02 	lds	r20, 0x0204
    1140:	50 91 05 02 	lds	r21, 0x0205
    1144:	24 1b       	sub	r18, r20
    1146:	35 0b       	sbc	r19, r21
    1148:	e0 91 16 03 	lds	r30, 0x0316
    114c:	f0 91 17 03 	lds	r31, 0x0317
    1150:	e2 17       	cp	r30, r18
    1152:	f3 07       	cpc	r31, r19
    1154:	a0 f4       	brcc	.+40     	; 0x117e <malloc+0x124>
    1156:	2e 1b       	sub	r18, r30
    1158:	3f 0b       	sbc	r19, r31
    115a:	28 17       	cp	r18, r24
    115c:	39 07       	cpc	r19, r25
    115e:	78 f0       	brcs	.+30     	; 0x117e <malloc+0x124>
    1160:	ac 01       	movw	r20, r24
    1162:	4e 5f       	subi	r20, 0xFE	; 254
    1164:	5f 4f       	sbci	r21, 0xFF	; 255
    1166:	24 17       	cp	r18, r20
    1168:	35 07       	cpc	r19, r21
    116a:	48 f0       	brcs	.+18     	; 0x117e <malloc+0x124>
    116c:	4e 0f       	add	r20, r30
    116e:	5f 1f       	adc	r21, r31
    1170:	50 93 17 03 	sts	0x0317, r21
    1174:	40 93 16 03 	sts	0x0316, r20
    1178:	81 93       	st	Z+, r24
    117a:	91 93       	st	Z+, r25
    117c:	02 c0       	rjmp	.+4      	; 0x1182 <malloc+0x128>
    117e:	e0 e0       	ldi	r30, 0x00	; 0
    1180:	f0 e0       	ldi	r31, 0x00	; 0
    1182:	cf 01       	movw	r24, r30
    1184:	df 91       	pop	r29
    1186:	cf 91       	pop	r28
    1188:	08 95       	ret

0000118a <free>:
    118a:	cf 93       	push	r28
    118c:	df 93       	push	r29
    118e:	00 97       	sbiw	r24, 0x00	; 0
    1190:	09 f4       	brne	.+2      	; 0x1194 <free+0xa>
    1192:	87 c0       	rjmp	.+270    	; 0x12a2 <free+0x118>
    1194:	fc 01       	movw	r30, r24
    1196:	32 97       	sbiw	r30, 0x02	; 2
    1198:	13 82       	std	Z+3, r1	; 0x03
    119a:	12 82       	std	Z+2, r1	; 0x02
    119c:	c0 91 18 03 	lds	r28, 0x0318
    11a0:	d0 91 19 03 	lds	r29, 0x0319
    11a4:	20 97       	sbiw	r28, 0x00	; 0
    11a6:	81 f4       	brne	.+32     	; 0x11c8 <free+0x3e>
    11a8:	20 81       	ld	r18, Z
    11aa:	31 81       	ldd	r19, Z+1	; 0x01
    11ac:	28 0f       	add	r18, r24
    11ae:	39 1f       	adc	r19, r25
    11b0:	80 91 16 03 	lds	r24, 0x0316
    11b4:	90 91 17 03 	lds	r25, 0x0317
    11b8:	82 17       	cp	r24, r18
    11ba:	93 07       	cpc	r25, r19
    11bc:	79 f5       	brne	.+94     	; 0x121c <free+0x92>
    11be:	f0 93 17 03 	sts	0x0317, r31
    11c2:	e0 93 16 03 	sts	0x0316, r30
    11c6:	6d c0       	rjmp	.+218    	; 0x12a2 <free+0x118>
    11c8:	de 01       	movw	r26, r28
    11ca:	20 e0       	ldi	r18, 0x00	; 0
    11cc:	30 e0       	ldi	r19, 0x00	; 0
    11ce:	ae 17       	cp	r26, r30
    11d0:	bf 07       	cpc	r27, r31
    11d2:	50 f4       	brcc	.+20     	; 0x11e8 <free+0x5e>
    11d4:	12 96       	adiw	r26, 0x02	; 2
    11d6:	4d 91       	ld	r20, X+
    11d8:	5c 91       	ld	r21, X
    11da:	13 97       	sbiw	r26, 0x03	; 3
    11dc:	9d 01       	movw	r18, r26
    11de:	41 15       	cp	r20, r1
    11e0:	51 05       	cpc	r21, r1
    11e2:	09 f1       	breq	.+66     	; 0x1226 <free+0x9c>
    11e4:	da 01       	movw	r26, r20
    11e6:	f3 cf       	rjmp	.-26     	; 0x11ce <free+0x44>
    11e8:	b3 83       	std	Z+3, r27	; 0x03
    11ea:	a2 83       	std	Z+2, r26	; 0x02
    11ec:	40 81       	ld	r20, Z
    11ee:	51 81       	ldd	r21, Z+1	; 0x01
    11f0:	84 0f       	add	r24, r20
    11f2:	95 1f       	adc	r25, r21
    11f4:	8a 17       	cp	r24, r26
    11f6:	9b 07       	cpc	r25, r27
    11f8:	71 f4       	brne	.+28     	; 0x1216 <free+0x8c>
    11fa:	8d 91       	ld	r24, X+
    11fc:	9c 91       	ld	r25, X
    11fe:	11 97       	sbiw	r26, 0x01	; 1
    1200:	84 0f       	add	r24, r20
    1202:	95 1f       	adc	r25, r21
    1204:	02 96       	adiw	r24, 0x02	; 2
    1206:	91 83       	std	Z+1, r25	; 0x01
    1208:	80 83       	st	Z, r24
    120a:	12 96       	adiw	r26, 0x02	; 2
    120c:	8d 91       	ld	r24, X+
    120e:	9c 91       	ld	r25, X
    1210:	13 97       	sbiw	r26, 0x03	; 3
    1212:	93 83       	std	Z+3, r25	; 0x03
    1214:	82 83       	std	Z+2, r24	; 0x02
    1216:	21 15       	cp	r18, r1
    1218:	31 05       	cpc	r19, r1
    121a:	29 f4       	brne	.+10     	; 0x1226 <free+0x9c>
    121c:	f0 93 19 03 	sts	0x0319, r31
    1220:	e0 93 18 03 	sts	0x0318, r30
    1224:	3e c0       	rjmp	.+124    	; 0x12a2 <free+0x118>
    1226:	d9 01       	movw	r26, r18
    1228:	13 96       	adiw	r26, 0x03	; 3
    122a:	fc 93       	st	X, r31
    122c:	ee 93       	st	-X, r30
    122e:	12 97       	sbiw	r26, 0x02	; 2
    1230:	4d 91       	ld	r20, X+
    1232:	5d 91       	ld	r21, X+
    1234:	a4 0f       	add	r26, r20
    1236:	b5 1f       	adc	r27, r21
    1238:	ea 17       	cp	r30, r26
    123a:	fb 07       	cpc	r31, r27
    123c:	79 f4       	brne	.+30     	; 0x125c <free+0xd2>
    123e:	80 81       	ld	r24, Z
    1240:	91 81       	ldd	r25, Z+1	; 0x01
    1242:	84 0f       	add	r24, r20
    1244:	95 1f       	adc	r25, r21
    1246:	02 96       	adiw	r24, 0x02	; 2
    1248:	d9 01       	movw	r26, r18
    124a:	11 96       	adiw	r26, 0x01	; 1
    124c:	9c 93       	st	X, r25
    124e:	8e 93       	st	-X, r24
    1250:	82 81       	ldd	r24, Z+2	; 0x02
    1252:	93 81       	ldd	r25, Z+3	; 0x03
    1254:	13 96       	adiw	r26, 0x03	; 3
    1256:	9c 93       	st	X, r25
    1258:	8e 93       	st	-X, r24
    125a:	12 97       	sbiw	r26, 0x02	; 2
    125c:	e0 e0       	ldi	r30, 0x00	; 0
    125e:	f0 e0       	ldi	r31, 0x00	; 0
    1260:	8a 81       	ldd	r24, Y+2	; 0x02
    1262:	9b 81       	ldd	r25, Y+3	; 0x03
    1264:	00 97       	sbiw	r24, 0x00	; 0
    1266:	19 f0       	breq	.+6      	; 0x126e <free+0xe4>
    1268:	fe 01       	movw	r30, r28
    126a:	ec 01       	movw	r28, r24
    126c:	f9 cf       	rjmp	.-14     	; 0x1260 <free+0xd6>
    126e:	ce 01       	movw	r24, r28
    1270:	02 96       	adiw	r24, 0x02	; 2
    1272:	28 81       	ld	r18, Y
    1274:	39 81       	ldd	r19, Y+1	; 0x01
    1276:	82 0f       	add	r24, r18
    1278:	93 1f       	adc	r25, r19
    127a:	20 91 16 03 	lds	r18, 0x0316
    127e:	30 91 17 03 	lds	r19, 0x0317
    1282:	28 17       	cp	r18, r24
    1284:	39 07       	cpc	r19, r25
    1286:	69 f4       	brne	.+26     	; 0x12a2 <free+0x118>
    1288:	30 97       	sbiw	r30, 0x00	; 0
    128a:	29 f4       	brne	.+10     	; 0x1296 <free+0x10c>
    128c:	10 92 19 03 	sts	0x0319, r1
    1290:	10 92 18 03 	sts	0x0318, r1
    1294:	02 c0       	rjmp	.+4      	; 0x129a <free+0x110>
    1296:	13 82       	std	Z+3, r1	; 0x03
    1298:	12 82       	std	Z+2, r1	; 0x02
    129a:	d0 93 17 03 	sts	0x0317, r29
    129e:	c0 93 16 03 	sts	0x0316, r28
    12a2:	df 91       	pop	r29
    12a4:	cf 91       	pop	r28
    12a6:	08 95       	ret

000012a8 <strnlen_P>:
    12a8:	fc 01       	movw	r30, r24
    12aa:	05 90       	lpm	r0, Z+
    12ac:	61 50       	subi	r22, 0x01	; 1
    12ae:	70 40       	sbci	r23, 0x00	; 0
    12b0:	01 10       	cpse	r0, r1
    12b2:	d8 f7       	brcc	.-10     	; 0x12aa <strnlen_P+0x2>
    12b4:	80 95       	com	r24
    12b6:	90 95       	com	r25
    12b8:	8e 0f       	add	r24, r30
    12ba:	9f 1f       	adc	r25, r31
    12bc:	08 95       	ret

000012be <memset>:
    12be:	dc 01       	movw	r26, r24
    12c0:	01 c0       	rjmp	.+2      	; 0x12c4 <memset+0x6>
    12c2:	6d 93       	st	X+, r22
    12c4:	41 50       	subi	r20, 0x01	; 1
    12c6:	50 40       	sbci	r21, 0x00	; 0
    12c8:	e0 f7       	brcc	.-8      	; 0x12c2 <memset+0x4>
    12ca:	08 95       	ret

000012cc <strnlen>:
    12cc:	fc 01       	movw	r30, r24
    12ce:	61 50       	subi	r22, 0x01	; 1
    12d0:	70 40       	sbci	r23, 0x00	; 0
    12d2:	01 90       	ld	r0, Z+
    12d4:	01 10       	cpse	r0, r1
    12d6:	d8 f7       	brcc	.-10     	; 0x12ce <strnlen+0x2>
    12d8:	80 95       	com	r24
    12da:	90 95       	com	r25
    12dc:	8e 0f       	add	r24, r30
    12de:	9f 1f       	adc	r25, r31
    12e0:	08 95       	ret

000012e2 <fputc>:
    12e2:	0f 93       	push	r16
    12e4:	1f 93       	push	r17
    12e6:	cf 93       	push	r28
    12e8:	df 93       	push	r29
    12ea:	18 2f       	mov	r17, r24
    12ec:	09 2f       	mov	r16, r25
    12ee:	eb 01       	movw	r28, r22
    12f0:	8b 81       	ldd	r24, Y+3	; 0x03
    12f2:	81 fd       	sbrc	r24, 1
    12f4:	03 c0       	rjmp	.+6      	; 0x12fc <fputc+0x1a>
    12f6:	8f ef       	ldi	r24, 0xFF	; 255
    12f8:	9f ef       	ldi	r25, 0xFF	; 255
    12fa:	20 c0       	rjmp	.+64     	; 0x133c <fputc+0x5a>
    12fc:	82 ff       	sbrs	r24, 2
    12fe:	10 c0       	rjmp	.+32     	; 0x1320 <fputc+0x3e>
    1300:	4e 81       	ldd	r20, Y+6	; 0x06
    1302:	5f 81       	ldd	r21, Y+7	; 0x07
    1304:	2c 81       	ldd	r18, Y+4	; 0x04
    1306:	3d 81       	ldd	r19, Y+5	; 0x05
    1308:	42 17       	cp	r20, r18
    130a:	53 07       	cpc	r21, r19
    130c:	7c f4       	brge	.+30     	; 0x132c <fputc+0x4a>
    130e:	e8 81       	ld	r30, Y
    1310:	f9 81       	ldd	r31, Y+1	; 0x01
    1312:	9f 01       	movw	r18, r30
    1314:	2f 5f       	subi	r18, 0xFF	; 255
    1316:	3f 4f       	sbci	r19, 0xFF	; 255
    1318:	39 83       	std	Y+1, r19	; 0x01
    131a:	28 83       	st	Y, r18
    131c:	10 83       	st	Z, r17
    131e:	06 c0       	rjmp	.+12     	; 0x132c <fputc+0x4a>
    1320:	e8 85       	ldd	r30, Y+8	; 0x08
    1322:	f9 85       	ldd	r31, Y+9	; 0x09
    1324:	81 2f       	mov	r24, r17
    1326:	19 95       	eicall
    1328:	89 2b       	or	r24, r25
    132a:	29 f7       	brne	.-54     	; 0x12f6 <fputc+0x14>
    132c:	2e 81       	ldd	r18, Y+6	; 0x06
    132e:	3f 81       	ldd	r19, Y+7	; 0x07
    1330:	2f 5f       	subi	r18, 0xFF	; 255
    1332:	3f 4f       	sbci	r19, 0xFF	; 255
    1334:	3f 83       	std	Y+7, r19	; 0x07
    1336:	2e 83       	std	Y+6, r18	; 0x06
    1338:	81 2f       	mov	r24, r17
    133a:	90 2f       	mov	r25, r16
    133c:	df 91       	pop	r29
    133e:	cf 91       	pop	r28
    1340:	1f 91       	pop	r17
    1342:	0f 91       	pop	r16
    1344:	08 95       	ret

00001346 <__ultoa_invert>:
    1346:	fa 01       	movw	r30, r20
    1348:	aa 27       	eor	r26, r26
    134a:	28 30       	cpi	r18, 0x08	; 8
    134c:	51 f1       	breq	.+84     	; 0x13a2 <__ultoa_invert+0x5c>
    134e:	20 31       	cpi	r18, 0x10	; 16
    1350:	81 f1       	breq	.+96     	; 0x13b2 <__ultoa_invert+0x6c>
    1352:	e8 94       	clt
    1354:	6f 93       	push	r22
    1356:	6e 7f       	andi	r22, 0xFE	; 254
    1358:	6e 5f       	subi	r22, 0xFE	; 254
    135a:	7f 4f       	sbci	r23, 0xFF	; 255
    135c:	8f 4f       	sbci	r24, 0xFF	; 255
    135e:	9f 4f       	sbci	r25, 0xFF	; 255
    1360:	af 4f       	sbci	r26, 0xFF	; 255
    1362:	b1 e0       	ldi	r27, 0x01	; 1
    1364:	3e d0       	rcall	.+124    	; 0x13e2 <__ultoa_invert+0x9c>
    1366:	b4 e0       	ldi	r27, 0x04	; 4
    1368:	3c d0       	rcall	.+120    	; 0x13e2 <__ultoa_invert+0x9c>
    136a:	67 0f       	add	r22, r23
    136c:	78 1f       	adc	r23, r24
    136e:	89 1f       	adc	r24, r25
    1370:	9a 1f       	adc	r25, r26
    1372:	a1 1d       	adc	r26, r1
    1374:	68 0f       	add	r22, r24
    1376:	79 1f       	adc	r23, r25
    1378:	8a 1f       	adc	r24, r26
    137a:	91 1d       	adc	r25, r1
    137c:	a1 1d       	adc	r26, r1
    137e:	6a 0f       	add	r22, r26
    1380:	71 1d       	adc	r23, r1
    1382:	81 1d       	adc	r24, r1
    1384:	91 1d       	adc	r25, r1
    1386:	a1 1d       	adc	r26, r1
    1388:	20 d0       	rcall	.+64     	; 0x13ca <__ultoa_invert+0x84>
    138a:	09 f4       	brne	.+2      	; 0x138e <__ultoa_invert+0x48>
    138c:	68 94       	set
    138e:	3f 91       	pop	r19
    1390:	2a e0       	ldi	r18, 0x0A	; 10
    1392:	26 9f       	mul	r18, r22
    1394:	11 24       	eor	r1, r1
    1396:	30 19       	sub	r19, r0
    1398:	30 5d       	subi	r19, 0xD0	; 208
    139a:	31 93       	st	Z+, r19
    139c:	de f6       	brtc	.-74     	; 0x1354 <__ultoa_invert+0xe>
    139e:	cf 01       	movw	r24, r30
    13a0:	08 95       	ret
    13a2:	46 2f       	mov	r20, r22
    13a4:	47 70       	andi	r20, 0x07	; 7
    13a6:	40 5d       	subi	r20, 0xD0	; 208
    13a8:	41 93       	st	Z+, r20
    13aa:	b3 e0       	ldi	r27, 0x03	; 3
    13ac:	0f d0       	rcall	.+30     	; 0x13cc <__ultoa_invert+0x86>
    13ae:	c9 f7       	brne	.-14     	; 0x13a2 <__ultoa_invert+0x5c>
    13b0:	f6 cf       	rjmp	.-20     	; 0x139e <__ultoa_invert+0x58>
    13b2:	46 2f       	mov	r20, r22
    13b4:	4f 70       	andi	r20, 0x0F	; 15
    13b6:	40 5d       	subi	r20, 0xD0	; 208
    13b8:	4a 33       	cpi	r20, 0x3A	; 58
    13ba:	18 f0       	brcs	.+6      	; 0x13c2 <__ultoa_invert+0x7c>
    13bc:	49 5d       	subi	r20, 0xD9	; 217
    13be:	31 fd       	sbrc	r19, 1
    13c0:	40 52       	subi	r20, 0x20	; 32
    13c2:	41 93       	st	Z+, r20
    13c4:	02 d0       	rcall	.+4      	; 0x13ca <__ultoa_invert+0x84>
    13c6:	a9 f7       	brne	.-22     	; 0x13b2 <__ultoa_invert+0x6c>
    13c8:	ea cf       	rjmp	.-44     	; 0x139e <__ultoa_invert+0x58>
    13ca:	b4 e0       	ldi	r27, 0x04	; 4
    13cc:	a6 95       	lsr	r26
    13ce:	97 95       	ror	r25
    13d0:	87 95       	ror	r24
    13d2:	77 95       	ror	r23
    13d4:	67 95       	ror	r22
    13d6:	ba 95       	dec	r27
    13d8:	c9 f7       	brne	.-14     	; 0x13cc <__ultoa_invert+0x86>
    13da:	00 97       	sbiw	r24, 0x00	; 0
    13dc:	61 05       	cpc	r22, r1
    13de:	71 05       	cpc	r23, r1
    13e0:	08 95       	ret
    13e2:	9b 01       	movw	r18, r22
    13e4:	ac 01       	movw	r20, r24
    13e6:	0a 2e       	mov	r0, r26
    13e8:	06 94       	lsr	r0
    13ea:	57 95       	ror	r21
    13ec:	47 95       	ror	r20
    13ee:	37 95       	ror	r19
    13f0:	27 95       	ror	r18
    13f2:	ba 95       	dec	r27
    13f4:	c9 f7       	brne	.-14     	; 0x13e8 <__ultoa_invert+0xa2>
    13f6:	62 0f       	add	r22, r18
    13f8:	73 1f       	adc	r23, r19
    13fa:	84 1f       	adc	r24, r20
    13fc:	95 1f       	adc	r25, r21
    13fe:	a0 1d       	adc	r26, r0
    1400:	08 95       	ret

00001402 <_exit>:
    1402:	f8 94       	cli

00001404 <__stop_program>:
    1404:	ff cf       	rjmp	.-2      	; 0x1404 <__stop_program>
