TimeQuest Timing Analyzer report for Part7c
Sun Mar 10 15:08:41 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'AUD_DACLRCK'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'AUD_DACLRCK'
 15. Slow Model Minimum Pulse Width: 'AUD_DACLRCK'
 16. Slow Model Minimum Pulse Width: 'CLOCK_50'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'AUD_DACLRCK'
 32. Fast Model Hold: 'CLOCK_50'
 33. Fast Model Hold: 'AUD_DACLRCK'
 34. Fast Model Minimum Pulse Width: 'AUD_DACLRCK'
 35. Fast Model Minimum Pulse Width: 'CLOCK_50'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Part7c                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                       ; Targets                                                        ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; AUD_DACLRCK                                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { AUD_DACLRCK }                                                ;
; CLOCK_50                                                   ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { CLOCK_50 }                                                   ;
; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; 80.000 ; 12.5 MHz   ; 0.000 ; 40.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; s|Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0] ; { s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] } ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                            ;
+------------+-----------------+-------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note                                                  ;
+------------+-----------------+-------------+-------------------------------------------------------+
; 152.67 MHz ; 152.67 MHz      ; CLOCK_50    ;                                                       ;
; 280.11 MHz ; 260.01 MHz      ; AUD_DACLRCK ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow Model Setup Summary             ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50    ; -7.447 ; -251.562      ;
; AUD_DACLRCK ; -2.320 ; -184.446      ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow Model Hold Summary             ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; CLOCK_50    ; 0.304 ; 0.000         ;
; AUD_DACLRCK ; 0.391 ; 0.000         ;
+-------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; AUD_DACLRCK ; -1.423 ; -415.818        ;
; CLOCK_50    ; 7.873  ; 0.000           ;
+-------------+--------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.447 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.594      ;
; -7.447 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.594      ;
; -7.447 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.594      ;
; -7.447 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.594      ;
; -7.447 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.594      ;
; -7.447 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.594      ;
; -7.447 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.594      ;
; -7.447 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.594      ;
; -7.447 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.594      ;
; -7.296 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg0   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.765     ; 7.496      ;
; -7.296 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg1   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.765     ; 7.496      ;
; -7.296 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg2   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.765     ; 7.496      ;
; -7.296 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg3   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.765     ; 7.496      ;
; -7.296 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg4   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.765     ; 7.496      ;
; -7.296 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg5   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.765     ; 7.496      ;
; -7.296 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg6   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.765     ; 7.496      ;
; -7.296 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg7   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.765     ; 7.496      ;
; -7.296 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg8   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.765     ; 7.496      ;
; -7.289 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.777     ; 7.477      ;
; -7.289 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.777     ; 7.477      ;
; -7.289 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.777     ; 7.477      ;
; -7.289 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.777     ; 7.477      ;
; -7.289 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.777     ; 7.477      ;
; -7.289 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.777     ; 7.477      ;
; -7.289 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.777     ; 7.477      ;
; -7.289 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.777     ; 7.477      ;
; -7.289 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.777     ; 7.477      ;
; -7.264 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.411      ;
; -7.264 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.411      ;
; -7.264 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.411      ;
; -7.264 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.411      ;
; -7.264 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.411      ;
; -7.264 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.411      ;
; -7.264 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.411      ;
; -7.264 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.411      ;
; -7.264 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.818     ; 7.411      ;
; -7.224 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.772     ; 7.417      ;
; -7.224 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.772     ; 7.417      ;
; -7.224 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.772     ; 7.417      ;
; -7.224 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.772     ; 7.417      ;
; -7.224 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.772     ; 7.417      ;
; -7.224 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.772     ; 7.417      ;
; -7.224 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.772     ; 7.417      ;
; -7.224 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.772     ; 7.417      ;
; -7.224 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.772     ; 7.417      ;
; -7.178 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.791     ; 7.352      ;
; -7.178 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.791     ; 7.352      ;
; -7.178 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.791     ; 7.352      ;
; -7.178 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.791     ; 7.352      ;
; -7.178 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.791     ; 7.352      ;
; -7.178 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.791     ; 7.352      ;
; -7.178 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.791     ; 7.352      ;
; -7.178 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.791     ; 7.352      ;
; -7.178 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.791     ; 7.352      ;
; -7.175 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.801     ; 7.339      ;
; -7.175 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.801     ; 7.339      ;
; -7.175 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.801     ; 7.339      ;
; -7.175 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.801     ; 7.339      ;
; -7.175 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.801     ; 7.339      ;
; -7.175 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.801     ; 7.339      ;
; -7.175 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.801     ; 7.339      ;
; -7.175 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.801     ; 7.339      ;
; -7.175 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.801     ; 7.339      ;
; -7.173 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.355      ;
; -7.173 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.355      ;
; -7.173 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.355      ;
; -7.173 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.355      ;
; -7.173 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.355      ;
; -7.173 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.355      ;
; -7.173 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.355      ;
; -7.173 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.355      ;
; -7.173 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.355      ;
; -7.164 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.780     ; 7.349      ;
; -7.164 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.780     ; 7.349      ;
; -7.164 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.780     ; 7.349      ;
; -7.164 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.780     ; 7.349      ;
; -7.164 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.780     ; 7.349      ;
; -7.164 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.780     ; 7.349      ;
; -7.164 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.780     ; 7.349      ;
; -7.164 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.780     ; 7.349      ;
; -7.164 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.780     ; 7.349      ;
; -7.140 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.279      ;
; -7.140 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.279      ;
; -7.140 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.279      ;
; -7.140 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.279      ;
; -7.140 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.279      ;
; -7.140 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.279      ;
; -7.140 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.279      ;
; -7.140 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.279      ;
; -7.140 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.279      ;
; -7.134 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.316      ;
; -7.134 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.316      ;
; -7.134 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.316      ;
; -7.134 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.316      ;
; -7.134 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.316      ;
; -7.134 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.316      ;
; -7.134 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.316      ;
; -7.134 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.316      ;
; -7.134 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.783     ; 7.316      ;
; -7.129 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.761     ; 7.333      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_DACLRCK'                                                                                                                                      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.320 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.136      ; 3.492      ;
; -2.271 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.124      ; 3.431      ;
; -2.057 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.046      ; 3.139      ;
; -2.015 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.136      ; 3.187      ;
; -2.012 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.096      ; 3.144      ;
; -2.010 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.170      ; 3.216      ;
; -1.980 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.096      ; 3.112      ;
; -1.921 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.162      ; 3.119      ;
; -1.921 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.096      ; 3.053      ;
; -1.912 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.046      ; 2.994      ;
; -1.904 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.124      ; 3.064      ;
; -1.888 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.012      ; 2.936      ;
; -1.870 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.096      ; 3.002      ;
; -1.864 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.162      ; 3.062      ;
; -1.844 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.046      ; 2.926      ;
; -1.844 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.046      ; 2.926      ;
; -1.832 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.124      ; 2.992      ;
; -1.804 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.136      ; 2.976      ;
; -1.797 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.170      ; 3.003      ;
; -1.797 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.170      ; 3.003      ;
; -1.794 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.026     ; 2.804      ;
; -1.788 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.824      ;
; -1.775 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.811      ;
; -1.745 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.136      ; 2.917      ;
; -1.699 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.046      ; 2.781      ;
; -1.699 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.046      ; 2.781      ;
; -1.696 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.732      ;
; -1.681 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.096      ; 2.813      ;
; -1.681 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.717      ;
; -1.677 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.713      ;
; -1.677 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.012      ; 2.725      ;
; -1.665 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.701      ;
; -1.655 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.096      ; 2.787      ;
; -1.638 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.162      ; 2.836      ;
; -1.638 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.026     ; 2.648      ;
; -1.632 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.668      ;
; -1.618 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.012      ; 2.666      ;
; -1.613 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.649      ;
; -1.589 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.096      ; 2.721      ;
; -1.587 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.623      ;
; -1.578 ; synthesizer:s|generator:gen|address_a3[3] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.614      ;
; -1.578 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.026      ; 2.640      ;
; -1.577 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.613      ;
; -1.546 ; synthesizer:s|generator:gen|address_a3[3] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.582      ;
; -1.528 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.564      ;
; -1.528 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.564      ;
; -1.527 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.162      ; 2.725      ;
; -1.524 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.560      ;
; -1.523 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.559      ;
; -1.522 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.558      ;
; -1.521 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.557      ;
; -1.521 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.026      ; 2.583      ;
; -1.518 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.554      ;
; -1.509 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.545      ;
; -1.495 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.124      ; 2.655      ;
; -1.487 ; synthesizer:s|generator:gen|address_a3[3] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.523      ;
; -1.482 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.518      ;
; -1.470 ; synthesizer:s|generator:gen|address_d3[3] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.506      ;
; -1.460 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.496      ;
; -1.460 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.496      ;
; -1.458 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.494      ;
; -1.457 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.493      ;
; -1.454 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.046      ; 2.536      ;
; -1.445 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.136      ; 2.617      ;
; -1.434 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.470      ;
; -1.429 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.465      ;
; -1.429 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.465      ;
; -1.424 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.124      ; 2.584      ;
; -1.409 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.136      ; 2.581      ;
; -1.407 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.170      ; 2.613      ;
; -1.398 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.434      ;
; -1.395 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.431      ;
; -1.394 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.430      ;
; -1.392 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.428      ;
; -1.383 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.046      ; 2.465      ;
; -1.379 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.415      ;
; -1.378 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.414      ;
; -1.376 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.096      ; 2.508      ;
; -1.368 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.404      ;
; -1.362 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.398      ;
; -1.356 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.392      ;
; -1.356 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.392      ;
; -1.354 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.390      ;
; -1.353 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.389      ;
; -1.351 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.387      ;
; -1.347 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.383      ;
; -1.344 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.026      ; 2.406      ;
; -1.340 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.376      ;
; -1.338 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.374      ;
; -1.336 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.372      ;
; -1.336 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.170      ; 2.542      ;
; -1.330 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.366      ;
; -1.329 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.365      ;
; -1.324 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.360      ;
; -1.323 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.359      ;
; -1.318 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.012      ; 2.366      ;
; -1.314 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.162      ; 2.512      ;
; -1.314 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.350      ;
; -1.309 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.046      ; 2.391      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.304 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.685      ; 3.255      ;
; 0.304 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.685      ; 3.255      ;
; 0.386 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.680      ; 3.332      ;
; 0.387 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.680      ; 3.333      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                  ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                                                                                                                               ; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE                                                                                                                                                                   ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN                                                                                                                                                                ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                                                                                                                                                                     ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                                                                                                                                                                                     ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                                                                                                                                                                                     ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                                                                                                                                                                                     ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                                                                                                                                              ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                                                                                                                ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|st.st_datarq                                                                                                                                                                                                                             ; synthesizer:s|st.st_datarq                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|st.st_play                                                                                                                                                                                                                               ; synthesizer:s|st.st_play                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                      ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                               ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                           ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; handshake_p3:h|tmp[2]                                                                                                                                                                                                                                  ; handshake_p3:h|sound_reg[2]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.517 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[0]                                                                                                                                                                                 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.520 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE                                                                                                                                                                   ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; handshake_p3:h|tmp[1]                                                                                                                                                                                                                                  ; handshake_p3:h|sound_reg[1]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                   ; synthesizer:s|Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; handshake_p3:h|tmp[0]                                                                                                                                                                                                                                  ; handshake_p3:h|sound_reg[0]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.531 ; synthesizer:s|dur_cnt[31]                                                                                                                                                                                                                              ; synthesizer:s|dur_cnt[31]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.536 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en                                                                                                                                                                                  ; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.802      ;
; 0.540 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.541 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.542 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.542 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.685      ; 3.493      ;
; 0.543 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.685      ; 3.494      ;
; 0.544 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.810      ;
; 0.544 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.810      ;
; 0.545 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.685      ; 3.496      ;
; 0.550 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.552 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.818      ;
; 0.556 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[5]                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[5]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.822      ;
; 0.559 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.825      ;
; 0.561 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.827      ;
; 0.573 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.839      ;
; 0.620 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.680      ; 3.566      ;
; 0.620 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.680      ; 3.566      ;
; 0.621 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.680      ; 3.567      ;
; 0.645 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[4]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[4]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.646 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.682      ; 3.594      ;
; 0.649 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[6]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[6]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.652 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[2]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[2]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.652 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.684      ; 3.602      ;
; 0.653 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.684      ; 3.603      ;
; 0.657 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.680      ; 3.603      ;
; 0.675 ; synthesizer:s|st.st_play_done                                                                                                                                                                                                                          ; handshake_p3:h|done                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.681 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]                                                                                               ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.947      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_DACLRCK'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.534 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.800      ;
; 0.549 ; synthesizer:s|generator:gen|address_b3[8] ; synthesizer:s|generator:gen|address_b3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.815      ;
; 0.562 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.828      ;
; 0.563 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.829      ;
; 0.564 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.830      ;
; 0.698 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.964      ;
; 0.698 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.964      ;
; 0.806 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.072      ;
; 0.812 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|address_d3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.078      ;
; 0.812 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.079      ;
; 0.816 ; synthesizer:s|generator:gen|address_f3[7] ; synthesizer:s|generator:gen|address_f3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.082      ;
; 0.823 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.089      ;
; 0.824 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.090      ;
; 0.825 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.091      ;
; 0.825 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.091      ;
; 0.826 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_f3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.092      ;
; 0.826 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.092      ;
; 0.838 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.104      ;
; 0.840 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|address_f3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.106      ;
; 0.843 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.109      ;
; 0.845 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; synthesizer:s|generator:gen|address_e3[4] ; synthesizer:s|generator:gen|address_e3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; synthesizer:s|generator:gen|address_c3[7] ; synthesizer:s|generator:gen|address_c3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.112      ;
; 0.848 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.114      ;
; 0.849 ; synthesizer:s|generator:gen|address_d3[7] ; synthesizer:s|generator:gen|address_d3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|address_e3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.115      ;
; 0.852 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|address_b3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.118      ;
; 0.857 ; synthesizer:s|generator:gen|address_e3[6] ; synthesizer:s|generator:gen|address_e3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.123      ;
; 0.871 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.137      ;
; 0.871 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.137      ;
; 0.902 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.168      ;
; 0.946 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|address_f3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.212      ;
; 0.951 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.217      ;
; 0.964 ; synthesizer:s|generator:gen|address_g3[3] ; synthesizer:s|generator:gen|address_g3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.230      ;
; 0.973 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|address_d3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.239      ;
; 0.973 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.239      ;
; 0.977 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|address_b3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.243      ;
; 0.977 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|address_b3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.243      ;
; 0.978 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|address_b3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.244      ;
; 0.991 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.257      ;
; 1.000 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.266      ;
; 1.018 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.223      ; 0.975      ;
; 1.026 ; synthesizer:s|generator:gen|address_g3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.223      ; 0.983      ;
; 1.029 ; synthesizer:s|generator:gen|address_g3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.223      ; 0.986      ;
; 1.034 ; synthesizer:s|generator:gen|address_g3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.223      ; 0.991      ;
; 1.043 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.223      ; 1.000      ;
; 1.044 ; synthesizer:s|generator:gen|address_g3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.223      ; 1.001      ;
; 1.047 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.223      ; 1.004      ;
; 1.047 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.313      ;
; 1.048 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.314      ;
; 1.072 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.338      ;
; 1.073 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.339      ;
; 1.083 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.349      ;
; 1.091 ; synthesizer:s|generator:gen|address_e3[8] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.357      ;
; 1.092 ; synthesizer:s|generator:gen|address_e3[8] ; synthesizer:s|generator:gen|address_e3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.358      ;
; 1.093 ; synthesizer:s|generator:gen|address_e3[8] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.359      ;
; 1.095 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.361      ;
; 1.099 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.365      ;
; 1.100 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.366      ;
; 1.100 ; synthesizer:s|generator:gen|address_g3[4] ; synthesizer:s|generator:gen|address_g3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.366      ;
; 1.105 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.371      ;
; 1.107 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.373      ;
; 1.107 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.373      ;
; 1.109 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.375      ;
; 1.111 ; synthesizer:s|generator:gen|address_c3[5] ; synthesizer:s|generator:gen|address_c3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.377      ;
; 1.135 ; synthesizer:s|generator:gen|address_c3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg6   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.401      ; 1.270      ;
; 1.138 ; synthesizer:s|generator:gen|address_c3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg8   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.401      ; 1.273      ;
; 1.138 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg3   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.401      ; 1.273      ;
; 1.143 ; synthesizer:s|generator:gen|address_c3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg5   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.401      ; 1.278      ;
; 1.156 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg2   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.401      ; 1.291      ;
; 1.157 ; synthesizer:s|generator:gen|address_c3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg7   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.401      ; 1.292      ;
; 1.158 ; synthesizer:s|generator:gen|address_c3[7] ; synthesizer:s|generator:gen|address_c3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.424      ;
; 1.173 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg4   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.401      ; 1.308      ;
; 1.182 ; synthesizer:s|generator:gen|address_c3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg6   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.375      ; 1.291      ;
; 1.182 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.448      ;
; 1.183 ; synthesizer:s|generator:gen|address_f3[7] ; synthesizer:s|generator:gen|address_f3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.449      ;
; 1.187 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg3   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.375      ; 1.296      ;
; 1.188 ; synthesizer:s|generator:gen|address_f3[7] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|address_d3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.455      ;
; 1.191 ; synthesizer:s|generator:gen|address_e3[5] ; synthesizer:s|generator:gen|address_e3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.457      ;
; 1.192 ; synthesizer:s|generator:gen|address_c3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg5   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.375      ; 1.301      ;
; 1.193 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|address_f3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.459      ;
; 1.195 ; synthesizer:s|generator:gen|address_b3[8] ; synthesizer:s|generator:gen|address_b3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.461      ;
; 1.195 ; synthesizer:s|generator:gen|address_b3[8] ; synthesizer:s|generator:gen|address_b3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.461      ;
; 1.196 ; synthesizer:s|generator:gen|address_b3[8] ; synthesizer:s|generator:gen|address_b3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.462      ;
; 1.198 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.334      ; 1.266      ;
; 1.198 ; synthesizer:s|generator:gen|address_c3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg8   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.375      ; 1.307      ;
; 1.200 ; synthesizer:s|generator:gen|address_c3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg7   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.375      ; 1.309      ;
; 1.203 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.469      ;
; 1.210 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg2   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.375      ; 1.319      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_DACLRCK'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; 3.449 ; 3.449 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 1.657 ; 1.657 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 7.308 ; 7.308 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 7.308 ; 7.308 ; Rise       ; CLOCK_50        ;
; PS2_CLK     ; CLOCK_50   ; 4.336 ; 4.336 ; Rise       ; CLOCK_50        ;
; PS2_DAT     ; CLOCK_50   ; 4.477 ; 4.477 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; -3.219 ; -3.219 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -0.304 ; -0.304 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -4.103 ; -4.103 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -4.103 ; -4.103 ; Rise       ; CLOCK_50        ;
; PS2_CLK     ; CLOCK_50   ; -4.106 ; -4.106 ; Rise       ; CLOCK_50        ;
; PS2_DAT     ; CLOCK_50   ; -4.247 ; -4.247 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 6.683  ; 6.683  ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 7.119  ; 7.119  ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 10.328 ; 10.328 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 2.969  ;        ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;        ; 2.969  ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 6.683 ; 6.683 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 7.119 ; 7.119 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 8.403 ; 8.403 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 2.969 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 2.969 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.288 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.032 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.288     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.032     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------+
; Fast Model Setup Summary             ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50    ; -3.186 ; -93.924       ;
; AUD_DACLRCK ; -0.496 ; -23.248       ;
+-------------+--------+---------------+


+--------------------------------------+
; Fast Model Hold Summary              ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50    ; -0.212 ; -1.475        ;
; AUD_DACLRCK ; 0.215  ; 0.000         ;
+-------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; AUD_DACLRCK ; -1.423 ; -415.818        ;
; CLOCK_50    ; 7.873  ; 0.000           ;
+-------------+--------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.186 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.966      ;
; -3.186 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.966      ;
; -3.186 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.966      ;
; -3.186 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.966      ;
; -3.186 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.966      ;
; -3.186 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.966      ;
; -3.186 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.966      ;
; -3.186 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.966      ;
; -3.186 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.966      ;
; -3.115 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.196     ; 3.918      ;
; -3.115 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.196     ; 3.918      ;
; -3.115 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.196     ; 3.918      ;
; -3.115 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.196     ; 3.918      ;
; -3.115 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.196     ; 3.918      ;
; -3.115 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.196     ; 3.918      ;
; -3.115 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.196     ; 3.918      ;
; -3.115 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.196     ; 3.918      ;
; -3.115 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.196     ; 3.918      ;
; -3.106 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.886      ;
; -3.106 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.886      ;
; -3.106 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.886      ;
; -3.106 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.886      ;
; -3.106 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.886      ;
; -3.106 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.886      ;
; -3.106 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.886      ;
; -3.106 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.886      ;
; -3.106 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.219     ; 3.886      ;
; -3.104 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg0   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.184     ; 3.919      ;
; -3.104 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg1   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.184     ; 3.919      ;
; -3.104 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg2   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.184     ; 3.919      ;
; -3.104 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg3   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.184     ; 3.919      ;
; -3.104 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg4   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.184     ; 3.919      ;
; -3.104 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg5   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.184     ; 3.919      ;
; -3.104 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg6   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.184     ; 3.919      ;
; -3.104 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg7   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.184     ; 3.919      ;
; -3.104 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg8   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.184     ; 3.919      ;
; -3.074 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.205     ; 3.868      ;
; -3.074 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.205     ; 3.868      ;
; -3.074 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.205     ; 3.868      ;
; -3.074 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.205     ; 3.868      ;
; -3.074 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.205     ; 3.868      ;
; -3.074 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.205     ; 3.868      ;
; -3.074 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.205     ; 3.868      ;
; -3.074 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.205     ; 3.868      ;
; -3.074 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.205     ; 3.868      ;
; -3.063 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.862      ;
; -3.063 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.862      ;
; -3.063 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.862      ;
; -3.063 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.862      ;
; -3.063 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.862      ;
; -3.063 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.862      ;
; -3.063 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.862      ;
; -3.063 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.862      ;
; -3.063 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.862      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.206     ; 3.855      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.191     ; 3.870      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.206     ; 3.855      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.206     ; 3.855      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.206     ; 3.855      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.206     ; 3.855      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.206     ; 3.855      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.206     ; 3.855      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.206     ; 3.855      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.206     ; 3.855      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.191     ; 3.870      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.191     ; 3.870      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.191     ; 3.870      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.191     ; 3.870      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.191     ; 3.870      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.191     ; 3.870      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.191     ; 3.870      ;
; -3.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.191     ; 3.870      ;
; -3.048 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.822      ;
; -3.048 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.822      ;
; -3.048 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.822      ;
; -3.048 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.822      ;
; -3.048 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.822      ;
; -3.048 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.822      ;
; -3.048 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.822      ;
; -3.048 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.822      ;
; -3.048 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.822      ;
; -3.046 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.820      ;
; -3.046 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.820      ;
; -3.046 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.820      ;
; -3.046 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.820      ;
; -3.046 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.820      ;
; -3.046 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.820      ;
; -3.046 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.820      ;
; -3.046 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.820      ;
; -3.046 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.225     ; 3.820      ;
; -3.042 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.158     ; 3.883      ;
; -3.042 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.158     ; 3.883      ;
; -3.042 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.158     ; 3.883      ;
; -3.042 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.158     ; 3.883      ;
; -3.042 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.158     ; 3.883      ;
; -3.042 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.158     ; 3.883      ;
; -3.042 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.158     ; 3.883      ;
; -3.042 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.158     ; 3.883      ;
; -3.042 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.158     ; 3.883      ;
; -3.037 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.836      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_DACLRCK'                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.496 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.065      ; 1.593      ;
; -0.475 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.061      ; 1.568      ;
; -0.389 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.036      ; 1.457      ;
; -0.378 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.040      ; 0.917      ;
; -0.371 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.040      ; 0.910      ;
; -0.368 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.040      ; 0.907      ;
; -0.366 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.041      ; 1.439      ;
; -0.362 ; synthesizer:s|generator:gen|address_b3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.040      ; 0.901      ;
; -0.359 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.040      ; 0.898      ;
; -0.357 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.040      ; 0.896      ;
; -0.356 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.041      ; 1.429      ;
; -0.353 ; synthesizer:s|generator:gen|address_b3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.040      ; 0.892      ;
; -0.353 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.097      ; 1.482      ;
; -0.348 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.072      ; 1.452      ;
; -0.327 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.041      ; 1.400      ;
; -0.322 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.090      ; 1.444      ;
; -0.312 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.036      ; 1.380      ;
; -0.306 ; synthesizer:s|generator:gen|address_e3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.083      ; 0.888      ;
; -0.302 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.011      ; 1.345      ;
; -0.292 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.176      ; 0.967      ;
; -0.285 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.041      ; 1.358      ;
; -0.284 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.036      ; 1.352      ;
; -0.284 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.090      ; 1.406      ;
; -0.281 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.176      ; 0.956      ;
; -0.279 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.148      ; 0.926      ;
; -0.278 ; synthesizer:s|generator:gen|address_a3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.176      ; 0.953      ;
; -0.278 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.061      ; 1.371      ;
; -0.263 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.025     ; 1.270      ;
; -0.261 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.036      ; 1.329      ;
; -0.260 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.166      ; 0.925      ;
; -0.260 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.166      ; 0.925      ;
; -0.251 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.283      ;
; -0.249 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.281      ;
; -0.248 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.097      ; 1.377      ;
; -0.243 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.061      ; 1.336      ;
; -0.241 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.217      ; 0.957      ;
; -0.240 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.123      ; 0.862      ;
; -0.238 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.136      ; 0.873      ;
; -0.231 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.221      ; 0.951      ;
; -0.231 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.263      ;
; -0.227 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.259      ;
; -0.225 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.097      ; 1.354      ;
; -0.224 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.256      ;
; -0.222 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.072      ; 1.326      ;
; -0.222 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.254      ;
; -0.220 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.252      ;
; -0.214 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.176      ; 0.889      ;
; -0.211 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.083      ; 0.793      ;
; -0.210 ; synthesizer:s|generator:gen|address_e3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.083      ; 0.792      ;
; -0.210 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.213      ; 0.922      ;
; -0.207 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.208      ; 0.914      ;
; -0.207 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.239      ;
; -0.207 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.036      ; 1.275      ;
; -0.206 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.072      ; 1.310      ;
; -0.203 ; synthesizer:s|generator:gen|address_e3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.083      ; 0.785      ;
; -0.203 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.199      ; 0.901      ;
; -0.199 ; synthesizer:s|generator:gen|address_e3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.083      ; 0.781      ;
; -0.199 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.041      ; 1.272      ;
; -0.195 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.065      ; 0.759      ;
; -0.193 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.083      ; 0.775      ;
; -0.192 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.227      ; 0.918      ;
; -0.192 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.041      ; 1.265      ;
; -0.190 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.176      ; 0.865      ;
; -0.188 ; synthesizer:s|generator:gen|address_f3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.143      ; 0.830      ;
; -0.184 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.176      ; 0.859      ;
; -0.184 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.090      ; 1.306      ;
; -0.184 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.036      ; 1.252      ;
; -0.182 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.176      ; 0.857      ;
; -0.180 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.176      ; 0.855      ;
; -0.179 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.041      ; 1.252      ;
; -0.178 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.143      ; 0.820      ;
; -0.178 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.025     ; 1.185      ;
; -0.177 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.209      ;
; -0.176 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.011      ; 1.219      ;
; -0.173 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.180      ; 0.852      ;
; -0.173 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.205      ;
; -0.172 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.180      ; 0.851      ;
; -0.171 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.138      ; 0.808      ;
; -0.170 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.180      ; 0.849      ;
; -0.169 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.180      ; 0.848      ;
; -0.169 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.180      ; 0.848      ;
; -0.166 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.198      ;
; -0.162 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.180      ; 0.841      ;
; -0.161 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.180      ; 0.840      ;
; -0.161 ; synthesizer:s|generator:gen|address_a3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.180      ; 0.840      ;
; -0.160 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.011      ; 1.203      ;
; -0.158 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.105      ; 0.762      ;
; -0.158 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.119      ; 0.776      ;
; -0.156 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.094      ; 0.749      ;
; -0.156 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.094      ; 0.749      ;
; -0.153 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.138      ; 0.790      ;
; -0.151 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.130      ; 0.780      ;
; -0.151 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.025      ; 1.208      ;
; -0.149 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.181      ;
; -0.149 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.181      ;
; -0.148 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.180      ;
; -0.147 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.179      ;
; -0.146 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.090      ; 1.268      ;
; -0.144 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.123      ; 0.766      ;
; -0.144 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.147      ; 0.790      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.212 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.659      ; 1.599      ;
; -0.212 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.659      ; 1.599      ;
; -0.161 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.654      ; 1.645      ;
; -0.160 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.654      ; 1.646      ;
; -0.106 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.659      ; 1.705      ;
; -0.106 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.659      ; 1.705      ;
; -0.106 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.659      ; 1.705      ;
; -0.059 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                                     ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.658      ; 1.751      ;
; -0.058 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                                     ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.658      ; 1.752      ;
; -0.057 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                                    ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 1.750      ;
; -0.055 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.654      ; 1.751      ;
; -0.055 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.654      ; 1.751      ;
; -0.055 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.654      ; 1.751      ;
; -0.044 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.654      ; 1.762      ;
; -0.029 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.659      ; 1.782      ;
; 0.018  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                                    ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 1.825      ;
; 0.058  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.710      ; 1.906      ;
; 0.065  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                           ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.658      ; 1.875      ;
; 0.096  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.654      ; 1.902      ;
; 0.100  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.659      ; 1.911      ;
; 0.107  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff                                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.658      ; 1.917      ;
; 0.116  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                    ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.653      ; 1.921      ;
; 0.117  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.716      ; 1.971      ;
; 0.119  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                     ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.658      ; 1.929      ;
; 0.122  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.653      ; 1.927      ;
; 0.148  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|olrck                                                                                                                                                                                                                                                     ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 1.955      ;
; 0.153  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff                                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 1.960      ;
; 0.186  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[0]                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.660      ; 1.998      ;
; 0.186  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[1]                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.660      ; 1.998      ;
; 0.186  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[2]                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.660      ; 1.998      ;
; 0.186  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[3]                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.660      ; 1.998      ;
; 0.186  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[4]                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.660      ; 1.998      ;
; 0.186  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[5]                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.660      ; 1.998      ;
; 0.186  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.660      ; 1.998      ;
; 0.206  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[0]                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 2.013      ;
; 0.206  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[1]                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 2.013      ;
; 0.206  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[2]                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 2.013      ;
; 0.206  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[3]                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 2.013      ;
; 0.206  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[4]                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 2.013      ;
; 0.206  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[5]                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 2.013      ;
; 0.206  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 2.013      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                  ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                                                                                                                               ; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE                                                                                                                                                                   ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN                                                                                                                                                                ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                                                                                                                                                                     ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                                                                                                                                                                                     ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                                                                                                                                                                                     ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                                                                                                                                                                                     ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                                                                                                                                              ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                                                                                                                ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|st.st_datarq                                                                                                                                                                                                                             ; synthesizer:s|st.st_datarq                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|st.st_play                                                                                                                                                                                                                               ; synthesizer:s|st.st_play                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                      ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                               ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                           ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; handshake_p3:h|tmp[2]                                                                                                                                                                                                                                  ; handshake_p3:h|sound_reg[2]                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.237  ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[0]                                                                                                                                                                                 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE                                                                                                                                                                   ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_DACLRCK'                                                                                                                                      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.397      ;
; 0.251 ; synthesizer:s|generator:gen|address_b3[8] ; synthesizer:s|generator:gen|address_b3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.403      ;
; 0.261 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.413      ;
; 0.262 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.415      ;
; 0.313 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.465      ;
; 0.313 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.465      ;
; 0.360 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.512      ;
; 0.363 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|address_d3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; synthesizer:s|generator:gen|address_f3[7] ; synthesizer:s|generator:gen|address_f3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.518      ;
; 0.370 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_f3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|address_f3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; synthesizer:s|generator:gen|address_e3[4] ; synthesizer:s|generator:gen|address_e3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; synthesizer:s|generator:gen|address_c3[7] ; synthesizer:s|generator:gen|address_c3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; synthesizer:s|generator:gen|address_d3[7] ; synthesizer:s|generator:gen|address_d3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|address_b3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.530      ;
; 0.381 ; synthesizer:s|generator:gen|address_e3[6] ; synthesizer:s|generator:gen|address_e3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.533      ;
; 0.390 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.542      ;
; 0.390 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.542      ;
; 0.390 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.542      ;
; 0.406 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.558      ;
; 0.420 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.572      ;
; 0.425 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.577      ;
; 0.430 ; synthesizer:s|generator:gen|address_g3[3] ; synthesizer:s|generator:gen|address_g3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.582      ;
; 0.435 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|address_d3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.587      ;
; 0.435 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.587      ;
; 0.436 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|address_b3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.588      ;
; 0.436 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.588      ;
; 0.437 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|address_b3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.589      ;
; 0.446 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.598      ;
; 0.455 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.607      ;
; 0.479 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.631      ;
; 0.482 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.634      ;
; 0.483 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.635      ;
; 0.483 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.635      ;
; 0.483 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.635      ;
; 0.484 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.636      ;
; 0.484 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.636      ;
; 0.485 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.637      ;
; 0.485 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.637      ;
; 0.487 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.639      ;
; 0.490 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.642      ;
; 0.495 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.647      ;
; 0.497 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.649      ;
; 0.500 ; synthesizer:s|generator:gen|address_e3[5] ; synthesizer:s|generator:gen|address_e3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.652      ;
; 0.502 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|address_f3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; synthesizer:s|generator:gen|address_e3[8] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; synthesizer:s|generator:gen|address_e3[8] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.656      ;
; 0.504 ; synthesizer:s|generator:gen|address_e3[8] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.656      ;
; 0.507 ; synthesizer:s|generator:gen|address_g3[4] ; synthesizer:s|generator:gen|address_g3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.659      ;
; 0.510 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|address_f3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|address_d3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; synthesizer:s|generator:gen|address_c3[5] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|address_a3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; synthesizer:s|generator:gen|address_c3[7] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|address_a3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|address_g3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|address_b3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.670      ;
; 0.521 ; synthesizer:s|generator:gen|address_e3[6] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.673      ;
; 0.532 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|address_b3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; synthesizer:s|generator:gen|address_b3[6] ; synthesizer:s|generator:gen|address_b3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.685      ;
; 0.535 ; synthesizer:s|generator:gen|address_e3[5] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|address_d3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.689      ;
; 0.539 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|address_a3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.692      ;
; 0.543 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.695      ;
; 0.544 ; synthesizer:s|generator:gen|address_g3[3] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; synthesizer:s|generator:gen|address_g3[3] ; synthesizer:s|generator:gen|address_g3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.697      ;
; 0.545 ; synthesizer:s|generator:gen|address_f3[8] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.697      ;
; 0.545 ; synthesizer:s|generator:gen|address_f3[7] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.697      ;
; 0.545 ; synthesizer:s|generator:gen|address_g3[6] ; synthesizer:s|generator:gen|address_g3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.697      ;
; 0.546 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; synthesizer:s|generator:gen|address_c3[8] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; synthesizer:s|generator:gen|address_g3[3] ; synthesizer:s|generator:gen|address_g3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.698      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_DACLRCK'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; 1.869 ; 1.869 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 0.396 ; 0.396 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 3.841 ; 3.841 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 3.841 ; 3.841 ; Rise       ; CLOCK_50        ;
; PS2_CLK     ; CLOCK_50   ; 2.369 ; 2.369 ; Rise       ; CLOCK_50        ;
; PS2_DAT     ; CLOCK_50   ; 2.458 ; 2.458 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; -1.749 ; -1.749 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 0.212  ; 0.212  ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -2.247 ; -2.247 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -2.247 ; -2.247 ; Rise       ; CLOCK_50        ;
; PS2_CLK     ; CLOCK_50   ; -2.249 ; -2.249 ; Rise       ; CLOCK_50        ;
; PS2_DAT     ; CLOCK_50   ; -2.338 ; -2.338 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 3.813 ; 3.813 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 4.035 ; 4.035 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 5.390 ; 5.390 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 1.504 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 1.504 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 3.813 ; 3.813 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 4.035 ; 4.035 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 4.563 ; 4.563 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 1.504 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 1.504 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.504 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.397 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.504     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.397     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+----------+--------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -7.447   ; -0.212 ; N/A      ; N/A     ; -1.423              ;
;  AUD_DACLRCK     ; -2.320   ; 0.215  ; N/A      ; N/A     ; -1.423              ;
;  CLOCK_50        ; -7.447   ; -0.212 ; N/A      ; N/A     ; 7.873               ;
; Design-wide TNS  ; -436.008 ; -1.475 ; 0.0      ; 0.0     ; -415.818            ;
;  AUD_DACLRCK     ; -184.446 ; 0.000  ; N/A      ; N/A     ; -415.818            ;
;  CLOCK_50        ; -251.562 ; -1.475 ; N/A      ; N/A     ; 0.000               ;
+------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; 3.449 ; 3.449 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 1.657 ; 1.657 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 7.308 ; 7.308 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 7.308 ; 7.308 ; Rise       ; CLOCK_50        ;
; PS2_CLK     ; CLOCK_50   ; 4.336 ; 4.336 ; Rise       ; CLOCK_50        ;
; PS2_DAT     ; CLOCK_50   ; 4.477 ; 4.477 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; -1.749 ; -1.749 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 0.212  ; 0.212  ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -2.247 ; -2.247 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -2.247 ; -2.247 ; Rise       ; CLOCK_50        ;
; PS2_CLK     ; CLOCK_50   ; -2.249 ; -2.249 ; Rise       ; CLOCK_50        ;
; PS2_DAT     ; CLOCK_50   ; -2.338 ; -2.338 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 6.683  ; 6.683  ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 7.119  ; 7.119  ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 10.328 ; 10.328 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 2.969  ;        ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;        ; 2.969  ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 3.813 ; 3.813 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 4.035 ; 4.035 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 4.563 ; 4.563 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 1.504 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 1.504 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; AUD_DACLRCK ; AUD_DACLRCK ; 0        ; 126      ; 0        ; 592      ;
; AUD_DACLRCK ; CLOCK_50    ; 2120     ; 104      ; 0        ; 0        ;
; CLOCK_50    ; CLOCK_50    ; 6430     ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; AUD_DACLRCK ; AUD_DACLRCK ; 0        ; 126      ; 0        ; 592      ;
; AUD_DACLRCK ; CLOCK_50    ; 2120     ; 104      ; 0        ; 0        ;
; CLOCK_50    ; CLOCK_50    ; 6430     ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 300   ; 300  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 10 15:08:40 2024
Info: Command: quartus_sta Part7c -c Part7c
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Part7c.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {s|Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]} {s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name AUD_DACLRCK AUD_DACLRCK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.447
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.447      -251.562 CLOCK_50 
    Info (332119):    -2.320      -184.446 AUD_DACLRCK 
Info (332146): Worst-case hold slack is 0.304
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.304         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 AUD_DACLRCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -415.818 AUD_DACLRCK 
    Info (332119):     7.873         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.186       -93.924 CLOCK_50 
    Info (332119):    -0.496       -23.248 AUD_DACLRCK 
Info (332146): Worst-case hold slack is -0.212
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.212        -1.475 CLOCK_50 
    Info (332119):     0.215         0.000 AUD_DACLRCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -415.818 AUD_DACLRCK 
    Info (332119):     7.873         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4562 megabytes
    Info: Processing ended: Sun Mar 10 15:08:41 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


