

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1'
================================================================
* Date:           Thu Sep 21 21:26:36 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.644 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        4|    32772|  13.332 ns|  0.109 ms|    4|  32772|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_586_1  |        2|    32770|        10|          8|          8|  0 ~ 4096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     133|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     510|    -|
|Register         |        -|     -|     546|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     546|     643|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |x_2_fu_701_p2                      |         +|   0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage6_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_condition_476                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_865                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_868                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_871                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_874                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_877                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_880                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_884                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_888                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_891                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_894                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op108_read_state6     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op119_read_state7     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op130_read_state8     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op141_read_state9     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op54_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op69_read_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op81_read_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op93_read_state5      |       and|   0|  0|   2|           1|           1|
    |cmp51_fu_711_p2                    |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln586_fu_695_p2               |      icmp|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage1_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln590_1_fu_732_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln590_2_fu_752_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln590_3_fu_760_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln590_4_fu_768_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln590_5_fu_772_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln590_6_fu_776_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln590_7_fu_780_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln590_fu_717_p2                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 133|          82|          72|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  49|          9|    1|          9|
    |ap_done_int                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_phi_mux_p_0_0_0_0_0_751_phi_fu_569_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_0_1_0_0_0_760_phi_fu_559_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_0_3_0_0_0_778_phi_fu_549_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_0_4_0_0_0_787_phi_fu_539_p4      |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_0_0_0_0_745_reg_441  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_0_0_0_0_746_reg_397  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_0_0_0_0_747_reg_353  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_0_0_0_0_748_reg_309  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_0_0_0_0_749_reg_266  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_1_0_0_0_754_reg_430  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_1_0_0_0_755_reg_386  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_1_0_0_0_756_reg_342  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_1_0_0_0_757_reg_298  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_1_0_0_0_758_reg_256  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_3_0_0_0_772_reg_419  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_3_0_0_0_773_reg_375  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_3_0_0_0_774_reg_331  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_3_0_0_0_775_reg_287  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_3_0_0_0_776_reg_246  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_4_0_0_0_781_reg_408  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_4_0_0_0_782_reg_364  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_4_0_0_0_783_reg_320  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_4_0_0_0_784_reg_276  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_0_4_0_0_0_785_reg_236  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_0_0_0_0_0_743_reg_526  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_p_0_0_0_0_0_744_reg_485  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_0_0_0_0_0_751_reg_566  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_0_1_0_0_0_752_reg_516  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_p_0_1_0_0_0_753_reg_474  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_0_1_0_0_0_760_reg_556  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_0_3_0_0_0_770_reg_506  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_p_0_3_0_0_0_771_reg_463  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_0_3_0_0_0_778_reg_546  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_0_4_0_0_0_779_reg_496  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_p_0_4_0_0_0_780_reg_452  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_0_4_0_0_0_787_reg_536  |   9|          2|    8|         16|
    |ap_sig_allocacmp_x_1                          |   9|          2|   12|         24|
    |bytePlanes_plane01_blk_n                      |   9|          2|    1|          2|
    |bytePlanes_plane12_blk_n                      |   9|          2|    1|          2|
    |img_blk_n                                     |   9|          2|    1|          2|
    |p_0_0_0_0_0_750_fu_110                        |   9|          2|    8|         16|
    |p_0_1_0_0_0_759_fu_114                        |   9|          2|    8|         16|
    |p_0_3_0_0_0_777_fu_118                        |   9|          2|    8|         16|
    |p_0_4_0_0_0_786_fu_122                        |   9|          2|    8|         16|
    |x_fu_106                                      |   9|          2|   12|         24|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 510|        111|  352|        743|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   8|   0|    8|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_p_0_0_0_0_0_744_reg_485  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_0_0_0_0_745_reg_441  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_0_0_0_0_746_reg_397  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_0_0_0_0_747_reg_353  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_0_0_0_0_748_reg_309  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_0_0_0_0_749_reg_266  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_1_0_0_0_753_reg_474  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_1_0_0_0_754_reg_430  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_1_0_0_0_755_reg_386  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_1_0_0_0_756_reg_342  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_1_0_0_0_757_reg_298  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_1_0_0_0_758_reg_256  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_3_0_0_0_771_reg_463  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_3_0_0_0_772_reg_419  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_3_0_0_0_773_reg_375  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_3_0_0_0_774_reg_331  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_3_0_0_0_775_reg_287  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_3_0_0_0_776_reg_246  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_4_0_0_0_780_reg_452  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_4_0_0_0_781_reg_408  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_4_0_0_0_782_reg_364  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_4_0_0_0_783_reg_320  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_4_0_0_0_784_reg_276  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_0_4_0_0_0_785_reg_236  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_0_0_0_743_reg_526  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_0_0_0_744_reg_485  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_0_0_0_751_reg_566  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_1_0_0_0_752_reg_516  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_1_0_0_0_753_reg_474  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_1_0_0_0_760_reg_556  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_3_0_0_0_770_reg_506  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_3_0_0_0_771_reg_463  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_3_0_0_0_778_reg_546  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_4_0_0_0_779_reg_496  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_4_0_0_0_780_reg_452  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_4_0_0_0_787_reg_536  |   8|   0|    8|          0|
    |cmp51_reg_996                                 |   1|   0|    1|          0|
    |icmp_ln586_reg_992                            |   1|   0|    1|          0|
    |icmp_ln586_reg_992_pp0_iter1_reg              |   1|   0|    1|          0|
    |or_ln590_1_reg_1016                           |   1|   0|    1|          0|
    |or_ln590_2_reg_1045                           |   1|   0|    1|          0|
    |or_ln590_3_reg_1054                           |   1|   0|    1|          0|
    |or_ln590_4_reg_1063                           |   1|   0|    1|          0|
    |or_ln590_5_reg_1067                           |   1|   0|    1|          0|
    |or_ln590_6_reg_1071                           |   1|   0|    1|          0|
    |or_ln590_7_reg_1075                           |   1|   0|    1|          0|
    |or_ln590_reg_1007                             |   1|   0|    1|          0|
    |p_0_0_0_0_0_744_reg_485                       |   8|   0|    8|          0|
    |p_0_0_0_0_0_745_reg_441                       |   8|   0|    8|          0|
    |p_0_0_0_0_0_746_reg_397                       |   8|   0|    8|          0|
    |p_0_0_0_0_0_747_reg_353                       |   8|   0|    8|          0|
    |p_0_0_0_0_0_748_reg_309                       |   8|   0|    8|          0|
    |p_0_0_0_0_0_749_reg_266                       |   8|   0|    8|          0|
    |p_0_0_0_0_0_750_fu_110                        |   8|   0|    8|          0|
    |p_0_1_0_0_0_753_reg_474                       |   8|   0|    8|          0|
    |p_0_1_0_0_0_754_reg_430                       |   8|   0|    8|          0|
    |p_0_1_0_0_0_755_reg_386                       |   8|   0|    8|          0|
    |p_0_1_0_0_0_756_reg_342                       |   8|   0|    8|          0|
    |p_0_1_0_0_0_757_reg_298                       |   8|   0|    8|          0|
    |p_0_1_0_0_0_758_reg_256                       |   8|   0|    8|          0|
    |p_0_1_0_0_0_759_fu_114                        |   8|   0|    8|          0|
    |p_0_3_0_0_0_771_reg_463                       |   8|   0|    8|          0|
    |p_0_3_0_0_0_772_reg_419                       |   8|   0|    8|          0|
    |p_0_3_0_0_0_773_reg_375                       |   8|   0|    8|          0|
    |p_0_3_0_0_0_774_reg_331                       |   8|   0|    8|          0|
    |p_0_3_0_0_0_775_reg_287                       |   8|   0|    8|          0|
    |p_0_3_0_0_0_776_reg_246                       |   8|   0|    8|          0|
    |p_0_3_0_0_0_777_fu_118                        |   8|   0|    8|          0|
    |p_0_4_0_0_0_780_reg_452                       |   8|   0|    8|          0|
    |p_0_4_0_0_0_781_reg_408                       |   8|   0|    8|          0|
    |p_0_4_0_0_0_782_reg_364                       |   8|   0|    8|          0|
    |p_0_4_0_0_0_783_reg_320                       |   8|   0|    8|          0|
    |p_0_4_0_0_0_784_reg_276                       |   8|   0|    8|          0|
    |p_0_4_0_0_0_785_reg_236                       |   8|   0|    8|          0|
    |p_0_4_0_0_0_786_fu_122                        |   8|   0|    8|          0|
    |x_fu_106                                      |  12|   0|   12|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 546|   0|  546|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-----------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1|  return value|
|img_dout                           |   in|   48|     ap_fifo|                                             img|       pointer|
|img_num_data_valid                 |   in|    2|     ap_fifo|                                             img|       pointer|
|img_fifo_cap                       |   in|    2|     ap_fifo|                                             img|       pointer|
|img_empty_n                        |   in|    1|     ap_fifo|                                             img|       pointer|
|img_read                           |  out|    1|     ap_fifo|                                             img|       pointer|
|p_0_4_0_0_0_787_lcssa111           |   in|    8|     ap_none|                        p_0_4_0_0_0_787_lcssa111|        scalar|
|p_0_3_0_0_0_778_lcssa108           |   in|    8|     ap_none|                        p_0_3_0_0_0_778_lcssa108|        scalar|
|p_0_1_0_0_0_760_lcssa102           |   in|    8|     ap_none|                        p_0_1_0_0_0_760_lcssa102|        scalar|
|p_0_0_0_0_0_751_lcssa99            |   in|    8|     ap_none|                         p_0_0_0_0_0_751_lcssa99|        scalar|
|trunc_ln571_1                      |   in|   12|     ap_none|                                   trunc_ln571_1|        scalar|
|bytePlanes_plane12_din             |  out|  128|     ap_fifo|                              bytePlanes_plane12|       pointer|
|bytePlanes_plane12_num_data_valid  |   in|   10|     ap_fifo|                              bytePlanes_plane12|       pointer|
|bytePlanes_plane12_fifo_cap        |   in|   10|     ap_fifo|                              bytePlanes_plane12|       pointer|
|bytePlanes_plane12_full_n          |   in|    1|     ap_fifo|                              bytePlanes_plane12|       pointer|
|bytePlanes_plane12_write           |  out|    1|     ap_fifo|                              bytePlanes_plane12|       pointer|
|bytePlanes_plane01_din             |  out|  128|     ap_fifo|                              bytePlanes_plane01|       pointer|
|bytePlanes_plane01_num_data_valid  |   in|   10|     ap_fifo|                              bytePlanes_plane01|       pointer|
|bytePlanes_plane01_fifo_cap        |   in|   10|     ap_fifo|                              bytePlanes_plane01|       pointer|
|bytePlanes_plane01_full_n          |   in|    1|     ap_fifo|                              bytePlanes_plane01|       pointer|
|bytePlanes_plane01_write           |  out|    1|     ap_fifo|                              bytePlanes_plane01|       pointer|
|brmerge42                          |   in|    1|     ap_none|                                       brmerge42|        scalar|
|icmp_ln576                         |   in|    1|     ap_none|                                      icmp_ln576|        scalar|
|cmp53_6                            |   in|    1|     ap_none|                                         cmp53_6|        scalar|
|cmp53_5                            |   in|    1|     ap_none|                                         cmp53_5|        scalar|
|cmp53_4                            |   in|    1|     ap_none|                                         cmp53_4|        scalar|
|cmp53_3                            |   in|    1|     ap_none|                                         cmp53_3|        scalar|
|cmp53_2                            |   in|    1|     ap_none|                                         cmp53_2|        scalar|
|cmp53_1                            |   in|    1|     ap_none|                                         cmp53_1|        scalar|
|sub50_cast38                       |   in|   12|     ap_none|                                    sub50_cast38|        scalar|
|cmp53                              |   in|    1|     ap_none|                                           cmp53|        scalar|
|p_0_4_0_0_0_786_out                |  out|    8|      ap_vld|                             p_0_4_0_0_0_786_out|       pointer|
|p_0_4_0_0_0_786_out_ap_vld         |  out|    1|      ap_vld|                             p_0_4_0_0_0_786_out|       pointer|
|p_0_3_0_0_0_777_out                |  out|    8|      ap_vld|                             p_0_3_0_0_0_777_out|       pointer|
|p_0_3_0_0_0_777_out_ap_vld         |  out|    1|      ap_vld|                             p_0_3_0_0_0_777_out|       pointer|
|p_0_1_0_0_0_759_out                |  out|    8|      ap_vld|                             p_0_1_0_0_0_759_out|       pointer|
|p_0_1_0_0_0_759_out_ap_vld         |  out|    1|      ap_vld|                             p_0_1_0_0_0_759_out|       pointer|
|p_0_0_0_0_0_750_out                |  out|    8|      ap_vld|                             p_0_0_0_0_0_750_out|       pointer|
|p_0_0_0_0_0_750_out_ap_vld         |  out|    1|      ap_vld|                             p_0_0_0_0_0_750_out|       pointer|
+-----------------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 13 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_750 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_0_0_0_0_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_759 = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_1_0_0_0_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_777 = alloca i32 1"   --->   Operation 16 'alloca' 'p_0_3_0_0_0_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_786 = alloca i32 1"   --->   Operation 17 'alloca' 'p_0_4_0_0_0_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cmp53_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53"   --->   Operation 18 'read' 'cmp53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub50_cast38_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub50_cast38"   --->   Operation 19 'read' 'sub50_cast38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cmp53_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_1"   --->   Operation 20 'read' 'cmp53_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cmp53_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_2"   --->   Operation 21 'read' 'cmp53_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cmp53_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_3"   --->   Operation 22 'read' 'cmp53_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cmp53_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_4"   --->   Operation 23 'read' 'cmp53_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cmp53_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_5"   --->   Operation 24 'read' 'cmp53_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cmp53_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_6"   --->   Operation 25 'read' 'cmp53_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%icmp_ln576_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln576"   --->   Operation 26 'read' 'icmp_ln576_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%brmerge42_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge42"   --->   Operation 27 'read' 'brmerge42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln571_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln571_1"   --->   Operation 28 'read' 'trunc_ln571_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_751_lcssa99_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_0_751_lcssa99"   --->   Operation 29 'read' 'p_0_0_0_0_0_751_lcssa99_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_760_lcssa102_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_1_0_0_0_760_lcssa102"   --->   Operation 30 'read' 'p_0_1_0_0_0_760_lcssa102_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_778_lcssa108_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_3_0_0_0_778_lcssa108"   --->   Operation 31 'read' 'p_0_3_0_0_0_778_lcssa108_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_787_lcssa111_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_4_0_0_0_787_lcssa111"   --->   Operation 32 'read' 'p_0_4_0_0_0_787_lcssa111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sub50_cast38_cast = sext i12 %sub50_cast38_read"   --->   Operation 33 'sext' 'sub50_cast38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %bytePlanes_plane12, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %bytePlanes_plane01, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %img, void @empty_16, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %bytePlanes_plane01, void @empty_16, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %bytePlanes_plane12, void @empty_16, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %p_0_4_0_0_0_787_lcssa111_read, i8 %p_0_4_0_0_0_786"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %p_0_3_0_0_0_778_lcssa108_read, i8 %p_0_3_0_0_0_777"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %p_0_1_0_0_0_760_lcssa102_read, i8 %p_0_1_0_0_0_759"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_0_751_lcssa99_read, i8 %p_0_0_0_0_0_750"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %x"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body49"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_1 = load i12 %x" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 45 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.97ns)   --->   "%icmp_ln586 = icmp_eq  i12 %x_1, i12 %trunc_ln571_1_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 46 'icmp' 'icmp_ln586' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.80ns)   --->   "%x_2 = add i12 %x_1, i12 1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 47 'add' 'x_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln586 = br i1 %icmp_ln586, void %for.body49.split, void %for.inc111.loopexit.exitStub" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 48 'br' 'br_ln586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i12 %x_1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 49 'zext' 'zext_ln586' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.97ns)   --->   "%cmp51 = icmp_slt  i13 %zext_ln586, i13 %sub50_cast38_cast" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 50 'icmp' 'cmp51' <Predicate = (!icmp_ln586)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.28ns)   --->   "%or_ln590 = or i1 %cmp51, i1 %cmp53_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 51 'or' 'or_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln605 = br i1 %brmerge42_read, void %for.inc108, void %if.then106" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:605]   --->   Operation 52 'br' 'br_ln605' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln586 = store i12 %x_2, i12 %x" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 53 'store' 'store_ln586' <Predicate = (!icmp_ln586)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 54 [1/1] (1.21ns)   --->   "%img_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'read' 'img_read' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i48 %img_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read, i32 24, i32 31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'trunc_ln145_2' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'partselect' 'trunc_ln145_3' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'partselect' 'tmp' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 59 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 0.42>
ST_2 : Operation 60 [1/1] (0.28ns)   --->   "%or_ln590_1 = or i1 %cmp51, i1 %cmp53_1_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 60 'or' 'or_ln590_1' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_750_load = load i8 %p_0_0_0_0_0_750"   --->   Operation 61 'load' 'p_0_0_0_0_0_750_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_759_load = load i8 %p_0_1_0_0_0_759"   --->   Operation 62 'load' 'p_0_1_0_0_0_759_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_777_load = load i8 %p_0_3_0_0_0_777"   --->   Operation 63 'load' 'p_0_3_0_0_0_777_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_786_load = load i8 %p_0_4_0_0_0_786"   --->   Operation 64 'load' 'p_0_4_0_0_0_786_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4096, i64 0"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln587 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:587]   --->   Operation 66 'specpipeline' 'specpipeline_ln587' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln586 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 67 'specloopname' 'specloopname_ln586' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590, void %for.inc, void %if.then54" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 68 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_3 : Operation 69 [1/1] (1.21ns)   --->   "%img_read_1 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'img_read_1' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln145_4 = trunc i48 %img_read_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 70 'trunc' 'trunc_ln145_4' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln145_6 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_1, i32 24, i32 31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'partselect' 'trunc_ln145_6' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln145_7 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_1, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 72 'partselect' 'trunc_ln145_7' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_1, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'partselect' 'tmp_5' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc.1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 74 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 0.42>
ST_3 : Operation 75 [1/1] (0.28ns)   --->   "%or_ln590_2 = or i1 %cmp51, i1 %cmp53_2_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 75 'or' 'or_ln590_2' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %p_0_4_0_0_0_786_load, i8 %p_0_4_0_0_0_786_out"   --->   Operation 166 'store' 'store_ln0' <Predicate = (icmp_ln586)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %p_0_3_0_0_0_777_load, i8 %p_0_3_0_0_0_777_out"   --->   Operation 167 'store' 'store_ln0' <Predicate = (icmp_ln586)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %p_0_1_0_0_0_759_load, i8 %p_0_1_0_0_0_759_out"   --->   Operation 168 'store' 'store_ln0' <Predicate = (icmp_ln586)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_0_750_load, i8 %p_0_0_0_0_0_750_out"   --->   Operation 169 'store' 'store_ln0' <Predicate = (icmp_ln586)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = (icmp_ln586)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_785 = phi i8 %trunc_ln145_3, void %if.then54, i8 %p_0_4_0_0_0_786_load, void %for.body49.split" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 76 'phi' 'p_0_4_0_0_0_785' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_776 = phi i8 %trunc_ln145_2, void %if.then54, i8 %p_0_3_0_0_0_777_load, void %for.body49.split" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'phi' 'p_0_3_0_0_0_776' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_758 = phi i8 %tmp, void %if.then54, i8 %p_0_1_0_0_0_759_load, void %for.body49.split" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'phi' 'p_0_1_0_0_0_758' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_749 = phi i8 %trunc_ln145, void %if.then54, i8 %p_0_0_0_0_0_750_load, void %for.body49.split" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'phi' 'p_0_0_0_0_0_749' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_1, void %for.inc.1, void %if.then54.1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 80 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_4 : Operation 81 [1/1] (1.21ns)   --->   "%img_read_2 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'read' 'img_read_2' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln145_5 = trunc i48 %img_read_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'trunc' 'trunc_ln145_5' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_2, i32 24, i32 31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'partselect' 'trunc_ln145_s' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_2, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'partselect' 'trunc_ln145_1' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_2, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'partselect' 'tmp_s' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc.2" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 86 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 0.42>
ST_4 : Operation 87 [1/1] (0.28ns)   --->   "%or_ln590_3 = or i1 %cmp51, i1 %cmp53_3_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 87 'or' 'or_ln590_3' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_784 = phi i8 %trunc_ln145_7, void %if.then54.1, i8 %p_0_4_0_0_0_785, void %for.inc" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'phi' 'p_0_4_0_0_0_784' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_775 = phi i8 %trunc_ln145_6, void %if.then54.1, i8 %p_0_3_0_0_0_776, void %for.inc" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'phi' 'p_0_3_0_0_0_775' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_757 = phi i8 %tmp_5, void %if.then54.1, i8 %p_0_1_0_0_0_758, void %for.inc" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'phi' 'p_0_1_0_0_0_757' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_748 = phi i8 %trunc_ln145_4, void %if.then54.1, i8 %p_0_0_0_0_0_749, void %for.inc" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'phi' 'p_0_0_0_0_0_748' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_2, void %for.inc.2, void %if.then54.2" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 92 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_5 : Operation 93 [1/1] (1.21ns)   --->   "%img_read_3 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'read' 'img_read_3' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln145_8 = trunc i48 %img_read_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'trunc' 'trunc_ln145_8' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln145_9 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_3, i32 24, i32 31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'partselect' 'trunc_ln145_9' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln145_10 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_3, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'partselect' 'trunc_ln145_10' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_3, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'partselect' 'tmp_8' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc.3" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 98 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 0.42>
ST_5 : Operation 99 [1/1] (0.28ns)   --->   "%or_ln590_4 = or i1 %cmp51, i1 %cmp53_4_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 99 'or' 'or_ln590_4' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.28ns)   --->   "%or_ln590_5 = or i1 %cmp51, i1 %cmp53_5_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 100 'or' 'or_ln590_5' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.28ns)   --->   "%or_ln590_6 = or i1 %cmp51, i1 %cmp53_6_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 101 'or' 'or_ln590_6' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.28ns)   --->   "%or_ln590_7 = or i1 %cmp51, i1 %icmp_ln576_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 102 'or' 'or_ln590_7' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_783 = phi i8 %trunc_ln145_1, void %if.then54.2, i8 %p_0_4_0_0_0_784, void %for.inc.1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'phi' 'p_0_4_0_0_0_783' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_774 = phi i8 %trunc_ln145_s, void %if.then54.2, i8 %p_0_3_0_0_0_775, void %for.inc.1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'phi' 'p_0_3_0_0_0_774' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_756 = phi i8 %tmp_s, void %if.then54.2, i8 %p_0_1_0_0_0_757, void %for.inc.1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'phi' 'p_0_1_0_0_0_756' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_747 = phi i8 %trunc_ln145_5, void %if.then54.2, i8 %p_0_0_0_0_0_748, void %for.inc.1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'phi' 'p_0_0_0_0_0_747' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_3, void %for.inc.3, void %if.then54.3" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 107 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_6 : Operation 108 [1/1] (1.21ns)   --->   "%img_read_4 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'read' 'img_read_4' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln145_11 = trunc i48 %img_read_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'trunc' 'trunc_ln145_11' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln145_12 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_4, i32 24, i32 31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'partselect' 'trunc_ln145_12' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln145_13 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_4, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'partselect' 'trunc_ln145_13' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_4, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 112 'partselect' 'tmp_1' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc.4" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 113 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_782 = phi i8 %trunc_ln145_10, void %if.then54.3, i8 %p_0_4_0_0_0_783, void %for.inc.2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 114 'phi' 'p_0_4_0_0_0_782' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_773 = phi i8 %trunc_ln145_9, void %if.then54.3, i8 %p_0_3_0_0_0_774, void %for.inc.2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'phi' 'p_0_3_0_0_0_773' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_755 = phi i8 %tmp_8, void %if.then54.3, i8 %p_0_1_0_0_0_756, void %for.inc.2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'phi' 'p_0_1_0_0_0_755' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_746 = phi i8 %trunc_ln145_8, void %if.then54.3, i8 %p_0_0_0_0_0_747, void %for.inc.2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'phi' 'p_0_0_0_0_0_746' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_4, void %for.inc.4, void %if.then54.4" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 118 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_7 : Operation 119 [1/1] (1.21ns)   --->   "%img_read_5 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'read' 'img_read_5' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln145_14 = trunc i48 %img_read_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 120 'trunc' 'trunc_ln145_14' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln145_15 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_5, i32 24, i32 31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'partselect' 'trunc_ln145_15' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln145_16 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_5, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 122 'partselect' 'trunc_ln145_16' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_5, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'partselect' 'tmp_2' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc.5" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 124 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 0.42>

State 8 <SV = 7> <Delay = 1.21>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_781 = phi i8 %trunc_ln145_13, void %if.then54.4, i8 %p_0_4_0_0_0_782, void %for.inc.3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'phi' 'p_0_4_0_0_0_781' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_772 = phi i8 %trunc_ln145_12, void %if.then54.4, i8 %p_0_3_0_0_0_773, void %for.inc.3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 126 'phi' 'p_0_3_0_0_0_772' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_754 = phi i8 %tmp_1, void %if.then54.4, i8 %p_0_1_0_0_0_755, void %for.inc.3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'phi' 'p_0_1_0_0_0_754' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_745 = phi i8 %trunc_ln145_11, void %if.then54.4, i8 %p_0_0_0_0_0_746, void %for.inc.3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'phi' 'p_0_0_0_0_0_745' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_5, void %for.inc.5, void %if.then54.5" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 129 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_8 : Operation 130 [1/1] (1.21ns)   --->   "%img_read_6 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 130 'read' 'img_read_6' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln145_17 = trunc i48 %img_read_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'trunc' 'trunc_ln145_17' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln145_18 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_6, i32 24, i32 31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 132 'partselect' 'trunc_ln145_18' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln145_19 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_6, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'partselect' 'trunc_ln145_19' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_6, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 134 'partselect' 'tmp_3' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc.6" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 135 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 0.42>

State 9 <SV = 8> <Delay = 1.21>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_780 = phi i8 %trunc_ln145_16, void %if.then54.5, i8 %p_0_4_0_0_0_781, void %for.inc.4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 136 'phi' 'p_0_4_0_0_0_780' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_771 = phi i8 %trunc_ln145_15, void %if.then54.5, i8 %p_0_3_0_0_0_772, void %for.inc.4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 137 'phi' 'p_0_3_0_0_0_771' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_753 = phi i8 %tmp_2, void %if.then54.5, i8 %p_0_1_0_0_0_754, void %for.inc.4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 138 'phi' 'p_0_1_0_0_0_753' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_744 = phi i8 %trunc_ln145_14, void %if.then54.5, i8 %p_0_0_0_0_0_745, void %for.inc.4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 139 'phi' 'p_0_0_0_0_0_744' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_6, void %for.inc.6, void %if.then54.6" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 140 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_9 : Operation 141 [1/1] (1.21ns)   --->   "%img_read_7 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 141 'read' 'img_read_7' <Predicate = (!icmp_ln586 & or_ln590_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln145_20 = trunc i48 %img_read_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 142 'trunc' 'trunc_ln145_20' <Predicate = (!icmp_ln586 & or_ln590_7)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln145_21 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_7, i32 24, i32 31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 143 'partselect' 'trunc_ln145_21' <Predicate = (!icmp_ln586 & or_ln590_7)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln145_22 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_7, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 144 'partselect' 'trunc_ln145_22' <Predicate = (!icmp_ln586 & or_ln590_7)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_7, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 145 'partselect' 'tmp_4' <Predicate = (!icmp_ln586 & or_ln590_7)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc.7" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 146 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_7)> <Delay = 0.42>

State 10 <SV = 9> <Delay = 1.64>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_779 = phi i8 %trunc_ln145_19, void %if.then54.6, i8 %p_0_4_0_0_0_780, void %for.inc.5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 147 'phi' 'p_0_4_0_0_0_779' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_770 = phi i8 %trunc_ln145_18, void %if.then54.6, i8 %p_0_3_0_0_0_771, void %for.inc.5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 148 'phi' 'p_0_3_0_0_0_770' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_752 = phi i8 %tmp_3, void %if.then54.6, i8 %p_0_1_0_0_0_753, void %for.inc.5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 149 'phi' 'p_0_1_0_0_0_752' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_743 = phi i8 %trunc_ln145_17, void %if.then54.6, i8 %p_0_0_0_0_0_744, void %for.inc.5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 150 'phi' 'p_0_0_0_0_0_743' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_7, void %for.inc.7, void %if.then54.7" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 151 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_787 = phi i8 %trunc_ln145_22, void %if.then54.7, i8 %p_0_4_0_0_0_779, void %for.inc.6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 152 'phi' 'p_0_4_0_0_0_787' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_778 = phi i8 %trunc_ln145_21, void %if.then54.7, i8 %p_0_3_0_0_0_770, void %for.inc.6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 153 'phi' 'p_0_3_0_0_0_778' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_760 = phi i8 %tmp_4, void %if.then54.7, i8 %p_0_1_0_0_0_752, void %for.inc.6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 154 'phi' 'p_0_1_0_0_0_760' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_751 = phi i8 %trunc_ln145_20, void %if.then54.7, i8 %p_0_0_0_0_0_743, void %for.inc.6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 155 'phi' 'p_0_0_0_0_0_751' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%out_pix_Y_V = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %p_0_3_0_0_0_778, i8 %p_0_0_0_0_0_751, i8 %p_0_3_0_0_0_770, i8 %p_0_0_0_0_0_743, i8 %p_0_3_0_0_0_771, i8 %p_0_0_0_0_0_744, i8 %p_0_3_0_0_0_772, i8 %p_0_0_0_0_0_745, i8 %p_0_3_0_0_0_773, i8 %p_0_0_0_0_0_746, i8 %p_0_3_0_0_0_774, i8 %p_0_0_0_0_0_747, i8 %p_0_3_0_0_0_775, i8 %p_0_0_0_0_0_748, i8 %p_0_3_0_0_0_776, i8 %p_0_0_0_0_0_749"   --->   Operation 156 'bitconcatenate' 'out_pix_Y_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%out_pix_UV_V = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %p_0_4_0_0_0_787, i8 %p_0_1_0_0_0_760, i8 %p_0_4_0_0_0_779, i8 %p_0_1_0_0_0_752, i8 %p_0_4_0_0_0_780, i8 %p_0_1_0_0_0_753, i8 %p_0_4_0_0_0_781, i8 %p_0_1_0_0_0_754, i8 %p_0_4_0_0_0_782, i8 %p_0_1_0_0_0_755, i8 %p_0_4_0_0_0_783, i8 %p_0_1_0_0_0_756, i8 %p_0_4_0_0_0_784, i8 %p_0_1_0_0_0_757, i8 %p_0_4_0_0_0_785, i8 %p_0_1_0_0_0_758"   --->   Operation 157 'bitconcatenate' 'out_pix_UV_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %bytePlanes_plane01, i128 %out_pix_Y_V" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 158 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 480> <FIFO>
ST_10 : Operation 159 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %bytePlanes_plane12, i128 %out_pix_UV_V" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 159 'write' 'write_ln174' <Predicate = (brmerge42_read)> <Delay = 1.21> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 480> <FIFO>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln606 = br void %for.inc108" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:606]   --->   Operation 160 'br' 'br_ln606' <Predicate = (brmerge42_read)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln586 = store i8 %p_0_4_0_0_0_787, i8 %p_0_4_0_0_0_786" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 161 'store' 'store_ln586' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln586 = store i8 %p_0_3_0_0_0_778, i8 %p_0_3_0_0_0_777" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 162 'store' 'store_ln586' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 163 [1/1] (0.42ns)   --->   "%store_ln586 = store i8 %p_0_1_0_0_0_760, i8 %p_0_1_0_0_0_759" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 163 'store' 'store_ln586' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln586 = store i8 %p_0_0_0_0_0_751, i8 %p_0_0_0_0_0_750" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 164 'store' 'store_ln586' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln586 = br void %for.body49" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 165 'br' 'br_ln586' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_0_4_0_0_0_787_lcssa111]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_3_0_0_0_778_lcssa108]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_1_0_0_0_760_lcssa102]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_0_0_0_0_751_lcssa99]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln571_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bytePlanes_plane12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bytePlanes_plane01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ brmerge42]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln576]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp53_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp53_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp53_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp53_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp53_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp53_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub50_cast38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp53]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_0_4_0_0_0_786_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_0_3_0_0_0_777_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_0_1_0_0_0_759_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_0_0_0_0_0_750_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                             (alloca           ) [ 01000000000]
p_0_0_0_0_0_750               (alloca           ) [ 01111111111]
p_0_1_0_0_0_759               (alloca           ) [ 01111111111]
p_0_3_0_0_0_777               (alloca           ) [ 01111111111]
p_0_4_0_0_0_786               (alloca           ) [ 01111111111]
cmp53_read                    (read             ) [ 00000000000]
sub50_cast38_read             (read             ) [ 00000000000]
cmp53_1_read                  (read             ) [ 00100000000]
cmp53_2_read                  (read             ) [ 00110000000]
cmp53_3_read                  (read             ) [ 00111000000]
cmp53_4_read                  (read             ) [ 00111100000]
cmp53_5_read                  (read             ) [ 00111100000]
cmp53_6_read                  (read             ) [ 00111100000]
icmp_ln576_read               (read             ) [ 00111100000]
brmerge42_read                (read             ) [ 01111111111]
trunc_ln571_1_read            (read             ) [ 00000000000]
p_0_0_0_0_0_751_lcssa99_read  (read             ) [ 00000000000]
p_0_1_0_0_0_760_lcssa102_read (read             ) [ 00000000000]
p_0_3_0_0_0_778_lcssa108_read (read             ) [ 00000000000]
p_0_4_0_0_0_787_lcssa111_read (read             ) [ 00000000000]
sub50_cast38_cast             (sext             ) [ 00000000000]
specmemcore_ln0               (specmemcore      ) [ 00000000000]
specmemcore_ln0               (specmemcore      ) [ 00000000000]
specinterface_ln0             (specinterface    ) [ 00000000000]
specinterface_ln0             (specinterface    ) [ 00000000000]
specinterface_ln0             (specinterface    ) [ 00000000000]
store_ln0                     (store            ) [ 00000000000]
store_ln0                     (store            ) [ 00000000000]
store_ln0                     (store            ) [ 00000000000]
store_ln0                     (store            ) [ 00000000000]
store_ln0                     (store            ) [ 00000000000]
br_ln0                        (br               ) [ 00000000000]
x_1                           (load             ) [ 00000000000]
icmp_ln586                    (icmp             ) [ 01111111111]
x_2                           (add              ) [ 00000000000]
br_ln586                      (br               ) [ 00000000000]
zext_ln586                    (zext             ) [ 00000000000]
cmp51                         (icmp             ) [ 00111100000]
or_ln590                      (or               ) [ 01111111111]
br_ln605                      (br               ) [ 00000000000]
store_ln586                   (store            ) [ 00000000000]
img_read                      (read             ) [ 00000000000]
trunc_ln145                   (trunc            ) [ 00111000000]
trunc_ln145_2                 (partselect       ) [ 00111000000]
trunc_ln145_3                 (partselect       ) [ 00111000000]
tmp                           (partselect       ) [ 00111000000]
br_ln591                      (br               ) [ 00111000000]
or_ln590_1                    (or               ) [ 01111111111]
p_0_0_0_0_0_750_load          (load             ) [ 00111000000]
p_0_1_0_0_0_759_load          (load             ) [ 00111000000]
p_0_3_0_0_0_777_load          (load             ) [ 00111000000]
p_0_4_0_0_0_786_load          (load             ) [ 00111000000]
speclooptripcount_ln0         (speclooptripcount) [ 00000000000]
specpipeline_ln587            (specpipeline     ) [ 00000000000]
specloopname_ln586            (specloopname     ) [ 00000000000]
br_ln590                      (br               ) [ 00111000000]
img_read_1                    (read             ) [ 00000000000]
trunc_ln145_4                 (trunc            ) [ 00011100000]
trunc_ln145_6                 (partselect       ) [ 00011100000]
trunc_ln145_7                 (partselect       ) [ 00011100000]
tmp_5                         (partselect       ) [ 00011100000]
br_ln591                      (br               ) [ 00011100000]
or_ln590_2                    (or               ) [ 01101111111]
p_0_4_0_0_0_785               (phi              ) [ 01111111111]
p_0_3_0_0_0_776               (phi              ) [ 01111111111]
p_0_1_0_0_0_758               (phi              ) [ 01111111111]
p_0_0_0_0_0_749               (phi              ) [ 01111111111]
br_ln590                      (br               ) [ 00011100000]
img_read_2                    (read             ) [ 00000000000]
trunc_ln145_5                 (trunc            ) [ 00001110000]
trunc_ln145_s                 (partselect       ) [ 00001110000]
trunc_ln145_1                 (partselect       ) [ 00001110000]
tmp_s                         (partselect       ) [ 00001110000]
br_ln591                      (br               ) [ 00001110000]
or_ln590_3                    (or               ) [ 01100111111]
p_0_4_0_0_0_784               (phi              ) [ 01101111111]
p_0_3_0_0_0_775               (phi              ) [ 01101111111]
p_0_1_0_0_0_757               (phi              ) [ 01101111111]
p_0_0_0_0_0_748               (phi              ) [ 01101111111]
br_ln590                      (br               ) [ 00001110000]
img_read_3                    (read             ) [ 00000000000]
trunc_ln145_8                 (trunc            ) [ 00000111000]
trunc_ln145_9                 (partselect       ) [ 00000111000]
trunc_ln145_10                (partselect       ) [ 00000111000]
tmp_8                         (partselect       ) [ 00000111000]
br_ln591                      (br               ) [ 00000111000]
or_ln590_4                    (or               ) [ 01100011111]
or_ln590_5                    (or               ) [ 01100011111]
or_ln590_6                    (or               ) [ 01100011111]
or_ln590_7                    (or               ) [ 01100011111]
p_0_4_0_0_0_783               (phi              ) [ 01100111111]
p_0_3_0_0_0_774               (phi              ) [ 01100111111]
p_0_1_0_0_0_756               (phi              ) [ 01100111111]
p_0_0_0_0_0_747               (phi              ) [ 01100111111]
br_ln590                      (br               ) [ 00000111000]
img_read_4                    (read             ) [ 00000000000]
trunc_ln145_11                (trunc            ) [ 00000011100]
trunc_ln145_12                (partselect       ) [ 00000011100]
trunc_ln145_13                (partselect       ) [ 00000011100]
tmp_1                         (partselect       ) [ 00000011100]
br_ln591                      (br               ) [ 00000011100]
p_0_4_0_0_0_782               (phi              ) [ 01100011111]
p_0_3_0_0_0_773               (phi              ) [ 01100011111]
p_0_1_0_0_0_755               (phi              ) [ 01100011111]
p_0_0_0_0_0_746               (phi              ) [ 01100011111]
br_ln590                      (br               ) [ 00000011100]
img_read_5                    (read             ) [ 00000000000]
trunc_ln145_14                (trunc            ) [ 01000001110]
trunc_ln145_15                (partselect       ) [ 01000001110]
trunc_ln145_16                (partselect       ) [ 01000001110]
tmp_2                         (partselect       ) [ 01000001110]
br_ln591                      (br               ) [ 01000001110]
p_0_4_0_0_0_781               (phi              ) [ 01100001111]
p_0_3_0_0_0_772               (phi              ) [ 01100001111]
p_0_1_0_0_0_754               (phi              ) [ 01100001111]
p_0_0_0_0_0_745               (phi              ) [ 01100001111]
br_ln590                      (br               ) [ 01000001110]
img_read_6                    (read             ) [ 00000000000]
trunc_ln145_17                (trunc            ) [ 01100000111]
trunc_ln145_18                (partselect       ) [ 01100000111]
trunc_ln145_19                (partselect       ) [ 01100000111]
tmp_3                         (partselect       ) [ 01100000111]
br_ln591                      (br               ) [ 01100000111]
p_0_4_0_0_0_780               (phi              ) [ 01100000111]
p_0_3_0_0_0_771               (phi              ) [ 01100000111]
p_0_1_0_0_0_753               (phi              ) [ 01100000111]
p_0_0_0_0_0_744               (phi              ) [ 01100000111]
br_ln590                      (br               ) [ 01100000111]
img_read_7                    (read             ) [ 00000000000]
trunc_ln145_20                (trunc            ) [ 01100000011]
trunc_ln145_21                (partselect       ) [ 01100000011]
trunc_ln145_22                (partselect       ) [ 01100000011]
tmp_4                         (partselect       ) [ 01100000011]
br_ln591                      (br               ) [ 01100000011]
p_0_4_0_0_0_779               (phi              ) [ 00100000001]
p_0_3_0_0_0_770               (phi              ) [ 00100000001]
p_0_1_0_0_0_752               (phi              ) [ 00100000001]
p_0_0_0_0_0_743               (phi              ) [ 00100000001]
br_ln590                      (br               ) [ 00000000000]
p_0_4_0_0_0_787               (phi              ) [ 00100000001]
p_0_3_0_0_0_778               (phi              ) [ 00100000001]
p_0_1_0_0_0_760               (phi              ) [ 00100000001]
p_0_0_0_0_0_751               (phi              ) [ 00100000001]
out_pix_Y_V                   (bitconcatenate   ) [ 00000000000]
out_pix_UV_V                  (bitconcatenate   ) [ 00000000000]
write_ln174                   (write            ) [ 00000000000]
write_ln174                   (write            ) [ 00000000000]
br_ln606                      (br               ) [ 00000000000]
store_ln586                   (store            ) [ 00000000000]
store_ln586                   (store            ) [ 00000000000]
store_ln586                   (store            ) [ 00000000000]
store_ln586                   (store            ) [ 00000000000]
br_ln586                      (br               ) [ 00000000000]
store_ln0                     (store            ) [ 00000000000]
store_ln0                     (store            ) [ 00000000000]
store_ln0                     (store            ) [ 00000000000]
store_ln0                     (store            ) [ 00000000000]
ret_ln0                       (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_0_4_0_0_0_787_lcssa111">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_4_0_0_0_787_lcssa111"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_0_3_0_0_0_778_lcssa108">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_3_0_0_0_778_lcssa108"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_0_1_0_0_0_760_lcssa102">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_0_760_lcssa102"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_0_0_0_0_0_751_lcssa99">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0_751_lcssa99"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trunc_ln571_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln571_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bytePlanes_plane12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytePlanes_plane12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bytePlanes_plane01">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytePlanes_plane01"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="brmerge42">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brmerge42"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="icmp_ln576">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln576"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cmp53_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp53_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cmp53_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp53_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cmp53_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp53_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cmp53_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp53_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cmp53_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp53_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cmp53_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp53_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sub50_cast38">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub50_cast38"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cmp53">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp53"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="img">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_0_4_0_0_0_786_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_4_0_0_0_786_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_0_3_0_0_0_777_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_3_0_0_0_777_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_0_1_0_0_0_759_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_0_759_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_0_0_0_0_0_750_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0_750_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="x_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_0_0_0_0_0_750_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0_750/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_0_1_0_0_0_759_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0_759/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_0_3_0_0_0_777_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_3_0_0_0_777/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_0_4_0_0_0_786_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_4_0_0_0_786/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cmp53_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp53_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sub50_cast38_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="12" slack="0"/>
<pin id="135" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub50_cast38_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="cmp53_1_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp53_1_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="cmp53_2_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp53_2_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="cmp53_3_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp53_3_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="cmp53_4_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp53_4_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="cmp53_5_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp53_5_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="cmp53_6_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp53_6_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln576_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln576_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="brmerge42_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="brmerge42_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln571_1_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="0" index="1" bw="12" slack="0"/>
<pin id="189" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln571_1_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_0_0_0_0_0_751_lcssa99_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_0_0_0_0_751_lcssa99_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_0_1_0_0_0_760_lcssa102_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_1_0_0_0_760_lcssa102_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_0_3_0_0_0_778_lcssa108_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_3_0_0_0_778_lcssa108_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_0_4_0_0_0_787_lcssa111_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_4_0_0_0_787_lcssa111_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="48" slack="0"/>
<pin id="218" dir="0" index="1" bw="48" slack="0"/>
<pin id="219" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_read/2 img_read_1/3 img_read_2/4 img_read_3/5 img_read_4/6 img_read_5/7 img_read_6/8 img_read_7/9 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_ln174_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="128" slack="0"/>
<pin id="225" dir="0" index="2" bw="128" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="write_ln174_write_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="128" slack="0"/>
<pin id="232" dir="0" index="2" bw="128" slack="0"/>
<pin id="233" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/10 "/>
</bind>
</comp>

<comp id="236" class="1005" name="p_0_4_0_0_0_785_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="1"/>
<pin id="238" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_4_0_0_0_785 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_0_4_0_0_0_785_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="2"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="8" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_4_0_0_0_785/4 "/>
</bind>
</comp>

<comp id="246" class="1005" name="p_0_3_0_0_0_776_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="1"/>
<pin id="248" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_3_0_0_0_776 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_0_3_0_0_0_776_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="2"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="8" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_3_0_0_0_776/4 "/>
</bind>
</comp>

<comp id="256" class="1005" name="p_0_1_0_0_0_758_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0_758 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_0_1_0_0_0_758_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="2"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="8" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_1_0_0_0_758/4 "/>
</bind>
</comp>

<comp id="266" class="1005" name="p_0_0_0_0_0_749_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="1"/>
<pin id="268" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0_749 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_0_0_0_0_0_749_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="2"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="8" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0_0_0_749/4 "/>
</bind>
</comp>

<comp id="276" class="1005" name="p_0_4_0_0_0_784_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_4_0_0_0_784 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_0_4_0_0_0_784_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="2"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="8" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_4_0_0_0_784/5 "/>
</bind>
</comp>

<comp id="287" class="1005" name="p_0_3_0_0_0_775_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="1"/>
<pin id="289" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_3_0_0_0_775 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_0_3_0_0_0_775_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="2"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="8" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_3_0_0_0_775/5 "/>
</bind>
</comp>

<comp id="298" class="1005" name="p_0_1_0_0_0_757_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0_757 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_0_1_0_0_0_757_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="2"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="8" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_1_0_0_0_757/5 "/>
</bind>
</comp>

<comp id="309" class="1005" name="p_0_0_0_0_0_748_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0_748 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_0_0_0_0_0_748_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="2"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="8" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0_0_0_748/5 "/>
</bind>
</comp>

<comp id="320" class="1005" name="p_0_4_0_0_0_783_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="1"/>
<pin id="322" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_4_0_0_0_783 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_0_4_0_0_0_783_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="2"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="8" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_4_0_0_0_783/6 "/>
</bind>
</comp>

<comp id="331" class="1005" name="p_0_3_0_0_0_774_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_3_0_0_0_774 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_0_3_0_0_0_774_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="2"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="8" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_3_0_0_0_774/6 "/>
</bind>
</comp>

<comp id="342" class="1005" name="p_0_1_0_0_0_756_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="1"/>
<pin id="344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0_756 (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_0_1_0_0_0_756_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="2"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="8" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_1_0_0_0_756/6 "/>
</bind>
</comp>

<comp id="353" class="1005" name="p_0_0_0_0_0_747_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0_747 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_0_0_0_0_0_747_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="2"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="8" slack="1"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0_0_0_747/6 "/>
</bind>
</comp>

<comp id="364" class="1005" name="p_0_4_0_0_0_782_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="1"/>
<pin id="366" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_4_0_0_0_782 (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_0_4_0_0_0_782_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="2"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="8" slack="1"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_4_0_0_0_782/7 "/>
</bind>
</comp>

<comp id="375" class="1005" name="p_0_3_0_0_0_773_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_3_0_0_0_773 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_0_3_0_0_0_773_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="2"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="8" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_3_0_0_0_773/7 "/>
</bind>
</comp>

<comp id="386" class="1005" name="p_0_1_0_0_0_755_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0_755 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_0_1_0_0_0_755_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="2"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="8" slack="1"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_1_0_0_0_755/7 "/>
</bind>
</comp>

<comp id="397" class="1005" name="p_0_0_0_0_0_746_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0_746 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_0_0_0_0_0_746_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="2"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="8" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0_0_0_746/7 "/>
</bind>
</comp>

<comp id="408" class="1005" name="p_0_4_0_0_0_781_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="1"/>
<pin id="410" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_4_0_0_0_781 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_0_4_0_0_0_781_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="2"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="8" slack="1"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_4_0_0_0_781/8 "/>
</bind>
</comp>

<comp id="419" class="1005" name="p_0_3_0_0_0_772_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="1"/>
<pin id="421" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_3_0_0_0_772 (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_0_3_0_0_0_772_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="2"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="8" slack="1"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_3_0_0_0_772/8 "/>
</bind>
</comp>

<comp id="430" class="1005" name="p_0_1_0_0_0_754_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="1"/>
<pin id="432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0_754 (phireg) "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_0_1_0_0_0_754_phi_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="2"/>
<pin id="435" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="8" slack="1"/>
<pin id="437" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_1_0_0_0_754/8 "/>
</bind>
</comp>

<comp id="441" class="1005" name="p_0_0_0_0_0_745_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="1"/>
<pin id="443" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0_745 (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_0_0_0_0_0_745_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="2"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="8" slack="1"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0_0_0_745/8 "/>
</bind>
</comp>

<comp id="452" class="1005" name="p_0_4_0_0_0_780_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="1"/>
<pin id="454" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_4_0_0_0_780 (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_0_4_0_0_0_780_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="2"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="8" slack="1"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_4_0_0_0_780/9 "/>
</bind>
</comp>

<comp id="463" class="1005" name="p_0_3_0_0_0_771_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="1"/>
<pin id="465" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_3_0_0_0_771 (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_0_3_0_0_0_771_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="2"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="8" slack="1"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_3_0_0_0_771/9 "/>
</bind>
</comp>

<comp id="474" class="1005" name="p_0_1_0_0_0_753_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="1"/>
<pin id="476" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0_753 (phireg) "/>
</bind>
</comp>

<comp id="477" class="1004" name="p_0_1_0_0_0_753_phi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="2"/>
<pin id="479" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="8" slack="1"/>
<pin id="481" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_1_0_0_0_753/9 "/>
</bind>
</comp>

<comp id="485" class="1005" name="p_0_0_0_0_0_744_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="1"/>
<pin id="487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0_744 (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_0_0_0_0_0_744_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="2"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="8" slack="1"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0_0_0_744/9 "/>
</bind>
</comp>

<comp id="496" class="1005" name="p_0_4_0_0_0_779_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="498" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_4_0_0_0_779 (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_0_4_0_0_0_779_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="2"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="8" slack="1"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_4_0_0_0_779/10 "/>
</bind>
</comp>

<comp id="506" class="1005" name="p_0_3_0_0_0_770_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="508" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_3_0_0_0_770 (phireg) "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_0_3_0_0_0_770_phi_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="2"/>
<pin id="511" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="8" slack="1"/>
<pin id="513" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_3_0_0_0_770/10 "/>
</bind>
</comp>

<comp id="516" class="1005" name="p_0_1_0_0_0_752_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="518" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0_752 (phireg) "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_0_1_0_0_0_752_phi_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="2"/>
<pin id="521" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="522" dir="0" index="2" bw="8" slack="1"/>
<pin id="523" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_1_0_0_0_752/10 "/>
</bind>
</comp>

<comp id="526" class="1005" name="p_0_0_0_0_0_743_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="528" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0_743 (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="p_0_0_0_0_0_743_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="2"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="8" slack="1"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0_0_0_743/10 "/>
</bind>
</comp>

<comp id="536" class="1005" name="p_0_4_0_0_0_787_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="538" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_4_0_0_0_787 (phireg) "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_0_4_0_0_0_787_phi_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="1"/>
<pin id="541" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="542" dir="0" index="2" bw="8" slack="0"/>
<pin id="543" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="544" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_4_0_0_0_787/10 "/>
</bind>
</comp>

<comp id="546" class="1005" name="p_0_3_0_0_0_778_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="548" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_3_0_0_0_778 (phireg) "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_0_3_0_0_0_778_phi_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="1"/>
<pin id="551" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="552" dir="0" index="2" bw="8" slack="0"/>
<pin id="553" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_3_0_0_0_778/10 "/>
</bind>
</comp>

<comp id="556" class="1005" name="p_0_1_0_0_0_760_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="558" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0_760 (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="p_0_1_0_0_0_760_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="1"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="8" slack="0"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_1_0_0_0_760/10 "/>
</bind>
</comp>

<comp id="566" class="1005" name="p_0_0_0_0_0_751_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="568" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0_751 (phireg) "/>
</bind>
</comp>

<comp id="569" class="1004" name="p_0_0_0_0_0_751_phi_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="1"/>
<pin id="571" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="572" dir="0" index="2" bw="8" slack="0"/>
<pin id="573" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="574" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0_0_0_751/10 "/>
</bind>
</comp>

<comp id="576" class="1004" name="grp_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="48" slack="0"/>
<pin id="579" dir="0" index="2" bw="6" slack="0"/>
<pin id="580" dir="0" index="3" bw="6" slack="0"/>
<pin id="581" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_2/2 trunc_ln145_6/3 trunc_ln145_s/4 trunc_ln145_9/5 trunc_ln145_12/6 trunc_ln145_15/7 trunc_ln145_18/8 trunc_ln145_21/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="48" slack="0"/>
<pin id="589" dir="0" index="2" bw="7" slack="0"/>
<pin id="590" dir="0" index="3" bw="7" slack="0"/>
<pin id="591" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_3/2 trunc_ln145_7/3 trunc_ln145_1/4 trunc_ln145_10/5 trunc_ln145_13/6 trunc_ln145_16/7 trunc_ln145_19/8 trunc_ln145_22/9 "/>
</bind>
</comp>

<comp id="596" class="1004" name="grp_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="0" index="1" bw="48" slack="0"/>
<pin id="599" dir="0" index="2" bw="5" slack="0"/>
<pin id="600" dir="0" index="3" bw="5" slack="0"/>
<pin id="601" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 tmp_5/3 tmp_s/4 tmp_8/5 tmp_1/6 tmp_2/7 tmp_3/8 tmp_4/9 "/>
</bind>
</comp>

<comp id="606" class="1005" name="reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="2"/>
<pin id="608" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_2 trunc_ln145_9 "/>
</bind>
</comp>

<comp id="612" class="1005" name="reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="2"/>
<pin id="614" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_3 trunc_ln145_10 "/>
</bind>
</comp>

<comp id="618" class="1005" name="reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="2"/>
<pin id="620" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp tmp_8 "/>
</bind>
</comp>

<comp id="624" class="1005" name="reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="1"/>
<pin id="626" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_6 trunc_ln145_12 trunc_ln145_21 "/>
</bind>
</comp>

<comp id="631" class="1005" name="reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="1"/>
<pin id="633" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_7 trunc_ln145_13 trunc_ln145_22 "/>
</bind>
</comp>

<comp id="638" class="1005" name="reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="1"/>
<pin id="640" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 tmp_1 tmp_4 "/>
</bind>
</comp>

<comp id="645" class="1005" name="reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="2"/>
<pin id="647" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_s trunc_ln145_15 "/>
</bind>
</comp>

<comp id="651" class="1005" name="reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="2"/>
<pin id="653" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_1 trunc_ln145_16 "/>
</bind>
</comp>

<comp id="657" class="1005" name="reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="2"/>
<pin id="659" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s tmp_2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sub50_cast38_cast_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="12" slack="0"/>
<pin id="665" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub50_cast38_cast/1 "/>
</bind>
</comp>

<comp id="667" class="1004" name="store_ln0_store_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="0"/>
<pin id="669" dir="0" index="1" bw="8" slack="0"/>
<pin id="670" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="store_ln0_store_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="677" class="1004" name="store_ln0_store_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="0"/>
<pin id="679" dir="0" index="1" bw="8" slack="0"/>
<pin id="680" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="store_ln0_store_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="0" index="1" bw="8" slack="0"/>
<pin id="685" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="687" class="1004" name="store_ln0_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="12" slack="0"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="x_1_load_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="12" slack="0"/>
<pin id="694" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="695" class="1004" name="icmp_ln586_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="12" slack="0"/>
<pin id="697" dir="0" index="1" bw="12" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln586/1 "/>
</bind>
</comp>

<comp id="701" class="1004" name="x_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="12" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln586_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="12" slack="0"/>
<pin id="709" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="cmp51_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="12" slack="0"/>
<pin id="713" dir="0" index="1" bw="12" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp51/1 "/>
</bind>
</comp>

<comp id="717" class="1004" name="or_ln590_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590/1 "/>
</bind>
</comp>

<comp id="723" class="1004" name="store_ln586_store_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="12" slack="0"/>
<pin id="725" dir="0" index="1" bw="12" slack="0"/>
<pin id="726" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln586/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln145_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="48" slack="0"/>
<pin id="730" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="or_ln590_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="1"/>
<pin id="734" dir="0" index="1" bw="1" slack="1"/>
<pin id="735" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_1/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_0_0_0_0_0_750_load_load_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="2"/>
<pin id="738" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0_750_load/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_0_1_0_0_0_759_load_load_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="2"/>
<pin id="741" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_0_759_load/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_0_3_0_0_0_777_load_load_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="2"/>
<pin id="744" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_3_0_0_0_777_load/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="p_0_4_0_0_0_786_load_load_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="2"/>
<pin id="747" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_4_0_0_0_786_load/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="trunc_ln145_4_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="48" slack="0"/>
<pin id="750" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_4/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="or_ln590_2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="2"/>
<pin id="754" dir="0" index="1" bw="1" slack="2"/>
<pin id="755" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_2/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="trunc_ln145_5_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="48" slack="0"/>
<pin id="758" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_5/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="or_ln590_3_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="3"/>
<pin id="762" dir="0" index="1" bw="1" slack="3"/>
<pin id="763" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_3/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="trunc_ln145_8_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="48" slack="0"/>
<pin id="766" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_8/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="or_ln590_4_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="4"/>
<pin id="770" dir="0" index="1" bw="1" slack="4"/>
<pin id="771" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_4/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="or_ln590_5_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="4"/>
<pin id="774" dir="0" index="1" bw="1" slack="4"/>
<pin id="775" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_5/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="or_ln590_6_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="4"/>
<pin id="778" dir="0" index="1" bw="1" slack="4"/>
<pin id="779" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_6/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="or_ln590_7_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="4"/>
<pin id="782" dir="0" index="1" bw="1" slack="4"/>
<pin id="783" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_7/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="trunc_ln145_11_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="48" slack="0"/>
<pin id="786" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_11/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="trunc_ln145_14_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="48" slack="0"/>
<pin id="790" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_14/7 "/>
</bind>
</comp>

<comp id="792" class="1004" name="trunc_ln145_17_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="48" slack="0"/>
<pin id="794" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_17/8 "/>
</bind>
</comp>

<comp id="796" class="1004" name="trunc_ln145_20_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="48" slack="0"/>
<pin id="798" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_20/9 "/>
</bind>
</comp>

<comp id="800" class="1004" name="out_pix_Y_V_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="128" slack="0"/>
<pin id="802" dir="0" index="1" bw="8" slack="0"/>
<pin id="803" dir="0" index="2" bw="8" slack="0"/>
<pin id="804" dir="0" index="3" bw="8" slack="0"/>
<pin id="805" dir="0" index="4" bw="8" slack="0"/>
<pin id="806" dir="0" index="5" bw="8" slack="1"/>
<pin id="807" dir="0" index="6" bw="8" slack="1"/>
<pin id="808" dir="0" index="7" bw="8" slack="2"/>
<pin id="809" dir="0" index="8" bw="8" slack="2"/>
<pin id="810" dir="0" index="9" bw="8" slack="3"/>
<pin id="811" dir="0" index="10" bw="8" slack="3"/>
<pin id="812" dir="0" index="11" bw="8" slack="4"/>
<pin id="813" dir="0" index="12" bw="8" slack="4"/>
<pin id="814" dir="0" index="13" bw="8" slack="5"/>
<pin id="815" dir="0" index="14" bw="8" slack="5"/>
<pin id="816" dir="0" index="15" bw="8" slack="6"/>
<pin id="817" dir="0" index="16" bw="8" slack="6"/>
<pin id="818" dir="1" index="17" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_pix_Y_V/10 "/>
</bind>
</comp>

<comp id="837" class="1004" name="out_pix_UV_V_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="128" slack="0"/>
<pin id="839" dir="0" index="1" bw="8" slack="0"/>
<pin id="840" dir="0" index="2" bw="8" slack="0"/>
<pin id="841" dir="0" index="3" bw="8" slack="0"/>
<pin id="842" dir="0" index="4" bw="8" slack="0"/>
<pin id="843" dir="0" index="5" bw="8" slack="1"/>
<pin id="844" dir="0" index="6" bw="8" slack="1"/>
<pin id="845" dir="0" index="7" bw="8" slack="2"/>
<pin id="846" dir="0" index="8" bw="8" slack="2"/>
<pin id="847" dir="0" index="9" bw="8" slack="3"/>
<pin id="848" dir="0" index="10" bw="8" slack="3"/>
<pin id="849" dir="0" index="11" bw="8" slack="4"/>
<pin id="850" dir="0" index="12" bw="8" slack="4"/>
<pin id="851" dir="0" index="13" bw="8" slack="5"/>
<pin id="852" dir="0" index="14" bw="8" slack="5"/>
<pin id="853" dir="0" index="15" bw="8" slack="6"/>
<pin id="854" dir="0" index="16" bw="8" slack="6"/>
<pin id="855" dir="1" index="17" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_pix_UV_V/10 "/>
</bind>
</comp>

<comp id="874" class="1004" name="store_ln586_store_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="0"/>
<pin id="876" dir="0" index="1" bw="8" slack="9"/>
<pin id="877" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln586/10 "/>
</bind>
</comp>

<comp id="879" class="1004" name="store_ln586_store_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="9"/>
<pin id="882" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln586/10 "/>
</bind>
</comp>

<comp id="884" class="1004" name="store_ln586_store_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="0"/>
<pin id="886" dir="0" index="1" bw="8" slack="9"/>
<pin id="887" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln586/10 "/>
</bind>
</comp>

<comp id="889" class="1004" name="store_ln586_store_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="0"/>
<pin id="891" dir="0" index="1" bw="8" slack="9"/>
<pin id="892" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln586/10 "/>
</bind>
</comp>

<comp id="894" class="1004" name="store_ln0_store_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="0"/>
<pin id="896" dir="0" index="1" bw="8" slack="0"/>
<pin id="897" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="900" class="1004" name="store_ln0_store_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="0" index="1" bw="8" slack="0"/>
<pin id="903" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="906" class="1004" name="store_ln0_store_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="0" index="1" bw="8" slack="0"/>
<pin id="909" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="912" class="1004" name="store_ln0_store_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="0"/>
<pin id="914" dir="0" index="1" bw="8" slack="0"/>
<pin id="915" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="918" class="1005" name="x_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="12" slack="0"/>
<pin id="920" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="925" class="1005" name="p_0_0_0_0_0_750_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="0"/>
<pin id="927" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0_750 "/>
</bind>
</comp>

<comp id="932" class="1005" name="p_0_1_0_0_0_759_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="0"/>
<pin id="934" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0_759 "/>
</bind>
</comp>

<comp id="939" class="1005" name="p_0_3_0_0_0_777_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="8" slack="0"/>
<pin id="941" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_3_0_0_0_777 "/>
</bind>
</comp>

<comp id="946" class="1005" name="p_0_4_0_0_0_786_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="0"/>
<pin id="948" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_4_0_0_0_786 "/>
</bind>
</comp>

<comp id="953" class="1005" name="cmp53_1_read_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="1"/>
<pin id="955" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp53_1_read "/>
</bind>
</comp>

<comp id="958" class="1005" name="cmp53_2_read_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="2"/>
<pin id="960" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp53_2_read "/>
</bind>
</comp>

<comp id="963" class="1005" name="cmp53_3_read_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="3"/>
<pin id="965" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp53_3_read "/>
</bind>
</comp>

<comp id="968" class="1005" name="cmp53_4_read_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="4"/>
<pin id="970" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp53_4_read "/>
</bind>
</comp>

<comp id="973" class="1005" name="cmp53_5_read_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="4"/>
<pin id="975" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp53_5_read "/>
</bind>
</comp>

<comp id="978" class="1005" name="cmp53_6_read_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="4"/>
<pin id="980" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp53_6_read "/>
</bind>
</comp>

<comp id="983" class="1005" name="icmp_ln576_read_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="4"/>
<pin id="985" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln576_read "/>
</bind>
</comp>

<comp id="988" class="1005" name="brmerge42_read_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="9"/>
<pin id="990" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge42_read "/>
</bind>
</comp>

<comp id="992" class="1005" name="icmp_ln586_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="1"/>
<pin id="994" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln586 "/>
</bind>
</comp>

<comp id="996" class="1005" name="cmp51_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="1"/>
<pin id="998" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp51 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="or_ln590_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="trunc_ln145_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="2"/>
<pin id="1013" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="or_ln590_1_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="1"/>
<pin id="1018" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="p_0_0_0_0_0_750_load_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="1"/>
<pin id="1022" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0_750_load "/>
</bind>
</comp>

<comp id="1025" class="1005" name="p_0_1_0_0_0_759_load_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="1"/>
<pin id="1027" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0_759_load "/>
</bind>
</comp>

<comp id="1030" class="1005" name="p_0_3_0_0_0_777_load_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="8" slack="1"/>
<pin id="1032" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_3_0_0_0_777_load "/>
</bind>
</comp>

<comp id="1035" class="1005" name="p_0_4_0_0_0_786_load_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="1"/>
<pin id="1037" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_4_0_0_0_786_load "/>
</bind>
</comp>

<comp id="1040" class="1005" name="trunc_ln145_4_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="8" slack="2"/>
<pin id="1042" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_4 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="or_ln590_2_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="1"/>
<pin id="1047" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_2 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="trunc_ln145_5_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="8" slack="2"/>
<pin id="1051" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_5 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="or_ln590_3_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="1"/>
<pin id="1056" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_3 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="trunc_ln145_8_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="2"/>
<pin id="1060" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_8 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="or_ln590_4_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="1"/>
<pin id="1065" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_4 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="or_ln590_5_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="2"/>
<pin id="1069" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_5 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="or_ln590_6_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="3"/>
<pin id="1073" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_6 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="or_ln590_7_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="4"/>
<pin id="1077" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_7 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="trunc_ln145_11_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="2"/>
<pin id="1081" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_11 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="trunc_ln145_14_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="2"/>
<pin id="1086" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_14 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="trunc_ln145_17_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="2"/>
<pin id="1091" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_17 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="trunc_ln145_18_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="2"/>
<pin id="1096" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_18 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="trunc_ln145_19_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="2"/>
<pin id="1101" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_19 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="tmp_3_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="2"/>
<pin id="1106" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="trunc_ln145_20_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="1"/>
<pin id="1111" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="46" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="46" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="46" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="74" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="104" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="12" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="104" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="245"><net_src comp="239" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="255"><net_src comp="249" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="265"><net_src comp="259" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="275"><net_src comp="269" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="285"><net_src comp="236" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="296"><net_src comp="246" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="297"><net_src comp="290" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="307"><net_src comp="256" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="308"><net_src comp="301" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="318"><net_src comp="266" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="319"><net_src comp="312" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="329"><net_src comp="276" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="330"><net_src comp="323" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="340"><net_src comp="287" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="341"><net_src comp="334" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="351"><net_src comp="298" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="352"><net_src comp="345" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="362"><net_src comp="309" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="363"><net_src comp="356" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="373"><net_src comp="320" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="374"><net_src comp="367" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="384"><net_src comp="331" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="385"><net_src comp="378" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="395"><net_src comp="342" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="396"><net_src comp="389" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="406"><net_src comp="353" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="407"><net_src comp="400" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="417"><net_src comp="364" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="418"><net_src comp="411" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="428"><net_src comp="375" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="429"><net_src comp="422" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="439"><net_src comp="386" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="440"><net_src comp="433" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="450"><net_src comp="397" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="451"><net_src comp="444" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="461"><net_src comp="408" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="462"><net_src comp="455" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="472"><net_src comp="419" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="473"><net_src comp="466" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="483"><net_src comp="430" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="484"><net_src comp="477" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="494"><net_src comp="441" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="495"><net_src comp="488" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="505"><net_src comp="452" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="515"><net_src comp="463" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="525"><net_src comp="474" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="535"><net_src comp="485" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="545"><net_src comp="499" pin="4"/><net_sink comp="539" pin=2"/></net>

<net id="555"><net_src comp="509" pin="4"/><net_sink comp="549" pin=2"/></net>

<net id="565"><net_src comp="519" pin="4"/><net_sink comp="559" pin=2"/></net>

<net id="575"><net_src comp="529" pin="4"/><net_sink comp="569" pin=2"/></net>

<net id="582"><net_src comp="76" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="216" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="78" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="80" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="592"><net_src comp="76" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="216" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="82" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="84" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="602"><net_src comp="76" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="216" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="86" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="88" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="609"><net_src comp="576" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="615"><net_src comp="586" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="621"><net_src comp="596" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="627"><net_src comp="576" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="634"><net_src comp="586" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="641"><net_src comp="596" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="644"><net_src comp="638" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="648"><net_src comp="576" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="654"><net_src comp="586" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="660"><net_src comp="596" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="666"><net_src comp="132" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="210" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="204" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="198" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="192" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="70" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="699"><net_src comp="692" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="186" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="692" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="72" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="692" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="707" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="663" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="126" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="701" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="216" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="751"><net_src comp="216" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="759"><net_src comp="216" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="767"><net_src comp="216" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="787"><net_src comp="216" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="216" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="216" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="216" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="819"><net_src comp="102" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="820"><net_src comp="549" pin="4"/><net_sink comp="800" pin=1"/></net>

<net id="821"><net_src comp="569" pin="4"/><net_sink comp="800" pin=2"/></net>

<net id="822"><net_src comp="509" pin="4"/><net_sink comp="800" pin=3"/></net>

<net id="823"><net_src comp="529" pin="4"/><net_sink comp="800" pin=4"/></net>

<net id="824"><net_src comp="463" pin="1"/><net_sink comp="800" pin=5"/></net>

<net id="825"><net_src comp="485" pin="1"/><net_sink comp="800" pin=6"/></net>

<net id="826"><net_src comp="419" pin="1"/><net_sink comp="800" pin=7"/></net>

<net id="827"><net_src comp="441" pin="1"/><net_sink comp="800" pin=8"/></net>

<net id="828"><net_src comp="375" pin="1"/><net_sink comp="800" pin=9"/></net>

<net id="829"><net_src comp="397" pin="1"/><net_sink comp="800" pin=10"/></net>

<net id="830"><net_src comp="331" pin="1"/><net_sink comp="800" pin=11"/></net>

<net id="831"><net_src comp="353" pin="1"/><net_sink comp="800" pin=12"/></net>

<net id="832"><net_src comp="287" pin="1"/><net_sink comp="800" pin=13"/></net>

<net id="833"><net_src comp="309" pin="1"/><net_sink comp="800" pin=14"/></net>

<net id="834"><net_src comp="246" pin="1"/><net_sink comp="800" pin=15"/></net>

<net id="835"><net_src comp="266" pin="1"/><net_sink comp="800" pin=16"/></net>

<net id="836"><net_src comp="800" pin="17"/><net_sink comp="222" pin=2"/></net>

<net id="856"><net_src comp="102" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="857"><net_src comp="539" pin="4"/><net_sink comp="837" pin=1"/></net>

<net id="858"><net_src comp="559" pin="4"/><net_sink comp="837" pin=2"/></net>

<net id="859"><net_src comp="499" pin="4"/><net_sink comp="837" pin=3"/></net>

<net id="860"><net_src comp="519" pin="4"/><net_sink comp="837" pin=4"/></net>

<net id="861"><net_src comp="452" pin="1"/><net_sink comp="837" pin=5"/></net>

<net id="862"><net_src comp="474" pin="1"/><net_sink comp="837" pin=6"/></net>

<net id="863"><net_src comp="408" pin="1"/><net_sink comp="837" pin=7"/></net>

<net id="864"><net_src comp="430" pin="1"/><net_sink comp="837" pin=8"/></net>

<net id="865"><net_src comp="364" pin="1"/><net_sink comp="837" pin=9"/></net>

<net id="866"><net_src comp="386" pin="1"/><net_sink comp="837" pin=10"/></net>

<net id="867"><net_src comp="320" pin="1"/><net_sink comp="837" pin=11"/></net>

<net id="868"><net_src comp="342" pin="1"/><net_sink comp="837" pin=12"/></net>

<net id="869"><net_src comp="276" pin="1"/><net_sink comp="837" pin=13"/></net>

<net id="870"><net_src comp="298" pin="1"/><net_sink comp="837" pin=14"/></net>

<net id="871"><net_src comp="236" pin="1"/><net_sink comp="837" pin=15"/></net>

<net id="872"><net_src comp="256" pin="1"/><net_sink comp="837" pin=16"/></net>

<net id="873"><net_src comp="837" pin="17"/><net_sink comp="229" pin=2"/></net>

<net id="878"><net_src comp="539" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="883"><net_src comp="549" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="559" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="569" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="898"><net_src comp="745" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="36" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="742" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="38" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="910"><net_src comp="739" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="40" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="916"><net_src comp="736" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="42" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="921"><net_src comp="106" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="924"><net_src comp="918" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="928"><net_src comp="110" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="931"><net_src comp="925" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="935"><net_src comp="114" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="938"><net_src comp="932" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="942"><net_src comp="118" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="945"><net_src comp="939" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="949"><net_src comp="122" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="952"><net_src comp="946" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="956"><net_src comp="138" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="961"><net_src comp="144" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="966"><net_src comp="150" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="971"><net_src comp="156" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="976"><net_src comp="162" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="981"><net_src comp="168" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="986"><net_src comp="174" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="991"><net_src comp="180" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="695" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="999"><net_src comp="711" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1002"><net_src comp="996" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1003"><net_src comp="996" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1004"><net_src comp="996" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1005"><net_src comp="996" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1006"><net_src comp="996" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1010"><net_src comp="717" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="728" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1019"><net_src comp="732" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="736" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1028"><net_src comp="739" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1033"><net_src comp="742" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1038"><net_src comp="745" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1043"><net_src comp="748" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1048"><net_src comp="752" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="756" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1057"><net_src comp="760" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1061"><net_src comp="764" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1066"><net_src comp="768" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1070"><net_src comp="772" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1074"><net_src comp="776" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="780" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1082"><net_src comp="784" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1087"><net_src comp="788" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1092"><net_src comp="792" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1097"><net_src comp="576" pin="4"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1102"><net_src comp="586" pin="4"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1107"><net_src comp="596" pin="4"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1112"><net_src comp="796" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="569" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bytePlanes_plane12 | {10 }
	Port: bytePlanes_plane01 | {10 }
	Port: img | {}
	Port: p_0_4_0_0_0_786_out | {3 }
	Port: p_0_3_0_0_0_777_out | {3 }
	Port: p_0_1_0_0_0_759_out | {3 }
	Port: p_0_0_0_0_0_750_out | {3 }
 - Input state : 
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : p_0_4_0_0_0_787_lcssa111 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : p_0_3_0_0_0_778_lcssa108 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : p_0_1_0_0_0_760_lcssa102 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : p_0_0_0_0_0_751_lcssa99 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : trunc_ln571_1 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : bytePlanes_plane12 | {}
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : bytePlanes_plane01 | {}
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : brmerge42 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : icmp_ln576 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : cmp53_6 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : cmp53_5 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : cmp53_4 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : cmp53_3 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : cmp53_2 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : cmp53_1 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : sub50_cast38 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : cmp53 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1 : img | {2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		store_ln0 : 1
		x_1 : 1
		icmp_ln586 : 2
		x_2 : 2
		br_ln586 : 3
		zext_ln586 : 2
		cmp51 : 3
		or_ln590 : 4
		store_ln586 : 3
	State 2
	State 3
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		p_0_4_0_0_0_787 : 1
		p_0_3_0_0_0_778 : 1
		p_0_1_0_0_0_760 : 1
		p_0_0_0_0_0_751 : 1
		out_pix_Y_V : 2
		out_pix_UV_V : 2
		write_ln174 : 3
		write_ln174 : 3
		store_ln586 : 2
		store_ln586 : 2
		store_ln586 : 2
		store_ln586 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|   icmp   |             icmp_ln586_fu_695             |    0    |    12   |
|          |                cmp51_fu_711               |    0    |    12   |
|----------|-------------------------------------------|---------|---------|
|    add   |                 x_2_fu_701                |    0    |    19   |
|----------|-------------------------------------------|---------|---------|
|          |              or_ln590_fu_717              |    0    |    2    |
|          |             or_ln590_1_fu_732             |    0    |    2    |
|          |             or_ln590_2_fu_752             |    0    |    2    |
|    or    |             or_ln590_3_fu_760             |    0    |    2    |
|          |             or_ln590_4_fu_768             |    0    |    2    |
|          |             or_ln590_5_fu_772             |    0    |    2    |
|          |             or_ln590_6_fu_776             |    0    |    2    |
|          |             or_ln590_7_fu_780             |    0    |    2    |
|----------|-------------------------------------------|---------|---------|
|          |           cmp53_read_read_fu_126          |    0    |    0    |
|          |       sub50_cast38_read_read_fu_132       |    0    |    0    |
|          |          cmp53_1_read_read_fu_138         |    0    |    0    |
|          |          cmp53_2_read_read_fu_144         |    0    |    0    |
|          |          cmp53_3_read_read_fu_150         |    0    |    0    |
|          |          cmp53_4_read_read_fu_156         |    0    |    0    |
|          |          cmp53_5_read_read_fu_162         |    0    |    0    |
|   read   |          cmp53_6_read_read_fu_168         |    0    |    0    |
|          |        icmp_ln576_read_read_fu_174        |    0    |    0    |
|          |         brmerge42_read_read_fu_180        |    0    |    0    |
|          |       trunc_ln571_1_read_read_fu_186      |    0    |    0    |
|          |  p_0_0_0_0_0_751_lcssa99_read_read_fu_192 |    0    |    0    |
|          | p_0_1_0_0_0_760_lcssa102_read_read_fu_198 |    0    |    0    |
|          | p_0_3_0_0_0_778_lcssa108_read_read_fu_204 |    0    |    0    |
|          | p_0_4_0_0_0_787_lcssa111_read_read_fu_210 |    0    |    0    |
|          |              grp_read_fu_216              |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   write  |          write_ln174_write_fu_222         |    0    |    0    |
|          |          write_ln174_write_fu_229         |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |                 grp_fu_576                |    0    |    0    |
|partselect|                 grp_fu_586                |    0    |    0    |
|          |                 grp_fu_596                |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   sext   |          sub50_cast38_cast_fu_663         |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   zext   |             zext_ln586_fu_707             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |             trunc_ln145_fu_728            |    0    |    0    |
|          |            trunc_ln145_4_fu_748           |    0    |    0    |
|          |            trunc_ln145_5_fu_756           |    0    |    0    |
|   trunc  |            trunc_ln145_8_fu_764           |    0    |    0    |
|          |           trunc_ln145_11_fu_784           |    0    |    0    |
|          |           trunc_ln145_14_fu_788           |    0    |    0    |
|          |           trunc_ln145_17_fu_792           |    0    |    0    |
|          |           trunc_ln145_20_fu_796           |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|bitconcatenate|             out_pix_Y_V_fu_800            |    0    |    0    |
|          |            out_pix_UV_V_fu_837            |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |    59   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    brmerge42_read_reg_988   |    1   |
|        cmp51_reg_996        |    1   |
|     cmp53_1_read_reg_953    |    1   |
|     cmp53_2_read_reg_958    |    1   |
|     cmp53_3_read_reg_963    |    1   |
|     cmp53_4_read_reg_968    |    1   |
|     cmp53_5_read_reg_973    |    1   |
|     cmp53_6_read_reg_978    |    1   |
|   icmp_ln576_read_reg_983   |    1   |
|      icmp_ln586_reg_992     |    1   |
|     or_ln590_1_reg_1016     |    1   |
|     or_ln590_2_reg_1045     |    1   |
|     or_ln590_3_reg_1054     |    1   |
|     or_ln590_4_reg_1063     |    1   |
|     or_ln590_5_reg_1067     |    1   |
|     or_ln590_6_reg_1071     |    1   |
|     or_ln590_7_reg_1075     |    1   |
|      or_ln590_reg_1007      |    1   |
|   p_0_0_0_0_0_743_reg_526   |    8   |
|   p_0_0_0_0_0_744_reg_485   |    8   |
|   p_0_0_0_0_0_745_reg_441   |    8   |
|   p_0_0_0_0_0_746_reg_397   |    8   |
|   p_0_0_0_0_0_747_reg_353   |    8   |
|   p_0_0_0_0_0_748_reg_309   |    8   |
|   p_0_0_0_0_0_749_reg_266   |    8   |
|p_0_0_0_0_0_750_load_reg_1020|    8   |
|   p_0_0_0_0_0_750_reg_925   |    8   |
|   p_0_0_0_0_0_751_reg_566   |    8   |
|   p_0_1_0_0_0_752_reg_516   |    8   |
|   p_0_1_0_0_0_753_reg_474   |    8   |
|   p_0_1_0_0_0_754_reg_430   |    8   |
|   p_0_1_0_0_0_755_reg_386   |    8   |
|   p_0_1_0_0_0_756_reg_342   |    8   |
|   p_0_1_0_0_0_757_reg_298   |    8   |
|   p_0_1_0_0_0_758_reg_256   |    8   |
|p_0_1_0_0_0_759_load_reg_1025|    8   |
|   p_0_1_0_0_0_759_reg_932   |    8   |
|   p_0_1_0_0_0_760_reg_556   |    8   |
|   p_0_3_0_0_0_770_reg_506   |    8   |
|   p_0_3_0_0_0_771_reg_463   |    8   |
|   p_0_3_0_0_0_772_reg_419   |    8   |
|   p_0_3_0_0_0_773_reg_375   |    8   |
|   p_0_3_0_0_0_774_reg_331   |    8   |
|   p_0_3_0_0_0_775_reg_287   |    8   |
|   p_0_3_0_0_0_776_reg_246   |    8   |
|p_0_3_0_0_0_777_load_reg_1030|    8   |
|   p_0_3_0_0_0_777_reg_939   |    8   |
|   p_0_3_0_0_0_778_reg_546   |    8   |
|   p_0_4_0_0_0_779_reg_496   |    8   |
|   p_0_4_0_0_0_780_reg_452   |    8   |
|   p_0_4_0_0_0_781_reg_408   |    8   |
|   p_0_4_0_0_0_782_reg_364   |    8   |
|   p_0_4_0_0_0_783_reg_320   |    8   |
|   p_0_4_0_0_0_784_reg_276   |    8   |
|   p_0_4_0_0_0_785_reg_236   |    8   |
|p_0_4_0_0_0_786_load_reg_1035|    8   |
|   p_0_4_0_0_0_786_reg_946   |    8   |
|   p_0_4_0_0_0_787_reg_536   |    8   |
|           reg_606           |    8   |
|           reg_612           |    8   |
|           reg_618           |    8   |
|           reg_624           |    8   |
|           reg_631           |    8   |
|           reg_638           |    8   |
|           reg_645           |    8   |
|           reg_651           |    8   |
|           reg_657           |    8   |
|        tmp_3_reg_1104       |    8   |
|   trunc_ln145_11_reg_1079   |    8   |
|   trunc_ln145_14_reg_1084   |    8   |
|   trunc_ln145_17_reg_1089   |    8   |
|   trunc_ln145_18_reg_1094   |    8   |
|   trunc_ln145_19_reg_1099   |    8   |
|   trunc_ln145_20_reg_1109   |    8   |
|    trunc_ln145_4_reg_1040   |    8   |
|    trunc_ln145_5_reg_1049   |    8   |
|    trunc_ln145_8_reg_1058   |    8   |
|     trunc_ln145_reg_1011    |    8   |
|          x_reg_918          |   12   |
+-----------------------------+--------+
|            Total            |   510  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   59   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   510  |    -   |
+-----------+--------+--------+
|   Total   |   510  |   59   |
+-----------+--------+--------+
