# compile verilog/system verilog design source files
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/sim/ila_0.v" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog dist_mem_gen_v8_0_10  "../../../MIPS31_2022.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS31_2022.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS31_2022.srcs/sources_1/new/ALU.v" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS31_2022.srcs/sources_1/new/RegFile.v" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS31_2022.srcs/sources_1/new/DMEM.v" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS31_2022.srcs/sources_1/new/IMEM.v" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS31_2022.srcs/sources_1/new/Controller.v" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS31_2022.srcs/sources_1/new/CPU.v" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS31_2022.srcs/sim_1/new/tb_cpu.v" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS31_2022.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
