# half--adder-verilog
Half Adder in Behavioral, Dataflow, and Structural Verilog
