#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar  4 23:14:16 2018
# Process ID: 19928
# Current directory: /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_3
# Command line: vivado
# Log file: /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_3/vivado.log
# Journal file: /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_3/mandelbrot_3.xpr
update_compile_order -fileset sources_1
save_project_as mandelbrot_4 /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4 -force
open_bd_design {/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets rgb_pData_1] [get_bd_ports rgb_pData]
set_property  ip_repo_paths  /home/trevor/mylab/Basys3/vivado-library-master [current_project]
update_ip_catalog
set_property  ip_repo_paths  {/home/trevor/mylab/Basys3/vivado-library-master /home/trevor/mylab/experiments/20180303-tmc-hls/hls/mandelbrot_frame} [current_project]
update_ip_catalog
open_bd_design {/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv tmc:hls:mandelbrot_frame:1.0 mandelbrot_frame_0
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_ap] [get_bd_pins mandelbrot_frame_0/ap_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1}] [get_bd_cells v_axi4s_vid_out_0]
set_property location {4 1195 -124} [get_bd_cells v_axi4s_vid_out_0]
connect_bd_intf_net [get_bd_intf_pins mandelbrot_frame_0/video_out] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
delete_bd_objs [get_bd_nets rgb2vga_0_vga_pRed] [get_bd_nets rgb2vga_0_vga_pGreen] [get_bd_nets rgb2vga_0_vga_pBlue] [get_bd_nets rgb2vga_0_vga_pHSync] [get_bd_nets rgb2vga_0_vga_pVSync] [get_bd_nets v_tc_0_active_video_out] [get_bd_nets v_tc_0_hsync_out] [get_bd_nets v_tc_0_vsync_out] [get_bd_cells rgb2vga_0]
connect_bd_intf_net [get_bd_intf_pins v_tc_0/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]
connect_bd_net [get_bd_pins clk_wiz_0/clk_ap] [get_bd_pins v_axi4s_vid_out_0/aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_vid] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk]
delete_bd_objs [get_bd_nets gen_clken_1]
delete_bd_objs [get_bd_ports gen_clken]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vtg_ce] [get_bd_pins v_tc_0/gen_clken]
regenerate_bd_layout
delete_bd_objs [get_bd_ports vga_pBlue]
delete_bd_objs [get_bd_ports vga_pGreen]
delete_bd_objs [get_bd_ports vga_pRed]
delete_bd_objs [get_bd_ports vga_pHSync]
delete_bd_objs [get_bd_ports vga_pVSync]
connect_bd_net [get_bd_ports clken] [get_bd_pins v_axi4s_vid_out_0/aclken]
disconnect_bd_net /clk_wiz_0_clk_vid [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_vid] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk]
connect_bd_net [get_bd_ports clken] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_ce]
regenerate_bd_layout
connect_bd_net [get_bd_ports clken] [get_bd_pins mandelbrot_frame_0/ap_start]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:vid_io_rtl:1.0 vid_io_out
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out] [get_bd_intf_ports vid_io_out]
endgroup
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.vertical_blank_generation {true} CONFIG.horizontal_blank_generation {true}] [get_bd_cells v_tc_0]
endgroup
validate_bd_design
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins mandelbrot_frame_0/ap_rst_n]
regenerate_bd_layout
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv tmc:hls:mandelbrot_frame:1.0 [get_ips  design_1_mandelbrot_frame_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_mandelbrot_frame_0_0] -no_script -sync -force -quiet
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_mandelbrot_frame_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_axi4s_vid_out_0_0] }
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_v_tc_0_0_synth_1 design_1_mandelbrot_frame_0_0_synth_1 design_1_v_axi4s_vid_out_0_0_synth_1}
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv tmc:hls:mandelbrot_frame:1.0 [get_ips  design_1_mandelbrot_frame_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_mandelbrot_frame_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_mandelbrot_frame_0_0] }
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_mandelbrot_frame_0_0_synth_1
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
reset_run design_1_mandelbrot_frame_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
