<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/CPU_6502/impl/gwsynthesis/CPU_6502.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/CPU_6502/src/cpu_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/CPU_6502/src/cpu_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu May 30 00:43:34 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>842</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>608</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>125.481(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>65.572(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>984.750</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.019</td>
<td>15.280</td>
</tr>
<tr>
<td>2</td>
<td>984.810</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.010</td>
<td>15.136</td>
</tr>
<tr>
<td>3</td>
<td>985.178</td>
<td>RDY_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>14.761</td>
</tr>
<tr>
<td>4</td>
<td>985.640</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>AB[10]_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.005</td>
<td>14.301</td>
</tr>
<tr>
<td>5</td>
<td>985.822</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>14.080</td>
</tr>
<tr>
<td>6</td>
<td>985.825</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>AB[2]_LUT3_F_I0_LUT3_I0_I1_LUT4_F_I3_LUT3_F_I1_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>14.111</td>
</tr>
<tr>
<td>7</td>
<td>985.872</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>AB[9]_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>14.055</td>
</tr>
<tr>
<td>8</td>
<td>985.872</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>14.055</td>
</tr>
<tr>
<td>9</td>
<td>985.938</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>14.012</td>
</tr>
<tr>
<td>10</td>
<td>985.978</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.002</td>
<td>13.956</td>
</tr>
<tr>
<td>11</td>
<td>986.015</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>13.912</td>
</tr>
<tr>
<td>12</td>
<td>986.169</td>
<td>RDY_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_F_DFFC_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.060</td>
<td>13.672</td>
</tr>
<tr>
<td>13</td>
<td>986.190</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>AB[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>13.735</td>
</tr>
<tr>
<td>14</td>
<td>986.232</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>AB[13]_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>13.670</td>
</tr>
<tr>
<td>15</td>
<td>986.232</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>13.670</td>
</tr>
<tr>
<td>16</td>
<td>986.376</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.002</td>
<td>13.558</td>
</tr>
<tr>
<td>17</td>
<td>986.537</td>
<td>RDY_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFC_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.020</td>
<td>13.419</td>
</tr>
<tr>
<td>18</td>
<td>986.583</td>
<td>RDY_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1_F_DFFC_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>13.282</td>
</tr>
<tr>
<td>19</td>
<td>986.656</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>AB[14]_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.002</td>
<td>13.352</td>
</tr>
<tr>
<td>20</td>
<td>986.711</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>AB[6]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>13.213</td>
</tr>
<tr>
<td>21</td>
<td>986.838</td>
<td>RDY_DFFE_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>13.035</td>
</tr>
<tr>
<td>22</td>
<td>986.918</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>AB[5]_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.002</td>
<td>13.016</td>
</tr>
<tr>
<td>23</td>
<td>986.923</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>AB[4]_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.002</td>
<td>13.011</td>
</tr>
<tr>
<td>24</td>
<td>987.034</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.004</td>
<td>12.898</td>
</tr>
<tr>
<td>25</td>
<td>987.253</td>
<td>RDY_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.041</td>
<td>12.607</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q/Q</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.335</td>
<td>stimIn[1][3]_DFFE_Q/Q</td>
<td>DI[3]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>3</td>
<td>0.370</td>
<td>stimIn[0][3]_DFFE_Q/Q</td>
<td>RDY_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>4</td>
<td>0.385</td>
<td>stimIn[1][1]_DFFE_Q/Q</td>
<td>DI[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
<tr>
<td>5</td>
<td>0.417</td>
<td>stimIn[0][0]_DFFE_Q/Q</td>
<td>reset_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.430</td>
</tr>
<tr>
<td>6</td>
<td>0.436</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT2_I1_F_DFFC_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.461</td>
</tr>
<tr>
<td>7</td>
<td>0.456</td>
<td>DI[6]_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.508</td>
</tr>
<tr>
<td>8</td>
<td>0.471</td>
<td>stimIn[1][0]_DFFE_Q/Q</td>
<td>DI[0]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.479</td>
</tr>
<tr>
<td>9</td>
<td>0.472</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.498</td>
</tr>
<tr>
<td>10</td>
<td>0.476</td>
<td>stimIn[0][2]_DFFE_Q/Q</td>
<td>NMI_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.479</td>
</tr>
<tr>
<td>11</td>
<td>0.537</td>
<td>DI[4]_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.585</td>
</tr>
<tr>
<td>12</td>
<td>0.539</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_DFFCE_D/Q</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.466</td>
</tr>
<tr>
<td>13</td>
<td>0.553</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/Q</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>14</td>
<td>0.570</td>
<td>DI[2]_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.626</td>
</tr>
<tr>
<td>15</td>
<td>0.580</td>
<td>u_cpu.IRHOLD[5]_DFFE_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.603</td>
</tr>
<tr>
<td>16</td>
<td>0.590</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q/Q</td>
<td>vectOut[3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.668</td>
</tr>
<tr>
<td>17</td>
<td>0.593</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/Q</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.618</td>
</tr>
<tr>
<td>18</td>
<td>0.610</td>
<td>stimIn[0][1]_DFFE_Q/Q</td>
<td>IRQ_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.609</td>
</tr>
<tr>
<td>19</td>
<td>0.631</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.658</td>
</tr>
<tr>
<td>20</td>
<td>0.636</td>
<td>AB[5]_LUT4_F_I0_DFFCE_Q/Q</td>
<td>vectOut[2][5]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.013</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.649</td>
<td>DI[4]_DFFE_Q/Q</td>
<td>u_cpu.IRHOLD[4]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.682</td>
</tr>
<tr>
<td>22</td>
<td>0.655</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/Q</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.680</td>
</tr>
<tr>
<td>23</td>
<td>0.662</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/Q</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.687</td>
</tr>
<tr>
<td>24</td>
<td>0.662</td>
<td>DI[3]_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[3]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.722</td>
</tr>
<tr>
<td>25</td>
<td>0.675</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_I3_LUT4_F_I2_LUT2_I0_F_DFFCE_D/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_LUT4_I0_I1_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.694</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>996.922</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.026</td>
<td>2.670</td>
</tr>
<tr>
<td>2</td>
<td>996.922</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][2]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.028</td>
<td>2.667</td>
</tr>
<tr>
<td>3</td>
<td>996.922</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][2]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.028</td>
<td>2.667</td>
</tr>
<tr>
<td>4</td>
<td>996.922</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.028</td>
<td>2.667</td>
</tr>
<tr>
<td>5</td>
<td>996.923</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I0_I3_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.033</td>
<td>2.662</td>
</tr>
<tr>
<td>6</td>
<td>996.923</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.033</td>
<td>2.662</td>
</tr>
<tr>
<td>7</td>
<td>996.923</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.033</td>
<td>2.662</td>
</tr>
<tr>
<td>8</td>
<td>996.923</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.033</td>
<td>2.662</td>
</tr>
<tr>
<td>9</td>
<td>996.923</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[8]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.033</td>
<td>2.662</td>
</tr>
<tr>
<td>10</td>
<td>996.923</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.659</td>
</tr>
<tr>
<td>11</td>
<td>996.923</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.659</td>
</tr>
<tr>
<td>12</td>
<td>996.923</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[7]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.659</td>
</tr>
<tr>
<td>13</td>
<td>996.923</td>
<td>reset_DFFE_Q/Q</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.659</td>
</tr>
<tr>
<td>14</td>
<td>996.923</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[2]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.659</td>
</tr>
<tr>
<td>15</td>
<td>996.923</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[2]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.659</td>
</tr>
<tr>
<td>16</td>
<td>996.923</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.659</td>
</tr>
<tr>
<td>17</td>
<td>996.923</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.659</td>
</tr>
<tr>
<td>18</td>
<td>996.923</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.659</td>
</tr>
<tr>
<td>19</td>
<td>996.925</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.068</td>
<td>2.624</td>
</tr>
<tr>
<td>20</td>
<td>996.925</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[13]_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.068</td>
<td>2.624</td>
</tr>
<tr>
<td>21</td>
<td>996.925</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.068</td>
<td>2.624</td>
</tr>
<tr>
<td>22</td>
<td>996.925</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_1_F_LUT2_I1_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.074</td>
<td>2.618</td>
</tr>
<tr>
<td>23</td>
<td>996.925</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_1_F_LUT2_I1_1_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.074</td>
<td>2.618</td>
</tr>
<tr>
<td>24</td>
<td>996.928</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>2.652</td>
</tr>
<tr>
<td>25</td>
<td>996.928</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>2.652</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.175</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.027</td>
<td>1.130</td>
</tr>
<tr>
<td>2</td>
<td>1.179</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT2_I0_I1_LUT4_I2_1_I3_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>1.144</td>
</tr>
<tr>
<td>3</td>
<td>1.179</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.149</td>
</tr>
<tr>
<td>4</td>
<td>1.182</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.159</td>
</tr>
<tr>
<td>5</td>
<td>1.183</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_I3_MUX2_LUT5_O_I0_LUT3_F_I0_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>1.154</td>
</tr>
<tr>
<td>6</td>
<td>1.183</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>1.154</td>
</tr>
<tr>
<td>7</td>
<td>1.183</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>1.154</td>
</tr>
<tr>
<td>8</td>
<td>1.183</td>
<td>reset_DFFE_Q/Q</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>1.154</td>
</tr>
<tr>
<td>9</td>
<td>1.183</td>
<td>reset_DFFE_Q/Q</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>1.154</td>
</tr>
<tr>
<td>10</td>
<td>1.183</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>1.154</td>
</tr>
<tr>
<td>11</td>
<td>1.183</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[11]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>1.154</td>
</tr>
<tr>
<td>12</td>
<td>1.183</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1_F_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>1.144</td>
</tr>
<tr>
<td>13</td>
<td>1.183</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>1.144</td>
</tr>
<tr>
<td>14</td>
<td>1.183</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>1.144</td>
</tr>
<tr>
<td>15</td>
<td>1.183</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>1.144</td>
</tr>
<tr>
<td>16</td>
<td>1.183</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[2]_LUT3_F_I0_LUT3_I0_I1_LUT4_F_I3_LUT3_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>1.144</td>
</tr>
<tr>
<td>17</td>
<td>1.183</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_F_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.035</td>
<td>1.130</td>
</tr>
<tr>
<td>18</td>
<td>1.183</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>1.149</td>
</tr>
<tr>
<td>19</td>
<td>1.183</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_I2_LUT4_F_I0_DFFPE_Q/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.035</td>
<td>1.130</td>
</tr>
<tr>
<td>20</td>
<td>1.186</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.159</td>
</tr>
<tr>
<td>21</td>
<td>1.186</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_LUT4_I0_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>1.166</td>
</tr>
<tr>
<td>22</td>
<td>1.186</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>1.166</td>
</tr>
<tr>
<td>23</td>
<td>1.186</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_F_MUX2_LUT5_S0_O_LUT4_I2_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.159</td>
</tr>
<tr>
<td>24</td>
<td>1.186</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.161</td>
</tr>
<tr>
<td>25</td>
<td>1.186</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.161</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.882</td>
<td>499.132</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][0]_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.882</td>
<td>499.132</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[1][0]_DFFE_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.886</td>
<td>499.136</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[3]_DFFE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.888</td>
<td>499.138</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][3]_DFFE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.888</td>
<td>499.138</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>DI[4]_DFFE_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.888</td>
<td>499.138</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.889</td>
<td>499.139</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[1][0]_DFFE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.889</td>
<td>499.139</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.889</td>
<td>499.139</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.259</td>
<td>2.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_LUT3_I1_2/I2</td>
</tr>
<tr>
<td>10.720</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R6C31[0][B]</td>
<td style=" background: #97FFFF;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_LUT3_I1_2/F</td>
</tr>
<tr>
<td>11.755</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O_S0_LUT3_F/I1</td>
</tr>
<tr>
<td>12.282</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>12.764</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[3][B]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>13.017</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>14.159</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>14.412</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>14.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>14.513</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>14.614</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>15.577</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT2_F_I1_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>15.829</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_LUT2_F_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>16.632</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[3][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT2_F_I1_LUT4_I3/I3</td>
</tr>
<tr>
<td>17.153</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C29[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_LUT2_F_I1_LUT4_I3/F</td>
</tr>
<tr>
<td>17.153</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[3][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>17.289</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C29[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>17.292</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[3][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[3][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1002.041</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C29[3][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.564, 23.323%; route: 11.348, 74.271%; tC2Q: 0.368, 2.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.958</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.259</td>
<td>2.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_LUT3_I1_2/I2</td>
</tr>
<tr>
<td>10.720</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R6C31[0][B]</td>
<td style=" background: #97FFFF;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_LUT3_I1_2/F</td>
</tr>
<tr>
<td>11.755</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O_S0_LUT3_F/I1</td>
</tr>
<tr>
<td>12.282</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>12.764</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[3][B]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>13.017</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>14.159</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>14.412</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>14.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>14.513</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>14.614</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>15.577</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT2_F_I1_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>15.829</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_LUT2_F_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>16.632</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT2_F/I1</td>
</tr>
<tr>
<td>17.148</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_LUT2_F/F</td>
</tr>
<tr>
<td>17.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C28[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.423, 22.612%; route: 11.346, 74.960%; tC2Q: 0.368, 2.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.987</td>
</tr>
<tr>
<td class="label">From</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.048</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[2][A]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.431</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>117</td>
<td>R2C47[2][A]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.562</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>u_cpu.DIMUX[1]_LUT3_F/I1</td>
</tr>
<tr>
<td>5.088</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R6C28[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_LUT3_F/F</td>
</tr>
<tr>
<td>8.993</td>
<td>3.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[3][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0/I2</td>
</tr>
<tr>
<td>9.491</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C48[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[1][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I0/I0</td>
</tr>
<tr>
<td>10.146</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R7C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I0/F</td>
</tr>
<tr>
<td>11.046</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F_I3_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>11.543</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F_I3_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>11.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>11.679</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.423</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>12.949</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F/F</td>
</tr>
<tr>
<td>12.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0/I1</td>
</tr>
<tr>
<td>13.086</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C45[2][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>13.976</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0/I1</td>
</tr>
<tr>
<td>14.492</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C44[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0/F</td>
</tr>
<tr>
<td>15.194</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1/I2</td>
</tr>
<tr>
<td>15.721</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1/F</td>
</tr>
<tr>
<td>16.554</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>16.807</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>16.809</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>1001.977</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td>1001.987</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.323%; route: 1.366, 66.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.878, 26.268%; route: 10.501, 71.141%; tC2Q: 0.382, 2.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[10]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.089</td>
<td>2.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>10.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.744</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.227</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.479</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C42[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.369</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/I2</td>
</tr>
<tr>
<td>12.867</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/F</td>
</tr>
<tr>
<td>12.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>13.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/I0</td>
</tr>
<tr>
<td>13.089</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.699</td>
<td>1.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_F_LUT4_I2_1/I3</td>
</tr>
<tr>
<td>15.225</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_F_LUT4_I2_1/F</td>
</tr>
<tr>
<td>15.605</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>AB[10]_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.858</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td style=" background: #97FFFF;">AB[10]_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.050</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>AB[10]_LUT4_F_I0_DFFCE_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>16.313</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td style=" background: #97FFFF;">AB[10]_LUT4_F_I0_DFFCE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>16.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td style=" font-weight:bold;">AB[10]_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>AB[10]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>AB[10]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.488, 24.387%; route: 10.446, 73.044%; tC2Q: 0.368, 2.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.089</td>
<td>2.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>10.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.744</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.227</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.479</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C42[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.369</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/I2</td>
</tr>
<tr>
<td>12.867</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/F</td>
</tr>
<tr>
<td>12.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>13.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/I0</td>
</tr>
<tr>
<td>13.089</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.097</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>AB[10]_LUT4_F_I0_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I0_O_LUT4_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>14.349</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">AB[10]_LUT4_F_I0_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I0_O_LUT4_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>15.220</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[3][A]</td>
<td>AB[15]_LUT3_F_I0_LUT4_I0_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.473</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C38[3][A]</td>
<td style=" background: #97FFFF;">AB[15]_LUT3_F_I0_LUT4_I0_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.630</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>AB[15]_LUT3_F_I0_LUT4_I0/I3</td>
</tr>
<tr>
<td>16.092</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">AB[15]_LUT3_F_I0_LUT4_I0/F</td>
</tr>
<tr>
<td>16.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">AB[15]_LUT3_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.914</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.413, 24.237%; route: 10.300, 73.153%; tC2Q: 0.368, 2.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[2]_LUT3_F_I0_LUT3_I0_I1_LUT4_F_I3_LUT3_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.259</td>
<td>2.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_LUT3_I1_2/I2</td>
</tr>
<tr>
<td>10.720</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R6C31[0][B]</td>
<td style=" background: #97FFFF;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_LUT3_I1_2/F</td>
</tr>
<tr>
<td>11.755</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O_S0_LUT3_F/I1</td>
</tr>
<tr>
<td>12.282</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>12.764</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[3][B]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>13.017</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>14.159</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>14.412</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>14.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>14.498</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>14.584</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>16.123</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">AB[2]_LUT3_F_I0_LUT3_I0_I1_LUT4_F_I3_LUT3_F_I1_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>AB[2]_LUT3_F_I0_LUT3_I0_I1_LUT4_F_I3_LUT3_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.948</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>AB[2]_LUT3_F_I0_LUT3_I0_I1_LUT4_F_I3_LUT3_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.624, 18.594%; route: 11.120, 78.802%; tC2Q: 0.368, 2.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[9]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.089</td>
<td>2.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>10.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.744</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.227</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.479</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C42[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.369</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/I2</td>
</tr>
<tr>
<td>12.867</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/F</td>
</tr>
<tr>
<td>12.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>13.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/I0</td>
</tr>
<tr>
<td>13.089</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.699</td>
<td>1.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_F_LUT4_I2_1/I3</td>
</tr>
<tr>
<td>15.225</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_F_LUT4_I2_1/F</td>
</tr>
<tr>
<td>15.605</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>AB[9]_LUT4_F_I0_DFFCE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>16.067</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">AB[9]_LUT4_F_I0_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td style=" font-weight:bold;">AB[9]_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>AB[9]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>AB[9]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.434, 24.431%; route: 10.253, 72.954%; tC2Q: 0.368, 2.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.089</td>
<td>2.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>10.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.744</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.227</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.479</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C42[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.369</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/I2</td>
</tr>
<tr>
<td>12.867</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/F</td>
</tr>
<tr>
<td>12.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>13.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/I0</td>
</tr>
<tr>
<td>13.089</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.699</td>
<td>1.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_F_LUT4_I2_1/I3</td>
</tr>
<tr>
<td>15.225</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_F_LUT4_I2_1/F</td>
</tr>
<tr>
<td>15.605</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>16.067</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I0_DFFCE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.434, 24.431%; route: 10.253, 72.954%; tC2Q: 0.368, 2.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.259</td>
<td>2.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_LUT3_I1_2/I2</td>
</tr>
<tr>
<td>10.720</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R6C31[0][B]</td>
<td style=" background: #97FFFF;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_LUT3_I1_2/F</td>
</tr>
<tr>
<td>11.755</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O_S0_LUT3_F/I1</td>
</tr>
<tr>
<td>12.282</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>12.764</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[3][B]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>13.017</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>14.159</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>14.412</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>14.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>14.513</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>14.614</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>15.469</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>15.732</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>15.734</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT3_F/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[2]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.962</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.206, 22.882%; route: 10.438, 74.495%; tC2Q: 0.368, 2.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.259</td>
<td>2.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_LUT3_I1_2/I2</td>
</tr>
<tr>
<td>10.720</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R6C31[0][B]</td>
<td style=" background: #97FFFF;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_LUT3_I1_2/F</td>
</tr>
<tr>
<td>11.755</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O_S0_LUT3_F/I1</td>
</tr>
<tr>
<td>12.282</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>12.764</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[3][B]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>13.017</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>14.159</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>14.412</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>14.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>14.513</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>14.614</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>15.507</td>
<td>0.893</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_LUT2_F/I1</td>
</tr>
<tr>
<td>15.968</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[0]_LUT2_F/F</td>
</tr>
<tr>
<td>15.968</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[0]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[2][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.115, 22.320%; route: 10.473, 75.046%; tC2Q: 0.368, 2.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.259</td>
<td>2.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_LUT3_I1_2/I2</td>
</tr>
<tr>
<td>10.720</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R6C31[0][B]</td>
<td style=" background: #97FFFF;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_LUT3_I1_2/F</td>
</tr>
<tr>
<td>11.755</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O_S0_LUT3_F/I1</td>
</tr>
<tr>
<td>12.282</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>12.764</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[3][B]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>13.017</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>14.159</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>14.412</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>14.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>14.513</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>14.614</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>15.662</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.924</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[1]_LUT4_F/F</td>
</tr>
<tr>
<td>15.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[1]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.916, 20.962%; route: 10.628, 76.397%; tC2Q: 0.368, 2.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.048</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[2][A]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.431</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>117</td>
<td>R2C47[2][A]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.562</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>u_cpu.DIMUX[1]_LUT3_F/I1</td>
</tr>
<tr>
<td>5.088</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R6C28[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_LUT3_F/F</td>
</tr>
<tr>
<td>8.993</td>
<td>3.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[3][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0/I2</td>
</tr>
<tr>
<td>9.491</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C48[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[1][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I0/I0</td>
</tr>
<tr>
<td>10.146</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R7C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I0/F</td>
</tr>
<tr>
<td>11.046</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F_I3_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>11.543</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F_I3_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>11.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>11.679</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.423</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>12.949</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F/F</td>
</tr>
<tr>
<td>12.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0/I1</td>
</tr>
<tr>
<td>13.086</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C45[2][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>13.976</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0/I1</td>
</tr>
<tr>
<td>14.492</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C44[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0/F</td>
</tr>
<tr>
<td>15.194</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2/I2</td>
</tr>
<tr>
<td>15.721</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2/F</td>
</tr>
<tr>
<td>15.721</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td>1001.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.323%; route: 1.366, 66.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.625, 26.513%; route: 9.665, 70.689%; tC2Q: 0.382, 2.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.089</td>
<td>2.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>10.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.744</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.227</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.479</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C42[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.369</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/I2</td>
</tr>
<tr>
<td>12.867</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/F</td>
</tr>
<tr>
<td>12.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>13.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/I0</td>
</tr>
<tr>
<td>13.089</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.699</td>
<td>1.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_F_LUT4_I2_1/I3</td>
</tr>
<tr>
<td>15.225</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_F_LUT4_I2_1/F</td>
</tr>
<tr>
<td>15.230</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>AB[7]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT2_I0/I1</td>
</tr>
<tr>
<td>15.747</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">AB[7]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT2_I0/F</td>
</tr>
<tr>
<td>15.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" font-weight:bold;">AB[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>AB[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>AB[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.489, 25.401%; route: 9.878, 71.923%; tC2Q: 0.368, 2.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[13]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.089</td>
<td>2.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>10.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.744</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.227</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.479</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C42[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.369</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/I2</td>
</tr>
<tr>
<td>12.867</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/F</td>
</tr>
<tr>
<td>12.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>13.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/I0</td>
</tr>
<tr>
<td>13.089</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.097</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>AB[10]_LUT4_F_I0_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I0_O_LUT4_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>14.349</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">AB[10]_LUT4_F_I0_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I0_O_LUT4_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>15.220</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>AB[13]_LUT4_F_I0_DFFCE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>15.682</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" background: #97FFFF;">AB[13]_LUT4_F_I0_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">AB[13]_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>AB[13]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.914</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>AB[13]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.160, 23.117%; route: 10.142, 74.195%; tC2Q: 0.368, 2.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.089</td>
<td>2.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>10.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.744</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.227</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.479</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C42[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.369</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/I2</td>
</tr>
<tr>
<td>12.867</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/F</td>
</tr>
<tr>
<td>12.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>13.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/I0</td>
</tr>
<tr>
<td>13.089</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.097</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>AB[10]_LUT4_F_I0_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I0_O_LUT4_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>14.349</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">AB[10]_LUT4_F_I0_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I0_O_LUT4_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>15.220</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>15.682</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td style=" background: #97FFFF;">AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td style=" font-weight:bold;">AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.914</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.160, 23.117%; route: 10.142, 74.195%; tC2Q: 0.368, 2.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.089</td>
<td>2.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>10.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.744</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.227</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.479</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C42[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.369</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/I2</td>
</tr>
<tr>
<td>12.867</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/F</td>
</tr>
<tr>
<td>12.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>13.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/I0</td>
</tr>
<tr>
<td>13.089</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.097</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>AB[10]_LUT4_F_I0_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I0_O_LUT4_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>14.349</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">AB[10]_LUT4_F_I0_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I0_O_LUT4_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>15.109</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>15.570</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_DFFCE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.160, 23.307%; route: 10.031, 73.983%; tC2Q: 0.368, 2.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.048</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[2][A]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.431</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>117</td>
<td>R2C47[2][A]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.562</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>u_cpu.DIMUX[1]_LUT3_F/I1</td>
</tr>
<tr>
<td>5.088</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R6C28[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_LUT3_F/F</td>
</tr>
<tr>
<td>8.993</td>
<td>3.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[3][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0/I2</td>
</tr>
<tr>
<td>9.491</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C48[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[1][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I0/I0</td>
</tr>
<tr>
<td>10.146</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R7C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I0/F</td>
</tr>
<tr>
<td>11.046</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F_I3_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>11.543</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F_I3_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>11.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>11.679</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.423</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>12.949</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F/F</td>
</tr>
<tr>
<td>12.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0/I1</td>
</tr>
<tr>
<td>13.086</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C45[2][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>13.976</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0/I1</td>
</tr>
<tr>
<td>14.492</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C44[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0/F</td>
</tr>
<tr>
<td>14.632</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>14.884</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>15.212</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>15.464</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>15.467</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.028</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.993</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFC_D</td>
</tr>
<tr>
<td>1002.003</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.323%; route: 1.366, 66.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.604, 26.856%; route: 9.433, 70.293%; tC2Q: 0.382, 2.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.647%; route: 1.346, 66.353%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.048</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[2][A]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.431</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>117</td>
<td>R2C47[2][A]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.567</td>
<td>2.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td>u_cpu.DIMUX[7]_LUT3_F/I1</td>
</tr>
<tr>
<td>5.083</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[7]_LUT3_F/F</td>
</tr>
<tr>
<td>7.466</td>
<td>2.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C48[0][B]</td>
<td>u_cpu.IR[7]_LUT4_F/I2</td>
</tr>
<tr>
<td>7.992</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C48[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IR[7]_LUT4_F/F</td>
</tr>
<tr>
<td>9.689</td>
<td>1.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>10.216</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C47[2][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>10.722</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_I2_LUT2_F_I0_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.183</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_I2_LUT2_F_I0_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.259</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C47[1][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>12.522</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C47[1][A]</td>
<td style=" background: #97FFFF;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>13.081</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[3][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT4_I3/I3</td>
</tr>
<tr>
<td>13.371</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R6C45[3][B]</td>
<td style=" background: #97FFFF;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT4_I3/F</td>
</tr>
<tr>
<td>13.381</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C45[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I1_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>13.907</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C45[2][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I1_I2_LUT3_F/F</td>
</tr>
<tr>
<td>14.392</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>14.644</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.804</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1/I2</td>
</tr>
<tr>
<td>15.331</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.977</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1_F_DFFC_D</td>
</tr>
<tr>
<td>1001.913</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C45[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.323%; route: 1.366, 66.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.887, 29.268%; route: 9.012, 67.852%; tC2Q: 0.382, 2.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.020</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[14]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.089</td>
<td>2.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>10.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.744</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.227</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.479</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C42[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.369</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/I2</td>
</tr>
<tr>
<td>12.867</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/F</td>
</tr>
<tr>
<td>12.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>13.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/I0</td>
</tr>
<tr>
<td>13.089</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.097</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>AB[10]_LUT4_F_I0_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I0_O_LUT4_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>14.349</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">AB[10]_LUT4_F_I0_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I0_O_LUT4_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>15.109</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>AB[14]_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.362</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">AB[14]_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.364</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" font-weight:bold;">AB[14]_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>AB[14]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1002.020</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>AB[14]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.951, 22.103%; route: 10.033, 75.145%; tC2Q: 0.368, 2.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.089</td>
<td>2.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>10.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.744</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.227</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.479</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C42[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.369</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/I2</td>
</tr>
<tr>
<td>12.867</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/F</td>
</tr>
<tr>
<td>12.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>13.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/I0</td>
</tr>
<tr>
<td>13.089</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.699</td>
<td>1.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_F_LUT4_I2/I3</td>
</tr>
<tr>
<td>15.225</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_F_LUT4_I2/F</td>
</tr>
<tr>
<td>15.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" font-weight:bold;">AB[6]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>AB[6]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>AB[6]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.973, 22.496%; route: 9.873, 74.723%; tC2Q: 0.368, 2.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.048</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[2][A]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.431</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>117</td>
<td>R2C47[2][A]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.567</td>
<td>2.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td>u_cpu.DIMUX[7]_LUT3_F/I1</td>
</tr>
<tr>
<td>5.083</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[7]_LUT3_F/F</td>
</tr>
<tr>
<td>7.466</td>
<td>2.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C48[0][B]</td>
<td>u_cpu.IR[7]_LUT4_F/I2</td>
</tr>
<tr>
<td>7.992</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C48[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IR[7]_LUT4_F/F</td>
</tr>
<tr>
<td>9.689</td>
<td>1.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>10.216</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C47[2][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_I2_LUT4_F_I3_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>10.722</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_I2_LUT2_F_I0_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.183</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_I2_LUT2_F_I0_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.259</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C47[1][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>12.522</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C47[1][A]</td>
<td style=" background: #97FFFF;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.529</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C47[1][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>12.792</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C47[1][B]</td>
<td style=" background: #97FFFF;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>13.314</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2/I2</td>
</tr>
<tr>
<td>13.841</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C48[1][B]</td>
<td style=" background: #97FFFF;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2/F</td>
</tr>
<tr>
<td>15.083</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.921</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.323%; route: 1.366, 66.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.081, 23.638%; route: 9.571, 73.427%; tC2Q: 0.382, 2.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.798%; route: 1.337, 66.202%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[5]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.089</td>
<td>2.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>10.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.744</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.227</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.479</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C42[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.369</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/I2</td>
</tr>
<tr>
<td>12.867</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/F</td>
</tr>
<tr>
<td>12.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>13.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/I0</td>
</tr>
<tr>
<td>13.089</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.507</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[3][A]</td>
<td>AB[5]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I3_F_MUX2_LUT5_I0_O_LUT3_I0/I2</td>
</tr>
<tr>
<td>15.028</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[3][A]</td>
<td style=" background: #97FFFF;">AB[5]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I3_F_MUX2_LUT5_I0_O_LUT3_I0/F</td>
</tr>
<tr>
<td>15.028</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[3][A]</td>
<td style=" font-weight:bold;">AB[5]_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[3][A]</td>
<td>AB[5]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[3][A]</td>
<td>AB[5]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.968, 22.799%; route: 9.681, 74.378%; tC2Q: 0.368, 2.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[4]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.089</td>
<td>2.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>10.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.744</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.227</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.479</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C42[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.369</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/I2</td>
</tr>
<tr>
<td>12.867</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0/F</td>
</tr>
<tr>
<td>12.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT4_I0_I2_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>13.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/I0</td>
</tr>
<tr>
<td>13.089</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.507</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0_O_LUT2_I1/I1</td>
</tr>
<tr>
<td>15.023</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT6_S0_O_LUT2_I1/F</td>
</tr>
<tr>
<td>15.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" font-weight:bold;">AB[4]_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td>AB[4]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[2][A]</td>
<td>AB[4]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 22.769%; route: 9.681, 74.406%; tC2Q: 0.368, 2.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.813</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>10.259</td>
<td>2.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_LUT3_I1_2/I2</td>
</tr>
<tr>
<td>10.720</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R6C31[0][B]</td>
<td style=" background: #97FFFF;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_LUT3_I1_2/F</td>
</tr>
<tr>
<td>11.755</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O_S0_LUT3_F/I1</td>
</tr>
<tr>
<td>12.282</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>12.764</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[3][B]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>13.017</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>14.184</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT3_F_I2_LUT4_F/I2</td>
</tr>
<tr>
<td>14.645</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>14.648</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.910</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT3_F/F</td>
</tr>
<tr>
<td>14.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[2][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_l[3]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C39[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.923, 22.658%; route: 9.608, 74.493%; tC2Q: 0.368, 2.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.048</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[2][A]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.431</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>117</td>
<td>R2C47[2][A]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.562</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>u_cpu.DIMUX[1]_LUT3_F/I1</td>
</tr>
<tr>
<td>5.088</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R6C28[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_LUT3_F/F</td>
</tr>
<tr>
<td>8.993</td>
<td>3.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[3][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0/I2</td>
</tr>
<tr>
<td>9.491</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C48[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0/F</td>
</tr>
<tr>
<td>9.688</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I0_1/I0</td>
</tr>
<tr>
<td>10.204</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I0_1/F</td>
</tr>
<tr>
<td>11.034</td>
<td>0.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT2_I0_I1_LUT4_I2_1_I3_LUT4_I2_I0_LUT2_I0/I1</td>
</tr>
<tr>
<td>11.561</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R9C48[0][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT2_I0_I1_LUT4_I2_1_I3_LUT4_I2_I0_LUT2_I0/F</td>
</tr>
<tr>
<td>12.471</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_I3_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>12.733</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C46[1][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_I3_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>12.873</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>13.136</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C46[1][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_I3_LUT4_F/F</td>
</tr>
<tr>
<td>13.466</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1/I3</td>
</tr>
<tr>
<td>13.982</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1/F</td>
</tr>
<tr>
<td>14.139</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3/I3</td>
</tr>
<tr>
<td>14.656</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3/F</td>
</tr>
<tr>
<td>14.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td>1001.909</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C43[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.323%; route: 1.366, 66.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.624, 28.743%; route: 8.601, 68.223%; tC2Q: 0.382, 3.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">AB[15]_LUT3_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.298</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>AB[15]_LUT3_F_I0_LUT4_I0/I0</td>
</tr>
<tr>
<td>1.451</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">AB[15]_LUT3_F_I0_LUT4_I0/F</td>
</tr>
<tr>
<td>1.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">AB[15]_LUT3_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[3][A]</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C31[3][A]</td>
<td style=" font-weight:bold;">stimIn[1][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" font-weight:bold;">DI[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td>DI[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C31[0][A]</td>
<td>DI[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[0][A]</td>
<td>stimIn[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C47[0][A]</td>
<td style=" font-weight:bold;">stimIn[0][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.575</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[2][A]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[2][A]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C47[2][A]</td>
<td>RDY_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" font-weight:bold;">stimIn[1][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td style=" font-weight:bold;">DI[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td>DI[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.197</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C29[0][A]</td>
<td>DI[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 63.819%; tC2Q: 0.144, 36.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[0][A]</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C47[0][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.203</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 66.512%; tC2Q: 0.144, 33.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[1][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C50[1][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.392</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C50[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT2_I1/I1</td>
</tr>
<tr>
<td>1.640</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C50[0][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT2_I1/F</td>
</tr>
<tr>
<td>1.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C50[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT2_I1_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C50[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT2_I1_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 53.796%; route: 0.072, 15.618%; tC2Q: 0.141, 30.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>DI[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[1][B]</td>
<td>DI[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R2C26[1][B]</td>
<td style=" font-weight:bold;">DI[6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.390</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C26[0][A]</td>
<td>u_cpu.DIMUX[6]_LUT3_F/I0</td>
</tr>
<tr>
<td>1.536</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R2C26[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[6]_LUT3_F/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[0][B]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[0][B]</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C26[0][B]</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 28.740%; route: 0.221, 43.504%; tC2Q: 0.141, 27.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[0][A]</td>
<td>stimIn[1][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C45[0][A]</td>
<td style=" font-weight:bold;">stimIn[1][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.669</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[2][B]</td>
<td style=" font-weight:bold;">DI[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[2][B]</td>
<td>DI[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.198</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C45[2][B]</td>
<td>DI[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[1][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C50[1][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT3_I0/I0</td>
</tr>
<tr>
<td>1.677</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C49[0][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT3_I0/F</td>
</tr>
<tr>
<td>1.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C49[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C49[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 30.723%; route: 0.201, 40.361%; tC2Q: 0.144, 28.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td>stimIn[0][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" font-weight:bold;">stimIn[0][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td style=" font-weight:bold;">NMI_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>NMI_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.191</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>NMI_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>DI[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[2][B]</td>
<td>DI[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.333</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C47[2][B]</td>
<td style=" font-weight:bold;">DI[4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.399</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C47[0][B]</td>
<td>u_cpu.DIMUX[4]_LUT3_F/I0</td>
</tr>
<tr>
<td>1.552</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C47[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[4]_LUT3_F/F</td>
</tr>
<tr>
<td>1.777</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C47[1][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[1][A]</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1.240</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C47[1][A]</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 26.154%; route: 0.291, 49.744%; tC2Q: 0.141, 24.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C49[2][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C49[2][A]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.425</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F/I0</td>
</tr>
<tr>
<td>1.571</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F/F</td>
</tr>
<tr>
<td>1.649</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][B]</td>
<td style=" font-weight:bold;">DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.110</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C48[1][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 31.330%; route: 0.176, 37.768%; tC2Q: 0.144, 30.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C46[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.395</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][A]</td>
<td>u_cpu.DIMUX[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>1.601</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R6C46[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_LUT3_F/F</td>
</tr>
<tr>
<td>1.763</td>
<td>0.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 35.640%; route: 0.231, 39.965%; tC2Q: 0.141, 24.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">From</td>
<td>DI[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][A]</td>
<td>DI[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C36[3][A]</td>
<td style=" font-weight:bold;">DI[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.436</td>
<td>0.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td>u_cpu.DIMUX[2]_LUT3_F/I0</td>
</tr>
<tr>
<td>1.642</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[2]_LUT3_F/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1.237</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 32.907%; route: 0.276, 44.089%; tC2Q: 0.144, 23.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.IRHOLD[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td>u_cpu.IRHOLD[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" font-weight:bold;">u_cpu.IRHOLD[5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.388</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td>u_cpu.IR[5]_LUT4_F/I0</td>
</tr>
<tr>
<td>1.534</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.IR[5]_LUT4_F/F</td>
</tr>
<tr>
<td>1.631</td>
<td>0.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q_D_LUT4_F/I0</td>
</tr>
<tr>
<td>1.784</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C48[0][B]</td>
<td style=" background: #97FFFF;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[0][B]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C48[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.299, 49.585%; route: 0.163, 27.032%; tC2Q: 0.141, 23.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C46[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F/I0</td>
</tr>
<tr>
<td>1.840</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C46[0][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C46[0][A]</td>
<td>vectOut[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q</td>
</tr>
<tr>
<td>1.250</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C46[0][A]</td>
<td>vectOut[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 22.904%; route: 0.371, 55.539%; tC2Q: 0.144, 21.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.409</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>u_cpu.DIMUX[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>1.562</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[5]_LUT3_F/F</td>
</tr>
<tr>
<td>1.787</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 24.757%; route: 0.321, 51.942%; tC2Q: 0.144, 23.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][A]</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][A]</td>
<td style=" font-weight:bold;">stimIn[0][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[2][A]</td>
<td style=" font-weight:bold;">IRQ_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[2][A]</td>
<td>IRQ_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[2][A]</td>
<td>IRQ_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.465, 76.355%; tC2Q: 0.144, 23.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R5C28[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.631</td>
<td>0.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C30[1][B]</td>
<td>AB[7]_LUT3_F_I0_LUT4_I1/I0</td>
</tr>
<tr>
<td>1.837</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C30[1][B]</td>
<td style=" background: #97FFFF;">AB[7]_LUT3_F_I0_LUT4_I1/F</td>
</tr>
<tr>
<td>1.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C30[1][B]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C30[1][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C30[1][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 31.307%; route: 0.308, 46.809%; tC2Q: 0.144, 21.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[5]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[3][A]</td>
<td>AB[5]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.315</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C38[3][A]</td>
<td style=" font-weight:bold;">AB[5]_LUT4_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.624</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>vectOut[2][5]_DFFE_Q_D_LUT3_F/I0</td>
</tr>
<tr>
<td>1.879</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td style=" background: #97FFFF;">vectOut[2][5]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>1.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td style=" font-weight:bold;">vectOut[2][5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>vectOut[2][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][5]_DFFE_Q</td>
</tr>
<tr>
<td>1.243</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>vectOut[2][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 36.017%; route: 0.309, 43.644%; tC2Q: 0.144, 20.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>DI[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.IRHOLD[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[2][B]</td>
<td>DI[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.333</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C47[2][B]</td>
<td style=" font-weight:bold;">DI[4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.399</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C47[0][B]</td>
<td>u_cpu.DIMUX[4]_LUT3_F/I0</td>
</tr>
<tr>
<td>1.545</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R2C47[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[4]_LUT3_F/F</td>
</tr>
<tr>
<td>1.874</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][A]</td>
<td style=" font-weight:bold;">u_cpu.IRHOLD[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][A]</td>
<td>u_cpu.IRHOLD[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.IRHOLD[4]_DFFE_Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C47[0][A]</td>
<td>u_cpu.IRHOLD[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 21.408%; route: 0.395, 57.918%; tC2Q: 0.141, 20.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[1][A]</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C28[1][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.387</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>u_cpu.DIMUX[1]_LUT3_F/I2</td>
</tr>
<tr>
<td>1.635</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C28[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_LUT3_F/F</td>
</tr>
<tr>
<td>1.857</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[1][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[1][A]</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C28[1][A]</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 36.471%; route: 0.291, 42.794%; tC2Q: 0.141, 20.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.293</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C47[0][B]</td>
<td style=" font-weight:bold;">NMI_LUT3_I0_F_DFFCE_CE/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td>NMI_LUT3_I0_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>1.617</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C47[2][B]</td>
<td style=" background: #97FFFF;">NMI_LUT3_I0_I2_LUT2_F/F</td>
</tr>
<tr>
<td>1.839</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" font-weight:bold;">NMI_LUT3_I0_F_DFFCE_CE/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 37.118%; route: 0.291, 42.358%; tC2Q: 0.141, 20.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>DI[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[3]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td>DI[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td style=" font-weight:bold;">DI[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[2][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_F/I0</td>
</tr>
<tr>
<td>1.678</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R2C34[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_F/F</td>
</tr>
<tr>
<td>1.906</td>
<td>0.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[3]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[3]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1.244</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 21.191%; route: 0.425, 58.864%; tC2Q: 0.144, 19.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_I3_LUT4_F_I2_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_LUT4_I0_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C48[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_I3_LUT4_F_I2_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C48[1][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_I3_LUT4_F_I2_LUT2_I0_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.393</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C48[0][B]</td>
<td>u_cpu.IR[7]_LUT4_F/I1</td>
</tr>
<tr>
<td>1.539</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R3C48[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IR[7]_LUT4_F/F</td>
</tr>
<tr>
<td>1.877</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C49[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_LUT4_I0_I1_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C49[0][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_LUT4_I0_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C49[0][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_LUT4_I0_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 21.037%; route: 0.407, 58.646%; tC2Q: 0.141, 20.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.716</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C47[1][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[1][A]</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1001.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C47[1][A]</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.303, 86.236%; tC2Q: 0.368, 13.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][2]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.713</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][2]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>vectOut[2][2]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][2]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>vectOut[2][2]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 86.221%; tC2Q: 0.368, 13.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][2]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.713</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td style=" font-weight:bold;">vectOut[2][2]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td>vectOut[2][2]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][2]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[1][A]</td>
<td>vectOut[2][2]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 86.221%; tC2Q: 0.368, 13.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.713</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C39[0][A]</td>
<td style=" font-weight:bold;">AB[6]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[0][A]</td>
<td>AB[6]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_DFFCE_D</td>
</tr>
<tr>
<td>1001.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C39[0][A]</td>
<td>AB[6]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 86.221%; tC2Q: 0.368, 13.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I0_I3_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.707</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[2][A]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I0_I3_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I0_I3_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I0_I3_DFFCE_Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C47[2][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I0_I3_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.294, 86.192%; tC2Q: 0.368, 13.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.707</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[0][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C47[0][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.294, 86.192%; tC2Q: 0.368, 13.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.707</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td style=" font-weight:bold;">vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C31[2][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.294, 86.192%; tC2Q: 0.368, 13.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.707</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.294, 86.192%; tC2Q: 0.368, 13.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.707</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" font-weight:bold;">AB[8]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td>AB[8]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[8]_DFFCE_D</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C39[2][B]</td>
<td>AB[8]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.294, 86.192%; tC2Q: 0.368, 13.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.704</td>
<td>2.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C47[0][B]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C47[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C47[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 86.178%; tC2Q: 0.368, 13.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.704</td>
<td>2.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C47[3][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C47[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C47[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 86.178%; tC2Q: 0.368, 13.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[7]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.704</td>
<td>2.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[7]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>u_cpu.DIMUX[7]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[7]_DFFCE_D</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>u_cpu.DIMUX[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 86.178%; tC2Q: 0.368, 13.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.704</td>
<td>2.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" font-weight:bold;">IRQ_LUT3_I0_I2_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 86.178%; tC2Q: 0.368, 13.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[2]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.704</td>
<td>2.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">AB[2]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>AB[2]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[2]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>AB[2]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 86.178%; tC2Q: 0.368, 13.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[2]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.704</td>
<td>2.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" font-weight:bold;">AB[2]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>AB[2]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[2]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>AB[2]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 86.178%; tC2Q: 0.368, 13.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.704</td>
<td>2.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td style=" font-weight:bold;">AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 86.178%; tC2Q: 0.368, 13.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.704</td>
<td>2.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" font-weight:bold;">AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 86.178%; tC2Q: 0.368, 13.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.704</td>
<td>2.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" font-weight:bold;">AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>AB[0]_MUX2_LUT5_O_I0_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 86.178%; tC2Q: 0.368, 13.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.670</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">AB[15]_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.257, 85.995%; tC2Q: 0.368, 14.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[13]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.670</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">AB[13]_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>AB[13]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[13]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>AB[13]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.257, 85.995%; tC2Q: 0.368, 14.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.670</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td style=" font-weight:bold;">AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.257, 85.995%; tC2Q: 0.368, 14.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_1_F_LUT2_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.664</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" font-weight:bold;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_1_F_LUT2_I1_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_1_F_LUT2_I1_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_1_F_LUT2_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.589</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_1_F_LUT2_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 85.963%; tC2Q: 0.368, 14.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_1_F_LUT2_I1_1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.664</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" font-weight:bold;">AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_1_F_LUT2_I1_1_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_1_F_LUT2_I1_1_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_1_F_LUT2_I1_1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.589</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT4_I0_F_LUT2_I1_1_F_LUT2_I1_1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 85.963%; tC2Q: 0.368, 14.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.697</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td>1001.625</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C43[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 86.140%; tC2Q: 0.368, 13.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.413</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.697</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.625</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 86.140%; tC2Q: 0.368, 13.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.320</td>
<td>0.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.163</td>
<td>0.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.198</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.145</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.986, 87.257%; tC2Q: 0.144, 12.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.083%; route: 0.488, 41.917%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT2_I0_I1_LUT4_I2_1_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.334</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT2_I0_I1_LUT4_I2_1_I3_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT2_I0_I1_LUT4_I2_1_I3_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT2_I0_I1_LUT4_I2_1_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.155</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT2_I0_I1_LUT4_I2_1_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.000, 87.413%; tC2Q: 0.144, 12.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.339</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFC_D</td>
</tr>
<tr>
<td>1.160</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 87.467%; tC2Q: 0.144, 12.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.343%; route: 0.502, 42.657%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.349</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1.167</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 87.575%; tC2Q: 0.144, 12.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_I3_MUX2_LUT5_O_I0_LUT3_F_I0_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.344</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[2][A]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_I3_MUX2_LUT5_O_I0_LUT3_F_I0_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[2][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_I3_MUX2_LUT5_O_I0_LUT3_F_I0_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_I3_MUX2_LUT5_O_I0_LUT3_F_I0_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C49[2][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_I3_MUX2_LUT5_O_I0_LUT3_F_I0_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 87.522%; tC2Q: 0.144, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.344</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C49[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 87.522%; tC2Q: 0.144, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.344</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[1][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[1][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C49[1][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 87.522%; tC2Q: 0.144, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.344</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][B]</td>
<td style=" font-weight:bold;">DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C49[0][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 87.522%; tC2Q: 0.144, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.344</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[1][B]</td>
<td style=" font-weight:bold;">DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[1][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C49[1][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 87.522%; tC2Q: 0.144, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.344</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" font-weight:bold;">AB[3]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>AB[3]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>AB[3]_LUT3_F_I2_LUT4_F_I1_LUT2_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 87.522%; tC2Q: 0.144, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[11]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.344</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">AB[11]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>AB[11]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[11]_DFFCE_D</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>AB[11]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 87.522%; tC2Q: 0.144, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.334</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1_F_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1_F_DFFC_D</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C45[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.000, 87.413%; tC2Q: 0.144, 12.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.334</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.000, 87.413%; tC2Q: 0.144, 12.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.334</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[1][A]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[1][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C49[1][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.000, 87.413%; tC2Q: 0.144, 12.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.334</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.000, 87.413%; tC2Q: 0.144, 12.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[2]_LUT3_F_I0_LUT3_I0_I1_LUT4_F_I3_LUT3_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.334</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">AB[2]_LUT3_F_I0_LUT3_I0_I1_LUT4_F_I3_LUT3_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>AB[2]_LUT3_F_I0_LUT3_I0_I1_LUT4_F_I3_LUT3_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[2]_LUT3_F_I0_LUT3_I0_I1_LUT4_F_I3_LUT3_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>AB[2]_LUT3_F_I0_LUT3_I0_I1_LUT4_F_I3_LUT3_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.000, 87.413%; tC2Q: 0.144, 12.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.320</td>
<td>0.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_F_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.986, 87.257%; tC2Q: 0.144, 12.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.339</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 87.467%; tC2Q: 0.144, 12.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_I2_LUT4_F_I0_DFFPE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.320</td>
<td>0.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td style=" font-weight:bold;">AB[1]_DFFCE_D_Q_LUT3_I0_I2_LUT4_F_I0_DFFPE_Q/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_I2_LUT4_F_I0_DFFPE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_I2_LUT4_F_I0_DFFPE_Q</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_I2_LUT4_F_I0_DFFPE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.986, 87.257%; tC2Q: 0.144, 12.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.349</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td>1.163</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C45[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 87.575%; tC2Q: 0.144, 12.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_LUT4_I0_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.356</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C49[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_LUT4_I0_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C49[0][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_LUT4_I0_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_LUT4_I0_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.170</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C49[0][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_LUT4_I0_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 87.650%; tC2Q: 0.144, 12.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.356</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C49[0][B]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C49[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.170</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C49[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 87.650%; tC2Q: 0.144, 12.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_F_MUX2_LUT5_S0_O_LUT4_I2_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.349</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_F_MUX2_LUT5_S0_O_LUT4_I2_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_F_MUX2_LUT5_S0_O_LUT4_I2_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_F_MUX2_LUT5_S0_O_LUT4_I2_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.163</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_I1_F_MUX2_LUT5_S0_O_LUT4_I2_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 87.575%; tC2Q: 0.144, 12.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.351</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C49[0][B]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C49[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.165</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C49[0][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 87.594%; tC2Q: 0.144, 12.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.351</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C49[2][A]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C49[2][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.165</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C49[2][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I0_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 87.594%; tC2Q: 0.144, 12.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.882</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.132</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.063</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][0]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.195</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][0]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.882</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.132</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[1][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.063</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[1][0]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.195</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[1][0]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.886</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.136</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.054</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.888</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.138</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.053</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.888</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.138</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DI[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.053</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>DI[4]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>DI[4]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.888</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.138</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>RDY_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.053</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.889</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.139</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[1][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.051</td>
<td>1.363</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[1][0]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[1][0]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.889</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.139</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.051</td>
<td>1.363</td>
<td>tNET</td>
<td>FF</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.889</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.139</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.051</td>
<td>1.363</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.042</td>
<td>1.355</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>143</td>
<td>u_cpu.clk</td>
<td>984.750</td>
<td>1.357</td>
</tr>
<tr>
<td>136</td>
<td>reset</td>
<td>995.616</td>
<td>2.976</td>
</tr>
<tr>
<td>131</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q</td>
<td>986.709</td>
<td>2.113</td>
</tr>
<tr>
<td>128</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_DFFC_D_Q</td>
<td>986.873</td>
<td>1.989</td>
</tr>
<tr>
<td>125</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_LUT4_I2_1_F_MUX2_LUT5_S0_O_DFFP_D_Q</td>
<td>984.750</td>
<td>2.433</td>
</tr>
<tr>
<td>117</td>
<td>RDY</td>
<td>985.177</td>
<td>2.495</td>
</tr>
<tr>
<td>106</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I0_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFC_D_Q</td>
<td>985.163</td>
<td>3.174</td>
</tr>
<tr>
<td>105</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT3_F_I0_DFFCE_Q_D_LUT4_I2_I0_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O</td>
<td>987.399</td>
<td>1.895</td>
</tr>
<tr>
<td>93</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I1_LUT2_I1_F_LUT4_I3_1_F_LUT3_I0_F_LUT3_I1_F_DFFC_D_Q</td>
<td>985.146</td>
<td>2.801</td>
</tr>
<tr>
<td>66</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O</td>
<td>990.580</td>
<td>2.110</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R5C37</td>
<td>58.33%</td>
</tr>
<tr>
<td>R7C38</td>
<td>56.94%</td>
</tr>
<tr>
<td>R6C38</td>
<td>54.17%</td>
</tr>
<tr>
<td>R4C34</td>
<td>52.78%</td>
</tr>
<tr>
<td>R5C44</td>
<td>51.39%</td>
</tr>
<tr>
<td>R4C38</td>
<td>48.61%</td>
</tr>
<tr>
<td>R5C38</td>
<td>48.61%</td>
</tr>
<tr>
<td>R6C42</td>
<td>47.22%</td>
</tr>
<tr>
<td>R6C34</td>
<td>45.83%</td>
</tr>
<tr>
<td>R4C36</td>
<td>45.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
