profile_id,first_name,last_name,sub_title,profile_picture,background_image,profile_type,entity_urn,object_urn,birth_date,summary,location,premium,influencer,treasury_media,languages,industry,education,patents,awards,certifications,organizations,projects,publications,courses,test_scores,position_groups,volunteer_experiences,skills,network_info,related_profiles,contact_info
math-verstraelen-962a883,Math,Verstraelen,Architect at Philips Engineering Solutions,,,personal,ACoAAACxa1oB2MG-UnkF9qgSIUAAXOHiunEfJII,11627354,,"Broad experience (over 10 years) in HW/System development: IP, FPGA, SoC, PCB, digital/mixed-signal for several application domains (embedded video/image processing for consumer and industrial applications, embedded DSP, radio pipes for automotive). Both technical (engineering, architecting) as well as managerial (project management, team leadership, subcontracting, supplier management, multi-site).","{'country': 'Netherlands', 'short': 'Arnhem-Nijmegen Region', 'city': None, 'state': None, 'default': 'Arnhem-Nijmegen Region'}",False,False,[],"{'primary_locale': {'country': 'US', 'language': 'en'}, 'supported_locales': [{'country': 'US', 'language': 'en'}], 'profile_languages': []}",Publishing,"[{'date': {'start': {'month': None, 'day': None, 'year': 2013}, 'end': {'month': None, 'day': None, 'year': 2017}}, 'school': {'name': 'University of Twente', 'logo': 'https://media.licdn.com/dms/image/C4E0BAQGlJy8j9vKdjA/company-logo_400_400/0/1533909472654?e=1700092800&v=beta&t=I14FtFFTE3LlyMZrUtaHW6UL3SlP63spT_WEaSbvux4', 'url': 'https://www.linkedin.com/school/university-of-twente/'}, 'degree_name': 'Doctor of Philosophy (PhD)', 'field_of_study': 'Computer Science'}, {'date': {'start': {'month': None, 'day': None, 'year': 1988}, 'end': {'month': None, 'day': None, 'year': 1991}}, 'school': {'name': 'Fontys University of Applied Sciences', 'logo': 'https://media.licdn.com/dms/image/C560BAQHoPshjTmIrAg/company-logo_400_400/0/1519856033175?e=1700092800&v=beta&t=B6TRSp6gwT8dPOBwCINtA-SruQ7M4BHtvKruH0Qffr0', 'url': 'https://www.linkedin.com/school/fontys-hogescholen/'}, 'degree_name': 'Bachelor of Engineering (B.Eng.)', 'field_of_study': 'Telecommunications'}]","[{'inventors': [{'first_name': 'Math', 'last_name': 'Verstraelen', 'headline': 'Architect at Philips Engineering Solutions', 'profile_picture': None}, {'first_name': 'Kees', 'last_name': 'Moerman', 'headline': 'Senior Scientist at NXP Semiconductors', 'profile_picture': 'https://media.licdn.com/dms/image/C5603AQGd_C0btxdmPw/profile-displayphoto-shrink_800_800/0/1516345660840?e=1697673600&v=beta&t=60_vj05t6AvCU2Aqb3L7Gv0yKMc9kUs6xY3zA55hIFw'}], 'patent_number': 'WO2006131869A3', 'title': 'Architecture for a multi-port cache memory', 'issuer': 'nl', 'date': None, 'application_number': None}]",[],[],[],[],"[{'name': 'The WaveCore - A Scalable Architecture for Real-Time Audio Processing', 'publisher': 'PhD Thesis', 'url': 'https://research.utwente.nl/files/6045671/thesis_M_Verstraelen.pdf', 'date': {'month': None, 'day': None, 'year': 2017}, 'authors': [{'type': 'standardizedContributor', 'first_name': 'Math', 'last_name': 'Verstraelen', 'name': None, 'headline': 'Architect at Philips Engineering Solutions'}]}, {'name': 'Implementing a low-latency parallel graphic equalizer with heterogeneous computing', 'publisher': 'Proc. of the 18th Int. Conference on Digital Audio Effects (DAFx-15), Trondheim, Norway', 'url': 'https://www.ntnu.edu/documents/1001201110/1266017954/DAFx-15_submission_49.pdf/37d564ad-c803-4e6b-bfaa-d89caf873019', 'date': {'month': None, 'day': None, 'year': 2015}, 'authors': [{'type': 'standardizedContributor', 'first_name': 'Math', 'last_name': 'Verstraelen', 'name': None, 'headline': 'Architect at Philips Engineering Solutions'}, {'type': 'standardizedContributor', 'first_name': 'Vesa', 'last_name': 'Norilo', 'name': None, 'headline': 'Developer, Researcher, Musician'}, {'type': 'standardizedContributor', 'first_name': 'Vesa', 'last_name': 'Välimäki', 'name': None, 'headline': 'Professor, Vice Dean, Editor-In-Chief of the Journal of the AES'}]}, {'name': 'Feasibility analysis of real-time physical modeling using WaveCore processor technology on FPGA', 'publisher': 'Proceedings of the Third Vienna Talk on Music Acoustics (2015), pp. 273–280', 'url': 'http://viennatalk2015.mdw.ac.at/?page_id=13002&pap=21&aut=Math+Verstraelen', 'date': {'month': None, 'day': None, 'year': 2015}, 'authors': [{'type': 'standardizedContributor', 'first_name': 'Math', 'last_name': 'Verstraelen', 'name': None, 'headline': 'Architect at Philips Engineering Solutions'}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Florian Pfeifle', 'headline': None}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Rolf Bader', 'headline': None}]}, {'name': 'Declaratively programmable ultra low-latency audio effects processing on FPGA', 'publisher': 'Proc. of the 17 th Int. Conference on Digital Audio Effects (DAFx-14), Erlangen, Germany, September 1-5, 2014', 'url': 'http://www.dafx14.fau.de/papers/dafx14_math_verstraelen_declaratively_programmabl.pdf', 'date': {'month': None, 'day': None, 'year': 2014}, 'authors': [{'type': 'standardizedContributor', 'first_name': 'Math', 'last_name': 'Verstraelen', 'name': None, 'headline': 'Architect at Philips Engineering Solutions'}, {'type': 'standardizedContributor', 'first_name': 'Jan', 'last_name': 'Kuper', 'name': None, 'headline': 'Co-Founder QBayLogic'}, {'type': 'standardizedContributor', 'first_name': 'Gerard', 'last_name': 'Smit', 'name': None, 'headline': 'prof. dr. at University of Twente'}]}]",[],[],"[{'company': {'id': 2773946, 'name': 'Philips Engineering Solutions', 'logo': 'https://media.licdn.com/dms/image/C4D0BAQHcDPI7oafiRw/company-logo_400_400/0/1622107656563?e=1700092800&v=beta&t=H7UmDqlUp3HpmfwSjtiJ3wl4od9VHayOt-A5yU1LgbM', 'url': 'https://www.linkedin.com/company/philips-engineering-solutions/', 'employees': {'start': 1001, 'end': 5000}}, 'date': {'start': {'month': 3, 'day': None, 'year': 2020}, 'end': {'month': None, 'day': None, 'year': None}}, 'profile_positions': [{'location': 'Eindhoven, North Brabant, Netherlands', 'date': {'start': {'month': 3, 'day': None, 'year': 2020}, 'end': {'month': None, 'day': None, 'year': None}}, 'company': 'Philips Engineering Solutions', 'description': None, 'title': 'Architect', 'employment_type': 'Permanent'}]}, {'company': {'id': None, 'name': 'Sioux Embedded Systems B.V.', 'logo': None, 'url': None, 'employees': {'start': None, 'end': None}}, 'date': {'start': {'month': 9, 'day': None, 'year': 2017}, 'end': {'month': 3, 'day': None, 'year': 2020}}, 'profile_positions': [{'location': 'Eindhoven Area, Netherlands', 'date': {'start': {'month': 9, 'day': None, 'year': 2017}, 'end': {'month': 3, 'day': None, 'year': 2020}}, 'company': 'Sioux Embedded Systems B.V.', 'description': None, 'title': 'Senior Hardware Architect', 'employment_type': None}]}, {'company': {'id': None, 'name': 'Mathlon Technology', 'logo': None, 'url': None, 'employees': {'start': None, 'end': None}}, 'date': {'start': {'month': 1, 'day': None, 'year': 2011}, 'end': {'month': 3, 'day': None, 'year': 2020}}, 'profile_positions': [{'location': 'Netherlands', 'date': {'start': {'month': 1, 'day': None, 'year': 2011}, 'end': {'month': 3, 'day': None, 'year': 2020}}, 'company': 'Mathlon Technology', 'description': 'Mathlon Technology offers a scalable processor technology which is optimized to execute streaming DSP algorithms which are developed with functional programming methodologies.', 'title': 'Owner', 'employment_type': None}]}, {'company': {'id': 1053, 'name': 'Intel Corporation', 'logo': 'https://media.licdn.com/dms/image/C560BAQGpvWtEtj9oTQ/company-logo_400_400/0/1625151708870?e=1700092800&v=beta&t=t5LNieDE0tMCyR7KBoMcWTh01JWIg_caoHa50GThrUE', 'url': 'https://www.linkedin.com/company/intel-corporation/', 'employees': {'start': 10001, 'end': None}}, 'date': {'start': {'month': 3, 'day': None, 'year': 2016}, 'end': {'month': 9, 'day': None, 'year': 2017}}, 'profile_positions': [{'location': 'Eindhoven Area, Netherlands', 'date': {'start': {'month': 3, 'day': None, 'year': 2016}, 'end': {'month': 9, 'day': None, 'year': 2017}}, 'company': 'Intel Corporation', 'description': None, 'title': 'Technical Team Lead', 'employment_type': None}]}, {'company': {'id': 5100782, 'name': 'DapTechnology', 'logo': 'https://media.licdn.com/dms/image/C560BAQEiZdA2A7_Nvw/company-logo_400_400/0/1519881181134?e=1700092800&v=beta&t=XdxmY50V4z9H8O92c0u3dWoEcTp8FezS6tFeusftAr4', 'url': 'https://www.linkedin.com/company/daptechnology/', 'employees': {'start': 11, 'end': 50}}, 'date': {'start': {'month': 8, 'day': None, 'year': 2009}, 'end': {'month': 2, 'day': None, 'year': 2016}}, 'profile_positions': [{'location': None, 'date': {'start': {'month': 8, 'day': None, 'year': 2009}, 'end': {'month': 2, 'day': None, 'year': 2016}}, 'company': 'DapTechnology B.V.', 'description': None, 'title': 'HW Architect / Engineer', 'employment_type': None}]}, {'company': {'id': 1088, 'name': 'NXP Semiconductors', 'logo': 'https://media.licdn.com/dms/image/C510BAQFopDEhRcpz9g/company-logo_400_400/0/1519855915315?e=1700092800&v=beta&t=FRWLk0HW8Pd6Sn4yicZBVwK-Ka69MpaOclqUmScPUIw', 'url': 'https://www.linkedin.com/company/nxp-semiconductors/', 'employees': {'start': 10001, 'end': None}}, 'date': {'start': {'month': None, 'day': None, 'year': 2004}, 'end': {'month': 1, 'day': None, 'year': 2010}}, 'profile_positions': [{'location': None, 'date': {'start': {'month': None, 'day': None, 'year': 2007}, 'end': {'month': 1, 'day': None, 'year': 2010}}, 'company': 'NXP Semiconductors', 'description': ""Development of complex SoC for car entertainment applications, covering the following domains:\n-Analog radio reception (AM/FM/WB)\n-Digital radio reception (HD/DAB/DRM)\n-Connectivity (LCD, Camera, USB, SD/MMC, compressed audio)\n\nApplied technologies:\n-TriMedia CPU\n-ARM926 CPU\n-EPICS DSP\n-SDR/DDR2 phy's/controllers\n-USB, SD/MMC phy's/controllers\n-Audio ADC/DAC\n-Novel SoC infrastructure\n-Several interface types (SPI, UART, IIS, SPDIF, TDM, IIC)\n\nComplex project organization:\n-Multi-site\n-IP development outsourcing\n-In-house subsystem development\n-Multi-disciplinary"", 'title': 'IC Architect', 'employment_type': None}, {'location': None, 'date': {'start': {'month': None, 'day': None, 'year': 2004}, 'end': {'month': None, 'day': None, 'year': 2007}}, 'company': 'NXP Semiconductors', 'description': ""Evolutionary development of 16-bit dual-Harvard embedded DSP plus associated SDK for cellular and application engine SoC's.\nEvolutionary aspects are the following:\n-Cache-based DSP: dual-ported way-associative data-cache, and single ported way-associative instruction cache\n-Novel SoC adaptation (AXI, AHB, L2 system cache)\n-Heavilly constrained by existing FW stacks, area/performance/power\n\nResponsible for the following:\n-Definition and execution of HW development projects\n-HW architecture (dual-ported way-associative cache, SoC adaptation, agressive power/area/performance constraints). \n-Team(s) management\n-Quality aspects (CMMI process implementation in project scope)\n-Customer interaction\n-Outsourcing of physical design of DSP subsystems for cellular phone SoC's\n\nPublication on cache-based DSP, presented on conference\nPatent granted on way-prediction based single-ported memory application in multi-ported caches"", 'title': 'Architect/Project Manager', 'employment_type': None}]}, {'company': {'id': None, 'name': 'Philips Semiconductors / Adelante Technologies', 'logo': None, 'url': None, 'employees': {'start': None, 'end': None}}, 'date': {'start': {'month': None, 'day': None, 'year': 2001}, 'end': {'month': None, 'day': None, 'year': 2004}}, 'profile_positions': [{'location': None, 'date': {'start': {'month': None, 'day': None, 'year': 2001}, 'end': {'month': None, 'day': None, 'year': 2004}}, 'company': 'Philips Semiconductors / Adelante Technologies', 'description': 'Responsible for the following:\n-Day-to-day management of HW development team (size 3-6 FTE)\n-DSP subsystem architecture\n-Customer interaction on architectural and operational aspects\n-Architecture, design and implementation of higher level way-associative instruction and data caches for embedded audio DSP', 'title': 'Development team leader', 'employment_type': None}]}, {'company': {'id': None, 'name': 'Philip Semiconductors', 'logo': None, 'url': None, 'employees': {'start': None, 'end': None}}, 'date': {'start': {'month': None, 'day': None, 'year': 2000}, 'end': {'month': None, 'day': None, 'year': 2001}}, 'profile_positions': [{'location': None, 'date': {'start': {'month': None, 'day': None, 'year': 2000}, 'end': {'month': None, 'day': None, 'year': 2001}}, 'company': 'Philip Semiconductors', 'description': 'Worked on dual-Harvard embedded DSP (R.E.A.L), targeted for audio processing.\n\nDesign and implementation of several DSP subsystem related units\n-DSP memory infrastructure, including memory redundancy \n-Embedded debug infrastructure\n-DMA infrastructure\n\nFurthermore: coaching of colleage design engineers', 'title': 'Senior digital design engineer', 'employment_type': None}]}, {'company': {'id': 2870, 'name': 'Oce Technologies B.V.', 'logo': 'https://media.licdn.com/dms/image/C4D0BAQHjpFVrWRzu5A/company-logo_400_400/0/1539265998616?e=1700092800&v=beta&t=jpH22xoIEUcLggUFGwypqm-Q855_V-CxhqNr-9pnJp4', 'url': 'https://www.linkedin.com/company/oce/', 'employees': {'start': 1001, 'end': 5000}}, 'date': {'start': {'month': None, 'day': None, 'year': 1997}, 'end': {'month': None, 'day': None, 'year': 2000}}, 'profile_positions': [{'location': None, 'date': {'start': {'month': None, 'day': None, 'year': 1997}, 'end': {'month': None, 'day': None, 'year': 2000}}, 'company': 'Océ - A Canon Company', 'description': 'Image Logic development for color copier:\n-From architecture design, downto PCB design, FPGA design, board-level verification, test-rig validation and integration in copier\n-Several technologies applied: Xilinx FPGA, JPEG, embedded CPU, SCSI, SDRAM, scanner electronics (analog CCD, ADC), regulator loops,  PCB\n-Designed and implemented several functions: image memory, color scanner electronics (CCD/ADC, regulator loop, timebase generation), color-space converter, 2D filter kernel.\n-Outsourcing of image logic development\n-Participated in working group on digital design methodologies', 'title': 'Electronics Engineer', 'employment_type': None}]}, {'company': {'id': 1090, 'name': 'Philips Research', 'logo': 'https://media.licdn.com/dms/image/C510BAQG4O5wCG6zf2Q/company-logo_400_400/0/1519855869410?e=1700092800&v=beta&t=lwbs3fZHITA_Bs1N2t36YOUxeHQkcuA8pCYt7ENTexk', 'url': 'https://www.linkedin.com/company/philips/', 'employees': {'start': 10001, 'end': None}}, 'date': {'start': {'month': None, 'day': None, 'year': 1992}, 'end': {'month': None, 'day': None, 'year': 1997}}, 'profile_positions': [{'location': None, 'date': {'start': {'month': None, 'day': None, 'year': 1992}, 'end': {'month': None, 'day': None, 'year': 1997}}, 'company': 'Philips', 'description': 'Research on DfT (Design-for-Test) and DfD (Design-for-Debug):\n- Development of automated embedded memory (SRAM/DRAM) BIST concept. Patent granted on this subject.\n- Introduction of Iddq in first silicon product\n- Scan-based debug concept development\n- Concepts applied to silicon: Melzonic (first impementation of Natural Motion) and MPEG2 encoder chip.\n- Concepts transferred to EDA product development (automated BIST generation for embedded memories)\n\nResearch on analog behavioural modelling using standard VHDL. Applied to automated (neural network based) analog behavioural modelling tool and demonstarted on Philips Corporate Research Exhibition.', 'title': 'Research assistant / DfT engineer', 'employment_type': None}]}]",[],"['DSP', 'Embedded Systems', 'SoC', 'FPGA', 'Digital Signal Processors', 'Debugging', 'VHDL', 'IC', 'Processors', 'Xilinx', 'Electronics', 'Hardware Architecture', 'ASIC', 'PCB design', 'Analog', 'EDA', 'Digital Signal Processing', 'DFT', 'Integrated Circuit Design', 'Testing']",,,
