INFO: [VRFC 10-2263] Analyzing Verilog file "D:/uni/2019-2020/thesis/cogitantium/dtpu/files/tb/tb_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mul
