<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>dut</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_mlp_monte_carlo_fu_103</InstName>
<ModuleName>mlp_monte_carlo</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>103</ID>
<InstancesList>
<Instance>
<InstName>grp_relu_16_s_fu_818</InstName>
<ModuleName>relu_16_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>818</ID>
</Instance>
</InstancesList>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>relu_16_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>2.322</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>33</Best-caseLatency>
<Average-caseLatency>33</Average-caseLatency>
<Worst-caseLatency>33</Worst-caseLatency>
<Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>33</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>17</FF>
<LUT>71</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>relu&lt;16&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>relu&lt;16&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>relu&lt;16&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>relu&lt;16&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>relu&lt;16&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>relu&lt;16&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_V_address0</name>
<Object>data_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_V_ce0</name>
<Object>data_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_V_we0</name>
<Object>data_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_V_d0</name>
<Object>data_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_V_q0</name>
<Object>data_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>mlp_monte_carlo</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.702</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1126905</Best-caseLatency>
<Average-caseLatency>1126905</Average-caseLatency>
<Worst-caseLatency>1126905</Worst-caseLatency>
<Best-caseRealTimeLatency>11.269 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>11.269 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>11.269 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1126905</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>100</TripCount>
<Latency>1126400</Latency>
<IterationLatency>11264</IterationLatency>
<PipelineDepth>11264</PipelineDepth>
<memset_mask0>
<Name>memset_mask0</Name>
<TripCount>64</TripCount>
<Latency>63</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</memset_mask0>
<memset_mask1>
<Name>memset_mask1</Name>
<TripCount>32</TripCount>
<Latency>31</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</memset_mask1>
<memset_mask2>
<Name>memset_mask2</Name>
<TripCount>16</TripCount>
<Latency>15</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</memset_mask2>
<memset_mask3>
<Name>memset_mask3</Name>
<TripCount>16</TripCount>
<Latency>15</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</memset_mask3>
<Loop1.5>
<Name>Loop 1.5</Name>
<TripCount>64</TripCount>
<Latency>1920</Latency>
<IterationLatency>30</IterationLatency>
<PipelineDepth>30</PipelineDepth>
<Loop1.5.1>
<Name>Loop 1.5.1</Name>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop1.5.1>
</Loop1.5>
<Loop1.6>
<Name>Loop 1.6</Name>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.6>
<Loop1.7>
<Name>Loop 1.7</Name>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.7>
<Loop1.8>
<Name>Loop 1.8</Name>
<TripCount>32</TripCount>
<Latency>6240</Latency>
<IterationLatency>195</IterationLatency>
<PipelineDepth>195</PipelineDepth>
<Loop1.8.1>
<Name>Loop 1.8.1</Name>
<TripCount>64</TripCount>
<Latency>192</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop1.8.1>
</Loop1.8>
<Loop1.9>
<Name>Loop 1.9</Name>
<TripCount>32</TripCount>
<Latency>64</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.9>
<Loop1.10>
<Name>Loop 1.10</Name>
<TripCount>32</TripCount>
<Latency>64</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.10>
<Loop1.11>
<Name>Loop 1.11</Name>
<TripCount>16</TripCount>
<Latency>1584</Latency>
<IterationLatency>99</IterationLatency>
<PipelineDepth>99</PipelineDepth>
<Loop1.11.1>
<Name>Loop 1.11.1</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop1.11.1>
</Loop1.11>
<Loop1.12>
<Name>Loop 1.12</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.12>
<Loop1.13>
<Name>Loop 1.13</Name>
<TripCount>16</TripCount>
<Latency>816</Latency>
<IterationLatency>51</IterationLatency>
<PipelineDepth>51</PipelineDepth>
<Loop1.13.1>
<Name>Loop 1.13.1</Name>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop1.13.1>
</Loop1.13>
<Loop1.14>
<Name>Loop 1.14</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.14>
<Loop1.15>
<Name>Loop 1.15</Name>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop1.15>
</Loop1>
<Loop2>
<Name>Loop 2</Name>
<TripCount>100</TripCount>
<Latency>200</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop2>
<Loop3>
<Name>Loop 3</Name>
<TripCount>100</TripCount>
<Latency>300</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>9</BRAM_18K>
<DSP48E>8</DSP48E>
<FF>981</FF>
<LUT>1770</LUT>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>mlp_monte_carlo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>mlp_monte_carlo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>mlp_monte_carlo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>mlp_monte_carlo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>mlp_monte_carlo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>mlp_monte_carlo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_0</name>
<Object>mlp_monte_carlo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_1</name>
<Object>mlp_monte_carlo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_V_address0</name>
<Object>input_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_V_ce0</name>
<Object>input_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_V_q0</name>
<Object>input_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>dut</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.702</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1126917</Best-caseLatency>
<Average-caseLatency>1126917</Average-caseLatency>
<Worst-caseLatency>1126917</Worst-caseLatency>
<Best-caseRealTimeLatency>11.269 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>11.269 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>11.269 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1126918</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>9</TripCount>
<Latency>9</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>9</BRAM_18K>
<DSP48E>8</DSP48E>
<FF>1038</FF>
<LUT>1896</LUT>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>dut</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>dut</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>dut</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>dut</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>dut</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>dut</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>strm_in_V_V_dout</name>
<Object>strm_in_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_V_V_empty_n</name>
<Object>strm_in_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_V_V_read</name>
<Object>strm_in_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_V_V_din</name>
<Object>strm_out_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_V_V_full_n</name>
<Object>strm_out_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_V_V_write</name>
<Object>strm_out_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
