# Vivado

## 1) Table connections

| **LED** | **Connection** | **Switch** | **Connection** | 
| :-: | :-: | :-: | :-: |
| LED0 | H17 | SW0 | J15 |
| LED1 | K15 | SW1 | L16 |
| LED2 | J13 | SW2 | M13 |
| LED3 | N14 | SW3 | R15 |
| LED4 | R18 | SW4 | R17 |
| LED5 | V17 | SW5 | T18 |
| LED6 | U17 | SW6 | U18 |
| LED7 | U16 | SW7 | R13 |
| LED8 | V16 | SW8 | T8 |
| LED9 | T15 | SW9 | U8 |
| LED10 | U14 | SW10 | R16 |
| LED11 | T16 | SW11 | T13 |
| LED12 | V15 | SW12 | H6 |
| LED13 | V14 | SW13 | U12 |
| LED14 | V12 | SW14 | U11 |
| LED15 | V11 | SW15 | V10 |


## 2) Multiplexer 4-to-1

### Architecture from mux_2bit_4to1.vhd

```vhdl
architecture Behavioral of mux_2bit_4to1 is
begin
    f_o <= a_i when (sel_i = "00") else
           b_i when (sel_i = "01") else
           c_i when (sel_i = "10") else
           d_i; 
           
end architecture Behavioral;

```

### Stimulus process from tb_mux_2bit_4to1.vhd

```vhdl
p_stimulus : process
    begin
        report "Stimulus process started" severity note;

        s_d <= "10"; s_c <= "10"; s_b <= "11"; s_a <= "00"; 
        s_sel <= "00"; wait for 100 ns;
              
        s_sel <= "01"; wait for 100 ns;
        
        s_d <= "11"; s_c <= "10"; s_b <= "00"; s_a <= "00";
        s_sel <= "10"; wait for 100 ns;
        
        s_sel <= "11"; wait for 100 ns;
        
        s_d <= "01"; s_c <= "00"; s_b <= "00"; s_a <= "10"; 
        wait for 100 ns;
                
        s_d <= "00"; s_c <= "11"; s_b <= "10"; s_a <= "01"; 
        s_sel <= "01"; wait for 100 ns;
        
        s_d <= "00"; s_c <= "01"; s_b <= "11"; s_a <= "00";
        wait for 100 ns;
               
        s_d <= "10"; s_c <= "11"; s_b <= "01"; s_a <= "11"; 
        s_sel <= "11"; wait for 100 ns;

        report "Stimulus process finished" severity note;
        wait;
    end process p_stimulus;

```

### Simulation

![Simulace](Images/Simulace.jpg)

## Creating new project and Addition Source


Quick Start > Create Project

![Vytvoření](Images/Create.jpg)


Set Project name and Project location

![Jméno](Images/Name.jpg)


Set type RTL project

![Typ](Images/Typ.jpg)


Create design.vhd. Click Create file set File type to VHDL, File name and click OK.

![Přidání zdroje](Images/AddSources.jpg)


Don't add Constrains

![Contain](Images/Contain.jpg)


Click to Boards next to Parts and select Nexys A7-50T

![Deska](Images/Board.jpg)


Finish it.

![Dokončení](Images/Finish.jpg)


Don't define module click OK and Yes

![Definování In/Out signálů](Images/Def_InOut.jpg)


We have created design.vhd. We create testbench.vhd now.



In File clict to Add Sources...

![Přidání TB](Images/AddSouces.jpg)


Choise Add or create simulation sources

![Pojmenování TB](Images/Sources.jpg)

Create tesbench.vhd. Click Create file set File type to VHDL, File name and click OK.

![Vytvoření TB](Images/CreateTb.jpg)


Don't define module click OK and Yes

![Vytvoření](Images/DefTb_InOut.jpg)

