
Smart_Joint.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000175d0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a18  08017760  08017760  00018760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018178  08018178  0001a084  2**0
                  CONTENTS
  4 .ARM          00000008  08018178  08018178  00019178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018180  08018180  0001a084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018180  08018180  00019180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018184  08018184  00019184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08018188  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005d20  20000088  0801820c  0001a088  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20005da8  0801820c  0001ada8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001a084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003a00d  00000000  00000000  0001a0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000068a6  00000000  00000000  000540c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002e68  00000000  00000000  0005a968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000247f  00000000  00000000  0005d7d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003157c  00000000  00000000  0005fc4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00038bd6  00000000  00000000  000911cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00124a4d  00000000  00000000  000c9da1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ee7ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000d120  00000000  00000000  001ee834  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001fb954  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08017748 	.word	0x08017748

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08017748 	.word	0x08017748

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__aeabi_d2uiz>:
 8000a3c:	004a      	lsls	r2, r1, #1
 8000a3e:	d211      	bcs.n	8000a64 <__aeabi_d2uiz+0x28>
 8000a40:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a44:	d211      	bcs.n	8000a6a <__aeabi_d2uiz+0x2e>
 8000a46:	d50d      	bpl.n	8000a64 <__aeabi_d2uiz+0x28>
 8000a48:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a50:	d40e      	bmi.n	8000a70 <__aeabi_d2uiz+0x34>
 8000a52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6e:	d102      	bne.n	8000a76 <__aeabi_d2uiz+0x3a>
 8000a70:	f04f 30ff 	mov.w	r0, #4294967295
 8000a74:	4770      	bx	lr
 8000a76:	f04f 0000 	mov.w	r0, #0
 8000a7a:	4770      	bx	lr

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a90:	f000 b988 	b.w	8000da4 <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9d08      	ldr	r5, [sp, #32]
 8000ab2:	468e      	mov	lr, r1
 8000ab4:	4604      	mov	r4, r0
 8000ab6:	4688      	mov	r8, r1
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d14a      	bne.n	8000b52 <__udivmoddi4+0xa6>
 8000abc:	428a      	cmp	r2, r1
 8000abe:	4617      	mov	r7, r2
 8000ac0:	d962      	bls.n	8000b88 <__udivmoddi4+0xdc>
 8000ac2:	fab2 f682 	clz	r6, r2
 8000ac6:	b14e      	cbz	r6, 8000adc <__udivmoddi4+0x30>
 8000ac8:	f1c6 0320 	rsb	r3, r6, #32
 8000acc:	fa01 f806 	lsl.w	r8, r1, r6
 8000ad0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ad4:	40b7      	lsls	r7, r6
 8000ad6:	ea43 0808 	orr.w	r8, r3, r8
 8000ada:	40b4      	lsls	r4, r6
 8000adc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ae0:	fa1f fc87 	uxth.w	ip, r7
 8000ae4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ae8:	0c23      	lsrs	r3, r4, #16
 8000aea:	fb0e 8811 	mls	r8, lr, r1, r8
 8000aee:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000af2:	fb01 f20c 	mul.w	r2, r1, ip
 8000af6:	429a      	cmp	r2, r3
 8000af8:	d909      	bls.n	8000b0e <__udivmoddi4+0x62>
 8000afa:	18fb      	adds	r3, r7, r3
 8000afc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b00:	f080 80ea 	bcs.w	8000cd8 <__udivmoddi4+0x22c>
 8000b04:	429a      	cmp	r2, r3
 8000b06:	f240 80e7 	bls.w	8000cd8 <__udivmoddi4+0x22c>
 8000b0a:	3902      	subs	r1, #2
 8000b0c:	443b      	add	r3, r7
 8000b0e:	1a9a      	subs	r2, r3, r2
 8000b10:	b2a3      	uxth	r3, r4
 8000b12:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b16:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b1e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b22:	459c      	cmp	ip, r3
 8000b24:	d909      	bls.n	8000b3a <__udivmoddi4+0x8e>
 8000b26:	18fb      	adds	r3, r7, r3
 8000b28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b2c:	f080 80d6 	bcs.w	8000cdc <__udivmoddi4+0x230>
 8000b30:	459c      	cmp	ip, r3
 8000b32:	f240 80d3 	bls.w	8000cdc <__udivmoddi4+0x230>
 8000b36:	443b      	add	r3, r7
 8000b38:	3802      	subs	r0, #2
 8000b3a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b3e:	eba3 030c 	sub.w	r3, r3, ip
 8000b42:	2100      	movs	r1, #0
 8000b44:	b11d      	cbz	r5, 8000b4e <__udivmoddi4+0xa2>
 8000b46:	40f3      	lsrs	r3, r6
 8000b48:	2200      	movs	r2, #0
 8000b4a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b52:	428b      	cmp	r3, r1
 8000b54:	d905      	bls.n	8000b62 <__udivmoddi4+0xb6>
 8000b56:	b10d      	cbz	r5, 8000b5c <__udivmoddi4+0xb0>
 8000b58:	e9c5 0100 	strd	r0, r1, [r5]
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	4608      	mov	r0, r1
 8000b60:	e7f5      	b.n	8000b4e <__udivmoddi4+0xa2>
 8000b62:	fab3 f183 	clz	r1, r3
 8000b66:	2900      	cmp	r1, #0
 8000b68:	d146      	bne.n	8000bf8 <__udivmoddi4+0x14c>
 8000b6a:	4573      	cmp	r3, lr
 8000b6c:	d302      	bcc.n	8000b74 <__udivmoddi4+0xc8>
 8000b6e:	4282      	cmp	r2, r0
 8000b70:	f200 8105 	bhi.w	8000d7e <__udivmoddi4+0x2d2>
 8000b74:	1a84      	subs	r4, r0, r2
 8000b76:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b7a:	2001      	movs	r0, #1
 8000b7c:	4690      	mov	r8, r2
 8000b7e:	2d00      	cmp	r5, #0
 8000b80:	d0e5      	beq.n	8000b4e <__udivmoddi4+0xa2>
 8000b82:	e9c5 4800 	strd	r4, r8, [r5]
 8000b86:	e7e2      	b.n	8000b4e <__udivmoddi4+0xa2>
 8000b88:	2a00      	cmp	r2, #0
 8000b8a:	f000 8090 	beq.w	8000cae <__udivmoddi4+0x202>
 8000b8e:	fab2 f682 	clz	r6, r2
 8000b92:	2e00      	cmp	r6, #0
 8000b94:	f040 80a4 	bne.w	8000ce0 <__udivmoddi4+0x234>
 8000b98:	1a8a      	subs	r2, r1, r2
 8000b9a:	0c03      	lsrs	r3, r0, #16
 8000b9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ba0:	b280      	uxth	r0, r0
 8000ba2:	b2bc      	uxth	r4, r7
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000baa:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bb2:	fb04 f20c 	mul.w	r2, r4, ip
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	d907      	bls.n	8000bca <__udivmoddi4+0x11e>
 8000bba:	18fb      	adds	r3, r7, r3
 8000bbc:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000bc0:	d202      	bcs.n	8000bc8 <__udivmoddi4+0x11c>
 8000bc2:	429a      	cmp	r2, r3
 8000bc4:	f200 80e0 	bhi.w	8000d88 <__udivmoddi4+0x2dc>
 8000bc8:	46c4      	mov	ip, r8
 8000bca:	1a9b      	subs	r3, r3, r2
 8000bcc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bd0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bd4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bd8:	fb02 f404 	mul.w	r4, r2, r4
 8000bdc:	429c      	cmp	r4, r3
 8000bde:	d907      	bls.n	8000bf0 <__udivmoddi4+0x144>
 8000be0:	18fb      	adds	r3, r7, r3
 8000be2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000be6:	d202      	bcs.n	8000bee <__udivmoddi4+0x142>
 8000be8:	429c      	cmp	r4, r3
 8000bea:	f200 80ca 	bhi.w	8000d82 <__udivmoddi4+0x2d6>
 8000bee:	4602      	mov	r2, r0
 8000bf0:	1b1b      	subs	r3, r3, r4
 8000bf2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bf6:	e7a5      	b.n	8000b44 <__udivmoddi4+0x98>
 8000bf8:	f1c1 0620 	rsb	r6, r1, #32
 8000bfc:	408b      	lsls	r3, r1
 8000bfe:	fa22 f706 	lsr.w	r7, r2, r6
 8000c02:	431f      	orrs	r7, r3
 8000c04:	fa0e f401 	lsl.w	r4, lr, r1
 8000c08:	fa20 f306 	lsr.w	r3, r0, r6
 8000c0c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c10:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c14:	4323      	orrs	r3, r4
 8000c16:	fa00 f801 	lsl.w	r8, r0, r1
 8000c1a:	fa1f fc87 	uxth.w	ip, r7
 8000c1e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c22:	0c1c      	lsrs	r4, r3, #16
 8000c24:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c28:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c2c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c30:	45a6      	cmp	lr, r4
 8000c32:	fa02 f201 	lsl.w	r2, r2, r1
 8000c36:	d909      	bls.n	8000c4c <__udivmoddi4+0x1a0>
 8000c38:	193c      	adds	r4, r7, r4
 8000c3a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c3e:	f080 809c 	bcs.w	8000d7a <__udivmoddi4+0x2ce>
 8000c42:	45a6      	cmp	lr, r4
 8000c44:	f240 8099 	bls.w	8000d7a <__udivmoddi4+0x2ce>
 8000c48:	3802      	subs	r0, #2
 8000c4a:	443c      	add	r4, r7
 8000c4c:	eba4 040e 	sub.w	r4, r4, lr
 8000c50:	fa1f fe83 	uxth.w	lr, r3
 8000c54:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c58:	fb09 4413 	mls	r4, r9, r3, r4
 8000c5c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c60:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c64:	45a4      	cmp	ip, r4
 8000c66:	d908      	bls.n	8000c7a <__udivmoddi4+0x1ce>
 8000c68:	193c      	adds	r4, r7, r4
 8000c6a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c6e:	f080 8082 	bcs.w	8000d76 <__udivmoddi4+0x2ca>
 8000c72:	45a4      	cmp	ip, r4
 8000c74:	d97f      	bls.n	8000d76 <__udivmoddi4+0x2ca>
 8000c76:	3b02      	subs	r3, #2
 8000c78:	443c      	add	r4, r7
 8000c7a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c7e:	eba4 040c 	sub.w	r4, r4, ip
 8000c82:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c86:	4564      	cmp	r4, ip
 8000c88:	4673      	mov	r3, lr
 8000c8a:	46e1      	mov	r9, ip
 8000c8c:	d362      	bcc.n	8000d54 <__udivmoddi4+0x2a8>
 8000c8e:	d05f      	beq.n	8000d50 <__udivmoddi4+0x2a4>
 8000c90:	b15d      	cbz	r5, 8000caa <__udivmoddi4+0x1fe>
 8000c92:	ebb8 0203 	subs.w	r2, r8, r3
 8000c96:	eb64 0409 	sbc.w	r4, r4, r9
 8000c9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c9e:	fa22 f301 	lsr.w	r3, r2, r1
 8000ca2:	431e      	orrs	r6, r3
 8000ca4:	40cc      	lsrs	r4, r1
 8000ca6:	e9c5 6400 	strd	r6, r4, [r5]
 8000caa:	2100      	movs	r1, #0
 8000cac:	e74f      	b.n	8000b4e <__udivmoddi4+0xa2>
 8000cae:	fbb1 fcf2 	udiv	ip, r1, r2
 8000cb2:	0c01      	lsrs	r1, r0, #16
 8000cb4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000cb8:	b280      	uxth	r0, r0
 8000cba:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cbe:	463b      	mov	r3, r7
 8000cc0:	4638      	mov	r0, r7
 8000cc2:	463c      	mov	r4, r7
 8000cc4:	46b8      	mov	r8, r7
 8000cc6:	46be      	mov	lr, r7
 8000cc8:	2620      	movs	r6, #32
 8000cca:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cce:	eba2 0208 	sub.w	r2, r2, r8
 8000cd2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cd6:	e766      	b.n	8000ba6 <__udivmoddi4+0xfa>
 8000cd8:	4601      	mov	r1, r0
 8000cda:	e718      	b.n	8000b0e <__udivmoddi4+0x62>
 8000cdc:	4610      	mov	r0, r2
 8000cde:	e72c      	b.n	8000b3a <__udivmoddi4+0x8e>
 8000ce0:	f1c6 0220 	rsb	r2, r6, #32
 8000ce4:	fa2e f302 	lsr.w	r3, lr, r2
 8000ce8:	40b7      	lsls	r7, r6
 8000cea:	40b1      	lsls	r1, r6
 8000cec:	fa20 f202 	lsr.w	r2, r0, r2
 8000cf0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cfa:	b2bc      	uxth	r4, r7
 8000cfc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d00:	0c11      	lsrs	r1, r2, #16
 8000d02:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d06:	fb08 f904 	mul.w	r9, r8, r4
 8000d0a:	40b0      	lsls	r0, r6
 8000d0c:	4589      	cmp	r9, r1
 8000d0e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d12:	b280      	uxth	r0, r0
 8000d14:	d93e      	bls.n	8000d94 <__udivmoddi4+0x2e8>
 8000d16:	1879      	adds	r1, r7, r1
 8000d18:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d1c:	d201      	bcs.n	8000d22 <__udivmoddi4+0x276>
 8000d1e:	4589      	cmp	r9, r1
 8000d20:	d81f      	bhi.n	8000d62 <__udivmoddi4+0x2b6>
 8000d22:	eba1 0109 	sub.w	r1, r1, r9
 8000d26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d2a:	fb09 f804 	mul.w	r8, r9, r4
 8000d2e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d32:	b292      	uxth	r2, r2
 8000d34:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d38:	4542      	cmp	r2, r8
 8000d3a:	d229      	bcs.n	8000d90 <__udivmoddi4+0x2e4>
 8000d3c:	18ba      	adds	r2, r7, r2
 8000d3e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d42:	d2c4      	bcs.n	8000cce <__udivmoddi4+0x222>
 8000d44:	4542      	cmp	r2, r8
 8000d46:	d2c2      	bcs.n	8000cce <__udivmoddi4+0x222>
 8000d48:	f1a9 0102 	sub.w	r1, r9, #2
 8000d4c:	443a      	add	r2, r7
 8000d4e:	e7be      	b.n	8000cce <__udivmoddi4+0x222>
 8000d50:	45f0      	cmp	r8, lr
 8000d52:	d29d      	bcs.n	8000c90 <__udivmoddi4+0x1e4>
 8000d54:	ebbe 0302 	subs.w	r3, lr, r2
 8000d58:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d5c:	3801      	subs	r0, #1
 8000d5e:	46e1      	mov	r9, ip
 8000d60:	e796      	b.n	8000c90 <__udivmoddi4+0x1e4>
 8000d62:	eba7 0909 	sub.w	r9, r7, r9
 8000d66:	4449      	add	r1, r9
 8000d68:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d6c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d70:	fb09 f804 	mul.w	r8, r9, r4
 8000d74:	e7db      	b.n	8000d2e <__udivmoddi4+0x282>
 8000d76:	4673      	mov	r3, lr
 8000d78:	e77f      	b.n	8000c7a <__udivmoddi4+0x1ce>
 8000d7a:	4650      	mov	r0, sl
 8000d7c:	e766      	b.n	8000c4c <__udivmoddi4+0x1a0>
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e6fd      	b.n	8000b7e <__udivmoddi4+0xd2>
 8000d82:	443b      	add	r3, r7
 8000d84:	3a02      	subs	r2, #2
 8000d86:	e733      	b.n	8000bf0 <__udivmoddi4+0x144>
 8000d88:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d8c:	443b      	add	r3, r7
 8000d8e:	e71c      	b.n	8000bca <__udivmoddi4+0x11e>
 8000d90:	4649      	mov	r1, r9
 8000d92:	e79c      	b.n	8000cce <__udivmoddi4+0x222>
 8000d94:	eba1 0109 	sub.w	r1, r1, r9
 8000d98:	46c4      	mov	ip, r8
 8000d9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d9e:	fb09 f804 	mul.w	r8, r9, r4
 8000da2:	e7c4      	b.n	8000d2e <__udivmoddi4+0x282>

08000da4 <__aeabi_idiv0>:
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop

08000da8 <LL_USART_SetBaudRate>:
                                          uint32_t BaudRate)
#else
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
#endif /* USART_PRESC_PRESCALER */
{
 8000da8:	b480      	push	{r7}
 8000daa:	b087      	sub	sp, #28
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	607a      	str	r2, [r7, #4]
 8000db4:	603b      	str	r3, [r7, #0]
  {
    /* Can Not divide per 0 */
  }
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
#else
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000dbc:	d11a      	bne.n	8000df4 <LL_USART_SetBaudRate+0x4c>
#endif /* USART_PRESC_PRESCALER */
  {
#if defined(USART_PRESC_PRESCALER)
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
#else
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	005a      	lsls	r2, r3, #1
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	085b      	lsrs	r3, r3, #1
 8000dc6:	441a      	add	r2, r3
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
    brrtemp = usartdiv & 0xFFF0U;
 8000dd2:	697a      	ldr	r2, [r7, #20]
 8000dd4:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8000dd8:	4013      	ands	r3, r2
 8000dda:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	085b      	lsrs	r3, r3, #1
 8000de0:	b29b      	uxth	r3, r3
 8000de2:	f003 0307 	and.w	r3, r3, #7
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	60da      	str	r2, [r3, #12]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
#else
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
#endif /* USART_PRESC_PRESCALER */
  }
}
 8000df2:	e00a      	b.n	8000e0a <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	085a      	lsrs	r2, r3, #1
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	441a      	add	r2, r3
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	461a      	mov	r2, r3
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	60da      	str	r2, [r3, #12]
}
 8000e0a:	bf00      	nop
 8000e0c:	371c      	adds	r7, #28
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
	...

08000e18 <Temp_Sensor_Init>:
#include "stm32l4xx_ll_usart.h"


/*------INIZIALIZZAZIONE SENSORE DI TEMPERATURA------*/
void Temp_Sensor_Init(void)
{
 8000e18:	b590      	push	{r4, r7, lr}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
	uint8_t data = 0xF0;
 8000e1e:	23f0      	movs	r3, #240	@ 0xf0
 8000e20:	71fb      	strb	r3, [r7, #7]

	LL_USART_SetBaudRate(huart4.Instance, HAL_RCC_GetPCLK2Freq(), UART_OVERSAMPLING_16, 9600);
 8000e22:	4b1a      	ldr	r3, [pc, #104]	@ (8000e8c <Temp_Sensor_Init+0x74>)
 8000e24:	681c      	ldr	r4, [r3, #0]
 8000e26:	f00f fd3d 	bl	80108a4 <HAL_RCC_GetPCLK2Freq>
 8000e2a:	4601      	mov	r1, r0
 8000e2c:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 8000e30:	2200      	movs	r2, #0
 8000e32:	4620      	mov	r0, r4
 8000e34:	f7ff ffb8 	bl	8000da8 <LL_USART_SetBaudRate>

	HAL_UART_Transmit(TEMP_UART, &data, 1, 100);  // low for 500+us
 8000e38:	1df9      	adds	r1, r7, #7
 8000e3a:	2364      	movs	r3, #100	@ 0x64
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	4813      	ldr	r0, [pc, #76]	@ (8000e8c <Temp_Sensor_Init+0x74>)
 8000e40:	f014 f80a 	bl	8014e58 <HAL_UART_Transmit>
	if (HAL_UART_Receive(TEMP_UART, &data, 1, 1000) != HAL_OK)
 8000e44:	1df9      	adds	r1, r7, #7
 8000e46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	480f      	ldr	r0, [pc, #60]	@ (8000e8c <Temp_Sensor_Init+0x74>)
 8000e4e:	f014 f88c 	bl	8014f6a <HAL_UART_Receive>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <Temp_Sensor_Init+0x44>
		while(1);
 8000e58:	bf00      	nop
 8000e5a:	e7fd      	b.n	8000e58 <Temp_Sensor_Init+0x40>

	LL_USART_SetBaudRate(huart4.Instance, HAL_RCC_GetPCLK2Freq(), UART_OVERSAMPLING_16, 115200);
 8000e5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e8c <Temp_Sensor_Init+0x74>)
 8000e5e:	681c      	ldr	r4, [r3, #0]
 8000e60:	f00f fd20 	bl	80108a4 <HAL_RCC_GetPCLK2Freq>
 8000e64:	4601      	mov	r1, r0
 8000e66:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	4620      	mov	r0, r4
 8000e6e:	f7ff ff9b 	bl	8000da8 <LL_USART_SetBaudRate>

	if (data == 0xF0)
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	2bf0      	cmp	r3, #240	@ 0xf0
 8000e76:	d101      	bne.n	8000e7c <Temp_Sensor_Init+0x64>
		while(1);
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <Temp_Sensor_Init+0x60>

	Temp_Sensor_Write(0xCC);  // skip ROM
 8000e7c:	20cc      	movs	r0, #204	@ 0xcc
 8000e7e:	f000 f807 	bl	8000e90 <Temp_Sensor_Write>
}
 8000e82:	bf00      	nop
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd90      	pop	{r4, r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20000434 	.word	0x20000434

08000e90 <Temp_Sensor_Write>:

/*------SCRITTURA SU SENSORE DI TEMPERATURA------*/
void Temp_Sensor_Write(uint8_t data)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b086      	sub	sp, #24
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4603      	mov	r3, r0
 8000e98:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer[8];

	for (int i=0; i<8; i++)
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	617b      	str	r3, [r7, #20]
 8000e9e:	e017      	b.n	8000ed0 <Temp_Sensor_Write+0x40>
	{
		if ((data & (1<<i))!=0)  // if the bit is high
 8000ea0:	79fa      	ldrb	r2, [r7, #7]
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	fa42 f303 	asr.w	r3, r2, r3
 8000ea8:	f003 0301 	and.w	r3, r3, #1
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d006      	beq.n	8000ebe <Temp_Sensor_Write+0x2e>
		{
			buffer[i] = 0xFF;  // write 1
 8000eb0:	f107 020c 	add.w	r2, r7, #12
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	4413      	add	r3, r2
 8000eb8:	22ff      	movs	r2, #255	@ 0xff
 8000eba:	701a      	strb	r2, [r3, #0]
 8000ebc:	e005      	b.n	8000eca <Temp_Sensor_Write+0x3a>
		}
		else  // if the bit is low
		{
			buffer[i] = 0;  // write 0
 8000ebe:	f107 020c 	add.w	r2, r7, #12
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<8; i++)
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	617b      	str	r3, [r7, #20]
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	2b07      	cmp	r3, #7
 8000ed4:	dde4      	ble.n	8000ea0 <Temp_Sensor_Write+0x10>
		}
	}

	HAL_UART_Transmit(TEMP_UART, buffer, 8, 100);
 8000ed6:	f107 010c 	add.w	r1, r7, #12
 8000eda:	2364      	movs	r3, #100	@ 0x64
 8000edc:	2208      	movs	r2, #8
 8000ede:	4803      	ldr	r0, [pc, #12]	@ (8000eec <Temp_Sensor_Write+0x5c>)
 8000ee0:	f013 ffba 	bl	8014e58 <HAL_UART_Transmit>
}
 8000ee4:	bf00      	nop
 8000ee6:	3718      	adds	r7, #24
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	20000434 	.word	0x20000434

08000ef0 <Temp_Sensor_ReadByte>:

/*------LETTURA BYTE DA SENSORE DI TEMPERATURA------*/
uint8_t Temp_Sensor_ReadByte(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
	uint8_t RxByte = 0;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 8; i++)
 8000efa:	2300      	movs	r3, #0
 8000efc:	71bb      	strb	r3, [r7, #6]
 8000efe:	e00e      	b.n	8000f1e <Temp_Sensor_ReadByte+0x2e>
	{
		RxByte >>= 1;
 8000f00:	79fb      	ldrb	r3, [r7, #7]
 8000f02:	085b      	lsrs	r3, r3, #1
 8000f04:	71fb      	strb	r3, [r7, #7]
		if (Temp_Sensor_ReadBit())
 8000f06:	f000 f813 	bl	8000f30 <Temp_Sensor_ReadBit>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d003      	beq.n	8000f18 <Temp_Sensor_ReadByte+0x28>
		{
			RxByte |= 0x80;
 8000f10:	79fb      	ldrb	r3, [r7, #7]
 8000f12:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f16:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 8; i++)
 8000f18:	79bb      	ldrb	r3, [r7, #6]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	71bb      	strb	r3, [r7, #6]
 8000f1e:	79bb      	ldrb	r3, [r7, #6]
 8000f20:	2b07      	cmp	r3, #7
 8000f22:	d9ed      	bls.n	8000f00 <Temp_Sensor_ReadByte+0x10>
		}
	}
	return RxByte;
 8000f24:	79fb      	ldrb	r3, [r7, #7]
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
	...

08000f30 <Temp_Sensor_ReadBit>:

/*------LETTURA BIT DA SENSORE DI TEMPERATURA------*/
uint8_t Temp_Sensor_ReadBit(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
    uint8_t ReadBitCMD = 0xFF;
 8000f36:	23ff      	movs	r3, #255	@ 0xff
 8000f38:	71fb      	strb	r3, [r7, #7]
    uint8_t RxBit;

    // Send Read Bit CMD
    HAL_UART_Transmit(&huart1, &ReadBitCMD, 1, 1);
 8000f3a:	1df9      	adds	r1, r7, #7
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	2201      	movs	r2, #1
 8000f40:	4808      	ldr	r0, [pc, #32]	@ (8000f64 <Temp_Sensor_ReadBit+0x34>)
 8000f42:	f013 ff89 	bl	8014e58 <HAL_UART_Transmit>
    // Receive The Bit
    HAL_UART_Receive(&huart1, &RxBit, 1, 1);
 8000f46:	1db9      	adds	r1, r7, #6
 8000f48:	2301      	movs	r3, #1
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	4805      	ldr	r0, [pc, #20]	@ (8000f64 <Temp_Sensor_ReadBit+0x34>)
 8000f4e:	f014 f80c 	bl	8014f6a <HAL_UART_Receive>

    return (RxBit & 0x01);
 8000f52:	79bb      	ldrb	r3, [r7, #6]
 8000f54:	f003 0301 	and.w	r3, r3, #1
 8000f58:	b2db      	uxtb	r3, r3
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	200004bc 	.word	0x200004bc

08000f68 <Read_Temperature>:

/*------LETTURA TEMPERATURA------*/
uint16_t Read_Temperature(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
	uint8_t Temp_LSB = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	71fb      	strb	r3, [r7, #7]
	uint8_t Temp_MSB = 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	71bb      	strb	r3, [r7, #6]
	uint16_t Temp = 0;
 8000f76:	2300      	movs	r3, #0
 8000f78:	80bb      	strh	r3, [r7, #4]
	
	Temp_Sensor_Init();
 8000f7a:	f7ff ff4d 	bl	8000e18 <Temp_Sensor_Init>
	Temp_Sensor_Write(0xCC);  // skip ROM
 8000f7e:	20cc      	movs	r0, #204	@ 0xcc
 8000f80:	f7ff ff86 	bl	8000e90 <Temp_Sensor_Write>

	uint8_t status = Temp_Sensor_ReadBit();
 8000f84:	f7ff ffd4 	bl	8000f30 <Temp_Sensor_ReadBit>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	70fb      	strb	r3, [r7, #3]

	if (status) 
 8000f8c:	78fb      	ldrb	r3, [r7, #3]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d01d      	beq.n	8000fce <Read_Temperature+0x66>
	{
		Temp_Sensor_Write(0xBE);  // read Scratch-pad
 8000f92:	20be      	movs	r0, #190	@ 0xbe
 8000f94:	f7ff ff7c 	bl	8000e90 <Temp_Sensor_Write>
		Temp_LSB = Temp_Sensor_ReadByte();
 8000f98:	f7ff ffaa 	bl	8000ef0 <Temp_Sensor_ReadByte>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	71fb      	strb	r3, [r7, #7]
	    Temp_MSB = Temp_Sensor_ReadByte();
 8000fa0:	f7ff ffa6 	bl	8000ef0 <Temp_Sensor_ReadByte>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	71bb      	strb	r3, [r7, #6]
		Temp_Sensor_Init();
 8000fa8:	f7ff ff36 	bl	8000e18 <Temp_Sensor_Init>
		Temp_Sensor_Write(0xCC);  // skip ROM
 8000fac:	20cc      	movs	r0, #204	@ 0xcc
 8000fae:	f7ff ff6f 	bl	8000e90 <Temp_Sensor_Write>
		Temp_Sensor_Write(0x44);  // convert t
 8000fb2:	2044      	movs	r0, #68	@ 0x44
 8000fb4:	f7ff ff6c 	bl	8000e90 <Temp_Sensor_Write>
		Temp = ((Temp_MSB << 8)) | Temp_LSB;
 8000fb8:	79bb      	ldrb	r3, [r7, #6]
 8000fba:	b21b      	sxth	r3, r3
 8000fbc:	021b      	lsls	r3, r3, #8
 8000fbe:	b21a      	sxth	r2, r3
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	b21b      	sxth	r3, r3
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	b21b      	sxth	r3, r3
 8000fc8:	80bb      	strh	r3, [r7, #4]
		return Temp;
 8000fca:	88bb      	ldrh	r3, [r7, #4]
 8000fcc:	e000      	b.n	8000fd0 <Read_Temperature+0x68>
	}
	
	return 0; 
 8000fce:	2300      	movs	r3, #0
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3708      	adds	r7, #8
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <INA3221_Init>:
#include "INA3221_reg.h"
#include "peripherals.h"
#include "global_variables.h"

void INA3221_Init()
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
	uint16_t rcheck = 0;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	80fb      	strh	r3, [r7, #6]

	INA3221_write_reg(INA3221_REG_CONFIG, 0x8000);   //RESET
 8000fe2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f000 f880 	bl	80010ec <INA3221_write_reg>

	HAL_Delay(100);
 8000fec:	2064      	movs	r0, #100	@ 0x64
 8000fee:	f00a fa1f 	bl	800b430 <HAL_Delay>

	INA3221_read_reg(INA3221_REG_MID, &rcheck);
 8000ff2:	1dbb      	adds	r3, r7, #6
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	20fe      	movs	r0, #254	@ 0xfe
 8000ff8:	f000 f842 	bl	8001080 <INA3221_read_reg>

	if(rcheck != INA3221_DEFAULT_MID)
 8000ffc:	88fb      	ldrh	r3, [r7, #6]
 8000ffe:	f245 4249 	movw	r2, #21577	@ 0x5449
 8001002:	4293      	cmp	r3, r2
 8001004:	d001      	beq.n	800100a <INA3221_Init+0x32>
		while(1);
 8001006:	bf00      	nop
 8001008:	e7fd      	b.n	8001006 <INA3221_Init+0x2e>

	INA3221_write_reg(INA3221_REG_CONFIG, 0x7D27);   //CH1 CH2 CH3 Enabled, 512 AVG, 1.1ms conv time, continous mode
 800100a:	f647 5127 	movw	r1, #32039	@ 0x7d27
 800100e:	2000      	movs	r0, #0
 8001010:	f000 f86c 	bl	80010ec <INA3221_write_reg>
	INA3221_Read_Measure(&Supply);
 8001014:	4803      	ldr	r0, [pc, #12]	@ (8001024 <INA3221_Init+0x4c>)
 8001016:	f000 f807 	bl	8001028 <INA3221_Read_Measure>
}
 800101a:	bf00      	nop
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	200038e0 	.word	0x200038e0

08001028 <INA3221_Read_Measure>:

void INA3221_Read_Measure(supply_bus_t *measure)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
	INA3221_read_reg(INA3221_REG_BUSVOLTAGE_1, (uint16_t *)&(measure->v1));
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	4619      	mov	r1, r3
 8001034:	2002      	movs	r0, #2
 8001036:	f000 f823 	bl	8001080 <INA3221_read_reg>
	INA3221_read_reg(INA3221_REG_BUSVOLTAGE_2, (uint16_t *)&(measure->v2));
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	3302      	adds	r3, #2
 800103e:	4619      	mov	r1, r3
 8001040:	2004      	movs	r0, #4
 8001042:	f000 f81d 	bl	8001080 <INA3221_read_reg>
	INA3221_read_reg(INA3221_REG_BUSVOLTAGE_3, (uint16_t *)&(measure->v3));
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	3304      	adds	r3, #4
 800104a:	4619      	mov	r1, r3
 800104c:	2006      	movs	r0, #6
 800104e:	f000 f817 	bl	8001080 <INA3221_read_reg>
	INA3221_read_reg(INA3221_REG_SHUNTVOLTAGE_1, (uint16_t *)&(measure->i1));
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	3306      	adds	r3, #6
 8001056:	4619      	mov	r1, r3
 8001058:	2001      	movs	r0, #1
 800105a:	f000 f811 	bl	8001080 <INA3221_read_reg>
	INA3221_read_reg(INA3221_REG_SHUNTVOLTAGE_2, (uint16_t *)&(measure->i2));
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	3308      	adds	r3, #8
 8001062:	4619      	mov	r1, r3
 8001064:	2003      	movs	r0, #3
 8001066:	f000 f80b 	bl	8001080 <INA3221_read_reg>
	INA3221_read_reg(INA3221_REG_SHUNTVOLTAGE_3, (uint16_t *)&(measure->i3));
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	330a      	adds	r3, #10
 800106e:	4619      	mov	r1, r3
 8001070:	2005      	movs	r0, #5
 8001072:	f000 f805 	bl	8001080 <INA3221_read_reg>
}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
	...

08001080 <INA3221_read_reg>:


int INA3221_read_reg(uint8_t reg, uint16_t *rdata)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b086      	sub	sp, #24
 8001084:	af02      	add	r7, sp, #8
 8001086:	4603      	mov	r3, r0
 8001088:	6039      	str	r1, [r7, #0]
 800108a:	71fb      	strb	r3, [r7, #7]
	int result = -1;
 800108c:	f04f 33ff 	mov.w	r3, #4294967295
 8001090:	60fb      	str	r3, [r7, #12]
	uint8_t data[2] = {0};
 8001092:	2300      	movs	r3, #0
 8001094:	813b      	strh	r3, [r7, #8]

	if(HAL_I2C_Master_Transmit(I2C, INA3221_ADDR_0 << 1, &reg, 1, 100) == HAL_OK)
 8001096:	1dfa      	adds	r2, r7, #7
 8001098:	2364      	movs	r3, #100	@ 0x64
 800109a:	9300      	str	r3, [sp, #0]
 800109c:	2301      	movs	r3, #1
 800109e:	2180      	movs	r1, #128	@ 0x80
 80010a0:	4811      	ldr	r0, [pc, #68]	@ (80010e8 <INA3221_read_reg+0x68>)
 80010a2:	f00d fc63 	bl	800e96c <HAL_I2C_Master_Transmit>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d118      	bne.n	80010de <INA3221_read_reg+0x5e>
	{

		if(HAL_I2C_Master_Receive(I2C,  INA3221_ADDR_0 << 1, data, 2, 100) == HAL_OK)
 80010ac:	f107 0208 	add.w	r2, r7, #8
 80010b0:	2364      	movs	r3, #100	@ 0x64
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	2302      	movs	r3, #2
 80010b6:	2180      	movs	r1, #128	@ 0x80
 80010b8:	480b      	ldr	r0, [pc, #44]	@ (80010e8 <INA3221_read_reg+0x68>)
 80010ba:	f00d fd6f 	bl	800eb9c <HAL_I2C_Master_Receive>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d10c      	bne.n	80010de <INA3221_read_reg+0x5e>
		{
			result = 0;
 80010c4:	2300      	movs	r3, #0
 80010c6:	60fb      	str	r3, [r7, #12]
			*rdata = (data[0] << 8) | data[1];
 80010c8:	7a3b      	ldrb	r3, [r7, #8]
 80010ca:	b21b      	sxth	r3, r3
 80010cc:	021b      	lsls	r3, r3, #8
 80010ce:	b21a      	sxth	r2, r3
 80010d0:	7a7b      	ldrb	r3, [r7, #9]
 80010d2:	b21b      	sxth	r3, r3
 80010d4:	4313      	orrs	r3, r2
 80010d6:	b21b      	sxth	r3, r3
 80010d8:	b29a      	uxth	r2, r3
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	801a      	strh	r2, [r3, #0]
		}
	}

	return result;
 80010de:	68fb      	ldr	r3, [r7, #12]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3710      	adds	r7, #16
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	20000180 	.word	0x20000180

080010ec <INA3221_write_reg>:


int INA3221_write_reg(uint8_t reg, uint16_t wdata)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af02      	add	r7, sp, #8
 80010f2:	4603      	mov	r3, r0
 80010f4:	460a      	mov	r2, r1
 80010f6:	71fb      	strb	r3, [r7, #7]
 80010f8:	4613      	mov	r3, r2
 80010fa:	80bb      	strh	r3, [r7, #4]
    int result = -1;
 80010fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001100:	60fb      	str	r3, [r7, #12]
    uint8_t data[3];
    
    data[0] = reg;                    
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	723b      	strb	r3, [r7, #8]
    data[1] = (wdata >> 8);          
 8001106:	88bb      	ldrh	r3, [r7, #4]
 8001108:	0a1b      	lsrs	r3, r3, #8
 800110a:	b29b      	uxth	r3, r3
 800110c:	b2db      	uxtb	r3, r3
 800110e:	727b      	strb	r3, [r7, #9]
    data[2] = (wdata & 0xFF);        
 8001110:	88bb      	ldrh	r3, [r7, #4]
 8001112:	b2db      	uxtb	r3, r3
 8001114:	72bb      	strb	r3, [r7, #10]

    if(HAL_I2C_Master_Transmit(I2C, INA3221_ADDR_0 << 1, data, 3, 100) == HAL_OK)
 8001116:	f107 0208 	add.w	r2, r7, #8
 800111a:	2364      	movs	r3, #100	@ 0x64
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	2303      	movs	r3, #3
 8001120:	2180      	movs	r1, #128	@ 0x80
 8001122:	4806      	ldr	r0, [pc, #24]	@ (800113c <INA3221_write_reg+0x50>)
 8001124:	f00d fc22 	bl	800e96c <HAL_I2C_Master_Transmit>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d101      	bne.n	8001132 <INA3221_write_reg+0x46>
    {
        result = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	60fb      	str	r3, [r7, #12]
    }
    
    return result;
 8001132:	68fb      	ldr	r3, [r7, #12]
}
 8001134:	4618      	mov	r0, r3
 8001136:	3710      	adds	r7, #16
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20000180 	.word	0x20000180

08001140 <RTC_Init>:
#include "RTC.h"


/*-----INIZiALIZZAZIONE ORA RTC-----*/
void RTC_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
	for (int retry = 0; retry < 3; retry++)
 8001146:	2300      	movs	r3, #0
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	e00b      	b.n	8001164 <RTC_Init+0x24>
	{
		if (Get_DateTime_From_Network())
 800114c:	f000 f814 	bl	8001178 <Get_DateTime_From_Network>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d10c      	bne.n	8001170 <RTC_Init+0x30>
		{
			return;
		}
		HAL_Delay(1000);
 8001156:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800115a:	f00a f969 	bl	800b430 <HAL_Delay>
	for (int retry = 0; retry < 3; retry++)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	3301      	adds	r3, #1
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2b02      	cmp	r3, #2
 8001168:	ddf0      	ble.n	800114c <RTC_Init+0xc>
	}
	Set_Default_DateTime();
 800116a:	f000 f905 	bl	8001378 <Set_Default_DateTime>
 800116e:	e000      	b.n	8001172 <RTC_Init+0x32>
			return;
 8001170:	bf00      	nop
}
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <Get_DateTime_From_Network>:

/*-----SINCRONIZZAZIONE RTC DA RETE-----*/
int Get_DateTime_From_Network(void)
{
 8001178:	b5b0      	push	{r4, r5, r7, lr}
 800117a:	b0a2      	sub	sp, #136	@ 0x88
 800117c:	af00      	add	r7, sp, #0
	char response[100] = {0};
 800117e:	f107 031c 	add.w	r3, r7, #28
 8001182:	2264      	movs	r2, #100	@ 0x64
 8001184:	2100      	movs	r1, #0
 8001186:	4618      	mov	r0, r3
 8001188:	f015 fa0e 	bl	80165a8 <memset>
	RTC_DateTypeDef sDate = {0};
 800118c:	2300      	movs	r3, #0
 800118e:	61bb      	str	r3, [r7, #24]
	RTC_TimeTypeDef sTime = {0};
 8001190:	1d3b      	adds	r3, r7, #4
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]
 800119c:	611a      	str	r2, [r3, #16]

	SIM_Send_Command("AT+CCLK?\r");
 800119e:	4872      	ldr	r0, [pc, #456]	@ (8001368 <Get_DateTime_From_Network+0x1f0>)
 80011a0:	f000 fcc8 	bl	8001b34 <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 80011a4:	f107 031c 	add.w	r3, r7, #28
 80011a8:	f241 3188 	movw	r1, #5000	@ 0x1388
 80011ac:	4618      	mov	r0, r3
 80011ae:	f000 fced 	bl	8001b8c <SIM_Receive_Response>

    char* cclk_pos = strstr(response, "+CCLK: \"");
 80011b2:	f107 031c 	add.w	r3, r7, #28
 80011b6:	496d      	ldr	r1, [pc, #436]	@ (800136c <Get_DateTime_From_Network+0x1f4>)
 80011b8:	4618      	mov	r0, r3
 80011ba:	f015 fa2f 	bl	801661c <strstr>
 80011be:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    if (cclk_pos == NULL)
 80011c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d101      	bne.n	80011ce <Get_DateTime_From_Network+0x56>
	{
        return 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	e0c8      	b.n	8001360 <Get_DateTime_From_Network+0x1e8>
    }

    char* time_start = cclk_pos + 8;
 80011ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80011d2:	3308      	adds	r3, #8
 80011d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

    if (strlen(time_start) < 17)
 80011d8:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80011dc:	f7ff f802 	bl	80001e4 <strlen>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b10      	cmp	r3, #16
 80011e4:	d801      	bhi.n	80011ea <Get_DateTime_From_Network+0x72>
	{
		return 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	e0ba      	b.n	8001360 <Get_DateTime_From_Network+0x1e8>
	}

	sDate.Year = (time_start[0] - '0') * 10 + (time_start[1] - '0');
 80011ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	3b30      	subs	r3, #48	@ 0x30
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	461a      	mov	r2, r3
 80011f6:	0092      	lsls	r2, r2, #2
 80011f8:	4413      	add	r3, r2
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001202:	3301      	adds	r3, #1
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	4413      	add	r3, r2
 8001208:	b2db      	uxtb	r3, r3
 800120a:	3b30      	subs	r3, #48	@ 0x30
 800120c:	b2db      	uxtb	r3, r3
 800120e:	76fb      	strb	r3, [r7, #27]
	sDate.Month = (time_start[3] - '0') * 10 + (time_start[4] - '0');
 8001210:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001214:	3303      	adds	r3, #3
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	3b30      	subs	r3, #48	@ 0x30
 800121a:	b2db      	uxtb	r3, r3
 800121c:	461a      	mov	r2, r3
 800121e:	0092      	lsls	r2, r2, #2
 8001220:	4413      	add	r3, r2
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	b2da      	uxtb	r2, r3
 8001226:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800122a:	3304      	adds	r3, #4
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	4413      	add	r3, r2
 8001230:	b2db      	uxtb	r3, r3
 8001232:	3b30      	subs	r3, #48	@ 0x30
 8001234:	b2db      	uxtb	r3, r3
 8001236:	767b      	strb	r3, [r7, #25]
	sDate.Date = (time_start[6] - '0') * 10 + (time_start[7] - '0');
 8001238:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800123c:	3306      	adds	r3, #6
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	3b30      	subs	r3, #48	@ 0x30
 8001242:	b2db      	uxtb	r3, r3
 8001244:	461a      	mov	r2, r3
 8001246:	0092      	lsls	r2, r2, #2
 8001248:	4413      	add	r3, r2
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	b2da      	uxtb	r2, r3
 800124e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001252:	3307      	adds	r3, #7
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	4413      	add	r3, r2
 8001258:	b2db      	uxtb	r3, r3
 800125a:	3b30      	subs	r3, #48	@ 0x30
 800125c:	b2db      	uxtb	r3, r3
 800125e:	76bb      	strb	r3, [r7, #26]

	sTime.Hours = (time_start[9] - '0') * 10 + (time_start[10] - '0');
 8001260:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001264:	3309      	adds	r3, #9
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	3b30      	subs	r3, #48	@ 0x30
 800126a:	b2db      	uxtb	r3, r3
 800126c:	461a      	mov	r2, r3
 800126e:	0092      	lsls	r2, r2, #2
 8001270:	4413      	add	r3, r2
 8001272:	005b      	lsls	r3, r3, #1
 8001274:	b2da      	uxtb	r2, r3
 8001276:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800127a:	330a      	adds	r3, #10
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	4413      	add	r3, r2
 8001280:	b2db      	uxtb	r3, r3
 8001282:	3b30      	subs	r3, #48	@ 0x30
 8001284:	b2db      	uxtb	r3, r3
 8001286:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = (time_start[12] - '0') * 10 + (time_start[13] - '0');
 8001288:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800128c:	330c      	adds	r3, #12
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	3b30      	subs	r3, #48	@ 0x30
 8001292:	b2db      	uxtb	r3, r3
 8001294:	461a      	mov	r2, r3
 8001296:	0092      	lsls	r2, r2, #2
 8001298:	4413      	add	r3, r2
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	b2da      	uxtb	r2, r3
 800129e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80012a2:	330d      	adds	r3, #13
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	4413      	add	r3, r2
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	3b30      	subs	r3, #48	@ 0x30
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = (time_start[15] - '0') * 10 + (time_start[16] - '0');
 80012b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80012b4:	330f      	adds	r3, #15
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	3b30      	subs	r3, #48	@ 0x30
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	461a      	mov	r2, r3
 80012be:	0092      	lsls	r2, r2, #2
 80012c0:	4413      	add	r3, r2
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	b2da      	uxtb	r2, r3
 80012c6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80012ca:	3310      	adds	r3, #16
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	4413      	add	r3, r2
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	3b30      	subs	r3, #48	@ 0x30
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	71bb      	strb	r3, [r7, #6]

	if (sDate.Month < 1 || sDate.Month > 12 ||
 80012d8:	7e7b      	ldrb	r3, [r7, #25]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d011      	beq.n	8001302 <Get_DateTime_From_Network+0x18a>
 80012de:	7e7b      	ldrb	r3, [r7, #25]
 80012e0:	2b0c      	cmp	r3, #12
 80012e2:	d80e      	bhi.n	8001302 <Get_DateTime_From_Network+0x18a>
        sDate.Date < 1 || sDate.Date > 31 ||
 80012e4:	7ebb      	ldrb	r3, [r7, #26]
	if (sDate.Month < 1 || sDate.Month > 12 ||
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d00b      	beq.n	8001302 <Get_DateTime_From_Network+0x18a>
        sDate.Date < 1 || sDate.Date > 31 ||
 80012ea:	7ebb      	ldrb	r3, [r7, #26]
 80012ec:	2b1f      	cmp	r3, #31
 80012ee:	d808      	bhi.n	8001302 <Get_DateTime_From_Network+0x18a>
        sTime.Hours > 23 || sTime.Minutes > 59 || sTime.Seconds > 59) {
 80012f0:	793b      	ldrb	r3, [r7, #4]
        sDate.Date < 1 || sDate.Date > 31 ||
 80012f2:	2b17      	cmp	r3, #23
 80012f4:	d805      	bhi.n	8001302 <Get_DateTime_From_Network+0x18a>
        sTime.Hours > 23 || sTime.Minutes > 59 || sTime.Seconds > 59) {
 80012f6:	797b      	ldrb	r3, [r7, #5]
 80012f8:	2b3b      	cmp	r3, #59	@ 0x3b
 80012fa:	d802      	bhi.n	8001302 <Get_DateTime_From_Network+0x18a>
 80012fc:	79bb      	ldrb	r3, [r7, #6]
 80012fe:	2b3b      	cmp	r3, #59	@ 0x3b
 8001300:	d901      	bls.n	8001306 <Get_DateTime_From_Network+0x18e>
        return 0;
 8001302:	2300      	movs	r3, #0
 8001304:	e02c      	b.n	8001360 <Get_DateTime_From_Network+0x1e8>
    }

	sDate.WeekDay = Calculate_Weekday(sDate.Year + 2000, sDate.Month, sDate.Date);
 8001306:	7efb      	ldrb	r3, [r7, #27]
 8001308:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800130c:	b29b      	uxth	r3, r3
 800130e:	7e79      	ldrb	r1, [r7, #25]
 8001310:	7eba      	ldrb	r2, [r7, #26]
 8001312:	4618      	mov	r0, r3
 8001314:	f000 f874 	bl	8001400 <Calculate_Weekday>
 8001318:	4603      	mov	r3, r0
 800131a:	763b      	strb	r3, [r7, #24]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800131c:	2300      	movs	r3, #0
 800131e:	613b      	str	r3, [r7, #16]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]

	HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001324:	f107 0318 	add.w	r3, r7, #24
 8001328:	2200      	movs	r2, #0
 800132a:	4619      	mov	r1, r3
 800132c:	4810      	ldr	r0, [pc, #64]	@ (8001370 <Get_DateTime_From_Network+0x1f8>)
 800132e:	f010 f96c 	bl	801160a <HAL_RTC_SetDate>
	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001332:	1d3b      	adds	r3, r7, #4
 8001334:	2200      	movs	r2, #0
 8001336:	4619      	mov	r1, r3
 8001338:	480d      	ldr	r0, [pc, #52]	@ (8001370 <Get_DateTime_From_Network+0x1f8>)
 800133a:	f010 f86d 	bl	8011418 <HAL_RTC_SetTime>

    sys.onDate = sDate;
 800133e:	4b0d      	ldr	r3, [pc, #52]	@ (8001374 <Get_DateTime_From_Network+0x1fc>)
 8001340:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001344:	461a      	mov	r2, r3
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	6413      	str	r3, [r2, #64]	@ 0x40
    sys.onTime = sTime;
 800134a:	4b0a      	ldr	r3, [pc, #40]	@ (8001374 <Get_DateTime_From_Network+0x1fc>)
 800134c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001350:	f103 0444 	add.w	r4, r3, #68	@ 0x44
 8001354:	1d3d      	adds	r5, r7, #4
 8001356:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001358:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800135a:	682b      	ldr	r3, [r5, #0]
 800135c:	6023      	str	r3, [r4, #0]
    
	return 1;
 800135e:	2301      	movs	r3, #1
}
 8001360:	4618      	mov	r0, r3
 8001362:	3788      	adds	r7, #136	@ 0x88
 8001364:	46bd      	mov	sp, r7
 8001366:	bdb0      	pop	{r4, r5, r7, pc}
 8001368:	08017760 	.word	0x08017760
 800136c:	0801776c 	.word	0x0801776c
 8001370:	20000218 	.word	0x20000218
 8001374:	200005d8 	.word	0x200005d8

08001378 <Set_Default_DateTime>:

/*-----DATA E ORA DI DEFAULT 1/1/2020 00:00:00-----*/
void Set_Default_DateTime(void)
{
 8001378:	b5b0      	push	{r4, r5, r7, lr}
 800137a:	b086      	sub	sp, #24
 800137c:	af00      	add	r7, sp, #0
    RTC_DateTypeDef sDate = {0};
 800137e:	2300      	movs	r3, #0
 8001380:	617b      	str	r3, [r7, #20]
    RTC_TimeTypeDef sTime = {0};
 8001382:	463b      	mov	r3, r7
 8001384:	2200      	movs	r2, #0
 8001386:	601a      	str	r2, [r3, #0]
 8001388:	605a      	str	r2, [r3, #4]
 800138a:	609a      	str	r2, [r3, #8]
 800138c:	60da      	str	r2, [r3, #12]
 800138e:	611a      	str	r2, [r3, #16]

    // Default: 01/01/2020 00:00:00
    sDate.Year = 20;  // 2020
 8001390:	2314      	movs	r3, #20
 8001392:	75fb      	strb	r3, [r7, #23]
    sDate.Month = RTC_MONTH_JANUARY;
 8001394:	2301      	movs	r3, #1
 8001396:	757b      	strb	r3, [r7, #21]
    sDate.Date = 1;
 8001398:	2301      	movs	r3, #1
 800139a:	75bb      	strb	r3, [r7, #22]
    sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY; // 1 Jan 2020 era mercoledì
 800139c:	2303      	movs	r3, #3
 800139e:	753b      	strb	r3, [r7, #20]

    sTime.Hours = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	703b      	strb	r3, [r7, #0]
    sTime.Minutes = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	707b      	strb	r3, [r7, #1]
    sTime.Seconds = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	70bb      	strb	r3, [r7, #2]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60fb      	str	r3, [r7, #12]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80013b0:	2300      	movs	r3, #0
 80013b2:	613b      	str	r3, [r7, #16]

    HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80013b4:	f107 0314 	add.w	r3, r7, #20
 80013b8:	2200      	movs	r2, #0
 80013ba:	4619      	mov	r1, r3
 80013bc:	480e      	ldr	r0, [pc, #56]	@ (80013f8 <Set_Default_DateTime+0x80>)
 80013be:	f010 f924 	bl	801160a <HAL_RTC_SetDate>
    HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80013c2:	463b      	mov	r3, r7
 80013c4:	2200      	movs	r2, #0
 80013c6:	4619      	mov	r1, r3
 80013c8:	480b      	ldr	r0, [pc, #44]	@ (80013f8 <Set_Default_DateTime+0x80>)
 80013ca:	f010 f825 	bl	8011418 <HAL_RTC_SetTime>

    sys.onDate = sDate;
 80013ce:	4b0b      	ldr	r3, [pc, #44]	@ (80013fc <Set_Default_DateTime+0x84>)
 80013d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013d4:	461a      	mov	r2, r3
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	6413      	str	r3, [r2, #64]	@ 0x40
    sys.onTime = sTime;
 80013da:	4b08      	ldr	r3, [pc, #32]	@ (80013fc <Set_Default_DateTime+0x84>)
 80013dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013e0:	f103 0444 	add.w	r4, r3, #68	@ 0x44
 80013e4:	463d      	mov	r5, r7
 80013e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013ea:	682b      	ldr	r3, [r5, #0]
 80013ec:	6023      	str	r3, [r4, #0]
}
 80013ee:	bf00      	nop
 80013f0:	3718      	adds	r7, #24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bdb0      	pop	{r4, r5, r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000218 	.word	0x20000218
 80013fc:	200005d8 	.word	0x200005d8

08001400 <Calculate_Weekday>:

/*-----CALCOLO GIORNO SETTIMANA-----*/
uint8_t Calculate_Weekday(uint16_t year, uint8_t month, uint8_t day)
{
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	80fb      	strh	r3, [r7, #6]
 800140a:	460b      	mov	r3, r1
 800140c:	717b      	strb	r3, [r7, #5]
 800140e:	4613      	mov	r3, r2
 8001410:	713b      	strb	r3, [r7, #4]
    // Algoritmo di Zeller per calcolo giorno settimana
    if (month < 3) {
 8001412:	797b      	ldrb	r3, [r7, #5]
 8001414:	2b02      	cmp	r3, #2
 8001416:	d805      	bhi.n	8001424 <Calculate_Weekday+0x24>
        month += 12;
 8001418:	797b      	ldrb	r3, [r7, #5]
 800141a:	330c      	adds	r3, #12
 800141c:	717b      	strb	r3, [r7, #5]
        year--;
 800141e:	88fb      	ldrh	r3, [r7, #6]
 8001420:	3b01      	subs	r3, #1
 8001422:	80fb      	strh	r3, [r7, #6]
    }
    uint8_t zeller_day = (day + ((13 * (month + 1)) / 5) + year + (year / 4) - (year / 100) + (year / 400)) % 7;
 8001424:	7939      	ldrb	r1, [r7, #4]
 8001426:	797b      	ldrb	r3, [r7, #5]
 8001428:	1c5a      	adds	r2, r3, #1
 800142a:	4613      	mov	r3, r2
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	4413      	add	r3, r2
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	4413      	add	r3, r2
 8001434:	4a1e      	ldr	r2, [pc, #120]	@ (80014b0 <Calculate_Weekday+0xb0>)
 8001436:	fb82 0203 	smull	r0, r2, r2, r3
 800143a:	1052      	asrs	r2, r2, #1
 800143c:	17db      	asrs	r3, r3, #31
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	18ca      	adds	r2, r1, r3
 8001442:	88fb      	ldrh	r3, [r7, #6]
 8001444:	4413      	add	r3, r2
 8001446:	88fa      	ldrh	r2, [r7, #6]
 8001448:	0892      	lsrs	r2, r2, #2
 800144a:	b292      	uxth	r2, r2
 800144c:	4413      	add	r3, r2
 800144e:	88fa      	ldrh	r2, [r7, #6]
 8001450:	4918      	ldr	r1, [pc, #96]	@ (80014b4 <Calculate_Weekday+0xb4>)
 8001452:	fba1 1202 	umull	r1, r2, r1, r2
 8001456:	0952      	lsrs	r2, r2, #5
 8001458:	b292      	uxth	r2, r2
 800145a:	1a9b      	subs	r3, r3, r2
 800145c:	88fa      	ldrh	r2, [r7, #6]
 800145e:	4915      	ldr	r1, [pc, #84]	@ (80014b4 <Calculate_Weekday+0xb4>)
 8001460:	fba1 1202 	umull	r1, r2, r1, r2
 8001464:	09d2      	lsrs	r2, r2, #7
 8001466:	b292      	uxth	r2, r2
 8001468:	441a      	add	r2, r3
 800146a:	4b13      	ldr	r3, [pc, #76]	@ (80014b8 <Calculate_Weekday+0xb8>)
 800146c:	fb83 1302 	smull	r1, r3, r3, r2
 8001470:	4413      	add	r3, r2
 8001472:	1099      	asrs	r1, r3, #2
 8001474:	17d3      	asrs	r3, r2, #31
 8001476:	1ac9      	subs	r1, r1, r3
 8001478:	460b      	mov	r3, r1
 800147a:	00db      	lsls	r3, r3, #3
 800147c:	1a5b      	subs	r3, r3, r1
 800147e:	1ad1      	subs	r1, r2, r3
 8001480:	460b      	mov	r3, r1
 8001482:	73fb      	strb	r3, [r7, #15]

    uint8_t hal_weekday_map[] = {RTC_WEEKDAY_SATURDAY, RTC_WEEKDAY_SUNDAY, RTC_WEEKDAY_MONDAY,
 8001484:	4a0d      	ldr	r2, [pc, #52]	@ (80014bc <Calculate_Weekday+0xbc>)
 8001486:	f107 0308 	add.w	r3, r7, #8
 800148a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800148e:	6018      	str	r0, [r3, #0]
 8001490:	3304      	adds	r3, #4
 8001492:	8019      	strh	r1, [r3, #0]
 8001494:	3302      	adds	r3, #2
 8001496:	0c0a      	lsrs	r2, r1, #16
 8001498:	701a      	strb	r2, [r3, #0]
                                 RTC_WEEKDAY_TUESDAY, RTC_WEEKDAY_WEDNESDAY, RTC_WEEKDAY_THURSDAY, RTC_WEEKDAY_FRIDAY};

    return hal_weekday_map[zeller_day];
 800149a:	7bfb      	ldrb	r3, [r7, #15]
 800149c:	3310      	adds	r3, #16
 800149e:	443b      	add	r3, r7
 80014a0:	f813 3c08 	ldrb.w	r3, [r3, #-8]
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3714      	adds	r7, #20
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr
 80014b0:	66666667 	.word	0x66666667
 80014b4:	51eb851f 	.word	0x51eb851f
 80014b8:	92492493 	.word	0x92492493
 80014bc:	08017778 	.word	0x08017778

080014c0 <SIM_Init>:
#include "process.h"
#include "leds.h"

/*------INIZIALIZZAZIONE DEL MODULO LTE------*/
int SIM_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	f5ad 7d08 	sub.w	sp, sp, #544	@ 0x220
 80014c6:	af00      	add	r7, sp, #0
	char command[256];
	char response[256];
	sprintf(sys.apn, "iot.1nce.net");
 80014c8:	49c5      	ldr	r1, [pc, #788]	@ (80017e0 <SIM_Init+0x320>)
 80014ca:	48c6      	ldr	r0, [pc, #792]	@ (80017e4 <SIM_Init+0x324>)
 80014cc:	f015 f80c 	bl	80164e8 <siprintf>
	strcpy(sys.TCP.IP_address, config.tcp_IPaddress);
 80014d0:	49c5      	ldr	r1, [pc, #788]	@ (80017e8 <SIM_Init+0x328>)
 80014d2:	48c6      	ldr	r0, [pc, #792]	@ (80017ec <SIM_Init+0x32c>)
 80014d4:	f015 f8e4 	bl	80166a0 <strcpy>
	strcpy(sys.TCP.Port, config.tcp_Port);
 80014d8:	49c5      	ldr	r1, [pc, #788]	@ (80017f0 <SIM_Init+0x330>)
 80014da:	48c6      	ldr	r0, [pc, #792]	@ (80017f4 <SIM_Init+0x334>)
 80014dc:	f015 f8e0 	bl	80166a0 <strcpy>
	sprintf(sys.TCP.IP_address, "a");
 80014e0:	49c5      	ldr	r1, [pc, #788]	@ (80017f8 <SIM_Init+0x338>)
 80014e2:	48c2      	ldr	r0, [pc, #776]	@ (80017ec <SIM_Init+0x32c>)
 80014e4:	f015 f800 	bl	80164e8 <siprintf>
	sprintf(sys.TCP.Port, "a");
 80014e8:	49c3      	ldr	r1, [pc, #780]	@ (80017f8 <SIM_Init+0x338>)
 80014ea:	48c2      	ldr	r0, [pc, #776]	@ (80017f4 <SIM_Init+0x334>)
 80014ec:	f014 fffc 	bl	80164e8 <siprintf>

	memset(response, 0, sizeof(response));
 80014f0:	f107 0314 	add.w	r3, r7, #20
 80014f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014f8:	2100      	movs	r1, #0
 80014fa:	4618      	mov	r0, r3
 80014fc:	f015 f854 	bl	80165a8 <memset>

	if(HAL_GPIO_ReadPin(LTE_STATUS_GPIO_Port, LTE_STATUS_Pin) != GPIO_PIN_SET)
 8001500:	2108      	movs	r1, #8
 8001502:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001506:	f00d f965 	bl	800e7d4 <HAL_GPIO_ReadPin>
 800150a:	4603      	mov	r3, r0
 800150c:	2b01      	cmp	r3, #1
 800150e:	d00a      	beq.n	8001526 <SIM_Init+0x66>
	{
		SIM_Power_On();
 8001510:	f000 fae4 	bl	8001adc <SIM_Power_On>
		while(HAL_GPIO_ReadPin(LTE_STATUS_GPIO_Port, LTE_STATUS_Pin) != GPIO_PIN_SET);            //Attesa accensione modulo
 8001514:	bf00      	nop
 8001516:	2108      	movs	r1, #8
 8001518:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800151c:	f00d f95a 	bl	800e7d4 <HAL_GPIO_ReadPin>
 8001520:	4603      	mov	r3, r0
 8001522:	2b01      	cmp	r3, #1
 8001524:	d1f7      	bne.n	8001516 <SIM_Init+0x56>
		
	}

	SIM_Send_Command("AT\r");                                                                     //Verifica comunicazione
 8001526:	48b5      	ldr	r0, [pc, #724]	@ (80017fc <SIM_Init+0x33c>)
 8001528:	f000 fb04 	bl	8001b34 <SIM_Send_Command>
	SIM_Receive_Response(response, 2000);
 800152c:	f107 0314 	add.w	r3, r7, #20
 8001530:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001534:	4618      	mov	r0, r3
 8001536:	f000 fb29 	bl	8001b8c <SIM_Receive_Response>
	if(strstr(response, "OK") == NULL)
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	49b0      	ldr	r1, [pc, #704]	@ (8001800 <SIM_Init+0x340>)
 8001540:	4618      	mov	r0, r3
 8001542:	f015 f86b 	bl	801661c <strstr>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d11c      	bne.n	8001586 <SIM_Init+0xc6>
	{
		if(huart1.Init.BaudRate != 921600)
 800154c:	4bad      	ldr	r3, [pc, #692]	@ (8001804 <SIM_Init+0x344>)
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f5b3 2f61 	cmp.w	r3, #921600	@ 0xe1000
 8001554:	d00d      	beq.n	8001572 <SIM_Init+0xb2>
		{
			huart1.Init.BaudRate = 921600;
 8001556:	4bab      	ldr	r3, [pc, #684]	@ (8001804 <SIM_Init+0x344>)
 8001558:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 800155c:	605a      	str	r2, [r3, #4]
			HAL_UART_Init(SIM_UART);
 800155e:	48a9      	ldr	r0, [pc, #676]	@ (8001804 <SIM_Init+0x344>)
 8001560:	f013 fbd6 	bl	8014d10 <HAL_UART_Init>
			SIM_Send_Command("AT+IPR=921600\r");               						              //Baudrate a 921600
 8001564:	48a8      	ldr	r0, [pc, #672]	@ (8001808 <SIM_Init+0x348>)
 8001566:	f000 fae5 	bl	8001b34 <SIM_Send_Command>
			SIM_Wait_Response("OK");
 800156a:	48a5      	ldr	r0, [pc, #660]	@ (8001800 <SIM_Init+0x340>)
 800156c:	f000 fe76 	bl	800225c <SIM_Wait_Response>
 8001570:	e009      	b.n	8001586 <SIM_Init+0xc6>
		}
		else
		{
			huart1.Init.BaudRate = 38400;
 8001572:	4ba4      	ldr	r3, [pc, #656]	@ (8001804 <SIM_Init+0x344>)
 8001574:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001578:	605a      	str	r2, [r3, #4]
			HAL_UART_Init(SIM_UART);
 800157a:	48a2      	ldr	r0, [pc, #648]	@ (8001804 <SIM_Init+0x344>)
 800157c:	f013 fbc8 	bl	8014d10 <HAL_UART_Init>
			return -1;
 8001580:	f04f 33ff 	mov.w	r3, #4294967295
 8001584:	e284      	b.n	8001a90 <SIM_Init+0x5d0>
		}

	}

	huart1.Init.BaudRate = 921600;
 8001586:	4b9f      	ldr	r3, [pc, #636]	@ (8001804 <SIM_Init+0x344>)
 8001588:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 800158c:	605a      	str	r2, [r3, #4]
	HAL_UART_Init(SIM_UART);
 800158e:	489d      	ldr	r0, [pc, #628]	@ (8001804 <SIM_Init+0x344>)
 8001590:	f013 fbbe 	bl	8014d10 <HAL_UART_Init>

	SIM_Send_Command("ATE0\r");                                                                   //Non verbose mode
 8001594:	489d      	ldr	r0, [pc, #628]	@ (800180c <SIM_Init+0x34c>)
 8001596:	f000 facd 	bl	8001b34 <SIM_Send_Command>
	SIM_Wait_Response("OK");
 800159a:	4899      	ldr	r0, [pc, #612]	@ (8001800 <SIM_Init+0x340>)
 800159c:	f000 fe5e 	bl	800225c <SIM_Wait_Response>


	SIM_Send_Command("AT+CFUN=1\r");                                                              //Full functionality
 80015a0:	489b      	ldr	r0, [pc, #620]	@ (8001810 <SIM_Init+0x350>)
 80015a2:	f000 fac7 	bl	8001b34 <SIM_Send_Command>
	if(SIM_Wait_Response("OK") != HAL_OK) return -1;
 80015a6:	4896      	ldr	r0, [pc, #600]	@ (8001800 <SIM_Init+0x340>)
 80015a8:	f000 fe58 	bl	800225c <SIM_Wait_Response>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d002      	beq.n	80015b8 <SIM_Init+0xf8>
 80015b2:	f04f 33ff 	mov.w	r3, #4294967295
 80015b6:	e26b      	b.n	8001a90 <SIM_Init+0x5d0>

	SIM_Send_Command("AT+CNMP=38\r");                                                             //Modalità solo LTE o NB-IoT
 80015b8:	4896      	ldr	r0, [pc, #600]	@ (8001814 <SIM_Init+0x354>)
 80015ba:	f000 fabb 	bl	8001b34 <SIM_Send_Command>
	if(SIM_Wait_Response("OK") != HAL_OK) return -1;
 80015be:	4890      	ldr	r0, [pc, #576]	@ (8001800 <SIM_Init+0x340>)
 80015c0:	f000 fe4c 	bl	800225c <SIM_Wait_Response>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d002      	beq.n	80015d0 <SIM_Init+0x110>
 80015ca:	f04f 33ff 	mov.w	r3, #4294967295
 80015ce:	e25f      	b.n	8001a90 <SIM_Init+0x5d0>

	SIM_Send_Command("AT+CMNB=1\r");                                                              //1=CAT-M, 2=NB-IoT, 3=Automatico
 80015d0:	4891      	ldr	r0, [pc, #580]	@ (8001818 <SIM_Init+0x358>)
 80015d2:	f000 faaf 	bl	8001b34 <SIM_Send_Command>
	if(SIM_Wait_Response("OK") != HAL_OK) return -1;
 80015d6:	488a      	ldr	r0, [pc, #552]	@ (8001800 <SIM_Init+0x340>)
 80015d8:	f000 fe40 	bl	800225c <SIM_Wait_Response>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d002      	beq.n	80015e8 <SIM_Init+0x128>
 80015e2:	f04f 33ff 	mov.w	r3, #4294967295
 80015e6:	e253      	b.n	8001a90 <SIM_Init+0x5d0>

	SIM_Send_Command("AT+CPIN?\r");																  //Controllo PIN
 80015e8:	488c      	ldr	r0, [pc, #560]	@ (800181c <SIM_Init+0x35c>)
 80015ea:	f000 faa3 	bl	8001b34 <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 80015ee:	f107 0314 	add.w	r3, r7, #20
 80015f2:	f241 3188 	movw	r1, #5000	@ 0x1388
 80015f6:	4618      	mov	r0, r3
 80015f8:	f000 fac8 	bl	8001b8c <SIM_Receive_Response>
	if(strstr(response, "READY") == NULL)
 80015fc:	f107 0314 	add.w	r3, r7, #20
 8001600:	4987      	ldr	r1, [pc, #540]	@ (8001820 <SIM_Init+0x360>)
 8001602:	4618      	mov	r0, r3
 8001604:	f015 f80a 	bl	801661c <strstr>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d11e      	bne.n	800164c <SIM_Init+0x18c>
	{
		if(strstr(response, "SIM PIN") != NULL)
 800160e:	f107 0314 	add.w	r3, r7, #20
 8001612:	4984      	ldr	r1, [pc, #528]	@ (8001824 <SIM_Init+0x364>)
 8001614:	4618      	mov	r0, r3
 8001616:	f015 f801 	bl	801661c <strstr>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d012      	beq.n	8001646 <SIM_Init+0x186>
		{
			SIM_Send_Command("AT+CPIN=0000\r");
 8001620:	4881      	ldr	r0, [pc, #516]	@ (8001828 <SIM_Init+0x368>)
 8001622:	f000 fa87 	bl	8001b34 <SIM_Send_Command>
			SIM_Receive_Response(response, 5000);
 8001626:	f107 0314 	add.w	r3, r7, #20
 800162a:	f241 3188 	movw	r1, #5000	@ 0x1388
 800162e:	4618      	mov	r0, r3
 8001630:	f000 faac 	bl	8001b8c <SIM_Receive_Response>
			if(SIM_Wait_Response("OK") != HAL_OK) return -1;
 8001634:	4872      	ldr	r0, [pc, #456]	@ (8001800 <SIM_Init+0x340>)
 8001636:	f000 fe11 	bl	800225c <SIM_Wait_Response>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d005      	beq.n	800164c <SIM_Init+0x18c>
 8001640:	f04f 33ff 	mov.w	r3, #4294967295
 8001644:	e224      	b.n	8001a90 <SIM_Init+0x5d0>
		}
		else
		{
			return -1;
 8001646:	f04f 33ff 	mov.w	r3, #4294967295
 800164a:	e221      	b.n	8001a90 <SIM_Init+0x5d0>
		}
	}

	SIM_Send_Command("AT+CSQ\r");																  //Controllo qualità connessione
 800164c:	4877      	ldr	r0, [pc, #476]	@ (800182c <SIM_Init+0x36c>)
 800164e:	f000 fa71 	bl	8001b34 <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001652:	f107 0314 	add.w	r3, r7, #20
 8001656:	f241 3188 	movw	r1, #5000	@ 0x1388
 800165a:	4618      	mov	r0, r3
 800165c:	f000 fa96 	bl	8001b8c <SIM_Receive_Response>
	if(strstr(response, "+CSQ: 99") != NULL)
 8001660:	f107 0314 	add.w	r3, r7, #20
 8001664:	4972      	ldr	r1, [pc, #456]	@ (8001830 <SIM_Init+0x370>)
 8001666:	4618      	mov	r0, r3
 8001668:	f014 ffd8 	bl	801661c <strstr>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d04d      	beq.n	800170e <SIM_Init+0x24e>
	{
		SIM_Send_Command("AT+CFUN=0\r");     //Reset RF
 8001672:	4870      	ldr	r0, [pc, #448]	@ (8001834 <SIM_Init+0x374>)
 8001674:	f000 fa5e 	bl	8001b34 <SIM_Send_Command>
		SIM_Wait_Response("OK");
 8001678:	4861      	ldr	r0, [pc, #388]	@ (8001800 <SIM_Init+0x340>)
 800167a:	f000 fdef 	bl	800225c <SIM_Wait_Response>
		HAL_Delay(2000);                    
 800167e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001682:	f009 fed5 	bl	800b430 <HAL_Delay>
		SIM_Send_Command("AT+CFUN=1\r");     
 8001686:	4862      	ldr	r0, [pc, #392]	@ (8001810 <SIM_Init+0x350>)
 8001688:	f000 fa54 	bl	8001b34 <SIM_Send_Command>
		SIM_Wait_Response("OK");
 800168c:	485c      	ldr	r0, [pc, #368]	@ (8001800 <SIM_Init+0x340>)
 800168e:	f000 fde5 	bl	800225c <SIM_Wait_Response>
		HAL_Delay(3000);                     
 8001692:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001696:	f009 fecb 	bl	800b430 <HAL_Delay>

		SIM_Send_Command("AT+CSQ\r");
 800169a:	4864      	ldr	r0, [pc, #400]	@ (800182c <SIM_Init+0x36c>)
 800169c:	f000 fa4a 	bl	8001b34 <SIM_Send_Command>
		SIM_Receive_Response(response, 5000);
 80016a0:	f107 0314 	add.w	r3, r7, #20
 80016a4:	f241 3188 	movw	r1, #5000	@ 0x1388
 80016a8:	4618      	mov	r0, r3
 80016aa:	f000 fa6f 	bl	8001b8c <SIM_Receive_Response>
		
		if(strstr(response, "+CSQ: 99") != NULL)
 80016ae:	f107 0314 	add.w	r3, r7, #20
 80016b2:	495f      	ldr	r1, [pc, #380]	@ (8001830 <SIM_Init+0x370>)
 80016b4:	4618      	mov	r0, r3
 80016b6:	f014 ffb1 	bl	801661c <strstr>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d026      	beq.n	800170e <SIM_Init+0x24e>
		{
			SIM_Send_Command("AT+CFUN=1,1\r");   // Software reset
 80016c0:	485d      	ldr	r0, [pc, #372]	@ (8001838 <SIM_Init+0x378>)
 80016c2:	f000 fa37 	bl	8001b34 <SIM_Send_Command>
			HAL_Delay(12000);          
 80016c6:	f642 60e0 	movw	r0, #12000	@ 0x2ee0
 80016ca:	f009 feb1 	bl	800b430 <HAL_Delay>
			memset(response, 0, sizeof(response));           
 80016ce:	f107 0314 	add.w	r3, r7, #20
 80016d2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80016d6:	2100      	movs	r1, #0
 80016d8:	4618      	mov	r0, r3
 80016da:	f014 ff65 	bl	80165a8 <memset>
			
			SIM_Send_Command("AT+CSQ\r");
 80016de:	4853      	ldr	r0, [pc, #332]	@ (800182c <SIM_Init+0x36c>)
 80016e0:	f000 fa28 	bl	8001b34 <SIM_Send_Command>
			SIM_Receive_Response(response, 5000);
 80016e4:	f107 0314 	add.w	r3, r7, #20
 80016e8:	f241 3188 	movw	r1, #5000	@ 0x1388
 80016ec:	4618      	mov	r0, r3
 80016ee:	f000 fa4d 	bl	8001b8c <SIM_Receive_Response>
			if(strstr(response, "+CSQ: 99") != NULL)
 80016f2:	f107 0314 	add.w	r3, r7, #20
 80016f6:	494e      	ldr	r1, [pc, #312]	@ (8001830 <SIM_Init+0x370>)
 80016f8:	4618      	mov	r0, r3
 80016fa:	f014 ff8f 	bl	801661c <strstr>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d004      	beq.n	800170e <SIM_Init+0x24e>
			{
				SIM_Power_Off();                 //Power cycle fisico
 8001704:	f000 fa00 	bl	8001b08 <SIM_Power_Off>
				return -1;
 8001708:	f04f 33ff 	mov.w	r3, #4294967295
 800170c:	e1c0      	b.n	8001a90 <SIM_Init+0x5d0>
			}
		}
	}

	SIM_Send_Command("AT+CEREG?\r");                                                              //Controllo registrazione alla rete
 800170e:	484b      	ldr	r0, [pc, #300]	@ (800183c <SIM_Init+0x37c>)
 8001710:	f000 fa10 	bl	8001b34 <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001714:	f107 0314 	add.w	r3, r7, #20
 8001718:	f241 3188 	movw	r1, #5000	@ 0x1388
 800171c:	4618      	mov	r0, r3
 800171e:	f000 fa35 	bl	8001b8c <SIM_Receive_Response>
	char* cereg_ptr = strstr(response, "+CEREG:");
 8001722:	f107 0314 	add.w	r3, r7, #20
 8001726:	4946      	ldr	r1, [pc, #280]	@ (8001840 <SIM_Init+0x380>)
 8001728:	4618      	mov	r0, r3
 800172a:	f014 ff77 	bl	801661c <strstr>
 800172e:	f8c7 0218 	str.w	r0, [r7, #536]	@ 0x218
	int n = 0, stat_value = 0;
 8001732:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8001736:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800173a:	2200      	movs	r2, #0
 800173c:	601a      	str	r2, [r3, #0]
 800173e:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8001742:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
	if(cereg_ptr && sscanf(cereg_ptr, "+CEREG: %d,%d", &n, &stat_value) >= 2)
 800174a:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 800174e:	2b00      	cmp	r3, #0
 8001750:	d01b      	beq.n	800178a <SIM_Init+0x2ca>
 8001752:	f107 030c 	add.w	r3, r7, #12
 8001756:	f107 0210 	add.w	r2, r7, #16
 800175a:	493a      	ldr	r1, [pc, #232]	@ (8001844 <SIM_Init+0x384>)
 800175c:	f8d7 0218 	ldr.w	r0, [r7, #536]	@ 0x218
 8001760:	f014 fee4 	bl	801652c <siscanf>
 8001764:	4603      	mov	r3, r0
 8001766:	2b01      	cmp	r3, #1
 8001768:	dd0f      	ble.n	800178a <SIM_Init+0x2ca>
	{
		if(stat_value == 1 || stat_value == 5)
 800176a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800176e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2b01      	cmp	r3, #1
 8001776:	f000 80c8 	beq.w	800190a <SIM_Init+0x44a>
 800177a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800177e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2b05      	cmp	r3, #5
 8001786:	f000 80c0 	beq.w	800190a <SIM_Init+0x44a>
		{
			goto APN;
		}
	}

	SIM_Send_Command("AT+COPS?\r");																  //Controllo modalità di connessione
 800178a:	482f      	ldr	r0, [pc, #188]	@ (8001848 <SIM_Init+0x388>)
 800178c:	f000 f9d2 	bl	8001b34 <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001790:	f107 0314 	add.w	r3, r7, #20
 8001794:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001798:	4618      	mov	r0, r3
 800179a:	f000 f9f7 	bl	8001b8c <SIM_Receive_Response>

	SIM_Send_Command("AT+COPS=?\r");
 800179e:	482b      	ldr	r0, [pc, #172]	@ (800184c <SIM_Init+0x38c>)
 80017a0:	f000 f9c8 	bl	8001b34 <SIM_Send_Command>
	SIM_Receive_Response(response, 120000);
 80017a4:	f107 0314 	add.w	r3, r7, #20
 80017a8:	4929      	ldr	r1, [pc, #164]	@ (8001850 <SIM_Init+0x390>)
 80017aa:	4618      	mov	r0, r3
 80017ac:	f000 f9ee 	bl	8001b8c <SIM_Receive_Response>

	SIM_Send_Command("AT+COPS=0,0\r");                                                            // Miglior operatore disponibile. In caso di operatore fisso: AT+COPS=1,2,\"22201\" ---- 22201: TIM,  22210: Vodafone
 80017b0:	4828      	ldr	r0, [pc, #160]	@ (8001854 <SIM_Init+0x394>)
 80017b2:	f000 f9bf 	bl	8001b34 <SIM_Send_Command>
	SIM_Receive_Response(response, 180000);
 80017b6:	f107 0314 	add.w	r3, r7, #20
 80017ba:	4927      	ldr	r1, [pc, #156]	@ (8001858 <SIM_Init+0x398>)
 80017bc:	4618      	mov	r0, r3
 80017be:	f000 f9e5 	bl	8001b8c <SIM_Receive_Response>
//	if(SIM_Wait_Response("OK") != HAL_OK) return -1;

	SIM_Send_Command("AT+CEREG?\r");                                                              //Controllo registrazione alla rete
 80017c2:	481e      	ldr	r0, [pc, #120]	@ (800183c <SIM_Init+0x37c>)
 80017c4:	f000 f9b6 	bl	8001b34 <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 80017c8:	f107 0314 	add.w	r3, r7, #20
 80017cc:	f241 3188 	movw	r1, #5000	@ 0x1388
 80017d0:	4618      	mov	r0, r3
 80017d2:	f000 f9db 	bl	8001b8c <SIM_Receive_Response>
	int stat = 0;
 80017d6:	2300      	movs	r3, #0
 80017d8:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
	while(stat != 1)
 80017dc:	e090      	b.n	8001900 <SIM_Init+0x440>
 80017de:	bf00      	nop
 80017e0:	08017780 	.word	0x08017780
 80017e4:	20001630 	.word	0x20001630
 80017e8:	200017f6 	.word	0x200017f6
 80017ec:	200016b8 	.word	0x200016b8
 80017f0:	20001836 	.word	0x20001836
 80017f4:	2000171c 	.word	0x2000171c
 80017f8:	08017790 	.word	0x08017790
 80017fc:	08017794 	.word	0x08017794
 8001800:	08017798 	.word	0x08017798
 8001804:	200004bc 	.word	0x200004bc
 8001808:	0801779c 	.word	0x0801779c
 800180c:	080177ac 	.word	0x080177ac
 8001810:	080177b4 	.word	0x080177b4
 8001814:	080177c0 	.word	0x080177c0
 8001818:	080177cc 	.word	0x080177cc
 800181c:	080177d8 	.word	0x080177d8
 8001820:	080177e4 	.word	0x080177e4
 8001824:	080177ec 	.word	0x080177ec
 8001828:	080177f4 	.word	0x080177f4
 800182c:	08017804 	.word	0x08017804
 8001830:	0801780c 	.word	0x0801780c
 8001834:	08017818 	.word	0x08017818
 8001838:	08017824 	.word	0x08017824
 800183c:	08017834 	.word	0x08017834
 8001840:	08017840 	.word	0x08017840
 8001844:	08017848 	.word	0x08017848
 8001848:	08017858 	.word	0x08017858
 800184c:	08017864 	.word	0x08017864
 8001850:	0001d4c0 	.word	0x0001d4c0
 8001854:	08017870 	.word	0x08017870
 8001858:	0002bf20 	.word	0x0002bf20
	{
		char* cereg_ptr = strstr(response, "+CEREG:");
 800185c:	f107 0314 	add.w	r3, r7, #20
 8001860:	498e      	ldr	r1, [pc, #568]	@ (8001a9c <SIM_Init+0x5dc>)
 8001862:	4618      	mov	r0, r3
 8001864:	f014 feda 	bl	801661c <strstr>
 8001868:	f8c7 0214 	str.w	r0, [r7, #532]	@ 0x214
		int n = 0, stat_value = 0;
 800186c:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8001870:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800187c:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
		if(cereg_ptr && sscanf(cereg_ptr, "+CEREG: %d,%d", &n, &stat_value) >= 2)
 8001884:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8001888:	2b00      	cmp	r3, #0
 800188a:	d02b      	beq.n	80018e4 <SIM_Init+0x424>
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	f107 0208 	add.w	r2, r7, #8
 8001892:	4983      	ldr	r1, [pc, #524]	@ (8001aa0 <SIM_Init+0x5e0>)
 8001894:	f8d7 0214 	ldr.w	r0, [r7, #532]	@ 0x214
 8001898:	f014 fe48 	bl	801652c <siscanf>
 800189c:	4603      	mov	r3, r0
 800189e:	2b01      	cmp	r3, #1
 80018a0:	dd20      	ble.n	80018e4 <SIM_Init+0x424>
		{
			if(stat_value == 1 || stat_value == 5)
 80018a2:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80018a6:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d006      	beq.n	80018be <SIM_Init+0x3fe>
 80018b0:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80018b4:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2b05      	cmp	r3, #5
 80018bc:	d103      	bne.n	80018c6 <SIM_Init+0x406>
			{
				stat = 1;
 80018be:	2301      	movs	r3, #1
 80018c0:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
			if(stat_value == 1 || stat_value == 5)
 80018c4:	e01c      	b.n	8001900 <SIM_Init+0x440>
			}
			else
			{
				SIM_Send_Command("AT+CEREG?\r");
 80018c6:	4877      	ldr	r0, [pc, #476]	@ (8001aa4 <SIM_Init+0x5e4>)
 80018c8:	f000 f934 	bl	8001b34 <SIM_Send_Command>
				SIM_Receive_Response(response, 5000);
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	f241 3188 	movw	r1, #5000	@ 0x1388
 80018d4:	4618      	mov	r0, r3
 80018d6:	f000 f959 	bl	8001b8c <SIM_Receive_Response>
				HAL_Delay(1000);
 80018da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018de:	f009 fda7 	bl	800b430 <HAL_Delay>
			if(stat_value == 1 || stat_value == 5)
 80018e2:	e00d      	b.n	8001900 <SIM_Init+0x440>
			}
		}
		else
		{
			SIM_Send_Command("AT+CEREG?\r");
 80018e4:	486f      	ldr	r0, [pc, #444]	@ (8001aa4 <SIM_Init+0x5e4>)
 80018e6:	f000 f925 	bl	8001b34 <SIM_Send_Command>
			SIM_Receive_Response(response, 5000);
 80018ea:	f107 0314 	add.w	r3, r7, #20
 80018ee:	f241 3188 	movw	r1, #5000	@ 0x1388
 80018f2:	4618      	mov	r0, r3
 80018f4:	f000 f94a 	bl	8001b8c <SIM_Receive_Response>
			HAL_Delay(1000);
 80018f8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018fc:	f009 fd98 	bl	800b430 <HAL_Delay>
	while(stat != 1)
 8001900:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 8001904:	2b01      	cmp	r3, #1
 8001906:	d1a9      	bne.n	800185c <SIM_Init+0x39c>
		}
	}

	APN:
 8001908:	e000      	b.n	800190c <SIM_Init+0x44c>
			goto APN;
 800190a:	bf00      	nop
	SIM_Send_Command("AT+CNACT?\r");                                                              //Verifica indirizzo IP
 800190c:	4866      	ldr	r0, [pc, #408]	@ (8001aa8 <SIM_Init+0x5e8>)
 800190e:	f000 f911 	bl	8001b34 <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001912:	f107 0314 	add.w	r3, r7, #20
 8001916:	f241 3188 	movw	r1, #5000	@ 0x1388
 800191a:	4618      	mov	r0, r3
 800191c:	f000 f936 	bl	8001b8c <SIM_Receive_Response>
	if(SIM_Check_IP(response))
 8001920:	f107 0314 	add.w	r3, r7, #20
 8001924:	4618      	mov	r0, r3
 8001926:	f000 f95b 	bl	8001be0 <SIM_Check_IP>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d16b      	bne.n	8001a08 <SIM_Init+0x548>
	{
		goto TCP;
	}

	sprintf(command, "AT+CGDCONT=1,\"IP\",\"%s\"\r", sys.apn);                                    //Configurazione APN
 8001930:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001934:	4a5d      	ldr	r2, [pc, #372]	@ (8001aac <SIM_Init+0x5ec>)
 8001936:	495e      	ldr	r1, [pc, #376]	@ (8001ab0 <SIM_Init+0x5f0>)
 8001938:	4618      	mov	r0, r3
 800193a:	f014 fdd5 	bl	80164e8 <siprintf>
	SIM_Send_Command(command);
 800193e:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001942:	4618      	mov	r0, r3
 8001944:	f000 f8f6 	bl	8001b34 <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001948:	f107 0314 	add.w	r3, r7, #20
 800194c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001950:	4618      	mov	r0, r3
 8001952:	f000 f91b 	bl	8001b8c <SIM_Receive_Response>
	if(strstr(response, "ERROR") != NULL)
 8001956:	f107 0314 	add.w	r3, r7, #20
 800195a:	4956      	ldr	r1, [pc, #344]	@ (8001ab4 <SIM_Init+0x5f4>)
 800195c:	4618      	mov	r0, r3
 800195e:	f014 fe5d 	bl	801661c <strstr>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d002      	beq.n	800196e <SIM_Init+0x4ae>
	{
		return -1;
 8001968:	f04f 33ff 	mov.w	r3, #4294967295
 800196c:	e090      	b.n	8001a90 <SIM_Init+0x5d0>
	}

	SIM_Send_Command("AT+CNACT=1\r");                                                             //Attivazione della rete
 800196e:	4852      	ldr	r0, [pc, #328]	@ (8001ab8 <SIM_Init+0x5f8>)
 8001970:	f000 f8e0 	bl	8001b34 <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001974:	f107 0314 	add.w	r3, r7, #20
 8001978:	f241 3188 	movw	r1, #5000	@ 0x1388
 800197c:	4618      	mov	r0, r3
 800197e:	f000 f905 	bl	8001b8c <SIM_Receive_Response>
	if(strstr(response, "+APP PDP: ACTIVE") == NULL)
 8001982:	f107 0314 	add.w	r3, r7, #20
 8001986:	494d      	ldr	r1, [pc, #308]	@ (8001abc <SIM_Init+0x5fc>)
 8001988:	4618      	mov	r0, r3
 800198a:	f014 fe47 	bl	801661c <strstr>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d117      	bne.n	80019c4 <SIM_Init+0x504>
	{
		while(strstr(response, "+APP PDP: ACTIVE") == NULL)
 8001994:	e00d      	b.n	80019b2 <SIM_Init+0x4f2>
		{
			SIM_Send_Command("AT+CNACT=1\r");
 8001996:	4848      	ldr	r0, [pc, #288]	@ (8001ab8 <SIM_Init+0x5f8>)
 8001998:	f000 f8cc 	bl	8001b34 <SIM_Send_Command>
			SIM_Receive_Response(response, 5000);
 800199c:	f107 0314 	add.w	r3, r7, #20
 80019a0:	f241 3188 	movw	r1, #5000	@ 0x1388
 80019a4:	4618      	mov	r0, r3
 80019a6:	f000 f8f1 	bl	8001b8c <SIM_Receive_Response>
			HAL_Delay(1000);
 80019aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019ae:	f009 fd3f 	bl	800b430 <HAL_Delay>
		while(strstr(response, "+APP PDP: ACTIVE") == NULL)
 80019b2:	f107 0314 	add.w	r3, r7, #20
 80019b6:	4941      	ldr	r1, [pc, #260]	@ (8001abc <SIM_Init+0x5fc>)
 80019b8:	4618      	mov	r0, r3
 80019ba:	f014 fe2f 	bl	801661c <strstr>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d0e8      	beq.n	8001996 <SIM_Init+0x4d6>
		}
	}

	SIM_Send_Command("AT+CNACT?\r");                                                              //Verifica indirizzo IP
 80019c4:	4838      	ldr	r0, [pc, #224]	@ (8001aa8 <SIM_Init+0x5e8>)
 80019c6:	f000 f8b5 	bl	8001b34 <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 80019ca:	f107 0314 	add.w	r3, r7, #20
 80019ce:	f241 3188 	movw	r1, #5000	@ 0x1388
 80019d2:	4618      	mov	r0, r3
 80019d4:	f000 f8da 	bl	8001b8c <SIM_Receive_Response>
	while(!SIM_Check_IP(response))
 80019d8:	e00d      	b.n	80019f6 <SIM_Init+0x536>
	{
		SIM_Send_Command("AT+CNACT?\r");
 80019da:	4833      	ldr	r0, [pc, #204]	@ (8001aa8 <SIM_Init+0x5e8>)
 80019dc:	f000 f8aa 	bl	8001b34 <SIM_Send_Command>
		SIM_Receive_Response(response, 5000);
 80019e0:	f107 0314 	add.w	r3, r7, #20
 80019e4:	f241 3188 	movw	r1, #5000	@ 0x1388
 80019e8:	4618      	mov	r0, r3
 80019ea:	f000 f8cf 	bl	8001b8c <SIM_Receive_Response>
		HAL_Delay(1000);
 80019ee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019f2:	f009 fd1d 	bl	800b430 <HAL_Delay>
	while(!SIM_Check_IP(response))
 80019f6:	f107 0314 	add.w	r3, r7, #20
 80019fa:	4618      	mov	r0, r3
 80019fc:	f000 f8f0 	bl	8001be0 <SIM_Check_IP>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d0e9      	beq.n	80019da <SIM_Init+0x51a>
	}
	
	TCP:
 8001a06:	e000      	b.n	8001a0a <SIM_Init+0x54a>
		goto TCP;
 8001a08:	bf00      	nop
	SIM_Send_Command("AT+CIPRXGET=0\r");                                                         //Impostazione ricezione automatica da server TCP
 8001a0a:	482d      	ldr	r0, [pc, #180]	@ (8001ac0 <SIM_Init+0x600>)
 8001a0c:	f000 f892 	bl	8001b34 <SIM_Send_Command>
	if(SIM_Wait_Response("OK") != HAL_OK) return -1;
 8001a10:	482c      	ldr	r0, [pc, #176]	@ (8001ac4 <SIM_Init+0x604>)
 8001a12:	f000 fc23 	bl	800225c <SIM_Wait_Response>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d002      	beq.n	8001a22 <SIM_Init+0x562>
 8001a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a20:	e036      	b.n	8001a90 <SIM_Init+0x5d0>

	sprintf(command, "AT+CIPSTART=\"TCP\",\"%s\",%s\r", sys.TCP.IP_address, sys.TCP.Port);       //Connessione TCP
 8001a22:	f507 708a 	add.w	r0, r7, #276	@ 0x114
 8001a26:	4b28      	ldr	r3, [pc, #160]	@ (8001ac8 <SIM_Init+0x608>)
 8001a28:	4a28      	ldr	r2, [pc, #160]	@ (8001acc <SIM_Init+0x60c>)
 8001a2a:	4929      	ldr	r1, [pc, #164]	@ (8001ad0 <SIM_Init+0x610>)
 8001a2c:	f014 fd5c 	bl	80164e8 <siprintf>
	SIM_Send_Command(command);
 8001a30:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001a34:	4618      	mov	r0, r3
 8001a36:	f000 f87d 	bl	8001b34 <SIM_Send_Command>
	if(SIM_Wait_Response("CONNECT OK") != HAL_OK) return -1;
 8001a3a:	4826      	ldr	r0, [pc, #152]	@ (8001ad4 <SIM_Init+0x614>)
 8001a3c:	f000 fc0e 	bl	800225c <SIM_Wait_Response>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d002      	beq.n	8001a4c <SIM_Init+0x58c>
 8001a46:	f04f 33ff 	mov.w	r3, #4294967295
 8001a4a:	e021      	b.n	8001a90 <SIM_Init+0x5d0>

	SIM_Send_Command("AT+CIPSTATUS=0\r");                                                        //Verifica connessione al server TCP
 8001a4c:	4822      	ldr	r0, [pc, #136]	@ (8001ad8 <SIM_Init+0x618>)
 8001a4e:	f000 f871 	bl	8001b34 <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001a52:	f107 0314 	add.w	r3, r7, #20
 8001a56:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f000 f896 	bl	8001b8c <SIM_Receive_Response>
	while(!SIM_Check_TCP_State(response))
 8001a60:	e00d      	b.n	8001a7e <SIM_Init+0x5be>
	{
		SIM_Send_Command("AT+CIPSTATUS=0\r");
 8001a62:	481d      	ldr	r0, [pc, #116]	@ (8001ad8 <SIM_Init+0x618>)
 8001a64:	f000 f866 	bl	8001b34 <SIM_Send_Command>
		SIM_Receive_Response(response, 5000);
 8001a68:	f107 0314 	add.w	r3, r7, #20
 8001a6c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001a70:	4618      	mov	r0, r3
 8001a72:	f000 f88b 	bl	8001b8c <SIM_Receive_Response>
		HAL_Delay(1000);
 8001a76:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a7a:	f009 fcd9 	bl	800b430 <HAL_Delay>
	while(!SIM_Check_TCP_State(response))
 8001a7e:	f107 0314 	add.w	r3, r7, #20
 8001a82:	4618      	mov	r0, r3
 8001a84:	f000 f8e0 	bl	8001c48 <SIM_Check_TCP_State>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d0e9      	beq.n	8001a62 <SIM_Init+0x5a2>
	}

	return 0;
 8001a8e:	2300      	movs	r3, #0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	f507 7708 	add.w	r7, r7, #544	@ 0x220
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	08017840 	.word	0x08017840
 8001aa0:	08017848 	.word	0x08017848
 8001aa4:	08017834 	.word	0x08017834
 8001aa8:	08017880 	.word	0x08017880
 8001aac:	20001630 	.word	0x20001630
 8001ab0:	0801788c 	.word	0x0801788c
 8001ab4:	080178a4 	.word	0x080178a4
 8001ab8:	080178ac 	.word	0x080178ac
 8001abc:	080178b8 	.word	0x080178b8
 8001ac0:	080178cc 	.word	0x080178cc
 8001ac4:	08017798 	.word	0x08017798
 8001ac8:	2000171c 	.word	0x2000171c
 8001acc:	200016b8 	.word	0x200016b8
 8001ad0:	080178dc 	.word	0x080178dc
 8001ad4:	080178f8 	.word	0x080178f8
 8001ad8:	08017904 	.word	0x08017904

08001adc <SIM_Power_On>:

/*------ACCENSIONE DEL MODULO LTE------*/
void SIM_Power_On(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTE_POWER_ON_GPIO_Port, LTE_POWER_ON_Pin, GPIO_PIN_SET);
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001ae6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001aea:	f00c fe8b 	bl	800e804 <HAL_GPIO_WritePin>
	HAL_Delay(1500);
 8001aee:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001af2:	f009 fc9d 	bl	800b430 <HAL_Delay>
	HAL_GPIO_WritePin(LTE_POWER_ON_GPIO_Port, LTE_POWER_ON_Pin, GPIO_PIN_RESET);
 8001af6:	2200      	movs	r2, #0
 8001af8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001afc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b00:	f00c fe80 	bl	800e804 <HAL_GPIO_WritePin>
}
 8001b04:	bf00      	nop
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <SIM_Power_Off>:

/*------SPEGNIMENTO DEL MODULO LTE------*/
void SIM_Power_Off(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTE_POWER_ON_GPIO_Port, LTE_POWER_ON_Pin, GPIO_PIN_SET);
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b16:	f00c fe75 	bl	800e804 <HAL_GPIO_WritePin>
	HAL_Delay(1500);
 8001b1a:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001b1e:	f009 fc87 	bl	800b430 <HAL_Delay>
	HAL_GPIO_WritePin(LTE_POWER_ON_GPIO_Port, LTE_POWER_ON_Pin, GPIO_PIN_RESET);
 8001b22:	2200      	movs	r2, #0
 8001b24:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b2c:	f00c fe6a 	bl	800e804 <HAL_GPIO_WritePin>
}
 8001b30:	bf00      	nop
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <SIM_Send_Command>:
	HAL_GPIO_WritePin(LTE_RESET_GPIO_Port, LTE_RESET_Pin, GPIO_PIN_RESET);
}

/*------INVIO COMANDO AL MODULO LTE------*/
void SIM_Send_Command(char* command)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
	uint16_t len = (uint16_t)strlen(command);
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f7fe fb51 	bl	80001e4 <strlen>
 8001b42:	4603      	mov	r3, r0
 8001b44:	81fb      	strh	r3, [r7, #14]

	HAL_UART_Transmit(SIM_UART, (uint8_t*)command, len, 100);
 8001b46:	89fa      	ldrh	r2, [r7, #14]
 8001b48:	2364      	movs	r3, #100	@ 0x64
 8001b4a:	6879      	ldr	r1, [r7, #4]
 8001b4c:	4803      	ldr	r0, [pc, #12]	@ (8001b5c <SIM_Send_Command+0x28>)
 8001b4e:	f013 f983 	bl	8014e58 <HAL_UART_Transmit>
}
 8001b52:	bf00      	nop
 8001b54:	3710      	adds	r7, #16
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	200004bc 	.word	0x200004bc

08001b60 <SIM_Send_Command_DMA>:

/*------INVIO COMANDO AL MODULO LTE (DMA)------*/
void SIM_Send_Command_DMA(char* command)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
	uint16_t len = (uint16_t)strlen(command);
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f7fe fb3b 	bl	80001e4 <strlen>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	81fb      	strh	r3, [r7, #14]

	HAL_UART_Transmit_DMA(SIM_UART, (uint8_t*)command, len);
 8001b72:	89fb      	ldrh	r3, [r7, #14]
 8001b74:	461a      	mov	r2, r3
 8001b76:	6879      	ldr	r1, [r7, #4]
 8001b78:	4803      	ldr	r0, [pc, #12]	@ (8001b88 <SIM_Send_Command_DMA+0x28>)
 8001b7a:	f013 fabf 	bl	80150fc <HAL_UART_Transmit_DMA>
}
 8001b7e:	bf00      	nop
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	200004bc 	.word	0x200004bc

08001b8c <SIM_Receive_Response>:

/*------RICEZIONE RISPOSTA DAL MODULO LTE------*/
uint16_t SIM_Receive_Response(char* rx, uint32_t timeout_ms)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af02      	add	r7, sp, #8
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
	uint16_t RxLen = 0;
 8001b96:	2300      	movs	r3, #0
 8001b98:	817b      	strh	r3, [r7, #10]
	uint32_t start_time = HAL_GetTick();
 8001b9a:	f009 fc3d 	bl	800b418 <HAL_GetTick>
 8001b9e:	60f8      	str	r0, [r7, #12]

	while ((HAL_GetTick() - start_time) < timeout_ms)
 8001ba0:	e00d      	b.n	8001bbe <SIM_Receive_Response+0x32>
	{
		HAL_UARTEx_ReceiveToIdle(SIM_UART, (uint8_t *)rx, 256, &RxLen, 500);
 8001ba2:	f107 030a 	add.w	r3, r7, #10
 8001ba6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001baa:	9200      	str	r2, [sp, #0]
 8001bac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bb0:	6879      	ldr	r1, [r7, #4]
 8001bb2:	480a      	ldr	r0, [pc, #40]	@ (8001bdc <SIM_Receive_Response+0x50>)
 8001bb4:	f014 fab7 	bl	8016126 <HAL_UARTEx_ReceiveToIdle>
		if (RxLen > 0)
 8001bb8:	897b      	ldrh	r3, [r7, #10]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d108      	bne.n	8001bd0 <SIM_Receive_Response+0x44>
	while ((HAL_GetTick() - start_time) < timeout_ms)
 8001bbe:	f009 fc2b 	bl	800b418 <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	683a      	ldr	r2, [r7, #0]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d8e9      	bhi.n	8001ba2 <SIM_Receive_Response+0x16>
 8001bce:	e000      	b.n	8001bd2 <SIM_Receive_Response+0x46>
			break;
 8001bd0:	bf00      	nop
	}
	return RxLen;
 8001bd2:	897b      	ldrh	r3, [r7, #10]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3710      	adds	r7, #16
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	200004bc 	.word	0x200004bc

08001be0 <SIM_Check_IP>:

/*------CONTROLLO INDIRIZZO IP------*/
int SIM_Check_IP(const char* response)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b08c      	sub	sp, #48	@ 0x30
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
	char* cnact_pos = strstr(response, "+CNACT:");
 8001be8:	4915      	ldr	r1, [pc, #84]	@ (8001c40 <SIM_Check_IP+0x60>)
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f014 fd16 	bl	801661c <strstr>
 8001bf0:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if(cnact_pos != NULL) 
 8001bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d01d      	beq.n	8001c34 <SIM_Check_IP+0x54>
	{
		int status;
		char ip_addr[32] = {0};
 8001bf8:	f107 0308 	add.w	r3, r7, #8
 8001bfc:	2220      	movs	r2, #32
 8001bfe:	2100      	movs	r1, #0
 8001c00:	4618      	mov	r0, r3
 8001c02:	f014 fcd1 	bl	80165a8 <memset>
		if(sscanf(cnact_pos, "+CNACT: %d,%31s", &status, ip_addr) == 2)
 8001c06:	f107 0308 	add.w	r3, r7, #8
 8001c0a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001c0e:	490d      	ldr	r1, [pc, #52]	@ (8001c44 <SIM_Check_IP+0x64>)
 8001c10:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001c12:	f014 fc8b 	bl	801652c <siscanf>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d10b      	bne.n	8001c34 <SIM_Check_IP+0x54>
		{
			return (status == 1 && strlen(ip_addr) > 0) ? 1 : 0;
 8001c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d106      	bne.n	8001c30 <SIM_Check_IP+0x50>
 8001c22:	f107 0308 	add.w	r3, r7, #8
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <SIM_Check_IP+0x50>
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e002      	b.n	8001c36 <SIM_Check_IP+0x56>
 8001c30:	2300      	movs	r3, #0
 8001c32:	e000      	b.n	8001c36 <SIM_Check_IP+0x56>
		}
	}
	return 0;
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3730      	adds	r7, #48	@ 0x30
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	08017914 	.word	0x08017914
 8001c44:	0801791c 	.word	0x0801791c

08001c48 <SIM_Check_TCP_State>:
    return 0;
}

/*------CONTROLLO STATO CONNESSIONE TCP------*/
int SIM_Check_TCP_State(const char* response)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
    char* cipstatus_pos = strstr(response, "+CIPSTATUS: 0");
 8001c50:	490a      	ldr	r1, [pc, #40]	@ (8001c7c <SIM_Check_TCP_State+0x34>)
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f014 fce2 	bl	801661c <strstr>
 8001c58:	60f8      	str	r0, [r7, #12]
    if(cipstatus_pos != NULL) {
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d008      	beq.n	8001c72 <SIM_Check_TCP_State+0x2a>
        // Cerca "CONNECTED" nella stessa riga
        if(strstr(cipstatus_pos, "CONNECTED") != NULL) {
 8001c60:	4907      	ldr	r1, [pc, #28]	@ (8001c80 <SIM_Check_TCP_State+0x38>)
 8001c62:	68f8      	ldr	r0, [r7, #12]
 8001c64:	f014 fcda 	bl	801661c <strstr>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <SIM_Check_TCP_State+0x2a>
            return 1;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e000      	b.n	8001c74 <SIM_Check_TCP_State+0x2c>
        }
    }
    return 0;
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3710      	adds	r7, #16
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	08017948 	.word	0x08017948
 8001c80:	08017958 	.word	0x08017958

08001c84 <SIM_Parse_Command>:

/*------PARSING MESSAGGIO MQTT------*/
void SIM_Parse_Command(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b086      	sub	sp, #24
 8001c88:	af00      	add	r7, sp, #0
	char* buf = (char*)sim_rx_buffer;
 8001c8a:	4b7b      	ldr	r3, [pc, #492]	@ (8001e78 <SIM_Parse_Command+0x1f4>)
 8001c8c:	60fb      	str	r3, [r7, #12]

	if(strncmp(buf, "+CMD,", 5) == 0)
 8001c8e:	2205      	movs	r2, #5
 8001c90:	497a      	ldr	r1, [pc, #488]	@ (8001e7c <SIM_Parse_Command+0x1f8>)
 8001c92:	68f8      	ldr	r0, [r7, #12]
 8001c94:	f014 fc9d 	bl	80165d2 <strncmp>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	f040 80e7 	bne.w	8001e6e <SIM_Parse_Command+0x1ea>
	{
		char* pos = buf + 5;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	3305      	adds	r3, #5
 8001ca4:	60bb      	str	r3, [r7, #8]
		// Estrai il valore del comando (cmd_val) come stringa
		char cmd_str[8] = {0};
 8001ca6:	463b      	mov	r3, r7
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	605a      	str	r2, [r3, #4]
		int i = 0;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	617b      	str	r3, [r7, #20]
		while(pos[i] != ',' && pos[i] != '\0' && i < 7) 
 8001cb2:	e00b      	b.n	8001ccc <SIM_Parse_Command+0x48>
		{
			cmd_str[i] = pos[i];
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	68ba      	ldr	r2, [r7, #8]
 8001cb8:	4413      	add	r3, r2
 8001cba:	7819      	ldrb	r1, [r3, #0]
 8001cbc:	463a      	mov	r2, r7
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	4413      	add	r3, r2
 8001cc2:	460a      	mov	r2, r1
 8001cc4:	701a      	strb	r2, [r3, #0]
			i++;
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	617b      	str	r3, [r7, #20]
		while(pos[i] != ',' && pos[i] != '\0' && i < 7) 
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	68ba      	ldr	r2, [r7, #8]
 8001cd0:	4413      	add	r3, r2
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	2b2c      	cmp	r3, #44	@ 0x2c
 8001cd6:	d008      	beq.n	8001cea <SIM_Parse_Command+0x66>
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	4413      	add	r3, r2
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d002      	beq.n	8001cea <SIM_Parse_Command+0x66>
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	2b06      	cmp	r3, #6
 8001ce8:	dde4      	ble.n	8001cb4 <SIM_Parse_Command+0x30>
		}
		cmd_str[i] = '\0';
 8001cea:	463a      	mov	r2, r7
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	4413      	add	r3, r2
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	701a      	strb	r2, [r3, #0]

		// Avanza oltre la virgola per eventuale parsing successivo
		char* data_pos = pos + i;
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	68ba      	ldr	r2, [r7, #8]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	613b      	str	r3, [r7, #16]
		if(*data_pos == ',') data_pos++;
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	2b2c      	cmp	r3, #44	@ 0x2c
 8001d02:	d102      	bne.n	8001d0a <SIM_Parse_Command+0x86>
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	3301      	adds	r3, #1
 8001d08:	613b      	str	r3, [r7, #16]

		if(strcmp(cmd_str, "IDL") == 0) 
 8001d0a:	463b      	mov	r3, r7
 8001d0c:	495c      	ldr	r1, [pc, #368]	@ (8001e80 <SIM_Parse_Command+0x1fc>)
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7fe fa5e 	bl	80001d0 <strcmp>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d105      	bne.n	8001d26 <SIM_Parse_Command+0xa2>
		{
			flags.CMD.Idle = 1;
 8001d1a:	4a5a      	ldr	r2, [pc, #360]	@ (8001e84 <SIM_Parse_Command+0x200>)
 8001d1c:	7893      	ldrb	r3, [r2, #2]
 8001d1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d22:	7093      	strb	r3, [r2, #2]
		else if(strcmp(cmd_str, "RST") == 0) 
		{
			HAL_NVIC_SystemReset();
		}
	}
}
 8001d24:	e0a3      	b.n	8001e6e <SIM_Parse_Command+0x1ea>
		else if(strcmp(cmd_str, "SRT") == 0) 
 8001d26:	463b      	mov	r3, r7
 8001d28:	4957      	ldr	r1, [pc, #348]	@ (8001e88 <SIM_Parse_Command+0x204>)
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7fe fa50 	bl	80001d0 <strcmp>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d105      	bne.n	8001d42 <SIM_Parse_Command+0xbe>
			flags.CMD.Start_Meas = 1;
 8001d36:	4a53      	ldr	r2, [pc, #332]	@ (8001e84 <SIM_Parse_Command+0x200>)
 8001d38:	7893      	ldrb	r3, [r2, #2]
 8001d3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d3e:	7093      	strb	r3, [r2, #2]
}
 8001d40:	e095      	b.n	8001e6e <SIM_Parse_Command+0x1ea>
		else if(strcmp(cmd_str, "PNG") == 0) 
 8001d42:	463b      	mov	r3, r7
 8001d44:	4951      	ldr	r1, [pc, #324]	@ (8001e8c <SIM_Parse_Command+0x208>)
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7fe fa42 	bl	80001d0 <strcmp>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d105      	bne.n	8001d5e <SIM_Parse_Command+0xda>
			flags.CMD.Ping = 1;
 8001d52:	4a4c      	ldr	r2, [pc, #304]	@ (8001e84 <SIM_Parse_Command+0x200>)
 8001d54:	7893      	ldrb	r3, [r2, #2]
 8001d56:	f043 0308 	orr.w	r3, r3, #8
 8001d5a:	7093      	strb	r3, [r2, #2]
}
 8001d5c:	e087      	b.n	8001e6e <SIM_Parse_Command+0x1ea>
		else if(strcmp(cmd_str, "SND") == 0) 
 8001d5e:	463b      	mov	r3, r7
 8001d60:	494b      	ldr	r1, [pc, #300]	@ (8001e90 <SIM_Parse_Command+0x20c>)
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7fe fa34 	bl	80001d0 <strcmp>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d119      	bne.n	8001da2 <SIM_Parse_Command+0x11e>
			if(strcmp(data_pos, "1") == 0)
 8001d6e:	4949      	ldr	r1, [pc, #292]	@ (8001e94 <SIM_Parse_Command+0x210>)
 8001d70:	6938      	ldr	r0, [r7, #16]
 8001d72:	f7fe fa2d 	bl	80001d0 <strcmp>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d105      	bne.n	8001d88 <SIM_Parse_Command+0x104>
				flags.CMD.Data_Request = 1;
 8001d7c:	4a41      	ldr	r2, [pc, #260]	@ (8001e84 <SIM_Parse_Command+0x200>)
 8001d7e:	7893      	ldrb	r3, [r2, #2]
 8001d80:	f043 0301 	orr.w	r3, r3, #1
 8001d84:	7093      	strb	r3, [r2, #2]
}
 8001d86:	e072      	b.n	8001e6e <SIM_Parse_Command+0x1ea>
			else if(strcmp(data_pos, "0") == 0)
 8001d88:	4943      	ldr	r1, [pc, #268]	@ (8001e98 <SIM_Parse_Command+0x214>)
 8001d8a:	6938      	ldr	r0, [r7, #16]
 8001d8c:	f7fe fa20 	bl	80001d0 <strcmp>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d16b      	bne.n	8001e6e <SIM_Parse_Command+0x1ea>
				flags.CMD.Data_Request = 0;
 8001d96:	4a3b      	ldr	r2, [pc, #236]	@ (8001e84 <SIM_Parse_Command+0x200>)
 8001d98:	7893      	ldrb	r3, [r2, #2]
 8001d9a:	f023 0301 	bic.w	r3, r3, #1
 8001d9e:	7093      	strb	r3, [r2, #2]
}
 8001da0:	e065      	b.n	8001e6e <SIM_Parse_Command+0x1ea>
		else if(strcmp(cmd_str, "MSR") == 0) 
 8001da2:	463b      	mov	r3, r7
 8001da4:	493d      	ldr	r1, [pc, #244]	@ (8001e9c <SIM_Parse_Command+0x218>)
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7fe fa12 	bl	80001d0 <strcmp>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d117      	bne.n	8001de2 <SIM_Parse_Command+0x15e>
			if(!flags.CMD.Measure_Request) 
 8001db2:	4b34      	ldr	r3, [pc, #208]	@ (8001e84 <SIM_Parse_Command+0x200>)
 8001db4:	789b      	ldrb	r3, [r3, #2]
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d156      	bne.n	8001e6e <SIM_Parse_Command+0x1ea>
				LED_Start(RED_LED, FAST, LOW);
 8001dc0:	2207      	movs	r2, #7
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	2004      	movs	r0, #4
 8001dc6:	f001 fd07 	bl	80037d8 <LED_Start>
				Send_Measure_Addr = Saved_Bytes;
 8001dca:	4b35      	ldr	r3, [pc, #212]	@ (8001ea0 <SIM_Parse_Command+0x21c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a35      	ldr	r2, [pc, #212]	@ (8001ea4 <SIM_Parse_Command+0x220>)
 8001dd0:	6013      	str	r3, [r2, #0]
				flags.CMD.Measure_Request = 1;
 8001dd2:	4a2c      	ldr	r2, [pc, #176]	@ (8001e84 <SIM_Parse_Command+0x200>)
 8001dd4:	7893      	ldrb	r3, [r2, #2]
 8001dd6:	f043 0302 	orr.w	r3, r3, #2
 8001dda:	7093      	strb	r3, [r2, #2]
				Switch_Buffer();
 8001ddc:	f004 f85e 	bl	8005e9c <Switch_Buffer>
}
 8001de0:	e045      	b.n	8001e6e <SIM_Parse_Command+0x1ea>
		else if(strcmp(cmd_str, "OTA") == 0) 
 8001de2:	463b      	mov	r3, r7
 8001de4:	4930      	ldr	r1, [pc, #192]	@ (8001ea8 <SIM_Parse_Command+0x224>)
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7fe f9f2 	bl	80001d0 <strcmp>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d109      	bne.n	8001e06 <SIM_Parse_Command+0x182>
			if(state == IDLE) 
 8001df2:	4b2e      	ldr	r3, [pc, #184]	@ (8001eac <SIM_Parse_Command+0x228>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d139      	bne.n	8001e6e <SIM_Parse_Command+0x1ea>
				flags.CMD.Start_OTA = 1;
 8001dfa:	4a22      	ldr	r2, [pc, #136]	@ (8001e84 <SIM_Parse_Command+0x200>)
 8001dfc:	7893      	ldrb	r3, [r2, #2]
 8001dfe:	f043 0304 	orr.w	r3, r3, #4
 8001e02:	7093      	strb	r3, [r2, #2]
}
 8001e04:	e033      	b.n	8001e6e <SIM_Parse_Command+0x1ea>
		else if(strcmp(cmd_str, "SET") == 0) 
 8001e06:	463b      	mov	r3, r7
 8001e08:	4929      	ldr	r1, [pc, #164]	@ (8001eb0 <SIM_Parse_Command+0x22c>)
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7fe f9e0 	bl	80001d0 <strcmp>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d10c      	bne.n	8001e30 <SIM_Parse_Command+0x1ac>
			if(state == IDLE) 
 8001e16:	4b25      	ldr	r3, [pc, #148]	@ (8001eac <SIM_Parse_Command+0x228>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d127      	bne.n	8001e6e <SIM_Parse_Command+0x1ea>
				flags.CMD.Set_Config = 1;
 8001e1e:	4a19      	ldr	r2, [pc, #100]	@ (8001e84 <SIM_Parse_Command+0x200>)
 8001e20:	7893      	ldrb	r3, [r2, #2]
 8001e22:	f043 0310 	orr.w	r3, r3, #16
 8001e26:	7093      	strb	r3, [r2, #2]
				SIM_Parse_Cfg(data_pos); 
 8001e28:	6938      	ldr	r0, [r7, #16]
 8001e2a:	f000 f847 	bl	8001ebc <SIM_Parse_Cfg>
}
 8001e2e:	e01e      	b.n	8001e6e <SIM_Parse_Command+0x1ea>
		else if(strcmp(cmd_str, "GET") == 0) 
 8001e30:	463b      	mov	r3, r7
 8001e32:	4920      	ldr	r1, [pc, #128]	@ (8001eb4 <SIM_Parse_Command+0x230>)
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7fe f9cb 	bl	80001d0 <strcmp>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d10c      	bne.n	8001e5a <SIM_Parse_Command+0x1d6>
			if(state == IDLE) 
 8001e40:	4b1a      	ldr	r3, [pc, #104]	@ (8001eac <SIM_Parse_Command+0x228>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d112      	bne.n	8001e6e <SIM_Parse_Command+0x1ea>
				flags.CMD.Get_Config = 1;
 8001e48:	4a0e      	ldr	r2, [pc, #56]	@ (8001e84 <SIM_Parse_Command+0x200>)
 8001e4a:	7893      	ldrb	r3, [r2, #2]
 8001e4c:	f043 0320 	orr.w	r3, r3, #32
 8001e50:	7093      	strb	r3, [r2, #2]
				SIM_Get_Cfg(data_pos);
 8001e52:	6938      	ldr	r0, [r7, #16]
 8001e54:	f000 f8a6 	bl	8001fa4 <SIM_Get_Cfg>
}
 8001e58:	e009      	b.n	8001e6e <SIM_Parse_Command+0x1ea>
		else if(strcmp(cmd_str, "RST") == 0) 
 8001e5a:	463b      	mov	r3, r7
 8001e5c:	4916      	ldr	r1, [pc, #88]	@ (8001eb8 <SIM_Parse_Command+0x234>)
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7fe f9b6 	bl	80001d0 <strcmp>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d101      	bne.n	8001e6e <SIM_Parse_Command+0x1ea>
			HAL_NVIC_SystemReset();
 8001e6a:	f00a ffba 	bl	800cde2 <HAL_NVIC_SystemReset>
}
 8001e6e:	bf00      	nop
 8001e70:	3718      	adds	r7, #24
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20004f94 	.word	0x20004f94
 8001e7c:	08017964 	.word	0x08017964
 8001e80:	0801796c 	.word	0x0801796c
 8001e84:	20001780 	.word	0x20001780
 8001e88:	08017970 	.word	0x08017970
 8001e8c:	08017974 	.word	0x08017974
 8001e90:	08017978 	.word	0x08017978
 8001e94:	0801797c 	.word	0x0801797c
 8001e98:	08017980 	.word	0x08017980
 8001e9c:	08017984 	.word	0x08017984
 8001ea0:	20004960 	.word	0x20004960
 8001ea4:	20004968 	.word	0x20004968
 8001ea8:	08017988 	.word	0x08017988
 8001eac:	200005d4 	.word	0x200005d4
 8001eb0:	0801798c 	.word	0x0801798c
 8001eb4:	08017990 	.word	0x08017990
 8001eb8:	08017994 	.word	0x08017994

08001ebc <SIM_Parse_Cfg>:

/*-----PARSING CONFIGURAZIONE-----*/
void SIM_Parse_Cfg(char* cmd_start)
{   
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b088      	sub	sp, #32
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
    memset(cfg_var, 0, sizeof(cfg_var));
 8001ec4:	2214      	movs	r2, #20
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	4833      	ldr	r0, [pc, #204]	@ (8001f98 <SIM_Parse_Cfg+0xdc>)
 8001eca:	f014 fb6d 	bl	80165a8 <memset>
    memset(new_cfg_val, 0, sizeof(new_cfg_val));
 8001ece:	220a      	movs	r2, #10
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	4832      	ldr	r0, [pc, #200]	@ (8001f9c <SIM_Parse_Cfg+0xe0>)
 8001ed4:	f014 fb68 	bl	80165a8 <memset>
    
	char* pos = cmd_start + 4; // Salta "SET,"
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	3304      	adds	r3, #4
 8001edc:	61fb      	str	r3, [r7, #28]

	// Prima virgola (dopo SET)
	char* comma1 = strchr(pos, ',');
 8001ede:	212c      	movs	r1, #44	@ 0x2c
 8001ee0:	69f8      	ldr	r0, [r7, #28]
 8001ee2:	f014 fb69 	bl	80165b8 <strchr>
 8001ee6:	61b8      	str	r0, [r7, #24]
	if(!comma1) return;
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d04c      	beq.n	8001f88 <SIM_Parse_Cfg+0xcc>

	// Seconda virgola
	char* comma2 = strchr(comma1 + 1, ',');
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	212c      	movs	r1, #44	@ 0x2c
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f014 fb5f 	bl	80165b8 <strchr>
 8001efa:	6178      	str	r0, [r7, #20]
	if(!comma2) return;
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d044      	beq.n	8001f8c <SIM_Parse_Cfg+0xd0>

	// Terza virgola
	char* comma3 = strchr(comma2 + 1, ',');
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	3301      	adds	r3, #1
 8001f06:	212c      	movs	r1, #44	@ 0x2c
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f014 fb55 	bl	80165b8 <strchr>
 8001f0e:	6138      	str	r0, [r7, #16]
	if(!comma3) return;
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d03c      	beq.n	8001f90 <SIM_Parse_Cfg+0xd4>

	// Estrai cfg_var (tra SET, e prima virgola)
	int var_len = comma2 - comma1 - 1;
 8001f16:	697a      	ldr	r2, [r7, #20]
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	60fb      	str	r3, [r7, #12]
	if(var_len > 0 && var_len < sizeof(cfg_var)) 
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	dd0e      	ble.n	8001f44 <SIM_Parse_Cfg+0x88>
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2b13      	cmp	r3, #19
 8001f2a:	d80b      	bhi.n	8001f44 <SIM_Parse_Cfg+0x88>
	{
		strncpy(cfg_var, comma1 + 1, var_len);
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	3301      	adds	r3, #1
 8001f30:	68fa      	ldr	r2, [r7, #12]
 8001f32:	4619      	mov	r1, r3
 8001f34:	4818      	ldr	r0, [pc, #96]	@ (8001f98 <SIM_Parse_Cfg+0xdc>)
 8001f36:	f014 fb5e 	bl	80165f6 <strncpy>
		cfg_var[var_len] = '\0';
 8001f3a:	4a17      	ldr	r2, [pc, #92]	@ (8001f98 <SIM_Parse_Cfg+0xdc>)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	4413      	add	r3, r2
 8001f40:	2200      	movs	r2, #0
 8001f42:	701a      	strb	r2, [r3, #0]
	}

	// Estrai cfg_idx
	cfg_idx = atoi(comma2 + 1);
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	3301      	adds	r3, #1
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f014 fa43 	bl	80163d4 <atoi>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	4a13      	ldr	r2, [pc, #76]	@ (8001fa0 <SIM_Parse_Cfg+0xe4>)
 8001f52:	6013      	str	r3, [r2, #0]

	// Estrai new_cfg_val
	int val_len = strlen(comma3 + 1);
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	3301      	adds	r3, #1
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7fe f943 	bl	80001e4 <strlen>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	60bb      	str	r3, [r7, #8]
	if(val_len > 0 && val_len < sizeof(new_cfg_val)) 
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	dd14      	ble.n	8001f92 <SIM_Parse_Cfg+0xd6>
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	2b09      	cmp	r3, #9
 8001f6c:	d811      	bhi.n	8001f92 <SIM_Parse_Cfg+0xd6>
	{
		strncpy(new_cfg_val, comma3 + 1, val_len);
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	3301      	adds	r3, #1
 8001f72:	68ba      	ldr	r2, [r7, #8]
 8001f74:	4619      	mov	r1, r3
 8001f76:	4809      	ldr	r0, [pc, #36]	@ (8001f9c <SIM_Parse_Cfg+0xe0>)
 8001f78:	f014 fb3d 	bl	80165f6 <strncpy>
		new_cfg_val[val_len] = '\0';
 8001f7c:	4a07      	ldr	r2, [pc, #28]	@ (8001f9c <SIM_Parse_Cfg+0xe0>)
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	4413      	add	r3, r2
 8001f82:	2200      	movs	r2, #0
 8001f84:	701a      	strb	r2, [r3, #0]
 8001f86:	e004      	b.n	8001f92 <SIM_Parse_Cfg+0xd6>
	if(!comma1) return;
 8001f88:	bf00      	nop
 8001f8a:	e002      	b.n	8001f92 <SIM_Parse_Cfg+0xd6>
	if(!comma2) return;
 8001f8c:	bf00      	nop
 8001f8e:	e000      	b.n	8001f92 <SIM_Parse_Cfg+0xd6>
	if(!comma3) return;
 8001f90:	bf00      	nop
	}
}
 8001f92:	3720      	adds	r7, #32
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20005764 	.word	0x20005764
 8001f9c:	2000577c 	.word	0x2000577c
 8001fa0:	20005778 	.word	0x20005778

08001fa4 <SIM_Get_Cfg>:

/*-----RECUPERO VALORE DI CONFIGURAZIONE-----*/
void SIM_Get_Cfg(char* cmd_start)
{   
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
	memset(cfg_var, 0, sizeof(cfg_var));
 8001fac:	2214      	movs	r2, #20
 8001fae:	2100      	movs	r1, #0
 8001fb0:	4821      	ldr	r0, [pc, #132]	@ (8002038 <SIM_Get_Cfg+0x94>)
 8001fb2:	f014 faf9 	bl	80165a8 <memset>
	memset(new_cfg_val, 0, sizeof(new_cfg_val));
 8001fb6:	220a      	movs	r2, #10
 8001fb8:	2100      	movs	r1, #0
 8001fba:	4820      	ldr	r0, [pc, #128]	@ (800203c <SIM_Get_Cfg+0x98>)
 8001fbc:	f014 faf4 	bl	80165a8 <memset>
	
	char* pos = cmd_start + 4; // Salta "GET,"
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3304      	adds	r3, #4
 8001fc4:	617b      	str	r3, [r7, #20]

	// Prima virgola (dopo GET)
	char* comma1 = strchr(pos, ',');
 8001fc6:	212c      	movs	r1, #44	@ 0x2c
 8001fc8:	6978      	ldr	r0, [r7, #20]
 8001fca:	f014 faf5 	bl	80165b8 <strchr>
 8001fce:	6138      	str	r0, [r7, #16]
	if(!comma1) return;
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d029      	beq.n	800202a <SIM_Get_Cfg+0x86>

	// Seconda virgola
	char* comma2 = strchr(comma1 + 1, ',');
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	212c      	movs	r1, #44	@ 0x2c
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f014 faeb 	bl	80165b8 <strchr>
 8001fe2:	60f8      	str	r0, [r7, #12]
	if(!comma2) return;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d021      	beq.n	800202e <SIM_Get_Cfg+0x8a>

	// Estrai cfg_var (tra GET, e prima virgola)
	int var_len = comma2 - comma1 - 1;
 8001fea:	68fa      	ldr	r2, [r7, #12]
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	3b01      	subs	r3, #1
 8001ff2:	60bb      	str	r3, [r7, #8]
	if(var_len > 0 && var_len < sizeof(cfg_var)) 
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	dd0e      	ble.n	8002018 <SIM_Get_Cfg+0x74>
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	2b13      	cmp	r3, #19
 8001ffe:	d80b      	bhi.n	8002018 <SIM_Get_Cfg+0x74>
	{
		strncpy(cfg_var, comma1 + 1, var_len);
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	3301      	adds	r3, #1
 8002004:	68ba      	ldr	r2, [r7, #8]
 8002006:	4619      	mov	r1, r3
 8002008:	480b      	ldr	r0, [pc, #44]	@ (8002038 <SIM_Get_Cfg+0x94>)
 800200a:	f014 faf4 	bl	80165f6 <strncpy>
		cfg_var[var_len] = '\0';
 800200e:	4a0a      	ldr	r2, [pc, #40]	@ (8002038 <SIM_Get_Cfg+0x94>)
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	4413      	add	r3, r2
 8002014:	2200      	movs	r2, #0
 8002016:	701a      	strb	r2, [r3, #0]
	}

	// Estrai cfg_idx
	cfg_idx = atoi(comma2 + 1);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	3301      	adds	r3, #1
 800201c:	4618      	mov	r0, r3
 800201e:	f014 f9d9 	bl	80163d4 <atoi>
 8002022:	4603      	mov	r3, r0
 8002024:	4a06      	ldr	r2, [pc, #24]	@ (8002040 <SIM_Get_Cfg+0x9c>)
 8002026:	6013      	str	r3, [r2, #0]
 8002028:	e002      	b.n	8002030 <SIM_Get_Cfg+0x8c>
	if(!comma1) return;
 800202a:	bf00      	nop
 800202c:	e000      	b.n	8002030 <SIM_Get_Cfg+0x8c>
	if(!comma2) return;
 800202e:	bf00      	nop
}
 8002030:	3718      	adds	r7, #24
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	20005764 	.word	0x20005764
 800203c:	2000577c 	.word	0x2000577c
 8002040:	20005778 	.word	0x20005778

08002044 <SIM_Send_TCP>:
    SIM_Wait_Response("OK");
}

/*-----INVIO DATI AL SERVER TCP-----*/
void SIM_Send_TCP(char* data)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b090      	sub	sp, #64	@ 0x40
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
    char cmd[50];
	uint16_t size = (uint16_t)strlen(data);
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f7fe f8c9 	bl	80001e4 <strlen>
 8002052:	4603      	mov	r3, r0
 8002054:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    sprintf(cmd, "AT+CIPSEND=%u\r", size);
 8002056:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002058:	f107 030c 	add.w	r3, r7, #12
 800205c:	490c      	ldr	r1, [pc, #48]	@ (8002090 <SIM_Send_TCP+0x4c>)
 800205e:	4618      	mov	r0, r3
 8002060:	f014 fa42 	bl	80164e8 <siprintf>
    SIM_Send_Command(cmd);
 8002064:	f107 030c 	add.w	r3, r7, #12
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff fd63 	bl	8001b34 <SIM_Send_Command>

    SIM_Wait_Response(">");
 800206e:	4809      	ldr	r0, [pc, #36]	@ (8002094 <SIM_Send_TCP+0x50>)
 8002070:	f000 f8f4 	bl	800225c <SIM_Wait_Response>

    HAL_UART_Transmit(SIM_UART, (uint8_t*)data, size, 1000);
 8002074:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002076:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800207a:	6879      	ldr	r1, [r7, #4]
 800207c:	4806      	ldr	r0, [pc, #24]	@ (8002098 <SIM_Send_TCP+0x54>)
 800207e:	f012 feeb 	bl	8014e58 <HAL_UART_Transmit>
    
    SIM_Wait_Response("SEND OK");
 8002082:	4806      	ldr	r0, [pc, #24]	@ (800209c <SIM_Send_TCP+0x58>)
 8002084:	f000 f8ea 	bl	800225c <SIM_Wait_Response>
}
 8002088:	bf00      	nop
 800208a:	3740      	adds	r7, #64	@ 0x40
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	080179c4 	.word	0x080179c4
 8002094:	080179c0 	.word	0x080179c0
 8002098:	200004bc 	.word	0x200004bc
 800209c:	080179d4 	.word	0x080179d4

080020a0 <SIM_Send_TCP_Chunk_DMA>:

/*-----INVIO DATI AL SERVER TCP CON DMA-----*/
void SIM_Send_TCP_Chunk_DMA(uint16_t size)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b090      	sub	sp, #64	@ 0x40
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	4603      	mov	r3, r0
 80020a8:	80fb      	strh	r3, [r7, #6]
    char cmd[50];

    sprintf(cmd, "AT+CIPSEND=%u\r", size);
 80020aa:	88fa      	ldrh	r2, [r7, #6]
 80020ac:	f107 030c 	add.w	r3, r7, #12
 80020b0:	4906      	ldr	r1, [pc, #24]	@ (80020cc <SIM_Send_TCP_Chunk_DMA+0x2c>)
 80020b2:	4618      	mov	r0, r3
 80020b4:	f014 fa18 	bl	80164e8 <siprintf>
    SIM_Send_Command_DMA(cmd);
 80020b8:	f107 030c 	add.w	r3, r7, #12
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff fd4f 	bl	8001b60 <SIM_Send_Command_DMA>
}
 80020c2:	bf00      	nop
 80020c4:	3740      	adds	r7, #64	@ 0x40
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	080179c4 	.word	0x080179c4

080020d0 <SIM_Send_Infos>:

/*-----INVIO INFORMAZIONI AL SERVER MQTT-----*/
void SIM_Send_Infos(void)
{
 80020d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020d2:	f5ad 7d3f 	sub.w	sp, sp, #764	@ 0x2fc
 80020d6:	af10      	add	r7, sp, #64	@ 0x40
	uint16_t len = 0;
 80020d8:	2300      	movs	r3, #0
 80020da:	f8a7 32b6 	strh.w	r3, [r7, #694]	@ 0x2b6
	char command[128];
	char infos[512];
	uint16_t new_temp = 0;
 80020de:	2300      	movs	r3, #0
 80020e0:	f8a7 32b4 	strh.w	r3, [r7, #692]	@ 0x2b4

	BC_MultiRead_Reg(REG3B_VBAT_ADC, &Vbatt);
 80020e4:	4953      	ldr	r1, [pc, #332]	@ (8002234 <SIM_Send_Infos+0x164>)
 80020e6:	203b      	movs	r0, #59	@ 0x3b
 80020e8:	f000 fb40 	bl	800276c <BC_MultiRead_Reg>
	INA3221_Read_Measure(&Supply);
 80020ec:	4852      	ldr	r0, [pc, #328]	@ (8002238 <SIM_Send_Infos+0x168>)
 80020ee:	f7fe ff9b 	bl	8001028 <INA3221_Read_Measure>
	if((new_temp = Read_Temperature()) != 0)
 80020f2:	f7fe ff39 	bl	8000f68 <Read_Temperature>
 80020f6:	4603      	mov	r3, r0
 80020f8:	f8a7 32b4 	strh.w	r3, [r7, #692]	@ 0x2b4
 80020fc:	f8b7 32b4 	ldrh.w	r3, [r7, #692]	@ 0x2b4
 8002100:	2b00      	cmp	r3, #0
 8002102:	d003      	beq.n	800210c <SIM_Send_Infos+0x3c>
	{
		Temperature = new_temp;
 8002104:	4a4d      	ldr	r2, [pc, #308]	@ (800223c <SIM_Send_Infos+0x16c>)
 8002106:	f8b7 32b4 	ldrh.w	r3, [r7, #692]	@ 0x2b4
 800210a:	8013      	strh	r3, [r2, #0]
	}
	uint16_t fw_ver = FW_VERSION;
 800210c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002110:	f8a7 32b2 	strh.w	r3, [r7, #690]	@ 0x2b2

	sprintf(infos, "R:%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u", config.device_id, fw_ver, sys.onDate.Year, sys.onDate.Month, sys.onDate.Date, sys.onTime.Hours, sys.onTime.Minutes, sys.onTime.Seconds, Vbatt, config.samp_freq, config.buffering_secs, Supply.v1, Supply.v2, Supply.v3, Supply.i1, Supply.i2, Supply.i3, Temperature);
 8002114:	4b4a      	ldr	r3, [pc, #296]	@ (8002240 <SIM_Send_Infos+0x170>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	469c      	mov	ip, r3
 800211a:	f8b7 42b2 	ldrh.w	r4, [r7, #690]	@ 0x2b2
 800211e:	4b49      	ldr	r3, [pc, #292]	@ (8002244 <SIM_Send_Infos+0x174>)
 8002120:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002124:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002128:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800212a:	4b46      	ldr	r3, [pc, #280]	@ (8002244 <SIM_Send_Infos+0x174>)
 800212c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002130:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002134:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002136:	4b43      	ldr	r3, [pc, #268]	@ (8002244 <SIM_Send_Infos+0x174>)
 8002138:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800213c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002140:	627b      	str	r3, [r7, #36]	@ 0x24
 8002142:	4b40      	ldr	r3, [pc, #256]	@ (8002244 <SIM_Send_Infos+0x174>)
 8002144:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002148:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800214c:	623b      	str	r3, [r7, #32]
 800214e:	4b3d      	ldr	r3, [pc, #244]	@ (8002244 <SIM_Send_Infos+0x174>)
 8002150:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002154:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002158:	61fb      	str	r3, [r7, #28]
 800215a:	4b3a      	ldr	r3, [pc, #232]	@ (8002244 <SIM_Send_Infos+0x174>)
 800215c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002160:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8002164:	61bb      	str	r3, [r7, #24]
 8002166:	4b33      	ldr	r3, [pc, #204]	@ (8002234 <SIM_Send_Infos+0x164>)
 8002168:	881b      	ldrh	r3, [r3, #0]
 800216a:	617b      	str	r3, [r7, #20]
 800216c:	4b34      	ldr	r3, [pc, #208]	@ (8002240 <SIM_Send_Infos+0x170>)
 800216e:	885b      	ldrh	r3, [r3, #2]
 8002170:	613b      	str	r3, [r7, #16]
 8002172:	4b33      	ldr	r3, [pc, #204]	@ (8002240 <SIM_Send_Infos+0x170>)
 8002174:	791b      	ldrb	r3, [r3, #4]
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	4b2f      	ldr	r3, [pc, #188]	@ (8002238 <SIM_Send_Infos+0x168>)
 800217a:	881b      	ldrh	r3, [r3, #0]
 800217c:	60bb      	str	r3, [r7, #8]
 800217e:	4b2e      	ldr	r3, [pc, #184]	@ (8002238 <SIM_Send_Infos+0x168>)
 8002180:	885b      	ldrh	r3, [r3, #2]
 8002182:	607b      	str	r3, [r7, #4]
 8002184:	4b2c      	ldr	r3, [pc, #176]	@ (8002238 <SIM_Send_Infos+0x168>)
 8002186:	889b      	ldrh	r3, [r3, #4]
 8002188:	461e      	mov	r6, r3
 800218a:	4b2b      	ldr	r3, [pc, #172]	@ (8002238 <SIM_Send_Infos+0x168>)
 800218c:	88db      	ldrh	r3, [r3, #6]
 800218e:	461d      	mov	r5, r3
 8002190:	4b29      	ldr	r3, [pc, #164]	@ (8002238 <SIM_Send_Infos+0x168>)
 8002192:	891b      	ldrh	r3, [r3, #8]
 8002194:	4619      	mov	r1, r3
 8002196:	4b28      	ldr	r3, [pc, #160]	@ (8002238 <SIM_Send_Infos+0x168>)
 8002198:	895b      	ldrh	r3, [r3, #10]
 800219a:	461a      	mov	r2, r3
 800219c:	4b27      	ldr	r3, [pc, #156]	@ (800223c <SIM_Send_Infos+0x16c>)
 800219e:	881b      	ldrh	r3, [r3, #0]
 80021a0:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80021a4:	930f      	str	r3, [sp, #60]	@ 0x3c
 80021a6:	920e      	str	r2, [sp, #56]	@ 0x38
 80021a8:	910d      	str	r1, [sp, #52]	@ 0x34
 80021aa:	950c      	str	r5, [sp, #48]	@ 0x30
 80021ac:	960b      	str	r6, [sp, #44]	@ 0x2c
 80021ae:	687a      	ldr	r2, [r7, #4]
 80021b0:	920a      	str	r2, [sp, #40]	@ 0x28
 80021b2:	68ba      	ldr	r2, [r7, #8]
 80021b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80021b6:	68fa      	ldr	r2, [r7, #12]
 80021b8:	9208      	str	r2, [sp, #32]
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	9207      	str	r2, [sp, #28]
 80021be:	697a      	ldr	r2, [r7, #20]
 80021c0:	9206      	str	r2, [sp, #24]
 80021c2:	69ba      	ldr	r2, [r7, #24]
 80021c4:	9205      	str	r2, [sp, #20]
 80021c6:	69fa      	ldr	r2, [r7, #28]
 80021c8:	9204      	str	r2, [sp, #16]
 80021ca:	6a3a      	ldr	r2, [r7, #32]
 80021cc:	9203      	str	r2, [sp, #12]
 80021ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021d0:	9202      	str	r2, [sp, #8]
 80021d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80021d4:	9201      	str	r2, [sp, #4]
 80021d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021d8:	9300      	str	r3, [sp, #0]
 80021da:	4623      	mov	r3, r4
 80021dc:	4662      	mov	r2, ip
 80021de:	491a      	ldr	r1, [pc, #104]	@ (8002248 <SIM_Send_Infos+0x178>)
 80021e0:	f014 f982 	bl	80164e8 <siprintf>
	len = (uint16_t)strlen(infos);
 80021e4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7fd fffb 	bl	80001e4 <strlen>
 80021ee:	4603      	mov	r3, r0
 80021f0:	f8a7 32b6 	strh.w	r3, [r7, #694]	@ 0x2b6

	sprintf(command, "AT+CIPSEND=%u\r",len);
 80021f4:	f8b7 22b6 	ldrh.w	r2, [r7, #694]	@ 0x2b6
 80021f8:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 80021fc:	4913      	ldr	r1, [pc, #76]	@ (800224c <SIM_Send_Infos+0x17c>)
 80021fe:	4618      	mov	r0, r3
 8002200:	f014 f972 	bl	80164e8 <siprintf>
	SIM_Send_Command(command);
 8002204:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff fc93 	bl	8001b34 <SIM_Send_Command>
	SIM_Wait_Response(">");
 800220e:	4810      	ldr	r0, [pc, #64]	@ (8002250 <SIM_Send_Infos+0x180>)
 8002210:	f000 f824 	bl	800225c <SIM_Wait_Response>
	HAL_UART_Transmit(SIM_UART, (uint8_t*)infos, len, 100);
 8002214:	f8b7 22b6 	ldrh.w	r2, [r7, #694]	@ 0x2b6
 8002218:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 800221c:	2364      	movs	r3, #100	@ 0x64
 800221e:	480d      	ldr	r0, [pc, #52]	@ (8002254 <SIM_Send_Infos+0x184>)
 8002220:	f012 fe1a 	bl	8014e58 <HAL_UART_Transmit>
	SIM_Wait_Response("OK");
 8002224:	480c      	ldr	r0, [pc, #48]	@ (8002258 <SIM_Send_Infos+0x188>)
 8002226:	f000 f819 	bl	800225c <SIM_Wait_Response>
}
 800222a:	bf00      	nop
 800222c:	f507 772f 	add.w	r7, r7, #700	@ 0x2bc
 8002230:	46bd      	mov	sp, r7
 8002232:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002234:	200041c2 	.word	0x200041c2
 8002238:	200038e0 	.word	0x200038e0
 800223c:	200041c0 	.word	0x200041c0
 8002240:	20001784 	.word	0x20001784
 8002244:	200005d8 	.word	0x200005d8
 8002248:	080179dc 	.word	0x080179dc
 800224c:	080179c4 	.word	0x080179c4
 8002250:	080179c0 	.word	0x080179c0
 8002254:	200004bc 	.word	0x200004bc
 8002258:	08017798 	.word	0x08017798

0800225c <SIM_Wait_Response>:

/*-----ATTESA RISPOSTA-----*/
int SIM_Wait_Response(const char* expected)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b0c8      	sub	sp, #288	@ 0x120
 8002260:	af02      	add	r7, sp, #8
 8002262:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002266:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800226a:	6018      	str	r0, [r3, #0]
    char rx[256];
    memset(rx, 0, sizeof(rx));
 800226c:	f107 0310 	add.w	r3, r7, #16
 8002270:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002274:	2100      	movs	r1, #0
 8002276:	4618      	mov	r0, r3
 8002278:	f014 f996 	bl	80165a8 <memset>
    uint16_t timeout = 10000; // 10 secondi
 800227c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8002280:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
    uint32_t start_time = HAL_GetTick();
 8002284:	f009 f8c8 	bl	800b418 <HAL_GetTick>
 8002288:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while((HAL_GetTick() - start_time) < timeout)
 800228c:	e02a      	b.n	80022e4 <SIM_Wait_Response+0x88>
    {
        uint16_t RxLen = 0;
 800228e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002292:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8002296:	2200      	movs	r2, #0
 8002298:	801a      	strh	r2, [r3, #0]
        HAL_UARTEx_ReceiveToIdle(SIM_UART, (uint8_t*)rx, sizeof(rx), &RxLen, 500);
 800229a:	f107 030e 	add.w	r3, r7, #14
 800229e:	f107 0110 	add.w	r1, r7, #16
 80022a2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80022a6:	9200      	str	r2, [sp, #0]
 80022a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022ac:	4816      	ldr	r0, [pc, #88]	@ (8002308 <SIM_Wait_Response+0xac>)
 80022ae:	f013 ff3a 	bl	8016126 <HAL_UARTEx_ReceiveToIdle>
        
        if(RxLen > 0)
 80022b2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80022b6:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 80022ba:	881b      	ldrh	r3, [r3, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d00e      	beq.n	80022de <SIM_Wait_Response+0x82>
        {
        	if(strstr(rx, expected))
 80022c0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80022c4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80022c8:	f107 0210 	add.w	r2, r7, #16
 80022cc:	6819      	ldr	r1, [r3, #0]
 80022ce:	4610      	mov	r0, r2
 80022d0:	f014 f9a4 	bl	801661c <strstr>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <SIM_Wait_Response+0x82>
        	{
        		return 0;
 80022da:	2300      	movs	r3, #0
 80022dc:	e00e      	b.n	80022fc <SIM_Wait_Response+0xa0>
        	}
        }
        
        HAL_Delay(10);
 80022de:	200a      	movs	r0, #10
 80022e0:	f009 f8a6 	bl	800b430 <HAL_Delay>
    while((HAL_GetTick() - start_time) < timeout)
 80022e4:	f009 f898 	bl	800b418 <HAL_GetTick>
 80022e8:	4602      	mov	r2, r0
 80022ea:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80022ee:	1ad2      	subs	r2, r2, r3
 80022f0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d3ca      	bcc.n	800228e <SIM_Wait_Response+0x32>
    }
	return -1;
 80022f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	200004bc 	.word	0x200004bc

0800230c <SIM_Check_Connection>:

/*-----CONTROLLA STATO CONNESSIONE-----*/
void SIM_Check_Connection(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 8002312:	af00      	add	r7, sp, #0
	char command_sim[256];
	char response_sim[256];

	int registered = 0;
 8002314:	2300      	movs	r3, #0
 8002316:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while(!registered)
 800231a:	e041      	b.n	80023a0 <SIM_Check_Connection+0x94>
    {
        SIM_Send_Command("AT+CEREG?\r");
 800231c:	483d      	ldr	r0, [pc, #244]	@ (8002414 <SIM_Check_Connection+0x108>)
 800231e:	f7ff fc09 	bl	8001b34 <SIM_Send_Command>
        SIM_Receive_Response(response_sim, 5000);
 8002322:	f107 0308 	add.w	r3, r7, #8
 8002326:	f241 3188 	movw	r1, #5000	@ 0x1388
 800232a:	4618      	mov	r0, r3
 800232c:	f7ff fc2e 	bl	8001b8c <SIM_Receive_Response>
        int n = 0, stat_value = 0;
 8002330:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002334:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002340:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8002344:	2200      	movs	r2, #0
 8002346:	601a      	str	r2, [r3, #0]
        char* cereg_ptr = strstr(response_sim, "+CEREG:");
 8002348:	f107 0308 	add.w	r3, r7, #8
 800234c:	4932      	ldr	r1, [pc, #200]	@ (8002418 <SIM_Check_Connection+0x10c>)
 800234e:	4618      	mov	r0, r3
 8002350:	f014 f964 	bl	801661c <strstr>
 8002354:	f8c7 0208 	str.w	r0, [r7, #520]	@ 0x208
        if(cereg_ptr && sscanf(cereg_ptr, "+CEREG: %d,%d", &n, &stat_value) >= 2 && (stat_value == 1 || stat_value == 5))
 8002358:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 800235c:	2b00      	cmp	r3, #0
 800235e:	d01b      	beq.n	8002398 <SIM_Check_Connection+0x8c>
 8002360:	463b      	mov	r3, r7
 8002362:	1d3a      	adds	r2, r7, #4
 8002364:	492d      	ldr	r1, [pc, #180]	@ (800241c <SIM_Check_Connection+0x110>)
 8002366:	f8d7 0208 	ldr.w	r0, [r7, #520]	@ 0x208
 800236a:	f014 f8df 	bl	801652c <siscanf>
 800236e:	4603      	mov	r3, r0
 8002370:	2b01      	cmp	r3, #1
 8002372:	dd11      	ble.n	8002398 <SIM_Check_Connection+0x8c>
 8002374:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002378:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2b01      	cmp	r3, #1
 8002380:	d006      	beq.n	8002390 <SIM_Check_Connection+0x84>
 8002382:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002386:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2b05      	cmp	r3, #5
 800238e:	d103      	bne.n	8002398 <SIM_Check_Connection+0x8c>
        {
            registered = 1;
 8002390:	2301      	movs	r3, #1
 8002392:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
 8002396:	e003      	b.n	80023a0 <SIM_Check_Connection+0x94>
        }
        else
        {
            HAL_Delay(2000);
 8002398:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800239c:	f009 f848 	bl	800b430 <HAL_Delay>
    while(!registered)
 80023a0:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0b9      	beq.n	800231c <SIM_Check_Connection+0x10>
        }
    }

	SIM_Send_Command("AT+CIPSTATUS=0\r");                                                        
 80023a8:	481d      	ldr	r0, [pc, #116]	@ (8002420 <SIM_Check_Connection+0x114>)
 80023aa:	f7ff fbc3 	bl	8001b34 <SIM_Send_Command>
	SIM_Receive_Response(response_sim, 5000);
 80023ae:	f107 0308 	add.w	r3, r7, #8
 80023b2:	f241 3188 	movw	r1, #5000	@ 0x1388
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7ff fbe8 	bl	8001b8c <SIM_Receive_Response>
	while(!SIM_Check_TCP_State(response_sim))
 80023bc:	e01c      	b.n	80023f8 <SIM_Check_Connection+0xec>
	{
		sprintf(command_sim, "AT+CIPSTART=\"TCP\",\"%s\",%s\r", sys.TCP.IP_address, sys.TCP.Port);       
 80023be:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80023c2:	4b18      	ldr	r3, [pc, #96]	@ (8002424 <SIM_Check_Connection+0x118>)
 80023c4:	4a18      	ldr	r2, [pc, #96]	@ (8002428 <SIM_Check_Connection+0x11c>)
 80023c6:	4919      	ldr	r1, [pc, #100]	@ (800242c <SIM_Check_Connection+0x120>)
 80023c8:	f014 f88e 	bl	80164e8 <siprintf>
		SIM_Send_Command(command_sim);
 80023cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7ff fbaf 	bl	8001b34 <SIM_Send_Command>
		SIM_Wait_Response("CONNECT OK");
 80023d6:	4816      	ldr	r0, [pc, #88]	@ (8002430 <SIM_Check_Connection+0x124>)
 80023d8:	f7ff ff40 	bl	800225c <SIM_Wait_Response>
		SIM_Send_Command("AT+CIPSTATUS=0\r");                                                        
 80023dc:	4810      	ldr	r0, [pc, #64]	@ (8002420 <SIM_Check_Connection+0x114>)
 80023de:	f7ff fba9 	bl	8001b34 <SIM_Send_Command>
		SIM_Receive_Response(response_sim, 5000);
 80023e2:	f107 0308 	add.w	r3, r7, #8
 80023e6:	f241 3188 	movw	r1, #5000	@ 0x1388
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff fbce 	bl	8001b8c <SIM_Receive_Response>
		HAL_Delay(2000);
 80023f0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80023f4:	f009 f81c 	bl	800b430 <HAL_Delay>
	while(!SIM_Check_TCP_State(response_sim))
 80023f8:	f107 0308 	add.w	r3, r7, #8
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff fc23 	bl	8001c48 <SIM_Check_TCP_State>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d0da      	beq.n	80023be <SIM_Check_Connection+0xb2>
	}
}
 8002408:	bf00      	nop
 800240a:	bf00      	nop
 800240c:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	08017834 	.word	0x08017834
 8002418:	08017840 	.word	0x08017840
 800241c:	08017848 	.word	0x08017848
 8002420:	08017904 	.word	0x08017904
 8002424:	2000171c 	.word	0x2000171c
 8002428:	200016b8 	.word	0x200016b8
 800242c:	080178dc 	.word	0x080178dc
 8002430:	080178f8 	.word	0x080178f8

08002434 <Base64_Decode>:
#include "global_variables.h"


/*-----DECODIFICA BASE64-----*/
size_t Base64_Decode(const char *in, uint8_t *out, size_t out_len)
{
 8002434:	b480      	push	{r7}
 8002436:	b08b      	sub	sp, #44	@ 0x2c
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
    size_t i = 0, j = 0;
 8002440:	2300      	movs	r3, #0
 8002442:	627b      	str	r3, [r7, #36]	@ 0x24
 8002444:	2300      	movs	r3, #0
 8002446:	623b      	str	r3, [r7, #32]
    int v = 0, val = 0;
 8002448:	2300      	movs	r3, #0
 800244a:	61fb      	str	r3, [r7, #28]
 800244c:	2300      	movs	r3, #0
 800244e:	61bb      	str	r3, [r7, #24]
    while (in[i] && in[i] != '\n' && in[i] != '\r')
 8002450:	e02b      	b.n	80024aa <Base64_Decode+0x76>
    {
        unsigned char c = base64_table[(unsigned char)in[i++]];
 8002452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002454:	1c5a      	adds	r2, r3, #1
 8002456:	627a      	str	r2, [r7, #36]	@ 0x24
 8002458:	68fa      	ldr	r2, [r7, #12]
 800245a:	4413      	add	r3, r2
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	461a      	mov	r2, r3
 8002460:	4b1e      	ldr	r3, [pc, #120]	@ (80024dc <Base64_Decode+0xa8>)
 8002462:	5c9b      	ldrb	r3, [r3, r2]
 8002464:	75fb      	strb	r3, [r7, #23]
        if (c == 0x80) continue; // carattere non valido
 8002466:	7dfb      	ldrb	r3, [r7, #23]
 8002468:	2b80      	cmp	r3, #128	@ 0x80
 800246a:	d01d      	beq.n	80024a8 <Base64_Decode+0x74>
        val = (val << 6) | c;
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	019a      	lsls	r2, r3, #6
 8002470:	7dfb      	ldrb	r3, [r7, #23]
 8002472:	4313      	orrs	r3, r2
 8002474:	61bb      	str	r3, [r7, #24]
        v += 6;
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	3306      	adds	r3, #6
 800247a:	61fb      	str	r3, [r7, #28]
        if (v >= 8)
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	2b07      	cmp	r3, #7
 8002480:	dd13      	ble.n	80024aa <Base64_Decode+0x76>
        {
            v -= 8;
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	3b08      	subs	r3, #8
 8002486:	61fb      	str	r3, [r7, #28]
            if (j < out_len) out[j++] = (val >> v) & 0xFF;
 8002488:	6a3a      	ldr	r2, [r7, #32]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	429a      	cmp	r2, r3
 800248e:	d20c      	bcs.n	80024aa <Base64_Decode+0x76>
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	fa42 f103 	asr.w	r1, r2, r3
 8002498:	6a3b      	ldr	r3, [r7, #32]
 800249a:	1c5a      	adds	r2, r3, #1
 800249c:	623a      	str	r2, [r7, #32]
 800249e:	68ba      	ldr	r2, [r7, #8]
 80024a0:	4413      	add	r3, r2
 80024a2:	b2ca      	uxtb	r2, r1
 80024a4:	701a      	strb	r2, [r3, #0]
 80024a6:	e000      	b.n	80024aa <Base64_Decode+0x76>
        if (c == 0x80) continue; // carattere non valido
 80024a8:	bf00      	nop
    while (in[i] && in[i] != '\n' && in[i] != '\r')
 80024aa:	68fa      	ldr	r2, [r7, #12]
 80024ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ae:	4413      	add	r3, r2
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d00b      	beq.n	80024ce <Base64_Decode+0x9a>
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ba:	4413      	add	r3, r2
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	2b0a      	cmp	r3, #10
 80024c0:	d005      	beq.n	80024ce <Base64_Decode+0x9a>
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c6:	4413      	add	r3, r2
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	2b0d      	cmp	r3, #13
 80024cc:	d1c1      	bne.n	8002452 <Base64_Decode+0x1e>
        }
    }
    return j; // numero di byte decodificati
 80024ce:	6a3b      	ldr	r3, [r7, #32]
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	372c      	adds	r7, #44	@ 0x2c
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr
 80024dc:	08017df0 	.word	0x08017df0

080024e0 <Base64_Encode>:

/*-----CODIFICA BASE64-----*/
size_t Base64_Encode(const uint8_t *in, size_t in_len, char *out, size_t out_size)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b08b      	sub	sp, #44	@ 0x2c
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	607a      	str	r2, [r7, #4]
 80024ec:	603b      	str	r3, [r7, #0]
    size_t i = 0, j = 0;
 80024ee:	2300      	movs	r3, #0
 80024f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80024f2:	2300      	movs	r3, #0
 80024f4:	623b      	str	r3, [r7, #32]
    while (i < in_len && (j + 4) <= out_size)
 80024f6:	e06c      	b.n	80025d2 <Base64_Encode+0xf2>
    {
        uint32_t octet_a = i < in_len ? in[i++] : 0;
 80024f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d206      	bcs.n	800250e <Base64_Encode+0x2e>
 8002500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002502:	1c5a      	adds	r2, r3, #1
 8002504:	627a      	str	r2, [r7, #36]	@ 0x24
 8002506:	68fa      	ldr	r2, [r7, #12]
 8002508:	4413      	add	r3, r2
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	e000      	b.n	8002510 <Base64_Encode+0x30>
 800250e:	2300      	movs	r3, #0
 8002510:	61fb      	str	r3, [r7, #28]
        uint32_t octet_b = i < in_len ? in[i++] : 0;
 8002512:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	429a      	cmp	r2, r3
 8002518:	d206      	bcs.n	8002528 <Base64_Encode+0x48>
 800251a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251c:	1c5a      	adds	r2, r3, #1
 800251e:	627a      	str	r2, [r7, #36]	@ 0x24
 8002520:	68fa      	ldr	r2, [r7, #12]
 8002522:	4413      	add	r3, r2
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	e000      	b.n	800252a <Base64_Encode+0x4a>
 8002528:	2300      	movs	r3, #0
 800252a:	61bb      	str	r3, [r7, #24]
        uint32_t octet_c = i < in_len ? in[i++] : 0;
 800252c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	429a      	cmp	r2, r3
 8002532:	d206      	bcs.n	8002542 <Base64_Encode+0x62>
 8002534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002536:	1c5a      	adds	r2, r3, #1
 8002538:	627a      	str	r2, [r7, #36]	@ 0x24
 800253a:	68fa      	ldr	r2, [r7, #12]
 800253c:	4413      	add	r3, r2
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	e000      	b.n	8002544 <Base64_Encode+0x64>
 8002542:	2300      	movs	r3, #0
 8002544:	617b      	str	r3, [r7, #20]
        uint32_t triple = (octet_a << 16) | (octet_b << 8) | octet_c;
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	041a      	lsls	r2, r3, #16
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	021b      	lsls	r3, r3, #8
 800254e:	4313      	orrs	r3, r2
 8002550:	697a      	ldr	r2, [r7, #20]
 8002552:	4313      	orrs	r3, r2
 8002554:	613b      	str	r3, [r7, #16]

        out[j++] = base64_enc_table[(triple >> 18) & 0x3F];
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	0c9b      	lsrs	r3, r3, #18
 800255a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800255e:	6a3b      	ldr	r3, [r7, #32]
 8002560:	1c59      	adds	r1, r3, #1
 8002562:	6239      	str	r1, [r7, #32]
 8002564:	6879      	ldr	r1, [r7, #4]
 8002566:	440b      	add	r3, r1
 8002568:	4926      	ldr	r1, [pc, #152]	@ (8002604 <Base64_Encode+0x124>)
 800256a:	5c8a      	ldrb	r2, [r1, r2]
 800256c:	701a      	strb	r2, [r3, #0]
        out[j++] = base64_enc_table[(triple >> 12) & 0x3F];
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	0b1b      	lsrs	r3, r3, #12
 8002572:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002576:	6a3b      	ldr	r3, [r7, #32]
 8002578:	1c59      	adds	r1, r3, #1
 800257a:	6239      	str	r1, [r7, #32]
 800257c:	6879      	ldr	r1, [r7, #4]
 800257e:	440b      	add	r3, r1
 8002580:	4920      	ldr	r1, [pc, #128]	@ (8002604 <Base64_Encode+0x124>)
 8002582:	5c8a      	ldrb	r2, [r1, r2]
 8002584:	701a      	strb	r2, [r3, #0]
        out[j++] = (i > in_len + 1) ? '=' : base64_enc_table[(triple >> 6) & 0x3F];
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	3301      	adds	r3, #1
 800258a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800258c:	429a      	cmp	r2, r3
 800258e:	d806      	bhi.n	800259e <Base64_Encode+0xbe>
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	099b      	lsrs	r3, r3, #6
 8002594:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002598:	4a1a      	ldr	r2, [pc, #104]	@ (8002604 <Base64_Encode+0x124>)
 800259a:	5cd1      	ldrb	r1, [r2, r3]
 800259c:	e000      	b.n	80025a0 <Base64_Encode+0xc0>
 800259e:	213d      	movs	r1, #61	@ 0x3d
 80025a0:	6a3b      	ldr	r3, [r7, #32]
 80025a2:	1c5a      	adds	r2, r3, #1
 80025a4:	623a      	str	r2, [r7, #32]
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	4413      	add	r3, r2
 80025aa:	460a      	mov	r2, r1
 80025ac:	701a      	strb	r2, [r3, #0]
        out[j++] = (i > in_len) ? '=' : base64_enc_table[triple & 0x3F];
 80025ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d805      	bhi.n	80025c2 <Base64_Encode+0xe2>
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025bc:	4a11      	ldr	r2, [pc, #68]	@ (8002604 <Base64_Encode+0x124>)
 80025be:	5cd1      	ldrb	r1, [r2, r3]
 80025c0:	e000      	b.n	80025c4 <Base64_Encode+0xe4>
 80025c2:	213d      	movs	r1, #61	@ 0x3d
 80025c4:	6a3b      	ldr	r3, [r7, #32]
 80025c6:	1c5a      	adds	r2, r3, #1
 80025c8:	623a      	str	r2, [r7, #32]
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	4413      	add	r3, r2
 80025ce:	460a      	mov	r2, r1
 80025d0:	701a      	strb	r2, [r3, #0]
    while (i < in_len && (j + 4) <= out_size)
 80025d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d204      	bcs.n	80025e4 <Base64_Encode+0x104>
 80025da:	6a3b      	ldr	r3, [r7, #32]
 80025dc:	3304      	adds	r3, #4
 80025de:	683a      	ldr	r2, [r7, #0]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d289      	bcs.n	80024f8 <Base64_Encode+0x18>
    }
    if (j < out_size) out[j] = '\0'; // null-terminate se vuoi una stringa
 80025e4:	6a3a      	ldr	r2, [r7, #32]
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d204      	bcs.n	80025f6 <Base64_Encode+0x116>
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	6a3b      	ldr	r3, [r7, #32]
 80025f0:	4413      	add	r3, r2
 80025f2:	2200      	movs	r2, #0
 80025f4:	701a      	strb	r2, [r3, #0]
    return j; // lunghezza della stringa base64 prodotta (senza null)
 80025f6:	6a3b      	ldr	r3, [r7, #32]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	372c      	adds	r7, #44	@ 0x2c
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr
 8002604:	08017ef0 	.word	0x08017ef0

08002608 <BC_Init>:
#include "global_variables.h"


/*------INIZIALIZZAZIONE BATTERY CHARGER------*/
void BC_Init(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
	BC_Write_Reg(REG00_MINIMAL_SYSTEM_VOLTAGE, 0x1A);           //Tensione minima di uscita con 3 celle = 9V   <----- Senza Batteria il sistema fornisce questa tensione
 800260c:	211a      	movs	r1, #26
 800260e:	2000      	movs	r0, #0
 8002610:	f000 f836 	bl	8002680 <BC_Write_Reg>
	BC_MultiWrite_Reg(REG01_CHARGE_VOLTAGE_LIMIT, 0x04EC);      //Limite tensione di carica con 3 celle = 12.6V
 8002614:	f240 41ec 	movw	r1, #1260	@ 0x4ec
 8002618:	2001      	movs	r0, #1
 800261a:	f000 f87d 	bl	8002718 <BC_MultiWrite_Reg>
	BC_MultiWrite_Reg(REG03_CHARGE_CURRENT_LIMIT, 0x0064);      //Limite corrente di carica con 3 celle = 1A
 800261e:	2164      	movs	r1, #100	@ 0x64
 8002620:	2003      	movs	r0, #3
 8002622:	f000 f879 	bl	8002718 <BC_MultiWrite_Reg>
	BC_Write_Reg(REG10_CHARGER_CONTROL_1, 0x85);                //Tensione di OVP in ingresso = 26V
 8002626:	2185      	movs	r1, #133	@ 0x85
 8002628:	2010      	movs	r0, #16
 800262a:	f000 f829 	bl	8002680 <BC_Write_Reg>
	BC_Write_Reg(REG14_CHARGER_CONTROL_5, 0x96);                //Informazione sulla presenza dello Ship-FET
 800262e:	2196      	movs	r1, #150	@ 0x96
 8002630:	2014      	movs	r0, #20
 8002632:	f000 f825 	bl	8002680 <BC_Write_Reg>
	BC_Write_Reg(REG15_MPPT_CONTROL, 0xAB);                     //MPPT attivato, tensione di MPP = 0.875*Vin, misura di 300ms ogni 2 minuti della Vin
 8002636:	21ab      	movs	r1, #171	@ 0xab
 8002638:	2015      	movs	r0, #21
 800263a:	f000 f821 	bl	8002680 <BC_Write_Reg>
	BC_Write_Reg(REG28_CHARGER_MASK_0, 0xE1);                   //Interrupt attivati: Poor source, Power good, VAC2 present, VAC1 present
 800263e:	21e1      	movs	r1, #225	@ 0xe1
 8002640:	2028      	movs	r0, #40	@ 0x28
 8002642:	f000 f81d 	bl	8002680 <BC_Write_Reg>
	BC_Write_Reg(REG29_CHARGER_MASK_1, 0xD7);                   //Interrupt attivati: nessuno
 8002646:	21d7      	movs	r1, #215	@ 0xd7
 8002648:	2029      	movs	r0, #41	@ 0x29
 800264a:	f000 f819 	bl	8002680 <BC_Write_Reg>
	BC_Write_Reg(REG2A_CHARGER_MASK_2, 0x7F);                   //Interrupt attivati: nessuno
 800264e:	217f      	movs	r1, #127	@ 0x7f
 8002650:	202a      	movs	r0, #42	@ 0x2a
 8002652:	f000 f815 	bl	8002680 <BC_Write_Reg>
	BC_Write_Reg(REG2B_CHARGER_MASK_3, 0x1F);                   //Interrupt attivati: nessuno
 8002656:	211f      	movs	r1, #31
 8002658:	202b      	movs	r0, #43	@ 0x2b
 800265a:	f000 f811 	bl	8002680 <BC_Write_Reg>
	BC_Write_Reg(REG2C_FAULT_MASK_0, 0xFC);                     //Interrupt attivati: VAC2 over-voltage, VAC1 over-voltage
 800265e:	21fc      	movs	r1, #252	@ 0xfc
 8002660:	202c      	movs	r0, #44	@ 0x2c
 8002662:	f000 f80d 	bl	8002680 <BC_Write_Reg>
	BC_Write_Reg(REG2D_FAULT_MASK_1, 0xF4);                     //Interrupt attivati: nessuno
 8002666:	21f4      	movs	r1, #244	@ 0xf4
 8002668:	202d      	movs	r0, #45	@ 0x2d
 800266a:	f000 f809 	bl	8002680 <BC_Write_Reg>

	BC_MultiRead_Reg(REG3B_VBAT_ADC, &Vbatt);
 800266e:	4903      	ldr	r1, [pc, #12]	@ (800267c <BC_Init+0x74>)
 8002670:	203b      	movs	r0, #59	@ 0x3b
 8002672:	f000 f87b 	bl	800276c <BC_MultiRead_Reg>
}
 8002676:	bf00      	nop
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	200041c2 	.word	0x200041c2

08002680 <BC_Write_Reg>:

/*------SCRITTURA REGISTRO 8 BIT------*/
int BC_Write_Reg(uint8_t reg, uint8_t wdata)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af02      	add	r7, sp, #8
 8002686:	4603      	mov	r3, r0
 8002688:	460a      	mov	r2, r1
 800268a:	71fb      	strb	r3, [r7, #7]
 800268c:	4613      	mov	r3, r2
 800268e:	71bb      	strb	r3, [r7, #6]
	int result = -1;
 8002690:	f04f 33ff 	mov.w	r3, #4294967295
 8002694:	60fb      	str	r3, [r7, #12]
	uint8_t toSend[2];
	toSend[0] = reg;
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	723b      	strb	r3, [r7, #8]
	toSend[1] = wdata;
 800269a:	79bb      	ldrb	r3, [r7, #6]
 800269c:	727b      	strb	r3, [r7, #9]

	if(HAL_I2C_Master_Transmit(I2C, BATTERY_CHARGER_ADDR << 1, toSend, 2, 100) == HAL_OK)
 800269e:	f107 0208 	add.w	r2, r7, #8
 80026a2:	2364      	movs	r3, #100	@ 0x64
 80026a4:	9300      	str	r3, [sp, #0]
 80026a6:	2302      	movs	r3, #2
 80026a8:	21d6      	movs	r1, #214	@ 0xd6
 80026aa:	4806      	ldr	r0, [pc, #24]	@ (80026c4 <BC_Write_Reg+0x44>)
 80026ac:	f00c f95e 	bl	800e96c <HAL_I2C_Master_Transmit>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d101      	bne.n	80026ba <BC_Write_Reg+0x3a>
	{
		result = 0;
 80026b6:	2300      	movs	r3, #0
 80026b8:	60fb      	str	r3, [r7, #12]
	}

	return result;
 80026ba:	68fb      	ldr	r3, [r7, #12]
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3710      	adds	r7, #16
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	20000180 	.word	0x20000180

080026c8 <BC_Read_Reg>:

/*------LETTURA REGISTRO 8 BIT------*/
int BC_Read_Reg(uint8_t reg, uint8_t *rdata)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b086      	sub	sp, #24
 80026cc:	af02      	add	r7, sp, #8
 80026ce:	4603      	mov	r3, r0
 80026d0:	6039      	str	r1, [r7, #0]
 80026d2:	71fb      	strb	r3, [r7, #7]
	int result = -1;
 80026d4:	f04f 33ff 	mov.w	r3, #4294967295
 80026d8:	60fb      	str	r3, [r7, #12]

	if(HAL_I2C_Master_Transmit(I2C, BATTERY_CHARGER_ADDR << 1, &reg, 1, 100) == HAL_OK)
 80026da:	1dfa      	adds	r2, r7, #7
 80026dc:	2364      	movs	r3, #100	@ 0x64
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	2301      	movs	r3, #1
 80026e2:	21d6      	movs	r1, #214	@ 0xd6
 80026e4:	480b      	ldr	r0, [pc, #44]	@ (8002714 <BC_Read_Reg+0x4c>)
 80026e6:	f00c f941 	bl	800e96c <HAL_I2C_Master_Transmit>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d10c      	bne.n	800270a <BC_Read_Reg+0x42>
	{
		if(HAL_I2C_Master_Receive(I2C,  BATTERY_CHARGER_ADDR << 1, rdata, 1, 100) == HAL_OK)
 80026f0:	2364      	movs	r3, #100	@ 0x64
 80026f2:	9300      	str	r3, [sp, #0]
 80026f4:	2301      	movs	r3, #1
 80026f6:	683a      	ldr	r2, [r7, #0]
 80026f8:	21d6      	movs	r1, #214	@ 0xd6
 80026fa:	4806      	ldr	r0, [pc, #24]	@ (8002714 <BC_Read_Reg+0x4c>)
 80026fc:	f00c fa4e 	bl	800eb9c <HAL_I2C_Master_Receive>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d101      	bne.n	800270a <BC_Read_Reg+0x42>
		{
			result = 0;
 8002706:	2300      	movs	r3, #0
 8002708:	60fb      	str	r3, [r7, #12]
		}
	}

	return result;
 800270a:	68fb      	ldr	r3, [r7, #12]
}
 800270c:	4618      	mov	r0, r3
 800270e:	3710      	adds	r7, #16
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	20000180 	.word	0x20000180

08002718 <BC_MultiWrite_Reg>:

/*------SCRITTURA REGISTRO 16 BIT------*/
int BC_MultiWrite_Reg(uint8_t reg, uint16_t wdata)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af02      	add	r7, sp, #8
 800271e:	4603      	mov	r3, r0
 8002720:	460a      	mov	r2, r1
 8002722:	71fb      	strb	r3, [r7, #7]
 8002724:	4613      	mov	r3, r2
 8002726:	80bb      	strh	r3, [r7, #4]
	int result = -1;
 8002728:	f04f 33ff 	mov.w	r3, #4294967295
 800272c:	60fb      	str	r3, [r7, #12]
	uint8_t toSend[3];
	toSend[0] = reg;
 800272e:	79fb      	ldrb	r3, [r7, #7]
 8002730:	723b      	strb	r3, [r7, #8]
	toSend[1] = (wdata & 0xFF00) >> 8;
 8002732:	88bb      	ldrh	r3, [r7, #4]
 8002734:	0a1b      	lsrs	r3, r3, #8
 8002736:	b29b      	uxth	r3, r3
 8002738:	b2db      	uxtb	r3, r3
 800273a:	727b      	strb	r3, [r7, #9]
	toSend[2] = wdata & 0x00FF;
 800273c:	88bb      	ldrh	r3, [r7, #4]
 800273e:	b2db      	uxtb	r3, r3
 8002740:	72bb      	strb	r3, [r7, #10]

	if(HAL_I2C_Master_Transmit(I2C, BATTERY_CHARGER_ADDR << 1, toSend, 3, 100) == HAL_OK)
 8002742:	f107 0208 	add.w	r2, r7, #8
 8002746:	2364      	movs	r3, #100	@ 0x64
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	2303      	movs	r3, #3
 800274c:	21d6      	movs	r1, #214	@ 0xd6
 800274e:	4806      	ldr	r0, [pc, #24]	@ (8002768 <BC_MultiWrite_Reg+0x50>)
 8002750:	f00c f90c 	bl	800e96c <HAL_I2C_Master_Transmit>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <BC_MultiWrite_Reg+0x46>
	{
		result = 0;
 800275a:	2300      	movs	r3, #0
 800275c:	60fb      	str	r3, [r7, #12]
	}

	return result;
 800275e:	68fb      	ldr	r3, [r7, #12]
}
 8002760:	4618      	mov	r0, r3
 8002762:	3710      	adds	r7, #16
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	20000180 	.word	0x20000180

0800276c <BC_MultiRead_Reg>:

/*------LETTURA REGISTRO 16 BIT------*/
int BC_MultiRead_Reg(uint8_t reg, uint16_t *rdata)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af02      	add	r7, sp, #8
 8002772:	4603      	mov	r3, r0
 8002774:	6039      	str	r1, [r7, #0]
 8002776:	71fb      	strb	r3, [r7, #7]
	int result = -1;
 8002778:	f04f 33ff 	mov.w	r3, #4294967295
 800277c:	60fb      	str	r3, [r7, #12]
	uint8_t data[2] = {0};
 800277e:	2300      	movs	r3, #0
 8002780:	813b      	strh	r3, [r7, #8]

	if(HAL_I2C_Master_Transmit(I2C, BATTERY_CHARGER_ADDR << 1, &reg, 1, 100) == HAL_OK)
 8002782:	1dfa      	adds	r2, r7, #7
 8002784:	2364      	movs	r3, #100	@ 0x64
 8002786:	9300      	str	r3, [sp, #0]
 8002788:	2301      	movs	r3, #1
 800278a:	21d6      	movs	r1, #214	@ 0xd6
 800278c:	4811      	ldr	r0, [pc, #68]	@ (80027d4 <BC_MultiRead_Reg+0x68>)
 800278e:	f00c f8ed 	bl	800e96c <HAL_I2C_Master_Transmit>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d118      	bne.n	80027ca <BC_MultiRead_Reg+0x5e>
	{
		if(HAL_I2C_Master_Receive(I2C,  BATTERY_CHARGER_ADDR << 1, data, 2, 100) == HAL_OK)
 8002798:	f107 0208 	add.w	r2, r7, #8
 800279c:	2364      	movs	r3, #100	@ 0x64
 800279e:	9300      	str	r3, [sp, #0]
 80027a0:	2302      	movs	r3, #2
 80027a2:	21d6      	movs	r1, #214	@ 0xd6
 80027a4:	480b      	ldr	r0, [pc, #44]	@ (80027d4 <BC_MultiRead_Reg+0x68>)
 80027a6:	f00c f9f9 	bl	800eb9c <HAL_I2C_Master_Receive>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d10c      	bne.n	80027ca <BC_MultiRead_Reg+0x5e>
		{
			result = 0;
 80027b0:	2300      	movs	r3, #0
 80027b2:	60fb      	str	r3, [r7, #12]
			*rdata = (data[0] << 8) | data[1];
 80027b4:	7a3b      	ldrb	r3, [r7, #8]
 80027b6:	b21b      	sxth	r3, r3
 80027b8:	021b      	lsls	r3, r3, #8
 80027ba:	b21a      	sxth	r2, r3
 80027bc:	7a7b      	ldrb	r3, [r7, #9]
 80027be:	b21b      	sxth	r3, r3
 80027c0:	4313      	orrs	r3, r2
 80027c2:	b21b      	sxth	r3, r3
 80027c4:	b29a      	uxth	r2, r3
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	801a      	strh	r2, [r3, #0]
		}
	}

	return result;
 80027ca:	68fb      	ldr	r3, [r7, #12]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3710      	adds	r7, #16
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	20000180 	.word	0x20000180

080027d8 <BC_Read_Flags>:

/*------LETTURA FLAGS DI INTERRUZIONE------*/
int BC_Read_Flags(uint64_t *flags)
{
 80027d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027dc:	b09b      	sub	sp, #108	@ 0x6c
 80027de:	af02      	add	r7, sp, #8
 80027e0:	64f8      	str	r0, [r7, #76]	@ 0x4c
	int result = -1;
 80027e2:	f04f 33ff 	mov.w	r3, #4294967295
 80027e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uint8_t data[6] = {0};
 80027e8:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 80027ec:	2300      	movs	r3, #0
 80027ee:	6013      	str	r3, [r2, #0]
 80027f0:	8093      	strh	r3, [r2, #4]
	uint8_t reg = REG22_CHARGER_FLAG_0;
 80027f2:	2322      	movs	r3, #34	@ 0x22
 80027f4:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

	if(HAL_I2C_Master_Transmit(I2C, BATTERY_CHARGER_ADDR << 1, &reg, 1, 100) == HAL_OK)
 80027f8:	f107 0253 	add.w	r2, r7, #83	@ 0x53
 80027fc:	2364      	movs	r3, #100	@ 0x64
 80027fe:	9300      	str	r3, [sp, #0]
 8002800:	2301      	movs	r3, #1
 8002802:	21d6      	movs	r1, #214	@ 0xd6
 8002804:	484a      	ldr	r0, [pc, #296]	@ (8002930 <BC_Read_Flags+0x158>)
 8002806:	f00c f8b1 	bl	800e96c <HAL_I2C_Master_Transmit>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	f040 8089 	bne.w	8002924 <BC_Read_Flags+0x14c>
	{
		if(HAL_I2C_Master_Receive(I2C,  BATTERY_CHARGER_ADDR << 1 , (uint8_t *)data, 6, 100) == HAL_OK)
 8002812:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8002816:	2364      	movs	r3, #100	@ 0x64
 8002818:	9300      	str	r3, [sp, #0]
 800281a:	2306      	movs	r3, #6
 800281c:	21d6      	movs	r1, #214	@ 0xd6
 800281e:	4844      	ldr	r0, [pc, #272]	@ (8002930 <BC_Read_Flags+0x158>)
 8002820:	f00c f9bc 	bl	800eb9c <HAL_I2C_Master_Receive>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d17c      	bne.n	8002924 <BC_Read_Flags+0x14c>
		{
			result = 0;
 800282a:	2300      	movs	r3, #0
 800282c:	65fb      	str	r3, [r7, #92]	@ 0x5c
			*flags = ((uint64_t)data[0] << 40) | ((uint64_t)data[1] << 32) | ((uint64_t)data[2] << 24) | ((uint64_t)data[3] << 16) | ((uint64_t)data[4] << 8) | (uint64_t)data[5];
 800282e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8002832:	b2db      	uxtb	r3, r3
 8002834:	2200      	movs	r2, #0
 8002836:	643b      	str	r3, [r7, #64]	@ 0x40
 8002838:	647a      	str	r2, [r7, #68]	@ 0x44
 800283a:	f04f 0000 	mov.w	r0, #0
 800283e:	f04f 0100 	mov.w	r1, #0
 8002842:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002844:	0219      	lsls	r1, r3, #8
 8002846:	2000      	movs	r0, #0
 8002848:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800284c:	b2db      	uxtb	r3, r3
 800284e:	2200      	movs	r2, #0
 8002850:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002852:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002854:	f04f 0200 	mov.w	r2, #0
 8002858:	f04f 0300 	mov.w	r3, #0
 800285c:	6bbe      	ldr	r6, [r7, #56]	@ 0x38
 800285e:	0033      	movs	r3, r6
 8002860:	2200      	movs	r2, #0
 8002862:	ea40 0802 	orr.w	r8, r0, r2
 8002866:	ea41 0903 	orr.w	r9, r1, r3
 800286a:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800286e:	b2db      	uxtb	r3, r3
 8002870:	2200      	movs	r2, #0
 8002872:	633b      	str	r3, [r7, #48]	@ 0x30
 8002874:	637a      	str	r2, [r7, #52]	@ 0x34
 8002876:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800287a:	460b      	mov	r3, r1
 800287c:	0a1d      	lsrs	r5, r3, #8
 800287e:	460b      	mov	r3, r1
 8002880:	061c      	lsls	r4, r3, #24
 8002882:	ea48 0304 	orr.w	r3, r8, r4
 8002886:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002888:	ea49 0305 	orr.w	r3, r9, r5
 800288c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800288e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8002892:	b2db      	uxtb	r3, r3
 8002894:	2200      	movs	r2, #0
 8002896:	623b      	str	r3, [r7, #32]
 8002898:	627a      	str	r2, [r7, #36]	@ 0x24
 800289a:	f04f 0200 	mov.w	r2, #0
 800289e:	f04f 0300 	mov.w	r3, #0
 80028a2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80028a6:	4629      	mov	r1, r5
 80028a8:	040b      	lsls	r3, r1, #16
 80028aa:	4621      	mov	r1, r4
 80028ac:	ea43 4311 	orr.w	r3, r3, r1, lsr #16
 80028b0:	4621      	mov	r1, r4
 80028b2:	040a      	lsls	r2, r1, #16
 80028b4:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 80028b8:	4621      	mov	r1, r4
 80028ba:	4311      	orrs	r1, r2
 80028bc:	61b9      	str	r1, [r7, #24]
 80028be:	4629      	mov	r1, r5
 80028c0:	4319      	orrs	r1, r3
 80028c2:	61f9      	str	r1, [r7, #28]
 80028c4:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2200      	movs	r2, #0
 80028cc:	613b      	str	r3, [r7, #16]
 80028ce:	617a      	str	r2, [r7, #20]
 80028d0:	f04f 0200 	mov.w	r2, #0
 80028d4:	f04f 0300 	mov.w	r3, #0
 80028d8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80028dc:	4629      	mov	r1, r5
 80028de:	020b      	lsls	r3, r1, #8
 80028e0:	4621      	mov	r1, r4
 80028e2:	ea43 6311 	orr.w	r3, r3, r1, lsr #24
 80028e6:	4621      	mov	r1, r4
 80028e8:	020a      	lsls	r2, r1, #8
 80028ea:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80028ee:	4621      	mov	r1, r4
 80028f0:	ea41 0a02 	orr.w	sl, r1, r2
 80028f4:	4629      	mov	r1, r5
 80028f6:	ea41 0b03 	orr.w	fp, r1, r3
 80028fa:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	2200      	movs	r2, #0
 8002902:	60bb      	str	r3, [r7, #8]
 8002904:	60fa      	str	r2, [r7, #12]
 8002906:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800290a:	460b      	mov	r3, r1
 800290c:	ea4a 0303 	orr.w	r3, sl, r3
 8002910:	603b      	str	r3, [r7, #0]
 8002912:	4613      	mov	r3, r2
 8002914:	ea4b 0303 	orr.w	r3, fp, r3
 8002918:	607b      	str	r3, [r7, #4]
 800291a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800291c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002920:	e9c3 1200 	strd	r1, r2, [r3]
		}
	}

	return result;
 8002924:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 8002926:	4618      	mov	r0, r3
 8002928:	3764      	adds	r7, #100	@ 0x64
 800292a:	46bd      	mov	sp, r7
 800292c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002930:	20000180 	.word	0x20000180

08002934 <BC_Manage_Interrupts>:

/*------GESTIONE DELLE INTERRUZIONI------*/
void BC_Manage_Interrupts(uint64_t flags)
{
 8002934:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002938:	b084      	sub	sp, #16
 800293a:	af00      	add	r7, sp, #0
 800293c:	e9c7 0100 	strd	r0, r1, [r7]
	uint8_t status = 0;
 8002940:	2100      	movs	r1, #0
 8002942:	73f9      	strb	r1, [r7, #15]

	if((flags & POOR_SOURCE_MASK) != 0)   //INGRESSO NON BUONO
 8002944:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002948:	2200      	movs	r2, #0
 800294a:	f401 5380 	and.w	r3, r1, #4096	@ 0x1000
 800294e:	4313      	orrs	r3, r2
 8002950:	d00c      	beq.n	800296c <BC_Manage_Interrupts+0x38>
	{
		// ...gestione evento...
		BC_Write_Reg(REG22_CHARGER_FLAG_0, (flags >> 40) & 0xFF);
 8002952:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002956:	f04f 0200 	mov.w	r2, #0
 800295a:	f04f 0300 	mov.w	r3, #0
 800295e:	0a0a      	lsrs	r2, r1, #8
 8002960:	2300      	movs	r3, #0
 8002962:	b2d3      	uxtb	r3, r2
 8002964:	4619      	mov	r1, r3
 8002966:	2022      	movs	r0, #34	@ 0x22
 8002968:	f7ff fe8a 	bl	8002680 <BC_Write_Reg>
	}

	if((flags & VAC2_CHANGE_MASK) != 0)  //PANNELLO INSERITO O RIMOSSO
 800296c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002970:	f04f 0800 	mov.w	r8, #0
 8002974:	f403 6980 	and.w	r9, r3, #1024	@ 0x400
 8002978:	ea58 0309 	orrs.w	r3, r8, r9
 800297c:	d020      	beq.n	80029c0 <BC_Manage_Interrupts+0x8c>
	{
		BC_Read_Reg(REG1B_CHARGER_STATUS_0, &status);
 800297e:	f107 030f 	add.w	r3, r7, #15
 8002982:	4619      	mov	r1, r3
 8002984:	201b      	movs	r0, #27
 8002986:	f7ff fe9f 	bl	80026c8 <BC_Read_Reg>
		if((status & VAC2_PRESENT_MASK) != 0)
 800298a:	7bfb      	ldrb	r3, [r7, #15]
 800298c:	f003 0302 	and.w	r3, r3, #2
 8002990:	2b00      	cmp	r3, #0
 8002992:	d004      	beq.n	800299e <BC_Manage_Interrupts+0x6a>
		{
			BC_Write_Reg(REG13_CHARGER_CONTROL_4, 0x80);                //Usa Pannello
 8002994:	2180      	movs	r1, #128	@ 0x80
 8002996:	2013      	movs	r0, #19
 8002998:	f7ff fe72 	bl	8002680 <BC_Write_Reg>
 800299c:	e003      	b.n	80029a6 <BC_Manage_Interrupts+0x72>
		}
		else
		{
			BC_Write_Reg(REG13_CHARGER_CONTROL_4, 0x40);                //Usa Turbina
 800299e:	2140      	movs	r1, #64	@ 0x40
 80029a0:	2013      	movs	r0, #19
 80029a2:	f7ff fe6d 	bl	8002680 <BC_Write_Reg>
		}
		BC_Write_Reg(REG22_CHARGER_FLAG_0, (flags >> 40) & 0xFF);
 80029a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80029aa:	f04f 0200 	mov.w	r2, #0
 80029ae:	f04f 0300 	mov.w	r3, #0
 80029b2:	0a0a      	lsrs	r2, r1, #8
 80029b4:	2300      	movs	r3, #0
 80029b6:	b2d3      	uxtb	r3, r2
 80029b8:	4619      	mov	r1, r3
 80029ba:	2022      	movs	r0, #34	@ 0x22
 80029bc:	f7ff fe60 	bl	8002680 <BC_Write_Reg>
	}

	if((flags & VAC1_CHANGE_MASK) != 0)  //TURBINA INSERITA O RIMOSSA
 80029c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80029c4:	2400      	movs	r4, #0
 80029c6:	f403 7500 	and.w	r5, r3, #512	@ 0x200
 80029ca:	ea54 0305 	orrs.w	r3, r4, r5
 80029ce:	d00c      	beq.n	80029ea <BC_Manage_Interrupts+0xb6>
	{
		// ...gestione evento...
		BC_Write_Reg(REG22_CHARGER_FLAG_0, (flags >> 40) & 0xFF);
 80029d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80029d4:	f04f 0200 	mov.w	r2, #0
 80029d8:	f04f 0300 	mov.w	r3, #0
 80029dc:	0a0a      	lsrs	r2, r1, #8
 80029de:	2300      	movs	r3, #0
 80029e0:	b2d3      	uxtb	r3, r2
 80029e2:	4619      	mov	r1, r3
 80029e4:	2022      	movs	r0, #34	@ 0x22
 80029e6:	f7ff fe4b 	bl	8002680 <BC_Write_Reg>
	}

	flags = 0;
 80029ea:	f04f 0200 	mov.w	r2, #0
 80029ee:	f04f 0300 	mov.w	r3, #0
 80029f2:	e9c7 2300 	strd	r2, r3, [r7]
}
 80029f6:	bf00      	nop
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08002a00 <HAL_UARTEx_RxEventCallback>:
	}
}

/* ------CALLBACK UART RX IDLE------*/
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	460b      	mov	r3, r1
 8002a0a:	807b      	strh	r3, [r7, #2]
	if(huart == SIM_UART)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	4a3d      	ldr	r2, [pc, #244]	@ (8002b04 <HAL_UARTEx_RxEventCallback+0x104>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d16d      	bne.n	8002af0 <HAL_UARTEx_RxEventCallback+0xf0>
	{
		if(*(uint8_t*)sim_rx_buffer == '>')
 8002a14:	4b3c      	ldr	r3, [pc, #240]	@ (8002b08 <HAL_UARTEx_RxEventCallback+0x108>)
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	2b3e      	cmp	r3, #62	@ 0x3e
 8002a1a:	d127      	bne.n	8002a6c <HAL_UARTEx_RxEventCallback+0x6c>
		{
			if(flags.Log_TransferInProgress)
 8002a1c:	4b3b      	ldr	r3, [pc, #236]	@ (8002b0c <HAL_UARTEx_RxEventCallback+0x10c>)
 8002a1e:	785b      	ldrb	r3, [r3, #1]
 8002a20:	f003 0308 	and.w	r3, r3, #8
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d00c      	beq.n	8002a44 <HAL_UARTEx_RxEventCallback+0x44>
			{
				flags.Log_ReadytoSend = 1;
 8002a2a:	4a38      	ldr	r2, [pc, #224]	@ (8002b0c <HAL_UARTEx_RxEventCallback+0x10c>)
 8002a2c:	7853      	ldrb	r3, [r2, #1]
 8002a2e:	f043 0301 	orr.w	r3, r3, #1
 8002a32:	7053      	strb	r3, [r2, #1]
				sys.SIM_Prompt_Status = 0;
 8002a34:	4b36      	ldr	r3, [pc, #216]	@ (8002b10 <HAL_UARTEx_RxEventCallback+0x110>)
 8002a36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8002a42:	e055      	b.n	8002af0 <HAL_UARTEx_RxEventCallback+0xf0>
			}
			else if(flags.CMD.Measure_Request)
 8002a44:	4b31      	ldr	r3, [pc, #196]	@ (8002b0c <HAL_UARTEx_RxEventCallback+0x10c>)
 8002a46:	789b      	ldrb	r3, [r3, #2]
 8002a48:	f003 0302 	and.w	r3, r3, #2
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d04e      	beq.n	8002af0 <HAL_UARTEx_RxEventCallback+0xf0>
			{
				flags.Measure_ReadytoSend = 1;
 8002a52:	4a2e      	ldr	r2, [pc, #184]	@ (8002b0c <HAL_UARTEx_RxEventCallback+0x10c>)
 8002a54:	7853      	ldrb	r3, [r2, #1]
 8002a56:	f043 0302 	orr.w	r3, r3, #2
 8002a5a:	7053      	strb	r3, [r2, #1]
				sys.SIM_Prompt_Status = 0;
 8002a5c:	4b2c      	ldr	r3, [pc, #176]	@ (8002b10 <HAL_UARTEx_RxEventCallback+0x110>)
 8002a5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a62:	461a      	mov	r2, r3
 8002a64:	2300      	movs	r3, #0
 8002a66:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8002a6a:	e041      	b.n	8002af0 <HAL_UARTEx_RxEventCallback+0xf0>
			}
		}

		else if(*(uint32_t*)sim_rx_buffer == 0x444E4553 &&              // "SEND"
 8002a6c:	4b26      	ldr	r3, [pc, #152]	@ (8002b08 <HAL_UARTEx_RxEventCallback+0x108>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a28      	ldr	r2, [pc, #160]	@ (8002b14 <HAL_UARTEx_RxEventCallback+0x114>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d11e      	bne.n	8002ab4 <HAL_UARTEx_RxEventCallback+0xb4>
				   *(uint32_t*)(sim_rx_buffer + 4) == 0x004B204F)       // " OK\0"
 8002a76:	4b28      	ldr	r3, [pc, #160]	@ (8002b18 <HAL_UARTEx_RxEventCallback+0x118>)
 8002a78:	681b      	ldr	r3, [r3, #0]
		else if(*(uint32_t*)sim_rx_buffer == 0x444E4553 &&              // "SEND"
 8002a7a:	4a28      	ldr	r2, [pc, #160]	@ (8002b1c <HAL_UARTEx_RxEventCallback+0x11c>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d119      	bne.n	8002ab4 <HAL_UARTEx_RxEventCallback+0xb4>
		{
			if(flags.Log_TransferInProgress)
 8002a80:	4b22      	ldr	r3, [pc, #136]	@ (8002b0c <HAL_UARTEx_RxEventCallback+0x10c>)
 8002a82:	785b      	ldrb	r3, [r3, #1]
 8002a84:	f003 0308 	and.w	r3, r3, #8
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d005      	beq.n	8002a9a <HAL_UARTEx_RxEventCallback+0x9a>
			{
				flags.Log_TransferInProgress = 0;
 8002a8e:	4a1f      	ldr	r2, [pc, #124]	@ (8002b0c <HAL_UARTEx_RxEventCallback+0x10c>)
 8002a90:	7853      	ldrb	r3, [r2, #1]
 8002a92:	f023 0308 	bic.w	r3, r3, #8
 8002a96:	7053      	strb	r3, [r2, #1]
			if(flags.Log_TransferInProgress)
 8002a98:	e029      	b.n	8002aee <HAL_UARTEx_RxEventCallback+0xee>
			}
			else if(flags.Meas_TransferInProgress)
 8002a9a:	4b1c      	ldr	r3, [pc, #112]	@ (8002b0c <HAL_UARTEx_RxEventCallback+0x10c>)
 8002a9c:	785b      	ldrb	r3, [r3, #1]
 8002a9e:	f003 0304 	and.w	r3, r3, #4
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d022      	beq.n	8002aee <HAL_UARTEx_RxEventCallback+0xee>
			{
				flags.Meas_TransferInProgress = 0;
 8002aa8:	4a18      	ldr	r2, [pc, #96]	@ (8002b0c <HAL_UARTEx_RxEventCallback+0x10c>)
 8002aaa:	7853      	ldrb	r3, [r2, #1]
 8002aac:	f023 0304 	bic.w	r3, r3, #4
 8002ab0:	7053      	strb	r3, [r2, #1]
			if(flags.Log_TransferInProgress)
 8002ab2:	e01c      	b.n	8002aee <HAL_UARTEx_RxEventCallback+0xee>
			}
		}

		else if(*(uint32_t*)sim_rx_buffer == 0x4552524F)                 //"ERRO"
 8002ab4:	4b14      	ldr	r3, [pc, #80]	@ (8002b08 <HAL_UARTEx_RxEventCallback+0x108>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a19      	ldr	r2, [pc, #100]	@ (8002b20 <HAL_UARTEx_RxEventCallback+0x120>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d10c      	bne.n	8002ad8 <HAL_UARTEx_RxEventCallback+0xd8>
		{
			flags.Log_ReadytoSend = 0;
 8002abe:	4a13      	ldr	r2, [pc, #76]	@ (8002b0c <HAL_UARTEx_RxEventCallback+0x10c>)
 8002ac0:	7853      	ldrb	r3, [r2, #1]
 8002ac2:	f023 0301 	bic.w	r3, r3, #1
 8002ac6:	7053      	strb	r3, [r2, #1]
			sys.SIM_Prompt_Status = 0;
 8002ac8:	4b11      	ldr	r3, [pc, #68]	@ (8002b10 <HAL_UARTEx_RxEventCallback+0x110>)
 8002aca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ace:	461a      	mov	r2, r3
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8002ad6:	e00b      	b.n	8002af0 <HAL_UARTEx_RxEventCallback+0xf0>
		}

		else if(*(uint32_t*)sim_rx_buffer == 0x444D432B)                 // "+CMD"
 8002ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8002b08 <HAL_UARTEx_RxEventCallback+0x108>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a11      	ldr	r2, [pc, #68]	@ (8002b24 <HAL_UARTEx_RxEventCallback+0x124>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d106      	bne.n	8002af0 <HAL_UARTEx_RxEventCallback+0xf0>
		{     
			flags.Message_Rx = 1;
 8002ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8002b0c <HAL_UARTEx_RxEventCallback+0x10c>)
 8002ae4:	7813      	ldrb	r3, [r2, #0]
 8002ae6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002aea:	7013      	strb	r3, [r2, #0]
 8002aec:	e000      	b.n	8002af0 <HAL_UARTEx_RxEventCallback+0xf0>
			if(flags.Log_TransferInProgress)
 8002aee:	bf00      	nop
		}


	}
	
	HAL_UARTEx_ReceiveToIdle_DMA(SIM_UART, sim_rx_buffer, SIM_RXBUFFER_SIZE);
 8002af0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002af4:	4904      	ldr	r1, [pc, #16]	@ (8002b08 <HAL_UARTEx_RxEventCallback+0x108>)
 8002af6:	4803      	ldr	r0, [pc, #12]	@ (8002b04 <HAL_UARTEx_RxEventCallback+0x104>)
 8002af8:	f013 fc18 	bl	801632c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8002afc:	bf00      	nop
 8002afe:	3708      	adds	r7, #8
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	200004bc 	.word	0x200004bc
 8002b08:	20004f94 	.word	0x20004f94
 8002b0c:	20001780 	.word	0x20001780
 8002b10:	200005d8 	.word	0x200005d8
 8002b14:	444e4553 	.word	0x444e4553
 8002b18:	20004f98 	.word	0x20004f98
 8002b1c:	004b204f 	.word	0x004b204f
 8002b20:	4552524f 	.word	0x4552524f
 8002b24:	444d432b 	.word	0x444d432b

08002b28 <HAL_UART_RxCpltCallback>:

/* ------CALLBACK UART RX COMPLETE------*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
	if (huart == SIM_UART)
	{

	}

}
 8002b30:	bf00      	nop
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <HAL_UART_TxCpltCallback>:

/* ------CALLBACK UART TX COMPLETE------*/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
	if (huart == SIM_UART)
	{

	}

}
 8002b44:	bf00      	nop
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <HAL_ADC_ConvHalfCpltCallback>:

/* ------CALLBACK HALF ADC------*/
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
	if(hadc == PRESSURE_ADC)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	4a09      	ldr	r2, [pc, #36]	@ (8002b80 <HAL_ADC_ConvHalfCpltCallback+0x30>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d109      	bne.n	8002b74 <HAL_ADC_ConvHalfCpltCallback+0x24>
	{
		flags.ADC_Complete = 1;
 8002b60:	4a08      	ldr	r2, [pc, #32]	@ (8002b84 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8002b62:	7813      	ldrb	r3, [r2, #0]
 8002b64:	f043 0301 	orr.w	r3, r3, #1
 8002b68:	7013      	strb	r3, [r2, #0]
		flags.ADC_Half_Buffer = 1;
 8002b6a:	4a06      	ldr	r2, [pc, #24]	@ (8002b84 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8002b6c:	7813      	ldrb	r3, [r2, #0]
 8002b6e:	f043 0302 	orr.w	r3, r3, #2
 8002b72:	7013      	strb	r3, [r2, #0]
	}
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	200000b0 	.word	0x200000b0
 8002b84:	20001780 	.word	0x20001780

08002b88 <HAL_ADC_ConvCpltCallback>:

/*------CALLBACK FULL ADC------*/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
	if(hadc == PRESSURE_ADC)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	4a09      	ldr	r2, [pc, #36]	@ (8002bb8 <HAL_ADC_ConvCpltCallback+0x30>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d109      	bne.n	8002bac <HAL_ADC_ConvCpltCallback+0x24>
	{
		flags.ADC_Complete = 1;
 8002b98:	4a08      	ldr	r2, [pc, #32]	@ (8002bbc <HAL_ADC_ConvCpltCallback+0x34>)
 8002b9a:	7813      	ldrb	r3, [r2, #0]
 8002b9c:	f043 0301 	orr.w	r3, r3, #1
 8002ba0:	7013      	strb	r3, [r2, #0]
		flags.ADC_Full_Buffer = 1;
 8002ba2:	4a06      	ldr	r2, [pc, #24]	@ (8002bbc <HAL_ADC_ConvCpltCallback+0x34>)
 8002ba4:	7813      	ldrb	r3, [r2, #0]
 8002ba6:	f043 0304 	orr.w	r3, r3, #4
 8002baa:	7013      	strb	r3, [r2, #0]
	}
}
 8002bac:	bf00      	nop
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr
 8002bb8:	200000b0 	.word	0x200000b0
 8002bbc:	20001780 	.word	0x20001780

08002bc0 <HAL_RTC_AlarmAEventCallback>:

/*------CALLBACK RTC CAMBIO ORA------*/
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b092      	sub	sp, #72	@ 0x48
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef gTime;
	RTC_AlarmTypeDef sAlarm = {0};
 8002bc8:	f107 0308 	add.w	r3, r7, #8
 8002bcc:	222c      	movs	r2, #44	@ 0x2c
 8002bce:	2100      	movs	r1, #0
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f013 fce9 	bl	80165a8 <memset>

	HAL_RTC_GetTime(hrtc, &gTime, RTC_FORMAT_BIN);
 8002bd6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002bda:	2200      	movs	r2, #0
 8002bdc:	4619      	mov	r1, r3
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f00e fcb7 	bl	8011552 <HAL_RTC_GetTime>

	sys.Low_th = Low_TH_Array[gTime.Hours];
 8002be4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002be8:	461a      	mov	r2, r3
 8002bea:	4b17      	ldr	r3, [pc, #92]	@ (8002c48 <HAL_RTC_AlarmAEventCallback+0x88>)
 8002bec:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002bf0:	4b16      	ldr	r3, [pc, #88]	@ (8002c4c <HAL_RTC_AlarmAEventCallback+0x8c>)
 8002bf2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bf6:	85da      	strh	r2, [r3, #46]	@ 0x2e
	sys.High_th = High_TH_Array[gTime.Hours];
 8002bf8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	4b14      	ldr	r3, [pc, #80]	@ (8002c50 <HAL_RTC_AlarmAEventCallback+0x90>)
 8002c00:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002c04:	4b11      	ldr	r3, [pc, #68]	@ (8002c4c <HAL_RTC_AlarmAEventCallback+0x8c>)
 8002c06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c0a:	861a      	strh	r2, [r3, #48]	@ 0x30

	sAlarm.AlarmTime.Hours = 0;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	723b      	strb	r3, [r7, #8]
    sAlarm.AlarmTime.Minutes = 0;
 8002c10:	2300      	movs	r3, #0
 8002c12:	727b      	strb	r3, [r7, #9]
    sAlarm.AlarmTime.Seconds = 0;
 8002c14:	2300      	movs	r3, #0
 8002c16:	72bb      	strb	r3, [r7, #10]
    sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY | RTC_ALARMMASK_HOURS | RTC_ALARMMASK_SECONDS;
 8002c18:	4b0e      	ldr	r3, [pc, #56]	@ (8002c54 <HAL_RTC_AlarmAEventCallback+0x94>)
 8002c1a:	61fb      	str	r3, [r7, #28]
    sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	627b      	str	r3, [r7, #36]	@ 0x24
    sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002c20:	2300      	movs	r3, #0
 8002c22:	62bb      	str	r3, [r7, #40]	@ 0x28
    sAlarm.AlarmDateWeekDay = 1;
 8002c24:	2301      	movs	r3, #1
 8002c26:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    sAlarm.Alarm = RTC_ALARM_A;
 8002c2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c2e:	633b      	str	r3, [r7, #48]	@ 0x30
    
    HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, RTC_FORMAT_BIN);
 8002c30:	f107 0308 	add.w	r3, r7, #8
 8002c34:	2200      	movs	r2, #0
 8002c36:	4619      	mov	r1, r3
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f00e fd6d 	bl	8011718 <HAL_RTC_SetAlarm_IT>
}
 8002c3e:	bf00      	nop
 8002c40:	3748      	adds	r7, #72	@ 0x48
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	20004f54 	.word	0x20004f54
 8002c4c:	200005d8 	.word	0x200005d8
 8002c50:	20004f24 	.word	0x20004f24
 8002c54:	80800080 	.word	0x80800080

08002c58 <extflash_cs_set>:
uint32_t	exflashNumSectors = 0;
uint8_t		exflashInitDone = 0;


void extflash_cs_set()
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FLASH_nCS_GPIO_Port, FLASH_nCS_Pin, GPIO_PIN_RESET);
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002c62:	4802      	ldr	r0, [pc, #8]	@ (8002c6c <extflash_cs_set+0x14>)
 8002c64:	f00b fdce 	bl	800e804 <HAL_GPIO_WritePin>
}
 8002c68:	bf00      	nop
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	48000400 	.word	0x48000400

08002c70 <extflash_cs_reset>:

void extflash_cs_reset()
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FLASH_nCS_GPIO_Port, FLASH_nCS_Pin, GPIO_PIN_SET);
 8002c74:	2201      	movs	r2, #1
 8002c76:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002c7a:	4802      	ldr	r0, [pc, #8]	@ (8002c84 <extflash_cs_reset+0x14>)
 8002c7c:	f00b fdc2 	bl	800e804 <HAL_GPIO_WritePin>
}
 8002c80:	bf00      	nop
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	48000400 	.word	0x48000400

08002c88 <extflash_wp_reset>:
{
	HAL_GPIO_WritePin(FLASH_nWP_GPIO_Port, FLASH_nWP_Pin, GPIO_PIN_RESET);
}

void extflash_wp_reset()
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FLASH_nWP_GPIO_Port, FLASH_nWP_Pin, GPIO_PIN_SET);
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	2140      	movs	r1, #64	@ 0x40
 8002c90:	4802      	ldr	r0, [pc, #8]	@ (8002c9c <extflash_wp_reset+0x14>)
 8002c92:	f00b fdb7 	bl	800e804 <HAL_GPIO_WritePin>
}
 8002c96:	bf00      	nop
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	48000800 	.word	0x48000800

08002ca0 <extflash_hard_reset>:


void extflash_hard_reset()
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(FLASH_nRESET_GPIO_Port, FLASH_nRESET_Pin, GPIO_PIN_RESET);
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	2180      	movs	r1, #128	@ 0x80
 8002ca8:	4806      	ldr	r0, [pc, #24]	@ (8002cc4 <extflash_hard_reset+0x24>)
 8002caa:	f00b fdab 	bl	800e804 <HAL_GPIO_WritePin>

	HAL_Delay(50);
 8002cae:	2032      	movs	r0, #50	@ 0x32
 8002cb0:	f008 fbbe 	bl	800b430 <HAL_Delay>

	HAL_GPIO_WritePin(FLASH_nRESET_GPIO_Port, FLASH_nRESET_Pin, GPIO_PIN_SET);
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	2180      	movs	r1, #128	@ 0x80
 8002cb8:	4802      	ldr	r0, [pc, #8]	@ (8002cc4 <extflash_hard_reset+0x24>)
 8002cba:	f00b fda3 	bl	800e804 <HAL_GPIO_WritePin>

	return;
 8002cbe:	bf00      	nop
}
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	48000800 	.word	0x48000800

08002cc8 <extflash_send_cmd>:


int32_t extflash_send_cmd(extflash_cmd_t command)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b088      	sub	sp, #32
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]

	uint8_t addr_bytes[4] = {0};
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	61bb      	str	r3, [r7, #24]
	uint8_t dummy_bytes[8] = {0};
 8002cd4:	f107 0310 	add.w	r3, r7, #16
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]
 8002cdc:	605a      	str	r2, [r3, #4]
	uint8_t dummy = 0;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	77fb      	strb	r3, [r7, #31]
	uint8_t cmd_data = command->cmd;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	73fb      	strb	r3, [r7, #15]

	if(command->address_en != 0)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	785b      	ldrb	r3, [r3, #1]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d00d      	beq.n	8002d0c <extflash_send_cmd+0x44>
	{
		addr_bytes[0] = (command->address >> 16) & 0xFF;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	0c1b      	lsrs	r3, r3, #16
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	763b      	strb	r3, [r7, #24]
		addr_bytes[1] = (command->address >> 8) & 0xFF;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	0a1b      	lsrs	r3, r3, #8
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	767b      	strb	r3, [r7, #25]
		addr_bytes[2] = (command->address) & 0xFF;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	76bb      	strb	r3, [r7, #26]
	}

	extflash_cs_set();
 8002d0c:	f7ff ffa4 	bl	8002c58 <extflash_cs_set>

	HAL_SPI_Transmit(EXTFLASH_SPI, &cmd_data, 1, FLASH_SPI_DEF_TIMEOUT);
 8002d10:	f107 010f 	add.w	r1, r7, #15
 8002d14:	2364      	movs	r3, #100	@ 0x64
 8002d16:	2201      	movs	r2, #1
 8002d18:	4823      	ldr	r0, [pc, #140]	@ (8002da8 <extflash_send_cmd+0xe0>)
 8002d1a:	f00e fffc 	bl	8011d16 <HAL_SPI_Transmit>

	if(command->address_en != 0)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	785b      	ldrb	r3, [r3, #1]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d006      	beq.n	8002d34 <extflash_send_cmd+0x6c>
	{
		HAL_SPI_Transmit(EXTFLASH_SPI, addr_bytes, 3, FLASH_SPI_DEF_TIMEOUT);
 8002d26:	f107 0118 	add.w	r1, r7, #24
 8002d2a:	2364      	movs	r3, #100	@ 0x64
 8002d2c:	2203      	movs	r2, #3
 8002d2e:	481e      	ldr	r0, [pc, #120]	@ (8002da8 <extflash_send_cmd+0xe0>)
 8002d30:	f00e fff1 	bl	8011d16 <HAL_SPI_Transmit>
	}

	if(command->dummy_nb > 0)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	88db      	ldrh	r3, [r3, #6]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00e      	beq.n	8002d5a <extflash_send_cmd+0x92>
	{
		dummy = command->dummy_nb > sizeof(dummy_bytes) ? sizeof(dummy_bytes) : command->dummy_nb;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	88db      	ldrh	r3, [r3, #6]
 8002d40:	2b08      	cmp	r3, #8
 8002d42:	bf28      	it	cs
 8002d44:	2308      	movcs	r3, #8
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	77fb      	strb	r3, [r7, #31]
		HAL_SPI_Transmit(EXTFLASH_SPI, dummy_bytes, dummy, FLASH_SPI_DEF_TIMEOUT);
 8002d4a:	7ffb      	ldrb	r3, [r7, #31]
 8002d4c:	b29a      	uxth	r2, r3
 8002d4e:	f107 0110 	add.w	r1, r7, #16
 8002d52:	2364      	movs	r3, #100	@ 0x64
 8002d54:	4814      	ldr	r0, [pc, #80]	@ (8002da8 <extflash_send_cmd+0xe0>)
 8002d56:	f00e ffde 	bl	8011d16 <HAL_SPI_Transmit>
	}

	if(command->tx_nb > 0 && command->tx_data != NULL)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	885b      	ldrh	r3, [r3, #2]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d00b      	beq.n	8002d7a <extflash_send_cmd+0xb2>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d007      	beq.n	8002d7a <extflash_send_cmd+0xb2>
	{
		HAL_SPI_Transmit(EXTFLASH_SPI, command->tx_data, command->tx_nb, FLASH_SPI_DEF_TIMEOUT);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	68d9      	ldr	r1, [r3, #12]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	885a      	ldrh	r2, [r3, #2]
 8002d72:	2364      	movs	r3, #100	@ 0x64
 8002d74:	480c      	ldr	r0, [pc, #48]	@ (8002da8 <extflash_send_cmd+0xe0>)
 8002d76:	f00e ffce 	bl	8011d16 <HAL_SPI_Transmit>
	}

	if(command->rx_nb > 0 && command->rx_data != NULL)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	889b      	ldrh	r3, [r3, #4]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d00b      	beq.n	8002d9a <extflash_send_cmd+0xd2>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d007      	beq.n	8002d9a <extflash_send_cmd+0xd2>
	{
		HAL_SPI_Receive(EXTFLASH_SPI, command->rx_data, command->rx_nb, FLASH_SPI_DEF_TIMEOUT);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6919      	ldr	r1, [r3, #16]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	889a      	ldrh	r2, [r3, #4]
 8002d92:	2364      	movs	r3, #100	@ 0x64
 8002d94:	4804      	ldr	r0, [pc, #16]	@ (8002da8 <extflash_send_cmd+0xe0>)
 8002d96:	f00f f934 	bl	8012002 <HAL_SPI_Receive>
	}

	extflash_cs_reset();
 8002d9a:	f7ff ff69 	bl	8002c70 <extflash_cs_reset>

	return 0;
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3720      	adds	r7, #32
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	2000023c 	.word	0x2000023c

08002dac <extflash_read_extended_read_reg>:

}


int extflash_read_extended_read_reg(uint8_t *ereg)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b088      	sub	sp, #32
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]

	extflash_cmd command = {0};
 8002db4:	f107 030c 	add.w	r3, r7, #12
 8002db8:	2200      	movs	r2, #0
 8002dba:	601a      	str	r2, [r3, #0]
 8002dbc:	605a      	str	r2, [r3, #4]
 8002dbe:	609a      	str	r2, [r3, #8]
 8002dc0:	60da      	str	r2, [r3, #12]
 8002dc2:	611a      	str	r2, [r3, #16]
	command.cmd = EFLASH_CMD_RDERP;
 8002dc4:	2381      	movs	r3, #129	@ 0x81
 8002dc6:	733b      	strb	r3, [r7, #12]
	command.address_en = 0;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	737b      	strb	r3, [r7, #13]
	command.address = 0;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	617b      	str	r3, [r7, #20]
	command.rx_nb = 1;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	823b      	strh	r3, [r7, #16]
	command.rx_data = ereg;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	61fb      	str	r3, [r7, #28]

	return extflash_send_cmd(&command);
 8002dd8:	f107 030c 	add.w	r3, r7, #12
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff ff73 	bl	8002cc8 <extflash_send_cmd>
 8002de2:	4603      	mov	r3, r0
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3720      	adds	r7, #32
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <extflash_clear_extended_read_reg>:


int extflash_clear_extended_read_reg()
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0
	extflash_cmd command = {0};
 8002df2:	1d3b      	adds	r3, r7, #4
 8002df4:	2200      	movs	r2, #0
 8002df6:	601a      	str	r2, [r3, #0]
 8002df8:	605a      	str	r2, [r3, #4]
 8002dfa:	609a      	str	r2, [r3, #8]
 8002dfc:	60da      	str	r2, [r3, #12]
 8002dfe:	611a      	str	r2, [r3, #16]
	command.cmd = EFLASH_CMD_CLERP;
 8002e00:	2382      	movs	r3, #130	@ 0x82
 8002e02:	713b      	strb	r3, [r7, #4]

	return extflash_send_cmd(&command);
 8002e04:	1d3b      	adds	r3, r7, #4
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7ff ff5e 	bl	8002cc8 <extflash_send_cmd>
 8002e0c:	4603      	mov	r3, r0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3718      	adds	r7, #24
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <extflash_set_write_protection>:
	return extflash_send_cmd(&command);

}

int extflash_set_write_protection(uint8_t enable)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b088      	sub	sp, #32
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	71fb      	strb	r3, [r7, #7]

	extflash_cmd command = {0};
 8002e20:	f107 030c 	add.w	r3, r7, #12
 8002e24:	2200      	movs	r2, #0
 8002e26:	601a      	str	r2, [r3, #0]
 8002e28:	605a      	str	r2, [r3, #4]
 8002e2a:	609a      	str	r2, [r3, #8]
 8002e2c:	60da      	str	r2, [r3, #12]
 8002e2e:	611a      	str	r2, [r3, #16]
	command.cmd = enable==0 ? EFLASH_CMD_WREN : EFLASH_CMD_WRDI;
 8002e30:	79fb      	ldrb	r3, [r7, #7]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d101      	bne.n	8002e3a <extflash_set_write_protection+0x24>
 8002e36:	2306      	movs	r3, #6
 8002e38:	e000      	b.n	8002e3c <extflash_set_write_protection+0x26>
 8002e3a:	2304      	movs	r3, #4
 8002e3c:	733b      	strb	r3, [r7, #12]

	return extflash_send_cmd(&command);
 8002e3e:	f107 030c 	add.w	r3, r7, #12
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7ff ff40 	bl	8002cc8 <extflash_send_cmd>
 8002e48:	4603      	mov	r3, r0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3720      	adds	r7, #32
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}

08002e52 <extflash_read_sfdp>:

int extflash_read_sfdp(uint32_t regaddr, uint8_t *reg, uint8_t nregs)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	b08a      	sub	sp, #40	@ 0x28
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	60f8      	str	r0, [r7, #12]
 8002e5a:	60b9      	str	r1, [r7, #8]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	71fb      	strb	r3, [r7, #7]

	extflash_cmd command = {0};
 8002e60:	f107 0314 	add.w	r3, r7, #20
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	609a      	str	r2, [r3, #8]
 8002e6c:	60da      	str	r2, [r3, #12]
 8002e6e:	611a      	str	r2, [r3, #16]
	command.cmd = EFLASH_CMD_RDSFDP;
 8002e70:	235a      	movs	r3, #90	@ 0x5a
 8002e72:	753b      	strb	r3, [r7, #20]
	command.address_en = 1;
 8002e74:	2301      	movs	r3, #1
 8002e76:	757b      	strb	r3, [r7, #21]
	command.address = regaddr;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	61fb      	str	r3, [r7, #28]
	command.dummy_nb = 1;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	837b      	strh	r3, [r7, #26]
	command.rx_nb = nregs;
 8002e80:	79fb      	ldrb	r3, [r7, #7]
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	833b      	strh	r3, [r7, #24]
	command.rx_data = reg;
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	627b      	str	r3, [r7, #36]	@ 0x24

	return extflash_send_cmd(&command);
 8002e8a:	f107 0314 	add.w	r3, r7, #20
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7ff ff1a 	bl	8002cc8 <extflash_send_cmd>
 8002e94:	4603      	mov	r3, r0

}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3728      	adds	r7, #40	@ 0x28
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <extflash_raw_read>:

int extflash_raw_read(uint32_t address, uint8_t *pBuffer, uint16_t nbytes)
{
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b08a      	sub	sp, #40	@ 0x28
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	60f8      	str	r0, [r7, #12]
 8002ea6:	60b9      	str	r1, [r7, #8]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	80fb      	strh	r3, [r7, #6]

	extflash_cmd command = {0};
 8002eac:	f107 0314 	add.w	r3, r7, #20
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	601a      	str	r2, [r3, #0]
 8002eb4:	605a      	str	r2, [r3, #4]
 8002eb6:	609a      	str	r2, [r3, #8]
 8002eb8:	60da      	str	r2, [r3, #12]
 8002eba:	611a      	str	r2, [r3, #16]
	command.cmd = EFLASH_CMD_FRD;
 8002ebc:	230b      	movs	r3, #11
 8002ebe:	753b      	strb	r3, [r7, #20]
	command.address_en = 1;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	757b      	strb	r3, [r7, #21]
	command.address = address;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	61fb      	str	r3, [r7, #28]
	command.dummy_nb = 1;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	837b      	strh	r3, [r7, #26]
	command.rx_nb = nbytes;
 8002ecc:	88fb      	ldrh	r3, [r7, #6]
 8002ece:	833b      	strh	r3, [r7, #24]
	command.rx_data = pBuffer;
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	627b      	str	r3, [r7, #36]	@ 0x24

	return extflash_send_cmd(&command);
 8002ed4:	f107 0314 	add.w	r3, r7, #20
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7ff fef5 	bl	8002cc8 <extflash_send_cmd>
 8002ede:	4603      	mov	r3, r0

}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3728      	adds	r7, #40	@ 0x28
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <extflash_raw_erase>:

int extflash_raw_erase(uint32_t address)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b088      	sub	sp, #32
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]

	extflash_cmd command = {0};
 8002ef0:	f107 030c 	add.w	r3, r7, #12
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	605a      	str	r2, [r3, #4]
 8002efa:	609a      	str	r2, [r3, #8]
 8002efc:	60da      	str	r2, [r3, #12]
 8002efe:	611a      	str	r2, [r3, #16]
	command.cmd = EFLASH_CMD_SER;
 8002f00:	23d7      	movs	r3, #215	@ 0xd7
 8002f02:	733b      	strb	r3, [r7, #12]
	command.address_en = 1;
 8002f04:	2301      	movs	r3, #1
 8002f06:	737b      	strb	r3, [r7, #13]
	command.address = address;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	617b      	str	r3, [r7, #20]

	return extflash_send_cmd(&command);
 8002f0c:	f107 030c 	add.w	r3, r7, #12
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7ff fed9 	bl	8002cc8 <extflash_send_cmd>
 8002f16:	4603      	mov	r3, r0
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3720      	adds	r7, #32
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <extflash_raw_page_write>:

int extflash_raw_page_write(uint32_t address, const uint8_t *pBuffer)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b088      	sub	sp, #32
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]

	extflash_cmd command = {0};
 8002f2a:	f107 030c 	add.w	r3, r7, #12
 8002f2e:	2200      	movs	r2, #0
 8002f30:	601a      	str	r2, [r3, #0]
 8002f32:	605a      	str	r2, [r3, #4]
 8002f34:	609a      	str	r2, [r3, #8]
 8002f36:	60da      	str	r2, [r3, #12]
 8002f38:	611a      	str	r2, [r3, #16]
	command.cmd = EFLASH_CMD_PP;
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	733b      	strb	r3, [r7, #12]
	command.address_en = 1;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	737b      	strb	r3, [r7, #13]
	command.address = address;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	617b      	str	r3, [r7, #20]
	command.tx_nb = EFLASH_DEF_PAGE_SIZE;
 8002f46:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f4a:	81fb      	strh	r3, [r7, #14]
	command.tx_data = pBuffer;
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	61bb      	str	r3, [r7, #24]

	return extflash_send_cmd(&command);
 8002f50:	f107 030c 	add.w	r3, r7, #12
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7ff feb7 	bl	8002cc8 <extflash_send_cmd>
 8002f5a:	4603      	mov	r3, r0
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3720      	adds	r7, #32
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <extflash_sector_read>:


int extflash_sector_read(uint32_t sector, uint32_t nsectors, uint8_t *pBuffer)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b08a      	sub	sp, #40	@ 0x28
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	607a      	str	r2, [r7, #4]
	int result = 0;
 8002f70:	2300      	movs	r3, #0
 8002f72:	61fb      	str	r3, [r7, #28]
	uint8_t ereg = 0;
 8002f74:	2300      	movs	r3, #0
 8002f76:	75fb      	strb	r3, [r7, #23]
	uint32_t tmo = HAL_GetTick();
 8002f78:	f008 fa4e 	bl	800b418 <HAL_GetTick>
 8002f7c:	61b8      	str	r0, [r7, #24]
	uint8_t *wPtr = pBuffer;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t address = sector * EFLASH_DEF_SECTOR_SIZE;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	031b      	lsls	r3, r3, #12
 8002f86:	623b      	str	r3, [r7, #32]

	if(extflash_read_extended_read_reg(&ereg) < 0)return -1;
 8002f88:	f107 0317 	add.w	r3, r7, #23
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f7ff ff0d 	bl	8002dac <extflash_read_extended_read_reg>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	da10      	bge.n	8002fba <extflash_sector_read+0x56>
 8002f98:	f04f 33ff 	mov.w	r3, #4294967295
 8002f9c:	e037      	b.n	800300e <extflash_sector_read+0xaa>

	while((ereg & ESTATUS_WIP) && (HAL_GetTick() - tmo < FLASH_WRITE_ERASE_TIMEOUT))
	{
		//Scrittura-erase in corso
		if(extflash_read_extended_read_reg(&ereg) < 0)return -1;
 8002f9e:	f107 0317 	add.w	r3, r7, #23
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7ff ff02 	bl	8002dac <extflash_read_extended_read_reg>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	da02      	bge.n	8002fb4 <extflash_sector_read+0x50>
 8002fae:	f04f 33ff 	mov.w	r3, #4294967295
 8002fb2:	e02c      	b.n	800300e <extflash_sector_read+0xaa>
		HAL_Delay(FLASH_STATUS_POLL_INTERVAL);
 8002fb4:	2001      	movs	r0, #1
 8002fb6:	f008 fa3b 	bl	800b430 <HAL_Delay>
	while((ereg & ESTATUS_WIP) && (HAL_GetTick() - tmo < FLASH_WRITE_ERASE_TIMEOUT))
 8002fba:	7dfb      	ldrb	r3, [r7, #23]
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d020      	beq.n	8003006 <extflash_sector_read+0xa2>
 8002fc4:	f008 fa28 	bl	800b418 <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	69bb      	ldr	r3, [r7, #24]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002fd2:	d3e4      	bcc.n	8002f9e <extflash_sector_read+0x3a>
	}

	while(nsectors > 0)
 8002fd4:	e017      	b.n	8003006 <extflash_sector_read+0xa2>
	{
		result = extflash_raw_read(address, wPtr, EFLASH_DEF_SECTOR_SIZE);
 8002fd6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002fda:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002fdc:	6a38      	ldr	r0, [r7, #32]
 8002fde:	f7ff ff5e 	bl	8002e9e <extflash_raw_read>
 8002fe2:	61f8      	str	r0, [r7, #28]
		if(result < 0)return -1;
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	da02      	bge.n	8002ff0 <extflash_sector_read+0x8c>
 8002fea:	f04f 33ff 	mov.w	r3, #4294967295
 8002fee:	e00e      	b.n	800300e <extflash_sector_read+0xaa>

		address += EFLASH_DEF_SECTOR_SIZE;
 8002ff0:	6a3b      	ldr	r3, [r7, #32]
 8002ff2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ff6:	623b      	str	r3, [r7, #32]
		wPtr += EFLASH_DEF_SECTOR_SIZE;
 8002ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ffe:	627b      	str	r3, [r7, #36]	@ 0x24
		nsectors--;
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	3b01      	subs	r3, #1
 8003004:	60bb      	str	r3, [r7, #8]
	while(nsectors > 0)
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d1e4      	bne.n	8002fd6 <extflash_sector_read+0x72>
	}

	return 0;
 800300c:	2300      	movs	r3, #0

}
 800300e:	4618      	mov	r0, r3
 8003010:	3728      	adds	r7, #40	@ 0x28
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <extflash_wait_for_wop>:

int extflash_wait_for_wop(uint32_t timeout)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b084      	sub	sp, #16
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
	uint8_t ereg = 0;
 800301e:	2300      	movs	r3, #0
 8003020:	72fb      	strb	r3, [r7, #11]
	uint32_t tmo = HAL_GetTick();
 8003022:	f008 f9f9 	bl	800b418 <HAL_GetTick>
 8003026:	60f8      	str	r0, [r7, #12]

	if(extflash_read_extended_read_reg(&ereg) < 0)return -1;
 8003028:	f107 030b 	add.w	r3, r7, #11
 800302c:	4618      	mov	r0, r3
 800302e:	f7ff febd 	bl	8002dac <extflash_read_extended_read_reg>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	da10      	bge.n	800305a <extflash_wait_for_wop+0x44>
 8003038:	f04f 33ff 	mov.w	r3, #4294967295
 800303c:	e023      	b.n	8003086 <extflash_wait_for_wop+0x70>

	while((ereg & ESTATUS_WIP) && (HAL_GetTick() - tmo < timeout))
	{
		//Scrittura-erase in corso
		if(extflash_read_extended_read_reg(&ereg) < 0)return -1;
 800303e:	f107 030b 	add.w	r3, r7, #11
 8003042:	4618      	mov	r0, r3
 8003044:	f7ff feb2 	bl	8002dac <extflash_read_extended_read_reg>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	da02      	bge.n	8003054 <extflash_wait_for_wop+0x3e>
 800304e:	f04f 33ff 	mov.w	r3, #4294967295
 8003052:	e018      	b.n	8003086 <extflash_wait_for_wop+0x70>
		HAL_Delay(FLASH_STATUS_POLL_INTERVAL);
 8003054:	2001      	movs	r0, #1
 8003056:	f008 f9eb 	bl	800b430 <HAL_Delay>
	while((ereg & ESTATUS_WIP) && (HAL_GetTick() - tmo < timeout))
 800305a:	7afb      	ldrb	r3, [r7, #11]
 800305c:	f003 0301 	and.w	r3, r3, #1
 8003060:	2b00      	cmp	r3, #0
 8003062:	d007      	beq.n	8003074 <extflash_wait_for_wop+0x5e>
 8003064:	f008 f9d8 	bl	800b418 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	429a      	cmp	r2, r3
 8003072:	d8e4      	bhi.n	800303e <extflash_wait_for_wop+0x28>
	}

	if(ereg & (ESTATUS_PROT_ERR | ESTATUS_P_ERR | ESTATUS_E_ERR))
 8003074:	7afb      	ldrb	r3, [r7, #11]
 8003076:	f003 030e 	and.w	r3, r3, #14
 800307a:	2b00      	cmp	r3, #0
 800307c:	d002      	beq.n	8003084 <extflash_wait_for_wop+0x6e>
	{
		return -2; //Erase o write error
 800307e:	f06f 0301 	mvn.w	r3, #1
 8003082:	e000      	b.n	8003086 <extflash_wait_for_wop+0x70>
	}

	return 0;
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	3710      	adds	r7, #16
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}

0800308e <extflash_sector_write>:

int extflash_sector_write(uint32_t sector, uint32_t nsectors, const uint8_t *pBuffer)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b088      	sub	sp, #32
 8003092:	af00      	add	r7, sp, #0
 8003094:	60f8      	str	r0, [r7, #12]
 8003096:	60b9      	str	r1, [r7, #8]
 8003098:	607a      	str	r2, [r7, #4]
	int result = 0;
 800309a:	2300      	movs	r3, #0
 800309c:	613b      	str	r3, [r7, #16]
	const uint8_t *wPtr = pBuffer;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	61fb      	str	r3, [r7, #28]
	uint32_t address = sector * EFLASH_DEF_SECTOR_SIZE;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	031b      	lsls	r3, r3, #12
 80030a6:	61bb      	str	r3, [r7, #24]

	extflash_clear_extended_read_reg();
 80030a8:	f7ff fea0 	bl	8002dec <extflash_clear_extended_read_reg>

	while(nsectors > 0)
 80030ac:	e04e      	b.n	800314c <extflash_sector_write+0xbe>
	{
		//Controllo operazioni in corso
		result = extflash_wait_for_wop(FLASH_WRITE_ERASE_TIMEOUT);
 80030ae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80030b2:	f7ff ffb0 	bl	8003016 <extflash_wait_for_wop>
 80030b6:	6138      	str	r0, [r7, #16]
		if(result < 0)break;
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	db4a      	blt.n	8003154 <extflash_sector_write+0xc6>

		//Erase del settore
		result = extflash_set_write_protection(0);
 80030be:	2000      	movs	r0, #0
 80030c0:	f7ff fea9 	bl	8002e16 <extflash_set_write_protection>
 80030c4:	6138      	str	r0, [r7, #16]
		if(result < 0)break;
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	db45      	blt.n	8003158 <extflash_sector_write+0xca>
		result = extflash_raw_erase(address);
 80030cc:	69b8      	ldr	r0, [r7, #24]
 80030ce:	f7ff ff0b 	bl	8002ee8 <extflash_raw_erase>
 80030d2:	6138      	str	r0, [r7, #16]
		if(result < 0)break;
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	db40      	blt.n	800315c <extflash_sector_write+0xce>

		//Attesa ERASE
		result = extflash_wait_for_wop(FLASH_WRITE_ERASE_TIMEOUT);
 80030da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80030de:	f7ff ff9a 	bl	8003016 <extflash_wait_for_wop>
 80030e2:	6138      	str	r0, [r7, #16]
		if(result < 0)break;
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	db3a      	blt.n	8003160 <extflash_sector_write+0xd2>

		for(int i=0; i < EFLASH_PAGES_PER_SECTOR; i++)
 80030ea:	2300      	movs	r3, #0
 80030ec:	617b      	str	r3, [r7, #20]
 80030ee:	e021      	b.n	8003134 <extflash_sector_write+0xa6>
		{
			result = extflash_set_write_protection(0);
 80030f0:	2000      	movs	r0, #0
 80030f2:	f7ff fe90 	bl	8002e16 <extflash_set_write_protection>
 80030f6:	6138      	str	r0, [r7, #16]
			if(result < 0)break;
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	db1e      	blt.n	800313c <extflash_sector_write+0xae>
			result = extflash_raw_page_write(address, wPtr);
 80030fe:	69f9      	ldr	r1, [r7, #28]
 8003100:	69b8      	ldr	r0, [r7, #24]
 8003102:	f7ff ff0d 	bl	8002f20 <extflash_raw_page_write>
 8003106:	6138      	str	r0, [r7, #16]
			if(result < 0)break;
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	2b00      	cmp	r3, #0
 800310c:	db18      	blt.n	8003140 <extflash_sector_write+0xb2>

			address += EFLASH_DEF_PAGE_SIZE;
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003114:	61bb      	str	r3, [r7, #24]
			wPtr += EFLASH_DEF_PAGE_SIZE;
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800311c:	61fb      	str	r3, [r7, #28]
			//Attesa write
			result = extflash_wait_for_wop(FLASH_WRITE_ERASE_TIMEOUT);
 800311e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003122:	f7ff ff78 	bl	8003016 <extflash_wait_for_wop>
 8003126:	6138      	str	r0, [r7, #16]
			if(result < 0)break;
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	2b00      	cmp	r3, #0
 800312c:	db0a      	blt.n	8003144 <extflash_sector_write+0xb6>
		for(int i=0; i < EFLASH_PAGES_PER_SECTOR; i++)
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	3301      	adds	r3, #1
 8003132:	617b      	str	r3, [r7, #20]
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	2b0f      	cmp	r3, #15
 8003138:	ddda      	ble.n	80030f0 <extflash_sector_write+0x62>
 800313a:	e004      	b.n	8003146 <extflash_sector_write+0xb8>
			if(result < 0)break;
 800313c:	bf00      	nop
 800313e:	e002      	b.n	8003146 <extflash_sector_write+0xb8>
			if(result < 0)break;
 8003140:	bf00      	nop
 8003142:	e000      	b.n	8003146 <extflash_sector_write+0xb8>
			if(result < 0)break;
 8003144:	bf00      	nop
		}

		nsectors--;
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	3b01      	subs	r3, #1
 800314a:	60bb      	str	r3, [r7, #8]
	while(nsectors > 0)
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d1ad      	bne.n	80030ae <extflash_sector_write+0x20>
 8003152:	e006      	b.n	8003162 <extflash_sector_write+0xd4>
		if(result < 0)break;
 8003154:	bf00      	nop
 8003156:	e004      	b.n	8003162 <extflash_sector_write+0xd4>
		if(result < 0)break;
 8003158:	bf00      	nop
 800315a:	e002      	b.n	8003162 <extflash_sector_write+0xd4>
		if(result < 0)break;
 800315c:	bf00      	nop
 800315e:	e000      	b.n	8003162 <extflash_sector_write+0xd4>
		if(result < 0)break;
 8003160:	bf00      	nop
	}

	extflash_set_write_protection(1);
 8003162:	2001      	movs	r0, #1
 8003164:	f7ff fe57 	bl	8002e16 <extflash_set_write_protection>

	return 0;
 8003168:	2300      	movs	r3, #0

}
 800316a:	4618      	mov	r0, r3
 800316c:	3720      	adds	r7, #32
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}

08003172 <extflash_get_sector_size>:


unsigned int extflash_get_sector_size()
{
 8003172:	b480      	push	{r7}
 8003174:	af00      	add	r7, sp, #0
	return EFLASH_DEF_SECTOR_SIZE;
 8003176:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
}
 800317a:	4618      	mov	r0, r3
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr

08003184 <extflash_get_sector_count>:

unsigned int extflash_get_sector_count()
{
 8003184:	b480      	push	{r7}
 8003186:	af00      	add	r7, sp, #0
	return exflashNumSectors;
 8003188:	4b03      	ldr	r3, [pc, #12]	@ (8003198 <extflash_get_sector_count+0x14>)
 800318a:	681b      	ldr	r3, [r3, #0]
}
 800318c:	4618      	mov	r0, r3
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	200000a8 	.word	0x200000a8

0800319c <extflash_is_initialized>:
{
	return exflashSize;
}

int extflash_is_initialized()
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
	return exflashInitDone;
 80031a0:	4b03      	ldr	r3, [pc, #12]	@ (80031b0 <extflash_is_initialized+0x14>)
 80031a2:	781b      	ldrb	r3, [r3, #0]
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	200000ac 	.word	0x200000ac

080031b4 <extflash_init>:

int extflash_init()
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b088      	sub	sp, #32
 80031b8:	af00      	add	r7, sp, #0
	uint8_t manufacturer_id[2] = {0};
 80031ba:	2300      	movs	r3, #0
 80031bc:	83bb      	strh	r3, [r7, #28]
	extflash_cmd command = {0};
 80031be:	f107 0308 	add.w	r3, r7, #8
 80031c2:	2200      	movs	r2, #0
 80031c4:	601a      	str	r2, [r3, #0]
 80031c6:	605a      	str	r2, [r3, #4]
 80031c8:	609a      	str	r2, [r3, #8]
 80031ca:	60da      	str	r2, [r3, #12]
 80031cc:	611a      	str	r2, [r3, #16]
	uint8_t density[4] = {0};
 80031ce:	2300      	movs	r3, #0
 80031d0:	607b      	str	r3, [r7, #4]

	exflashInitDone = 0;
 80031d2:	4b26      	ldr	r3, [pc, #152]	@ (800326c <extflash_init+0xb8>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	701a      	strb	r2, [r3, #0]
	exflashNumSectors = 0;
 80031d8:	4b25      	ldr	r3, [pc, #148]	@ (8003270 <extflash_init+0xbc>)
 80031da:	2200      	movs	r2, #0
 80031dc:	601a      	str	r2, [r3, #0]

	extflash_hard_reset();
 80031de:	f7ff fd5f 	bl	8002ca0 <extflash_hard_reset>
	extflash_cs_reset();
 80031e2:	f7ff fd45 	bl	8002c70 <extflash_cs_reset>
	extflash_wp_reset();
 80031e6:	f7ff fd4f 	bl	8002c88 <extflash_wp_reset>

	command.cmd = EFLASH_CMD_RDMDID;
 80031ea:	2390      	movs	r3, #144	@ 0x90
 80031ec:	723b      	strb	r3, [r7, #8]
	command.address_en = 1;
 80031ee:	2301      	movs	r3, #1
 80031f0:	727b      	strb	r3, [r7, #9]
	command.address = 0;
 80031f2:	2300      	movs	r3, #0
 80031f4:	613b      	str	r3, [r7, #16]
	command.rx_nb = 2;
 80031f6:	2302      	movs	r3, #2
 80031f8:	81bb      	strh	r3, [r7, #12]
	command.rx_data = manufacturer_id;
 80031fa:	f107 031c 	add.w	r3, r7, #28
 80031fe:	61bb      	str	r3, [r7, #24]

	extflash_send_cmd(&command);
 8003200:	f107 0308 	add.w	r3, r7, #8
 8003204:	4618      	mov	r0, r3
 8003206:	f7ff fd5f 	bl	8002cc8 <extflash_send_cmd>

	if(manufacturer_id[0] != EFLASH_DEF_MANIFACTURER || manufacturer_id[1] != EFLASH_DEF_DEVID)
 800320a:	7f3b      	ldrb	r3, [r7, #28]
 800320c:	2b9d      	cmp	r3, #157	@ 0x9d
 800320e:	d102      	bne.n	8003216 <extflash_init+0x62>
 8003210:	7f7b      	ldrb	r3, [r7, #29]
 8003212:	2b17      	cmp	r3, #23
 8003214:	d002      	beq.n	800321c <extflash_init+0x68>
	{
		return -1;
 8003216:	f04f 33ff 	mov.w	r3, #4294967295
 800321a:	e022      	b.n	8003262 <extflash_init+0xae>
	}

	memset((void *)&command, 0, sizeof(command));
 800321c:	f107 0308 	add.w	r3, r7, #8
 8003220:	2214      	movs	r2, #20
 8003222:	2100      	movs	r1, #0
 8003224:	4618      	mov	r0, r3
 8003226:	f013 f9bf 	bl	80165a8 <memset>

	extflash_read_sfdp(SFDP_FLASH_DENSITY, density, sizeof(density));
 800322a:	1d3b      	adds	r3, r7, #4
 800322c:	2204      	movs	r2, #4
 800322e:	4619      	mov	r1, r3
 8003230:	2034      	movs	r0, #52	@ 0x34
 8003232:	f7ff fe0e 	bl	8002e52 <extflash_read_sfdp>

	memcpy(&exflashSize, density, sizeof(uint32_t));
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a0e      	ldr	r2, [pc, #56]	@ (8003274 <extflash_init+0xc0>)
 800323a:	6013      	str	r3, [r2, #0]

	exflashSize += 1;
 800323c:	4b0d      	ldr	r3, [pc, #52]	@ (8003274 <extflash_init+0xc0>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	3301      	adds	r3, #1
 8003242:	4a0c      	ldr	r2, [pc, #48]	@ (8003274 <extflash_init+0xc0>)
 8003244:	6013      	str	r3, [r2, #0]
	exflashSize >>= 3;
 8003246:	4b0b      	ldr	r3, [pc, #44]	@ (8003274 <extflash_init+0xc0>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	08db      	lsrs	r3, r3, #3
 800324c:	4a09      	ldr	r2, [pc, #36]	@ (8003274 <extflash_init+0xc0>)
 800324e:	6013      	str	r3, [r2, #0]

	exflashNumSectors = exflashSize / EFLASH_DEF_SECTOR_SIZE;
 8003250:	4b08      	ldr	r3, [pc, #32]	@ (8003274 <extflash_init+0xc0>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	0b1b      	lsrs	r3, r3, #12
 8003256:	4a06      	ldr	r2, [pc, #24]	@ (8003270 <extflash_init+0xbc>)
 8003258:	6013      	str	r3, [r2, #0]

	exflashInitDone = 1;
 800325a:	4b04      	ldr	r3, [pc, #16]	@ (800326c <extflash_init+0xb8>)
 800325c:	2201      	movs	r2, #1
 800325e:	701a      	strb	r2, [r3, #0]

	return 0;
 8003260:	2300      	movs	r3, #0

}
 8003262:	4618      	mov	r0, r3
 8003264:	3720      	adds	r7, #32
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	200000ac 	.word	0x200000ac
 8003270:	200000a8 	.word	0x200000a8
 8003274:	200000a4 	.word	0x200000a4

08003278 <System_Init>:
#include "lsm6dsv16x_rw.h"
#include "DS18B20.h"

/*-----INIZiALIZZAZIONE SISTEMA-----*/
void System_Init(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
	acc.write_reg = acc_write;
 800327c:	4b20      	ldr	r3, [pc, #128]	@ (8003300 <System_Init+0x88>)
 800327e:	4a21      	ldr	r2, [pc, #132]	@ (8003304 <System_Init+0x8c>)
 8003280:	601a      	str	r2, [r3, #0]
	acc.read_reg = acc_read;
 8003282:	4b1f      	ldr	r3, [pc, #124]	@ (8003300 <System_Init+0x88>)
 8003284:	4a20      	ldr	r2, [pc, #128]	@ (8003308 <System_Init+0x90>)
 8003286:	605a      	str	r2, [r3, #4]
	acc.handle = &hspi3;
 8003288:	4b1d      	ldr	r3, [pc, #116]	@ (8003300 <System_Init+0x88>)
 800328a:	4a20      	ldr	r2, [pc, #128]	@ (800330c <System_Init+0x94>)
 800328c:	60da      	str	r2, [r3, #12]

	LED_Init();	
 800328e:	f000 fa83 	bl	8003798 <LED_Init>
	LED_Start(GRN_LED, FAST, HIGH);
 8003292:	2205      	movs	r2, #5
 8003294:	2100      	movs	r1, #0
 8003296:	2008      	movs	r0, #8
 8003298:	f000 fa9e 	bl	80037d8 <LED_Start>

	BC_Init();
 800329c:	f7ff f9b4 	bl	8002608 <BC_Init>
	INA3221_Init();
 80032a0:	f7fd fe9a 	bl	8000fd8 <INA3221_Init>
	FatFS_Init();
 80032a4:	f000 f83c 	bl	8003320 <FatFS_Init>
	Config_Init();
 80032a8:	f000 f9aa 	bl	8003600 <Config_Init>
	Acc_Init(&acc, config.samp_freq);
 80032ac:	4b18      	ldr	r3, [pc, #96]	@ (8003310 <System_Init+0x98>)
 80032ae:	885b      	ldrh	r3, [r3, #2]
 80032b0:	4619      	mov	r1, r3
 80032b2:	4813      	ldr	r0, [pc, #76]	@ (8003300 <System_Init+0x88>)
 80032b4:	f000 f8d0 	bl	8003458 <Acc_Init>
	LED_Start(ORG_LED, FAST, HALF);
 80032b8:	2206      	movs	r2, #6
 80032ba:	2100      	movs	r1, #0
 80032bc:	2000      	movs	r0, #0
 80032be:	f000 fa8b 	bl	80037d8 <LED_Start>
	while(SIM_Init() != HAL_OK);
 80032c2:	bf00      	nop
 80032c4:	f7fe f8fc 	bl	80014c0 <SIM_Init>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d1fa      	bne.n	80032c4 <System_Init+0x4c>
	LED_Stop(ORG_LED);
 80032ce:	2000      	movs	r0, #0
 80032d0:	f000 fb4e 	bl	8003970 <LED_Stop>
	RTC_Init();
 80032d4:	f7fd ff34 	bl	8001140 <RTC_Init>
	Temperature = Read_Temperature();
 80032d8:	f7fd fe46 	bl	8000f68 <Read_Temperature>
 80032dc:	4603      	mov	r3, r0
 80032de:	461a      	mov	r2, r3
 80032e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003314 <System_Init+0x9c>)
 80032e2:	801a      	strh	r2, [r3, #0]

	HAL_UARTEx_ReceiveToIdle_DMA(SIM_UART, sim_rx_buffer, SIM_RXBUFFER_SIZE);
 80032e4:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80032e8:	490b      	ldr	r1, [pc, #44]	@ (8003318 <System_Init+0xa0>)
 80032ea:	480c      	ldr	r0, [pc, #48]	@ (800331c <System_Init+0xa4>)
 80032ec:	f013 f81e 	bl	801632c <HAL_UARTEx_ReceiveToIdle_DMA>

	LED_Start(GRN_LED, MEDIUM, HALF);
 80032f0:	2206      	movs	r2, #6
 80032f2:	2101      	movs	r1, #1
 80032f4:	2008      	movs	r0, #8
 80032f6:	f000 fa6f 	bl	80037d8 <LED_Start>
}
 80032fa:	bf00      	nop
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	20004f84 	.word	0x20004f84
 8003304:	080041c7 	.word	0x080041c7
 8003308:	0800421f 	.word	0x0800421f
 800330c:	200002a0 	.word	0x200002a0
 8003310:	20001784 	.word	0x20001784
 8003314:	200041c0 	.word	0x200041c0
 8003318:	20004f94 	.word	0x20004f94
 800331c:	200004bc 	.word	0x200004bc

08003320 <FatFS_Init>:

/*-----INIZiALIZZAZIONE MEMORIE-----*/
void FatFS_Init(void)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b086      	sub	sp, #24
 8003324:	af00      	add	r7, sp, #0
	FRESULT fRes = 0;
 8003326:	2300      	movs	r3, #0
 8003328:	75fb      	strb	r3, [r7, #23]
	MKFS_PARM mkfs_opt = {0};
 800332a:	1d3b      	adds	r3, r7, #4
 800332c:	2200      	movs	r2, #0
 800332e:	601a      	str	r2, [r3, #0]
 8003330:	605a      	str	r2, [r3, #4]
 8003332:	609a      	str	r2, [r3, #8]
 8003334:	60da      	str	r2, [r3, #12]

	do
	{
		sys.RAM_Mounted = 0;
 8003336:	4b41      	ldr	r3, [pc, #260]	@ (800343c <FatFS_Init+0x11c>)
 8003338:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800333c:	461a      	mov	r2, r3
 800333e:	f892 302c 	ldrb.w	r3, [r2, #44]	@ 0x2c
 8003342:	f023 0302 	bic.w	r3, r3, #2
 8003346:	f882 302c 	strb.w	r3, [r2, #44]	@ 0x2c
		
		mkfs_opt.fmt = FM_FAT;
 800334a:	2301      	movs	r3, #1
 800334c:	713b      	strb	r3, [r7, #4]
		mkfs_opt.au_size = 1024;
 800334e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003352:	613b      	str	r3, [r7, #16]
		mkfs_opt.n_fat = 1;
 8003354:	2301      	movs	r3, #1
 8003356:	717b      	strb	r3, [r7, #5]
		mkfs_opt.align = 1;
 8003358:	2301      	movs	r3, #1
 800335a:	60bb      	str	r3, [r7, #8]

		fRes = f_mkfs("/ram", &mkfs_opt, psram_fs.win, sizeof(psram_fs.win));
 800335c:	1d39      	adds	r1, r7, #4
 800335e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003362:	4a37      	ldr	r2, [pc, #220]	@ (8003440 <FatFS_Init+0x120>)
 8003364:	4837      	ldr	r0, [pc, #220]	@ (8003444 <FatFS_Init+0x124>)
 8003366:	f007 fb75 	bl	800aa54 <f_mkfs>
 800336a:	4603      	mov	r3, r0
 800336c:	75fb      	strb	r3, [r7, #23]
		if (fRes != FR_OK)
 800336e:	7dfb      	ldrb	r3, [r7, #23]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d114      	bne.n	800339e <FatFS_Init+0x7e>
		{
			break;
		}

		fRes = f_mount(&psram_fs, "/ram", 1);
 8003374:	2201      	movs	r2, #1
 8003376:	4933      	ldr	r1, [pc, #204]	@ (8003444 <FatFS_Init+0x124>)
 8003378:	4833      	ldr	r0, [pc, #204]	@ (8003448 <FatFS_Init+0x128>)
 800337a:	f006 fce9 	bl	8009d50 <f_mount>
 800337e:	4603      	mov	r3, r0
 8003380:	75fb      	strb	r3, [r7, #23]

		if (fRes != FR_OK)
 8003382:	7dfb      	ldrb	r3, [r7, #23]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d10c      	bne.n	80033a2 <FatFS_Init+0x82>
		{
			break;
		}

		sys.RAM_Mounted = 1;
 8003388:	4b2c      	ldr	r3, [pc, #176]	@ (800343c <FatFS_Init+0x11c>)
 800338a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800338e:	461a      	mov	r2, r3
 8003390:	f892 302c 	ldrb.w	r3, [r2, #44]	@ 0x2c
 8003394:	f043 0302 	orr.w	r3, r3, #2
 8003398:	f882 302c 	strb.w	r3, [r2, #44]	@ 0x2c

		break;
 800339c:	e002      	b.n	80033a4 <FatFS_Init+0x84>
			break;
 800339e:	bf00      	nop
 80033a0:	e000      	b.n	80033a4 <FatFS_Init+0x84>
			break;
 80033a2:	bf00      	nop
	} while (1);

	do
	{
		sys.FLASH_Mounted = 0;
 80033a4:	4b25      	ldr	r3, [pc, #148]	@ (800343c <FatFS_Init+0x11c>)
 80033a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033aa:	461a      	mov	r2, r3
 80033ac:	f892 302c 	ldrb.w	r3, [r2, #44]	@ 0x2c
 80033b0:	f023 0304 	bic.w	r3, r3, #4
 80033b4:	f882 302c 	strb.w	r3, [r2, #44]	@ 0x2c
		fRes = f_mount(&flash_fs, "/flash", 1);
 80033b8:	2201      	movs	r2, #1
 80033ba:	4924      	ldr	r1, [pc, #144]	@ (800344c <FatFS_Init+0x12c>)
 80033bc:	4824      	ldr	r0, [pc, #144]	@ (8003450 <FatFS_Init+0x130>)
 80033be:	f006 fcc7 	bl	8009d50 <f_mount>
 80033c2:	4603      	mov	r3, r0
 80033c4:	75fb      	strb	r3, [r7, #23]

		if (fRes == FR_NO_FILESYSTEM)
 80033c6:	7dfb      	ldrb	r3, [r7, #23]
 80033c8:	2b0d      	cmp	r3, #13
 80033ca:	d124      	bne.n	8003416 <FatFS_Init+0xf6>
		{
			memset((void *)&mkfs_opt, 0, sizeof(mkfs_opt));
 80033cc:	1d3b      	adds	r3, r7, #4
 80033ce:	2210      	movs	r2, #16
 80033d0:	2100      	movs	r1, #0
 80033d2:	4618      	mov	r0, r3
 80033d4:	f013 f8e8 	bl	80165a8 <memset>
			mkfs_opt.fmt = FM_FAT;
 80033d8:	2301      	movs	r3, #1
 80033da:	713b      	strb	r3, [r7, #4]
			mkfs_opt.au_size = 4096;    
 80033dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033e0:	613b      	str	r3, [r7, #16]
			mkfs_opt.n_fat = 1;
 80033e2:	2301      	movs	r3, #1
 80033e4:	717b      	strb	r3, [r7, #5]
			mkfs_opt.align = 1;
 80033e6:	2301      	movs	r3, #1
 80033e8:	60bb      	str	r3, [r7, #8]

			fRes = f_mkfs("/flash", &mkfs_opt, flash_fs.win, sizeof(flash_fs.win));
 80033ea:	1d39      	adds	r1, r7, #4
 80033ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033f0:	4a18      	ldr	r2, [pc, #96]	@ (8003454 <FatFS_Init+0x134>)
 80033f2:	4816      	ldr	r0, [pc, #88]	@ (800344c <FatFS_Init+0x12c>)
 80033f4:	f007 fb2e 	bl	800aa54 <f_mkfs>
 80033f8:	4603      	mov	r3, r0
 80033fa:	75fb      	strb	r3, [r7, #23]
			if (fRes != FR_OK)
 80033fc:	7dfb      	ldrb	r3, [r7, #23]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d114      	bne.n	800342c <FatFS_Init+0x10c>
			{
				break;
			}

			fRes = f_mount(&flash_fs, "/flash", 1);
 8003402:	2201      	movs	r2, #1
 8003404:	4911      	ldr	r1, [pc, #68]	@ (800344c <FatFS_Init+0x12c>)
 8003406:	4812      	ldr	r0, [pc, #72]	@ (8003450 <FatFS_Init+0x130>)
 8003408:	f006 fca2 	bl	8009d50 <f_mount>
 800340c:	4603      	mov	r3, r0
 800340e:	75fb      	strb	r3, [r7, #23]
			if (fRes != FR_OK)
 8003410:	7dfb      	ldrb	r3, [r7, #23]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d10c      	bne.n	8003430 <FatFS_Init+0x110>
			{
				break;
			}
		}

		sys.FLASH_Mounted = 1;
 8003416:	4b09      	ldr	r3, [pc, #36]	@ (800343c <FatFS_Init+0x11c>)
 8003418:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800341c:	461a      	mov	r2, r3
 800341e:	f892 302c 	ldrb.w	r3, [r2, #44]	@ 0x2c
 8003422:	f043 0304 	orr.w	r3, r3, #4
 8003426:	f882 302c 	strb.w	r3, [r2, #44]	@ 0x2c

		break;
 800342a:	e002      	b.n	8003432 <FatFS_Init+0x112>
				break;
 800342c:	bf00      	nop
 800342e:	e000      	b.n	8003432 <FatFS_Init+0x112>
				break;
 8003430:	bf00      	nop
	} while (1);


}
 8003432:	bf00      	nop
 8003434:	3718      	adds	r7, #24
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	200005d8 	.word	0x200005d8
 8003440:	200018ac 	.word	0x200018ac
 8003444:	08017a14 	.word	0x08017a14
 8003448:	20001878 	.word	0x20001878
 800344c:	08017a1c 	.word	0x08017a1c
 8003450:	200028ac 	.word	0x200028ac
 8003454:	200028e0 	.word	0x200028e0

08003458 <Acc_Init>:

/*-----INIZiALIZZAZIONE ACCELEROMETRO-----*/
int Acc_Init(stmdev_ctx_t* acc, uint16_t fs)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b086      	sub	sp, #24
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	460b      	mov	r3, r1
 8003462:	807b      	strh	r3, [r7, #2]
	lsm6dsv16x_reset_t rst;
	lsm6dsv16x_pin_int_route_t pin_int = {0};
 8003464:	f107 0310 	add.w	r3, r7, #16
 8003468:	2100      	movs	r1, #0
 800346a:	460a      	mov	r2, r1
 800346c:	801a      	strh	r2, [r3, #0]
 800346e:	460a      	mov	r2, r1
 8003470:	709a      	strb	r2, [r3, #2]
	uint8_t acc_whoamI = 0;
 8003472:	2300      	movs	r3, #0
 8003474:	73fb      	strb	r3, [r7, #15]
	uint8_t wmi_cnt = 0;
 8003476:	2300      	movs	r3, #0
 8003478:	75fb      	strb	r3, [r7, #23]

	pin_int.fifo_th = PROPERTY_ENABLE;
 800347a:	7c3b      	ldrb	r3, [r7, #16]
 800347c:	f043 0308 	orr.w	r3, r3, #8
 8003480:	743b      	strb	r3, [r7, #16]


	lsm6dsv16x_device_id_get(acc, &acc_whoamI);
 8003482:	f107 030f 	add.w	r3, r7, #15
 8003486:	4619      	mov	r1, r3
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	f000 fb6f 	bl	8003b6c <lsm6dsv16x_device_id_get>
	if (acc_whoamI != LSM6DSV16X_ID)
 800348e:	7bfb      	ldrb	r3, [r7, #15]
 8003490:	2b70      	cmp	r3, #112	@ 0x70
 8003492:	d020      	beq.n	80034d6 <Acc_Init+0x7e>
		while (acc_whoamI != LSM6DSV16X_ID)
 8003494:	e01c      	b.n	80034d0 <Acc_Init+0x78>
		{
			lsm6dsv16x_device_id_get(acc, &acc_whoamI);
 8003496:	f107 030f 	add.w	r3, r7, #15
 800349a:	4619      	mov	r1, r3
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	f000 fb65 	bl	8003b6c <lsm6dsv16x_device_id_get>
			wmi_cnt++;
 80034a2:	7dfb      	ldrb	r3, [r7, #23]
 80034a4:	3301      	adds	r3, #1
 80034a6:	75fb      	strb	r3, [r7, #23]
			if (wmi_cnt == 3)
 80034a8:	7dfb      	ldrb	r3, [r7, #23]
 80034aa:	2b03      	cmp	r3, #3
 80034ac:	d110      	bne.n	80034d0 <Acc_Init+0x78>
			{
				sys.ACC_Present = 0;
 80034ae:	4b51      	ldr	r3, [pc, #324]	@ (80035f4 <Acc_Init+0x19c>)
 80034b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034b4:	461a      	mov	r2, r3
 80034b6:	f892 302c 	ldrb.w	r3, [r2, #44]	@ 0x2c
 80034ba:	f023 0301 	bic.w	r3, r3, #1
 80034be:	f882 302c 	strb.w	r3, [r2, #44]	@ 0x2c
				flags.ACC_Complete = 1;
 80034c2:	4a4d      	ldr	r2, [pc, #308]	@ (80035f8 <Acc_Init+0x1a0>)
 80034c4:	7813      	ldrb	r3, [r2, #0]
 80034c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034ca:	7013      	strb	r3, [r2, #0]
				return 0;
 80034cc:	2300      	movs	r3, #0
 80034ce:	e08c      	b.n	80035ea <Acc_Init+0x192>
		while (acc_whoamI != LSM6DSV16X_ID)
 80034d0:	7bfb      	ldrb	r3, [r7, #15]
 80034d2:	2b70      	cmp	r3, #112	@ 0x70
 80034d4:	d1df      	bne.n	8003496 <Acc_Init+0x3e>
			}
		}
	sys.ACC_Present = 1;
 80034d6:	4b47      	ldr	r3, [pc, #284]	@ (80035f4 <Acc_Init+0x19c>)
 80034d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034dc:	461a      	mov	r2, r3
 80034de:	f892 302c 	ldrb.w	r3, [r2, #44]	@ 0x2c
 80034e2:	f043 0301 	orr.w	r3, r3, #1
 80034e6:	f882 302c 	strb.w	r3, [r2, #44]	@ 0x2c
	lsm6dsv16x_reset_set(acc, LSM6DSV16X_GLOBAL_RST);
 80034ea:	2101      	movs	r1, #1
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 fa97 	bl	8003a20 <lsm6dsv16x_reset_set>
	do {
		lsm6dsv16x_reset_get(acc, &rst);
 80034f2:	f107 0316 	add.w	r3, r7, #22
 80034f6:	4619      	mov	r1, r3
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f000 fae1 	bl	8003ac0 <lsm6dsv16x_reset_get>
		HAL_Delay(10);
 80034fe:	200a      	movs	r0, #10
 8003500:	f007 ff96 	bl	800b430 <HAL_Delay>
	} while (rst != LSM6DSV16X_READY);
 8003504:	7dbb      	ldrb	r3, [r7, #22]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d1f3      	bne.n	80034f2 <Acc_Init+0x9a>

	lsm6dsv16x_block_data_update_set(acc, PROPERTY_ENABLE);
 800350a:	2101      	movs	r1, #1
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 fc2a 	bl	8003d66 <lsm6dsv16x_block_data_update_set>
	lsm6dsv16x_ui_i2c_i3c_mode_set(acc, LSM6DSV16X_I2C_I3C_DISABLE);
 8003512:	2101      	movs	r1, #1
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f000 fe30 	bl	800417a <lsm6dsv16x_ui_i2c_i3c_mode_set>
	lsm6dsv16x_xl_mode_set(acc, LSM6DSV16X_XL_HIGH_PERFORMANCE_MD);
 800351a:	2100      	movs	r1, #0
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f000 fb87 	bl	8003c30 <lsm6dsv16x_xl_mode_set>
	lsm6dsv16x_gy_mode_set(acc, LSM6DSV16X_GY_HIGH_PERFORMANCE_MD);
 8003522:	2100      	movs	r1, #0
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f000 fbf8 	bl	8003d1a <lsm6dsv16x_gy_mode_set>
	if(fs == 1600)
 800352a:	887b      	ldrh	r3, [r7, #2]
 800352c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8003530:	d104      	bne.n	800353c <Acc_Init+0xe4>
	{
		lsm6dsv16x_fifo_xl_batch_set(acc, LSM6DSV16X_XL_BATCHED_AT_1920Hz);
 8003532:	210a      	movs	r1, #10
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f000 fdae 	bl	8004096 <lsm6dsv16x_fifo_xl_batch_set>
 800353a:	e00b      	b.n	8003554 <Acc_Init+0xfc>
	}
	else if(fs == 800)
 800353c:	887b      	ldrh	r3, [r7, #2]
 800353e:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8003542:	d104      	bne.n	800354e <Acc_Init+0xf6>
	{
		lsm6dsv16x_fifo_xl_batch_set(acc, LSM6DSV16X_XL_BATCHED_AT_960Hz);
 8003544:	2109      	movs	r1, #9
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f000 fda5 	bl	8004096 <lsm6dsv16x_fifo_xl_batch_set>
 800354c:	e002      	b.n	8003554 <Acc_Init+0xfc>
	}
	else
	{
		return -1;
 800354e:	f04f 33ff 	mov.w	r3, #4294967295
 8003552:	e04a      	b.n	80035ea <Acc_Init+0x192>
	}
	lsm6dsv16x_fifo_gy_batch_set(acc, LSM6DSV16X_GY_NOT_BATCHED);
 8003554:	2100      	movs	r1, #0
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f000 fdc3 	bl	80040e2 <lsm6dsv16x_fifo_gy_batch_set>
	lsm6dsv16x_fifo_mode_set(acc, LSM6DSV16X_BYPASS_MODE);
 800355c:	2100      	movs	r1, #0
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 fde5 	bl	800412e <lsm6dsv16x_fifo_mode_set>
	lsm6dsv16x_xl_data_rate_set(acc, LSM6DSV16X_ODR_OFF);
 8003564:	2100      	movs	r1, #0
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 fb11 	bl	8003b8e <lsm6dsv16x_xl_data_rate_set>
	lsm6dsv16x_gy_data_rate_set(acc, LSM6DSV16X_ODR_OFF);
 800356c:	2100      	movs	r1, #0
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 fb84 	bl	8003c7c <lsm6dsv16x_gy_data_rate_set>
	if(fs == 1600)
 8003574:	887b      	ldrh	r3, [r7, #2]
 8003576:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800357a:	d104      	bne.n	8003586 <Acc_Init+0x12e>
	{
		lsm6dsv16x_odr_trig_cfg_set(acc, 32);  //800SPS
 800357c:	2120      	movs	r1, #32
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 fc17 	bl	8003db2 <lsm6dsv16x_odr_trig_cfg_set>
 8003584:	e00b      	b.n	800359e <Acc_Init+0x146>
	}
	else if(fs == 800)
 8003586:	887b      	ldrh	r3, [r7, #2]
 8003588:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 800358c:	d104      	bne.n	8003598 <Acc_Init+0x140>
	{
		lsm6dsv16x_odr_trig_cfg_set(acc, 16);  //800SPS
 800358e:	2110      	movs	r1, #16
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f000 fc0e 	bl	8003db2 <lsm6dsv16x_odr_trig_cfg_set>
 8003596:	e002      	b.n	800359e <Acc_Init+0x146>
	}
	else
	{
		return -1;
 8003598:	f04f 33ff 	mov.w	r3, #4294967295
 800359c:	e025      	b.n	80035ea <Acc_Init+0x192>
	}
	lsm6dsv16x_xl_mode_set(acc, LSM6DSV16X_XL_ODR_TRIGGERED_MD);
 800359e:	2103      	movs	r1, #3
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f000 fb45 	bl	8003c30 <lsm6dsv16x_xl_mode_set>
	lsm6dsv16x_gy_mode_set(acc, LSM6DSV16X_GY_ODR_TRIGGERED_MD);
 80035a6:	2103      	movs	r1, #3
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f000 fbb6 	bl	8003d1a <lsm6dsv16x_gy_mode_set>
	lsm6dsv16x_den_polarity_set(acc, LSM6DSV16X_DEN_ACT_HIGH);
 80035ae:	2101      	movs	r1, #1
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f000 fd2a 	bl	800400a <lsm6dsv16x_den_polarity_set>
	lsm6dsv16x_xl_data_rate_set(acc, LSM6DSV16X_ODR_AT_960Hz);
 80035b6:	2109      	movs	r1, #9
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f000 fae8 	bl	8003b8e <lsm6dsv16x_xl_data_rate_set>
	lsm6dsv16x_xl_full_scale_set(acc, LSM6DSV16X_2g);
 80035be:	2100      	movs	r1, #0
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f000 fc45 	bl	8003e50 <lsm6dsv16x_xl_full_scale_set>
	lsm6dsv16x_gy_full_scale_set(acc, LSM6DSV16X_2000dps);
 80035c6:	2104      	movs	r1, #4
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f000 fc1b 	bl	8003e04 <lsm6dsv16x_gy_full_scale_set>
	lsm6dsv16x_fifo_watermark_set(acc, ACC_FIFO_WATERMARK);
 80035ce:	21c8      	movs	r1, #200	@ 0xc8
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f000 fd40 	bl	8004056 <lsm6dsv16x_fifo_watermark_set>
	lsm6dsv16x_pin_int1_route_set(acc, &pin_int);
 80035d6:	f107 0310 	add.w	r3, r7, #16
 80035da:	4619      	mov	r1, r3
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f000 fc5d 	bl	8003e9c <lsm6dsv16x_pin_int1_route_set>

	__HAL_GPIO_EXTI_CLEAR_IT(ACC_INTERRUPT);
 80035e2:	4b06      	ldr	r3, [pc, #24]	@ (80035fc <Acc_Init+0x1a4>)
 80035e4:	2204      	movs	r2, #4
 80035e6:	615a      	str	r2, [r3, #20]
	return 0;
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3718      	adds	r7, #24
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	200005d8 	.word	0x200005d8
 80035f8:	20001780 	.word	0x20001780
 80035fc:	40010400 	.word	0x40010400

08003600 <Config_Init>:

/*-----INIZiALIZZAZIONE CONFIGURAZIONE-----*/
void Config_Init(void)
{
 8003600:	b5b0      	push	{r4, r5, r7, lr}
 8003602:	f5ad 5d81 	sub.w	sp, sp, #4128	@ 0x1020
 8003606:	b086      	sub	sp, #24
 8003608:	af00      	add	r7, sp, #0
    FIL config_file;
    UINT bytes_read;
    UINT bytes_written;

    if (f_open(&config_file, CONFIG_FILE, FA_READ) == FR_OK) 
 800360a:	f107 0318 	add.w	r3, r7, #24
 800360e:	3b0c      	subs	r3, #12
 8003610:	2201      	movs	r2, #1
 8003612:	495b      	ldr	r1, [pc, #364]	@ (8003780 <Config_Init+0x180>)
 8003614:	4618      	mov	r0, r3
 8003616:	f006 fbe5 	bl	8009de4 <f_open>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d11f      	bne.n	8003660 <Config_Init+0x60>
	{
        if (f_read(&config_file, &config, sizeof(config), &bytes_read) == FR_OK && bytes_read == sizeof(config))
 8003620:	f107 0318 	add.w	r3, r7, #24
 8003624:	3b10      	subs	r3, #16
 8003626:	f107 0018 	add.w	r0, r7, #24
 800362a:	380c      	subs	r0, #12
 800362c:	22f4      	movs	r2, #244	@ 0xf4
 800362e:	4955      	ldr	r1, [pc, #340]	@ (8003784 <Config_Init+0x184>)
 8003630:	f006 fd70 	bl	800a114 <f_read>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d10c      	bne.n	8003654 <Config_Init+0x54>
 800363a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800363e:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8003642:	2bf4      	cmp	r3, #244	@ 0xf4
 8003644:	d106      	bne.n	8003654 <Config_Init+0x54>
		{
			f_close(&config_file);
 8003646:	f107 0318 	add.w	r3, r7, #24
 800364a:	3b0c      	subs	r3, #12
 800364c:	4618      	mov	r0, r3
 800364e:	f007 f8bd 	bl	800a7cc <f_close>
			return;
 8003652:	e08f      	b.n	8003774 <Config_Init+0x174>
        }
        f_close(&config_file);
 8003654:	f107 0318 	add.w	r3, r7, #24
 8003658:	3b0c      	subs	r3, #12
 800365a:	4618      	mov	r0, r3
 800365c:	f007 f8b6 	bl	800a7cc <f_close>
    }

    config.device_id = 0;
 8003660:	4b48      	ldr	r3, [pc, #288]	@ (8003784 <Config_Init+0x184>)
 8003662:	2200      	movs	r2, #0
 8003664:	701a      	strb	r2, [r3, #0]
	config.samp_freq = 800;
 8003666:	4b47      	ldr	r3, [pc, #284]	@ (8003784 <Config_Init+0x184>)
 8003668:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800366c:	805a      	strh	r2, [r3, #2]
	config.buffering_secs = 30;
 800366e:	4b45      	ldr	r3, [pc, #276]	@ (8003784 <Config_Init+0x184>)
 8003670:	221e      	movs	r2, #30
 8003672:	711a      	strb	r2, [r3, #4]
	config.connection_timeout_ms = 60000;
 8003674:	4b43      	ldr	r3, [pc, #268]	@ (8003784 <Config_Init+0x184>)
 8003676:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800367a:	609a      	str	r2, [r3, #8]
	config.log_period_ms = 10000;
 800367c:	4b41      	ldr	r3, [pc, #260]	@ (8003784 <Config_Init+0x184>)
 800367e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003682:	60da      	str	r2, [r3, #12]
	config.hammer_th = 4096;
 8003684:	4b3f      	ldr	r3, [pc, #252]	@ (8003784 <Config_Init+0x184>)
 8003686:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800368a:	821a      	strh	r2, [r3, #16]
    for(int i = 0; i < 24; i++) 
 800368c:	2300      	movs	r3, #0
 800368e:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8003692:	f102 0214 	add.w	r2, r2, #20
 8003696:	6013      	str	r3, [r2, #0]
 8003698:	e021      	b.n	80036de <Config_Init+0xde>
	{
        config.low_th[i] = 0;
 800369a:	4a3a      	ldr	r2, [pc, #232]	@ (8003784 <Config_Init+0x184>)
 800369c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80036a0:	f103 0314 	add.w	r3, r3, #20
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	3308      	adds	r3, #8
 80036a8:	005b      	lsls	r3, r3, #1
 80036aa:	4413      	add	r3, r2
 80036ac:	2200      	movs	r2, #0
 80036ae:	805a      	strh	r2, [r3, #2]
        config.high_th[i] = 4096;
 80036b0:	4a34      	ldr	r2, [pc, #208]	@ (8003784 <Config_Init+0x184>)
 80036b2:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80036b6:	f103 0314 	add.w	r3, r3, #20
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	3320      	adds	r3, #32
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	4413      	add	r3, r2
 80036c2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80036c6:	805a      	strh	r2, [r3, #2]
    for(int i = 0; i < 24; i++) 
 80036c8:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80036cc:	f103 0314 	add.w	r3, r3, #20
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	3301      	adds	r3, #1
 80036d4:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80036d8:	f102 0214 	add.w	r2, r2, #20
 80036dc:	6013      	str	r3, [r2, #0]
 80036de:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80036e2:	f103 0314 	add.w	r3, r3, #20
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2b17      	cmp	r3, #23
 80036ea:	ddd6      	ble.n	800369a <Config_Init+0x9a>
    }
    strcpy(config.tcp_IPaddress, "esdplab.unipa.it");
 80036ec:	4a26      	ldr	r2, [pc, #152]	@ (8003788 <Config_Init+0x188>)
 80036ee:	4b27      	ldr	r3, [pc, #156]	@ (800378c <Config_Init+0x18c>)
 80036f0:	4615      	mov	r5, r2
 80036f2:	461c      	mov	r4, r3
 80036f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036f6:	6028      	str	r0, [r5, #0]
 80036f8:	6069      	str	r1, [r5, #4]
 80036fa:	60aa      	str	r2, [r5, #8]
 80036fc:	60eb      	str	r3, [r5, #12]
 80036fe:	7823      	ldrb	r3, [r4, #0]
 8003700:	742b      	strb	r3, [r5, #16]
    strcpy(config.tcp_Port, "8080");
 8003702:	4b23      	ldr	r3, [pc, #140]	@ (8003790 <Config_Init+0x190>)
 8003704:	4a23      	ldr	r2, [pc, #140]	@ (8003794 <Config_Init+0x194>)
 8003706:	6810      	ldr	r0, [r2, #0]
 8003708:	6018      	str	r0, [r3, #0]
 800370a:	7912      	ldrb	r2, [r2, #4]
 800370c:	711a      	strb	r2, [r3, #4]

    if (f_open(&config_file, CONFIG_FILE, FA_WRITE | FA_CREATE_ALWAYS) != FR_OK)
 800370e:	f107 0318 	add.w	r3, r7, #24
 8003712:	3b0c      	subs	r3, #12
 8003714:	220a      	movs	r2, #10
 8003716:	491a      	ldr	r1, [pc, #104]	@ (8003780 <Config_Init+0x180>)
 8003718:	4618      	mov	r0, r3
 800371a:	f006 fb63 	bl	8009de4 <f_open>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d126      	bne.n	8003772 <Config_Init+0x172>
    {
        return;
    }

    if (f_write(&config_file, &config, sizeof(Config_Typedef), &bytes_written) != FR_OK || bytes_written != sizeof(Config_Typedef)) 
 8003724:	f107 0318 	add.w	r3, r7, #24
 8003728:	3b14      	subs	r3, #20
 800372a:	f107 0018 	add.w	r0, r7, #24
 800372e:	380c      	subs	r0, #12
 8003730:	22f4      	movs	r2, #244	@ 0xf4
 8003732:	4914      	ldr	r1, [pc, #80]	@ (8003784 <Config_Init+0x184>)
 8003734:	f006 fe41 	bl	800a3ba <f_write>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d105      	bne.n	800374a <Config_Init+0x14a>
 800373e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003742:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8003746:	2bf4      	cmp	r3, #244	@ 0xf4
 8003748:	d006      	beq.n	8003758 <Config_Init+0x158>
	{
        f_close(&config_file);
 800374a:	f107 0318 	add.w	r3, r7, #24
 800374e:	3b0c      	subs	r3, #12
 8003750:	4618      	mov	r0, r3
 8003752:	f007 f83b 	bl	800a7cc <f_close>
        return;
 8003756:	e00d      	b.n	8003774 <Config_Init+0x174>
    }
    
    f_sync(&config_file);
 8003758:	f107 0318 	add.w	r3, r7, #24
 800375c:	3b0c      	subs	r3, #12
 800375e:	4618      	mov	r0, r3
 8003760:	f006 ffb4 	bl	800a6cc <f_sync>
    f_close(&config_file);
 8003764:	f107 0318 	add.w	r3, r7, #24
 8003768:	3b0c      	subs	r3, #12
 800376a:	4618      	mov	r0, r3
 800376c:	f007 f82e 	bl	800a7cc <f_close>
 8003770:	e000      	b.n	8003774 <Config_Init+0x174>
        return;
 8003772:	bf00      	nop
}
 8003774:	f507 5781 	add.w	r7, r7, #4128	@ 0x1020
 8003778:	3718      	adds	r7, #24
 800377a:	46bd      	mov	sp, r7
 800377c:	bdb0      	pop	{r4, r5, r7, pc}
 800377e:	bf00      	nop
 8003780:	08017a24 	.word	0x08017a24
 8003784:	20001784 	.word	0x20001784
 8003788:	200017f6 	.word	0x200017f6
 800378c:	08017a38 	.word	0x08017a38
 8003790:	20001836 	.word	0x20001836
 8003794:	08017a4c 	.word	0x08017a4c

08003798 <LED_Init>:
#include "peripherals.h"


/*-----INIZIALIZZAZIONE LEDs-----*/
void LED_Init(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0
    LED_TIMER->Instance->CCR1 = 0;
 800379c:	4b0c      	ldr	r3, [pc, #48]	@ (80037d0 <LED_Init+0x38>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2200      	movs	r2, #0
 80037a2:	635a      	str	r2, [r3, #52]	@ 0x34
    LED_TIMER->Instance->CCR2 = 0;
 80037a4:	4b0a      	ldr	r3, [pc, #40]	@ (80037d0 <LED_Init+0x38>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2200      	movs	r2, #0
 80037aa:	639a      	str	r2, [r3, #56]	@ 0x38
    LED_TIMER->Instance->CCR3 = 0;
 80037ac:	4b08      	ldr	r3, [pc, #32]	@ (80037d0 <LED_Init+0x38>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	2200      	movs	r2, #0
 80037b2:	63da      	str	r2, [r3, #60]	@ 0x3c
	HAL_TIM_PWM_Start(LED_TIMER, GRN_LED);
 80037b4:	2108      	movs	r1, #8
 80037b6:	4806      	ldr	r0, [pc, #24]	@ (80037d0 <LED_Init+0x38>)
 80037b8:	f00f fc7e 	bl	80130b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(LED_TIMER, ORG_LED);
 80037bc:	2100      	movs	r1, #0
 80037be:	4804      	ldr	r0, [pc, #16]	@ (80037d0 <LED_Init+0x38>)
 80037c0:	f00f fc7a 	bl	80130b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(LED_TIMER, RED_LED);
 80037c4:	2104      	movs	r1, #4
 80037c6:	4802      	ldr	r0, [pc, #8]	@ (80037d0 <LED_Init+0x38>)
 80037c8:	f00f fc76 	bl	80130b8 <HAL_TIM_PWM_Start>
}
 80037cc:	bf00      	nop
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	20000304 	.word	0x20000304
 80037d4:	00000000 	.word	0x00000000

080037d8 <LED_Start>:

/*------ACCENSIONE LED------*/
void LED_Start(uint32_t LED, uint8_t freq, uint8_t duty)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b086      	sub	sp, #24
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	460b      	mov	r3, r1
 80037e2:	70fb      	strb	r3, [r7, #3]
 80037e4:	4613      	mov	r3, r2
 80037e6:	70bb      	strb	r3, [r7, #2]
    TIM_HandleTypeDef *htim = LED_TIMER;
 80037e8:	4b5d      	ldr	r3, [pc, #372]	@ (8003960 <LED_Start+0x188>)
 80037ea:	613b      	str	r3, [r7, #16]
	uint16_t pulse = 0;
 80037ec:	2300      	movs	r3, #0
 80037ee:	82fb      	strh	r3, [r7, #22]

    uint16_t prescaler = (uint16_t)(80000000 / 5000 - 1);
 80037f0:	f643 637f 	movw	r3, #15999	@ 0x3e7f
 80037f4:	81fb      	strh	r3, [r7, #14]
    uint16_t period = 0;
 80037f6:	2300      	movs	r3, #0
 80037f8:	82bb      	strh	r3, [r7, #20]

    switch(freq)
 80037fa:	78fb      	ldrb	r3, [r7, #3]
 80037fc:	2b03      	cmp	r3, #3
 80037fe:	f200 80a4 	bhi.w	800394a <LED_Start+0x172>
 8003802:	a201      	add	r2, pc, #4	@ (adr r2, 8003808 <LED_Start+0x30>)
 8003804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003808:	08003819 	.word	0x08003819
 800380c:	08003831 	.word	0x08003831
 8003810:	08003841 	.word	0x08003841
 8003814:	0800387d 	.word	0x0800387d
    {
        case FAST:  
            period = (uint16_t)((80000000 / prescaler / 4) - 1);
 8003818:	89fb      	ldrh	r3, [r7, #14]
 800381a:	4a52      	ldr	r2, [pc, #328]	@ (8003964 <LED_Start+0x18c>)
 800381c:	fb92 f3f3 	sdiv	r3, r2, r3
 8003820:	2b00      	cmp	r3, #0
 8003822:	da00      	bge.n	8003826 <LED_Start+0x4e>
 8003824:	3303      	adds	r3, #3
 8003826:	109b      	asrs	r3, r3, #2
 8003828:	b29b      	uxth	r3, r3
 800382a:	3b01      	subs	r3, #1
 800382c:	82bb      	strh	r3, [r7, #20]
            break;
 800382e:	e043      	b.n	80038b8 <LED_Start+0xe0>
        case MEDIUM:
            period = (uint16_t)((80000000 / prescaler / 1) - 1);
 8003830:	89fb      	ldrh	r3, [r7, #14]
 8003832:	4a4c      	ldr	r2, [pc, #304]	@ (8003964 <LED_Start+0x18c>)
 8003834:	fb92 f3f3 	sdiv	r3, r2, r3
 8003838:	b29b      	uxth	r3, r3
 800383a:	3b01      	subs	r3, #1
 800383c:	82bb      	strh	r3, [r7, #20]
            break;
 800383e:	e03b      	b.n	80038b8 <LED_Start+0xe0>
        case SLOW:
            period = (uint16_t)((80000000 / prescaler / 0.5) - 1);
 8003840:	89fb      	ldrh	r3, [r7, #14]
 8003842:	4a48      	ldr	r2, [pc, #288]	@ (8003964 <LED_Start+0x18c>)
 8003844:	fb92 f3f3 	sdiv	r3, r2, r3
 8003848:	4618      	mov	r0, r3
 800384a:	f7fc fe7b 	bl	8000544 <__aeabi_i2d>
 800384e:	f04f 0200 	mov.w	r2, #0
 8003852:	4b45      	ldr	r3, [pc, #276]	@ (8003968 <LED_Start+0x190>)
 8003854:	f7fd f80a 	bl	800086c <__aeabi_ddiv>
 8003858:	4602      	mov	r2, r0
 800385a:	460b      	mov	r3, r1
 800385c:	4610      	mov	r0, r2
 800385e:	4619      	mov	r1, r3
 8003860:	f04f 0200 	mov.w	r2, #0
 8003864:	4b41      	ldr	r3, [pc, #260]	@ (800396c <LED_Start+0x194>)
 8003866:	f7fc fd1f 	bl	80002a8 <__aeabi_dsub>
 800386a:	4602      	mov	r2, r0
 800386c:	460b      	mov	r3, r1
 800386e:	4610      	mov	r0, r2
 8003870:	4619      	mov	r1, r3
 8003872:	f7fd f8e3 	bl	8000a3c <__aeabi_d2uiz>
 8003876:	4603      	mov	r3, r0
 8003878:	82bb      	strh	r3, [r7, #20]
            break;
 800387a:	e01d      	b.n	80038b8 <LED_Start+0xe0>
        case VERY_SLOW:
            period = (uint16_t)((80000000 / prescaler / 0.1) - 1);
 800387c:	89fb      	ldrh	r3, [r7, #14]
 800387e:	4a39      	ldr	r2, [pc, #228]	@ (8003964 <LED_Start+0x18c>)
 8003880:	fb92 f3f3 	sdiv	r3, r2, r3
 8003884:	4618      	mov	r0, r3
 8003886:	f7fc fe5d 	bl	8000544 <__aeabi_i2d>
 800388a:	a333      	add	r3, pc, #204	@ (adr r3, 8003958 <LED_Start+0x180>)
 800388c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003890:	f7fc ffec 	bl	800086c <__aeabi_ddiv>
 8003894:	4602      	mov	r2, r0
 8003896:	460b      	mov	r3, r1
 8003898:	4610      	mov	r0, r2
 800389a:	4619      	mov	r1, r3
 800389c:	f04f 0200 	mov.w	r2, #0
 80038a0:	4b32      	ldr	r3, [pc, #200]	@ (800396c <LED_Start+0x194>)
 80038a2:	f7fc fd01 	bl	80002a8 <__aeabi_dsub>
 80038a6:	4602      	mov	r2, r0
 80038a8:	460b      	mov	r3, r1
 80038aa:	4610      	mov	r0, r2
 80038ac:	4619      	mov	r1, r3
 80038ae:	f7fd f8c5 	bl	8000a3c <__aeabi_d2uiz>
 80038b2:	4603      	mov	r3, r0
 80038b4:	82bb      	strh	r3, [r7, #20]
            break;
 80038b6:	bf00      	nop
        default:
            return;
    }

	switch(duty)
 80038b8:	78bb      	ldrb	r3, [r7, #2]
 80038ba:	3b04      	subs	r3, #4
 80038bc:	2b03      	cmp	r3, #3
 80038be:	d846      	bhi.n	800394e <LED_Start+0x176>
 80038c0:	a201      	add	r2, pc, #4	@ (adr r2, 80038c8 <LED_Start+0xf0>)
 80038c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038c6:	bf00      	nop
 80038c8:	080038d9 	.word	0x080038d9
 80038cc:	080038df 	.word	0x080038df
 80038d0:	080038f3 	.word	0x080038f3
 80038d4:	080038fb 	.word	0x080038fb
	{
		case FULL:
			pulse = period; 
 80038d8:	8abb      	ldrh	r3, [r7, #20]
 80038da:	82fb      	strh	r3, [r7, #22]
		    break;
 80038dc:	e011      	b.n	8003902 <LED_Start+0x12a>
        case HIGH:
			pulse = period * 3 / 4;
 80038de:	8aba      	ldrh	r2, [r7, #20]
 80038e0:	4613      	mov	r3, r2
 80038e2:	005b      	lsls	r3, r3, #1
 80038e4:	4413      	add	r3, r2
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	da00      	bge.n	80038ec <LED_Start+0x114>
 80038ea:	3303      	adds	r3, #3
 80038ec:	109b      	asrs	r3, r3, #2
 80038ee:	82fb      	strh	r3, [r7, #22]
			break;
 80038f0:	e007      	b.n	8003902 <LED_Start+0x12a>
		case HALF:
			pulse = period / 2;
 80038f2:	8abb      	ldrh	r3, [r7, #20]
 80038f4:	085b      	lsrs	r3, r3, #1
 80038f6:	82fb      	strh	r3, [r7, #22]
			break;
 80038f8:	e003      	b.n	8003902 <LED_Start+0x12a>
		case LOW:
			pulse = period / 4;
 80038fa:	8abb      	ldrh	r3, [r7, #20]
 80038fc:	089b      	lsrs	r3, r3, #2
 80038fe:	82fb      	strh	r3, [r7, #22]
			break;
 8003900:	bf00      	nop
        default:
            return;
	}

    // Imposta periodo e prescaler
    htim->Instance->PSC = prescaler;
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	89fa      	ldrh	r2, [r7, #14]
 8003908:	629a      	str	r2, [r3, #40]	@ 0x28
    htim->Instance->ARR = period;
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	8aba      	ldrh	r2, [r7, #20]
 8003910:	62da      	str	r2, [r3, #44]	@ 0x2c
	switch(LED)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2b08      	cmp	r3, #8
 8003916:	d009      	beq.n	800392c <LED_Start+0x154>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2b08      	cmp	r3, #8
 800391c:	d818      	bhi.n	8003950 <LED_Start+0x178>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d008      	beq.n	8003936 <LED_Start+0x15e>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2b04      	cmp	r3, #4
 8003928:	d00a      	beq.n	8003940 <LED_Start+0x168>
 800392a:	e011      	b.n	8003950 <LED_Start+0x178>
    {
    case GRN_LED:
        LED_TIMER->Instance->CCR3 = pulse;
 800392c:	4b0c      	ldr	r3, [pc, #48]	@ (8003960 <LED_Start+0x188>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	8afa      	ldrh	r2, [r7, #22]
 8003932:	63da      	str	r2, [r3, #60]	@ 0x3c
        break;
 8003934:	e00c      	b.n	8003950 <LED_Start+0x178>
    case ORG_LED:
        LED_TIMER->Instance->CCR1 = pulse;
 8003936:	4b0a      	ldr	r3, [pc, #40]	@ (8003960 <LED_Start+0x188>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	8afa      	ldrh	r2, [r7, #22]
 800393c:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 800393e:	e007      	b.n	8003950 <LED_Start+0x178>
    case RED_LED:
        LED_TIMER->Instance->CCR2 = pulse;
 8003940:	4b07      	ldr	r3, [pc, #28]	@ (8003960 <LED_Start+0x188>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	8afa      	ldrh	r2, [r7, #22]
 8003946:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 8003948:	e002      	b.n	8003950 <LED_Start+0x178>
            return;
 800394a:	bf00      	nop
 800394c:	e000      	b.n	8003950 <LED_Start+0x178>
            return;
 800394e:	bf00      	nop
    }
}
 8003950:	3718      	adds	r7, #24
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	9999999a 	.word	0x9999999a
 800395c:	3fb99999 	.word	0x3fb99999
 8003960:	20000304 	.word	0x20000304
 8003964:	04c4b400 	.word	0x04c4b400
 8003968:	3fe00000 	.word	0x3fe00000
 800396c:	3ff00000 	.word	0x3ff00000

08003970 <LED_Stop>:

/*------SPEGNIMENTO LED------*/
void LED_Stop(uint32_t LED)
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
	switch(LED)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2b08      	cmp	r3, #8
 800397c:	d009      	beq.n	8003992 <LED_Stop+0x22>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2b08      	cmp	r3, #8
 8003982:	d815      	bhi.n	80039b0 <LED_Stop+0x40>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d008      	beq.n	800399c <LED_Stop+0x2c>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2b04      	cmp	r3, #4
 800398e:	d00a      	beq.n	80039a6 <LED_Stop+0x36>
        break;
    case RED_LED:
        LED_TIMER->Instance->CCR2 = 0;
        break;
    }
}
 8003990:	e00e      	b.n	80039b0 <LED_Stop+0x40>
        LED_TIMER->Instance->CCR3 = 0;
 8003992:	4b0a      	ldr	r3, [pc, #40]	@ (80039bc <LED_Stop+0x4c>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	2200      	movs	r2, #0
 8003998:	63da      	str	r2, [r3, #60]	@ 0x3c
        break;
 800399a:	e009      	b.n	80039b0 <LED_Stop+0x40>
        LED_TIMER->Instance->CCR1 = 0;
 800399c:	4b07      	ldr	r3, [pc, #28]	@ (80039bc <LED_Stop+0x4c>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	2200      	movs	r2, #0
 80039a2:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 80039a4:	e004      	b.n	80039b0 <LED_Stop+0x40>
        LED_TIMER->Instance->CCR2 = 0;
 80039a6:	4b05      	ldr	r3, [pc, #20]	@ (80039bc <LED_Stop+0x4c>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	2200      	movs	r2, #0
 80039ac:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 80039ae:	bf00      	nop
}
 80039b0:	bf00      	nop
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr
 80039bc:	20000304 	.word	0x20000304

080039c0 <lsm6dsv16x_read_reg>:
  *
  */
int32_t __weak lsm6dsv16x_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                   uint8_t *data,
                                   uint16_t len)
{
 80039c0:	b590      	push	{r4, r7, lr}
 80039c2:	b087      	sub	sp, #28
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	607a      	str	r2, [r7, #4]
 80039ca:	461a      	mov	r2, r3
 80039cc:	460b      	mov	r3, r1
 80039ce:	72fb      	strb	r3, [r7, #11]
 80039d0:	4613      	mov	r3, r2
 80039d2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	685c      	ldr	r4, [r3, #4]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	68d8      	ldr	r0, [r3, #12]
 80039dc:	893b      	ldrh	r3, [r7, #8]
 80039de:	7af9      	ldrb	r1, [r7, #11]
 80039e0:	687a      	ldr	r2, [r7, #4]
 80039e2:	47a0      	blx	r4
 80039e4:	6178      	str	r0, [r7, #20]

  return ret;
 80039e6:	697b      	ldr	r3, [r7, #20]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	371c      	adds	r7, #28
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd90      	pop	{r4, r7, pc}

080039f0 <lsm6dsv16x_write_reg>:
  *
  */
int32_t __weak lsm6dsv16x_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                    uint8_t *data,
                                    uint16_t len)
{
 80039f0:	b590      	push	{r4, r7, lr}
 80039f2:	b087      	sub	sp, #28
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	60f8      	str	r0, [r7, #12]
 80039f8:	607a      	str	r2, [r7, #4]
 80039fa:	461a      	mov	r2, r3
 80039fc:	460b      	mov	r3, r1
 80039fe:	72fb      	strb	r3, [r7, #11]
 8003a00:	4613      	mov	r3, r2
 8003a02:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681c      	ldr	r4, [r3, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	68d8      	ldr	r0, [r3, #12]
 8003a0c:	893b      	ldrh	r3, [r7, #8]
 8003a0e:	7af9      	ldrb	r1, [r7, #11]
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	47a0      	blx	r4
 8003a14:	6178      	str	r0, [r7, #20]

  return ret;
 8003a16:	697b      	ldr	r3, [r7, #20]
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	371c      	adds	r7, #28
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd90      	pop	{r4, r7, pc}

08003a20 <lsm6dsv16x_reset_set>:
  * @param  val      Reset of the device.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_reset_set(stmdev_ctx_t *ctx, lsm6dsv16x_reset_t val)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	460b      	mov	r3, r1
 8003a2a:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_func_cfg_access_t func_cfg_access;
  lsm6dsv16x_ctrl3_t ctrl3;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL3, (uint8_t *)&ctrl3, 1);
 8003a2c:	f107 020c 	add.w	r2, r7, #12
 8003a30:	2301      	movs	r3, #1
 8003a32:	2112      	movs	r1, #18
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f7ff ffc3 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003a3a:	6178      	str	r0, [r7, #20]
  ret += lsm6dsv16x_read_reg(ctx, LSM6DSV16X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 8003a3c:	f107 0210 	add.w	r2, r7, #16
 8003a40:	2301      	movs	r3, #1
 8003a42:	2101      	movs	r1, #1
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	f7ff ffbb 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	4413      	add	r3, r2
 8003a50:	617b      	str	r3, [r7, #20]
  if (ret != 0) { return ret; }
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d001      	beq.n	8003a5c <lsm6dsv16x_reset_set+0x3c>
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	e02d      	b.n	8003ab8 <lsm6dsv16x_reset_set+0x98>

  ctrl3.boot = ((uint8_t)val & 0x04U) >> 2;
 8003a5c:	78fb      	ldrb	r3, [r7, #3]
 8003a5e:	089b      	lsrs	r3, r3, #2
 8003a60:	f003 0301 	and.w	r3, r3, #1
 8003a64:	b2da      	uxtb	r2, r3
 8003a66:	7b3b      	ldrb	r3, [r7, #12]
 8003a68:	f362 13c7 	bfi	r3, r2, #7, #1
 8003a6c:	733b      	strb	r3, [r7, #12]
  ctrl3.sw_reset = ((uint8_t)val & 0x02U) >> 1;
 8003a6e:	78fb      	ldrb	r3, [r7, #3]
 8003a70:	085b      	lsrs	r3, r3, #1
 8003a72:	f003 0301 	and.w	r3, r3, #1
 8003a76:	b2da      	uxtb	r2, r3
 8003a78:	7b3b      	ldrb	r3, [r7, #12]
 8003a7a:	f362 0300 	bfi	r3, r2, #0, #1
 8003a7e:	733b      	strb	r3, [r7, #12]
  func_cfg_access.sw_por = (uint8_t)val & 0x01U;
 8003a80:	78fb      	ldrb	r3, [r7, #3]
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	b2da      	uxtb	r2, r3
 8003a88:	7c3b      	ldrb	r3, [r7, #16]
 8003a8a:	f362 0382 	bfi	r3, r2, #2, #1
 8003a8e:	743b      	strb	r3, [r7, #16]

  ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL3, (uint8_t *)&ctrl3, 1);
 8003a90:	f107 020c 	add.w	r2, r7, #12
 8003a94:	2301      	movs	r3, #1
 8003a96:	2112      	movs	r1, #18
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f7ff ffa9 	bl	80039f0 <lsm6dsv16x_write_reg>
 8003a9e:	6178      	str	r0, [r7, #20]
  ret += lsm6dsv16x_write_reg(ctx, LSM6DSV16X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 8003aa0:	f107 0210 	add.w	r2, r7, #16
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	2101      	movs	r1, #1
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f7ff ffa1 	bl	80039f0 <lsm6dsv16x_write_reg>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	617b      	str	r3, [r7, #20]

  return ret;
 8003ab6:	697b      	ldr	r3, [r7, #20]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3718      	adds	r7, #24
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <lsm6dsv16x_reset_get>:
  * @param  val      Global reset of the device.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_reset_get(stmdev_ctx_t *ctx, lsm6dsv16x_reset_t *val)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]
  lsm6dsv16x_func_cfg_access_t func_cfg_access;
  lsm6dsv16x_ctrl3_t ctrl3;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL3, (uint8_t *)&ctrl3, 1);
 8003aca:	f107 020c 	add.w	r2, r7, #12
 8003ace:	2301      	movs	r3, #1
 8003ad0:	2112      	movs	r1, #18
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f7ff ff74 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003ad8:	6178      	str	r0, [r7, #20]
  ret += lsm6dsv16x_read_reg(ctx, LSM6DSV16X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 8003ada:	f107 0210 	add.w	r2, r7, #16
 8003ade:	2301      	movs	r3, #1
 8003ae0:	2101      	movs	r1, #1
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f7ff ff6c 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	4413      	add	r3, r2
 8003aee:	617b      	str	r3, [r7, #20]
  if (ret != 0) { return ret; }
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d001      	beq.n	8003afa <lsm6dsv16x_reset_get+0x3a>
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	e033      	b.n	8003b62 <lsm6dsv16x_reset_get+0xa2>

  switch ((ctrl3.sw_reset << 2) + (ctrl3.boot << 1) + func_cfg_access.sw_por)
 8003afa:	7b3b      	ldrb	r3, [r7, #12]
 8003afc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	009a      	lsls	r2, r3, #2
 8003b04:	7b3b      	ldrb	r3, [r7, #12]
 8003b06:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	005b      	lsls	r3, r3, #1
 8003b0e:	4413      	add	r3, r2
 8003b10:	7c3a      	ldrb	r2, [r7, #16]
 8003b12:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8003b16:	b2d2      	uxtb	r2, r2
 8003b18:	4413      	add	r3, r2
 8003b1a:	2b04      	cmp	r3, #4
 8003b1c:	d81c      	bhi.n	8003b58 <lsm6dsv16x_reset_get+0x98>
 8003b1e:	a201      	add	r2, pc, #4	@ (adr r2, 8003b24 <lsm6dsv16x_reset_get+0x64>)
 8003b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b24:	08003b39 	.word	0x08003b39
 8003b28:	08003b41 	.word	0x08003b41
 8003b2c:	08003b49 	.word	0x08003b49
 8003b30:	08003b59 	.word	0x08003b59
 8003b34:	08003b51 	.word	0x08003b51
  {
    case LSM6DSV16X_READY:
      *val = LSM6DSV16X_READY;
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	701a      	strb	r2, [r3, #0]
      break;
 8003b3e:	e00f      	b.n	8003b60 <lsm6dsv16x_reset_get+0xa0>

    case LSM6DSV16X_GLOBAL_RST:
      *val = LSM6DSV16X_GLOBAL_RST;
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	2201      	movs	r2, #1
 8003b44:	701a      	strb	r2, [r3, #0]
      break;
 8003b46:	e00b      	b.n	8003b60 <lsm6dsv16x_reset_get+0xa0>

    case LSM6DSV16X_RESTORE_CAL_PARAM:
      *val = LSM6DSV16X_RESTORE_CAL_PARAM;
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	2202      	movs	r2, #2
 8003b4c:	701a      	strb	r2, [r3, #0]
      break;
 8003b4e:	e007      	b.n	8003b60 <lsm6dsv16x_reset_get+0xa0>

    case LSM6DSV16X_RESTORE_CTRL_REGS:
      *val = LSM6DSV16X_RESTORE_CTRL_REGS;
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	2204      	movs	r2, #4
 8003b54:	701a      	strb	r2, [r3, #0]
      break;
 8003b56:	e003      	b.n	8003b60 <lsm6dsv16x_reset_get+0xa0>

    default:
      *val = LSM6DSV16X_GLOBAL_RST;
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	701a      	strb	r2, [r3, #0]
      break;
 8003b5e:	bf00      	nop
  }

  return ret;
 8003b60:	697b      	ldr	r3, [r7, #20]
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3718      	adds	r7, #24
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop

08003b6c <lsm6dsv16x_device_id_get>:
  * @param  val      Device ID.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_device_id_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_WHO_AM_I, val, 1);
 8003b76:	2301      	movs	r3, #1
 8003b78:	683a      	ldr	r2, [r7, #0]
 8003b7a:	210f      	movs	r1, #15
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f7ff ff1f 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003b82:	60f8      	str	r0, [r7, #12]

  return ret;
 8003b84:	68fb      	ldr	r3, [r7, #12]
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3710      	adds	r7, #16
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <lsm6dsv16x_xl_data_rate_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_xl_data_rate_set(stmdev_ctx_t *ctx,
                                    lsm6dsv16x_data_rate_t val)
{
 8003b8e:	b580      	push	{r7, lr}
 8003b90:	b086      	sub	sp, #24
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
 8003b96:	460b      	mov	r3, r1
 8003b98:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl1_t ctrl1;
  lsm6dsv16x_haodr_cfg_t haodr;
  uint8_t sel;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL1, (uint8_t *)&ctrl1, 1);
 8003b9a:	f107 0210 	add.w	r2, r7, #16
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	2110      	movs	r1, #16
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f7ff ff0c 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003ba8:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d001      	beq.n	8003bb4 <lsm6dsv16x_xl_data_rate_set+0x26>
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	e039      	b.n	8003c28 <lsm6dsv16x_xl_data_rate_set+0x9a>

  ctrl1.odr_xl = (uint8_t)val & 0x0Fu;
 8003bb4:	78fb      	ldrb	r3, [r7, #3]
 8003bb6:	f003 030f 	and.w	r3, r3, #15
 8003bba:	b2da      	uxtb	r2, r3
 8003bbc:	7c3b      	ldrb	r3, [r7, #16]
 8003bbe:	f362 0303 	bfi	r3, r2, #0, #4
 8003bc2:	743b      	strb	r3, [r7, #16]
  ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL1, (uint8_t *)&ctrl1, 1);
 8003bc4:	f107 0210 	add.w	r2, r7, #16
 8003bc8:	2301      	movs	r3, #1
 8003bca:	2110      	movs	r1, #16
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f7ff ff0f 	bl	80039f0 <lsm6dsv16x_write_reg>
 8003bd2:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d001      	beq.n	8003bde <lsm6dsv16x_xl_data_rate_set+0x50>
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	e024      	b.n	8003c28 <lsm6dsv16x_xl_data_rate_set+0x9a>

  sel = ((uint8_t)val >> 4) & 0xFU;
 8003bde:	78fb      	ldrb	r3, [r7, #3]
 8003be0:	091b      	lsrs	r3, r3, #4
 8003be2:	74fb      	strb	r3, [r7, #19]
  if (sel != 0U)
 8003be4:	7cfb      	ldrb	r3, [r7, #19]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d01d      	beq.n	8003c26 <lsm6dsv16x_xl_data_rate_set+0x98>
  {
    ret += lsm6dsv16x_read_reg(ctx, LSM6DSV16X_HAODR_CFG, (uint8_t *)&haodr, 1);
 8003bea:	f107 020c 	add.w	r2, r7, #12
 8003bee:	2301      	movs	r3, #1
 8003bf0:	2162      	movs	r1, #98	@ 0x62
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f7ff fee4 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	4413      	add	r3, r2
 8003bfe:	617b      	str	r3, [r7, #20]
    haodr.haodr_sel = sel;
 8003c00:	7cfb      	ldrb	r3, [r7, #19]
 8003c02:	f003 0303 	and.w	r3, r3, #3
 8003c06:	b2da      	uxtb	r2, r3
 8003c08:	7b3b      	ldrb	r3, [r7, #12]
 8003c0a:	f362 0301 	bfi	r3, r2, #0, #2
 8003c0e:	733b      	strb	r3, [r7, #12]
    ret += lsm6dsv16x_write_reg(ctx, LSM6DSV16X_HAODR_CFG, (uint8_t *)&haodr, 1);
 8003c10:	f107 020c 	add.w	r2, r7, #12
 8003c14:	2301      	movs	r3, #1
 8003c16:	2162      	movs	r1, #98	@ 0x62
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f7ff fee9 	bl	80039f0 <lsm6dsv16x_write_reg>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	4413      	add	r3, r2
 8003c24:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8003c26:	697b      	ldr	r3, [r7, #20]
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3718      	adds	r7, #24
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <lsm6dsv16x_xl_mode_set>:
  * @param  val      XL_HIGH_PERFORMANCE_MD, XL_HIGH_ACCURACY_ODR_MD, XL_LOW_POWER_2_AVG_MD, XL_LOW_POWER_4_AVG_MD, XL_LOW_POWER_8_AVG_MD, XL_NORMAL_MD,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_xl_mode_set(stmdev_ctx_t *ctx, lsm6dsv16x_xl_mode_t val)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	460b      	mov	r3, r1
 8003c3a:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl1_t ctrl1;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL1, (uint8_t *)&ctrl1, 1);
 8003c3c:	f107 0208 	add.w	r2, r7, #8
 8003c40:	2301      	movs	r3, #1
 8003c42:	2110      	movs	r1, #16
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f7ff febb 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003c4a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d10f      	bne.n	8003c72 <lsm6dsv16x_xl_mode_set+0x42>
  {
    ctrl1.op_mode_xl = (uint8_t)val & 0x07U;
 8003c52:	78fb      	ldrb	r3, [r7, #3]
 8003c54:	f003 0307 	and.w	r3, r3, #7
 8003c58:	b2da      	uxtb	r2, r3
 8003c5a:	7a3b      	ldrb	r3, [r7, #8]
 8003c5c:	f362 1306 	bfi	r3, r2, #4, #3
 8003c60:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL1, (uint8_t *)&ctrl1, 1);
 8003c62:	f107 0208 	add.w	r2, r7, #8
 8003c66:	2301      	movs	r3, #1
 8003c68:	2110      	movs	r1, #16
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f7ff fec0 	bl	80039f0 <lsm6dsv16x_write_reg>
 8003c70:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003c72:	68fb      	ldr	r3, [r7, #12]
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3710      	adds	r7, #16
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <lsm6dsv16x_gy_data_rate_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_gy_data_rate_set(stmdev_ctx_t *ctx,
                                    lsm6dsv16x_data_rate_t val)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b086      	sub	sp, #24
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	460b      	mov	r3, r1
 8003c86:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl2_t ctrl2;
  lsm6dsv16x_haodr_cfg_t haodr;
  uint8_t sel;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL2, (uint8_t *)&ctrl2, 1);
 8003c88:	f107 0210 	add.w	r2, r7, #16
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	2111      	movs	r1, #17
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f7ff fe95 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003c96:	6178      	str	r0, [r7, #20]
  ctrl2.odr_g = (uint8_t)val & 0x0Fu;
 8003c98:	78fb      	ldrb	r3, [r7, #3]
 8003c9a:	f003 030f 	and.w	r3, r3, #15
 8003c9e:	b2da      	uxtb	r2, r3
 8003ca0:	7c3b      	ldrb	r3, [r7, #16]
 8003ca2:	f362 0303 	bfi	r3, r2, #0, #4
 8003ca6:	743b      	strb	r3, [r7, #16]
  ret += lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL2, (uint8_t *)&ctrl2, 1);
 8003ca8:	f107 0210 	add.w	r2, r7, #16
 8003cac:	2301      	movs	r3, #1
 8003cae:	2111      	movs	r1, #17
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f7ff fe9d 	bl	80039f0 <lsm6dsv16x_write_reg>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	4413      	add	r3, r2
 8003cbc:	617b      	str	r3, [r7, #20]
  if (ret != 0) { return ret; }
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d001      	beq.n	8003cc8 <lsm6dsv16x_gy_data_rate_set+0x4c>
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	e024      	b.n	8003d12 <lsm6dsv16x_gy_data_rate_set+0x96>

  sel = ((uint8_t)val >> 4) & 0xFU;
 8003cc8:	78fb      	ldrb	r3, [r7, #3]
 8003cca:	091b      	lsrs	r3, r3, #4
 8003ccc:	74fb      	strb	r3, [r7, #19]
  if (sel != 0U)
 8003cce:	7cfb      	ldrb	r3, [r7, #19]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d01d      	beq.n	8003d10 <lsm6dsv16x_gy_data_rate_set+0x94>
  {
    ret += lsm6dsv16x_read_reg(ctx, LSM6DSV16X_HAODR_CFG, (uint8_t *)&haodr, 1);
 8003cd4:	f107 020c 	add.w	r2, r7, #12
 8003cd8:	2301      	movs	r3, #1
 8003cda:	2162      	movs	r1, #98	@ 0x62
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f7ff fe6f 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	617b      	str	r3, [r7, #20]
    haodr.haodr_sel = sel;
 8003cea:	7cfb      	ldrb	r3, [r7, #19]
 8003cec:	f003 0303 	and.w	r3, r3, #3
 8003cf0:	b2da      	uxtb	r2, r3
 8003cf2:	7b3b      	ldrb	r3, [r7, #12]
 8003cf4:	f362 0301 	bfi	r3, r2, #0, #2
 8003cf8:	733b      	strb	r3, [r7, #12]
    ret += lsm6dsv16x_write_reg(ctx, LSM6DSV16X_HAODR_CFG, (uint8_t *)&haodr, 1);
 8003cfa:	f107 020c 	add.w	r2, r7, #12
 8003cfe:	2301      	movs	r3, #1
 8003d00:	2162      	movs	r1, #98	@ 0x62
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f7ff fe74 	bl	80039f0 <lsm6dsv16x_write_reg>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	4413      	add	r3, r2
 8003d0e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8003d10:	697b      	ldr	r3, [r7, #20]
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3718      	adds	r7, #24
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <lsm6dsv16x_gy_mode_set>:
  * @param  val      GY_HIGH_PERFORMANCE_MD, GY_HIGH_ACCURACY_ODR_MD, GY_SLEEP_MD, GY_LOW_POWER_MD,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_gy_mode_set(stmdev_ctx_t *ctx, lsm6dsv16x_gy_mode_t val)
{
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b084      	sub	sp, #16
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
 8003d22:	460b      	mov	r3, r1
 8003d24:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl2_t ctrl2;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL2, (uint8_t *)&ctrl2, 1);
 8003d26:	f107 0208 	add.w	r2, r7, #8
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	2111      	movs	r1, #17
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f7ff fe46 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003d34:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d10f      	bne.n	8003d5c <lsm6dsv16x_gy_mode_set+0x42>
  {
    ctrl2.op_mode_g = (uint8_t)val & 0x07U;
 8003d3c:	78fb      	ldrb	r3, [r7, #3]
 8003d3e:	f003 0307 	and.w	r3, r3, #7
 8003d42:	b2da      	uxtb	r2, r3
 8003d44:	7a3b      	ldrb	r3, [r7, #8]
 8003d46:	f362 1306 	bfi	r3, r2, #4, #3
 8003d4a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL2, (uint8_t *)&ctrl2, 1);
 8003d4c:	f107 0208 	add.w	r2, r7, #8
 8003d50:	2301      	movs	r3, #1
 8003d52:	2111      	movs	r1, #17
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f7ff fe4b 	bl	80039f0 <lsm6dsv16x_write_reg>
 8003d5a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}

08003d66 <lsm6dsv16x_block_data_update_set>:
  * @param  val      Block Data Update (BDU): output registers are not updated until LSB and MSB have been read).
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003d66:	b580      	push	{r7, lr}
 8003d68:	b084      	sub	sp, #16
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
 8003d6e:	460b      	mov	r3, r1
 8003d70:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl3_t ctrl3;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL3, (uint8_t *)&ctrl3, 1);
 8003d72:	f107 0208 	add.w	r2, r7, #8
 8003d76:	2301      	movs	r3, #1
 8003d78:	2112      	movs	r1, #18
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f7ff fe20 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003d80:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d10f      	bne.n	8003da8 <lsm6dsv16x_block_data_update_set+0x42>
  {
    ctrl3.bdu = val;
 8003d88:	78fb      	ldrb	r3, [r7, #3]
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	b2da      	uxtb	r2, r3
 8003d90:	7a3b      	ldrb	r3, [r7, #8]
 8003d92:	f362 1386 	bfi	r3, r2, #6, #1
 8003d96:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL3, (uint8_t *)&ctrl3, 1);
 8003d98:	f107 0208 	add.w	r2, r7, #8
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	2112      	movs	r1, #18
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f7ff fe25 	bl	80039f0 <lsm6dsv16x_write_reg>
 8003da6:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003da8:	68fb      	ldr	r3, [r7, #12]
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3710      	adds	r7, #16
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <lsm6dsv16x_odr_trig_cfg_set>:
  * @param  val      number of data in the reference period.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_odr_trig_cfg_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003db2:	b580      	push	{r7, lr}
 8003db4:	b084      	sub	sp, #16
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
 8003dba:	460b      	mov	r3, r1
 8003dbc:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_odr_trig_cfg_t odr_trig;
  int32_t ret;

  if (val >= 1U && val <= 3U) {
 8003dbe:	78fb      	ldrb	r3, [r7, #3]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d005      	beq.n	8003dd0 <lsm6dsv16x_odr_trig_cfg_set+0x1e>
 8003dc4:	78fb      	ldrb	r3, [r7, #3]
 8003dc6:	2b03      	cmp	r3, #3
 8003dc8:	d802      	bhi.n	8003dd0 <lsm6dsv16x_odr_trig_cfg_set+0x1e>
    return -1;
 8003dca:	f04f 33ff 	mov.w	r3, #4294967295
 8003dce:	e015      	b.n	8003dfc <lsm6dsv16x_odr_trig_cfg_set+0x4a>
  }

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_ODR_TRIG_CFG, (uint8_t *)&odr_trig, 1);
 8003dd0:	f107 0208 	add.w	r2, r7, #8
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	2106      	movs	r1, #6
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f7ff fdf1 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003dde:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d109      	bne.n	8003dfa <lsm6dsv16x_odr_trig_cfg_set+0x48>
  {
    odr_trig.odr_trig_nodr = val;
 8003de6:	78fb      	ldrb	r3, [r7, #3]
 8003de8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_ODR_TRIG_CFG, (uint8_t *)&odr_trig, 1);
 8003dea:	f107 0208 	add.w	r2, r7, #8
 8003dee:	2301      	movs	r3, #1
 8003df0:	2106      	movs	r1, #6
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7ff fdfc 	bl	80039f0 <lsm6dsv16x_write_reg>
 8003df8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3710      	adds	r7, #16
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <lsm6dsv16x_gy_full_scale_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_gy_full_scale_set(stmdev_ctx_t *ctx,
                                     lsm6dsv16x_gy_full_scale_t val)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl6_t ctrl6;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL6, (uint8_t *)&ctrl6, 1);
 8003e10:	f107 0208 	add.w	r2, r7, #8
 8003e14:	2301      	movs	r3, #1
 8003e16:	2115      	movs	r1, #21
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	f7ff fdd1 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003e1e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d10f      	bne.n	8003e46 <lsm6dsv16x_gy_full_scale_set+0x42>
  {
    ctrl6.fs_g = (uint8_t)val & 0xfu;
 8003e26:	78fb      	ldrb	r3, [r7, #3]
 8003e28:	f003 030f 	and.w	r3, r3, #15
 8003e2c:	b2da      	uxtb	r2, r3
 8003e2e:	7a3b      	ldrb	r3, [r7, #8]
 8003e30:	f362 0303 	bfi	r3, r2, #0, #4
 8003e34:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL6, (uint8_t *)&ctrl6, 1);
 8003e36:	f107 0208 	add.w	r2, r7, #8
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	2115      	movs	r1, #21
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f7ff fdd6 	bl	80039f0 <lsm6dsv16x_write_reg>
 8003e44:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003e46:	68fb      	ldr	r3, [r7, #12]
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3710      	adds	r7, #16
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <lsm6dsv16x_xl_full_scale_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_xl_full_scale_set(stmdev_ctx_t *ctx,
                                     lsm6dsv16x_xl_full_scale_t val)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	460b      	mov	r3, r1
 8003e5a:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl8_t ctrl8;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL8, (uint8_t *)&ctrl8, 1);
 8003e5c:	f107 0208 	add.w	r2, r7, #8
 8003e60:	2301      	movs	r3, #1
 8003e62:	2117      	movs	r1, #23
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f7ff fdab 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003e6a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10f      	bne.n	8003e92 <lsm6dsv16x_xl_full_scale_set+0x42>
  {
    ctrl8.fs_xl = (uint8_t)val & 0x3U;
 8003e72:	78fb      	ldrb	r3, [r7, #3]
 8003e74:	f003 0303 	and.w	r3, r3, #3
 8003e78:	b2da      	uxtb	r2, r3
 8003e7a:	7a3b      	ldrb	r3, [r7, #8]
 8003e7c:	f362 0301 	bfi	r3, r2, #0, #2
 8003e80:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL8, (uint8_t *)&ctrl8, 1);
 8003e82:	f107 0208 	add.w	r2, r7, #8
 8003e86:	2301      	movs	r3, #1
 8003e88:	2117      	movs	r1, #23
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f7ff fdb0 	bl	80039f0 <lsm6dsv16x_write_reg>
 8003e90:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003e92:	68fb      	ldr	r3, [r7, #12]
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3710      	adds	r7, #16
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <lsm6dsv16x_pin_int1_route_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsv16x_pin_int1_route_set(stmdev_ctx_t *ctx,
                                      lsm6dsv16x_pin_int_route_t *val)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b086      	sub	sp, #24
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	6039      	str	r1, [r7, #0]
  lsm6dsv16x_int1_ctrl_t          int1_ctrl;
  lsm6dsv16x_md1_cfg_t            md1_cfg;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 8003ea6:	f107 0210 	add.w	r2, r7, #16
 8003eaa:	2301      	movs	r3, #1
 8003eac:	210d      	movs	r1, #13
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f7ff fd86 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003eb4:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d001      	beq.n	8003ec0 <lsm6dsv16x_pin_int1_route_set+0x24>
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	e0a0      	b.n	8004002 <lsm6dsv16x_pin_int1_route_set+0x166>

  int1_ctrl.int1_drdy_xl       = val->drdy_xl;
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003ec8:	b2da      	uxtb	r2, r3
 8003eca:	7c3b      	ldrb	r3, [r7, #16]
 8003ecc:	f362 0300 	bfi	r3, r2, #0, #1
 8003ed0:	743b      	strb	r3, [r7, #16]
  int1_ctrl.int1_drdy_g        = val->drdy_g;
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003eda:	b2da      	uxtb	r2, r3
 8003edc:	7c3b      	ldrb	r3, [r7, #16]
 8003ede:	f362 0341 	bfi	r3, r2, #1, #1
 8003ee2:	743b      	strb	r3, [r7, #16]
  int1_ctrl.int1_fifo_th       = val->fifo_th;
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003eec:	b2da      	uxtb	r2, r3
 8003eee:	7c3b      	ldrb	r3, [r7, #16]
 8003ef0:	f362 03c3 	bfi	r3, r2, #3, #1
 8003ef4:	743b      	strb	r3, [r7, #16]
  int1_ctrl.int1_fifo_ovr      = val->fifo_ovr;
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	781b      	ldrb	r3, [r3, #0]
 8003efa:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003efe:	b2da      	uxtb	r2, r3
 8003f00:	7c3b      	ldrb	r3, [r7, #16]
 8003f02:	f362 1304 	bfi	r3, r2, #4, #1
 8003f06:	743b      	strb	r3, [r7, #16]
  int1_ctrl.int1_fifo_full     = val->fifo_full;
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003f10:	b2da      	uxtb	r2, r3
 8003f12:	7c3b      	ldrb	r3, [r7, #16]
 8003f14:	f362 1345 	bfi	r3, r2, #5, #1
 8003f18:	743b      	strb	r3, [r7, #16]
  int1_ctrl.int1_cnt_bdr       = val->cnt_bdr;
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	781b      	ldrb	r3, [r3, #0]
 8003f1e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003f22:	b2da      	uxtb	r2, r3
 8003f24:	7c3b      	ldrb	r3, [r7, #16]
 8003f26:	f362 1386 	bfi	r3, r2, #6, #1
 8003f2a:	743b      	strb	r3, [r7, #16]

  ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 8003f2c:	f107 0210 	add.w	r2, r7, #16
 8003f30:	2301      	movs	r3, #1
 8003f32:	210d      	movs	r1, #13
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f7ff fd5b 	bl	80039f0 <lsm6dsv16x_write_reg>
 8003f3a:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d001      	beq.n	8003f46 <lsm6dsv16x_pin_int1_route_set+0xaa>
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	e05d      	b.n	8004002 <lsm6dsv16x_pin_int1_route_set+0x166>

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8003f46:	f107 020c 	add.w	r2, r7, #12
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	215e      	movs	r1, #94	@ 0x5e
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7ff fd36 	bl	80039c0 <lsm6dsv16x_read_reg>
 8003f54:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d001      	beq.n	8003f60 <lsm6dsv16x_pin_int1_route_set+0xc4>
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	e050      	b.n	8004002 <lsm6dsv16x_pin_int1_route_set+0x166>

  md1_cfg.int1_shub            = val->shub;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	785b      	ldrb	r3, [r3, #1]
 8003f64:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003f68:	b2da      	uxtb	r2, r3
 8003f6a:	7b3b      	ldrb	r3, [r7, #12]
 8003f6c:	f362 0300 	bfi	r3, r2, #0, #1
 8003f70:	733b      	strb	r3, [r7, #12]
  md1_cfg.int1_emb_func        = val->emb_func;
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	785b      	ldrb	r3, [r3, #1]
 8003f76:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003f7a:	b2da      	uxtb	r2, r3
 8003f7c:	7b3b      	ldrb	r3, [r7, #12]
 8003f7e:	f362 0341 	bfi	r3, r2, #1, #1
 8003f82:	733b      	strb	r3, [r7, #12]
  md1_cfg.int1_6d              = val->sixd;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	785b      	ldrb	r3, [r3, #1]
 8003f88:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003f8c:	b2da      	uxtb	r2, r3
 8003f8e:	7b3b      	ldrb	r3, [r7, #12]
 8003f90:	f362 0382 	bfi	r3, r2, #2, #1
 8003f94:	733b      	strb	r3, [r7, #12]
  md1_cfg.int1_single_tap      = val->single_tap;
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	785b      	ldrb	r3, [r3, #1]
 8003f9a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003f9e:	b2da      	uxtb	r2, r3
 8003fa0:	7b3b      	ldrb	r3, [r7, #12]
 8003fa2:	f362 1386 	bfi	r3, r2, #6, #1
 8003fa6:	733b      	strb	r3, [r7, #12]
  md1_cfg.int1_double_tap      = val->double_tap;
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	785b      	ldrb	r3, [r3, #1]
 8003fac:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003fb0:	b2da      	uxtb	r2, r3
 8003fb2:	7b3b      	ldrb	r3, [r7, #12]
 8003fb4:	f362 03c3 	bfi	r3, r2, #3, #1
 8003fb8:	733b      	strb	r3, [r7, #12]
  md1_cfg.int1_wu              = val->wakeup;
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	785b      	ldrb	r3, [r3, #1]
 8003fbe:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003fc2:	b2da      	uxtb	r2, r3
 8003fc4:	7b3b      	ldrb	r3, [r7, #12]
 8003fc6:	f362 1345 	bfi	r3, r2, #5, #1
 8003fca:	733b      	strb	r3, [r7, #12]
  md1_cfg.int1_ff              = val->freefall;
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	785b      	ldrb	r3, [r3, #1]
 8003fd0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003fd4:	b2da      	uxtb	r2, r3
 8003fd6:	7b3b      	ldrb	r3, [r7, #12]
 8003fd8:	f362 1304 	bfi	r3, r2, #4, #1
 8003fdc:	733b      	strb	r3, [r7, #12]
  md1_cfg.int1_sleep_change    = val->sleep_change;
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	789b      	ldrb	r3, [r3, #2]
 8003fe2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003fe6:	b2da      	uxtb	r2, r3
 8003fe8:	7b3b      	ldrb	r3, [r7, #12]
 8003fea:	f362 13c7 	bfi	r3, r2, #7, #1
 8003fee:	733b      	strb	r3, [r7, #12]

  ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8003ff0:	f107 020c 	add.w	r2, r7, #12
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	215e      	movs	r1, #94	@ 0x5e
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f7ff fcf9 	bl	80039f0 <lsm6dsv16x_write_reg>
 8003ffe:	6178      	str	r0, [r7, #20]

  return ret;
 8004000:	697b      	ldr	r3, [r7, #20]
}
 8004002:	4618      	mov	r0, r3
 8004004:	3718      	adds	r7, #24
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}

0800400a <lsm6dsv16x_den_polarity_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_den_polarity_set(stmdev_ctx_t *ctx,
                                    lsm6dsv16x_den_polarity_t val)
{
 800400a:	b580      	push	{r7, lr}
 800400c:	b084      	sub	sp, #16
 800400e:	af00      	add	r7, sp, #0
 8004010:	6078      	str	r0, [r7, #4]
 8004012:	460b      	mov	r3, r1
 8004014:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl4_t ctrl4;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL4, (uint8_t *)&ctrl4, 1);
 8004016:	f107 0208 	add.w	r2, r7, #8
 800401a:	2301      	movs	r3, #1
 800401c:	2113      	movs	r1, #19
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f7ff fcce 	bl	80039c0 <lsm6dsv16x_read_reg>
 8004024:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d10f      	bne.n	800404c <lsm6dsv16x_den_polarity_set+0x42>
  {
    ctrl4.int2_in_lh = (uint8_t)val & 0x1U;
 800402c:	78fb      	ldrb	r3, [r7, #3]
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	b2da      	uxtb	r2, r3
 8004034:	7a3b      	ldrb	r3, [r7, #8]
 8004036:	f362 0300 	bfi	r3, r2, #0, #1
 800403a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL4, (uint8_t *)&ctrl4, 1);
 800403c:	f107 0208 	add.w	r2, r7, #8
 8004040:	2301      	movs	r3, #1
 8004042:	2113      	movs	r1, #19
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f7ff fcd3 	bl	80039f0 <lsm6dsv16x_write_reg>
 800404a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800404c:	68fb      	ldr	r3, [r7, #12]
}
 800404e:	4618      	mov	r0, r3
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <lsm6dsv16x_fifo_watermark_set>:
  * @param  val      FIFO watermark threshold (1 LSb = TAG (1 Byte) + 1 sensor (6 Bytes) written in FIFO).
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_fifo_watermark_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b084      	sub	sp, #16
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
 800405e:	460b      	mov	r3, r1
 8004060:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_fifo_ctrl1_t fifo_ctrl1;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_FIFO_CTRL1, (uint8_t *)&fifo_ctrl1, 1);
 8004062:	f107 0208 	add.w	r2, r7, #8
 8004066:	2301      	movs	r3, #1
 8004068:	2107      	movs	r1, #7
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f7ff fca8 	bl	80039c0 <lsm6dsv16x_read_reg>
 8004070:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d109      	bne.n	800408c <lsm6dsv16x_fifo_watermark_set+0x36>
  {
    fifo_ctrl1.wtm = val;
 8004078:	78fb      	ldrb	r3, [r7, #3]
 800407a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_FIFO_CTRL1, (uint8_t *)&fifo_ctrl1, 1);
 800407c:	f107 0208 	add.w	r2, r7, #8
 8004080:	2301      	movs	r3, #1
 8004082:	2107      	movs	r1, #7
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f7ff fcb3 	bl	80039f0 <lsm6dsv16x_write_reg>
 800408a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800408c:	68fb      	ldr	r3, [r7, #12]
}
 800408e:	4618      	mov	r0, r3
 8004090:	3710      	adds	r7, #16
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}

08004096 <lsm6dsv16x_fifo_xl_batch_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_fifo_xl_batch_set(stmdev_ctx_t *ctx,
                                     lsm6dsv16x_fifo_xl_batch_t val)
{
 8004096:	b580      	push	{r7, lr}
 8004098:	b084      	sub	sp, #16
 800409a:	af00      	add	r7, sp, #0
 800409c:	6078      	str	r0, [r7, #4]
 800409e:	460b      	mov	r3, r1
 80040a0:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_FIFO_CTRL3, (uint8_t *)&fifo_ctrl3, 1);
 80040a2:	f107 0208 	add.w	r2, r7, #8
 80040a6:	2301      	movs	r3, #1
 80040a8:	2109      	movs	r1, #9
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f7ff fc88 	bl	80039c0 <lsm6dsv16x_read_reg>
 80040b0:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10f      	bne.n	80040d8 <lsm6dsv16x_fifo_xl_batch_set+0x42>
  {
    fifo_ctrl3.bdr_xl = (uint8_t)val & 0xFu;
 80040b8:	78fb      	ldrb	r3, [r7, #3]
 80040ba:	f003 030f 	and.w	r3, r3, #15
 80040be:	b2da      	uxtb	r2, r3
 80040c0:	7a3b      	ldrb	r3, [r7, #8]
 80040c2:	f362 0303 	bfi	r3, r2, #0, #4
 80040c6:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_FIFO_CTRL3, (uint8_t *)&fifo_ctrl3, 1);
 80040c8:	f107 0208 	add.w	r2, r7, #8
 80040cc:	2301      	movs	r3, #1
 80040ce:	2109      	movs	r1, #9
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f7ff fc8d 	bl	80039f0 <lsm6dsv16x_write_reg>
 80040d6:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80040d8:	68fb      	ldr	r3, [r7, #12]
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3710      	adds	r7, #16
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}

080040e2 <lsm6dsv16x_fifo_gy_batch_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_fifo_gy_batch_set(stmdev_ctx_t *ctx,
                                     lsm6dsv16x_fifo_gy_batch_t val)
{
 80040e2:	b580      	push	{r7, lr}
 80040e4:	b084      	sub	sp, #16
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
 80040ea:	460b      	mov	r3, r1
 80040ec:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_FIFO_CTRL3, (uint8_t *)&fifo_ctrl3, 1);
 80040ee:	f107 0208 	add.w	r2, r7, #8
 80040f2:	2301      	movs	r3, #1
 80040f4:	2109      	movs	r1, #9
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f7ff fc62 	bl	80039c0 <lsm6dsv16x_read_reg>
 80040fc:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d10f      	bne.n	8004124 <lsm6dsv16x_fifo_gy_batch_set+0x42>
  {
    fifo_ctrl3.bdr_gy = (uint8_t)val & 0x0Fu;
 8004104:	78fb      	ldrb	r3, [r7, #3]
 8004106:	f003 030f 	and.w	r3, r3, #15
 800410a:	b2da      	uxtb	r2, r3
 800410c:	7a3b      	ldrb	r3, [r7, #8]
 800410e:	f362 1307 	bfi	r3, r2, #4, #4
 8004112:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_FIFO_CTRL3, (uint8_t *)&fifo_ctrl3, 1);
 8004114:	f107 0208 	add.w	r2, r7, #8
 8004118:	2301      	movs	r3, #1
 800411a:	2109      	movs	r1, #9
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f7ff fc67 	bl	80039f0 <lsm6dsv16x_write_reg>
 8004122:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004124:	68fb      	ldr	r3, [r7, #12]
}
 8004126:	4618      	mov	r0, r3
 8004128:	3710      	adds	r7, #16
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}

0800412e <lsm6dsv16x_fifo_mode_set>:
  * @param  val      BYPASS_MODE, FIFO_MODE, STREAM_WTM_TO_FULL_MODE, STREAM_TO_FIFO_MODE, BYPASS_TO_STREAM_MODE, STREAM_MODE, BYPASS_TO_FIFO_MODE,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_fifo_mode_set(stmdev_ctx_t *ctx, lsm6dsv16x_fifo_mode_t val)
{
 800412e:	b580      	push	{r7, lr}
 8004130:	b084      	sub	sp, #16
 8004132:	af00      	add	r7, sp, #0
 8004134:	6078      	str	r0, [r7, #4]
 8004136:	460b      	mov	r3, r1
 8004138:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
 800413a:	f107 0208 	add.w	r2, r7, #8
 800413e:	2301      	movs	r3, #1
 8004140:	210a      	movs	r1, #10
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f7ff fc3c 	bl	80039c0 <lsm6dsv16x_read_reg>
 8004148:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d10f      	bne.n	8004170 <lsm6dsv16x_fifo_mode_set+0x42>
  {
    fifo_ctrl4.fifo_mode = (uint8_t)val & 0x07U;
 8004150:	78fb      	ldrb	r3, [r7, #3]
 8004152:	f003 0307 	and.w	r3, r3, #7
 8004156:	b2da      	uxtb	r2, r3
 8004158:	7a3b      	ldrb	r3, [r7, #8]
 800415a:	f362 0302 	bfi	r3, r2, #0, #3
 800415e:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
 8004160:	f107 0208 	add.w	r2, r7, #8
 8004164:	2301      	movs	r3, #1
 8004166:	210a      	movs	r1, #10
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f7ff fc41 	bl	80039f0 <lsm6dsv16x_write_reg>
 800416e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004170:	68fb      	ldr	r3, [r7, #12]
}
 8004172:	4618      	mov	r0, r3
 8004174:	3710      	adds	r7, #16
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}

0800417a <lsm6dsv16x_ui_i2c_i3c_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_ui_i2c_i3c_mode_set(stmdev_ctx_t *ctx,
                                       lsm6dsv16x_ui_i2c_i3c_mode_t val)
{
 800417a:	b580      	push	{r7, lr}
 800417c:	b084      	sub	sp, #16
 800417e:	af00      	add	r7, sp, #0
 8004180:	6078      	str	r0, [r7, #4]
 8004182:	460b      	mov	r3, r1
 8004184:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_if_cfg_t if_cfg;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_IF_CFG, (uint8_t *)&if_cfg, 1);
 8004186:	f107 0208 	add.w	r2, r7, #8
 800418a:	2301      	movs	r3, #1
 800418c:	2103      	movs	r1, #3
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f7ff fc16 	bl	80039c0 <lsm6dsv16x_read_reg>
 8004194:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d10f      	bne.n	80041bc <lsm6dsv16x_ui_i2c_i3c_mode_set+0x42>
  {
    if_cfg.i2c_i3c_disable = (uint8_t)val & 0x1U;
 800419c:	78fb      	ldrb	r3, [r7, #3]
 800419e:	f003 0301 	and.w	r3, r3, #1
 80041a2:	b2da      	uxtb	r2, r3
 80041a4:	7a3b      	ldrb	r3, [r7, #8]
 80041a6:	f362 0300 	bfi	r3, r2, #0, #1
 80041aa:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_IF_CFG, (uint8_t *)&if_cfg, 1);
 80041ac:	f107 0208 	add.w	r2, r7, #8
 80041b0:	2301      	movs	r3, #1
 80041b2:	2103      	movs	r1, #3
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f7ff fc1b 	bl	80039f0 <lsm6dsv16x_write_reg>
 80041ba:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80041bc:	68fb      	ldr	r3, [r7, #12]
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3710      	adds	r7, #16
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <acc_write>:
#include "global_variables.h"
#include "peripherals.h"

/* -------------SCRITTURA ACCELEROMETRO-------------*/
int32_t acc_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b084      	sub	sp, #16
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	60f8      	str	r0, [r7, #12]
 80041ce:	607a      	str	r2, [r7, #4]
 80041d0:	461a      	mov	r2, r3
 80041d2:	460b      	mov	r3, r1
 80041d4:	72fb      	strb	r3, [r7, #11]
 80041d6:	4613      	mov	r3, r2
 80041d8:	813b      	strh	r3, [r7, #8]
	HAL_GPIO_WritePin(ACC_nCS_GPIO_Port, ACC_nCS_Pin, GPIO_PIN_RESET);
 80041da:	2200      	movs	r2, #0
 80041dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80041e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80041e4:	f00a fb0e 	bl	800e804 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(handle, &reg, 1, 1000);
 80041e8:	f107 010b 	add.w	r1, r7, #11
 80041ec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80041f0:	2201      	movs	r2, #1
 80041f2:	68f8      	ldr	r0, [r7, #12]
 80041f4:	f00d fd8f 	bl	8011d16 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(handle, (uint8_t*) bufp, len, 1000);
 80041f8:	893a      	ldrh	r2, [r7, #8]
 80041fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80041fe:	6879      	ldr	r1, [r7, #4]
 8004200:	68f8      	ldr	r0, [r7, #12]
 8004202:	f00d fd88 	bl	8011d16 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ACC_nCS_GPIO_Port, ACC_nCS_Pin, GPIO_PIN_SET);
 8004206:	2201      	movs	r2, #1
 8004208:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800420c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004210:	f00a faf8 	bl	800e804 <HAL_GPIO_WritePin>
	return 0;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <acc_read>:

/* -------------LETTURA ACCELEROMETRO-------------*/
int32_t acc_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 800421e:	b580      	push	{r7, lr}
 8004220:	b084      	sub	sp, #16
 8004222:	af00      	add	r7, sp, #0
 8004224:	60f8      	str	r0, [r7, #12]
 8004226:	607a      	str	r2, [r7, #4]
 8004228:	461a      	mov	r2, r3
 800422a:	460b      	mov	r3, r1
 800422c:	72fb      	strb	r3, [r7, #11]
 800422e:	4613      	mov	r3, r2
 8004230:	813b      	strh	r3, [r7, #8]
	reg |= 0x80;
 8004232:	7afb      	ldrb	r3, [r7, #11]
 8004234:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004238:	b2db      	uxtb	r3, r3
 800423a:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(ACC_nCS_GPIO_Port, ACC_nCS_Pin, GPIO_PIN_RESET);
 800423c:	2200      	movs	r2, #0
 800423e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004242:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004246:	f00a fadd 	bl	800e804 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(handle, &reg, 1, 1000);
 800424a:	f107 010b 	add.w	r1, r7, #11
 800424e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004252:	2201      	movs	r2, #1
 8004254:	68f8      	ldr	r0, [r7, #12]
 8004256:	f00d fd5e 	bl	8011d16 <HAL_SPI_Transmit>
	HAL_SPI_Receive(handle, bufp, len, 1000);
 800425a:	893a      	ldrh	r2, [r7, #8]
 800425c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004260:	6879      	ldr	r1, [r7, #4]
 8004262:	68f8      	ldr	r0, [r7, #12]
 8004264:	f00d fecd 	bl	8012002 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ACC_nCS_GPIO_Port, ACC_nCS_Pin, GPIO_PIN_SET);
 8004268:	2201      	movs	r2, #1
 800426a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800426e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004272:	f00a fac7 	bl	800e804 <HAL_GPIO_WritePin>
	return 0;
 8004276:	2300      	movs	r3, #0
}
 8004278:	4618      	mov	r0, r3
 800427a:	3710      	adds	r7, #16
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8004280:	b480      	push	{r7}
 8004282:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004284:	f3bf 8f4f 	dsb	sy
}
 8004288:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800428a:	4b06      	ldr	r3, [pc, #24]	@ (80042a4 <__NVIC_SystemReset+0x24>)
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004292:	4904      	ldr	r1, [pc, #16]	@ (80042a4 <__NVIC_SystemReset+0x24>)
 8004294:	4b04      	ldr	r3, [pc, #16]	@ (80042a8 <__NVIC_SystemReset+0x28>)
 8004296:	4313      	orrs	r3, r2
 8004298:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800429a:	f3bf 8f4f 	dsb	sy
}
 800429e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80042a0:	bf00      	nop
 80042a2:	e7fd      	b.n	80042a0 <__NVIC_SystemReset+0x20>
 80042a4:	e000ed00 	.word	0xe000ed00
 80042a8:	05fa0004 	.word	0x05fa0004

080042ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80042ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042ae:	b0d3      	sub	sp, #332	@ 0x14c
 80042b0:	af0c      	add	r7, sp, #48	@ 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80042b2:	f007 f848 	bl	800b346 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80042b6:	f000 fbc5 	bl	8004a44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80042ba:	f001 f899 	bl	80053f0 <MX_GPIO_Init>
  MX_DMA_Init();
 80042be:	f001 f869 	bl	8005394 <MX_DMA_Init>
  MX_QUADSPI_Init();
 80042c2:	f000 fceb 	bl	8004c9c <MX_QUADSPI_Init>
  MX_SPI2_Init();
 80042c6:	f000 fda1 	bl	8004e0c <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80042ca:	f001 f833 	bl	8005334 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80042ce:	f000 fc0b 	bl	8004ae8 <MX_ADC1_Init>
  MX_I2C3_Init();
 80042d2:	f000 fca3 	bl	8004c1c <MX_I2C3_Init>
  MX_TIM2_Init();
 80042d6:	f000 febd 	bl	8005054 <MX_TIM2_Init>
  MX_UART4_Init();
 80042da:	f000 fffb 	bl	80052d4 <MX_UART4_Init>
  MX_TIM1_Init();
 80042de:	f000 fe11 	bl	8004f04 <MX_TIM1_Init>
  MX_CRC_Init();
 80042e2:	f000 fc79 	bl	8004bd8 <MX_CRC_Init>
  MX_TIM4_Init();
 80042e6:	f000 ff81 	bl	80051ec <MX_TIM4_Init>
  MX_RTC_Init();
 80042ea:	f000 fcfd 	bl	8004ce8 <MX_RTC_Init>
  MX_SPI3_Init();
 80042ee:	f000 fdcb 	bl	8004e88 <MX_SPI3_Init>
  MX_TIM3_Init();
 80042f2:	f000 ff03 	bl	80050fc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	System_Init();
 80042f6:	f7fe ffbf 	bl	8003278 <System_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		switch(state)
 80042fa:	4b85      	ldr	r3, [pc, #532]	@ (8004510 <main+0x264>)
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	2b03      	cmp	r3, #3
 8004300:	f200 837b 	bhi.w	80049fa <main+0x74e>
 8004304:	a201      	add	r2, pc, #4	@ (adr r2, 800430c <main+0x60>)
 8004306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430a:	bf00      	nop
 800430c:	0800431d 	.word	0x0800431d
 8004310:	080044f9 	.word	0x080044f9
 8004314:	08004539 	.word	0x08004539
 8004318:	080048dd 	.word	0x080048dd
		{
		case IDLE:
			if(flags.Message_Rx)
 800431c:	4b7d      	ldr	r3, [pc, #500]	@ (8004514 <main+0x268>)
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8004324:	b2db      	uxtb	r3, r3
 8004326:	2b00      	cmp	r3, #0
 8004328:	f000 80c5 	beq.w	80044b6 <main+0x20a>
			{
				LED_Start(RED_LED, MEDIUM, HIGH);
 800432c:	2205      	movs	r2, #5
 800432e:	2101      	movs	r1, #1
 8004330:	2004      	movs	r0, #4
 8004332:	f7ff fa51 	bl	80037d8 <LED_Start>
				SIM_Parse_Command();
 8004336:	f7fd fca5 	bl	8001c84 <SIM_Parse_Command>
				flags.Message_Rx = 0;
 800433a:	4a76      	ldr	r2, [pc, #472]	@ (8004514 <main+0x268>)
 800433c:	7813      	ldrb	r3, [r2, #0]
 800433e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004342:	7013      	strb	r3, [r2, #0]
				if(flags.CMD.Start_Meas)
 8004344:	4b73      	ldr	r3, [pc, #460]	@ (8004514 <main+0x268>)
 8004346:	789b      	ldrb	r3, [r3, #2]
 8004348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800434c:	b2db      	uxtb	r3, r3
 800434e:	2b00      	cmp	r3, #0
 8004350:	d008      	beq.n	8004364 <main+0xb8>
				{
					state = MEASURE_INIT_STATE;
 8004352:	4b6f      	ldr	r3, [pc, #444]	@ (8004510 <main+0x264>)
 8004354:	2201      	movs	r2, #1
 8004356:	701a      	strb	r2, [r3, #0]
					flags.CMD.Start_Meas = 0;
 8004358:	4a6e      	ldr	r2, [pc, #440]	@ (8004514 <main+0x268>)
 800435a:	7893      	ldrb	r3, [r2, #2]
 800435c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004360:	7093      	strb	r3, [r2, #2]
 8004362:	e0a4      	b.n	80044ae <main+0x202>
				}
				else if(flags.CMD.Set_Config)
 8004364:	4b6b      	ldr	r3, [pc, #428]	@ (8004514 <main+0x268>)
 8004366:	789b      	ldrb	r3, [r3, #2]
 8004368:	f003 0310 	and.w	r3, r3, #16
 800436c:	b2db      	uxtb	r3, r3
 800436e:	2b00      	cmp	r3, #0
 8004370:	d007      	beq.n	8004382 <main+0xd6>
				{
					Apply_Config();
 8004372:	f002 fcc7 	bl	8006d04 <Apply_Config>
					flags.CMD.Set_Config = 0;
 8004376:	4a67      	ldr	r2, [pc, #412]	@ (8004514 <main+0x268>)
 8004378:	7893      	ldrb	r3, [r2, #2]
 800437a:	f023 0310 	bic.w	r3, r3, #16
 800437e:	7093      	strb	r3, [r2, #2]
 8004380:	e095      	b.n	80044ae <main+0x202>
				}
				else if(flags.CMD.Get_Config)
 8004382:	4b64      	ldr	r3, [pc, #400]	@ (8004514 <main+0x268>)
 8004384:	789b      	ldrb	r3, [r3, #2]
 8004386:	f003 0320 	and.w	r3, r3, #32
 800438a:	b2db      	uxtb	r3, r3
 800438c:	2b00      	cmp	r3, #0
 800438e:	d007      	beq.n	80043a0 <main+0xf4>
				{
					Get_Config();
 8004390:	f002 fe50 	bl	8007034 <Get_Config>
					flags.CMD.Get_Config = 0;
 8004394:	4a5f      	ldr	r2, [pc, #380]	@ (8004514 <main+0x268>)
 8004396:	7893      	ldrb	r3, [r2, #2]
 8004398:	f023 0320 	bic.w	r3, r3, #32
 800439c:	7093      	strb	r3, [r2, #2]
 800439e:	e086      	b.n	80044ae <main+0x202>
				}
				else if(flags.CMD.Start_OTA)
 80043a0:	4b5c      	ldr	r3, [pc, #368]	@ (8004514 <main+0x268>)
 80043a2:	789b      	ldrb	r3, [r3, #2]
 80043a4:	f003 0304 	and.w	r3, r3, #4
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d015      	beq.n	80043da <main+0x12e>
				{
					LED_Stop(GRN_LED);
 80043ae:	2008      	movs	r0, #8
 80043b0:	f7ff fade 	bl	8003970 <LED_Stop>
					LED_Start(ORG_LED, FAST, FULL);
 80043b4:	2204      	movs	r2, #4
 80043b6:	2100      	movs	r1, #0
 80043b8:	2000      	movs	r0, #0
 80043ba:	f7ff fa0d 	bl	80037d8 <LED_Start>
					LED_Start(RED_LED, FAST, HIGH);
 80043be:	2205      	movs	r2, #5
 80043c0:	2100      	movs	r1, #0
 80043c2:	2004      	movs	r0, #4
 80043c4:	f7ff fa08 	bl	80037d8 <LED_Start>
					state = OTA_STATE;
 80043c8:	4b51      	ldr	r3, [pc, #324]	@ (8004510 <main+0x264>)
 80043ca:	2203      	movs	r2, #3
 80043cc:	701a      	strb	r2, [r3, #0]
					flags.CMD.Start_OTA = 0;
 80043ce:	4a51      	ldr	r2, [pc, #324]	@ (8004514 <main+0x268>)
 80043d0:	7893      	ldrb	r3, [r2, #2]
 80043d2:	f023 0304 	bic.w	r3, r3, #4
 80043d6:	7093      	strb	r3, [r2, #2]
 80043d8:	e069      	b.n	80044ae <main+0x202>
				}
				else if(flags.CMD.Ping)
 80043da:	4b4e      	ldr	r3, [pc, #312]	@ (8004514 <main+0x268>)
 80043dc:	789b      	ldrb	r3, [r3, #2]
 80043de:	f003 0308 	and.w	r3, r3, #8
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d007      	beq.n	80043f8 <main+0x14c>
				{
					SIM_Send_Infos();
 80043e8:	f7fd fe72 	bl	80020d0 <SIM_Send_Infos>
					flags.CMD.Ping = 0;
 80043ec:	4a49      	ldr	r2, [pc, #292]	@ (8004514 <main+0x268>)
 80043ee:	7893      	ldrb	r3, [r2, #2]
 80043f0:	f023 0308 	bic.w	r3, r3, #8
 80043f4:	7093      	strb	r3, [r2, #2]
 80043f6:	e05a      	b.n	80044ae <main+0x202>
				}
				else if(flags.TCP_Parameter_Changed)
 80043f8:	4b46      	ldr	r3, [pc, #280]	@ (8004514 <main+0x268>)
 80043fa:	785b      	ldrb	r3, [r3, #1]
 80043fc:	f003 0320 	and.w	r3, r3, #32
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b00      	cmp	r3, #0
 8004404:	d053      	beq.n	80044ae <main+0x202>
				{
				  char response[256];
				  LED_Start(ORG_LED, MEDIUM, HALF);
 8004406:	2206      	movs	r2, #6
 8004408:	2101      	movs	r1, #1
 800440a:	2000      	movs	r0, #0
 800440c:	f7ff f9e4 	bl	80037d8 <LED_Start>
				  SIM_Send_Command("AT+CIPCLOSE\n");
 8004410:	4841      	ldr	r0, [pc, #260]	@ (8004518 <main+0x26c>)
 8004412:	f7fd fb8f 	bl	8001b34 <SIM_Send_Command>
				  SIM_Receive_Response(response, 2000);
 8004416:	f107 0318 	add.w	r3, r7, #24
 800441a:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800441e:	4618      	mov	r0, r3
 8004420:	f7fd fbb4 	bl	8001b8c <SIM_Receive_Response>
				  if(strstr(response, "CLOSE OK") == NULL && strstr(response, "ERROR") == NULL)
 8004424:	f107 0318 	add.w	r3, r7, #24
 8004428:	493c      	ldr	r1, [pc, #240]	@ (800451c <main+0x270>)
 800442a:	4618      	mov	r0, r3
 800442c:	f012 f8f6 	bl	801661c <strstr>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d131      	bne.n	800449a <main+0x1ee>
 8004436:	f107 0318 	add.w	r3, r7, #24
 800443a:	4939      	ldr	r1, [pc, #228]	@ (8004520 <main+0x274>)
 800443c:	4618      	mov	r0, r3
 800443e:	f012 f8ed 	bl	801661c <strstr>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d128      	bne.n	800449a <main+0x1ee>
				  {
					  memset(response, 0, sizeof(response));
 8004448:	f107 0318 	add.w	r3, r7, #24
 800444c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004450:	2100      	movs	r1, #0
 8004452:	4618      	mov	r0, r3
 8004454:	f012 f8a8 	bl	80165a8 <memset>
					  SIM_Send_Command("AT+CIPSHUT\n");
 8004458:	4832      	ldr	r0, [pc, #200]	@ (8004524 <main+0x278>)
 800445a:	f7fd fb6b 	bl	8001b34 <SIM_Send_Command>
					  SIM_Receive_Response(response, 70000);
 800445e:	f107 0318 	add.w	r3, r7, #24
 8004462:	4931      	ldr	r1, [pc, #196]	@ (8004528 <main+0x27c>)
 8004464:	4618      	mov	r0, r3
 8004466:	f7fd fb91 	bl	8001b8c <SIM_Receive_Response>
					  if(strstr(response, "SHUT OK") == NULL && strstr(response, "ERROR") == NULL)
 800446a:	f107 0318 	add.w	r3, r7, #24
 800446e:	492f      	ldr	r1, [pc, #188]	@ (800452c <main+0x280>)
 8004470:	4618      	mov	r0, r3
 8004472:	f012 f8d3 	bl	801661c <strstr>
 8004476:	4603      	mov	r3, r0
 8004478:	2b00      	cmp	r3, #0
 800447a:	d10a      	bne.n	8004492 <main+0x1e6>
 800447c:	f107 0318 	add.w	r3, r7, #24
 8004480:	4927      	ldr	r1, [pc, #156]	@ (8004520 <main+0x274>)
 8004482:	4618      	mov	r0, r3
 8004484:	f012 f8ca 	bl	801661c <strstr>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <main+0x1e6>
					  {
						HAL_NVIC_SystemReset();
 800448e:	f008 fca8 	bl	800cde2 <HAL_NVIC_SystemReset>
					  }
					  HAL_Delay(1000);
 8004492:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004496:	f006 ffcb 	bl	800b430 <HAL_Delay>
				  }
				  SIM_Check_Connection();
 800449a:	f7fd ff37 	bl	800230c <SIM_Check_Connection>
				  LED_Stop(ORG_LED);
 800449e:	2000      	movs	r0, #0
 80044a0:	f7ff fa66 	bl	8003970 <LED_Stop>
				  flags.TCP_Parameter_Changed = 0;
 80044a4:	4a1b      	ldr	r2, [pc, #108]	@ (8004514 <main+0x268>)
 80044a6:	7853      	ldrb	r3, [r2, #1]
 80044a8:	f023 0320 	bic.w	r3, r3, #32
 80044ac:	7053      	strb	r3, [r2, #1]
				}
				LED_Stop(RED_LED);
 80044ae:	2004      	movs	r0, #4
 80044b0:	f7ff fa5e 	bl	8003970 <LED_Stop>
				LED_Start(ORG_LED, MEDIUM, HALF);
				SIM_Check_Connection();
				sys.SIM_Connection_Status = HAL_GetTick();
				LED_Stop(ORG_LED);
			}
			break;
 80044b4:	e2a3      	b.n	80049fe <main+0x752>
			else if(HAL_GetTick() - sys.SIM_Connection_Status > config.connection_timeout_ms)                  // Controllo connessione al server TCP ogni config.connection_timeout_ms millisecondi
 80044b6:	f006 ffaf 	bl	800b418 <HAL_GetTick>
 80044ba:	4602      	mov	r2, r0
 80044bc:	4b1c      	ldr	r3, [pc, #112]	@ (8004530 <main+0x284>)
 80044be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044c2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80044c6:	1ad2      	subs	r2, r2, r3
 80044c8:	4b1a      	ldr	r3, [pc, #104]	@ (8004534 <main+0x288>)
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	f240 8296 	bls.w	80049fe <main+0x752>
				LED_Start(ORG_LED, MEDIUM, HALF);
 80044d2:	2206      	movs	r2, #6
 80044d4:	2101      	movs	r1, #1
 80044d6:	2000      	movs	r0, #0
 80044d8:	f7ff f97e 	bl	80037d8 <LED_Start>
				SIM_Check_Connection();
 80044dc:	f7fd ff16 	bl	800230c <SIM_Check_Connection>
				sys.SIM_Connection_Status = HAL_GetTick();
 80044e0:	f006 ff9a 	bl	800b418 <HAL_GetTick>
 80044e4:	4603      	mov	r3, r0
 80044e6:	4a12      	ldr	r2, [pc, #72]	@ (8004530 <main+0x284>)
 80044e8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80044ec:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
				LED_Stop(ORG_LED);
 80044f0:	2000      	movs	r0, #0
 80044f2:	f7ff fa3d 	bl	8003970 <LED_Stop>
			break;
 80044f6:	e282      	b.n	80049fe <main+0x752>

		case MEASURE_INIT_STATE:
			Start_Measure();
 80044f8:	f001 fd52 	bl	8005fa0 <Start_Measure>
			LED_Start(GRN_LED, FAST, FULL);
 80044fc:	2204      	movs	r2, #4
 80044fe:	2100      	movs	r1, #0
 8004500:	2008      	movs	r0, #8
 8004502:	f7ff f969 	bl	80037d8 <LED_Start>
			state = MEASURING_STATE;
 8004506:	4b02      	ldr	r3, [pc, #8]	@ (8004510 <main+0x264>)
 8004508:	2202      	movs	r2, #2
 800450a:	701a      	strb	r2, [r3, #0]
			break;
 800450c:	e27a      	b.n	8004a04 <main+0x758>
 800450e:	bf00      	nop
 8004510:	200005d4 	.word	0x200005d4
 8004514:	20001780 	.word	0x20001780
 8004518:	08017a54 	.word	0x08017a54
 800451c:	08017a64 	.word	0x08017a64
 8004520:	08017a70 	.word	0x08017a70
 8004524:	08017a78 	.word	0x08017a78
 8004528:	00011170 	.word	0x00011170
 800452c:	08017a84 	.word	0x08017a84
 8004530:	200005d8 	.word	0x200005d8
 8004534:	20001784 	.word	0x20001784

		case MEASURING_STATE:
			if(flags.ADC_Complete && flags.ACC_Complete)
 8004538:	4bab      	ldr	r3, [pc, #684]	@ (80047e8 <main+0x53c>)
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	f003 0301 	and.w	r3, r3, #1
 8004540:	b2db      	uxtb	r3, r3
 8004542:	2b00      	cmp	r3, #0
 8004544:	f000 825d 	beq.w	8004a02 <main+0x756>
 8004548:	4ba7      	ldr	r3, [pc, #668]	@ (80047e8 <main+0x53c>)
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b00      	cmp	r3, #0
 8004554:	f000 8255 	beq.w	8004a02 <main+0x756>
			{
				Save_Data();
 8004558:	f001 fa92 	bl	8005a80 <Save_Data>
				if(flags.BC_Interrupt)
 800455c:	4ba2      	ldr	r3, [pc, #648]	@ (80047e8 <main+0x53c>)
 800455e:	781b      	ldrb	r3, [r3, #0]
 8004560:	f003 0320 	and.w	r3, r3, #32
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d010      	beq.n	800458c <main+0x2e0>
				{
					BC_Read_Flags(&sys.BC_Flags);
 800456a:	48a0      	ldr	r0, [pc, #640]	@ (80047ec <main+0x540>)
 800456c:	f7fe f934 	bl	80027d8 <BC_Read_Flags>
					BC_Manage_Interrupts(sys.BC_Flags);
 8004570:	4b9f      	ldr	r3, [pc, #636]	@ (80047f0 <main+0x544>)
 8004572:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8004576:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800457a:	4610      	mov	r0, r2
 800457c:	4619      	mov	r1, r3
 800457e:	f7fe f9d9 	bl	8002934 <BC_Manage_Interrupts>
					flags.BC_Interrupt = 0;
 8004582:	4a99      	ldr	r2, [pc, #612]	@ (80047e8 <main+0x53c>)
 8004584:	7813      	ldrb	r3, [r2, #0]
 8004586:	f023 0320 	bic.w	r3, r3, #32
 800458a:	7013      	strb	r3, [r2, #0]
				}
				if(flags.Message_Rx)
 800458c:	4b96      	ldr	r3, [pc, #600]	@ (80047e8 <main+0x53c>)
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00b      	beq.n	80045b2 <main+0x306>
				{
					SIM_Parse_Command();
 800459a:	f7fd fb73 	bl	8001c84 <SIM_Parse_Command>
					flags.SIM_isConnected = 1;
 800459e:	4a92      	ldr	r2, [pc, #584]	@ (80047e8 <main+0x53c>)
 80045a0:	7853      	ldrb	r3, [r2, #1]
 80045a2:	f043 0310 	orr.w	r3, r3, #16
 80045a6:	7053      	strb	r3, [r2, #1]
					flags.Message_Rx = 0;
 80045a8:	4a8f      	ldr	r2, [pc, #572]	@ (80047e8 <main+0x53c>)
 80045aa:	7813      	ldrb	r3, [r2, #0]
 80045ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045b0:	7013      	strb	r3, [r2, #0]
				}
				if(flags.CMD.Idle)
 80045b2:	4b8d      	ldr	r3, [pc, #564]	@ (80047e8 <main+0x53c>)
 80045b4:	789b      	ldrb	r3, [r3, #2]
 80045b6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d022      	beq.n	8004606 <main+0x35a>
				{
					if(!flags.Log_TransferInProgress && !flags.Meas_TransferInProgress)
 80045c0:	4b89      	ldr	r3, [pc, #548]	@ (80047e8 <main+0x53c>)
 80045c2:	785b      	ldrb	r3, [r3, #1]
 80045c4:	f003 0308 	and.w	r3, r3, #8
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d11b      	bne.n	8004606 <main+0x35a>
 80045ce:	4b86      	ldr	r3, [pc, #536]	@ (80047e8 <main+0x53c>)
 80045d0:	785b      	ldrb	r3, [r3, #1]
 80045d2:	f003 0304 	and.w	r3, r3, #4
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d114      	bne.n	8004606 <main+0x35a>
					{
						Stop_Measure();
 80045dc:	f001 fdae 	bl	800613c <Stop_Measure>
						LED_Stop(ORG_LED);
 80045e0:	2000      	movs	r0, #0
 80045e2:	f7ff f9c5 	bl	8003970 <LED_Stop>
						LED_Stop(RED_LED);
 80045e6:	2004      	movs	r0, #4
 80045e8:	f7ff f9c2 	bl	8003970 <LED_Stop>
						LED_Start(GRN_LED, MEDIUM, HALF);
 80045ec:	2206      	movs	r2, #6
 80045ee:	2101      	movs	r1, #1
 80045f0:	2008      	movs	r0, #8
 80045f2:	f7ff f8f1 	bl	80037d8 <LED_Start>
						state = IDLE;
 80045f6:	4b7f      	ldr	r3, [pc, #508]	@ (80047f4 <main+0x548>)
 80045f8:	2200      	movs	r2, #0
 80045fa:	701a      	strb	r2, [r3, #0]
						flags.CMD.Idle = 0;
 80045fc:	4a7a      	ldr	r2, [pc, #488]	@ (80047e8 <main+0x53c>)
 80045fe:	7893      	ldrb	r3, [r2, #2]
 8004600:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004604:	7093      	strb	r3, [r2, #2]
					}
				}
				if(flags.CMD.Data_Request)
 8004606:	4b78      	ldr	r3, [pc, #480]	@ (80047e8 <main+0x53c>)
 8004608:	789b      	ldrb	r3, [r3, #2]
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	b2db      	uxtb	r3, r3
 8004610:	2b00      	cmp	r3, #0
 8004612:	f000 8098 	beq.w	8004746 <main+0x49a>
				{
					if(HAL_GetTick() - sys.Log_Status > config.log_period_ms && !flags.Log_TransferInProgress && !flags.Meas_TransferInProgress)
 8004616:	f006 feff 	bl	800b418 <HAL_GetTick>
 800461a:	4602      	mov	r2, r0
 800461c:	4b74      	ldr	r3, [pc, #464]	@ (80047f0 <main+0x544>)
 800461e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004622:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004626:	1ad2      	subs	r2, r2, r3
 8004628:	4b73      	ldr	r3, [pc, #460]	@ (80047f8 <main+0x54c>)
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	429a      	cmp	r2, r3
 800462e:	d96e      	bls.n	800470e <main+0x462>
 8004630:	4b6d      	ldr	r3, [pc, #436]	@ (80047e8 <main+0x53c>)
 8004632:	785b      	ldrb	r3, [r3, #1]
 8004634:	f003 0308 	and.w	r3, r3, #8
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d167      	bne.n	800470e <main+0x462>
 800463e:	4b6a      	ldr	r3, [pc, #424]	@ (80047e8 <main+0x53c>)
 8004640:	785b      	ldrb	r3, [r3, #1]
 8004642:	f003 0304 	and.w	r3, r3, #4
 8004646:	b2db      	uxtb	r3, r3
 8004648:	2b00      	cmp	r3, #0
 800464a:	d160      	bne.n	800470e <main+0x462>
					{
						LED_Start(ORG_LED, FAST, HIGH);
 800464c:	2205      	movs	r2, #5
 800464e:	2100      	movs	r1, #0
 8004650:	2000      	movs	r0, #0
 8004652:	f7ff f8c1 	bl	80037d8 <LED_Start>
						sprintf(Data_Logging, "L:%u,%u,%lu,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u", config.device_id, Last_Pressure, Last_Volume, Last_Acceleration.x, Last_Acceleration.y, Last_Acceleration.z, Vbatt, Supply.i1, Supply.i2, Supply.i3, Supply.v1, Supply.v2, Supply.v3, Temperature);
 8004656:	4b68      	ldr	r3, [pc, #416]	@ (80047f8 <main+0x54c>)
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	469c      	mov	ip, r3
 800465c:	4b67      	ldr	r3, [pc, #412]	@ (80047fc <main+0x550>)
 800465e:	881b      	ldrh	r3, [r3, #0]
 8004660:	469e      	mov	lr, r3
 8004662:	4b67      	ldr	r3, [pc, #412]	@ (8004800 <main+0x554>)
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	4b67      	ldr	r3, [pc, #412]	@ (8004804 <main+0x558>)
 8004668:	885b      	ldrh	r3, [r3, #2]
 800466a:	4619      	mov	r1, r3
 800466c:	4b65      	ldr	r3, [pc, #404]	@ (8004804 <main+0x558>)
 800466e:	889b      	ldrh	r3, [r3, #4]
 8004670:	4618      	mov	r0, r3
 8004672:	4b64      	ldr	r3, [pc, #400]	@ (8004804 <main+0x558>)
 8004674:	88db      	ldrh	r3, [r3, #6]
 8004676:	461c      	mov	r4, r3
 8004678:	4b63      	ldr	r3, [pc, #396]	@ (8004808 <main+0x55c>)
 800467a:	881b      	ldrh	r3, [r3, #0]
 800467c:	461d      	mov	r5, r3
 800467e:	4b63      	ldr	r3, [pc, #396]	@ (800480c <main+0x560>)
 8004680:	88db      	ldrh	r3, [r3, #6]
 8004682:	461e      	mov	r6, r3
 8004684:	4b61      	ldr	r3, [pc, #388]	@ (800480c <main+0x560>)
 8004686:	891b      	ldrh	r3, [r3, #8]
 8004688:	617b      	str	r3, [r7, #20]
 800468a:	4b60      	ldr	r3, [pc, #384]	@ (800480c <main+0x560>)
 800468c:	895b      	ldrh	r3, [r3, #10]
 800468e:	613b      	str	r3, [r7, #16]
 8004690:	4b5e      	ldr	r3, [pc, #376]	@ (800480c <main+0x560>)
 8004692:	881b      	ldrh	r3, [r3, #0]
 8004694:	60fb      	str	r3, [r7, #12]
 8004696:	4b5d      	ldr	r3, [pc, #372]	@ (800480c <main+0x560>)
 8004698:	885b      	ldrh	r3, [r3, #2]
 800469a:	60bb      	str	r3, [r7, #8]
 800469c:	4b5b      	ldr	r3, [pc, #364]	@ (800480c <main+0x560>)
 800469e:	889b      	ldrh	r3, [r3, #4]
 80046a0:	607b      	str	r3, [r7, #4]
 80046a2:	4b5b      	ldr	r3, [pc, #364]	@ (8004810 <main+0x564>)
 80046a4:	881b      	ldrh	r3, [r3, #0]
 80046a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	9308      	str	r3, [sp, #32]
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	9307      	str	r3, [sp, #28]
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	9306      	str	r3, [sp, #24]
 80046bc:	9605      	str	r6, [sp, #20]
 80046be:	9504      	str	r5, [sp, #16]
 80046c0:	9403      	str	r4, [sp, #12]
 80046c2:	9002      	str	r0, [sp, #8]
 80046c4:	9101      	str	r1, [sp, #4]
 80046c6:	9200      	str	r2, [sp, #0]
 80046c8:	4673      	mov	r3, lr
 80046ca:	4662      	mov	r2, ip
 80046cc:	4951      	ldr	r1, [pc, #324]	@ (8004814 <main+0x568>)
 80046ce:	4852      	ldr	r0, [pc, #328]	@ (8004818 <main+0x56c>)
 80046d0:	f011 ff0a 	bl	80164e8 <siprintf>
						SIM_Send_TCP_Chunk_DMA(strlen(Data_Logging));
 80046d4:	4850      	ldr	r0, [pc, #320]	@ (8004818 <main+0x56c>)
 80046d6:	f7fb fd85 	bl	80001e4 <strlen>
 80046da:	4603      	mov	r3, r0
 80046dc:	b29b      	uxth	r3, r3
 80046de:	4618      	mov	r0, r3
 80046e0:	f7fd fcde 	bl	80020a0 <SIM_Send_TCP_Chunk_DMA>
						sys.SIM_Prompt_Status = HAL_GetTick();
 80046e4:	f006 fe98 	bl	800b418 <HAL_GetTick>
 80046e8:	4603      	mov	r3, r0
 80046ea:	4a41      	ldr	r2, [pc, #260]	@ (80047f0 <main+0x544>)
 80046ec:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80046f0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
						sys.Log_Status = HAL_GetTick();
 80046f4:	f006 fe90 	bl	800b418 <HAL_GetTick>
 80046f8:	4603      	mov	r3, r0
 80046fa:	4a3d      	ldr	r2, [pc, #244]	@ (80047f0 <main+0x544>)
 80046fc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004700:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
						flags.Log_TransferInProgress = 1;
 8004704:	4a38      	ldr	r2, [pc, #224]	@ (80047e8 <main+0x53c>)
 8004706:	7853      	ldrb	r3, [r2, #1]
 8004708:	f043 0308 	orr.w	r3, r3, #8
 800470c:	7053      	strb	r3, [r2, #1]
					}
					if(flags.Log_ReadytoSend)
 800470e:	4b36      	ldr	r3, [pc, #216]	@ (80047e8 <main+0x53c>)
 8004710:	785b      	ldrb	r3, [r3, #1]
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	b2db      	uxtb	r3, r3
 8004718:	2b00      	cmp	r3, #0
 800471a:	d014      	beq.n	8004746 <main+0x49a>
					{
						SIM_Send_Command_DMA(Data_Logging);
 800471c:	483e      	ldr	r0, [pc, #248]	@ (8004818 <main+0x56c>)
 800471e:	f7fd fa1f 	bl	8001b60 <SIM_Send_Command_DMA>
						LED_Stop(ORG_LED);
 8004722:	2000      	movs	r0, #0
 8004724:	f7ff f924 	bl	8003970 <LED_Stop>
						flags.SIM_isConnected = 1;
 8004728:	4a2f      	ldr	r2, [pc, #188]	@ (80047e8 <main+0x53c>)
 800472a:	7853      	ldrb	r3, [r2, #1]
 800472c:	f043 0310 	orr.w	r3, r3, #16
 8004730:	7053      	strb	r3, [r2, #1]
						flags.Log_ReadytoSend = 0;
 8004732:	4a2d      	ldr	r2, [pc, #180]	@ (80047e8 <main+0x53c>)
 8004734:	7853      	ldrb	r3, [r2, #1]
 8004736:	f023 0301 	bic.w	r3, r3, #1
 800473a:	7053      	strb	r3, [r2, #1]
						flags.Log_TransferInProgress = 0;
 800473c:	4a2a      	ldr	r2, [pc, #168]	@ (80047e8 <main+0x53c>)
 800473e:	7853      	ldrb	r3, [r2, #1]
 8004740:	f023 0308 	bic.w	r3, r3, #8
 8004744:	7053      	strb	r3, [r2, #1]
					}
				}
				if(flags.CMD.Measure_Request)
 8004746:	4b28      	ldr	r3, [pc, #160]	@ (80047e8 <main+0x53c>)
 8004748:	789b      	ldrb	r3, [r3, #2]
 800474a:	f003 0302 	and.w	r3, r3, #2
 800474e:	b2db      	uxtb	r3, r3
 8004750:	2b00      	cmp	r3, #0
 8004752:	d075      	beq.n	8004840 <main+0x594>
				{
					if(!flags.Meas_TransferInProgress && !flags.Log_TransferInProgress && !flags.Measure_ReadytoSend)
 8004754:	4b24      	ldr	r3, [pc, #144]	@ (80047e8 <main+0x53c>)
 8004756:	785b      	ldrb	r3, [r3, #1]
 8004758:	f003 0304 	and.w	r3, r3, #4
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b00      	cmp	r3, #0
 8004760:	d12c      	bne.n	80047bc <main+0x510>
 8004762:	4b21      	ldr	r3, [pc, #132]	@ (80047e8 <main+0x53c>)
 8004764:	785b      	ldrb	r3, [r3, #1]
 8004766:	f003 0308 	and.w	r3, r3, #8
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b00      	cmp	r3, #0
 800476e:	d125      	bne.n	80047bc <main+0x510>
 8004770:	4b1d      	ldr	r3, [pc, #116]	@ (80047e8 <main+0x53c>)
 8004772:	785b      	ldrb	r3, [r3, #1]
 8004774:	f003 0302 	and.w	r3, r3, #2
 8004778:	b2db      	uxtb	r3, r3
 800477a:	2b00      	cmp	r3, #0
 800477c:	d11e      	bne.n	80047bc <main+0x510>
					{
						Send_Measure_Addr = Send_Measure_Chunk(sys.RAM_Buffer_Base_tosend, sys.Inactive_RAM_Len, Send_Measure_Addr);
 800477e:	4b1c      	ldr	r3, [pc, #112]	@ (80047f0 <main+0x544>)
 8004780:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004784:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8004788:	4a19      	ldr	r2, [pc, #100]	@ (80047f0 <main+0x544>)
 800478a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800478e:	f8d2 10d0 	ldr.w	r1, [r2, #208]	@ 0xd0
 8004792:	4a22      	ldr	r2, [pc, #136]	@ (800481c <main+0x570>)
 8004794:	6812      	ldr	r2, [r2, #0]
 8004796:	4618      	mov	r0, r3
 8004798:	f001 fde2 	bl	8006360 <Send_Measure_Chunk>
 800479c:	4603      	mov	r3, r0
 800479e:	4a1f      	ldr	r2, [pc, #124]	@ (800481c <main+0x570>)
 80047a0:	6013      	str	r3, [r2, #0]
            sys.SIM_Prompt_Status = HAL_GetTick();
 80047a2:	f006 fe39 	bl	800b418 <HAL_GetTick>
 80047a6:	4603      	mov	r3, r0
 80047a8:	4a11      	ldr	r2, [pc, #68]	@ (80047f0 <main+0x544>)
 80047aa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80047ae:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
						flags.Meas_TransferInProgress = 1;
 80047b2:	4a0d      	ldr	r2, [pc, #52]	@ (80047e8 <main+0x53c>)
 80047b4:	7853      	ldrb	r3, [r2, #1]
 80047b6:	f043 0304 	orr.w	r3, r3, #4
 80047ba:	7053      	strb	r3, [r2, #1]
					}
					if(flags.Measure_ReadytoSend)
 80047bc:	4b0a      	ldr	r3, [pc, #40]	@ (80047e8 <main+0x53c>)
 80047be:	785b      	ldrb	r3, [r3, #1]
 80047c0:	f003 0302 	and.w	r3, r3, #2
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d03a      	beq.n	8004840 <main+0x594>
					{
						SIM_Send_Command_DMA((char*)tcp_chunk);
 80047ca:	4815      	ldr	r0, [pc, #84]	@ (8004820 <main+0x574>)
 80047cc:	f7fd f9c8 	bl	8001b60 <SIM_Send_Command_DMA>
						flags.Measure_ReadytoSend = 0;
 80047d0:	4a05      	ldr	r2, [pc, #20]	@ (80047e8 <main+0x53c>)
 80047d2:	7853      	ldrb	r3, [r2, #1]
 80047d4:	f023 0302 	bic.w	r3, r3, #2
 80047d8:	7053      	strb	r3, [r2, #1]
						if (Send_Measure_Addr == (uint32_t)-1)
 80047da:	4b10      	ldr	r3, [pc, #64]	@ (800481c <main+0x570>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e2:	d12d      	bne.n	8004840 <main+0x594>
 80047e4:	e01e      	b.n	8004824 <main+0x578>
 80047e6:	bf00      	nop
 80047e8:	20001780 	.word	0x20001780
 80047ec:	20001610 	.word	0x20001610
 80047f0:	200005d8 	.word	0x200005d8
 80047f4:	200005d4 	.word	0x200005d4
 80047f8:	20001784 	.word	0x20001784
 80047fc:	200041b0 	.word	0x200041b0
 8004800:	200041b4 	.word	0x200041b4
 8004804:	200041b8 	.word	0x200041b8
 8004808:	200041c2 	.word	0x200041c2
 800480c:	200038e0 	.word	0x200038e0
 8004810:	200041c0 	.word	0x200041c0
 8004814:	08017a8c 	.word	0x08017a8c
 8004818:	200041c4 	.word	0x200041c4
 800481c:	20004968 	.word	0x20004968
 8004820:	2000496c 	.word	0x2000496c
						{
							  memset(tcp_chunk, 0, 1460);
 8004824:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 8004828:	2100      	movs	r1, #0
 800482a:	4877      	ldr	r0, [pc, #476]	@ (8004a08 <main+0x75c>)
 800482c:	f011 febc 	bl	80165a8 <memset>
							  LED_Stop(RED_LED);
 8004830:	2004      	movs	r0, #4
 8004832:	f7ff f89d 	bl	8003970 <LED_Stop>
							  flags.CMD.Measure_Request = 0;
 8004836:	4a75      	ldr	r2, [pc, #468]	@ (8004a0c <main+0x760>)
 8004838:	7893      	ldrb	r3, [r2, #2]
 800483a:	f023 0302 	bic.w	r3, r3, #2
 800483e:	7093      	strb	r3, [r2, #2]
						}
					}
				}
				if(sys.SIM_Prompt_Status > 0 && (HAL_GetTick() - sys.SIM_Prompt_Status) > SIM_PROMPT_TIMEOUT_MS)
 8004840:	4b73      	ldr	r3, [pc, #460]	@ (8004a10 <main+0x764>)
 8004842:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004846:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800484a:	2b00      	cmp	r3, #0
 800484c:	d013      	beq.n	8004876 <main+0x5ca>
 800484e:	f006 fde3 	bl	800b418 <HAL_GetTick>
 8004852:	4602      	mov	r2, r0
 8004854:	4b6e      	ldr	r3, [pc, #440]	@ (8004a10 <main+0x764>)
 8004856:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800485a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800485e:	1ad3      	subs	r3, r2, r3
 8004860:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8004864:	4293      	cmp	r3, r2
 8004866:	d906      	bls.n	8004876 <main+0x5ca>
				{
					sys.SIM_Prompt_Status = 0;
 8004868:	4b69      	ldr	r3, [pc, #420]	@ (8004a10 <main+0x764>)
 800486a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800486e:	461a      	mov	r2, r3
 8004870:	2300      	movs	r3, #0
 8004872:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
				}
				if(HAL_GetTick() - sys.SIM_Connection_Status > config.connection_timeout_ms)
 8004876:	f006 fdcf 	bl	800b418 <HAL_GetTick>
 800487a:	4602      	mov	r2, r0
 800487c:	4b64      	ldr	r3, [pc, #400]	@ (8004a10 <main+0x764>)
 800487e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004882:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004886:	1ad2      	subs	r2, r2, r3
 8004888:	4b62      	ldr	r3, [pc, #392]	@ (8004a14 <main+0x768>)
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	429a      	cmp	r2, r3
 800488e:	f240 80b8 	bls.w	8004a02 <main+0x756>
				{
					sys.SIM_Connection_Status = HAL_GetTick();
 8004892:	f006 fdc1 	bl	800b418 <HAL_GetTick>
 8004896:	4603      	mov	r3, r0
 8004898:	4a5d      	ldr	r2, [pc, #372]	@ (8004a10 <main+0x764>)
 800489a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800489e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
					if(flags.SIM_isConnected)
 80048a2:	4b5a      	ldr	r3, [pc, #360]	@ (8004a0c <main+0x760>)
 80048a4:	785b      	ldrb	r3, [r3, #1]
 80048a6:	f003 0310 	and.w	r3, r3, #16
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d005      	beq.n	80048bc <main+0x610>
					{
						flags.SIM_isConnected = 0;
 80048b0:	4a56      	ldr	r2, [pc, #344]	@ (8004a0c <main+0x760>)
 80048b2:	7853      	ldrb	r3, [r2, #1]
 80048b4:	f023 0310 	bic.w	r3, r3, #16
 80048b8:	7053      	strb	r3, [r2, #1]
						flags.Meas_TransferInProgress = 0;
						flags.CMD.Idle = 1;
					}
				}
			}
			break;
 80048ba:	e0a2      	b.n	8004a02 <main+0x756>
						flags.Log_TransferInProgress = 0;
 80048bc:	4a53      	ldr	r2, [pc, #332]	@ (8004a0c <main+0x760>)
 80048be:	7853      	ldrb	r3, [r2, #1]
 80048c0:	f023 0308 	bic.w	r3, r3, #8
 80048c4:	7053      	strb	r3, [r2, #1]
						flags.Meas_TransferInProgress = 0;
 80048c6:	4a51      	ldr	r2, [pc, #324]	@ (8004a0c <main+0x760>)
 80048c8:	7853      	ldrb	r3, [r2, #1]
 80048ca:	f023 0304 	bic.w	r3, r3, #4
 80048ce:	7053      	strb	r3, [r2, #1]
						flags.CMD.Idle = 1;
 80048d0:	4a4e      	ldr	r2, [pc, #312]	@ (8004a0c <main+0x760>)
 80048d2:	7893      	ldrb	r3, [r2, #2]
 80048d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048d8:	7093      	strb	r3, [r2, #2]
			break;
 80048da:	e092      	b.n	8004a02 <main+0x756>

		case OTA_STATE:
			if(OTA_Init() == HAL_OK)
 80048dc:	f000 fe6e 	bl	80055bc <OTA_Init>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d171      	bne.n	80049ca <main+0x71e>
			{
				HAL_UART_DMAStop(SIM_UART);
 80048e6:	484c      	ldr	r0, [pc, #304]	@ (8004a18 <main+0x76c>)
 80048e8:	f010 fc84 	bl	80151f4 <HAL_UART_DMAStop>
				memset(sim_rx_buffer, 0, sizeof(sim_rx_buffer));
 80048ec:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80048f0:	2100      	movs	r1, #0
 80048f2:	484a      	ldr	r0, [pc, #296]	@ (8004a1c <main+0x770>)
 80048f4:	f011 fe58 	bl	80165a8 <memset>

				SIM_Send_TCP("R:OTA_READY");
 80048f8:	4849      	ldr	r0, [pc, #292]	@ (8004a20 <main+0x774>)
 80048fa:	f7fd fba3 	bl	8002044 <SIM_Send_TCP>
				if(OTA_Receive() == HAL_OK)
 80048fe:	f000 fe89 	bl	8005614 <OTA_Receive>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d148      	bne.n	800499a <main+0x6ee>
				{
					SIM_Send_TCP("R:OTA_RECEIVED");
 8004908:	4846      	ldr	r0, [pc, #280]	@ (8004a24 <main+0x778>)
 800490a:	f7fd fb9b 	bl	8002044 <SIM_Send_TCP>
					if(OTA_CRC_Check() == HAL_OK)
 800490e:	f000 ff05 	bl	800571c <OTA_CRC_Check>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d128      	bne.n	800496a <main+0x6be>
					{
						SIM_Send_TCP("R:OTA_CRC_OK");
 8004918:	4843      	ldr	r0, [pc, #268]	@ (8004a28 <main+0x77c>)
 800491a:	f7fd fb93 	bl	8002044 <SIM_Send_TCP>
						if(OTA_Apply() == HAL_OK)
 800491e:	f000 ffb1 	bl	8005884 <OTA_Apply>
 8004922:	4603      	mov	r3, r0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d108      	bne.n	800493a <main+0x68e>
						{
							SIM_Send_TCP("R:OTA_SUCCESS");
 8004928:	4840      	ldr	r0, [pc, #256]	@ (8004a2c <main+0x780>)
 800492a:	f7fd fb8b 	bl	8002044 <SIM_Send_TCP>
							HAL_Delay(500);
 800492e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004932:	f006 fd7d 	bl	800b430 <HAL_Delay>
							NVIC_SystemReset();
 8004936:	f7ff fca3 	bl	8004280 <__NVIC_SystemReset>
						}
						else
						{
							SIM_Send_TCP("R:OTA_APPLY_ERROR");
 800493a:	483d      	ldr	r0, [pc, #244]	@ (8004a30 <main+0x784>)
 800493c:	f7fd fb82 	bl	8002044 <SIM_Send_TCP>
							HAL_UARTEx_ReceiveToIdle_DMA(SIM_UART, (uint8_t *)sim_rx_buffer, SIM_RXBUFFER_SIZE);
 8004940:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004944:	4935      	ldr	r1, [pc, #212]	@ (8004a1c <main+0x770>)
 8004946:	4834      	ldr	r0, [pc, #208]	@ (8004a18 <main+0x76c>)
 8004948:	f011 fcf0 	bl	801632c <HAL_UARTEx_ReceiveToIdle_DMA>
							LED_Stop(ORG_LED);
 800494c:	2000      	movs	r0, #0
 800494e:	f7ff f80f 	bl	8003970 <LED_Stop>
							LED_Stop(RED_LED);
 8004952:	2004      	movs	r0, #4
 8004954:	f7ff f80c 	bl	8003970 <LED_Stop>
							LED_Start(GRN_LED, MEDIUM, HALF);
 8004958:	2206      	movs	r2, #6
 800495a:	2101      	movs	r1, #1
 800495c:	2008      	movs	r0, #8
 800495e:	f7fe ff3b 	bl	80037d8 <LED_Start>
							state = IDLE;
 8004962:	4b34      	ldr	r3, [pc, #208]	@ (8004a34 <main+0x788>)
 8004964:	2200      	movs	r2, #0
 8004966:	701a      	strb	r2, [r3, #0]
				LED_Stop(ORG_LED);
				LED_Stop(RED_LED);
				LED_Start(GRN_LED, MEDIUM, HALF);
				state = IDLE;
			}
			break;
 8004968:	e04c      	b.n	8004a04 <main+0x758>
						SIM_Send_TCP("R:OTA_CRC_ERROR");
 800496a:	4833      	ldr	r0, [pc, #204]	@ (8004a38 <main+0x78c>)
 800496c:	f7fd fb6a 	bl	8002044 <SIM_Send_TCP>
						HAL_UARTEx_ReceiveToIdle_DMA(SIM_UART, (uint8_t *)sim_rx_buffer, SIM_RXBUFFER_SIZE);
 8004970:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004974:	4929      	ldr	r1, [pc, #164]	@ (8004a1c <main+0x770>)
 8004976:	4828      	ldr	r0, [pc, #160]	@ (8004a18 <main+0x76c>)
 8004978:	f011 fcd8 	bl	801632c <HAL_UARTEx_ReceiveToIdle_DMA>
						LED_Stop(ORG_LED);
 800497c:	2000      	movs	r0, #0
 800497e:	f7fe fff7 	bl	8003970 <LED_Stop>
						LED_Stop(RED_LED);
 8004982:	2004      	movs	r0, #4
 8004984:	f7fe fff4 	bl	8003970 <LED_Stop>
						LED_Start(GRN_LED, MEDIUM, HALF);
 8004988:	2206      	movs	r2, #6
 800498a:	2101      	movs	r1, #1
 800498c:	2008      	movs	r0, #8
 800498e:	f7fe ff23 	bl	80037d8 <LED_Start>
						state = IDLE;
 8004992:	4b28      	ldr	r3, [pc, #160]	@ (8004a34 <main+0x788>)
 8004994:	2200      	movs	r2, #0
 8004996:	701a      	strb	r2, [r3, #0]
						break;
 8004998:	e034      	b.n	8004a04 <main+0x758>
					SIM_Send_TCP("R:OTA_RECEIVE_ERROR");
 800499a:	4828      	ldr	r0, [pc, #160]	@ (8004a3c <main+0x790>)
 800499c:	f7fd fb52 	bl	8002044 <SIM_Send_TCP>
					HAL_UARTEx_ReceiveToIdle_DMA(SIM_UART, (uint8_t *)sim_rx_buffer, SIM_RXBUFFER_SIZE);
 80049a0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80049a4:	491d      	ldr	r1, [pc, #116]	@ (8004a1c <main+0x770>)
 80049a6:	481c      	ldr	r0, [pc, #112]	@ (8004a18 <main+0x76c>)
 80049a8:	f011 fcc0 	bl	801632c <HAL_UARTEx_ReceiveToIdle_DMA>
					LED_Stop(ORG_LED);
 80049ac:	2000      	movs	r0, #0
 80049ae:	f7fe ffdf 	bl	8003970 <LED_Stop>
					LED_Stop(RED_LED);
 80049b2:	2004      	movs	r0, #4
 80049b4:	f7fe ffdc 	bl	8003970 <LED_Stop>
					LED_Start(GRN_LED, MEDIUM, HALF);
 80049b8:	2206      	movs	r2, #6
 80049ba:	2101      	movs	r1, #1
 80049bc:	2008      	movs	r0, #8
 80049be:	f7fe ff0b 	bl	80037d8 <LED_Start>
					state = IDLE;
 80049c2:	4b1c      	ldr	r3, [pc, #112]	@ (8004a34 <main+0x788>)
 80049c4:	2200      	movs	r2, #0
 80049c6:	701a      	strb	r2, [r3, #0]
			break;
 80049c8:	e01c      	b.n	8004a04 <main+0x758>
				SIM_Send_TCP("R:OTA_INIT_ERROR");
 80049ca:	481d      	ldr	r0, [pc, #116]	@ (8004a40 <main+0x794>)
 80049cc:	f7fd fb3a 	bl	8002044 <SIM_Send_TCP>
				HAL_UARTEx_ReceiveToIdle_DMA(SIM_UART, (uint8_t *)sim_rx_buffer, SIM_RXBUFFER_SIZE);
 80049d0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80049d4:	4911      	ldr	r1, [pc, #68]	@ (8004a1c <main+0x770>)
 80049d6:	4810      	ldr	r0, [pc, #64]	@ (8004a18 <main+0x76c>)
 80049d8:	f011 fca8 	bl	801632c <HAL_UARTEx_ReceiveToIdle_DMA>
				LED_Stop(ORG_LED);
 80049dc:	2000      	movs	r0, #0
 80049de:	f7fe ffc7 	bl	8003970 <LED_Stop>
				LED_Stop(RED_LED);
 80049e2:	2004      	movs	r0, #4
 80049e4:	f7fe ffc4 	bl	8003970 <LED_Stop>
				LED_Start(GRN_LED, MEDIUM, HALF);
 80049e8:	2206      	movs	r2, #6
 80049ea:	2101      	movs	r1, #1
 80049ec:	2008      	movs	r0, #8
 80049ee:	f7fe fef3 	bl	80037d8 <LED_Start>
				state = IDLE;
 80049f2:	4b10      	ldr	r3, [pc, #64]	@ (8004a34 <main+0x788>)
 80049f4:	2200      	movs	r2, #0
 80049f6:	701a      	strb	r2, [r3, #0]
			break;
 80049f8:	e004      	b.n	8004a04 <main+0x758>

		default:
			break;
 80049fa:	bf00      	nop
 80049fc:	e47d      	b.n	80042fa <main+0x4e>
			break;
 80049fe:	bf00      	nop
 8004a00:	e47b      	b.n	80042fa <main+0x4e>
			break;
 8004a02:	bf00      	nop
		switch(state)
 8004a04:	e479      	b.n	80042fa <main+0x4e>
 8004a06:	bf00      	nop
 8004a08:	2000496c 	.word	0x2000496c
 8004a0c:	20001780 	.word	0x20001780
 8004a10:	200005d8 	.word	0x200005d8
 8004a14:	20001784 	.word	0x20001784
 8004a18:	200004bc 	.word	0x200004bc
 8004a1c:	20004f94 	.word	0x20004f94
 8004a20:	08017abc 	.word	0x08017abc
 8004a24:	08017ac8 	.word	0x08017ac8
 8004a28:	08017ad8 	.word	0x08017ad8
 8004a2c:	08017ae8 	.word	0x08017ae8
 8004a30:	08017af8 	.word	0x08017af8
 8004a34:	200005d4 	.word	0x200005d4
 8004a38:	08017b0c 	.word	0x08017b0c
 8004a3c:	08017b1c 	.word	0x08017b1c
 8004a40:	08017b30 	.word	0x08017b30

08004a44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b096      	sub	sp, #88	@ 0x58
 8004a48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004a4a:	f107 0314 	add.w	r3, r7, #20
 8004a4e:	2244      	movs	r2, #68	@ 0x44
 8004a50:	2100      	movs	r1, #0
 8004a52:	4618      	mov	r0, r3
 8004a54:	f011 fda8 	bl	80165a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004a58:	463b      	mov	r3, r7
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	601a      	str	r2, [r3, #0]
 8004a5e:	605a      	str	r2, [r3, #4]
 8004a60:	609a      	str	r2, [r3, #8]
 8004a62:	60da      	str	r2, [r3, #12]
 8004a64:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004a66:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004a6a:	f00a fcd9 	bl	800f420 <HAL_PWREx_ControlVoltageScaling>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d001      	beq.n	8004a78 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8004a74:	f000 fd9c 	bl	80055b0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8004a78:	2309      	movs	r3, #9
 8004a7a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004a7c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004a80:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004a82:	2301      	movs	r3, #1
 8004a84:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004a86:	2302      	movs	r3, #2
 8004a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8004a92:	2314      	movs	r3, #20
 8004a94:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004a96:	2307      	movs	r3, #7
 8004a98:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004a9a:	2302      	movs	r3, #2
 8004a9c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004a9e:	2302      	movs	r3, #2
 8004aa0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004aa2:	f107 0314 	add.w	r3, r7, #20
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f00b f972 	bl	800fd90 <HAL_RCC_OscConfig>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8004ab2:	f000 fd7d 	bl	80055b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004ab6:	230f      	movs	r3, #15
 8004ab8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004aba:	2303      	movs	r3, #3
 8004abc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004aca:	463b      	mov	r3, r7
 8004acc:	2104      	movs	r1, #4
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f00b fd3a 	bl	8010548 <HAL_RCC_ClockConfig>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d001      	beq.n	8004ade <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8004ada:	f000 fd69 	bl	80055b0 <Error_Handler>
  }
}
 8004ade:	bf00      	nop
 8004ae0:	3758      	adds	r7, #88	@ 0x58
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
	...

08004ae8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b08a      	sub	sp, #40	@ 0x28
 8004aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004aee:	f107 031c 	add.w	r3, r7, #28
 8004af2:	2200      	movs	r2, #0
 8004af4:	601a      	str	r2, [r3, #0]
 8004af6:	605a      	str	r2, [r3, #4]
 8004af8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004afa:	1d3b      	adds	r3, r7, #4
 8004afc:	2200      	movs	r2, #0
 8004afe:	601a      	str	r2, [r3, #0]
 8004b00:	605a      	str	r2, [r3, #4]
 8004b02:	609a      	str	r2, [r3, #8]
 8004b04:	60da      	str	r2, [r3, #12]
 8004b06:	611a      	str	r2, [r3, #16]
 8004b08:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004b0a:	4b30      	ldr	r3, [pc, #192]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b0c:	4a30      	ldr	r2, [pc, #192]	@ (8004bd0 <MX_ADC1_Init+0xe8>)
 8004b0e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8004b10:	4b2e      	ldr	r3, [pc, #184]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b12:	2200      	movs	r2, #0
 8004b14:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004b16:	4b2d      	ldr	r3, [pc, #180]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b18:	2200      	movs	r2, #0
 8004b1a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004b1c:	4b2b      	ldr	r3, [pc, #172]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b1e:	2200      	movs	r2, #0
 8004b20:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004b22:	4b2a      	ldr	r3, [pc, #168]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b24:	2200      	movs	r2, #0
 8004b26:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8004b28:	4b28      	ldr	r3, [pc, #160]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b2a:	2208      	movs	r2, #8
 8004b2c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004b2e:	4b27      	ldr	r3, [pc, #156]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004b34:	4b25      	ldr	r3, [pc, #148]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b36:	2200      	movs	r2, #0
 8004b38:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8004b3a:	4b24      	ldr	r3, [pc, #144]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004b40:	4b22      	ldr	r3, [pc, #136]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T4_TRGO;
 8004b48:	4b20      	ldr	r3, [pc, #128]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b4a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004b4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8004b50:	4b1e      	ldr	r3, [pc, #120]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b52:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004b56:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004b58:	4b1c      	ldr	r3, [pc, #112]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004b60:	4b1a      	ldr	r3, [pc, #104]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b62:	2200      	movs	r2, #0
 8004b64:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8004b66:	4b19      	ldr	r3, [pc, #100]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004b6e:	4817      	ldr	r0, [pc, #92]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b70:	f006 fea6 	bl	800b8c0 <HAL_ADC_Init>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d001      	beq.n	8004b7e <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8004b7a:	f000 fd19 	bl	80055b0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004b82:	f107 031c 	add.w	r3, r7, #28
 8004b86:	4619      	mov	r1, r3
 8004b88:	4810      	ldr	r0, [pc, #64]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004b8a:	f007 ff5f 	bl	800ca4c <HAL_ADCEx_MultiModeConfigChannel>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d001      	beq.n	8004b98 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8004b94:	f000 fd0c 	bl	80055b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8004b98:	4b0e      	ldr	r3, [pc, #56]	@ (8004bd4 <MX_ADC1_Init+0xec>)
 8004b9a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004b9c:	2306      	movs	r3, #6
 8004b9e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004ba4:	237f      	movs	r3, #127	@ 0x7f
 8004ba6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004ba8:	2304      	movs	r3, #4
 8004baa:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004bac:	2300      	movs	r3, #0
 8004bae:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004bb0:	1d3b      	adds	r3, r7, #4
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	4805      	ldr	r0, [pc, #20]	@ (8004bcc <MX_ADC1_Init+0xe4>)
 8004bb6:	f007 f8fb 	bl	800bdb0 <HAL_ADC_ConfigChannel>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d001      	beq.n	8004bc4 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8004bc0:	f000 fcf6 	bl	80055b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004bc4:	bf00      	nop
 8004bc6:	3728      	adds	r7, #40	@ 0x28
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	200000b0 	.word	0x200000b0
 8004bd0:	50040000 	.word	0x50040000
 8004bd4:	25b00200 	.word	0x25b00200

08004bd8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8004bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8004c14 <MX_CRC_Init+0x3c>)
 8004bde:	4a0e      	ldr	r2, [pc, #56]	@ (8004c18 <MX_CRC_Init+0x40>)
 8004be0:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8004be2:	4b0c      	ldr	r3, [pc, #48]	@ (8004c14 <MX_CRC_Init+0x3c>)
 8004be4:	2200      	movs	r2, #0
 8004be6:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8004be8:	4b0a      	ldr	r3, [pc, #40]	@ (8004c14 <MX_CRC_Init+0x3c>)
 8004bea:	2200      	movs	r2, #0
 8004bec:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8004bee:	4b09      	ldr	r3, [pc, #36]	@ (8004c14 <MX_CRC_Init+0x3c>)
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8004bf4:	4b07      	ldr	r3, [pc, #28]	@ (8004c14 <MX_CRC_Init+0x3c>)
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8004bfa:	4b06      	ldr	r3, [pc, #24]	@ (8004c14 <MX_CRC_Init+0x3c>)
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8004c00:	4804      	ldr	r0, [pc, #16]	@ (8004c14 <MX_CRC_Init+0x3c>)
 8004c02:	f008 f8ff 	bl	800ce04 <HAL_CRC_Init>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d001      	beq.n	8004c10 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8004c0c:	f000 fcd0 	bl	80055b0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8004c10:	bf00      	nop
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	2000015c 	.word	0x2000015c
 8004c18:	40023000 	.word	0x40023000

08004c1c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8004c20:	4b1b      	ldr	r3, [pc, #108]	@ (8004c90 <MX_I2C3_Init+0x74>)
 8004c22:	4a1c      	ldr	r2, [pc, #112]	@ (8004c94 <MX_I2C3_Init+0x78>)
 8004c24:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10D19CE4;
 8004c26:	4b1a      	ldr	r3, [pc, #104]	@ (8004c90 <MX_I2C3_Init+0x74>)
 8004c28:	4a1b      	ldr	r2, [pc, #108]	@ (8004c98 <MX_I2C3_Init+0x7c>)
 8004c2a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8004c2c:	4b18      	ldr	r3, [pc, #96]	@ (8004c90 <MX_I2C3_Init+0x74>)
 8004c2e:	2200      	movs	r2, #0
 8004c30:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004c32:	4b17      	ldr	r3, [pc, #92]	@ (8004c90 <MX_I2C3_Init+0x74>)
 8004c34:	2201      	movs	r2, #1
 8004c36:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004c38:	4b15      	ldr	r3, [pc, #84]	@ (8004c90 <MX_I2C3_Init+0x74>)
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8004c3e:	4b14      	ldr	r3, [pc, #80]	@ (8004c90 <MX_I2C3_Init+0x74>)
 8004c40:	2200      	movs	r2, #0
 8004c42:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004c44:	4b12      	ldr	r3, [pc, #72]	@ (8004c90 <MX_I2C3_Init+0x74>)
 8004c46:	2200      	movs	r2, #0
 8004c48:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004c4a:	4b11      	ldr	r3, [pc, #68]	@ (8004c90 <MX_I2C3_Init+0x74>)
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004c50:	4b0f      	ldr	r3, [pc, #60]	@ (8004c90 <MX_I2C3_Init+0x74>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8004c56:	480e      	ldr	r0, [pc, #56]	@ (8004c90 <MX_I2C3_Init+0x74>)
 8004c58:	f009 fdec 	bl	800e834 <HAL_I2C_Init>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d001      	beq.n	8004c66 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8004c62:	f000 fca5 	bl	80055b0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004c66:	2100      	movs	r1, #0
 8004c68:	4809      	ldr	r0, [pc, #36]	@ (8004c90 <MX_I2C3_Init+0x74>)
 8004c6a:	f00a fb33 	bl	800f2d4 <HAL_I2CEx_ConfigAnalogFilter>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d001      	beq.n	8004c78 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8004c74:	f000 fc9c 	bl	80055b0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8004c78:	2100      	movs	r1, #0
 8004c7a:	4805      	ldr	r0, [pc, #20]	@ (8004c90 <MX_I2C3_Init+0x74>)
 8004c7c:	f00a fb75 	bl	800f36a <HAL_I2CEx_ConfigDigitalFilter>
 8004c80:	4603      	mov	r3, r0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d001      	beq.n	8004c8a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8004c86:	f000 fc93 	bl	80055b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8004c8a:	bf00      	nop
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	20000180 	.word	0x20000180
 8004c94:	40005c00 	.word	0x40005c00
 8004c98:	10d19ce4 	.word	0x10d19ce4

08004c9c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8004ca0:	4b0f      	ldr	r3, [pc, #60]	@ (8004ce0 <MX_QUADSPI_Init+0x44>)
 8004ca2:	4a10      	ldr	r2, [pc, #64]	@ (8004ce4 <MX_QUADSPI_Init+0x48>)
 8004ca4:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8004ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8004ce0 <MX_QUADSPI_Init+0x44>)
 8004ca8:	2201      	movs	r2, #1
 8004caa:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8004cac:	4b0c      	ldr	r3, [pc, #48]	@ (8004ce0 <MX_QUADSPI_Init+0x44>)
 8004cae:	2201      	movs	r2, #1
 8004cb0:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8004cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ce0 <MX_QUADSPI_Init+0x44>)
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8004cb8:	4b09      	ldr	r3, [pc, #36]	@ (8004ce0 <MX_QUADSPI_Init+0x44>)
 8004cba:	2218      	movs	r2, #24
 8004cbc:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8004cbe:	4b08      	ldr	r3, [pc, #32]	@ (8004ce0 <MX_QUADSPI_Init+0x44>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8004cc4:	4b06      	ldr	r3, [pc, #24]	@ (8004ce0 <MX_QUADSPI_Init+0x44>)
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8004cca:	4805      	ldr	r0, [pc, #20]	@ (8004ce0 <MX_QUADSPI_Init+0x44>)
 8004ccc:	f00a fbfe 	bl	800f4cc <HAL_QSPI_Init>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d001      	beq.n	8004cda <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8004cd6:	f000 fc6b 	bl	80055b0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8004cda:	bf00      	nop
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	200001d4 	.word	0x200001d4
 8004ce4:	a0001000 	.word	0xa0001000

08004ce8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b092      	sub	sp, #72	@ 0x48
 8004cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8004cee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	601a      	str	r2, [r3, #0]
 8004cf6:	605a      	str	r2, [r3, #4]
 8004cf8:	609a      	str	r2, [r3, #8]
 8004cfa:	60da      	str	r2, [r3, #12]
 8004cfc:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8004cfe:	2300      	movs	r3, #0
 8004d00:	633b      	str	r3, [r7, #48]	@ 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 8004d02:	1d3b      	adds	r3, r7, #4
 8004d04:	222c      	movs	r2, #44	@ 0x2c
 8004d06:	2100      	movs	r1, #0
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f011 fc4d 	bl	80165a8 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004d0e:	4b3c      	ldr	r3, [pc, #240]	@ (8004e00 <MX_RTC_Init+0x118>)
 8004d10:	4a3c      	ldr	r2, [pc, #240]	@ (8004e04 <MX_RTC_Init+0x11c>)
 8004d12:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004d14:	4b3a      	ldr	r3, [pc, #232]	@ (8004e00 <MX_RTC_Init+0x118>)
 8004d16:	2200      	movs	r2, #0
 8004d18:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8004d1a:	4b39      	ldr	r3, [pc, #228]	@ (8004e00 <MX_RTC_Init+0x118>)
 8004d1c:	227f      	movs	r2, #127	@ 0x7f
 8004d1e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8004d20:	4b37      	ldr	r3, [pc, #220]	@ (8004e00 <MX_RTC_Init+0x118>)
 8004d22:	22ff      	movs	r2, #255	@ 0xff
 8004d24:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004d26:	4b36      	ldr	r3, [pc, #216]	@ (8004e00 <MX_RTC_Init+0x118>)
 8004d28:	2200      	movs	r2, #0
 8004d2a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8004d2c:	4b34      	ldr	r3, [pc, #208]	@ (8004e00 <MX_RTC_Init+0x118>)
 8004d2e:	2200      	movs	r2, #0
 8004d30:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004d32:	4b33      	ldr	r3, [pc, #204]	@ (8004e00 <MX_RTC_Init+0x118>)
 8004d34:	2200      	movs	r2, #0
 8004d36:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004d38:	4b31      	ldr	r3, [pc, #196]	@ (8004e00 <MX_RTC_Init+0x118>)
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004d3e:	4830      	ldr	r0, [pc, #192]	@ (8004e00 <MX_RTC_Init+0x118>)
 8004d40:	f00c fae2 	bl	8011308 <HAL_RTC_Init>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d001      	beq.n	8004d4e <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8004d4a:	f000 fc31 	bl	80055b0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  sTime.Minutes = 0;
 8004d54:	2300      	movs	r3, #0
 8004d56:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  sTime.Seconds = 0;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004d60:	2300      	movs	r3, #0
 8004d62:	643b      	str	r3, [r7, #64]	@ 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004d64:	2300      	movs	r3, #0
 8004d66:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8004d68:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	4619      	mov	r1, r3
 8004d70:	4823      	ldr	r0, [pc, #140]	@ (8004e00 <MX_RTC_Init+0x118>)
 8004d72:	f00c fb51 	bl	8011418 <HAL_RTC_SetTime>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d001      	beq.n	8004d80 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8004d7c:	f000 fc18 	bl	80055b0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8004d80:	2301      	movs	r3, #1
 8004d82:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 8004d86:	2301      	movs	r3, #1
 8004d88:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  sDate.Date = 1;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  sDate.Year = 0;
 8004d92:	2300      	movs	r3, #0
 8004d94:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8004d98:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	4619      	mov	r1, r3
 8004da0:	4817      	ldr	r0, [pc, #92]	@ (8004e00 <MX_RTC_Init+0x118>)
 8004da2:	f00c fc32 	bl	801160a <HAL_RTC_SetDate>
 8004da6:	4603      	mov	r3, r0
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d001      	beq.n	8004db0 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8004dac:	f000 fc00 	bl	80055b0 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8004db0:	2300      	movs	r3, #0
 8004db2:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0;
 8004db4:	2300      	movs	r3, #0
 8004db6:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0;
 8004db8:	2300      	movs	r3, #0
 8004dba:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8004dc8:	4b0f      	ldr	r3, [pc, #60]	@ (8004e08 <MX_RTC_Init+0x120>)
 8004dca:	61bb      	str	r3, [r7, #24]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmDateWeekDay = 1;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 8004dda:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8004de0:	1d3b      	adds	r3, r7, #4
 8004de2:	2200      	movs	r2, #0
 8004de4:	4619      	mov	r1, r3
 8004de6:	4806      	ldr	r0, [pc, #24]	@ (8004e00 <MX_RTC_Init+0x118>)
 8004de8:	f00c fc96 	bl	8011718 <HAL_RTC_SetAlarm_IT>
 8004dec:	4603      	mov	r3, r0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d001      	beq.n	8004df6 <MX_RTC_Init+0x10e>
  {
    Error_Handler();
 8004df2:	f000 fbdd 	bl	80055b0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004df6:	bf00      	nop
 8004df8:	3748      	adds	r7, #72	@ 0x48
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	20000218 	.word	0x20000218
 8004e04:	40002800 	.word	0x40002800
 8004e08:	80800080 	.word	0x80800080

08004e0c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004e10:	4b1b      	ldr	r3, [pc, #108]	@ (8004e80 <MX_SPI2_Init+0x74>)
 8004e12:	4a1c      	ldr	r2, [pc, #112]	@ (8004e84 <MX_SPI2_Init+0x78>)
 8004e14:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004e16:	4b1a      	ldr	r3, [pc, #104]	@ (8004e80 <MX_SPI2_Init+0x74>)
 8004e18:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004e1c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004e1e:	4b18      	ldr	r3, [pc, #96]	@ (8004e80 <MX_SPI2_Init+0x74>)
 8004e20:	2200      	movs	r2, #0
 8004e22:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004e24:	4b16      	ldr	r3, [pc, #88]	@ (8004e80 <MX_SPI2_Init+0x74>)
 8004e26:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004e2a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e2c:	4b14      	ldr	r3, [pc, #80]	@ (8004e80 <MX_SPI2_Init+0x74>)
 8004e2e:	2200      	movs	r2, #0
 8004e30:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004e32:	4b13      	ldr	r3, [pc, #76]	@ (8004e80 <MX_SPI2_Init+0x74>)
 8004e34:	2200      	movs	r2, #0
 8004e36:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004e38:	4b11      	ldr	r3, [pc, #68]	@ (8004e80 <MX_SPI2_Init+0x74>)
 8004e3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e3e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e40:	4b0f      	ldr	r3, [pc, #60]	@ (8004e80 <MX_SPI2_Init+0x74>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004e46:	4b0e      	ldr	r3, [pc, #56]	@ (8004e80 <MX_SPI2_Init+0x74>)
 8004e48:	2200      	movs	r2, #0
 8004e4a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e80 <MX_SPI2_Init+0x74>)
 8004e4e:	2200      	movs	r2, #0
 8004e50:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e52:	4b0b      	ldr	r3, [pc, #44]	@ (8004e80 <MX_SPI2_Init+0x74>)
 8004e54:	2200      	movs	r2, #0
 8004e56:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8004e58:	4b09      	ldr	r3, [pc, #36]	@ (8004e80 <MX_SPI2_Init+0x74>)
 8004e5a:	2207      	movs	r2, #7
 8004e5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004e5e:	4b08      	ldr	r3, [pc, #32]	@ (8004e80 <MX_SPI2_Init+0x74>)
 8004e60:	2200      	movs	r2, #0
 8004e62:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004e64:	4b06      	ldr	r3, [pc, #24]	@ (8004e80 <MX_SPI2_Init+0x74>)
 8004e66:	2208      	movs	r2, #8
 8004e68:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004e6a:	4805      	ldr	r0, [pc, #20]	@ (8004e80 <MX_SPI2_Init+0x74>)
 8004e6c:	f00c feb0 	bl	8011bd0 <HAL_SPI_Init>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d001      	beq.n	8004e7a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8004e76:	f000 fb9b 	bl	80055b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004e7a:	bf00      	nop
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	bf00      	nop
 8004e80:	2000023c 	.word	0x2000023c
 8004e84:	40003800 	.word	0x40003800

08004e88 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8004e8c:	4b1b      	ldr	r3, [pc, #108]	@ (8004efc <MX_SPI3_Init+0x74>)
 8004e8e:	4a1c      	ldr	r2, [pc, #112]	@ (8004f00 <MX_SPI3_Init+0x78>)
 8004e90:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004e92:	4b1a      	ldr	r3, [pc, #104]	@ (8004efc <MX_SPI3_Init+0x74>)
 8004e94:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004e98:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8004e9a:	4b18      	ldr	r3, [pc, #96]	@ (8004efc <MX_SPI3_Init+0x74>)
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8004ea0:	4b16      	ldr	r3, [pc, #88]	@ (8004efc <MX_SPI3_Init+0x74>)
 8004ea2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004ea6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ea8:	4b14      	ldr	r3, [pc, #80]	@ (8004efc <MX_SPI3_Init+0x74>)
 8004eaa:	2200      	movs	r2, #0
 8004eac:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004eae:	4b13      	ldr	r3, [pc, #76]	@ (8004efc <MX_SPI3_Init+0x74>)
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004eb4:	4b11      	ldr	r3, [pc, #68]	@ (8004efc <MX_SPI3_Init+0x74>)
 8004eb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004eba:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8004ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8004efc <MX_SPI3_Init+0x74>)
 8004ebe:	2218      	movs	r2, #24
 8004ec0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8004efc <MX_SPI3_Init+0x74>)
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8004efc <MX_SPI3_Init+0x74>)
 8004eca:	2200      	movs	r2, #0
 8004ecc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ece:	4b0b      	ldr	r3, [pc, #44]	@ (8004efc <MX_SPI3_Init+0x74>)
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8004ed4:	4b09      	ldr	r3, [pc, #36]	@ (8004efc <MX_SPI3_Init+0x74>)
 8004ed6:	2207      	movs	r2, #7
 8004ed8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004eda:	4b08      	ldr	r3, [pc, #32]	@ (8004efc <MX_SPI3_Init+0x74>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004ee0:	4b06      	ldr	r3, [pc, #24]	@ (8004efc <MX_SPI3_Init+0x74>)
 8004ee2:	2208      	movs	r2, #8
 8004ee4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004ee6:	4805      	ldr	r0, [pc, #20]	@ (8004efc <MX_SPI3_Init+0x74>)
 8004ee8:	f00c fe72 	bl	8011bd0 <HAL_SPI_Init>
 8004eec:	4603      	mov	r3, r0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d001      	beq.n	8004ef6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8004ef2:	f000 fb5d 	bl	80055b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004ef6:	bf00      	nop
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	200002a0 	.word	0x200002a0
 8004f00:	40003c00 	.word	0x40003c00

08004f04 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b096      	sub	sp, #88	@ 0x58
 8004f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f0a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004f0e:	2200      	movs	r2, #0
 8004f10:	601a      	str	r2, [r3, #0]
 8004f12:	605a      	str	r2, [r3, #4]
 8004f14:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004f16:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	601a      	str	r2, [r3, #0]
 8004f1e:	605a      	str	r2, [r3, #4]
 8004f20:	609a      	str	r2, [r3, #8]
 8004f22:	60da      	str	r2, [r3, #12]
 8004f24:	611a      	str	r2, [r3, #16]
 8004f26:	615a      	str	r2, [r3, #20]
 8004f28:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004f2a:	1d3b      	adds	r3, r7, #4
 8004f2c:	222c      	movs	r2, #44	@ 0x2c
 8004f2e:	2100      	movs	r1, #0
 8004f30:	4618      	mov	r0, r3
 8004f32:	f011 fb39 	bl	80165a8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004f36:	4b45      	ldr	r3, [pc, #276]	@ (800504c <MX_TIM1_Init+0x148>)
 8004f38:	4a45      	ldr	r2, [pc, #276]	@ (8005050 <MX_TIM1_Init+0x14c>)
 8004f3a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1599;
 8004f3c:	4b43      	ldr	r3, [pc, #268]	@ (800504c <MX_TIM1_Init+0x148>)
 8004f3e:	f240 623f 	movw	r2, #1599	@ 0x63f
 8004f42:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f44:	4b41      	ldr	r3, [pc, #260]	@ (800504c <MX_TIM1_Init+0x148>)
 8004f46:	2200      	movs	r2, #0
 8004f48:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49999;
 8004f4a:	4b40      	ldr	r3, [pc, #256]	@ (800504c <MX_TIM1_Init+0x148>)
 8004f4c:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8004f50:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f52:	4b3e      	ldr	r3, [pc, #248]	@ (800504c <MX_TIM1_Init+0x148>)
 8004f54:	2200      	movs	r2, #0
 8004f56:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004f58:	4b3c      	ldr	r3, [pc, #240]	@ (800504c <MX_TIM1_Init+0x148>)
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f5e:	4b3b      	ldr	r3, [pc, #236]	@ (800504c <MX_TIM1_Init+0x148>)
 8004f60:	2200      	movs	r2, #0
 8004f62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004f64:	4839      	ldr	r0, [pc, #228]	@ (800504c <MX_TIM1_Init+0x148>)
 8004f66:	f00e f84f 	bl	8013008 <HAL_TIM_PWM_Init>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d001      	beq.n	8004f74 <MX_TIM1_Init+0x70>
  {
    Error_Handler();
 8004f70:	f000 fb1e 	bl	80055b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f74:	2300      	movs	r3, #0
 8004f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004f80:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004f84:	4619      	mov	r1, r3
 8004f86:	4831      	ldr	r0, [pc, #196]	@ (800504c <MX_TIM1_Init+0x148>)
 8004f88:	f00f fdbc 	bl	8014b04 <HAL_TIMEx_MasterConfigSynchronization>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d001      	beq.n	8004f96 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8004f92:	f000 fb0d 	bl	80055b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004f96:	2360      	movs	r3, #96	@ 0x60
 8004f98:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004faa:	2300      	movs	r3, #0
 8004fac:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004fb2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	4619      	mov	r1, r3
 8004fba:	4824      	ldr	r0, [pc, #144]	@ (800504c <MX_TIM1_Init+0x148>)
 8004fbc:	f00e fd8e 	bl	8013adc <HAL_TIM_PWM_ConfigChannel>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d001      	beq.n	8004fca <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8004fc6:	f000 faf3 	bl	80055b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004fca:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004fce:	2204      	movs	r2, #4
 8004fd0:	4619      	mov	r1, r3
 8004fd2:	481e      	ldr	r0, [pc, #120]	@ (800504c <MX_TIM1_Init+0x148>)
 8004fd4:	f00e fd82 	bl	8013adc <HAL_TIM_PWM_ConfigChannel>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d001      	beq.n	8004fe2 <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8004fde:	f000 fae7 	bl	80055b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004fe2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004fe6:	2208      	movs	r2, #8
 8004fe8:	4619      	mov	r1, r3
 8004fea:	4818      	ldr	r0, [pc, #96]	@ (800504c <MX_TIM1_Init+0x148>)
 8004fec:	f00e fd76 	bl	8013adc <HAL_TIM_PWM_ConfigChannel>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d001      	beq.n	8004ffa <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8004ff6:	f000 fadb 	bl	80055b0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004ffe:	2300      	movs	r3, #0
 8005000:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005002:	2300      	movs	r3, #0
 8005004:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005006:	2300      	movs	r3, #0
 8005008:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800500a:	2300      	movs	r3, #0
 800500c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800500e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005012:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005014:	2300      	movs	r3, #0
 8005016:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005018:	2300      	movs	r3, #0
 800501a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800501c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005020:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005022:	2300      	movs	r3, #0
 8005024:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005026:	2300      	movs	r3, #0
 8005028:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800502a:	1d3b      	adds	r3, r7, #4
 800502c:	4619      	mov	r1, r3
 800502e:	4807      	ldr	r0, [pc, #28]	@ (800504c <MX_TIM1_Init+0x148>)
 8005030:	f00f fdf0 	bl	8014c14 <HAL_TIMEx_ConfigBreakDeadTime>
 8005034:	4603      	mov	r3, r0
 8005036:	2b00      	cmp	r3, #0
 8005038:	d001      	beq.n	800503e <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 800503a:	f000 fab9 	bl	80055b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800503e:	4803      	ldr	r0, [pc, #12]	@ (800504c <MX_TIM1_Init+0x148>)
 8005040:	f002 fecc 	bl	8007ddc <HAL_TIM_MspPostInit>

}
 8005044:	bf00      	nop
 8005046:	3758      	adds	r7, #88	@ 0x58
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}
 800504c:	20000304 	.word	0x20000304
 8005050:	40012c00 	.word	0x40012c00

08005054 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b088      	sub	sp, #32
 8005058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800505a:	f107 0314 	add.w	r3, r7, #20
 800505e:	2200      	movs	r2, #0
 8005060:	601a      	str	r2, [r3, #0]
 8005062:	605a      	str	r2, [r3, #4]
 8005064:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8005066:	1d3b      	adds	r3, r7, #4
 8005068:	2200      	movs	r2, #0
 800506a:	601a      	str	r2, [r3, #0]
 800506c:	605a      	str	r2, [r3, #4]
 800506e:	609a      	str	r2, [r3, #8]
 8005070:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005072:	4b21      	ldr	r3, [pc, #132]	@ (80050f8 <MX_TIM2_Init+0xa4>)
 8005074:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005078:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800507a:	4b1f      	ldr	r3, [pc, #124]	@ (80050f8 <MX_TIM2_Init+0xa4>)
 800507c:	2200      	movs	r2, #0
 800507e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005080:	4b1d      	ldr	r3, [pc, #116]	@ (80050f8 <MX_TIM2_Init+0xa4>)
 8005082:	2200      	movs	r2, #0
 8005084:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8005086:	4b1c      	ldr	r3, [pc, #112]	@ (80050f8 <MX_TIM2_Init+0xa4>)
 8005088:	f04f 32ff 	mov.w	r2, #4294967295
 800508c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800508e:	4b1a      	ldr	r3, [pc, #104]	@ (80050f8 <MX_TIM2_Init+0xa4>)
 8005090:	2200      	movs	r2, #0
 8005092:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005094:	4b18      	ldr	r3, [pc, #96]	@ (80050f8 <MX_TIM2_Init+0xa4>)
 8005096:	2200      	movs	r2, #0
 8005098:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800509a:	4817      	ldr	r0, [pc, #92]	@ (80050f8 <MX_TIM2_Init+0xa4>)
 800509c:	f00e f9a8 	bl	80133f0 <HAL_TIM_IC_Init>
 80050a0:	4603      	mov	r3, r0
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d001      	beq.n	80050aa <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80050a6:	f000 fa83 	bl	80055b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80050aa:	2300      	movs	r3, #0
 80050ac:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80050ae:	2300      	movs	r3, #0
 80050b0:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80050b2:	f107 0314 	add.w	r3, r7, #20
 80050b6:	4619      	mov	r1, r3
 80050b8:	480f      	ldr	r0, [pc, #60]	@ (80050f8 <MX_TIM2_Init+0xa4>)
 80050ba:	f00f fd23 	bl	8014b04 <HAL_TIMEx_MasterConfigSynchronization>
 80050be:	4603      	mov	r3, r0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d001      	beq.n	80050c8 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80050c4:	f000 fa74 	bl	80055b0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80050c8:	2300      	movs	r3, #0
 80050ca:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80050cc:	2301      	movs	r3, #1
 80050ce:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80050d0:	2300      	movs	r3, #0
 80050d2:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80050d4:	2300      	movs	r3, #0
 80050d6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80050d8:	1d3b      	adds	r3, r7, #4
 80050da:	2200      	movs	r2, #0
 80050dc:	4619      	mov	r1, r3
 80050de:	4806      	ldr	r0, [pc, #24]	@ (80050f8 <MX_TIM2_Init+0xa4>)
 80050e0:	f00e fc60 	bl	80139a4 <HAL_TIM_IC_ConfigChannel>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d001      	beq.n	80050ee <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80050ea:	f000 fa61 	bl	80055b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80050ee:	bf00      	nop
 80050f0:	3720      	adds	r7, #32
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	bf00      	nop
 80050f8:	20000350 	.word	0x20000350

080050fc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b090      	sub	sp, #64	@ 0x40
 8005100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8005102:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005106:	2200      	movs	r2, #0
 8005108:	601a      	str	r2, [r3, #0]
 800510a:	605a      	str	r2, [r3, #4]
 800510c:	609a      	str	r2, [r3, #8]
 800510e:	60da      	str	r2, [r3, #12]
 8005110:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005112:	f107 0320 	add.w	r3, r7, #32
 8005116:	2200      	movs	r2, #0
 8005118:	601a      	str	r2, [r3, #0]
 800511a:	605a      	str	r2, [r3, #4]
 800511c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800511e:	1d3b      	adds	r3, r7, #4
 8005120:	2200      	movs	r2, #0
 8005122:	601a      	str	r2, [r3, #0]
 8005124:	605a      	str	r2, [r3, #4]
 8005126:	609a      	str	r2, [r3, #8]
 8005128:	60da      	str	r2, [r3, #12]
 800512a:	611a      	str	r2, [r3, #16]
 800512c:	615a      	str	r2, [r3, #20]
 800512e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005130:	4b2c      	ldr	r3, [pc, #176]	@ (80051e4 <MX_TIM3_Init+0xe8>)
 8005132:	4a2d      	ldr	r2, [pc, #180]	@ (80051e8 <MX_TIM3_Init+0xec>)
 8005134:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005136:	4b2b      	ldr	r3, [pc, #172]	@ (80051e4 <MX_TIM3_Init+0xe8>)
 8005138:	2200      	movs	r2, #0
 800513a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800513c:	4b29      	ldr	r3, [pc, #164]	@ (80051e4 <MX_TIM3_Init+0xe8>)
 800513e:	2200      	movs	r2, #0
 8005140:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 31;
 8005142:	4b28      	ldr	r3, [pc, #160]	@ (80051e4 <MX_TIM3_Init+0xe8>)
 8005144:	221f      	movs	r2, #31
 8005146:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005148:	4b26      	ldr	r3, [pc, #152]	@ (80051e4 <MX_TIM3_Init+0xe8>)
 800514a:	2200      	movs	r2, #0
 800514c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800514e:	4b25      	ldr	r3, [pc, #148]	@ (80051e4 <MX_TIM3_Init+0xe8>)
 8005150:	2200      	movs	r2, #0
 8005152:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005154:	4823      	ldr	r0, [pc, #140]	@ (80051e4 <MX_TIM3_Init+0xe8>)
 8005156:	f00d fc67 	bl	8012a28 <HAL_TIM_Base_Init>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d001      	beq.n	8005164 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8005160:	f000 fa26 	bl	80055b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005164:	481f      	ldr	r0, [pc, #124]	@ (80051e4 <MX_TIM3_Init+0xe8>)
 8005166:	f00d ff4f 	bl	8013008 <HAL_TIM_PWM_Init>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d001      	beq.n	8005174 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8005170:	f000 fa1e 	bl	80055b0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8005174:	2307      	movs	r3, #7
 8005176:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8005178:	2330      	movs	r3, #48	@ 0x30
 800517a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800517c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005180:	4619      	mov	r1, r3
 8005182:	4818      	ldr	r0, [pc, #96]	@ (80051e4 <MX_TIM3_Init+0xe8>)
 8005184:	f00e fe87 	bl	8013e96 <HAL_TIM_SlaveConfigSynchro>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d001      	beq.n	8005192 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800518e:	f000 fa0f 	bl	80055b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005192:	2300      	movs	r3, #0
 8005194:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005196:	2300      	movs	r3, #0
 8005198:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800519a:	f107 0320 	add.w	r3, r7, #32
 800519e:	4619      	mov	r1, r3
 80051a0:	4810      	ldr	r0, [pc, #64]	@ (80051e4 <MX_TIM3_Init+0xe8>)
 80051a2:	f00f fcaf 	bl	8014b04 <HAL_TIMEx_MasterConfigSynchronization>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d001      	beq.n	80051b0 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 80051ac:	f000 fa00 	bl	80055b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80051b0:	2360      	movs	r3, #96	@ 0x60
 80051b2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 15;
 80051b4:	230f      	movs	r3, #15
 80051b6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80051b8:	2300      	movs	r3, #0
 80051ba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80051bc:	2300      	movs	r3, #0
 80051be:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80051c0:	1d3b      	adds	r3, r7, #4
 80051c2:	2208      	movs	r2, #8
 80051c4:	4619      	mov	r1, r3
 80051c6:	4807      	ldr	r0, [pc, #28]	@ (80051e4 <MX_TIM3_Init+0xe8>)
 80051c8:	f00e fc88 	bl	8013adc <HAL_TIM_PWM_ConfigChannel>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d001      	beq.n	80051d6 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 80051d2:	f000 f9ed 	bl	80055b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80051d6:	4803      	ldr	r0, [pc, #12]	@ (80051e4 <MX_TIM3_Init+0xe8>)
 80051d8:	f002 fe00 	bl	8007ddc <HAL_TIM_MspPostInit>

}
 80051dc:	bf00      	nop
 80051de:	3740      	adds	r7, #64	@ 0x40
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	2000039c 	.word	0x2000039c
 80051e8:	40000400 	.word	0x40000400

080051ec <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b08e      	sub	sp, #56	@ 0x38
 80051f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80051f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80051f6:	2200      	movs	r2, #0
 80051f8:	601a      	str	r2, [r3, #0]
 80051fa:	605a      	str	r2, [r3, #4]
 80051fc:	609a      	str	r2, [r3, #8]
 80051fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005200:	f107 031c 	add.w	r3, r7, #28
 8005204:	2200      	movs	r2, #0
 8005206:	601a      	str	r2, [r3, #0]
 8005208:	605a      	str	r2, [r3, #4]
 800520a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800520c:	463b      	mov	r3, r7
 800520e:	2200      	movs	r2, #0
 8005210:	601a      	str	r2, [r3, #0]
 8005212:	605a      	str	r2, [r3, #4]
 8005214:	609a      	str	r2, [r3, #8]
 8005216:	60da      	str	r2, [r3, #12]
 8005218:	611a      	str	r2, [r3, #16]
 800521a:	615a      	str	r2, [r3, #20]
 800521c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800521e:	4b2b      	ldr	r3, [pc, #172]	@ (80052cc <MX_TIM4_Init+0xe0>)
 8005220:	4a2b      	ldr	r2, [pc, #172]	@ (80052d0 <MX_TIM4_Init+0xe4>)
 8005222:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 99;
 8005224:	4b29      	ldr	r3, [pc, #164]	@ (80052cc <MX_TIM4_Init+0xe0>)
 8005226:	2263      	movs	r2, #99	@ 0x63
 8005228:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800522a:	4b28      	ldr	r3, [pc, #160]	@ (80052cc <MX_TIM4_Init+0xe0>)
 800522c:	2200      	movs	r2, #0
 800522e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8005230:	4b26      	ldr	r3, [pc, #152]	@ (80052cc <MX_TIM4_Init+0xe0>)
 8005232:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005236:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005238:	4b24      	ldr	r3, [pc, #144]	@ (80052cc <MX_TIM4_Init+0xe0>)
 800523a:	2200      	movs	r2, #0
 800523c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800523e:	4b23      	ldr	r3, [pc, #140]	@ (80052cc <MX_TIM4_Init+0xe0>)
 8005240:	2280      	movs	r2, #128	@ 0x80
 8005242:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8005244:	4821      	ldr	r0, [pc, #132]	@ (80052cc <MX_TIM4_Init+0xe0>)
 8005246:	f00d fbef 	bl	8012a28 <HAL_TIM_Base_Init>
 800524a:	4603      	mov	r3, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	d001      	beq.n	8005254 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8005250:	f000 f9ae 	bl	80055b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005254:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005258:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800525a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800525e:	4619      	mov	r1, r3
 8005260:	481a      	ldr	r0, [pc, #104]	@ (80052cc <MX_TIM4_Init+0xe0>)
 8005262:	f00e fd4f 	bl	8013d04 <HAL_TIM_ConfigClockSource>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d001      	beq.n	8005270 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 800526c:	f000 f9a0 	bl	80055b0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8005270:	4816      	ldr	r0, [pc, #88]	@ (80052cc <MX_TIM4_Init+0xe0>)
 8005272:	f00d fc30 	bl	8012ad6 <HAL_TIM_OC_Init>
 8005276:	4603      	mov	r3, r0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d001      	beq.n	8005280 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 800527c:	f000 f998 	bl	80055b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005280:	2320      	movs	r3, #32
 8005282:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005284:	2300      	movs	r3, #0
 8005286:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005288:	f107 031c 	add.w	r3, r7, #28
 800528c:	4619      	mov	r1, r3
 800528e:	480f      	ldr	r0, [pc, #60]	@ (80052cc <MX_TIM4_Init+0xe0>)
 8005290:	f00f fc38 	bl	8014b04 <HAL_TIMEx_MasterConfigSynchronization>
 8005294:	4603      	mov	r3, r0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d001      	beq.n	800529e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800529a:	f000 f989 	bl	80055b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800529e:	2300      	movs	r3, #0
 80052a0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80052a2:	2300      	movs	r3, #0
 80052a4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80052a6:	2300      	movs	r3, #0
 80052a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80052aa:	2300      	movs	r3, #0
 80052ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80052ae:	463b      	mov	r3, r7
 80052b0:	2208      	movs	r2, #8
 80052b2:	4619      	mov	r1, r3
 80052b4:	4805      	ldr	r0, [pc, #20]	@ (80052cc <MX_TIM4_Init+0xe0>)
 80052b6:	f00e fafb 	bl	80138b0 <HAL_TIM_OC_ConfigChannel>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d001      	beq.n	80052c4 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 80052c0:	f000 f976 	bl	80055b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80052c4:	bf00      	nop
 80052c6:	3738      	adds	r7, #56	@ 0x38
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}
 80052cc:	200003e8 	.word	0x200003e8
 80052d0:	40000800 	.word	0x40000800

080052d4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80052d8:	4b14      	ldr	r3, [pc, #80]	@ (800532c <MX_UART4_Init+0x58>)
 80052da:	4a15      	ldr	r2, [pc, #84]	@ (8005330 <MX_UART4_Init+0x5c>)
 80052dc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80052de:	4b13      	ldr	r3, [pc, #76]	@ (800532c <MX_UART4_Init+0x58>)
 80052e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80052e4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80052e6:	4b11      	ldr	r3, [pc, #68]	@ (800532c <MX_UART4_Init+0x58>)
 80052e8:	2200      	movs	r2, #0
 80052ea:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80052ec:	4b0f      	ldr	r3, [pc, #60]	@ (800532c <MX_UART4_Init+0x58>)
 80052ee:	2200      	movs	r2, #0
 80052f0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80052f2:	4b0e      	ldr	r3, [pc, #56]	@ (800532c <MX_UART4_Init+0x58>)
 80052f4:	2200      	movs	r2, #0
 80052f6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80052f8:	4b0c      	ldr	r3, [pc, #48]	@ (800532c <MX_UART4_Init+0x58>)
 80052fa:	220c      	movs	r2, #12
 80052fc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052fe:	4b0b      	ldr	r3, [pc, #44]	@ (800532c <MX_UART4_Init+0x58>)
 8005300:	2200      	movs	r2, #0
 8005302:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005304:	4b09      	ldr	r3, [pc, #36]	@ (800532c <MX_UART4_Init+0x58>)
 8005306:	2200      	movs	r2, #0
 8005308:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800530a:	4b08      	ldr	r3, [pc, #32]	@ (800532c <MX_UART4_Init+0x58>)
 800530c:	2200      	movs	r2, #0
 800530e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005310:	4b06      	ldr	r3, [pc, #24]	@ (800532c <MX_UART4_Init+0x58>)
 8005312:	2200      	movs	r2, #0
 8005314:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_HalfDuplex_Init(&huart4) != HAL_OK)
 8005316:	4805      	ldr	r0, [pc, #20]	@ (800532c <MX_UART4_Init+0x58>)
 8005318:	f00f fd48 	bl	8014dac <HAL_HalfDuplex_Init>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d001      	beq.n	8005326 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8005322:	f000 f945 	bl	80055b0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8005326:	bf00      	nop
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	20000434 	.word	0x20000434
 8005330:	40004c00 	.word	0x40004c00

08005334 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005338:	4b14      	ldr	r3, [pc, #80]	@ (800538c <MX_USART1_UART_Init+0x58>)
 800533a:	4a15      	ldr	r2, [pc, #84]	@ (8005390 <MX_USART1_UART_Init+0x5c>)
 800533c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800533e:	4b13      	ldr	r3, [pc, #76]	@ (800538c <MX_USART1_UART_Init+0x58>)
 8005340:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8005344:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005346:	4b11      	ldr	r3, [pc, #68]	@ (800538c <MX_USART1_UART_Init+0x58>)
 8005348:	2200      	movs	r2, #0
 800534a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800534c:	4b0f      	ldr	r3, [pc, #60]	@ (800538c <MX_USART1_UART_Init+0x58>)
 800534e:	2200      	movs	r2, #0
 8005350:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005352:	4b0e      	ldr	r3, [pc, #56]	@ (800538c <MX_USART1_UART_Init+0x58>)
 8005354:	2200      	movs	r2, #0
 8005356:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005358:	4b0c      	ldr	r3, [pc, #48]	@ (800538c <MX_USART1_UART_Init+0x58>)
 800535a:	220c      	movs	r2, #12
 800535c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800535e:	4b0b      	ldr	r3, [pc, #44]	@ (800538c <MX_USART1_UART_Init+0x58>)
 8005360:	2200      	movs	r2, #0
 8005362:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005364:	4b09      	ldr	r3, [pc, #36]	@ (800538c <MX_USART1_UART_Init+0x58>)
 8005366:	2200      	movs	r2, #0
 8005368:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800536a:	4b08      	ldr	r3, [pc, #32]	@ (800538c <MX_USART1_UART_Init+0x58>)
 800536c:	2200      	movs	r2, #0
 800536e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005370:	4b06      	ldr	r3, [pc, #24]	@ (800538c <MX_USART1_UART_Init+0x58>)
 8005372:	2200      	movs	r2, #0
 8005374:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005376:	4805      	ldr	r0, [pc, #20]	@ (800538c <MX_USART1_UART_Init+0x58>)
 8005378:	f00f fcca 	bl	8014d10 <HAL_UART_Init>
 800537c:	4603      	mov	r3, r0
 800537e:	2b00      	cmp	r3, #0
 8005380:	d001      	beq.n	8005386 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8005382:	f000 f915 	bl	80055b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005386:	bf00      	nop
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	200004bc 	.word	0x200004bc
 8005390:	40013800 	.word	0x40013800

08005394 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800539a:	4b14      	ldr	r3, [pc, #80]	@ (80053ec <MX_DMA_Init+0x58>)
 800539c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800539e:	4a13      	ldr	r2, [pc, #76]	@ (80053ec <MX_DMA_Init+0x58>)
 80053a0:	f043 0301 	orr.w	r3, r3, #1
 80053a4:	6493      	str	r3, [r2, #72]	@ 0x48
 80053a6:	4b11      	ldr	r3, [pc, #68]	@ (80053ec <MX_DMA_Init+0x58>)
 80053a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053aa:	f003 0301 	and.w	r3, r3, #1
 80053ae:	607b      	str	r3, [r7, #4]
 80053b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80053b2:	2200      	movs	r2, #0
 80053b4:	2100      	movs	r1, #0
 80053b6:	200b      	movs	r0, #11
 80053b8:	f007 fce9 	bl	800cd8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80053bc:	200b      	movs	r0, #11
 80053be:	f007 fd02 	bl	800cdc6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80053c2:	2200      	movs	r2, #0
 80053c4:	2100      	movs	r1, #0
 80053c6:	200e      	movs	r0, #14
 80053c8:	f007 fce1 	bl	800cd8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80053cc:	200e      	movs	r0, #14
 80053ce:	f007 fcfa 	bl	800cdc6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80053d2:	2200      	movs	r2, #0
 80053d4:	2100      	movs	r1, #0
 80053d6:	200f      	movs	r0, #15
 80053d8:	f007 fcd9 	bl	800cd8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80053dc:	200f      	movs	r0, #15
 80053de:	f007 fcf2 	bl	800cdc6 <HAL_NVIC_EnableIRQ>

}
 80053e2:	bf00      	nop
 80053e4:	3708      	adds	r7, #8
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	40021000 	.word	0x40021000

080053f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b08a      	sub	sp, #40	@ 0x28
 80053f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053f6:	f107 0314 	add.w	r3, r7, #20
 80053fa:	2200      	movs	r2, #0
 80053fc:	601a      	str	r2, [r3, #0]
 80053fe:	605a      	str	r2, [r3, #4]
 8005400:	609a      	str	r2, [r3, #8]
 8005402:	60da      	str	r2, [r3, #12]
 8005404:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005406:	4b66      	ldr	r3, [pc, #408]	@ (80055a0 <MX_GPIO_Init+0x1b0>)
 8005408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800540a:	4a65      	ldr	r2, [pc, #404]	@ (80055a0 <MX_GPIO_Init+0x1b0>)
 800540c:	f043 0304 	orr.w	r3, r3, #4
 8005410:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005412:	4b63      	ldr	r3, [pc, #396]	@ (80055a0 <MX_GPIO_Init+0x1b0>)
 8005414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005416:	f003 0304 	and.w	r3, r3, #4
 800541a:	613b      	str	r3, [r7, #16]
 800541c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800541e:	4b60      	ldr	r3, [pc, #384]	@ (80055a0 <MX_GPIO_Init+0x1b0>)
 8005420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005422:	4a5f      	ldr	r2, [pc, #380]	@ (80055a0 <MX_GPIO_Init+0x1b0>)
 8005424:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005428:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800542a:	4b5d      	ldr	r3, [pc, #372]	@ (80055a0 <MX_GPIO_Init+0x1b0>)
 800542c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800542e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005432:	60fb      	str	r3, [r7, #12]
 8005434:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005436:	4b5a      	ldr	r3, [pc, #360]	@ (80055a0 <MX_GPIO_Init+0x1b0>)
 8005438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800543a:	4a59      	ldr	r2, [pc, #356]	@ (80055a0 <MX_GPIO_Init+0x1b0>)
 800543c:	f043 0301 	orr.w	r3, r3, #1
 8005440:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005442:	4b57      	ldr	r3, [pc, #348]	@ (80055a0 <MX_GPIO_Init+0x1b0>)
 8005444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005446:	f003 0301 	and.w	r3, r3, #1
 800544a:	60bb      	str	r3, [r7, #8]
 800544c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800544e:	4b54      	ldr	r3, [pc, #336]	@ (80055a0 <MX_GPIO_Init+0x1b0>)
 8005450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005452:	4a53      	ldr	r2, [pc, #332]	@ (80055a0 <MX_GPIO_Init+0x1b0>)
 8005454:	f043 0302 	orr.w	r3, r3, #2
 8005458:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800545a:	4b51      	ldr	r3, [pc, #324]	@ (80055a0 <MX_GPIO_Init+0x1b0>)
 800545c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800545e:	f003 0302 	and.w	r3, r3, #2
 8005462:	607b      	str	r3, [r7, #4]
 8005464:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005466:	4b4e      	ldr	r3, [pc, #312]	@ (80055a0 <MX_GPIO_Init+0x1b0>)
 8005468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800546a:	4a4d      	ldr	r2, [pc, #308]	@ (80055a0 <MX_GPIO_Init+0x1b0>)
 800546c:	f043 0308 	orr.w	r3, r3, #8
 8005470:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005472:	4b4b      	ldr	r3, [pc, #300]	@ (80055a0 <MX_GPIO_Init+0x1b0>)
 8005474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005476:	f003 0308 	and.w	r3, r3, #8
 800547a:	603b      	str	r3, [r7, #0]
 800547c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DBG_GPIO_Port, DBG_Pin, GPIO_PIN_RESET);
 800547e:	2200      	movs	r2, #0
 8005480:	2108      	movs	r1, #8
 8005482:	4848      	ldr	r0, [pc, #288]	@ (80055a4 <MX_GPIO_Init+0x1b4>)
 8005484:	f009 f9be 	bl	800e804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_nCS_GPIO_Port, FLASH_nCS_Pin, GPIO_PIN_SET);
 8005488:	2201      	movs	r2, #1
 800548a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800548e:	4846      	ldr	r0, [pc, #280]	@ (80055a8 <MX_GPIO_Init+0x1b8>)
 8005490:	f009 f9b8 	bl	800e804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FLASH_nWP_Pin|FLASH_nRESET_Pin, GPIO_PIN_SET);
 8005494:	2201      	movs	r2, #1
 8005496:	21c0      	movs	r1, #192	@ 0xc0
 8005498:	4842      	ldr	r0, [pc, #264]	@ (80055a4 <MX_GPIO_Init+0x1b4>)
 800549a:	f009 f9b3 	bl	800e804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LTE_POWER_ON_Pin|LTE_RESET_Pin|ACC_nCS_Pin, GPIO_PIN_RESET);
 800549e:	2200      	movs	r2, #0
 80054a0:	f44f 4118 	mov.w	r1, #38912	@ 0x9800
 80054a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80054a8:	f009 f9ac 	bl	800e804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DTR_GPIO_Port, DTR_Pin, GPIO_PIN_RESET);
 80054ac:	2200      	movs	r2, #0
 80054ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80054b2:	483d      	ldr	r0, [pc, #244]	@ (80055a8 <MX_GPIO_Init+0x1b8>)
 80054b4:	f009 f9a6 	bl	800e804 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : USR_BTN_Pin PC4 */
  GPIO_InitStruct.Pin = USR_BTN_Pin|GPIO_PIN_4;
 80054b8:	f242 0310 	movw	r3, #8208	@ 0x2010
 80054bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80054be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80054c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054c4:	2300      	movs	r3, #0
 80054c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054c8:	f107 0314 	add.w	r3, r7, #20
 80054cc:	4619      	mov	r1, r3
 80054ce:	4835      	ldr	r0, [pc, #212]	@ (80055a4 <MX_GPIO_Init+0x1b4>)
 80054d0:	f008 ffd6 	bl	800e480 <HAL_GPIO_Init>

  /*Configure GPIO pins : DBG_Pin FLASH_nWP_Pin FLASH_nRESET_Pin */
  GPIO_InitStruct.Pin = DBG_Pin|FLASH_nWP_Pin|FLASH_nRESET_Pin;
 80054d4:	23c8      	movs	r3, #200	@ 0xc8
 80054d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80054d8:	2301      	movs	r3, #1
 80054da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054dc:	2300      	movs	r3, #0
 80054de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054e0:	2300      	movs	r3, #0
 80054e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054e4:	f107 0314 	add.w	r3, r7, #20
 80054e8:	4619      	mov	r1, r3
 80054ea:	482e      	ldr	r0, [pc, #184]	@ (80055a4 <MX_GPIO_Init+0x1b4>)
 80054ec:	f008 ffc8 	bl	800e480 <HAL_GPIO_Init>

  /*Configure GPIO pin : LTE_STATUS_Pin */
  GPIO_InitStruct.Pin = LTE_STATUS_Pin;
 80054f0:	2308      	movs	r3, #8
 80054f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80054f4:	2300      	movs	r3, #0
 80054f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054f8:	2300      	movs	r3, #0
 80054fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LTE_STATUS_GPIO_Port, &GPIO_InitStruct);
 80054fc:	f107 0314 	add.w	r3, r7, #20
 8005500:	4619      	mov	r1, r3
 8005502:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005506:	f008 ffbb 	bl	800e480 <HAL_GPIO_Init>

  /*Configure GPIO pins : FLASH_nCS_Pin DTR_Pin */
  GPIO_InitStruct.Pin = FLASH_nCS_Pin|DTR_Pin;
 800550a:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 800550e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005510:	2301      	movs	r3, #1
 8005512:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005514:	2300      	movs	r3, #0
 8005516:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005518:	2300      	movs	r3, #0
 800551a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800551c:	f107 0314 	add.w	r3, r7, #20
 8005520:	4619      	mov	r1, r3
 8005522:	4821      	ldr	r0, [pc, #132]	@ (80055a8 <MX_GPIO_Init+0x1b8>)
 8005524:	f008 ffac 	bl	800e480 <HAL_GPIO_Init>

  /*Configure GPIO pins : LTE_POWER_ON_Pin LTE_RESET_Pin ACC_nCS_Pin */
  GPIO_InitStruct.Pin = LTE_POWER_ON_Pin|LTE_RESET_Pin|ACC_nCS_Pin;
 8005528:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 800552c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800552e:	2301      	movs	r3, #1
 8005530:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005532:	2300      	movs	r3, #0
 8005534:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005536:	2300      	movs	r3, #0
 8005538:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800553a:	f107 0314 	add.w	r3, r7, #20
 800553e:	4619      	mov	r1, r3
 8005540:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005544:	f008 ff9c 	bl	800e480 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005548:	2304      	movs	r3, #4
 800554a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800554c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8005550:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005552:	2300      	movs	r3, #0
 8005554:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005556:	f107 0314 	add.w	r3, r7, #20
 800555a:	4619      	mov	r1, r3
 800555c:	4813      	ldr	r0, [pc, #76]	@ (80055ac <MX_GPIO_Init+0x1bc>)
 800555e:	f008 ff8f 	bl	800e480 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCD_Pin */
  GPIO_InitStruct.Pin = DCD_Pin;
 8005562:	2320      	movs	r3, #32
 8005564:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005566:	2300      	movs	r3, #0
 8005568:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800556a:	2300      	movs	r3, #0
 800556c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DCD_GPIO_Port, &GPIO_InitStruct);
 800556e:	f107 0314 	add.w	r3, r7, #20
 8005572:	4619      	mov	r1, r3
 8005574:	480c      	ldr	r0, [pc, #48]	@ (80055a8 <MX_GPIO_Init+0x1b8>)
 8005576:	f008 ff83 	bl	800e480 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800557a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800557e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005580:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8005584:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005586:	2300      	movs	r3, #0
 8005588:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800558a:	f107 0314 	add.w	r3, r7, #20
 800558e:	4619      	mov	r1, r3
 8005590:	4805      	ldr	r0, [pc, #20]	@ (80055a8 <MX_GPIO_Init+0x1b8>)
 8005592:	f008 ff75 	bl	800e480 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8005596:	bf00      	nop
 8005598:	3728      	adds	r7, #40	@ 0x28
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	40021000 	.word	0x40021000
 80055a4:	48000800 	.word	0x48000800
 80055a8:	48000400 	.word	0x48000400
 80055ac:	48000c00 	.word	0x48000c00

080055b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80055b0:	b480      	push	{r7}
 80055b2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80055b4:	b672      	cpsid	i
}
 80055b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
		/* User can add his own implementation to report the HAL error return state */
		__disable_irq();
		while (1)
 80055b8:	bf00      	nop
 80055ba:	e7fd      	b.n	80055b8 <Error_Handler+0x8>

080055bc <OTA_Init>:
#include "base64.h"


/*-----INIZIALIZZAZIONE OTA-----*/
int OTA_Init(void)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b082      	sub	sp, #8
 80055c0:	af00      	add	r7, sp, #0
	FRESULT fRes = 0;
 80055c2:	2300      	movs	r3, #0
 80055c4:	71fb      	strb	r3, [r7, #7]

	if (sys.OTA_File_isOpen)
 80055c6:	4b10      	ldr	r3, [pc, #64]	@ (8005608 <OTA_Init+0x4c>)
 80055c8:	781b      	ldrb	r3, [r3, #0]
 80055ca:	f003 0301 	and.w	r3, r3, #1
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d002      	beq.n	80055da <OTA_Init+0x1e>
	{
		f_close(&sys.OTA_File);
 80055d4:	480d      	ldr	r0, [pc, #52]	@ (800560c <OTA_Init+0x50>)
 80055d6:	f005 f8f9 	bl	800a7cc <f_close>
	}

	sys.OTA_File_isOpen = 0;
 80055da:	4a0b      	ldr	r2, [pc, #44]	@ (8005608 <OTA_Init+0x4c>)
 80055dc:	7813      	ldrb	r3, [r2, #0]
 80055de:	f023 0301 	bic.w	r3, r3, #1
 80055e2:	7013      	strb	r3, [r2, #0]

	fRes = f_open(&sys.OTA_File, OTA_FILE_NAME, FA_READ | FA_WRITE | FA_CREATE_ALWAYS);
 80055e4:	220b      	movs	r2, #11
 80055e6:	490a      	ldr	r1, [pc, #40]	@ (8005610 <OTA_Init+0x54>)
 80055e8:	4808      	ldr	r0, [pc, #32]	@ (800560c <OTA_Init+0x50>)
 80055ea:	f004 fbfb 	bl	8009de4 <f_open>
 80055ee:	4603      	mov	r3, r0
 80055f0:	71fb      	strb	r3, [r7, #7]

	if (fRes != FR_OK)
 80055f2:	79fb      	ldrb	r3, [r7, #7]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d002      	beq.n	80055fe <OTA_Init+0x42>
	{
		return -1;
 80055f8:	f04f 33ff 	mov.w	r3, #4294967295
 80055fc:	e000      	b.n	8005600 <OTA_Init+0x44>
	}

	return 0;
 80055fe:	2300      	movs	r3, #0
}
 8005600:	4618      	mov	r0, r3
 8005602:	3708      	adds	r7, #8
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}
 8005608:	200005d8 	.word	0x200005d8
 800560c:	200005dc 	.word	0x200005dc
 8005610:	08017b44 	.word	0x08017b44

08005614 <OTA_Receive>:

/*-----RICEZIONE FILE OTA-----*/
int OTA_Receive(void)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	f6ad 3dc8 	subw	sp, sp, #3016	@ 0xbc8
 800561a:	af00      	add	r7, sp, #0
	uint8_t rx_buffer[1500];
	UINT bytes_written = 0;
 800561c:	f607 33c8 	addw	r3, r7, #3016	@ 0xbc8
 8005620:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8005624:	2200      	movs	r2, #0
 8005626:	601a      	str	r2, [r3, #0]
	uint8_t bin_buffer[1500];
	uint16_t Rx_Len = 0;
 8005628:	2300      	movs	r3, #0
 800562a:	f8a7 3bc6 	strh.w	r3, [r7, #3014]	@ 0xbc6

	while (1)
	{
		Rx_Len = SIM_Receive_Response((char*)rx_buffer, 5000);
 800562e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8005632:	f241 3188 	movw	r1, #5000	@ 0x1388
 8005636:	4618      	mov	r0, r3
 8005638:	f7fc faa8 	bl	8001b8c <SIM_Receive_Response>
 800563c:	4603      	mov	r3, r0
 800563e:	f8a7 3bc6 	strh.w	r3, [r7, #3014]	@ 0xbc6
		if (rx_buffer[0] == '\0' || (rx_buffer[0] == '\r' && rx_buffer[1] == '\n'))
 8005642:	f607 33c8 	addw	r3, r7, #3016	@ 0xbc8
 8005646:	f5a3 63bd 	sub.w	r3, r3, #1512	@ 0x5e8
 800564a:	781b      	ldrb	r3, [r3, #0]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d04e      	beq.n	80056ee <OTA_Receive+0xda>
 8005650:	f607 33c8 	addw	r3, r7, #3016	@ 0xbc8
 8005654:	f5a3 63bd 	sub.w	r3, r3, #1512	@ 0x5e8
 8005658:	781b      	ldrb	r3, [r3, #0]
 800565a:	2b0d      	cmp	r3, #13
 800565c:	d106      	bne.n	800566c <OTA_Receive+0x58>
 800565e:	f607 33c8 	addw	r3, r7, #3016	@ 0xbc8
 8005662:	f5a3 63bd 	sub.w	r3, r3, #1512	@ 0x5e8
 8005666:	785b      	ldrb	r3, [r3, #1]
 8005668:	2b0a      	cmp	r3, #10
 800566a:	d040      	beq.n	80056ee <OTA_Receive+0xda>
		{
			break;
		}
		if(strncmp((char*)rx_buffer, "EOF", 3) == 0)
 800566c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8005670:	2203      	movs	r2, #3
 8005672:	4926      	ldr	r1, [pc, #152]	@ (800570c <OTA_Receive+0xf8>)
 8005674:	4618      	mov	r0, r3
 8005676:	f010 ffac 	bl	80165d2 <strncmp>
 800567a:	4603      	mov	r3, r0
 800567c:	2b00      	cmp	r3, #0
 800567e:	d035      	beq.n	80056ec <OTA_Receive+0xd8>
		{
			break;
		}
		if (Rx_Len == 0)
 8005680:	f8b7 3bc6 	ldrh.w	r3, [r7, #3014]	@ 0xbc6
 8005684:	2b00      	cmp	r3, #0
 8005686:	d105      	bne.n	8005694 <OTA_Receive+0x80>
		{
			f_close(&sys.OTA_File);
 8005688:	4821      	ldr	r0, [pc, #132]	@ (8005710 <OTA_Receive+0xfc>)
 800568a:	f005 f89f 	bl	800a7cc <f_close>
			return -1;
 800568e:	f04f 33ff 	mov.w	r3, #4294967295
 8005692:	e035      	b.n	8005700 <OTA_Receive+0xec>
		}
		size_t base64_len = strlen((char*)rx_buffer);
 8005694:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8005698:	4618      	mov	r0, r3
 800569a:	f7fa fda3 	bl	80001e4 <strlen>
 800569e:	f8c7 0bc0 	str.w	r0, [r7, #3008]	@ 0xbc0
		size_t bin_len = Base64_Decode((char*)rx_buffer, bin_buffer, base64_len);
 80056a2:	4639      	mov	r1, r7
 80056a4:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80056a8:	f8d7 2bc0 	ldr.w	r2, [r7, #3008]	@ 0xbc0
 80056ac:	4618      	mov	r0, r3
 80056ae:	f7fc fec1 	bl	8002434 <Base64_Decode>
 80056b2:	f8c7 0bbc 	str.w	r0, [r7, #3004]	@ 0xbbc
		f_write(&sys.OTA_File, bin_buffer, bin_len, &bytes_written);
 80056b6:	f207 53dc 	addw	r3, r7, #1500	@ 0x5dc
 80056ba:	4639      	mov	r1, r7
 80056bc:	f8d7 2bbc 	ldr.w	r2, [r7, #3004]	@ 0xbbc
 80056c0:	4813      	ldr	r0, [pc, #76]	@ (8005710 <OTA_Receive+0xfc>)
 80056c2:	f004 fe7a 	bl	800a3ba <f_write>
		if (bytes_written != bin_len)
 80056c6:	f607 33c8 	addw	r3, r7, #3016	@ 0xbc8
 80056ca:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f8d7 2bbc 	ldr.w	r2, [r7, #3004]	@ 0xbbc
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d005      	beq.n	80056e4 <OTA_Receive+0xd0>
		{
			f_close(&sys.OTA_File);
 80056d8:	480d      	ldr	r0, [pc, #52]	@ (8005710 <OTA_Receive+0xfc>)
 80056da:	f005 f877 	bl	800a7cc <f_close>
			return -1;
 80056de:	f04f 33ff 	mov.w	r3, #4294967295
 80056e2:	e00d      	b.n	8005700 <OTA_Receive+0xec>
		}
		SIM_Send_TCP("ACK");
 80056e4:	480b      	ldr	r0, [pc, #44]	@ (8005714 <OTA_Receive+0x100>)
 80056e6:	f7fc fcad 	bl	8002044 <SIM_Send_TCP>
	{
 80056ea:	e7a0      	b.n	800562e <OTA_Receive+0x1a>
			break;
 80056ec:	bf00      	nop
	}

	f_close(&sys.OTA_File);
 80056ee:	4808      	ldr	r0, [pc, #32]	@ (8005710 <OTA_Receive+0xfc>)
 80056f0:	f005 f86c 	bl	800a7cc <f_close>
    sys.OTA_File_isOpen = 0;
 80056f4:	4a08      	ldr	r2, [pc, #32]	@ (8005718 <OTA_Receive+0x104>)
 80056f6:	7813      	ldrb	r3, [r2, #0]
 80056f8:	f023 0301 	bic.w	r3, r3, #1
 80056fc:	7013      	strb	r3, [r2, #0]
	return 0;
 80056fe:	2300      	movs	r3, #0
}
 8005700:	4618      	mov	r0, r3
 8005702:	f607 37c8 	addw	r7, r7, #3016	@ 0xbc8
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
 800570a:	bf00      	nop
 800570c:	08017b54 	.word	0x08017b54
 8005710:	200005dc 	.word	0x200005dc
 8005714:	08017b58 	.word	0x08017b58
 8005718:	200005d8 	.word	0x200005d8

0800571c <OTA_CRC_Check>:

int OTA_CRC_Check(void)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	f5ad 6d8c 	sub.w	sp, sp, #1120	@ 0x460
 8005722:	af00      	add	r7, sp, #0
	FRESULT fRes = 0;
 8005724:	2300      	movs	r3, #0
 8005726:	f887 3457 	strb.w	r3, [r7, #1111]	@ 0x457
	UINT read = 0;
 800572a:	2300      	movs	r3, #0
 800572c:	f8c7 3448 	str.w	r3, [r7, #1096]	@ 0x448
	uint16_t ota_crc = 0;
 8005730:	2300      	movs	r3, #0
 8005732:	f8a7 3454 	strh.w	r3, [r7, #1108]	@ 0x454
	uint8_t rx_buffer[64];
	uint32_t calc_crc = 0;
 8005736:	2300      	movs	r3, #0
 8005738:	f8c7 345c 	str.w	r3, [r7, #1116]	@ 0x45c

	SIM_Receive_Response((char*)rx_buffer, 5000);
 800573c:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8005740:	f241 3188 	movw	r1, #5000	@ 0x1388
 8005744:	4618      	mov	r0, r3
 8005746:	f7fc fa21 	bl	8001b8c <SIM_Receive_Response>
	uint8_t crc_bin[8];
	size_t crc_len = Base64_Decode((char*)rx_buffer, crc_bin, sizeof(crc_bin));
 800574a:	f507 6180 	add.w	r1, r7, #1024	@ 0x400
 800574e:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8005752:	2208      	movs	r2, #8
 8005754:	4618      	mov	r0, r3
 8005756:	f7fc fe6d 	bl	8002434 <Base64_Decode>
 800575a:	f8c7 0450 	str.w	r0, [r7, #1104]	@ 0x450
	if (crc_len == 4)
 800575e:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8005762:	2b04      	cmp	r3, #4
 8005764:	d118      	bne.n	8005798 <OTA_CRC_Check+0x7c>
	{
		ota_crc = (crc_bin[0] << 24) | (crc_bin[1] << 16) | (crc_bin[2] << 8) | crc_bin[3];
 8005766:	f897 3402 	ldrb.w	r3, [r7, #1026]	@ 0x402
 800576a:	b21b      	sxth	r3, r3
 800576c:	021b      	lsls	r3, r3, #8
 800576e:	b21a      	sxth	r2, r3
 8005770:	f897 3403 	ldrb.w	r3, [r7, #1027]	@ 0x403
 8005774:	b21b      	sxth	r3, r3
 8005776:	4313      	orrs	r3, r2
 8005778:	b21b      	sxth	r3, r3
 800577a:	f8a7 3454 	strh.w	r3, [r7, #1108]	@ 0x454
	else
	{
		return -1;
	}

	fRes = f_open(&sys.OTA_File, OTA_FILE_NAME, FA_READ);
 800577e:	2201      	movs	r2, #1
 8005780:	493b      	ldr	r1, [pc, #236]	@ (8005870 <OTA_CRC_Check+0x154>)
 8005782:	483c      	ldr	r0, [pc, #240]	@ (8005874 <OTA_CRC_Check+0x158>)
 8005784:	f004 fb2e 	bl	8009de4 <f_open>
 8005788:	4603      	mov	r3, r0
 800578a:	f887 3457 	strb.w	r3, [r7, #1111]	@ 0x457
	if (fRes != FR_OK)
 800578e:	f897 3457 	ldrb.w	r3, [r7, #1111]	@ 0x457
 8005792:	2b00      	cmp	r3, #0
 8005794:	d006      	beq.n	80057a4 <OTA_CRC_Check+0x88>
 8005796:	e002      	b.n	800579e <OTA_CRC_Check+0x82>
		return -1;
 8005798:	f04f 33ff 	mov.w	r3, #4294967295
 800579c:	e063      	b.n	8005866 <OTA_CRC_Check+0x14a>
	{
		return -1;
 800579e:	f04f 33ff 	mov.w	r3, #4294967295
 80057a2:	e060      	b.n	8005866 <OTA_CRC_Check+0x14a>
	}

	uint32_t size = f_size(&sys.OTA_File);
 80057a4:	4b34      	ldr	r3, [pc, #208]	@ (8005878 <OTA_CRC_Check+0x15c>)
 80057a6:	691b      	ldr	r3, [r3, #16]
 80057a8:	f8c7 3458 	str.w	r3, [r7, #1112]	@ 0x458
    HAL_CRCEx_Input_Data_Reverse(HCRC, CRC_INPUTDATA_INVERSION_BYTE);
 80057ac:	2120      	movs	r1, #32
 80057ae:	4833      	ldr	r0, [pc, #204]	@ (800587c <OTA_CRC_Check+0x160>)
 80057b0:	f007 fd28 	bl	800d204 <HAL_CRCEx_Input_Data_Reverse>
    HAL_CRCEx_Output_Data_Reverse(HCRC, CRC_OUTPUTDATA_INVERSION_ENABLE);
 80057b4:	2180      	movs	r1, #128	@ 0x80
 80057b6:	4831      	ldr	r0, [pc, #196]	@ (800587c <OTA_CRC_Check+0x160>)
 80057b8:	f007 fd40 	bl	800d23c <HAL_CRCEx_Output_Data_Reverse>
    HCRC->Instance->INIT = 0xFFFFFFFF;
 80057bc:	4b2f      	ldr	r3, [pc, #188]	@ (800587c <OTA_CRC_Check+0x160>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f04f 32ff 	mov.w	r2, #4294967295
 80057c4:	611a      	str	r2, [r3, #16]
    HAL_CRCEx_Polynomial_Set(HCRC, 0x04c11db7, CRC_POLYLENGTH_32B);
 80057c6:	2200      	movs	r2, #0
 80057c8:	492d      	ldr	r1, [pc, #180]	@ (8005880 <OTA_CRC_Check+0x164>)
 80057ca:	482c      	ldr	r0, [pc, #176]	@ (800587c <OTA_CRC_Check+0x160>)
 80057cc:	f007 fc8c 	bl	800d0e8 <HAL_CRCEx_Polynomial_Set>

	while (size > 0)
 80057d0:	e038      	b.n	8005844 <OTA_CRC_Check+0x128>
	{
		uint8_t buffer[1024];
		UINT to_read = (size > sizeof(buffer)) ? sizeof(buffer) : size;
 80057d2:	f8d7 3458 	ldr.w	r3, [r7, #1112]	@ 0x458
 80057d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057da:	bf28      	it	cs
 80057dc:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 80057e0:	f8c7 344c 	str.w	r3, [r7, #1100]	@ 0x44c
		if (f_read(&sys.OTA_File, buffer, to_read, &read) != FR_OK || read == 0)
 80057e4:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 80057e8:	4639      	mov	r1, r7
 80057ea:	f8d7 244c 	ldr.w	r2, [r7, #1100]	@ 0x44c
 80057ee:	4821      	ldr	r0, [pc, #132]	@ (8005874 <OTA_CRC_Check+0x158>)
 80057f0:	f004 fc90 	bl	800a114 <f_read>
 80057f4:	4603      	mov	r3, r0
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d103      	bne.n	8005802 <OTA_CRC_Check+0xe6>
 80057fa:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d105      	bne.n	800580e <OTA_CRC_Check+0xf2>
		{
			f_close(&sys.OTA_File);
 8005802:	481c      	ldr	r0, [pc, #112]	@ (8005874 <OTA_CRC_Check+0x158>)
 8005804:	f004 ffe2 	bl	800a7cc <f_close>
			return -1;
 8005808:	f04f 33ff 	mov.w	r3, #4294967295
 800580c:	e02b      	b.n	8005866 <OTA_CRC_Check+0x14a>
		}
		calc_crc = HAL_CRC_Accumulate(HCRC, (uint32_t *)buffer, read / 4 + (read % 4 != 0));
 800580e:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 8005812:	089b      	lsrs	r3, r3, #2
 8005814:	f8d7 2448 	ldr.w	r2, [r7, #1096]	@ 0x448
 8005818:	f002 0203 	and.w	r2, r2, #3
 800581c:	2a00      	cmp	r2, #0
 800581e:	bf14      	ite	ne
 8005820:	2201      	movne	r2, #1
 8005822:	2200      	moveq	r2, #0
 8005824:	b2d2      	uxtb	r2, r2
 8005826:	441a      	add	r2, r3
 8005828:	463b      	mov	r3, r7
 800582a:	4619      	mov	r1, r3
 800582c:	4813      	ldr	r0, [pc, #76]	@ (800587c <OTA_CRC_Check+0x160>)
 800582e:	f007 fb4d 	bl	800cecc <HAL_CRC_Accumulate>
 8005832:	f8c7 045c 	str.w	r0, [r7, #1116]	@ 0x45c
		size -= read;
 8005836:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 800583a:	f8d7 2458 	ldr.w	r2, [r7, #1112]	@ 0x458
 800583e:	1ad3      	subs	r3, r2, r3
 8005840:	f8c7 3458 	str.w	r3, [r7, #1112]	@ 0x458
	while (size > 0)
 8005844:	f8d7 3458 	ldr.w	r3, [r7, #1112]	@ 0x458
 8005848:	2b00      	cmp	r3, #0
 800584a:	d1c2      	bne.n	80057d2 <OTA_CRC_Check+0xb6>
	}

	f_close(&sys.OTA_File);
 800584c:	4809      	ldr	r0, [pc, #36]	@ (8005874 <OTA_CRC_Check+0x158>)
 800584e:	f004 ffbd 	bl	800a7cc <f_close>

	if (calc_crc != ota_crc)
 8005852:	f8b7 3454 	ldrh.w	r3, [r7, #1108]	@ 0x454
 8005856:	f8d7 245c 	ldr.w	r2, [r7, #1116]	@ 0x45c
 800585a:	429a      	cmp	r2, r3
 800585c:	d002      	beq.n	8005864 <OTA_CRC_Check+0x148>
	{
		return -1; // CRC non corrisponde
 800585e:	f04f 33ff 	mov.w	r3, #4294967295
 8005862:	e000      	b.n	8005866 <OTA_CRC_Check+0x14a>
	}
	
	return 0; // CRC OK
 8005864:	2300      	movs	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	f507 678c 	add.w	r7, r7, #1120	@ 0x460
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}
 8005870:	08017b44 	.word	0x08017b44
 8005874:	200005dc 	.word	0x200005dc
 8005878:	200005d8 	.word	0x200005d8
 800587c:	2000015c 	.word	0x2000015c
 8005880:	04c11db7 	.word	0x04c11db7

08005884 <OTA_Apply>:


/*-----APPLICAZIONE UPDATE-----*/
int OTA_Apply(void)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b098      	sub	sp, #96	@ 0x60
 8005888:	af00      	add	r7, sp, #0
	FRESULT fRes = 0;
 800588a:	2300      	movs	r3, #0
 800588c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	int32_t result = 0;
 8005890:	2300      	movs	r3, #0
 8005892:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uint8_t ota_bank = 0;
 8005894:	2300      	movs	r3, #0
 8005896:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
	uint32_t faddr = 0;
 800589a:	2300      	movs	r3, #0
 800589c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t size = 0;
 800589e:	2300      	movs	r3, #0
 80058a0:	65bb      	str	r3, [r7, #88]	@ 0x58
	uint64_t pword = 0;
 80058a2:	f04f 0200 	mov.w	r2, #0
 80058a6:	f04f 0300 	mov.w	r3, #0
 80058aa:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
	uint32_t faddr_off = 0;
 80058ae:	2300      	movs	r3, #0
 80058b0:	657b      	str	r3, [r7, #84]	@ 0x54
	UINT read = 0;
 80058b2:	2300      	movs	r3, #0
 80058b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t PageError = 0;
 80058b6:	2300      	movs	r3, #0
 80058b8:	63bb      	str	r3, [r7, #56]	@ 0x38
	FLASH_EraseInitTypeDef erase_cfg = {0};
 80058ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80058be:	2200      	movs	r2, #0
 80058c0:	601a      	str	r2, [r3, #0]
 80058c2:	605a      	str	r2, [r3, #4]
 80058c4:	609a      	str	r2, [r3, #8]
 80058c6:	60da      	str	r2, [r3, #12]

	const uint32_t BANKSIZE = FLASH_SIZE >> 1;
 80058c8:	4b68      	ldr	r3, [pc, #416]	@ (8005a6c <OTA_Apply+0x1e8>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	b29b      	uxth	r3, r3
 80058ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d006      	beq.n	80058e4 <OTA_Apply+0x60>
 80058d6:	4b65      	ldr	r3, [pc, #404]	@ (8005a6c <OTA_Apply+0x1e8>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	029b      	lsls	r3, r3, #10
 80058dc:	085a      	lsrs	r2, r3, #1
 80058de:	4b64      	ldr	r3, [pc, #400]	@ (8005a70 <OTA_Apply+0x1ec>)
 80058e0:	4013      	ands	r3, r2
 80058e2:	e001      	b.n	80058e8 <OTA_Apply+0x64>
 80058e4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80058e8:	64bb      	str	r3, [r7, #72]	@ 0x48

	FLASH_OBProgramInitTypeDef ob = {0};
 80058ea:	463b      	mov	r3, r7
 80058ec:	2228      	movs	r2, #40	@ 0x28
 80058ee:	2100      	movs	r1, #0
 80058f0:	4618      	mov	r0, r3
 80058f2:	f010 fe59 	bl	80165a8 <memset>

	HAL_FLASHEx_OBGetConfig(&ob);
 80058f6:	463b      	mov	r3, r7
 80058f8:	4618      	mov	r0, r3
 80058fa:	f008 f995 	bl	800dc28 <HAL_FLASHEx_OBGetConfig>

	if ((ob.USERConfig & FLASH_OPTR_DUALBANK) == 0)
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005904:	2b00      	cmp	r3, #0
 8005906:	d102      	bne.n	800590e <OTA_Apply+0x8a>
	{
		return -1;
 8005908:	f04f 33ff 	mov.w	r3, #4294967295
 800590c:	e0aa      	b.n	8005a64 <OTA_Apply+0x1e0>
	}

	ota_bank = (ob.USERConfig & FLASH_OPTR_BFB2) ? FLASH_BANK_1 : FLASH_BANK_2;
 800590e:	69bb      	ldr	r3, [r7, #24]
 8005910:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005914:	2b00      	cmp	r3, #0
 8005916:	d001      	beq.n	800591c <OTA_Apply+0x98>
 8005918:	2301      	movs	r3, #1
 800591a:	e000      	b.n	800591e <OTA_Apply+0x9a>
 800591c:	2302      	movs	r3, #2
 800591e:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

	// L'indirizzo deve essere sempre quello del banco 2 (se fa il boot da BANK2 il BANK1 viene rimappato)
	faddr = FLASH_BASE + BANKSIZE;
 8005922:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005924:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8005928:	64fb      	str	r3, [r7, #76]	@ 0x4c

	if (HAL_FLASH_Unlock() != HAL_OK)
 800592a:	f007 ff51 	bl	800d7d0 <HAL_FLASH_Unlock>
 800592e:	4603      	mov	r3, r0
 8005930:	2b00      	cmp	r3, #0
 8005932:	d002      	beq.n	800593a <OTA_Apply+0xb6>
	{
		return -1;
 8005934:	f04f 33ff 	mov.w	r3, #4294967295
 8005938:	e094      	b.n	8005a64 <OTA_Apply+0x1e0>
	}

	f_close(&sys.OTA_File);
 800593a:	484e      	ldr	r0, [pc, #312]	@ (8005a74 <OTA_Apply+0x1f0>)
 800593c:	f004 ff46 	bl	800a7cc <f_close>
	fRes = f_open(&sys.OTA_File, OTA_FILE_NAME, FA_READ);
 8005940:	2201      	movs	r2, #1
 8005942:	494d      	ldr	r1, [pc, #308]	@ (8005a78 <OTA_Apply+0x1f4>)
 8005944:	484b      	ldr	r0, [pc, #300]	@ (8005a74 <OTA_Apply+0x1f0>)
 8005946:	f004 fa4d 	bl	8009de4 <f_open>
 800594a:	4603      	mov	r3, r0
 800594c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

	if (fRes != FR_OK)
 8005950:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8005954:	2b00      	cmp	r3, #0
 8005956:	d003      	beq.n	8005960 <OTA_Apply+0xdc>
	{
		result = -1;
 8005958:	f04f 33ff 	mov.w	r3, #4294967295
 800595c:	65fb      	str	r3, [r7, #92]	@ 0x5c
		goto DONE;
 800595e:	e07b      	b.n	8005a58 <OTA_Apply+0x1d4>
	}

	if ((size = f_size(&sys.OTA_File)) > BANKSIZE)
 8005960:	4b46      	ldr	r3, [pc, #280]	@ (8005a7c <OTA_Apply+0x1f8>)
 8005962:	691b      	ldr	r3, [r3, #16]
 8005964:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005966:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005968:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800596a:	429a      	cmp	r2, r3
 800596c:	d903      	bls.n	8005976 <OTA_Apply+0xf2>
	{
		result = -1;
 800596e:	f04f 33ff 	mov.w	r3, #4294967295
 8005972:	65fb      	str	r3, [r7, #92]	@ 0x5c
		goto DONE;
 8005974:	e070      	b.n	8005a58 <OTA_Apply+0x1d4>
	}

	erase_cfg.TypeErase = FLASH_TYPEERASE_MASSERASE;
 8005976:	2301      	movs	r3, #1
 8005978:	62bb      	str	r3, [r7, #40]	@ 0x28
	erase_cfg.Banks = ota_bank;
 800597a:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800597e:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (HAL_FLASHEx_Erase(&erase_cfg, &PageError) != HAL_OK)
 8005980:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8005984:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005988:	4611      	mov	r1, r2
 800598a:	4618      	mov	r0, r3
 800598c:	f008 f842 	bl	800da14 <HAL_FLASHEx_Erase>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d026      	beq.n	80059e4 <OTA_Apply+0x160>
	{
		result = -1;
 8005996:	f04f 33ff 	mov.w	r3, #4294967295
 800599a:	65fb      	str	r3, [r7, #92]	@ 0x5c
		goto DONE;
 800599c:	e05c      	b.n	8005a58 <OTA_Apply+0x1d4>
	}

	while (size > 0)
	{
		pword = 0;
 800599e:	f04f 0200 	mov.w	r2, #0
 80059a2:	f04f 0300 	mov.w	r3, #0
 80059a6:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
		if (f_read(&sys.OTA_File, (uint8_t *)&pword, sizeof(pword), &read) < 0)
 80059aa:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80059ae:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80059b2:	2208      	movs	r2, #8
 80059b4:	482f      	ldr	r0, [pc, #188]	@ (8005a74 <OTA_Apply+0x1f0>)
 80059b6:	f004 fbad 	bl	800a114 <f_read>
			break;
		if (read == 0)
 80059ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d015      	beq.n	80059ec <OTA_Apply+0x168>
			break;
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, faddr + faddr_off, pword) != HAL_OK)
 80059c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80059c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059c4:	18d1      	adds	r1, r2, r3
 80059c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80059ca:	2000      	movs	r0, #0
 80059cc:	f007 fe94 	bl	800d6f8 <HAL_FLASH_Program>
 80059d0:	4603      	mov	r3, r0
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10c      	bne.n	80059f0 <OTA_Apply+0x16c>
			break;
		faddr_off += sizeof(pword);
 80059d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059d8:	3308      	adds	r3, #8
 80059da:	657b      	str	r3, [r7, #84]	@ 0x54
		size -= read;
 80059dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	65bb      	str	r3, [r7, #88]	@ 0x58
	while (size > 0)
 80059e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d1d9      	bne.n	800599e <OTA_Apply+0x11a>
 80059ea:	e002      	b.n	80059f2 <OTA_Apply+0x16e>
			break;
 80059ec:	bf00      	nop
 80059ee:	e000      	b.n	80059f2 <OTA_Apply+0x16e>
			break;
 80059f0:	bf00      	nop
	}

	if (size > 0)
 80059f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d003      	beq.n	8005a00 <OTA_Apply+0x17c>
	{
		result = -1;
 80059f8:	f04f 33ff 	mov.w	r3, #4294967295
 80059fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
		goto DONE;
 80059fe:	e02b      	b.n	8005a58 <OTA_Apply+0x1d4>
	}

	HAL_FLASH_Lock();
 8005a00:	f007 ff08 	bl	800d814 <HAL_FLASH_Lock>

	HAL_FLASHEx_OBGetConfig(&ob);
 8005a04:	463b      	mov	r3, r7
 8005a06:	4618      	mov	r0, r3
 8005a08:	f008 f90e 	bl	800dc28 <HAL_FLASHEx_OBGetConfig>
	HAL_FLASH_Unlock();
 8005a0c:	f007 fee0 	bl	800d7d0 <HAL_FLASH_Unlock>
	HAL_FLASH_OB_Unlock();
 8005a10:	f007 ff10 	bl	800d834 <HAL_FLASH_OB_Unlock>

	ob.OptionType = OPTIONBYTE_USER;
 8005a14:	2304      	movs	r3, #4
 8005a16:	603b      	str	r3, [r7, #0]
	ob.USERType = OB_USER_BFB2;
 8005a18:	2380      	movs	r3, #128	@ 0x80
 8005a1a:	617b      	str	r3, [r7, #20]
	ob.USERConfig = (ota_bank == FLASH_BANK_2) ? FLASH_OPTR_BFB2 : 0;
 8005a1c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d102      	bne.n	8005a2a <OTA_Apply+0x1a6>
 8005a24:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005a28:	e000      	b.n	8005a2c <OTA_Apply+0x1a8>
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	61bb      	str	r3, [r7, #24]

	if (HAL_FLASHEx_OBProgram(&ob) != HAL_OK)
 8005a2e:	463b      	mov	r3, r7
 8005a30:	4618      	mov	r0, r3
 8005a32:	f008 f88b 	bl	800db4c <HAL_FLASHEx_OBProgram>
 8005a36:	4603      	mov	r3, r0
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d007      	beq.n	8005a4c <OTA_Apply+0x1c8>
	{
		HAL_FLASH_OB_Lock();
 8005a3c:	f007 ff16 	bl	800d86c <HAL_FLASH_OB_Lock>
		HAL_FLASH_Lock();
 8005a40:	f007 fee8 	bl	800d814 <HAL_FLASH_Lock>
		result = -1;
 8005a44:	f04f 33ff 	mov.w	r3, #4294967295
 8005a48:	65fb      	str	r3, [r7, #92]	@ 0x5c
		goto DONE;
 8005a4a:	e005      	b.n	8005a58 <OTA_Apply+0x1d4>
	}

	HAL_FLASH_OB_Launch();
 8005a4c:	f007 ff1e 	bl	800d88c <HAL_FLASH_OB_Launch>
	HAL_FLASH_OB_Lock();
 8005a50:	f007 ff0c 	bl	800d86c <HAL_FLASH_OB_Lock>
	HAL_FLASH_Lock();
 8005a54:	f007 fede 	bl	800d814 <HAL_FLASH_Lock>

	DONE:

	f_close(&sys.OTA_File);
 8005a58:	4806      	ldr	r0, [pc, #24]	@ (8005a74 <OTA_Apply+0x1f0>)
 8005a5a:	f004 feb7 	bl	800a7cc <f_close>

	HAL_FLASH_Lock();
 8005a5e:	f007 fed9 	bl	800d814 <HAL_FLASH_Lock>

	return result;
 8005a62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3760      	adds	r7, #96	@ 0x60
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	1fff75e0 	.word	0x1fff75e0
 8005a70:	01fffe00 	.word	0x01fffe00
 8005a74:	200005dc 	.word	0x200005dc
 8005a78:	08017b44 	.word	0x08017b44
 8005a7c:	200005d8 	.word	0x200005d8

08005a80 <Save_Data>:
#include "init.h"


/*-----ACQUISIZIONE MISURE E LOG DEI DATI-----*/
void Save_Data(void)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b08a      	sub	sp, #40	@ 0x28
 8005a84:	af00      	add	r7, sp, #0
	if(flags.ADC_Half_Buffer)
 8005a86:	4b6d      	ldr	r3, [pc, #436]	@ (8005c3c <Save_Data+0x1bc>)
 8005a88:	781b      	ldrb	r3, [r3, #0]
 8005a8a:	f003 0302 	and.w	r3, r3, #2
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d032      	beq.n	8005afa <Save_Data+0x7a>
	{
		memcpy(Saving_Buffer + Address_Offset, &Pressure[0], PRESS_HALF_LEN);
 8005a94:	4b6a      	ldr	r3, [pc, #424]	@ (8005c40 <Save_Data+0x1c0>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	461a      	mov	r2, r3
 8005a9a:	4b6a      	ldr	r3, [pc, #424]	@ (8005c44 <Save_Data+0x1c4>)
 8005a9c:	4413      	add	r3, r2
 8005a9e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8005aa2:	4969      	ldr	r1, [pc, #420]	@ (8005c48 <Save_Data+0x1c8>)
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f010 fe03 	bl	80166b0 <memcpy>
		Last_Pressure = 0;
 8005aaa:	4b68      	ldr	r3, [pc, #416]	@ (8005c4c <Save_Data+0x1cc>)
 8005aac:	2200      	movs	r2, #0
 8005aae:	801a      	strh	r2, [r3, #0]
		for(int i = 0; i < PRESS_HALF_SAMPLES; i++)
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ab4:	e00c      	b.n	8005ad0 <Save_Data+0x50>
		{
			Last_Pressure += Pressure[i];
 8005ab6:	4a64      	ldr	r2, [pc, #400]	@ (8005c48 <Save_Data+0x1c8>)
 8005ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aba:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8005abe:	4b63      	ldr	r3, [pc, #396]	@ (8005c4c <Save_Data+0x1cc>)
 8005ac0:	881b      	ldrh	r3, [r3, #0]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	b29a      	uxth	r2, r3
 8005ac6:	4b61      	ldr	r3, [pc, #388]	@ (8005c4c <Save_Data+0x1cc>)
 8005ac8:	801a      	strh	r2, [r3, #0]
		for(int i = 0; i < PRESS_HALF_SAMPLES; i++)
 8005aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005acc:	3301      	adds	r3, #1
 8005ace:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad2:	2bc7      	cmp	r3, #199	@ 0xc7
 8005ad4:	ddef      	ble.n	8005ab6 <Save_Data+0x36>
		}
		Last_Pressure = (uint16_t)(Last_Pressure / PRESS_HALF_SAMPLES);
 8005ad6:	4b5d      	ldr	r3, [pc, #372]	@ (8005c4c <Save_Data+0x1cc>)
 8005ad8:	881b      	ldrh	r3, [r3, #0]
 8005ada:	4a5d      	ldr	r2, [pc, #372]	@ (8005c50 <Save_Data+0x1d0>)
 8005adc:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae0:	099b      	lsrs	r3, r3, #6
 8005ae2:	b29a      	uxth	r2, r3
 8005ae4:	4b59      	ldr	r3, [pc, #356]	@ (8005c4c <Save_Data+0x1cc>)
 8005ae6:	801a      	strh	r2, [r3, #0]
		Warning_Detection(&Pressure[0]);
 8005ae8:	4857      	ldr	r0, [pc, #348]	@ (8005c48 <Save_Data+0x1c8>)
 8005aea:	f000 fb47 	bl	800617c <Warning_Detection>
		flags.ADC_Half_Buffer = 0;
 8005aee:	4a53      	ldr	r2, [pc, #332]	@ (8005c3c <Save_Data+0x1bc>)
 8005af0:	7813      	ldrb	r3, [r2, #0]
 8005af2:	f023 0302 	bic.w	r3, r3, #2
 8005af6:	7013      	strb	r3, [r2, #0]
 8005af8:	e039      	b.n	8005b6e <Save_Data+0xee>
	}
	else if(flags.ADC_Full_Buffer)
 8005afa:	4b50      	ldr	r3, [pc, #320]	@ (8005c3c <Save_Data+0x1bc>)
 8005afc:	781b      	ldrb	r3, [r3, #0]
 8005afe:	f003 0304 	and.w	r3, r3, #4
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d032      	beq.n	8005b6e <Save_Data+0xee>
	{
		memcpy(Saving_Buffer + Address_Offset, &Pressure[PRESS_HALF_SAMPLES], PRESS_HALF_LEN);
 8005b08:	4b4d      	ldr	r3, [pc, #308]	@ (8005c40 <Save_Data+0x1c0>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	461a      	mov	r2, r3
 8005b0e:	4b4d      	ldr	r3, [pc, #308]	@ (8005c44 <Save_Data+0x1c4>)
 8005b10:	4413      	add	r3, r2
 8005b12:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8005b16:	494f      	ldr	r1, [pc, #316]	@ (8005c54 <Save_Data+0x1d4>)
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f010 fdc9 	bl	80166b0 <memcpy>
		Last_Pressure = 0;
 8005b1e:	4b4b      	ldr	r3, [pc, #300]	@ (8005c4c <Save_Data+0x1cc>)
 8005b20:	2200      	movs	r2, #0
 8005b22:	801a      	strh	r2, [r3, #0]
		for(int i = PRESS_HALF_SAMPLES; i < PRESS_FULL_SAMPLES; i++)
 8005b24:	23c8      	movs	r3, #200	@ 0xc8
 8005b26:	623b      	str	r3, [r7, #32]
 8005b28:	e00c      	b.n	8005b44 <Save_Data+0xc4>
		{
			Last_Pressure += Pressure[i];
 8005b2a:	4a47      	ldr	r2, [pc, #284]	@ (8005c48 <Save_Data+0x1c8>)
 8005b2c:	6a3b      	ldr	r3, [r7, #32]
 8005b2e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8005b32:	4b46      	ldr	r3, [pc, #280]	@ (8005c4c <Save_Data+0x1cc>)
 8005b34:	881b      	ldrh	r3, [r3, #0]
 8005b36:	4413      	add	r3, r2
 8005b38:	b29a      	uxth	r2, r3
 8005b3a:	4b44      	ldr	r3, [pc, #272]	@ (8005c4c <Save_Data+0x1cc>)
 8005b3c:	801a      	strh	r2, [r3, #0]
		for(int i = PRESS_HALF_SAMPLES; i < PRESS_FULL_SAMPLES; i++)
 8005b3e:	6a3b      	ldr	r3, [r7, #32]
 8005b40:	3301      	adds	r3, #1
 8005b42:	623b      	str	r3, [r7, #32]
 8005b44:	6a3b      	ldr	r3, [r7, #32]
 8005b46:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8005b4a:	dbee      	blt.n	8005b2a <Save_Data+0xaa>
		}
		Last_Pressure = (uint16_t)(Last_Pressure / PRESS_HALF_SAMPLES);
 8005b4c:	4b3f      	ldr	r3, [pc, #252]	@ (8005c4c <Save_Data+0x1cc>)
 8005b4e:	881b      	ldrh	r3, [r3, #0]
 8005b50:	4a3f      	ldr	r2, [pc, #252]	@ (8005c50 <Save_Data+0x1d0>)
 8005b52:	fba2 2303 	umull	r2, r3, r2, r3
 8005b56:	099b      	lsrs	r3, r3, #6
 8005b58:	b29a      	uxth	r2, r3
 8005b5a:	4b3c      	ldr	r3, [pc, #240]	@ (8005c4c <Save_Data+0x1cc>)
 8005b5c:	801a      	strh	r2, [r3, #0]
		Warning_Detection(&Pressure[PRESS_HALF_SAMPLES]);
 8005b5e:	483d      	ldr	r0, [pc, #244]	@ (8005c54 <Save_Data+0x1d4>)
 8005b60:	f000 fb0c 	bl	800617c <Warning_Detection>
		flags.ADC_Full_Buffer = 0;
 8005b64:	4a35      	ldr	r2, [pc, #212]	@ (8005c3c <Save_Data+0x1bc>)
 8005b66:	7813      	ldrb	r3, [r2, #0]
 8005b68:	f023 0304 	bic.w	r3, r3, #4
 8005b6c:	7013      	strb	r3, [r2, #0]
	}
	flags.ADC_Complete = 0;
 8005b6e:	4a33      	ldr	r2, [pc, #204]	@ (8005c3c <Save_Data+0x1bc>)
 8005b70:	7813      	ldrb	r3, [r2, #0]
 8005b72:	f023 0301 	bic.w	r3, r3, #1
 8005b76:	7013      	strb	r3, [r2, #0]
	Address_Offset += PRESS_HALF_LEN;
 8005b78:	4b31      	ldr	r3, [pc, #196]	@ (8005c40 <Save_Data+0x1c0>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8005b80:	4a2f      	ldr	r2, [pc, #188]	@ (8005c40 <Save_Data+0x1c0>)
 8005b82:	6013      	str	r3, [r2, #0]

	memcpy(Saving_Buffer + Address_Offset, Volume_Period, MAX_VOLUME_LEN);
 8005b84:	4b2e      	ldr	r3, [pc, #184]	@ (8005c40 <Save_Data+0x1c0>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	461a      	mov	r2, r3
 8005b8a:	4b2e      	ldr	r3, [pc, #184]	@ (8005c44 <Save_Data+0x1c4>)
 8005b8c:	4413      	add	r3, r2
 8005b8e:	2228      	movs	r2, #40	@ 0x28
 8005b90:	4931      	ldr	r1, [pc, #196]	@ (8005c58 <Save_Data+0x1d8>)
 8005b92:	4618      	mov	r0, r3
 8005b94:	f010 fd8c 	bl	80166b0 <memcpy>
	uint8_t current_period_cnt = Period_cnt;
 8005b98:	4b30      	ldr	r3, [pc, #192]	@ (8005c5c <Save_Data+0x1dc>)
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	75fb      	strb	r3, [r7, #23]
	Last_Volume = 0;
 8005b9e:	4b30      	ldr	r3, [pc, #192]	@ (8005c60 <Save_Data+0x1e0>)
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < current_period_cnt; i++)
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	61fb      	str	r3, [r7, #28]
 8005ba8:	e00b      	b.n	8005bc2 <Save_Data+0x142>
	{
		Last_Volume += Volume_Period[i];
 8005baa:	4a2b      	ldr	r2, [pc, #172]	@ (8005c58 <Save_Data+0x1d8>)
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005bb2:	4b2b      	ldr	r3, [pc, #172]	@ (8005c60 <Save_Data+0x1e0>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4413      	add	r3, r2
 8005bb8:	4a29      	ldr	r2, [pc, #164]	@ (8005c60 <Save_Data+0x1e0>)
 8005bba:	6013      	str	r3, [r2, #0]
	for(int i = 0; i < current_period_cnt; i++)
 8005bbc:	69fb      	ldr	r3, [r7, #28]
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	61fb      	str	r3, [r7, #28]
 8005bc2:	7dfb      	ldrb	r3, [r7, #23]
 8005bc4:	69fa      	ldr	r2, [r7, #28]
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	dbef      	blt.n	8005baa <Save_Data+0x12a>
	}
	Last_Volume = (uint32_t)(Last_Volume / current_period_cnt);
 8005bca:	4b25      	ldr	r3, [pc, #148]	@ (8005c60 <Save_Data+0x1e0>)
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	7dfb      	ldrb	r3, [r7, #23]
 8005bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bd4:	4a22      	ldr	r2, [pc, #136]	@ (8005c60 <Save_Data+0x1e0>)
 8005bd6:	6013      	str	r3, [r2, #0]
	memset(Volume_Period, 0, sizeof(Volume_Period));
 8005bd8:	2228      	movs	r2, #40	@ 0x28
 8005bda:	2100      	movs	r1, #0
 8005bdc:	481e      	ldr	r0, [pc, #120]	@ (8005c58 <Save_Data+0x1d8>)
 8005bde:	f010 fce3 	bl	80165a8 <memset>
	Period_cnt = 0;
 8005be2:	4b1e      	ldr	r3, [pc, #120]	@ (8005c5c <Save_Data+0x1dc>)
 8005be4:	2200      	movs	r2, #0
 8005be6:	701a      	strb	r2, [r3, #0]
	Address_Offset += MAX_VOLUME_LEN;
 8005be8:	4b15      	ldr	r3, [pc, #84]	@ (8005c40 <Save_Data+0x1c0>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	3328      	adds	r3, #40	@ 0x28
 8005bee:	4a14      	ldr	r2, [pc, #80]	@ (8005c40 <Save_Data+0x1c0>)
 8005bf0:	6013      	str	r3, [r2, #0]

	if(sys.ACC_Present)
 8005bf2:	4b1c      	ldr	r3, [pc, #112]	@ (8005c64 <Save_Data+0x1e4>)
 8005bf4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005bf8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005bfc:	f003 0301 	and.w	r3, r3, #1
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	f000 809a 	beq.w	8005d3c <Save_Data+0x2bc>
	{
		memcpy(Saving_Buffer + Address_Offset, Acceleration, ACCELERATION_LEN);
 8005c08:	4b0d      	ldr	r3, [pc, #52]	@ (8005c40 <Save_Data+0x1c0>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8005c44 <Save_Data+0x1c4>)
 8005c10:	4413      	add	r3, r2
 8005c12:	4a15      	ldr	r2, [pc, #84]	@ (8005c68 <Save_Data+0x1e8>)
 8005c14:	4618      	mov	r0, r3
 8005c16:	4611      	mov	r1, r2
 8005c18:	f44f 63af 	mov.w	r3, #1400	@ 0x578
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	f010 fd47 	bl	80166b0 <memcpy>
		Last_Acceleration.x = 0;
 8005c22:	4b12      	ldr	r3, [pc, #72]	@ (8005c6c <Save_Data+0x1ec>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	805a      	strh	r2, [r3, #2]
		Last_Acceleration.y = 0;
 8005c28:	4b10      	ldr	r3, [pc, #64]	@ (8005c6c <Save_Data+0x1ec>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	809a      	strh	r2, [r3, #4]
		Last_Acceleration.z = 0;
 8005c2e:	4b0f      	ldr	r3, [pc, #60]	@ (8005c6c <Save_Data+0x1ec>)
 8005c30:	2200      	movs	r2, #0
 8005c32:	80da      	strh	r2, [r3, #6]
		for(int i = 0; i < ACCELERATION_LEN; i += 7)
 8005c34:	2300      	movs	r3, #0
 8005c36:	61bb      	str	r3, [r7, #24]
 8005c38:	e05c      	b.n	8005cf4 <Save_Data+0x274>
 8005c3a:	bf00      	nop
 8005c3c:	20001780 	.word	0x20001780
 8005c40:	20004958 	.word	0x20004958
 8005c44:	20004228 	.word	0x20004228
 8005c48:	200038f0 	.word	0x200038f0
 8005c4c:	200041b0 	.word	0x200041b0
 8005c50:	51eb851f 	.word	0x51eb851f
 8005c54:	20003a80 	.word	0x20003a80
 8005c58:	20003c10 	.word	0x20003c10
 8005c5c:	200038ec 	.word	0x200038ec
 8005c60:	200041b4 	.word	0x200041b4
 8005c64:	200005d8 	.word	0x200005d8
 8005c68:	20003c38 	.word	0x20003c38
 8005c6c:	200041b8 	.word	0x200041b8
		{
			Last_Acceleration.x += Acceleration[i+1] | (Acceleration[i+2] << 8); 
 8005c70:	4b7d      	ldr	r3, [pc, #500]	@ (8005e68 <Save_Data+0x3e8>)
 8005c72:	885a      	ldrh	r2, [r3, #2]
 8005c74:	69bb      	ldr	r3, [r7, #24]
 8005c76:	3301      	adds	r3, #1
 8005c78:	497c      	ldr	r1, [pc, #496]	@ (8005e6c <Save_Data+0x3ec>)
 8005c7a:	5ccb      	ldrb	r3, [r1, r3]
 8005c7c:	b219      	sxth	r1, r3
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	3302      	adds	r3, #2
 8005c82:	487a      	ldr	r0, [pc, #488]	@ (8005e6c <Save_Data+0x3ec>)
 8005c84:	5cc3      	ldrb	r3, [r0, r3]
 8005c86:	b21b      	sxth	r3, r3
 8005c88:	021b      	lsls	r3, r3, #8
 8005c8a:	b21b      	sxth	r3, r3
 8005c8c:	430b      	orrs	r3, r1
 8005c8e:	b21b      	sxth	r3, r3
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	4413      	add	r3, r2
 8005c94:	b29a      	uxth	r2, r3
 8005c96:	4b74      	ldr	r3, [pc, #464]	@ (8005e68 <Save_Data+0x3e8>)
 8005c98:	805a      	strh	r2, [r3, #2]
			Last_Acceleration.y += Acceleration[i+3] | (Acceleration[i+4] << 8); 
 8005c9a:	4b73      	ldr	r3, [pc, #460]	@ (8005e68 <Save_Data+0x3e8>)
 8005c9c:	889a      	ldrh	r2, [r3, #4]
 8005c9e:	69bb      	ldr	r3, [r7, #24]
 8005ca0:	3303      	adds	r3, #3
 8005ca2:	4972      	ldr	r1, [pc, #456]	@ (8005e6c <Save_Data+0x3ec>)
 8005ca4:	5ccb      	ldrb	r3, [r1, r3]
 8005ca6:	b219      	sxth	r1, r3
 8005ca8:	69bb      	ldr	r3, [r7, #24]
 8005caa:	3304      	adds	r3, #4
 8005cac:	486f      	ldr	r0, [pc, #444]	@ (8005e6c <Save_Data+0x3ec>)
 8005cae:	5cc3      	ldrb	r3, [r0, r3]
 8005cb0:	b21b      	sxth	r3, r3
 8005cb2:	021b      	lsls	r3, r3, #8
 8005cb4:	b21b      	sxth	r3, r3
 8005cb6:	430b      	orrs	r3, r1
 8005cb8:	b21b      	sxth	r3, r3
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	4413      	add	r3, r2
 8005cbe:	b29a      	uxth	r2, r3
 8005cc0:	4b69      	ldr	r3, [pc, #420]	@ (8005e68 <Save_Data+0x3e8>)
 8005cc2:	809a      	strh	r2, [r3, #4]
			Last_Acceleration.z += Acceleration[i+5] | (Acceleration[i+6] << 8); 
 8005cc4:	4b68      	ldr	r3, [pc, #416]	@ (8005e68 <Save_Data+0x3e8>)
 8005cc6:	88da      	ldrh	r2, [r3, #6]
 8005cc8:	69bb      	ldr	r3, [r7, #24]
 8005cca:	3305      	adds	r3, #5
 8005ccc:	4967      	ldr	r1, [pc, #412]	@ (8005e6c <Save_Data+0x3ec>)
 8005cce:	5ccb      	ldrb	r3, [r1, r3]
 8005cd0:	b219      	sxth	r1, r3
 8005cd2:	69bb      	ldr	r3, [r7, #24]
 8005cd4:	3306      	adds	r3, #6
 8005cd6:	4865      	ldr	r0, [pc, #404]	@ (8005e6c <Save_Data+0x3ec>)
 8005cd8:	5cc3      	ldrb	r3, [r0, r3]
 8005cda:	b21b      	sxth	r3, r3
 8005cdc:	021b      	lsls	r3, r3, #8
 8005cde:	b21b      	sxth	r3, r3
 8005ce0:	430b      	orrs	r3, r1
 8005ce2:	b21b      	sxth	r3, r3
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	4413      	add	r3, r2
 8005ce8:	b29a      	uxth	r2, r3
 8005cea:	4b5f      	ldr	r3, [pc, #380]	@ (8005e68 <Save_Data+0x3e8>)
 8005cec:	80da      	strh	r2, [r3, #6]
		for(int i = 0; i < ACCELERATION_LEN; i += 7)
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	3307      	adds	r3, #7
 8005cf2:	61bb      	str	r3, [r7, #24]
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8005cfa:	dbb9      	blt.n	8005c70 <Save_Data+0x1f0>
		}
		Last_Acceleration.x = (uint16_t)(Last_Acceleration.x / (ACCELERATION_LEN / 7));
 8005cfc:	4b5a      	ldr	r3, [pc, #360]	@ (8005e68 <Save_Data+0x3e8>)
 8005cfe:	885b      	ldrh	r3, [r3, #2]
 8005d00:	4a5b      	ldr	r2, [pc, #364]	@ (8005e70 <Save_Data+0x3f0>)
 8005d02:	fba2 2303 	umull	r2, r3, r2, r3
 8005d06:	099b      	lsrs	r3, r3, #6
 8005d08:	b29a      	uxth	r2, r3
 8005d0a:	4b57      	ldr	r3, [pc, #348]	@ (8005e68 <Save_Data+0x3e8>)
 8005d0c:	805a      	strh	r2, [r3, #2]
		Last_Acceleration.y = (uint16_t)(Last_Acceleration.y / (ACCELERATION_LEN / 7));
 8005d0e:	4b56      	ldr	r3, [pc, #344]	@ (8005e68 <Save_Data+0x3e8>)
 8005d10:	889b      	ldrh	r3, [r3, #4]
 8005d12:	4a57      	ldr	r2, [pc, #348]	@ (8005e70 <Save_Data+0x3f0>)
 8005d14:	fba2 2303 	umull	r2, r3, r2, r3
 8005d18:	099b      	lsrs	r3, r3, #6
 8005d1a:	b29a      	uxth	r2, r3
 8005d1c:	4b52      	ldr	r3, [pc, #328]	@ (8005e68 <Save_Data+0x3e8>)
 8005d1e:	809a      	strh	r2, [r3, #4]
		Last_Acceleration.z = (uint16_t)(Last_Acceleration.z / (ACCELERATION_LEN / 7));
 8005d20:	4b51      	ldr	r3, [pc, #324]	@ (8005e68 <Save_Data+0x3e8>)
 8005d22:	88db      	ldrh	r3, [r3, #6]
 8005d24:	4a52      	ldr	r2, [pc, #328]	@ (8005e70 <Save_Data+0x3f0>)
 8005d26:	fba2 2303 	umull	r2, r3, r2, r3
 8005d2a:	099b      	lsrs	r3, r3, #6
 8005d2c:	b29a      	uxth	r2, r3
 8005d2e:	4b4e      	ldr	r3, [pc, #312]	@ (8005e68 <Save_Data+0x3e8>)
 8005d30:	80da      	strh	r2, [r3, #6]
		flags.ACC_Complete = 0;
 8005d32:	4a50      	ldr	r2, [pc, #320]	@ (8005e74 <Save_Data+0x3f4>)
 8005d34:	7813      	ldrb	r3, [r2, #0]
 8005d36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d3a:	7013      	strb	r3, [r2, #0]
	}
	Address_Offset += ACCELERATION_LEN;
 8005d3c:	4b4e      	ldr	r3, [pc, #312]	@ (8005e78 <Save_Data+0x3f8>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f503 63af 	add.w	r3, r3, #1400	@ 0x578
 8005d44:	4a4c      	ldr	r2, [pc, #304]	@ (8005e78 <Save_Data+0x3f8>)
 8005d46:	6013      	str	r3, [r2, #0]

	INA3221_Read_Measure(&Supply);
 8005d48:	484c      	ldr	r0, [pc, #304]	@ (8005e7c <Save_Data+0x3fc>)
 8005d4a:	f7fb f96d 	bl	8001028 <INA3221_Read_Measure>
	uint16_t new_temp = 0;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	82bb      	strh	r3, [r7, #20]
	if((new_temp = Read_Temperature()) != 0)
 8005d52:	f7fb f909 	bl	8000f68 <Read_Temperature>
 8005d56:	4603      	mov	r3, r0
 8005d58:	82bb      	strh	r3, [r7, #20]
 8005d5a:	8abb      	ldrh	r3, [r7, #20]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d002      	beq.n	8005d66 <Save_Data+0x2e6>
	{
		Temperature = new_temp;
 8005d60:	4a47      	ldr	r2, [pc, #284]	@ (8005e80 <Save_Data+0x400>)
 8005d62:	8abb      	ldrh	r3, [r7, #20]
 8005d64:	8013      	strh	r3, [r2, #0]
	}
	BC_MultiRead_Reg(REG3B_VBAT_ADC, &Vbatt);
 8005d66:	4947      	ldr	r1, [pc, #284]	@ (8005e84 <Save_Data+0x404>)
 8005d68:	203b      	movs	r0, #59	@ 0x3b
 8005d6a:	f7fc fcff 	bl	800276c <BC_MultiRead_Reg>
  __ASM volatile ("cpsid i" : : : "memory");
 8005d6e:	b672      	cpsid	i
}
 8005d70:	bf00      	nop

	__disable_irq();
	Compressed_Sample_Typedef sample;
    sample.compressed_size = Compress_Sample(Saving_Buffer, SAVING_BUFFER_LEN, compressed_data);
 8005d72:	4638      	mov	r0, r7
 8005d74:	4b44      	ldr	r3, [pc, #272]	@ (8005e88 <Save_Data+0x408>)
 8005d76:	f44f 62e6 	mov.w	r2, #1840	@ 0x730
 8005d7a:	4944      	ldr	r1, [pc, #272]	@ (8005e8c <Save_Data+0x40c>)
 8005d7c:	f000 fcfa 	bl	8006774 <Compress_Sample>
 8005d80:	f107 030c 	add.w	r3, r7, #12
 8005d84:	463a      	mov	r2, r7
 8005d86:	6810      	ldr	r0, [r2, #0]
 8005d88:	6018      	str	r0, [r3, #0]
 8005d8a:	8892      	ldrh	r2, [r2, #4]
 8005d8c:	809a      	strh	r2, [r3, #4]
	RAM_Save_Measure(&sample, compressed_data);
 8005d8e:	f107 030c 	add.w	r3, r7, #12
 8005d92:	493d      	ldr	r1, [pc, #244]	@ (8005e88 <Save_Data+0x408>)
 8005d94:	4618      	mov	r0, r3
 8005d96:	f000 fa55 	bl	8006244 <RAM_Save_Measure>
  __ASM volatile ("cpsie i" : : : "memory");
 8005d9a:	b662      	cpsie	i
}
 8005d9c:	bf00      	nop
	__enable_irq();

	Address_Offset = 0;
 8005d9e:	4b36      	ldr	r3, [pc, #216]	@ (8005e78 <Save_Data+0x3f8>)
 8005da0:	2200      	movs	r2, #0
 8005da2:	601a      	str	r2, [r3, #0]

	if(flags.Hammer_Detected || flags.Threshold_Detected)
 8005da4:	4b33      	ldr	r3, [pc, #204]	@ (8005e74 <Save_Data+0x3f4>)
 8005da6:	781b      	ldrb	r3, [r3, #0]
 8005da8:	f003 0308 	and.w	r3, r3, #8
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d106      	bne.n	8005dc0 <Save_Data+0x340>
 8005db2:	4b30      	ldr	r3, [pc, #192]	@ (8005e74 <Save_Data+0x3f4>)
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	f003 0310 	and.w	r3, r3, #16
 8005dba:	b2db      	uxtb	r3, r3
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d04e      	beq.n	8005e5e <Save_Data+0x3de>
	{
		Cycles_After_Warning++;
 8005dc0:	4b33      	ldr	r3, [pc, #204]	@ (8005e90 <Save_Data+0x410>)
 8005dc2:	881b      	ldrh	r3, [r3, #0]
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	b29a      	uxth	r2, r3
 8005dc8:	4b31      	ldr	r3, [pc, #196]	@ (8005e90 <Save_Data+0x410>)
 8005dca:	801a      	strh	r2, [r3, #0]
		if(Cycles_After_Warning >= config.buffering_secs * (config.samp_freq / ACC_FIFO_WATERMARK))
 8005dcc:	4b30      	ldr	r3, [pc, #192]	@ (8005e90 <Save_Data+0x410>)
 8005dce:	881b      	ldrh	r3, [r3, #0]
 8005dd0:	4619      	mov	r1, r3
 8005dd2:	4b30      	ldr	r3, [pc, #192]	@ (8005e94 <Save_Data+0x414>)
 8005dd4:	791b      	ldrb	r3, [r3, #4]
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	4b2e      	ldr	r3, [pc, #184]	@ (8005e94 <Save_Data+0x414>)
 8005dda:	885b      	ldrh	r3, [r3, #2]
 8005ddc:	4a24      	ldr	r2, [pc, #144]	@ (8005e70 <Save_Data+0x3f0>)
 8005dde:	fba2 2303 	umull	r2, r3, r2, r3
 8005de2:	099b      	lsrs	r3, r3, #6
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	fb00 f303 	mul.w	r3, r0, r3
 8005dea:	4299      	cmp	r1, r3
 8005dec:	db37      	blt.n	8005e5e <Save_Data+0x3de>
		{
			if(!flags.CMD.Measure_Request)
 8005dee:	4b21      	ldr	r3, [pc, #132]	@ (8005e74 <Save_Data+0x3f4>)
 8005df0:	789b      	ldrb	r3, [r3, #2]
 8005df2:	f003 0302 	and.w	r3, r3, #2
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d130      	bne.n	8005e5e <Save_Data+0x3de>
			{
				if (!flags.Meas_TransferInProgress)
 8005dfc:	4b1d      	ldr	r3, [pc, #116]	@ (8005e74 <Save_Data+0x3f4>)
 8005dfe:	785b      	ldrb	r3, [r3, #1]
 8005e00:	f003 0304 	and.w	r3, r3, #4
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d129      	bne.n	8005e5e <Save_Data+0x3de>
				{
					LED_Start(RED_LED, FAST, LOW);
 8005e0a:	2207      	movs	r2, #7
 8005e0c:	2100      	movs	r1, #0
 8005e0e:	2004      	movs	r0, #4
 8005e10:	f7fd fce2 	bl	80037d8 <LED_Start>
					Switch_Buffer();
 8005e14:	f000 f842 	bl	8005e9c <Switch_Buffer>
					flags.CMD.Measure_Request = 1;
 8005e18:	4a16      	ldr	r2, [pc, #88]	@ (8005e74 <Save_Data+0x3f4>)
 8005e1a:	7893      	ldrb	r3, [r2, #2]
 8005e1c:	f043 0302 	orr.w	r3, r3, #2
 8005e20:	7093      	strb	r3, [r2, #2]
					Send_Measure_Addr = 0;
 8005e22:	4b1d      	ldr	r3, [pc, #116]	@ (8005e98 <Save_Data+0x418>)
 8005e24:	2200      	movs	r2, #0
 8005e26:	601a      	str	r2, [r3, #0]
					Cycles_After_Warning = 0;
 8005e28:	4b19      	ldr	r3, [pc, #100]	@ (8005e90 <Save_Data+0x410>)
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	801a      	strh	r2, [r3, #0]
					if(flags.Hammer_Detected)
 8005e2e:	4b11      	ldr	r3, [pc, #68]	@ (8005e74 <Save_Data+0x3f4>)
 8005e30:	781b      	ldrb	r3, [r3, #0]
 8005e32:	f003 0308 	and.w	r3, r3, #8
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d004      	beq.n	8005e46 <Save_Data+0x3c6>
					{
						flags.Hammer_Detected = 0;
 8005e3c:	4a0d      	ldr	r2, [pc, #52]	@ (8005e74 <Save_Data+0x3f4>)
 8005e3e:	7813      	ldrb	r3, [r2, #0]
 8005e40:	f023 0308 	bic.w	r3, r3, #8
 8005e44:	7013      	strb	r3, [r2, #0]
					}
					if(flags.Threshold_Detected)
 8005e46:	4b0b      	ldr	r3, [pc, #44]	@ (8005e74 <Save_Data+0x3f4>)
 8005e48:	781b      	ldrb	r3, [r3, #0]
 8005e4a:	f003 0310 	and.w	r3, r3, #16
 8005e4e:	b2db      	uxtb	r3, r3
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d004      	beq.n	8005e5e <Save_Data+0x3de>
					{
						flags.Threshold_Detected = 0;
 8005e54:	4a07      	ldr	r2, [pc, #28]	@ (8005e74 <Save_Data+0x3f4>)
 8005e56:	7813      	ldrb	r3, [r2, #0]
 8005e58:	f023 0310 	bic.w	r3, r3, #16
 8005e5c:	7013      	strb	r3, [r2, #0]
				
			}
		}
	}

}
 8005e5e:	bf00      	nop
 8005e60:	3728      	adds	r7, #40	@ 0x28
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	200041b8 	.word	0x200041b8
 8005e6c:	20003c38 	.word	0x20003c38
 8005e70:	51eb851f 	.word	0x51eb851f
 8005e74:	20001780 	.word	0x20001780
 8005e78:	20004958 	.word	0x20004958
 8005e7c:	200038e0 	.word	0x200038e0
 8005e80:	200041c0 	.word	0x200041c0
 8005e84:	200041c2 	.word	0x200041c2
 8005e88:	20005788 	.word	0x20005788
 8005e8c:	20004228 	.word	0x20004228
 8005e90:	2000495c 	.word	0x2000495c
 8005e94:	20001784 	.word	0x20001784
 8005e98:	20004968 	.word	0x20004968

08005e9c <Switch_Buffer>:

/*-----CAMBIO BUFFER-----*/
void Switch_Buffer(void)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005ea2:	b672      	cpsid	i
}
 8005ea4:	bf00      	nop
	__disable_irq();
    uint32_t temp_len = sys.Current_RAM_Len;
 8005ea6:	4b27      	ldr	r3, [pc, #156]	@ (8005f44 <Switch_Buffer+0xa8>)
 8005ea8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005eac:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005eb0:	607b      	str	r3, [r7, #4]
    sys.Inactive_RAM_Len = temp_len;
 8005eb2:	4b24      	ldr	r3, [pc, #144]	@ (8005f44 <Switch_Buffer+0xa8>)
 8005eb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005eb8:	461a      	mov	r2, r3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0

    if (sys.Active_RAM_Buffer == 0) 
 8005ec0:	4b20      	ldr	r3, [pc, #128]	@ (8005f44 <Switch_Buffer+0xa8>)
 8005ec2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005ec6:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d116      	bne.n	8005efc <Switch_Buffer+0x60>
	{
		sys.RAM_Buffer_Base_tosend = RAM_SECOND_BUFFER_ADD;
 8005ece:	4b1d      	ldr	r3, [pc, #116]	@ (8005f44 <Switch_Buffer+0xa8>)
 8005ed0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005eda:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
        sys.Active_RAM_Buffer = 1;
 8005ede:	4b19      	ldr	r3, [pc, #100]	@ (8005f44 <Switch_Buffer+0xa8>)
 8005ee0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005ee4:	2201      	movs	r2, #1
 8005ee6:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        sys.Current_RAM_Base = RAM_SECOND_BUFFER_ADD;
 8005eea:	4b16      	ldr	r3, [pc, #88]	@ (8005f44 <Switch_Buffer+0xa8>)
 8005eec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005ef6:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
 8005efa:	e013      	b.n	8005f24 <Switch_Buffer+0x88>
    } 
	else 
	{
		sys.RAM_Buffer_Base_tosend = RAM_FIRST_BUFFER_ADD;
 8005efc:	4b11      	ldr	r3, [pc, #68]	@ (8005f44 <Switch_Buffer+0xa8>)
 8005efe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f02:	461a      	mov	r2, r3
 8005f04:	2300      	movs	r3, #0
 8005f06:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
        sys.Active_RAM_Buffer = 0;
 8005f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8005f44 <Switch_Buffer+0xa8>)
 8005f0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f10:	2200      	movs	r2, #0
 8005f12:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        sys.Current_RAM_Base = RAM_FIRST_BUFFER_ADD;
 8005f16:	4b0b      	ldr	r3, [pc, #44]	@ (8005f44 <Switch_Buffer+0xa8>)
 8005f18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f1c:	461a      	mov	r2, r3
 8005f1e:	2300      	movs	r3, #0
 8005f20:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
    }

    sys.Current_RAM_Len = 0;
 8005f24:	4b07      	ldr	r3, [pc, #28]	@ (8005f44 <Switch_Buffer+0xa8>)
 8005f26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
  __ASM volatile ("cpsie i" : : : "memory");
 8005f32:	b662      	cpsie	i
}
 8005f34:	bf00      	nop
	__enable_irq();
}
 8005f36:	bf00      	nop
 8005f38:	370c      	adds	r7, #12
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr
 8005f42:	bf00      	nop
 8005f44:	200005d8 	.word	0x200005d8

08005f48 <Erase_RAM_Data>:

/*-----CANCELLAZIONE DATI RAM-----*/
void Erase_RAM_Data(void)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	f5ad 6d81 	sub.w	sp, sp, #1032	@ 0x408
 8005f4e:	af00      	add	r7, sp, #0
	uint8_t zero_buffer[1024] = {0};
 8005f50:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8005f54:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005f5e:	461a      	mov	r2, r3
 8005f60:	2100      	movs	r1, #0
 8005f62:	f010 fb21 	bl	80165a8 <memset>
	for (uint32_t addr = 0; addr < 0x800000; addr += sizeof(zero_buffer)) 
 8005f66:	2300      	movs	r3, #0
 8005f68:	f8c7 3404 	str.w	r3, [r7, #1028]	@ 0x404
 8005f6c:	e00d      	b.n	8005f8a <Erase_RAM_Data+0x42>
	{
		RAM_Write(addr, sizeof(zero_buffer), zero_buffer);
 8005f6e:	1d3b      	adds	r3, r7, #4
 8005f70:	461a      	mov	r2, r3
 8005f72:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005f76:	f8d7 0404 	ldr.w	r0, [r7, #1028]	@ 0x404
 8005f7a:	f001 fbaf 	bl	80076dc <RAM_Write>
	for (uint32_t addr = 0; addr < 0x800000; addr += sizeof(zero_buffer)) 
 8005f7e:	f8d7 3404 	ldr.w	r3, [r7, #1028]	@ 0x404
 8005f82:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f86:	f8c7 3404 	str.w	r3, [r7, #1028]	@ 0x404
 8005f8a:	f8d7 3404 	ldr.w	r3, [r7, #1028]	@ 0x404
 8005f8e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005f92:	d3ec      	bcc.n	8005f6e <Erase_RAM_Data+0x26>
	}
}
 8005f94:	bf00      	nop
 8005f96:	bf00      	nop
 8005f98:	f507 6781 	add.w	r7, r7, #1032	@ 0x408
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}

08005fa0 <Start_Measure>:


/*-----AVVIO MISURA-----*/
void Start_Measure(void)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	af00      	add	r7, sp, #0
	Erase_RAM_Data();
 8005fa4:	f7ff ffd0 	bl	8005f48 <Erase_RAM_Data>
	sys.RAM_Samples_Number = (config.samp_freq / ACC_FIFO_WATERMARK) * config.buffering_secs * 2;
 8005fa8:	4b50      	ldr	r3, [pc, #320]	@ (80060ec <Start_Measure+0x14c>)
 8005faa:	885b      	ldrh	r3, [r3, #2]
 8005fac:	4a50      	ldr	r2, [pc, #320]	@ (80060f0 <Start_Measure+0x150>)
 8005fae:	fba2 2303 	umull	r2, r3, r2, r3
 8005fb2:	099b      	lsrs	r3, r3, #6
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	4b4c      	ldr	r3, [pc, #304]	@ (80060ec <Start_Measure+0x14c>)
 8005fba:	791b      	ldrb	r3, [r3, #4]
 8005fbc:	fb02 f303 	mul.w	r3, r2, r3
 8005fc0:	005b      	lsls	r3, r3, #1
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	4b4b      	ldr	r3, [pc, #300]	@ (80060f4 <Start_Measure+0x154>)
 8005fc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fca:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
	sys.Active_RAM_Buffer = 0;
 8005fce:	4b49      	ldr	r3, [pc, #292]	@ (80060f4 <Start_Measure+0x154>)
 8005fd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
	sys.Inactive_RAM_Len = 0;
 8005fda:	4b46      	ldr	r3, [pc, #280]	@ (80060f4 <Start_Measure+0x154>)
 8005fdc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
	sys.Current_RAM_Base = RAM_FIRST_BUFFER_ADD;
 8005fe8:	4b42      	ldr	r3, [pc, #264]	@ (80060f4 <Start_Measure+0x154>)
 8005fea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fee:	461a      	mov	r2, r3
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
	sys.Current_RAM_Len = 0;
 8005ff6:	4b3f      	ldr	r3, [pc, #252]	@ (80060f4 <Start_Measure+0x154>)
 8005ff8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	2300      	movs	r3, #0
 8006000:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
	flags.SIM_isConnected = 1;
 8006004:	4a3c      	ldr	r2, [pc, #240]	@ (80060f8 <Start_Measure+0x158>)
 8006006:	7853      	ldrb	r3, [r2, #1]
 8006008:	f043 0310 	orr.w	r3, r3, #16
 800600c:	7053      	strb	r3, [r2, #1]
	memset(Pressure, 0, sizeof(Pressure));
 800600e:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8006012:	2100      	movs	r1, #0
 8006014:	4839      	ldr	r0, [pc, #228]	@ (80060fc <Start_Measure+0x15c>)
 8006016:	f010 fac7 	bl	80165a8 <memset>
	memset(Volume_Period, 0, sizeof(Volume_Period));
 800601a:	2228      	movs	r2, #40	@ 0x28
 800601c:	2100      	movs	r1, #0
 800601e:	4838      	ldr	r0, [pc, #224]	@ (8006100 <Start_Measure+0x160>)
 8006020:	f010 fac2 	bl	80165a8 <memset>
	memset(Acceleration, 0, sizeof(Acceleration));
 8006024:	f44f 62af 	mov.w	r2, #1400	@ 0x578
 8006028:	2100      	movs	r1, #0
 800602a:	4836      	ldr	r0, [pc, #216]	@ (8006104 <Start_Measure+0x164>)
 800602c:	f010 fabc 	bl	80165a8 <memset>
	memset(&Supply, 0, sizeof(Supply));
 8006030:	220c      	movs	r2, #12
 8006032:	2100      	movs	r1, #0
 8006034:	4834      	ldr	r0, [pc, #208]	@ (8006108 <Start_Measure+0x168>)
 8006036:	f010 fab7 	bl	80165a8 <memset>
	Temperature = 0;
 800603a:	4b34      	ldr	r3, [pc, #208]	@ (800610c <Start_Measure+0x16c>)
 800603c:	2200      	movs	r2, #0
 800603e:	801a      	strh	r2, [r3, #0]
	Saved_Bytes = 0;
 8006040:	4b33      	ldr	r3, [pc, #204]	@ (8006110 <Start_Measure+0x170>)
 8006042:	2200      	movs	r2, #0
 8006044:	601a      	str	r2, [r3, #0]
	Saved_Samples = 0;
 8006046:	4b33      	ldr	r3, [pc, #204]	@ (8006114 <Start_Measure+0x174>)
 8006048:	2200      	movs	r2, #0
 800604a:	801a      	strh	r2, [r3, #0]
	Address_Offset = 0;
 800604c:	4b32      	ldr	r3, [pc, #200]	@ (8006118 <Start_Measure+0x178>)
 800604e:	2200      	movs	r2, #0
 8006050:	601a      	str	r2, [r3, #0]
	Cycles_After_Warning = 0;
 8006052:	4b32      	ldr	r3, [pc, #200]	@ (800611c <Start_Measure+0x17c>)
 8006054:	2200      	movs	r2, #0
 8006056:	801a      	strh	r2, [r3, #0]
	Clear_Flags();
 8006058:	f001 f8ec 	bl	8007234 <Clear_Flags>

	ADC_TIMER->Instance->PSC = 100 - 1;
 800605c:	4b30      	ldr	r3, [pc, #192]	@ (8006120 <Start_Measure+0x180>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	2263      	movs	r2, #99	@ 0x63
 8006062:	629a      	str	r2, [r3, #40]	@ 0x28
	ADC_TIMER->Instance->ARR = (uint32_t)(SystemCoreClock / (ADC_TIMER->Instance->PSC * config.samp_freq)) - 1;
 8006064:	4b2f      	ldr	r3, [pc, #188]	@ (8006124 <Start_Measure+0x184>)
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	4b2d      	ldr	r3, [pc, #180]	@ (8006120 <Start_Measure+0x180>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800606e:	491f      	ldr	r1, [pc, #124]	@ (80060ec <Start_Measure+0x14c>)
 8006070:	8849      	ldrh	r1, [r1, #2]
 8006072:	fb01 f303 	mul.w	r3, r1, r3
 8006076:	fbb2 f2f3 	udiv	r2, r2, r3
 800607a:	4b29      	ldr	r3, [pc, #164]	@ (8006120 <Start_Measure+0x180>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	3a01      	subs	r2, #1
 8006080:	62da      	str	r2, [r3, #44]	@ 0x2c
	ACC_TIMER->Instance->ARR = (uint32_t)(config.samp_freq / 25) - 1;
 8006082:	4b1a      	ldr	r3, [pc, #104]	@ (80060ec <Start_Measure+0x14c>)
 8006084:	885b      	ldrh	r3, [r3, #2]
 8006086:	4a1a      	ldr	r2, [pc, #104]	@ (80060f0 <Start_Measure+0x150>)
 8006088:	fba2 2303 	umull	r2, r3, r2, r3
 800608c:	08db      	lsrs	r3, r3, #3
 800608e:	b29b      	uxth	r3, r3
 8006090:	461a      	mov	r2, r3
 8006092:	4b25      	ldr	r3, [pc, #148]	@ (8006128 <Start_Measure+0x188>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	3a01      	subs	r2, #1
 8006098:	62da      	str	r2, [r3, #44]	@ 0x2c
	ACC_TIMER->Instance->CCR3 = (uint32_t)((ACC_TIMER->Instance->ARR + 1) / 2);
 800609a:	4b23      	ldr	r3, [pc, #140]	@ (8006128 <Start_Measure+0x188>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a0:	1c5a      	adds	r2, r3, #1
 80060a2:	4b21      	ldr	r3, [pc, #132]	@ (8006128 <Start_Measure+0x188>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	0852      	lsrs	r2, r2, #1
 80060a8:	63da      	str	r2, [r3, #60]	@ 0x3c
	if(Acc_Init(&acc, config.samp_freq) != HAL_OK)
 80060aa:	4b10      	ldr	r3, [pc, #64]	@ (80060ec <Start_Measure+0x14c>)
 80060ac:	885b      	ldrh	r3, [r3, #2]
 80060ae:	4619      	mov	r1, r3
 80060b0:	481e      	ldr	r0, [pc, #120]	@ (800612c <Start_Measure+0x18c>)
 80060b2:	f7fd f9d1 	bl	8003458 <Acc_Init>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d003      	beq.n	80060c4 <Start_Measure+0x124>
	{
		state = IDLE;
 80060bc:	4b1c      	ldr	r3, [pc, #112]	@ (8006130 <Start_Measure+0x190>)
 80060be:	2200      	movs	r2, #0
 80060c0:	701a      	strb	r2, [r3, #0]
		return;
 80060c2:	e011      	b.n	80060e8 <Start_Measure+0x148>
	}

	HAL_TIM_IC_Start_IT(VOLUME_TIMER, TIM_CHANNEL_1);
 80060c4:	2100      	movs	r1, #0
 80060c6:	481b      	ldr	r0, [pc, #108]	@ (8006134 <Start_Measure+0x194>)
 80060c8:	f00d f9ea 	bl	80134a0 <HAL_TIM_IC_Start_IT>
	HAL_TIM_PWM_Start(ACC_TIMER, TIM_CHANNEL_3);
 80060cc:	2108      	movs	r1, #8
 80060ce:	4816      	ldr	r0, [pc, #88]	@ (8006128 <Start_Measure+0x188>)
 80060d0:	f00c fff2 	bl	80130b8 <HAL_TIM_PWM_Start>
	HAL_ADC_Start_DMA(PRESSURE_ADC, (uint32_t*)&Pressure, PRESS_FULL_SAMPLES);
 80060d4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80060d8:	4908      	ldr	r1, [pc, #32]	@ (80060fc <Start_Measure+0x15c>)
 80060da:	4817      	ldr	r0, [pc, #92]	@ (8006138 <Start_Measure+0x198>)
 80060dc:	f005 fd40 	bl	800bb60 <HAL_ADC_Start_DMA>
	HAL_TIM_OC_Start_IT(ADC_TIMER, TIM_CHANNEL_3);
 80060e0:	2108      	movs	r1, #8
 80060e2:	480f      	ldr	r0, [pc, #60]	@ (8006120 <Start_Measure+0x180>)
 80060e4:	f00c fd58 	bl	8012b98 <HAL_TIM_OC_Start_IT>
}
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	20001784 	.word	0x20001784
 80060f0:	51eb851f 	.word	0x51eb851f
 80060f4:	200005d8 	.word	0x200005d8
 80060f8:	20001780 	.word	0x20001780
 80060fc:	200038f0 	.word	0x200038f0
 8006100:	20003c10 	.word	0x20003c10
 8006104:	20003c38 	.word	0x20003c38
 8006108:	200038e0 	.word	0x200038e0
 800610c:	200041c0 	.word	0x200041c0
 8006110:	20004960 	.word	0x20004960
 8006114:	20004964 	.word	0x20004964
 8006118:	20004958 	.word	0x20004958
 800611c:	2000495c 	.word	0x2000495c
 8006120:	200003e8 	.word	0x200003e8
 8006124:	20000000 	.word	0x20000000
 8006128:	2000039c 	.word	0x2000039c
 800612c:	20004f84 	.word	0x20004f84
 8006130:	200005d4 	.word	0x200005d4
 8006134:	20000350 	.word	0x20000350
 8006138:	200000b0 	.word	0x200000b0

0800613c <Stop_Measure>:

/*-----FINE MISURA-----*/
void Stop_Measure(void)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8006140:	b672      	cpsid	i
}
 8006142:	bf00      	nop
	__disable_irq();
	HAL_ADC_Stop_DMA(PRESSURE_ADC);
 8006144:	4809      	ldr	r0, [pc, #36]	@ (800616c <Stop_Measure+0x30>)
 8006146:	f005 fdc7 	bl	800bcd8 <HAL_ADC_Stop_DMA>
	HAL_TIM_OC_Stop_IT(ADC_TIMER, TIM_CHANNEL_3);
 800614a:	2108      	movs	r1, #8
 800614c:	4808      	ldr	r0, [pc, #32]	@ (8006170 <Stop_Measure+0x34>)
 800614e:	f00c fe77 	bl	8012e40 <HAL_TIM_OC_Stop_IT>
	HAL_TIM_PWM_Stop(ACC_TIMER, TIM_CHANNEL_3);
 8006152:	2108      	movs	r1, #8
 8006154:	4807      	ldr	r0, [pc, #28]	@ (8006174 <Stop_Measure+0x38>)
 8006156:	f00d f8b5 	bl	80132c4 <HAL_TIM_PWM_Stop>
	HAL_TIM_IC_Stop_IT(VOLUME_TIMER, TIM_CHANNEL_1);
 800615a:	2100      	movs	r1, #0
 800615c:	4806      	ldr	r0, [pc, #24]	@ (8006178 <Stop_Measure+0x3c>)
 800615e:	f00d fae9 	bl	8013734 <HAL_TIM_IC_Stop_IT>
  __ASM volatile ("cpsie i" : : : "memory");
 8006162:	b662      	cpsie	i
}
 8006164:	bf00      	nop
	__enable_irq();
}
 8006166:	bf00      	nop
 8006168:	bd80      	pop	{r7, pc}
 800616a:	bf00      	nop
 800616c:	200000b0 	.word	0x200000b0
 8006170:	200003e8 	.word	0x200003e8
 8006174:	2000039c 	.word	0x2000039c
 8006178:	20000350 	.word	0x20000350

0800617c <Warning_Detection>:

/*-----DETECTION COLPO D'ARIETE-----*/
void Warning_Detection(uint16_t* Data)
{
 800617c:	b480      	push	{r7}
 800617e:	b085      	sub	sp, #20
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
	uint16_t max = Data[0];
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	881b      	ldrh	r3, [r3, #0]
 8006188:	81fb      	strh	r3, [r7, #14]
	uint16_t min = Data[0];
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	881b      	ldrh	r3, [r3, #0]
 800618e:	81bb      	strh	r3, [r7, #12]

	for(int i = 1; i < PRESS_HALF_SAMPLES; i++)
 8006190:	2301      	movs	r3, #1
 8006192:	60bb      	str	r3, [r7, #8]
 8006194:	e03a      	b.n	800620c <Warning_Detection+0x90>
	{
		if(Data[i] > max)
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	005b      	lsls	r3, r3, #1
 800619a:	687a      	ldr	r2, [r7, #4]
 800619c:	4413      	add	r3, r2
 800619e:	881b      	ldrh	r3, [r3, #0]
 80061a0:	89fa      	ldrh	r2, [r7, #14]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d206      	bcs.n	80061b4 <Warning_Detection+0x38>
		{
			max = Data[i];
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	005b      	lsls	r3, r3, #1
 80061aa:	687a      	ldr	r2, [r7, #4]
 80061ac:	4413      	add	r3, r2
 80061ae:	881b      	ldrh	r3, [r3, #0]
 80061b0:	81fb      	strh	r3, [r7, #14]
 80061b2:	e00d      	b.n	80061d0 <Warning_Detection+0x54>
		}
		else if(Data[i] < min)
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	005b      	lsls	r3, r3, #1
 80061b8:	687a      	ldr	r2, [r7, #4]
 80061ba:	4413      	add	r3, r2
 80061bc:	881b      	ldrh	r3, [r3, #0]
 80061be:	89ba      	ldrh	r2, [r7, #12]
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d905      	bls.n	80061d0 <Warning_Detection+0x54>
		{
			min = Data[i];
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	005b      	lsls	r3, r3, #1
 80061c8:	687a      	ldr	r2, [r7, #4]
 80061ca:	4413      	add	r3, r2
 80061cc:	881b      	ldrh	r3, [r3, #0]
 80061ce:	81bb      	strh	r3, [r7, #12]
		}

		if(Data[i] < sys.Low_th || Data[i] > sys.High_th)
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	005b      	lsls	r3, r3, #1
 80061d4:	687a      	ldr	r2, [r7, #4]
 80061d6:	4413      	add	r3, r2
 80061d8:	881a      	ldrh	r2, [r3, #0]
 80061da:	4b17      	ldr	r3, [pc, #92]	@ (8006238 <Warning_Detection+0xbc>)
 80061dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061e0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d30a      	bcc.n	80061fc <Warning_Detection+0x80>
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	005b      	lsls	r3, r3, #1
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	4413      	add	r3, r2
 80061ee:	881a      	ldrh	r2, [r3, #0]
 80061f0:	4b11      	ldr	r3, [pc, #68]	@ (8006238 <Warning_Detection+0xbc>)
 80061f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061f6:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d904      	bls.n	8006206 <Warning_Detection+0x8a>
		{
			flags.Threshold_Detected= 1;
 80061fc:	4a0f      	ldr	r2, [pc, #60]	@ (800623c <Warning_Detection+0xc0>)
 80061fe:	7813      	ldrb	r3, [r2, #0]
 8006200:	f043 0310 	orr.w	r3, r3, #16
 8006204:	7013      	strb	r3, [r2, #0]
	for(int i = 1; i < PRESS_HALF_SAMPLES; i++)
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	3301      	adds	r3, #1
 800620a:	60bb      	str	r3, [r7, #8]
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006210:	ddc1      	ble.n	8006196 <Warning_Detection+0x1a>
		}
	}

	if(max - min >= Hammer_Th)
 8006212:	89fa      	ldrh	r2, [r7, #14]
 8006214:	89bb      	ldrh	r3, [r7, #12]
 8006216:	1ad3      	subs	r3, r2, r3
 8006218:	4a09      	ldr	r2, [pc, #36]	@ (8006240 <Warning_Detection+0xc4>)
 800621a:	8812      	ldrh	r2, [r2, #0]
 800621c:	4293      	cmp	r3, r2
 800621e:	db04      	blt.n	800622a <Warning_Detection+0xae>
	{
		flags.Hammer_Detected = 1;
 8006220:	4a06      	ldr	r2, [pc, #24]	@ (800623c <Warning_Detection+0xc0>)
 8006222:	7813      	ldrb	r3, [r2, #0]
 8006224:	f043 0308 	orr.w	r3, r3, #8
 8006228:	7013      	strb	r3, [r2, #0]
	}

}
 800622a:	bf00      	nop
 800622c:	3714      	adds	r7, #20
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr
 8006236:	bf00      	nop
 8006238:	200005d8 	.word	0x200005d8
 800623c:	20001780 	.word	0x20001780
 8006240:	20004f20 	.word	0x20004f20

08006244 <RAM_Save_Measure>:

/*-----SALVATAGGIO MISURA IN RAM-----*/
void RAM_Save_Measure(Compressed_Sample_Typedef* sample, uint8_t* compressed_data)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b086      	sub	sp, #24
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
    uint32_t samples_size = sample->compressed_size.pressure_size +
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	881b      	ldrh	r3, [r3, #0]
 8006252:	b29b      	uxth	r3, r3
 8006254:	461a      	mov	r2, r3
                            sample->compressed_size.volume_size +
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	885b      	ldrh	r3, [r3, #2]
 800625a:	b29b      	uxth	r3, r3
    uint32_t samples_size = sample->compressed_size.pressure_size +
 800625c:	4413      	add	r3, r2
                            sample->compressed_size.acceleration_size;
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	8892      	ldrh	r2, [r2, #4]
 8006262:	b292      	uxth	r2, r2
                            sample->compressed_size.volume_size +
 8006264:	4413      	add	r3, r2
    uint32_t samples_size = sample->compressed_size.pressure_size +
 8006266:	617b      	str	r3, [r7, #20]
    uint32_t total_size = METADATA_SIZE + samples_size;
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	3306      	adds	r3, #6
 800626c:	613b      	str	r3, [r7, #16]

    // Controllo corruzione
    if (sys.Current_RAM_Len >= (RAM_SECOND_BUFFER_ADD - RAM_FIRST_BUFFER_ADD)) 
 800626e:	4b38      	ldr	r3, [pc, #224]	@ (8006350 <RAM_Save_Measure+0x10c>)
 8006270:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006274:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006278:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800627c:	d30c      	bcc.n	8006298 <RAM_Save_Measure+0x54>
	{
        sys.Current_RAM_Len = 0;
 800627e:	4b34      	ldr	r3, [pc, #208]	@ (8006350 <RAM_Save_Measure+0x10c>)
 8006280:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006284:	461a      	mov	r2, r3
 8006286:	2300      	movs	r3, #0
 8006288:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
        Saved_Bytes = 0;
 800628c:	4b31      	ldr	r3, [pc, #196]	@ (8006354 <RAM_Save_Measure+0x110>)
 800628e:	2200      	movs	r2, #0
 8006290:	601a      	str	r2, [r3, #0]
        Saved_Samples = 0;
 8006292:	4b31      	ldr	r3, [pc, #196]	@ (8006358 <RAM_Save_Measure+0x114>)
 8006294:	2200      	movs	r2, #0
 8006296:	801a      	strh	r2, [r3, #0]
    }

    // ========= LOGICA CIRCOLARE (PRIORITARIA) =========
    if(Saved_Samples >= sys.RAM_Samples_Number) 
 8006298:	4b2f      	ldr	r3, [pc, #188]	@ (8006358 <RAM_Save_Measure+0x114>)
 800629a:	881b      	ldrh	r3, [r3, #0]
 800629c:	461a      	mov	r2, r3
 800629e:	4b2c      	ldr	r3, [pc, #176]	@ (8006350 <RAM_Save_Measure+0x10c>)
 80062a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062a4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d30c      	bcc.n	80062c6 <RAM_Save_Measure+0x82>
	{
        // RESET CIRCOLARE - riparti dall'inizio dello stesso buffer
        sys.Current_RAM_Len = 0;        // ← CORRETTO: riparte da zero
 80062ac:	4b28      	ldr	r3, [pc, #160]	@ (8006350 <RAM_Save_Measure+0x10c>)
 80062ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062b2:	461a      	mov	r2, r3
 80062b4:	2300      	movs	r3, #0
 80062b6:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
        Saved_Bytes = 0;
 80062ba:	4b26      	ldr	r3, [pc, #152]	@ (8006354 <RAM_Save_Measure+0x110>)
 80062bc:	2200      	movs	r2, #0
 80062be:	601a      	str	r2, [r3, #0]
        Saved_Samples = 0;
 80062c0:	4b25      	ldr	r3, [pc, #148]	@ (8006358 <RAM_Save_Measure+0x114>)
 80062c2:	2200      	movs	r2, #0
 80062c4:	801a      	strh	r2, [r3, #0]
    }

    uint32_t address = sys.Current_RAM_Base + sys.Current_RAM_Len;
 80062c6:	4b22      	ldr	r3, [pc, #136]	@ (8006350 <RAM_Save_Measure+0x10c>)
 80062c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062cc:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 80062d0:	4b1f      	ldr	r3, [pc, #124]	@ (8006350 <RAM_Save_Measure+0x10c>)
 80062d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062d6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80062da:	4413      	add	r3, r2
 80062dc:	60fb      	str	r3, [r7, #12]

    // Controllo overflow SOLO se non siamo in modalità circolare
    if (sys.Current_RAM_Len + total_size > (RAM_SECOND_BUFFER_ADD - RAM_FIRST_BUFFER_ADD)) 
 80062de:	4b1c      	ldr	r3, [pc, #112]	@ (8006350 <RAM_Save_Measure+0x10c>)
 80062e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062e4:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	4413      	add	r3, r2
 80062ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062f0:	d905      	bls.n	80062fe <RAM_Save_Measure+0xba>
	{
        // Overflow - forza switch buffer
        Switch_Buffer();
 80062f2:	f7ff fdd3 	bl	8005e9c <Switch_Buffer>
        Send_Measure_Addr = 0;
 80062f6:	4b19      	ldr	r3, [pc, #100]	@ (800635c <RAM_Save_Measure+0x118>)
 80062f8:	2200      	movs	r2, #0
 80062fa:	601a      	str	r2, [r3, #0]
        return;
 80062fc:	e024      	b.n	8006348 <RAM_Save_Measure+0x104>
    }

    // Salvataggio normale
    RAM_Write(address, METADATA_SIZE, (uint8_t*)sample);
 80062fe:	687a      	ldr	r2, [r7, #4]
 8006300:	2106      	movs	r1, #6
 8006302:	68f8      	ldr	r0, [r7, #12]
 8006304:	f001 f9ea 	bl	80076dc <RAM_Write>
    address += METADATA_SIZE;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	3306      	adds	r3, #6
 800630c:	60fb      	str	r3, [r7, #12]
    RAM_Write(address, samples_size, compressed_data);
 800630e:	683a      	ldr	r2, [r7, #0]
 8006310:	6979      	ldr	r1, [r7, #20]
 8006312:	68f8      	ldr	r0, [r7, #12]
 8006314:	f001 f9e2 	bl	80076dc <RAM_Write>
    
    Saved_Bytes += total_size;
 8006318:	4b0e      	ldr	r3, [pc, #56]	@ (8006354 <RAM_Save_Measure+0x110>)
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	4413      	add	r3, r2
 8006320:	4a0c      	ldr	r2, [pc, #48]	@ (8006354 <RAM_Save_Measure+0x110>)
 8006322:	6013      	str	r3, [r2, #0]
    sys.Current_RAM_Len += total_size;
 8006324:	4b0a      	ldr	r3, [pc, #40]	@ (8006350 <RAM_Save_Measure+0x10c>)
 8006326:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800632a:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	4413      	add	r3, r2
 8006332:	4a07      	ldr	r2, [pc, #28]	@ (8006350 <RAM_Save_Measure+0x10c>)
 8006334:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006338:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
    Saved_Samples++;
 800633c:	4b06      	ldr	r3, [pc, #24]	@ (8006358 <RAM_Save_Measure+0x114>)
 800633e:	881b      	ldrh	r3, [r3, #0]
 8006340:	3301      	adds	r3, #1
 8006342:	b29a      	uxth	r2, r3
 8006344:	4b04      	ldr	r3, [pc, #16]	@ (8006358 <RAM_Save_Measure+0x114>)
 8006346:	801a      	strh	r2, [r3, #0]
}
 8006348:	3718      	adds	r7, #24
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	200005d8 	.word	0x200005d8
 8006354:	20004960 	.word	0x20004960
 8006358:	20004964 	.word	0x20004964
 800635c:	20004968 	.word	0x20004968

08006360 <Send_Measure_Chunk>:

/*-----INVIO CHUNK MISURA-----*/
uint32_t Send_Measure_Chunk(uint32_t buffer_base, uint32_t buffer_len, uint32_t start_address)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	f5ad 6d8b 	sub.w	sp, sp, #1112	@ 0x458
 8006366:	af00      	add	r7, sp, #0
 8006368:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 800636c:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8006370:	6018      	str	r0, [r3, #0]
 8006372:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8006376:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 800637a:	6019      	str	r1, [r3, #0]
 800637c:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8006380:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8006384:	601a      	str	r2, [r3, #0]
    uint32_t raw_fill = 0;
 8006386:	2300      	movs	r3, #0
 8006388:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454
    uint8_t raw_buffer[1050]; // Dimensione ottimale per 1400 bytes TCP
    uint32_t address = start_address;
 800638c:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8006390:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
    uint32_t end_address = start_address;
 800639a:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 800639e:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444
    uint8_t first_loop = 1;
 80063a8:	2301      	movs	r3, #1
 80063aa:	f887 344f 	strb.w	r3, [r7, #1103]	@ 0x44f

    if (buffer_len == 0) 
 80063ae:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80063b2:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d101      	bne.n	80063c0 <Send_Measure_Chunk+0x60>
	{
        return 0;
 80063bc:	2300      	movs	r3, #0
 80063be:	e1d1      	b.n	8006764 <Send_Measure_Chunk+0x404>
    }

    do 
	{
        // Wraparound check
        if (address >= buffer_base + buffer_len) 
 80063c0:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80063c4:	f2a3 424c 	subw	r2, r3, #1100	@ 0x44c
 80063c8:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80063cc:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 80063d0:	6812      	ldr	r2, [r2, #0]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4413      	add	r3, r2
 80063d6:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 80063da:	429a      	cmp	r2, r3
 80063dc:	d306      	bcc.n	80063ec <Send_Measure_Chunk+0x8c>
		{
            address = buffer_base;
 80063de:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80063e2:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
        }

        // Spazio insufficiente per metadata
        if ((buffer_base + buffer_len - address) < METADATA_SIZE && address < buffer_base + buffer_len) 
 80063ec:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80063f0:	f2a3 424c 	subw	r2, r3, #1100	@ 0x44c
 80063f4:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80063f8:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 80063fc:	6812      	ldr	r2, [r2, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	441a      	add	r2, r3
 8006402:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8006406:	1ad3      	subs	r3, r2, r3
 8006408:	2b05      	cmp	r3, #5
 800640a:	d80f      	bhi.n	800642c <Send_Measure_Chunk+0xcc>
 800640c:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8006410:	f2a3 424c 	subw	r2, r3, #1100	@ 0x44c
 8006414:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8006418:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 800641c:	6812      	ldr	r2, [r2, #0]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4413      	add	r3, r2
 8006422:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 8006426:	429a      	cmp	r2, r3
 8006428:	f0c0 8175 	bcc.w	8006716 <Send_Measure_Chunk+0x3b6>
		{
            break;
        }
        
        // Buffer chunk pieno per metadata
        if ((raw_fill + METADATA_SIZE) > sizeof(raw_buffer)) 
 800642c:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 8006430:	3306      	adds	r3, #6
 8006432:	f240 421a 	movw	r2, #1050	@ 0x41a
 8006436:	4293      	cmp	r3, r2
 8006438:	f200 816f 	bhi.w	800671a <Send_Measure_Chunk+0x3ba>
            break;
        }

        // ========= SINGOLA LETTURA METADATA =========
        Compressed_Sample_Typedef sample_header;
        RAM_Read(address, METADATA_SIZE, (uint8_t*)&sample_header);
 800643c:	f107 0310 	add.w	r3, r7, #16
 8006440:	461a      	mov	r2, r3
 8006442:	2106      	movs	r1, #6
 8006444:	f8d7 0450 	ldr.w	r0, [r7, #1104]	@ 0x450
 8006448:	f001 f959 	bl	80076fe <RAM_Read>

        uint32_t sample_size = sample_header.compressed_size.pressure_size +
 800644c:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8006450:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006454:	881b      	ldrh	r3, [r3, #0]
 8006456:	461a      	mov	r2, r3
                               sample_header.compressed_size.volume_size +
 8006458:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 800645c:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006460:	885b      	ldrh	r3, [r3, #2]
        uint32_t sample_size = sample_header.compressed_size.pressure_size +
 8006462:	4413      	add	r3, r2
                               sample_header.compressed_size.acceleration_size;
 8006464:	f507 628b 	add.w	r2, r7, #1112	@ 0x458
 8006468:	f5a2 6289 	sub.w	r2, r2, #1096	@ 0x448
 800646c:	8892      	ldrh	r2, [r2, #4]
                               sample_header.compressed_size.volume_size +
 800646e:	4413      	add	r3, r2
        uint32_t sample_size = sample_header.compressed_size.pressure_size +
 8006470:	f8c7 3448 	str.w	r3, [r7, #1096]	@ 0x448

        // ========= VALIDAZIONE E CORREZIONE SAMPLE =========
        if (sample_size == 0 || 
 8006474:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 8006478:	2b00      	cmp	r3, #0
 800647a:	d01b      	beq.n	80064b4 <Send_Measure_Chunk+0x154>
 800647c:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 8006480:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8006484:	d816      	bhi.n	80064b4 <Send_Measure_Chunk+0x154>
            sample_size > MAX_COMPRESSED_SIZE ||
            sample_header.compressed_size.pressure_size > 500 ||    // Limite ragionevole pressione
 8006486:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 800648a:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 800648e:	881b      	ldrh	r3, [r3, #0]
            sample_size > MAX_COMPRESSED_SIZE ||
 8006490:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006494:	d80e      	bhi.n	80064b4 <Send_Measure_Chunk+0x154>
            sample_header.compressed_size.volume_size > 100 ||      // Limite ragionevole volume  
 8006496:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 800649a:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 800649e:	885b      	ldrh	r3, [r3, #2]
            sample_header.compressed_size.pressure_size > 500 ||    // Limite ragionevole pressione
 80064a0:	2b64      	cmp	r3, #100	@ 0x64
 80064a2:	d807      	bhi.n	80064b4 <Send_Measure_Chunk+0x154>
            sample_header.compressed_size.acceleration_size > 1000) // Limite ragionevole acc
 80064a4:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80064a8:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80064ac:	889b      	ldrh	r3, [r3, #4]
            sample_header.compressed_size.volume_size > 100 ||      // Limite ragionevole volume  
 80064ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80064b2:	d914      	bls.n	80064de <Send_Measure_Chunk+0x17e>
        { 
            // Sample corrotto - crea metadata di emergenza
            sample_header.compressed_size.pressure_size = sizeof(uint16_t);
 80064b4:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80064b8:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80064bc:	2202      	movs	r2, #2
 80064be:	801a      	strh	r2, [r3, #0]
            sample_header.compressed_size.volume_size = sizeof(uint16_t);
 80064c0:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80064c4:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80064c8:	2202      	movs	r2, #2
 80064ca:	805a      	strh	r2, [r3, #2]
            sample_header.compressed_size.acceleration_size = sizeof(uint16_t);
 80064cc:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80064d0:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80064d4:	2202      	movs	r2, #2
 80064d6:	809a      	strh	r2, [r3, #4]
            sample_size = sizeof(uint16_t) + sizeof(uint16_t) + sizeof(uint16_t);
 80064d8:	2306      	movs	r3, #6
 80064da:	f8c7 3448 	str.w	r3, [r7, #1096]	@ 0x448
        }

        uint32_t sample_total_size = METADATA_SIZE + sample_size;
 80064de:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80064e2:	3306      	adds	r3, #6
 80064e4:	f8c7 3440 	str.w	r3, [r7, #1088]	@ 0x440

        // Buffer chunk non può contenere questo sample
        if ((raw_fill + sample_total_size) > sizeof(raw_buffer)) 
 80064e8:	f8d7 2454 	ldr.w	r2, [r7, #1108]	@ 0x454
 80064ec:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 80064f0:	4413      	add	r3, r2
 80064f2:	f240 421a 	movw	r2, #1050	@ 0x41a
 80064f6:	4293      	cmp	r3, r2
 80064f8:	f200 8111 	bhi.w	800671e <Send_Measure_Chunk+0x3be>
		{
            break;
        }

        // ========= COPIA METADATA (CORRETTI) NEL BUFFER =========
        memcpy(raw_buffer + raw_fill, (uint8_t*)&sample_header, METADATA_SIZE);
 80064fc:	f107 0218 	add.w	r2, r7, #24
 8006500:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 8006504:	18d1      	adds	r1, r2, r3
 8006506:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 800650a:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 800650e:	460b      	mov	r3, r1
 8006510:	6810      	ldr	r0, [r2, #0]
 8006512:	6018      	str	r0, [r3, #0]
 8006514:	8892      	ldrh	r2, [r2, #4]
 8006516:	809a      	strh	r2, [r3, #4]
        raw_fill += METADATA_SIZE;
 8006518:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 800651c:	3306      	adds	r3, #6
 800651e:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454
        address += METADATA_SIZE;
 8006522:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8006526:	3306      	adds	r3, #6
 8006528:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
        if (address >= buffer_base + buffer_len) address = buffer_base;
 800652c:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8006530:	f2a3 424c 	subw	r2, r3, #1100	@ 0x44c
 8006534:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8006538:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 800653c:	6812      	ldr	r2, [r2, #0]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4413      	add	r3, r2
 8006542:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 8006546:	429a      	cmp	r2, r3
 8006548:	d306      	bcc.n	8006558 <Send_Measure_Chunk+0x1f8>
 800654a:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 800654e:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450

        // ========= GESTIONE DATI SAMPLE =========
        if (sample_header.compressed_size.pressure_size == sizeof(uint16_t) && 
 8006558:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 800655c:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006560:	881b      	ldrh	r3, [r3, #0]
 8006562:	2b02      	cmp	r3, #2
 8006564:	d152      	bne.n	800660c <Send_Measure_Chunk+0x2ac>
            sample_header.compressed_size.volume_size == sizeof(uint16_t) &&
 8006566:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 800656a:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 800656e:	885b      	ldrh	r3, [r3, #2]
        if (sample_header.compressed_size.pressure_size == sizeof(uint16_t) && 
 8006570:	2b02      	cmp	r3, #2
 8006572:	d14b      	bne.n	800660c <Send_Measure_Chunk+0x2ac>
            sample_header.compressed_size.acceleration_size == sizeof(uint16_t)) 
 8006574:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8006578:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 800657c:	889b      	ldrh	r3, [r3, #4]
            sample_header.compressed_size.volume_size == sizeof(uint16_t) &&
 800657e:	2b02      	cmp	r3, #2
 8006580:	d144      	bne.n	800660c <Send_Measure_Chunk+0x2ac>
			{

            // Sample era corrotto - riempi con zeri
            memset(raw_buffer + raw_fill, 0, sample_size);
 8006582:	f107 0218 	add.w	r2, r7, #24
 8006586:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 800658a:	4413      	add	r3, r2
 800658c:	f8d7 2448 	ldr.w	r2, [r7, #1096]	@ 0x448
 8006590:	2100      	movs	r1, #0
 8006592:	4618      	mov	r0, r3
 8006594:	f010 f808 	bl	80165a8 <memset>
            raw_fill += sample_size;
 8006598:	f8d7 2454 	ldr.w	r2, [r7, #1108]	@ 0x454
 800659c:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80065a0:	4413      	add	r3, r2
 80065a2:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454
            
            // Salta i dati corrotti in RAM (avanza di sample_size originale)
            // Nota: questo potrebbe non essere allineato, ma è meglio che rimanere bloccati
            address += sample_size;
 80065a6:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 80065aa:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80065ae:	4413      	add	r3, r2
 80065b0:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
            if (address >= buffer_base + buffer_len) 
 80065b4:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80065b8:	f2a3 424c 	subw	r2, r3, #1100	@ 0x44c
 80065bc:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80065c0:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 80065c4:	6812      	ldr	r2, [r2, #0]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4413      	add	r3, r2
 80065ca:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 80065ce:	429a      	cmp	r2, r3
 80065d0:	f0c0 8093 	bcc.w	80066fa <Send_Measure_Chunk+0x39a>
			{
                address = buffer_base + ((address - buffer_base) % buffer_len);
 80065d4:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80065d8:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80065dc:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	1ad3      	subs	r3, r2, r3
 80065e4:	f507 628b 	add.w	r2, r7, #1112	@ 0x458
 80065e8:	f5a2 628a 	sub.w	r2, r2, #1104	@ 0x450
 80065ec:	6811      	ldr	r1, [r2, #0]
 80065ee:	fbb3 f1f1 	udiv	r1, r3, r1
 80065f2:	6812      	ldr	r2, [r2, #0]
 80065f4:	fb01 f202 	mul.w	r2, r1, r2
 80065f8:	1a9b      	subs	r3, r3, r2
 80065fa:	f507 628b 	add.w	r2, r7, #1112	@ 0x458
 80065fe:	f2a2 424c 	subw	r2, r2, #1100	@ 0x44c
 8006602:	6812      	ldr	r2, [r2, #0]
 8006604:	4413      	add	r3, r2
 8006606:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
            if (address >= buffer_base + buffer_len) 
 800660a:	e076      	b.n	80066fa <Send_Measure_Chunk+0x39a>
            }
        } else {
            // Sample valido - leggi dati reali dalla RAM
            // Gestione wraparound sicura
            if (address + sample_size <= buffer_base + buffer_len) 
 800660c:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 8006610:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 8006614:	441a      	add	r2, r3
 8006616:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 800661a:	f2a3 414c 	subw	r1, r3, #1100	@ 0x44c
 800661e:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8006622:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8006626:	6809      	ldr	r1, [r1, #0]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	440b      	add	r3, r1
 800662c:	429a      	cmp	r2, r3
 800662e:	d80c      	bhi.n	800664a <Send_Measure_Chunk+0x2ea>
			{
                // Dati non vanno oltre il buffer
                RAM_Read(address, sample_size, raw_buffer + raw_fill);
 8006630:	f107 0218 	add.w	r2, r7, #24
 8006634:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 8006638:	4413      	add	r3, r2
 800663a:	461a      	mov	r2, r3
 800663c:	f8d7 1448 	ldr.w	r1, [r7, #1096]	@ 0x448
 8006640:	f8d7 0450 	ldr.w	r0, [r7, #1104]	@ 0x450
 8006644:	f001 f85b 	bl	80076fe <RAM_Read>
 8006648:	e033      	b.n	80066b2 <Send_Measure_Chunk+0x352>
            } 
			else 
			{
                // Dati si split tra fine e inizio buffer
                uint32_t first_part = (buffer_base + buffer_len) - address;
 800664a:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 800664e:	f2a3 424c 	subw	r2, r3, #1100	@ 0x44c
 8006652:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8006656:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 800665a:	6812      	ldr	r2, [r2, #0]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	441a      	add	r2, r3
 8006660:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	f8c7 343c 	str.w	r3, [r7, #1084]	@ 0x43c
                uint32_t second_part = sample_size - first_part;
 800666a:	f8d7 2448 	ldr.w	r2, [r7, #1096]	@ 0x448
 800666e:	f8d7 343c 	ldr.w	r3, [r7, #1084]	@ 0x43c
 8006672:	1ad3      	subs	r3, r2, r3
 8006674:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438
                RAM_Read(address, first_part, raw_buffer + raw_fill);
 8006678:	f107 0218 	add.w	r2, r7, #24
 800667c:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 8006680:	4413      	add	r3, r2
 8006682:	461a      	mov	r2, r3
 8006684:	f8d7 143c 	ldr.w	r1, [r7, #1084]	@ 0x43c
 8006688:	f8d7 0450 	ldr.w	r0, [r7, #1104]	@ 0x450
 800668c:	f001 f837 	bl	80076fe <RAM_Read>
                RAM_Read(buffer_base, second_part, raw_buffer + raw_fill + first_part);
 8006690:	f8d7 2454 	ldr.w	r2, [r7, #1108]	@ 0x454
 8006694:	f8d7 343c 	ldr.w	r3, [r7, #1084]	@ 0x43c
 8006698:	4413      	add	r3, r2
 800669a:	f107 0218 	add.w	r2, r7, #24
 800669e:	441a      	add	r2, r3
 80066a0:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80066a4:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80066a8:	f8d7 1438 	ldr.w	r1, [r7, #1080]	@ 0x438
 80066ac:	6818      	ldr	r0, [r3, #0]
 80066ae:	f001 f826 	bl	80076fe <RAM_Read>
            }
            raw_fill += sample_size;
 80066b2:	f8d7 2454 	ldr.w	r2, [r7, #1108]	@ 0x454
 80066b6:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80066ba:	4413      	add	r3, r2
 80066bc:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454
            address += sample_size;
 80066c0:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 80066c4:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80066c8:	4413      	add	r3, r2
 80066ca:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
            if (address >= buffer_base + buffer_len) address = buffer_base;
 80066ce:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80066d2:	f2a3 424c 	subw	r2, r3, #1100	@ 0x44c
 80066d6:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80066da:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 80066de:	6812      	ldr	r2, [r2, #0]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4413      	add	r3, r2
 80066e4:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d306      	bcc.n	80066fa <Send_Measure_Chunk+0x39a>
 80066ec:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80066f0:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
        }

        // Condizione di fine
        if (address == end_address && !first_loop) 
 80066fa:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 80066fe:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 8006702:	429a      	cmp	r2, r3
 8006704:	d103      	bne.n	800670e <Send_Measure_Chunk+0x3ae>
 8006706:	f897 344f 	ldrb.w	r3, [r7, #1103]	@ 0x44f
 800670a:	2b00      	cmp	r3, #0
 800670c:	d009      	beq.n	8006722 <Send_Measure_Chunk+0x3c2>
		{
            break;
        }
        first_loop = 0;
 800670e:	2300      	movs	r3, #0
 8006710:	f887 344f 	strb.w	r3, [r7, #1103]	@ 0x44f
	{
 8006714:	e654      	b.n	80063c0 <Send_Measure_Chunk+0x60>
            break;
 8006716:	bf00      	nop
 8006718:	e004      	b.n	8006724 <Send_Measure_Chunk+0x3c4>
            break;
 800671a:	bf00      	nop
 800671c:	e002      	b.n	8006724 <Send_Measure_Chunk+0x3c4>
            break;
 800671e:	bf00      	nop
 8006720:	e000      	b.n	8006724 <Send_Measure_Chunk+0x3c4>
            break;
 8006722:	bf00      	nop
    } while (1);

    if (raw_fill > 0) 
 8006724:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 8006728:	2b00      	cmp	r3, #0
 800672a:	d010      	beq.n	800674e <Send_Measure_Chunk+0x3ee>
	{
        // Codifica in base64
        size_t b64_len = Base64_Encode(raw_buffer, raw_fill, (char*)tcp_chunk, sizeof(tcp_chunk));
 800672c:	f107 0018 	add.w	r0, r7, #24
 8006730:	f240 53b4 	movw	r3, #1460	@ 0x5b4
 8006734:	4a0e      	ldr	r2, [pc, #56]	@ (8006770 <Send_Measure_Chunk+0x410>)
 8006736:	f8d7 1454 	ldr.w	r1, [r7, #1108]	@ 0x454
 800673a:	f7fb fed1 	bl	80024e0 <Base64_Encode>
 800673e:	f8c7 0434 	str.w	r0, [r7, #1076]	@ 0x434
        SIM_Send_TCP_Chunk_DMA(b64_len);
 8006742:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8006746:	b29b      	uxth	r3, r3
 8006748:	4618      	mov	r0, r3
 800674a:	f7fb fca9 	bl	80020a0 <SIM_Send_TCP_Chunk_DMA>
    }

    if (address == end_address) 
 800674e:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 8006752:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 8006756:	429a      	cmp	r2, r3
 8006758:	d102      	bne.n	8006760 <Send_Measure_Chunk+0x400>
	{
        return (uint32_t)-1;
 800675a:	f04f 33ff 	mov.w	r3, #4294967295
 800675e:	e001      	b.n	8006764 <Send_Measure_Chunk+0x404>
    }
    return address;
 8006760:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
}
 8006764:	4618      	mov	r0, r3
 8006766:	f507 678b 	add.w	r7, r7, #1112	@ 0x458
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	2000496c 	.word	0x2000496c

08006774 <Compress_Sample>:

/*-----COMPRESSIONE DATI-----*/
Compressed_Sizes_Typedef Compress_Sample(uint8_t *input, uint16_t input_len, uint8_t *output)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b09a      	sub	sp, #104	@ 0x68
 8006778:	af00      	add	r7, sp, #0
 800677a:	60f8      	str	r0, [r7, #12]
 800677c:	60b9      	str	r1, [r7, #8]
 800677e:	603b      	str	r3, [r7, #0]
 8006780:	4613      	mov	r3, r2
 8006782:	80fb      	strh	r3, [r7, #6]
	uint16_t out_idx = 0;
 8006784:	2300      	movs	r3, #0
 8006786:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	uint8_t packed_byte = 0;
 800678a:	2300      	movs	r3, #0
 800678c:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
	Compressed_Sizes_Typedef sizes = {0, 0, 0};
 8006790:	2300      	movs	r3, #0
 8006792:	843b      	strh	r3, [r7, #32]
 8006794:	2300      	movs	r3, #0
 8006796:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006798:	2300      	movs	r3, #0
 800679a:	84bb      	strh	r3, [r7, #36]	@ 0x24

    AdpcmState_Typedef press_state = {0, 0};
 800679c:	2300      	movs	r3, #0
 800679e:	83bb      	strh	r3, [r7, #28]
 80067a0:	2300      	movs	r3, #0
 80067a2:	77bb      	strb	r3, [r7, #30]
    AdpcmState_Typedef acc_x_state = {0, 0}, acc_y_state = {0, 0}, acc_z_state = {0, 0};
 80067a4:	2300      	movs	r3, #0
 80067a6:	833b      	strh	r3, [r7, #24]
 80067a8:	2300      	movs	r3, #0
 80067aa:	76bb      	strb	r3, [r7, #26]
 80067ac:	2300      	movs	r3, #0
 80067ae:	82bb      	strh	r3, [r7, #20]
 80067b0:	2300      	movs	r3, #0
 80067b2:	75bb      	strb	r3, [r7, #22]
 80067b4:	2300      	movs	r3, #0
 80067b6:	823b      	strh	r3, [r7, #16]
 80067b8:	2300      	movs	r3, #0
 80067ba:	74bb      	strb	r3, [r7, #18]

	// --- 1. Pressione ---
	uint16_t *adc = (uint16_t*)input;
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint16_t pressure_start = out_idx;
 80067c0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80067c4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

	output[out_idx++] = adc[0] & 0xFF;
 80067c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067ca:	881a      	ldrh	r2, [r3, #0]
 80067cc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80067d0:	1c59      	adds	r1, r3, #1
 80067d2:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 80067d6:	4619      	mov	r1, r3
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	440b      	add	r3, r1
 80067dc:	b2d2      	uxtb	r2, r2
 80067de:	701a      	strb	r2, [r3, #0]
	output[out_idx++] = adc[0] >> 8;
 80067e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067e2:	881b      	ldrh	r3, [r3, #0]
 80067e4:	0a1b      	lsrs	r3, r3, #8
 80067e6:	b29a      	uxth	r2, r3
 80067e8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80067ec:	1c59      	adds	r1, r3, #1
 80067ee:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 80067f2:	4619      	mov	r1, r3
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	440b      	add	r3, r1
 80067f8:	b2d2      	uxtb	r2, r2
 80067fa:	701a      	strb	r2, [r3, #0]
	press_state.previous_value = adc[0];
 80067fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067fe:	881b      	ldrh	r3, [r3, #0]
 8006800:	b21b      	sxth	r3, r3
 8006802:	83bb      	strh	r3, [r7, #28]
	for (int i = 1; i < PRESS_HALF_SAMPLES; i++) 
 8006804:	2301      	movs	r3, #1
 8006806:	663b      	str	r3, [r7, #96]	@ 0x60
 8006808:	e033      	b.n	8006872 <Compress_Sample+0xfe>
	{
		uint8_t nibble = ADPCM_Compression(adc[i], &press_state, step_size_table_12bit);
 800680a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800680c:	005b      	lsls	r3, r3, #1
 800680e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006810:	4413      	add	r3, r2
 8006812:	881b      	ldrh	r3, [r3, #0]
 8006814:	b21b      	sxth	r3, r3
 8006816:	f107 011c 	add.w	r1, r7, #28
 800681a:	4a99      	ldr	r2, [pc, #612]	@ (8006a80 <Compress_Sample+0x30c>)
 800681c:	4618      	mov	r0, r3
 800681e:	f000 f9cf 	bl	8006bc0 <ADPCM_Compression>
 8006822:	4603      	mov	r3, r0
 8006824:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (i % 2 != 0) 
 8006828:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800682a:	f003 0301 	and.w	r3, r3, #1
 800682e:	2b00      	cmp	r3, #0
 8006830:	d004      	beq.n	800683c <Compress_Sample+0xc8>
		{
			packed_byte = nibble;
 8006832:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006836:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 800683a:	e017      	b.n	800686c <Compress_Sample+0xf8>
		} else 
		{
			packed_byte |= (nibble << 4);
 800683c:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 8006840:	011b      	lsls	r3, r3, #4
 8006842:	b25a      	sxtb	r2, r3
 8006844:	f997 3065 	ldrsb.w	r3, [r7, #101]	@ 0x65
 8006848:	4313      	orrs	r3, r2
 800684a:	b25b      	sxtb	r3, r3
 800684c:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
			output[out_idx++] = packed_byte;
 8006850:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006854:	1c5a      	adds	r2, r3, #1
 8006856:	f8a7 2066 	strh.w	r2, [r7, #102]	@ 0x66
 800685a:	461a      	mov	r2, r3
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	4413      	add	r3, r2
 8006860:	f897 2065 	ldrb.w	r2, [r7, #101]	@ 0x65
 8006864:	701a      	strb	r2, [r3, #0]
			packed_byte = 0;
 8006866:	2300      	movs	r3, #0
 8006868:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
	for (int i = 1; i < PRESS_HALF_SAMPLES; i++) 
 800686c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800686e:	3301      	adds	r3, #1
 8006870:	663b      	str	r3, [r7, #96]	@ 0x60
 8006872:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006874:	2bc7      	cmp	r3, #199	@ 0xc7
 8006876:	ddc8      	ble.n	800680a <Compress_Sample+0x96>
	if (PRESS_HALF_SAMPLES % 2 != 0) 
	{
		output[out_idx++] = packed_byte;
		packed_byte = 0;
	}
	sizes.pressure_size = out_idx - pressure_start;
 8006878:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 800687c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006880:	1ad3      	subs	r3, r2, r3
 8006882:	b29b      	uxth	r3, r3
 8006884:	843b      	strh	r3, [r7, #32]

	// --- 2. Flusso (RLE) ---
	uint32_t *counter = (uint32_t*)(input + PRESS_HALF_LEN);
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800688c:	643b      	str	r3, [r7, #64]	@ 0x40
	uint16_t volume_start = out_idx;
 800688e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006892:	87fb      	strh	r3, [r7, #62]	@ 0x3e

	uint32_t prev = counter[0];
 8006894:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uint16_t run_len = 1;
 800689a:	2301      	movs	r3, #1
 800689c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

	for (int i = 1; i < MAX_VOLUME_SAMPLES; i++) {
 80068a0:	2301      	movs	r3, #1
 80068a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80068a4:	e058      	b.n	8006958 <Compress_Sample+0x1e4>
		if (counter[i] == prev && run_len < 255) {
 80068a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80068a8:	009b      	lsls	r3, r3, #2
 80068aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80068ac:	4413      	add	r3, r2
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80068b2:	429a      	cmp	r2, r3
 80068b4:	d109      	bne.n	80068ca <Compress_Sample+0x156>
 80068b6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80068ba:	2bfe      	cmp	r3, #254	@ 0xfe
 80068bc:	d805      	bhi.n	80068ca <Compress_Sample+0x156>
			run_len++;
 80068be:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80068c2:	3301      	adds	r3, #1
 80068c4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 80068c8:	e043      	b.n	8006952 <Compress_Sample+0x1de>
		} else {
			// Scrivi valore e run_len (4 byte valore + 1 byte run_len)
			output[out_idx++] = prev & 0xFF;
 80068ca:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80068ce:	1c5a      	adds	r2, r3, #1
 80068d0:	f8a7 2066 	strh.w	r2, [r7, #102]	@ 0x66
 80068d4:	461a      	mov	r2, r3
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	4413      	add	r3, r2
 80068da:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80068dc:	b2d2      	uxtb	r2, r2
 80068de:	701a      	strb	r2, [r3, #0]
			output[out_idx++] = (prev >> 8) & 0xFF;
 80068e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068e2:	0a1a      	lsrs	r2, r3, #8
 80068e4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80068e8:	1c59      	adds	r1, r3, #1
 80068ea:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 80068ee:	4619      	mov	r1, r3
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	440b      	add	r3, r1
 80068f4:	b2d2      	uxtb	r2, r2
 80068f6:	701a      	strb	r2, [r3, #0]
			output[out_idx++] = (prev >> 16) & 0xFF;
 80068f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068fa:	0c1a      	lsrs	r2, r3, #16
 80068fc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006900:	1c59      	adds	r1, r3, #1
 8006902:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 8006906:	4619      	mov	r1, r3
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	440b      	add	r3, r1
 800690c:	b2d2      	uxtb	r2, r2
 800690e:	701a      	strb	r2, [r3, #0]
			output[out_idx++] = (prev >> 24) & 0xFF;
 8006910:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006912:	0e1a      	lsrs	r2, r3, #24
 8006914:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006918:	1c59      	adds	r1, r3, #1
 800691a:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 800691e:	4619      	mov	r1, r3
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	440b      	add	r3, r1
 8006924:	b2d2      	uxtb	r2, r2
 8006926:	701a      	strb	r2, [r3, #0]
			output[out_idx++] = run_len;
 8006928:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800692c:	1c5a      	adds	r2, r3, #1
 800692e:	f8a7 2066 	strh.w	r2, [r7, #102]	@ 0x66
 8006932:	461a      	mov	r2, r3
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	4413      	add	r3, r2
 8006938:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800693c:	b2d2      	uxtb	r2, r2
 800693e:	701a      	strb	r2, [r3, #0]
			prev = counter[i];
 8006940:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006942:	009b      	lsls	r3, r3, #2
 8006944:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006946:	4413      	add	r3, r2
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	65fb      	str	r3, [r7, #92]	@ 0x5c
			run_len = 1;
 800694c:	2301      	movs	r3, #1
 800694e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	for (int i = 1; i < MAX_VOLUME_SAMPLES; i++) {
 8006952:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006954:	3301      	adds	r3, #1
 8006956:	657b      	str	r3, [r7, #84]	@ 0x54
 8006958:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800695a:	2b09      	cmp	r3, #9
 800695c:	dda3      	ble.n	80068a6 <Compress_Sample+0x132>
		}
	}
	// Scrivi l'ultimo run
	output[out_idx++] = prev & 0xFF;
 800695e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006962:	1c5a      	adds	r2, r3, #1
 8006964:	f8a7 2066 	strh.w	r2, [r7, #102]	@ 0x66
 8006968:	461a      	mov	r2, r3
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	4413      	add	r3, r2
 800696e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006970:	b2d2      	uxtb	r2, r2
 8006972:	701a      	strb	r2, [r3, #0]
	output[out_idx++] = (prev >> 8) & 0xFF;
 8006974:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006976:	0a1a      	lsrs	r2, r3, #8
 8006978:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800697c:	1c59      	adds	r1, r3, #1
 800697e:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 8006982:	4619      	mov	r1, r3
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	440b      	add	r3, r1
 8006988:	b2d2      	uxtb	r2, r2
 800698a:	701a      	strb	r2, [r3, #0]
	output[out_idx++] = (prev >> 16) & 0xFF;
 800698c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800698e:	0c1a      	lsrs	r2, r3, #16
 8006990:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006994:	1c59      	adds	r1, r3, #1
 8006996:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 800699a:	4619      	mov	r1, r3
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	440b      	add	r3, r1
 80069a0:	b2d2      	uxtb	r2, r2
 80069a2:	701a      	strb	r2, [r3, #0]
	output[out_idx++] = (prev >> 24) & 0xFF;
 80069a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069a6:	0e1a      	lsrs	r2, r3, #24
 80069a8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80069ac:	1c59      	adds	r1, r3, #1
 80069ae:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 80069b2:	4619      	mov	r1, r3
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	440b      	add	r3, r1
 80069b8:	b2d2      	uxtb	r2, r2
 80069ba:	701a      	strb	r2, [r3, #0]
	output[out_idx++] = run_len;
 80069bc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80069c0:	1c5a      	adds	r2, r3, #1
 80069c2:	f8a7 2066 	strh.w	r2, [r7, #102]	@ 0x66
 80069c6:	461a      	mov	r2, r3
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	4413      	add	r3, r2
 80069cc:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 80069d0:	b2d2      	uxtb	r2, r2
 80069d2:	701a      	strb	r2, [r3, #0]

	sizes.volume_size = out_idx - volume_start;
 80069d4:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 80069d8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80069da:	1ad3      	subs	r3, r2, r3
 80069dc:	b29b      	uxth	r3, r3
 80069de:	847b      	strh	r3, [r7, #34]	@ 0x22

	// --- 3. Accelerometro (3 canali separati) ---
	uint8_t *accel = input + PRESS_HALF_LEN + MAX_VOLUME_LEN;
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80069e6:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint16_t accel_start = out_idx;
 80069e8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80069ec:	86fb      	strh	r3, [r7, #54]	@ 0x36

	uint16_t x0 = accel[1] | (accel[2] << 8);
 80069ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069f0:	3301      	adds	r3, #1
 80069f2:	781b      	ldrb	r3, [r3, #0]
 80069f4:	b21a      	sxth	r2, r3
 80069f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069f8:	3302      	adds	r3, #2
 80069fa:	781b      	ldrb	r3, [r3, #0]
 80069fc:	b21b      	sxth	r3, r3
 80069fe:	021b      	lsls	r3, r3, #8
 8006a00:	b21b      	sxth	r3, r3
 8006a02:	4313      	orrs	r3, r2
 8006a04:	b21b      	sxth	r3, r3
 8006a06:	86bb      	strh	r3, [r7, #52]	@ 0x34
	uint16_t y0 = accel[3] | (accel[4] << 8);
 8006a08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a0a:	3303      	adds	r3, #3
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	b21a      	sxth	r2, r3
 8006a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a12:	3304      	adds	r3, #4
 8006a14:	781b      	ldrb	r3, [r3, #0]
 8006a16:	b21b      	sxth	r3, r3
 8006a18:	021b      	lsls	r3, r3, #8
 8006a1a:	b21b      	sxth	r3, r3
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	b21b      	sxth	r3, r3
 8006a20:	867b      	strh	r3, [r7, #50]	@ 0x32
	uint16_t z0 = accel[5] | (accel[6] << 8);
 8006a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a24:	3305      	adds	r3, #5
 8006a26:	781b      	ldrb	r3, [r3, #0]
 8006a28:	b21a      	sxth	r2, r3
 8006a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a2c:	3306      	adds	r3, #6
 8006a2e:	781b      	ldrb	r3, [r3, #0]
 8006a30:	b21b      	sxth	r3, r3
 8006a32:	021b      	lsls	r3, r3, #8
 8006a34:	b21b      	sxth	r3, r3
 8006a36:	4313      	orrs	r3, r2
 8006a38:	b21b      	sxth	r3, r3
 8006a3a:	863b      	strh	r3, [r7, #48]	@ 0x30
	acc_x_state.previous_value = x0;
 8006a3c:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 8006a40:	833b      	strh	r3, [r7, #24]
	acc_y_state.previous_value = y0;
 8006a42:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8006a46:	82bb      	strh	r3, [r7, #20]
	acc_z_state.previous_value = z0;
 8006a48:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 8006a4c:	823b      	strh	r3, [r7, #16]
	for(int k=0; k<7; ++k) output[out_idx++] = accel[k];
 8006a4e:	2300      	movs	r3, #0
 8006a50:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a52:	e00f      	b.n	8006a74 <Compress_Sample+0x300>
 8006a54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a56:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006a58:	441a      	add	r2, r3
 8006a5a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006a5e:	1c59      	adds	r1, r3, #1
 8006a60:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 8006a64:	4619      	mov	r1, r3
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	440b      	add	r3, r1
 8006a6a:	7812      	ldrb	r2, [r2, #0]
 8006a6c:	701a      	strb	r2, [r3, #0]
 8006a6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a70:	3301      	adds	r3, #1
 8006a72:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a76:	2b06      	cmp	r3, #6
 8006a78:	ddec      	ble.n	8006a54 <Compress_Sample+0x2e0>
	for (int i = 1; i < ACC_FIFO_WATERMARK; i++) 
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a7e:	e087      	b.n	8006b90 <Compress_Sample+0x41c>
 8006a80:	08017d38 	.word	0x08017d38
	{
		uint16_t x = accel[i*7+1] | (accel[i*7+2] << 8);
 8006a84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006a86:	4613      	mov	r3, r2
 8006a88:	00db      	lsls	r3, r3, #3
 8006a8a:	1a9b      	subs	r3, r3, r2
 8006a8c:	3301      	adds	r3, #1
 8006a8e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006a90:	4413      	add	r3, r2
 8006a92:	781b      	ldrb	r3, [r3, #0]
 8006a94:	b219      	sxth	r1, r3
 8006a96:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006a98:	4613      	mov	r3, r2
 8006a9a:	00db      	lsls	r3, r3, #3
 8006a9c:	1a9b      	subs	r3, r3, r2
 8006a9e:	3302      	adds	r3, #2
 8006aa0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006aa2:	4413      	add	r3, r2
 8006aa4:	781b      	ldrb	r3, [r3, #0]
 8006aa6:	b21b      	sxth	r3, r3
 8006aa8:	021b      	lsls	r3, r3, #8
 8006aaa:	b21b      	sxth	r3, r3
 8006aac:	430b      	orrs	r3, r1
 8006aae:	b21b      	sxth	r3, r3
 8006ab0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		uint16_t y = accel[i*7+3] | (accel[i*7+4] << 8);
 8006ab2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ab4:	4613      	mov	r3, r2
 8006ab6:	00db      	lsls	r3, r3, #3
 8006ab8:	1a9b      	subs	r3, r3, r2
 8006aba:	3303      	adds	r3, #3
 8006abc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006abe:	4413      	add	r3, r2
 8006ac0:	781b      	ldrb	r3, [r3, #0]
 8006ac2:	b219      	sxth	r1, r3
 8006ac4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ac6:	4613      	mov	r3, r2
 8006ac8:	00db      	lsls	r3, r3, #3
 8006aca:	1a9b      	subs	r3, r3, r2
 8006acc:	3304      	adds	r3, #4
 8006ace:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006ad0:	4413      	add	r3, r2
 8006ad2:	781b      	ldrb	r3, [r3, #0]
 8006ad4:	b21b      	sxth	r3, r3
 8006ad6:	021b      	lsls	r3, r3, #8
 8006ad8:	b21b      	sxth	r3, r3
 8006ada:	430b      	orrs	r3, r1
 8006adc:	b21b      	sxth	r3, r3
 8006ade:	85bb      	strh	r3, [r7, #44]	@ 0x2c
		uint16_t z = accel[i*7+5] | (accel[i*7+6] << 8);
 8006ae0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ae2:	4613      	mov	r3, r2
 8006ae4:	00db      	lsls	r3, r3, #3
 8006ae6:	1a9b      	subs	r3, r3, r2
 8006ae8:	3305      	adds	r3, #5
 8006aea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006aec:	4413      	add	r3, r2
 8006aee:	781b      	ldrb	r3, [r3, #0]
 8006af0:	b219      	sxth	r1, r3
 8006af2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006af4:	4613      	mov	r3, r2
 8006af6:	00db      	lsls	r3, r3, #3
 8006af8:	1a9b      	subs	r3, r3, r2
 8006afa:	3306      	adds	r3, #6
 8006afc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006afe:	4413      	add	r3, r2
 8006b00:	781b      	ldrb	r3, [r3, #0]
 8006b02:	b21b      	sxth	r3, r3
 8006b04:	021b      	lsls	r3, r3, #8
 8006b06:	b21b      	sxth	r3, r3
 8006b08:	430b      	orrs	r3, r1
 8006b0a:	b21b      	sxth	r3, r3
 8006b0c:	857b      	strh	r3, [r7, #42]	@ 0x2a
		uint8_t nibble_x = ADPCM_Compression(x, &acc_x_state, step_size_table_16bit);
 8006b0e:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8006b12:	f107 0118 	add.w	r1, r7, #24
 8006b16:	4a29      	ldr	r2, [pc, #164]	@ (8006bbc <Compress_Sample+0x448>)
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f000 f851 	bl	8006bc0 <ADPCM_Compression>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
		uint8_t nibble_y = ADPCM_Compression(y, &acc_y_state, step_size_table_16bit);
 8006b24:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8006b28:	f107 0114 	add.w	r1, r7, #20
 8006b2c:	4a23      	ldr	r2, [pc, #140]	@ (8006bbc <Compress_Sample+0x448>)
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f000 f846 	bl	8006bc0 <ADPCM_Compression>
 8006b34:	4603      	mov	r3, r0
 8006b36:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
		uint8_t nibble_z = ADPCM_Compression(z, &acc_z_state, step_size_table_16bit);
 8006b3a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8006b3e:	f107 0110 	add.w	r1, r7, #16
 8006b42:	4a1e      	ldr	r2, [pc, #120]	@ (8006bbc <Compress_Sample+0x448>)
 8006b44:	4618      	mov	r0, r3
 8006b46:	f000 f83b 	bl	8006bc0 <ADPCM_Compression>
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		output[out_idx++] = nibble_x | (nibble_y << 4);
 8006b50:	f997 3028 	ldrsb.w	r3, [r7, #40]	@ 0x28
 8006b54:	011b      	lsls	r3, r3, #4
 8006b56:	b25a      	sxtb	r2, r3
 8006b58:	f997 3029 	ldrsb.w	r3, [r7, #41]	@ 0x29
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	b25a      	sxtb	r2, r3
 8006b60:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006b64:	1c59      	adds	r1, r3, #1
 8006b66:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	440b      	add	r3, r1
 8006b70:	b2d2      	uxtb	r2, r2
 8006b72:	701a      	strb	r2, [r3, #0]
		output[out_idx++] = nibble_z;
 8006b74:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006b78:	1c5a      	adds	r2, r3, #1
 8006b7a:	f8a7 2066 	strh.w	r2, [r7, #102]	@ 0x66
 8006b7e:	461a      	mov	r2, r3
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	4413      	add	r3, r2
 8006b84:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006b88:	701a      	strb	r2, [r3, #0]
	for (int i = 1; i < ACC_FIFO_WATERMARK; i++) 
 8006b8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b92:	2bc7      	cmp	r3, #199	@ 0xc7
 8006b94:	f77f af76 	ble.w	8006a84 <Compress_Sample+0x310>
	}
	sizes.acceleration_size = out_idx - accel_start;
 8006b98:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8006b9c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006b9e:	1ad3      	subs	r3, r2, r3
 8006ba0:	b29b      	uxth	r3, r3
 8006ba2:	84bb      	strh	r3, [r7, #36]	@ 0x24

	return sizes;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	461a      	mov	r2, r3
 8006ba8:	f107 0320 	add.w	r3, r7, #32
 8006bac:	6818      	ldr	r0, [r3, #0]
 8006bae:	6010      	str	r0, [r2, #0]
 8006bb0:	889b      	ldrh	r3, [r3, #4]
 8006bb2:	8093      	strh	r3, [r2, #4]
}
 8006bb4:	68f8      	ldr	r0, [r7, #12]
 8006bb6:	3768      	adds	r7, #104	@ 0x68
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}
 8006bbc:	08017c88 	.word	0x08017c88

08006bc0 <ADPCM_Compression>:

/*-----FUNZIONE DI COMPRESSIONE ADPCM-----*/
uint8_t ADPCM_Compression(int16_t sample, AdpcmState_Typedef* state, const uint16_t* step_size_table) 
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b089      	sub	sp, #36	@ 0x24
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	60b9      	str	r1, [r7, #8]
 8006bca:	607a      	str	r2, [r7, #4]
 8006bcc:	81fb      	strh	r3, [r7, #14]
    int32_t diff = (int32_t)sample - state->previous_value;
 8006bce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006bd2:	68ba      	ldr	r2, [r7, #8]
 8006bd4:	f9b2 2000 	ldrsh.w	r2, [r2]
 8006bd8:	1a9b      	subs	r3, r3, r2
 8006bda:	61fb      	str	r3, [r7, #28]
    uint16_t step = step_size_table[state->step_index];
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8006be2:	005b      	lsls	r3, r3, #1
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	4413      	add	r3, r2
 8006be8:	881b      	ldrh	r3, [r3, #0]
 8006bea:	837b      	strh	r3, [r7, #26]
    uint8_t nibble = 0;
 8006bec:	2300      	movs	r3, #0
 8006bee:	767b      	strb	r3, [r7, #25]

    if (diff < 0) 
 8006bf0:	69fb      	ldr	r3, [r7, #28]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	da04      	bge.n	8006c00 <ADPCM_Compression+0x40>
	{
        nibble = 8; // Bit di segno
 8006bf6:	2308      	movs	r3, #8
 8006bf8:	767b      	strb	r3, [r7, #25]
        diff = -diff;
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	425b      	negs	r3, r3
 8006bfe:	61fb      	str	r3, [r7, #28]
    }

	if (step == 0) step = 1;
 8006c00:	8b7b      	ldrh	r3, [r7, #26]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d101      	bne.n	8006c0a <ADPCM_Compression+0x4a>
 8006c06:	2301      	movs	r3, #1
 8006c08:	837b      	strh	r3, [r7, #26]
    // Calcola il nibble quantizzato
    uint32_t temp = (uint32_t)diff * 4;
 8006c0a:	69fb      	ldr	r3, [r7, #28]
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	613b      	str	r3, [r7, #16]
    if (temp < step) 
 8006c10:	8b7b      	ldrh	r3, [r7, #26]
 8006c12:	693a      	ldr	r2, [r7, #16]
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d311      	bcc.n	8006c3c <ADPCM_Compression+0x7c>
	{
        nibble |= 0;
    } 
	else 
	{
        nibble |= (uint8_t)((temp / step > 7) ? 7 : (temp / step));
 8006c18:	8b7b      	ldrh	r3, [r7, #26]
 8006c1a:	693a      	ldr	r2, [r7, #16]
 8006c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c20:	2b07      	cmp	r3, #7
 8006c22:	d805      	bhi.n	8006c30 <ADPCM_Compression+0x70>
 8006c24:	8b7b      	ldrh	r3, [r7, #26]
 8006c26:	693a      	ldr	r2, [r7, #16]
 8006c28:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c2c:	b25b      	sxtb	r3, r3
 8006c2e:	e000      	b.n	8006c32 <ADPCM_Compression+0x72>
 8006c30:	2307      	movs	r3, #7
 8006c32:	f997 2019 	ldrsb.w	r2, [r7, #25]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	b25b      	sxtb	r3, r3
 8006c3a:	767b      	strb	r3, [r7, #25]
    }

    // Ricostruisci il valore per la predizione successiva (usando solo il nibble)
    int32_t reconstructed_diff = (step * (nibble & 7)) / 4 + step / 8;
 8006c3c:	8b7b      	ldrh	r3, [r7, #26]
 8006c3e:	7e7a      	ldrb	r2, [r7, #25]
 8006c40:	f002 0207 	and.w	r2, r2, #7
 8006c44:	fb02 f303 	mul.w	r3, r2, r3
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	da00      	bge.n	8006c4e <ADPCM_Compression+0x8e>
 8006c4c:	3303      	adds	r3, #3
 8006c4e:	109b      	asrs	r3, r3, #2
 8006c50:	461a      	mov	r2, r3
 8006c52:	8b7b      	ldrh	r3, [r7, #26]
 8006c54:	08db      	lsrs	r3, r3, #3
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	4413      	add	r3, r2
 8006c5a:	617b      	str	r3, [r7, #20]
    if (nibble & 8) {
 8006c5c:	7e7b      	ldrb	r3, [r7, #25]
 8006c5e:	f003 0308 	and.w	r3, r3, #8
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d002      	beq.n	8006c6c <ADPCM_Compression+0xac>
        reconstructed_diff = -reconstructed_diff;
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	425b      	negs	r3, r3
 8006c6a:	617b      	str	r3, [r7, #20]
    }
    
    state->previous_value += reconstructed_diff;
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c72:	b29a      	uxth	r2, r3
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	4413      	add	r3, r2
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	b21a      	sxth	r2, r3
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	801a      	strh	r2, [r3, #0]

    // CLAMP DINAMICO BASATO SULLA LUT
    if (step_size_table == step_size_table_12bit) 
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	4a1d      	ldr	r2, [pc, #116]	@ (8006cfc <ADPCM_Compression+0x13c>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d111      	bne.n	8006cae <ADPCM_Compression+0xee>
    {
        // Dati 12-bit ADC: unsigned 0-4095
        if (state->previous_value > 4095) state->previous_value = 4095;
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c94:	db03      	blt.n	8006c9e <ADPCM_Compression+0xde>
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8006c9c:	801a      	strh	r2, [r3, #0]
        if (state->previous_value < 0) state->previous_value = 0;
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	da02      	bge.n	8006cae <ADPCM_Compression+0xee>
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	2200      	movs	r2, #0
 8006cac:	801a      	strh	r2, [r3, #0]
        if (state->previous_value > 32767) state->previous_value = 32767;
        if (state->previous_value < -32768) state->previous_value = -32768;
    }

    // Aggiorna l'indice dello step
    state->step_index += index_adjustment_table[nibble & 7];
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8006cb4:	b2da      	uxtb	r2, r3
 8006cb6:	7e7b      	ldrb	r3, [r7, #25]
 8006cb8:	f003 0307 	and.w	r3, r3, #7
 8006cbc:	4910      	ldr	r1, [pc, #64]	@ (8006d00 <ADPCM_Compression+0x140>)
 8006cbe:	56cb      	ldrsb	r3, [r1, r3]
 8006cc0:	b2db      	uxtb	r3, r3
 8006cc2:	4413      	add	r3, r2
 8006cc4:	b2db      	uxtb	r3, r3
 8006cc6:	b25a      	sxtb	r2, r3
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	709a      	strb	r2, [r3, #2]
    if (state->step_index < 0) state->step_index = 0;
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	da02      	bge.n	8006cdc <ADPCM_Compression+0x11c>
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	709a      	strb	r2, [r3, #2]
    if (state->step_index > 87) state->step_index = 87;
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8006ce2:	2b57      	cmp	r3, #87	@ 0x57
 8006ce4:	dd02      	ble.n	8006cec <ADPCM_Compression+0x12c>
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	2257      	movs	r2, #87	@ 0x57
 8006cea:	709a      	strb	r2, [r3, #2]

    return nibble;
 8006cec:	7e7b      	ldrb	r3, [r7, #25]
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3724      	adds	r7, #36	@ 0x24
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf8:	4770      	bx	lr
 8006cfa:	bf00      	nop
 8006cfc:	08017d38 	.word	0x08017d38
 8006d00:	08017de8 	.word	0x08017de8

08006d04 <Apply_Config>:


/*-----APPLICA VALORI CONFIGURAZIONE-----*/
void Apply_Config(void)
{
 8006d04:	b590      	push	{r4, r7, lr}
 8006d06:	f5ad 5d81 	sub.w	sp, sp, #4128	@ 0x1020
 8006d0a:	b085      	sub	sp, #20
 8006d0c:	af00      	add	r7, sp, #0
	FIL config_file;
	UINT bytes_written;
	
	if(strcmp(cfg_var, "DEVICE_ID") == 0) 
 8006d0e:	49ad      	ldr	r1, [pc, #692]	@ (8006fc4 <Apply_Config+0x2c0>)
 8006d10:	48ad      	ldr	r0, [pc, #692]	@ (8006fc8 <Apply_Config+0x2c4>)
 8006d12:	f7f9 fa5d 	bl	80001d0 <strcmp>
 8006d16:	4603      	mov	r3, r0
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d107      	bne.n	8006d2c <Apply_Config+0x28>
	{
		config.device_id = (uint8_t)atoi(new_cfg_val);
 8006d1c:	48ab      	ldr	r0, [pc, #684]	@ (8006fcc <Apply_Config+0x2c8>)
 8006d1e:	f00f fb59 	bl	80163d4 <atoi>
 8006d22:	4603      	mov	r3, r0
 8006d24:	b2da      	uxtb	r2, r3
 8006d26:	4baa      	ldr	r3, [pc, #680]	@ (8006fd0 <Apply_Config+0x2cc>)
 8006d28:	701a      	strb	r2, [r3, #0]
 8006d2a:	e119      	b.n	8006f60 <Apply_Config+0x25c>
    }
	else if(strcmp(cfg_var, "SAMP_FREQ") == 0)
 8006d2c:	49a9      	ldr	r1, [pc, #676]	@ (8006fd4 <Apply_Config+0x2d0>)
 8006d2e:	48a6      	ldr	r0, [pc, #664]	@ (8006fc8 <Apply_Config+0x2c4>)
 8006d30:	f7f9 fa4e 	bl	80001d0 <strcmp>
 8006d34:	4603      	mov	r3, r0
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d132      	bne.n	8006da0 <Apply_Config+0x9c>
	{
		if((uint16_t)atoi(new_cfg_val) != 800 && (uint16_t)atoi(new_cfg_val) != 1600)
 8006d3a:	48a4      	ldr	r0, [pc, #656]	@ (8006fcc <Apply_Config+0x2c8>)
 8006d3c:	f00f fb4a 	bl	80163d4 <atoi>
 8006d40:	4603      	mov	r3, r0
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8006d48:	d008      	beq.n	8006d5c <Apply_Config+0x58>
 8006d4a:	48a0      	ldr	r0, [pc, #640]	@ (8006fcc <Apply_Config+0x2c8>)
 8006d4c:	f00f fb42 	bl	80163d4 <atoi>
 8006d50:	4603      	mov	r3, r0
 8006d52:	b29b      	uxth	r3, r3
 8006d54:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8006d58:	f040 8132 	bne.w	8006fc0 <Apply_Config+0x2bc>
		{
			return;
		}
		else
		{
			if(((config.samp_freq / ACC_FIFO_WATERMARK) * config.buffering_secs * SAVING_BUFFER_LEN) * 2 > psram_get_size()) 
 8006d5c:	4b9c      	ldr	r3, [pc, #624]	@ (8006fd0 <Apply_Config+0x2cc>)
 8006d5e:	885b      	ldrh	r3, [r3, #2]
 8006d60:	4a9d      	ldr	r2, [pc, #628]	@ (8006fd8 <Apply_Config+0x2d4>)
 8006d62:	fba2 2303 	umull	r2, r3, r2, r3
 8006d66:	099b      	lsrs	r3, r3, #6
 8006d68:	b29b      	uxth	r3, r3
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	4b98      	ldr	r3, [pc, #608]	@ (8006fd0 <Apply_Config+0x2cc>)
 8006d6e:	791b      	ldrb	r3, [r3, #4]
 8006d70:	fb02 f303 	mul.w	r3, r2, r3
 8006d74:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8006d78:	fb02 f303 	mul.w	r3, r2, r3
 8006d7c:	f503 63b4 	add.w	r3, r3, #1440	@ 0x5a0
 8006d80:	005b      	lsls	r3, r3, #1
 8006d82:	461c      	mov	r4, r3
 8006d84:	f000 fcee 	bl	8007764 <psram_get_size>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	429c      	cmp	r4, r3
 8006d8c:	f240 80e8 	bls.w	8006f60 <Apply_Config+0x25c>
			{
				config.samp_freq = (uint16_t)atoi(new_cfg_val);
 8006d90:	488e      	ldr	r0, [pc, #568]	@ (8006fcc <Apply_Config+0x2c8>)
 8006d92:	f00f fb1f 	bl	80163d4 <atoi>
 8006d96:	4603      	mov	r3, r0
 8006d98:	b29a      	uxth	r2, r3
 8006d9a:	4b8d      	ldr	r3, [pc, #564]	@ (8006fd0 <Apply_Config+0x2cc>)
 8006d9c:	805a      	strh	r2, [r3, #2]
 8006d9e:	e0df      	b.n	8006f60 <Apply_Config+0x25c>
			}
		}
	}
	else if(strcmp(cfg_var, "BUFFER_SECS") == 0)
 8006da0:	498e      	ldr	r1, [pc, #568]	@ (8006fdc <Apply_Config+0x2d8>)
 8006da2:	4889      	ldr	r0, [pc, #548]	@ (8006fc8 <Apply_Config+0x2c4>)
 8006da4:	f7f9 fa14 	bl	80001d0 <strcmp>
 8006da8:	4603      	mov	r3, r0
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d131      	bne.n	8006e12 <Apply_Config+0x10e>
	{
		if((uint8_t)atoi(new_cfg_val) < 5 || (uint8_t)atoi(new_cfg_val) > 30)
 8006dae:	4887      	ldr	r0, [pc, #540]	@ (8006fcc <Apply_Config+0x2c8>)
 8006db0:	f00f fb10 	bl	80163d4 <atoi>
 8006db4:	4603      	mov	r3, r0
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	2b04      	cmp	r3, #4
 8006dba:	f240 8135 	bls.w	8007028 <Apply_Config+0x324>
 8006dbe:	4883      	ldr	r0, [pc, #524]	@ (8006fcc <Apply_Config+0x2c8>)
 8006dc0:	f00f fb08 	bl	80163d4 <atoi>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	b2db      	uxtb	r3, r3
 8006dc8:	2b1e      	cmp	r3, #30
 8006dca:	f200 812d 	bhi.w	8007028 <Apply_Config+0x324>
		{
			return;
		}
		else
		{
			if(((config.samp_freq / ACC_FIFO_WATERMARK) * config.buffering_secs * SAVING_BUFFER_LEN) * 2 > psram_get_size()) 
 8006dce:	4b80      	ldr	r3, [pc, #512]	@ (8006fd0 <Apply_Config+0x2cc>)
 8006dd0:	885b      	ldrh	r3, [r3, #2]
 8006dd2:	4a81      	ldr	r2, [pc, #516]	@ (8006fd8 <Apply_Config+0x2d4>)
 8006dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8006dd8:	099b      	lsrs	r3, r3, #6
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	461a      	mov	r2, r3
 8006dde:	4b7c      	ldr	r3, [pc, #496]	@ (8006fd0 <Apply_Config+0x2cc>)
 8006de0:	791b      	ldrb	r3, [r3, #4]
 8006de2:	fb02 f303 	mul.w	r3, r2, r3
 8006de6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8006dea:	fb02 f303 	mul.w	r3, r2, r3
 8006dee:	f503 63b4 	add.w	r3, r3, #1440	@ 0x5a0
 8006df2:	005b      	lsls	r3, r3, #1
 8006df4:	461c      	mov	r4, r3
 8006df6:	f000 fcb5 	bl	8007764 <psram_get_size>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	429c      	cmp	r4, r3
 8006dfe:	f240 80af 	bls.w	8006f60 <Apply_Config+0x25c>
			{
				config.buffering_secs = (uint8_t)atoi(new_cfg_val);
 8006e02:	4872      	ldr	r0, [pc, #456]	@ (8006fcc <Apply_Config+0x2c8>)
 8006e04:	f00f fae6 	bl	80163d4 <atoi>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	b2da      	uxtb	r2, r3
 8006e0c:	4b70      	ldr	r3, [pc, #448]	@ (8006fd0 <Apply_Config+0x2cc>)
 8006e0e:	711a      	strb	r2, [r3, #4]
 8006e10:	e0a6      	b.n	8006f60 <Apply_Config+0x25c>
			}
		}
	}
	else if(strcmp(cfg_var, "CONN_TIMEOUT") == 0)
 8006e12:	4973      	ldr	r1, [pc, #460]	@ (8006fe0 <Apply_Config+0x2dc>)
 8006e14:	486c      	ldr	r0, [pc, #432]	@ (8006fc8 <Apply_Config+0x2c4>)
 8006e16:	f7f9 f9db 	bl	80001d0 <strcmp>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d107      	bne.n	8006e30 <Apply_Config+0x12c>
	{
		config.connection_timeout_ms = (uint32_t)atoi(new_cfg_val);
 8006e20:	486a      	ldr	r0, [pc, #424]	@ (8006fcc <Apply_Config+0x2c8>)
 8006e22:	f00f fad7 	bl	80163d4 <atoi>
 8006e26:	4603      	mov	r3, r0
 8006e28:	461a      	mov	r2, r3
 8006e2a:	4b69      	ldr	r3, [pc, #420]	@ (8006fd0 <Apply_Config+0x2cc>)
 8006e2c:	609a      	str	r2, [r3, #8]
 8006e2e:	e097      	b.n	8006f60 <Apply_Config+0x25c>
	}
	else if(strcmp(cfg_var, "LOG_PERIOD") == 0)
 8006e30:	496c      	ldr	r1, [pc, #432]	@ (8006fe4 <Apply_Config+0x2e0>)
 8006e32:	4865      	ldr	r0, [pc, #404]	@ (8006fc8 <Apply_Config+0x2c4>)
 8006e34:	f7f9 f9cc 	bl	80001d0 <strcmp>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d107      	bne.n	8006e4e <Apply_Config+0x14a>
	{
		config.log_period_ms = (uint32_t)atoi(new_cfg_val);
 8006e3e:	4863      	ldr	r0, [pc, #396]	@ (8006fcc <Apply_Config+0x2c8>)
 8006e40:	f00f fac8 	bl	80163d4 <atoi>
 8006e44:	4603      	mov	r3, r0
 8006e46:	461a      	mov	r2, r3
 8006e48:	4b61      	ldr	r3, [pc, #388]	@ (8006fd0 <Apply_Config+0x2cc>)
 8006e4a:	60da      	str	r2, [r3, #12]
 8006e4c:	e088      	b.n	8006f60 <Apply_Config+0x25c>
	}
	else if(strcmp(cfg_var, "HAMMER_TH") == 0)
 8006e4e:	4966      	ldr	r1, [pc, #408]	@ (8006fe8 <Apply_Config+0x2e4>)
 8006e50:	485d      	ldr	r0, [pc, #372]	@ (8006fc8 <Apply_Config+0x2c4>)
 8006e52:	f7f9 f9bd 	bl	80001d0 <strcmp>
 8006e56:	4603      	mov	r3, r0
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d107      	bne.n	8006e6c <Apply_Config+0x168>
	{
		config.hammer_th = (uint16_t)atoi(new_cfg_val);
 8006e5c:	485b      	ldr	r0, [pc, #364]	@ (8006fcc <Apply_Config+0x2c8>)
 8006e5e:	f00f fab9 	bl	80163d4 <atoi>
 8006e62:	4603      	mov	r3, r0
 8006e64:	b29a      	uxth	r2, r3
 8006e66:	4b5a      	ldr	r3, [pc, #360]	@ (8006fd0 <Apply_Config+0x2cc>)
 8006e68:	821a      	strh	r2, [r3, #16]
 8006e6a:	e079      	b.n	8006f60 <Apply_Config+0x25c>
	}
    else if(strcmp(cfg_var, "HIGH_TH") == 0) 
 8006e6c:	495f      	ldr	r1, [pc, #380]	@ (8006fec <Apply_Config+0x2e8>)
 8006e6e:	4856      	ldr	r0, [pc, #344]	@ (8006fc8 <Apply_Config+0x2c4>)
 8006e70:	f7f9 f9ae 	bl	80001d0 <strcmp>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d119      	bne.n	8006eae <Apply_Config+0x1aa>
	{
        if(cfg_idx >= 0 && cfg_idx < 24) 
 8006e7a:	4b5d      	ldr	r3, [pc, #372]	@ (8006ff0 <Apply_Config+0x2ec>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	db11      	blt.n	8006ea6 <Apply_Config+0x1a2>
 8006e82:	4b5b      	ldr	r3, [pc, #364]	@ (8006ff0 <Apply_Config+0x2ec>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	2b17      	cmp	r3, #23
 8006e88:	dc0d      	bgt.n	8006ea6 <Apply_Config+0x1a2>
		{
            config.high_th[cfg_idx] = (uint16_t)atoi(new_cfg_val);
 8006e8a:	4850      	ldr	r0, [pc, #320]	@ (8006fcc <Apply_Config+0x2c8>)
 8006e8c:	f00f faa2 	bl	80163d4 <atoi>
 8006e90:	4602      	mov	r2, r0
 8006e92:	4b57      	ldr	r3, [pc, #348]	@ (8006ff0 <Apply_Config+0x2ec>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	b291      	uxth	r1, r2
 8006e98:	4a4d      	ldr	r2, [pc, #308]	@ (8006fd0 <Apply_Config+0x2cc>)
 8006e9a:	3320      	adds	r3, #32
 8006e9c:	005b      	lsls	r3, r3, #1
 8006e9e:	4413      	add	r3, r2
 8006ea0:	460a      	mov	r2, r1
 8006ea2:	805a      	strh	r2, [r3, #2]
 8006ea4:	e05c      	b.n	8006f60 <Apply_Config+0x25c>
        }
		else
		{
			SIM_Send_TCP("R:ERR");
 8006ea6:	4853      	ldr	r0, [pc, #332]	@ (8006ff4 <Apply_Config+0x2f0>)
 8006ea8:	f7fb f8cc 	bl	8002044 <SIM_Send_TCP>
			return;
 8006eac:	e0bd      	b.n	800702a <Apply_Config+0x326>
		}
    }
    else if(strcmp(cfg_var, "LOW_TH") == 0) 
 8006eae:	4952      	ldr	r1, [pc, #328]	@ (8006ff8 <Apply_Config+0x2f4>)
 8006eb0:	4845      	ldr	r0, [pc, #276]	@ (8006fc8 <Apply_Config+0x2c4>)
 8006eb2:	f7f9 f98d 	bl	80001d0 <strcmp>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d119      	bne.n	8006ef0 <Apply_Config+0x1ec>
	{
        if(cfg_idx >= 0 && cfg_idx < 24) 
 8006ebc:	4b4c      	ldr	r3, [pc, #304]	@ (8006ff0 <Apply_Config+0x2ec>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	db11      	blt.n	8006ee8 <Apply_Config+0x1e4>
 8006ec4:	4b4a      	ldr	r3, [pc, #296]	@ (8006ff0 <Apply_Config+0x2ec>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	2b17      	cmp	r3, #23
 8006eca:	dc0d      	bgt.n	8006ee8 <Apply_Config+0x1e4>
		{
            config.low_th[cfg_idx] = (uint16_t)atoi(new_cfg_val);
 8006ecc:	483f      	ldr	r0, [pc, #252]	@ (8006fcc <Apply_Config+0x2c8>)
 8006ece:	f00f fa81 	bl	80163d4 <atoi>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	4b46      	ldr	r3, [pc, #280]	@ (8006ff0 <Apply_Config+0x2ec>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	b291      	uxth	r1, r2
 8006eda:	4a3d      	ldr	r2, [pc, #244]	@ (8006fd0 <Apply_Config+0x2cc>)
 8006edc:	3308      	adds	r3, #8
 8006ede:	005b      	lsls	r3, r3, #1
 8006ee0:	4413      	add	r3, r2
 8006ee2:	460a      	mov	r2, r1
 8006ee4:	805a      	strh	r2, [r3, #2]
 8006ee6:	e03b      	b.n	8006f60 <Apply_Config+0x25c>
        }
		else
		{
			SIM_Send_TCP("R:ERR");
 8006ee8:	4842      	ldr	r0, [pc, #264]	@ (8006ff4 <Apply_Config+0x2f0>)
 8006eea:	f7fb f8ab 	bl	8002044 <SIM_Send_TCP>
			return;
 8006eee:	e09c      	b.n	800702a <Apply_Config+0x326>
		}
    }
    else if(strcmp(cfg_var, "TCP_IP") == 0)
 8006ef0:	4942      	ldr	r1, [pc, #264]	@ (8006ffc <Apply_Config+0x2f8>)
 8006ef2:	4835      	ldr	r0, [pc, #212]	@ (8006fc8 <Apply_Config+0x2c4>)
 8006ef4:	f7f9 f96c 	bl	80001d0 <strcmp>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d112      	bne.n	8006f24 <Apply_Config+0x220>
	{
        strncpy(config.tcp_IPaddress, new_cfg_val, sizeof(config.tcp_IPaddress) - 1);
 8006efe:	223f      	movs	r2, #63	@ 0x3f
 8006f00:	4932      	ldr	r1, [pc, #200]	@ (8006fcc <Apply_Config+0x2c8>)
 8006f02:	483f      	ldr	r0, [pc, #252]	@ (8007000 <Apply_Config+0x2fc>)
 8006f04:	f00f fb77 	bl	80165f6 <strncpy>
        config.tcp_IPaddress[sizeof(config.tcp_IPaddress) - 1] = '\0';
 8006f08:	4b31      	ldr	r3, [pc, #196]	@ (8006fd0 <Apply_Config+0x2cc>)
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
		strcpy(sys.TCP.IP_address, config.tcp_IPaddress);
 8006f10:	493b      	ldr	r1, [pc, #236]	@ (8007000 <Apply_Config+0x2fc>)
 8006f12:	483c      	ldr	r0, [pc, #240]	@ (8007004 <Apply_Config+0x300>)
 8006f14:	f00f fbc4 	bl	80166a0 <strcpy>
		flags.TCP_Parameter_Changed = 1;
 8006f18:	4a3b      	ldr	r2, [pc, #236]	@ (8007008 <Apply_Config+0x304>)
 8006f1a:	7853      	ldrb	r3, [r2, #1]
 8006f1c:	f043 0320 	orr.w	r3, r3, #32
 8006f20:	7053      	strb	r3, [r2, #1]
 8006f22:	e01d      	b.n	8006f60 <Apply_Config+0x25c>
    }
    else if(strcmp(cfg_var, "TCP_PORT") == 0)
 8006f24:	4939      	ldr	r1, [pc, #228]	@ (800700c <Apply_Config+0x308>)
 8006f26:	4828      	ldr	r0, [pc, #160]	@ (8006fc8 <Apply_Config+0x2c4>)
 8006f28:	f7f9 f952 	bl	80001d0 <strcmp>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d112      	bne.n	8006f58 <Apply_Config+0x254>
	{
        strncpy(config.tcp_Port, new_cfg_val, sizeof(config.tcp_Port) - 1);
 8006f32:	223f      	movs	r2, #63	@ 0x3f
 8006f34:	4925      	ldr	r1, [pc, #148]	@ (8006fcc <Apply_Config+0x2c8>)
 8006f36:	4836      	ldr	r0, [pc, #216]	@ (8007010 <Apply_Config+0x30c>)
 8006f38:	f00f fb5d 	bl	80165f6 <strncpy>
        config.tcp_Port[sizeof(config.tcp_Port) - 1] = '\0';
 8006f3c:	4b24      	ldr	r3, [pc, #144]	@ (8006fd0 <Apply_Config+0x2cc>)
 8006f3e:	2200      	movs	r2, #0
 8006f40:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
		strcpy(sys.TCP.Port, config.tcp_Port);
 8006f44:	4932      	ldr	r1, [pc, #200]	@ (8007010 <Apply_Config+0x30c>)
 8006f46:	4833      	ldr	r0, [pc, #204]	@ (8007014 <Apply_Config+0x310>)
 8006f48:	f00f fbaa 	bl	80166a0 <strcpy>
		flags.TCP_Parameter_Changed = 1;
 8006f4c:	4a2e      	ldr	r2, [pc, #184]	@ (8007008 <Apply_Config+0x304>)
 8006f4e:	7853      	ldrb	r3, [r2, #1]
 8006f50:	f043 0320 	orr.w	r3, r3, #32
 8006f54:	7053      	strb	r3, [r2, #1]
 8006f56:	e003      	b.n	8006f60 <Apply_Config+0x25c>
    }
	else
	{
		SIM_Send_TCP("R:VAR_ERR");
 8006f58:	482f      	ldr	r0, [pc, #188]	@ (8007018 <Apply_Config+0x314>)
 8006f5a:	f7fb f873 	bl	8002044 <SIM_Send_TCP>
		return;
 8006f5e:	e064      	b.n	800702a <Apply_Config+0x326>
	}

	if (f_open(&config_file, CONFIG_FILE, FA_WRITE | FA_CREATE_ALWAYS) == FR_OK)
 8006f60:	f107 0310 	add.w	r3, r7, #16
 8006f64:	3b08      	subs	r3, #8
 8006f66:	220a      	movs	r2, #10
 8006f68:	492c      	ldr	r1, [pc, #176]	@ (800701c <Apply_Config+0x318>)
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f002 ff3a 	bl	8009de4 <f_open>
 8006f70:	4603      	mov	r3, r0
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d120      	bne.n	8006fb8 <Apply_Config+0x2b4>
	{
		f_write(&config_file, &config, sizeof(config), &bytes_written);
 8006f76:	f107 0310 	add.w	r3, r7, #16
 8006f7a:	3b0c      	subs	r3, #12
 8006f7c:	f107 0010 	add.w	r0, r7, #16
 8006f80:	3808      	subs	r0, #8
 8006f82:	22f4      	movs	r2, #244	@ 0xf4
 8006f84:	4912      	ldr	r1, [pc, #72]	@ (8006fd0 <Apply_Config+0x2cc>)
 8006f86:	f003 fa18 	bl	800a3ba <f_write>
		f_close(&config_file);
 8006f8a:	f107 0310 	add.w	r3, r7, #16
 8006f8e:	3b08      	subs	r3, #8
 8006f90:	4618      	mov	r0, r3
 8006f92:	f003 fc1b 	bl	800a7cc <f_close>
	{
		SIM_Send_TCP("R:SAV_ERR");
		return;
	}
	
	memset(cfg_var, 0, sizeof(cfg_var));
 8006f96:	2214      	movs	r2, #20
 8006f98:	2100      	movs	r1, #0
 8006f9a:	480b      	ldr	r0, [pc, #44]	@ (8006fc8 <Apply_Config+0x2c4>)
 8006f9c:	f00f fb04 	bl	80165a8 <memset>
	cfg_idx = 0;
 8006fa0:	4b13      	ldr	r3, [pc, #76]	@ (8006ff0 <Apply_Config+0x2ec>)
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	601a      	str	r2, [r3, #0]
	memset(new_cfg_val, 0, sizeof(new_cfg_val));	
 8006fa6:	220a      	movs	r2, #10
 8006fa8:	2100      	movs	r1, #0
 8006faa:	4808      	ldr	r0, [pc, #32]	@ (8006fcc <Apply_Config+0x2c8>)
 8006fac:	f00f fafc 	bl	80165a8 <memset>
	SIM_Send_TCP("R:OK");
 8006fb0:	481b      	ldr	r0, [pc, #108]	@ (8007020 <Apply_Config+0x31c>)
 8006fb2:	f7fb f847 	bl	8002044 <SIM_Send_TCP>
 8006fb6:	e038      	b.n	800702a <Apply_Config+0x326>
		SIM_Send_TCP("R:SAV_ERR");
 8006fb8:	481a      	ldr	r0, [pc, #104]	@ (8007024 <Apply_Config+0x320>)
 8006fba:	f7fb f843 	bl	8002044 <SIM_Send_TCP>
		return;
 8006fbe:	e034      	b.n	800702a <Apply_Config+0x326>
			return;
 8006fc0:	bf00      	nop
 8006fc2:	e032      	b.n	800702a <Apply_Config+0x326>
 8006fc4:	08017b5c 	.word	0x08017b5c
 8006fc8:	20005764 	.word	0x20005764
 8006fcc:	2000577c 	.word	0x2000577c
 8006fd0:	20001784 	.word	0x20001784
 8006fd4:	08017b68 	.word	0x08017b68
 8006fd8:	51eb851f 	.word	0x51eb851f
 8006fdc:	08017b74 	.word	0x08017b74
 8006fe0:	08017b80 	.word	0x08017b80
 8006fe4:	08017b90 	.word	0x08017b90
 8006fe8:	08017b9c 	.word	0x08017b9c
 8006fec:	08017ba8 	.word	0x08017ba8
 8006ff0:	20005778 	.word	0x20005778
 8006ff4:	08017bb0 	.word	0x08017bb0
 8006ff8:	08017bb8 	.word	0x08017bb8
 8006ffc:	08017bc0 	.word	0x08017bc0
 8007000:	200017f6 	.word	0x200017f6
 8007004:	200016b8 	.word	0x200016b8
 8007008:	20001780 	.word	0x20001780
 800700c:	08017bc8 	.word	0x08017bc8
 8007010:	20001836 	.word	0x20001836
 8007014:	2000171c 	.word	0x2000171c
 8007018:	08017bd4 	.word	0x08017bd4
 800701c:	08017be0 	.word	0x08017be0
 8007020:	08017c00 	.word	0x08017c00
 8007024:	08017bf4 	.word	0x08017bf4
			return;
 8007028:	bf00      	nop
}
 800702a:	f507 5781 	add.w	r7, r7, #4128	@ 0x1020
 800702e:	3714      	adds	r7, #20
 8007030:	46bd      	mov	sp, r7
 8007032:	bd90      	pop	{r4, r7, pc}

08007034 <Get_Config>:

/*-----RECUPERO E INVIO VALORE DI CONFIGURAZIONE-----*/
void Get_Config(void)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b0a0      	sub	sp, #128	@ 0x80
 8007038:	af00      	add	r7, sp, #0
	char value_str[128] = {0};
 800703a:	463b      	mov	r3, r7
 800703c:	2280      	movs	r2, #128	@ 0x80
 800703e:	2100      	movs	r1, #0
 8007040:	4618      	mov	r0, r3
 8007042:	f00f fab1 	bl	80165a8 <memset>

	if(strcmp(cfg_var, "DEVICE_ID") == 0)
 8007046:	4967      	ldr	r1, [pc, #412]	@ (80071e4 <Get_Config+0x1b0>)
 8007048:	4867      	ldr	r0, [pc, #412]	@ (80071e8 <Get_Config+0x1b4>)
 800704a:	f7f9 f8c1 	bl	80001d0 <strcmp>
 800704e:	4603      	mov	r3, r0
 8007050:	2b00      	cmp	r3, #0
 8007052:	d108      	bne.n	8007066 <Get_Config+0x32>
	{
		sprintf(value_str, "R:%u", config.device_id);
 8007054:	4b65      	ldr	r3, [pc, #404]	@ (80071ec <Get_Config+0x1b8>)
 8007056:	781b      	ldrb	r3, [r3, #0]
 8007058:	461a      	mov	r2, r3
 800705a:	463b      	mov	r3, r7
 800705c:	4964      	ldr	r1, [pc, #400]	@ (80071f0 <Get_Config+0x1bc>)
 800705e:	4618      	mov	r0, r3
 8007060:	f00f fa42 	bl	80164e8 <siprintf>
 8007064:	e0a9      	b.n	80071ba <Get_Config+0x186>
	}
	else if(strcmp(cfg_var, "SAMP_FREQ") == 0)
 8007066:	4963      	ldr	r1, [pc, #396]	@ (80071f4 <Get_Config+0x1c0>)
 8007068:	485f      	ldr	r0, [pc, #380]	@ (80071e8 <Get_Config+0x1b4>)
 800706a:	f7f9 f8b1 	bl	80001d0 <strcmp>
 800706e:	4603      	mov	r3, r0
 8007070:	2b00      	cmp	r3, #0
 8007072:	d108      	bne.n	8007086 <Get_Config+0x52>
	{
		sprintf(value_str, "R:%u", config.samp_freq);
 8007074:	4b5d      	ldr	r3, [pc, #372]	@ (80071ec <Get_Config+0x1b8>)
 8007076:	885b      	ldrh	r3, [r3, #2]
 8007078:	461a      	mov	r2, r3
 800707a:	463b      	mov	r3, r7
 800707c:	495c      	ldr	r1, [pc, #368]	@ (80071f0 <Get_Config+0x1bc>)
 800707e:	4618      	mov	r0, r3
 8007080:	f00f fa32 	bl	80164e8 <siprintf>
 8007084:	e099      	b.n	80071ba <Get_Config+0x186>
	}
	else if(strcmp(cfg_var, "BUFFER_SECS") == 0)
 8007086:	495c      	ldr	r1, [pc, #368]	@ (80071f8 <Get_Config+0x1c4>)
 8007088:	4857      	ldr	r0, [pc, #348]	@ (80071e8 <Get_Config+0x1b4>)
 800708a:	f7f9 f8a1 	bl	80001d0 <strcmp>
 800708e:	4603      	mov	r3, r0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d108      	bne.n	80070a6 <Get_Config+0x72>
	{
		sprintf(value_str, "R:%u", config.buffering_secs);
 8007094:	4b55      	ldr	r3, [pc, #340]	@ (80071ec <Get_Config+0x1b8>)
 8007096:	791b      	ldrb	r3, [r3, #4]
 8007098:	461a      	mov	r2, r3
 800709a:	463b      	mov	r3, r7
 800709c:	4954      	ldr	r1, [pc, #336]	@ (80071f0 <Get_Config+0x1bc>)
 800709e:	4618      	mov	r0, r3
 80070a0:	f00f fa22 	bl	80164e8 <siprintf>
 80070a4:	e089      	b.n	80071ba <Get_Config+0x186>
	}
	else if(strcmp(cfg_var, "CONN_TIMEOUT") == 0)
 80070a6:	4955      	ldr	r1, [pc, #340]	@ (80071fc <Get_Config+0x1c8>)
 80070a8:	484f      	ldr	r0, [pc, #316]	@ (80071e8 <Get_Config+0x1b4>)
 80070aa:	f7f9 f891 	bl	80001d0 <strcmp>
 80070ae:	4603      	mov	r3, r0
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d107      	bne.n	80070c4 <Get_Config+0x90>
	{
		sprintf(value_str, "R:%lu", config.connection_timeout_ms);
 80070b4:	4b4d      	ldr	r3, [pc, #308]	@ (80071ec <Get_Config+0x1b8>)
 80070b6:	689a      	ldr	r2, [r3, #8]
 80070b8:	463b      	mov	r3, r7
 80070ba:	4951      	ldr	r1, [pc, #324]	@ (8007200 <Get_Config+0x1cc>)
 80070bc:	4618      	mov	r0, r3
 80070be:	f00f fa13 	bl	80164e8 <siprintf>
 80070c2:	e07a      	b.n	80071ba <Get_Config+0x186>
	}
	else if(strcmp(cfg_var, "LOG_PERIOD") == 0)
 80070c4:	494f      	ldr	r1, [pc, #316]	@ (8007204 <Get_Config+0x1d0>)
 80070c6:	4848      	ldr	r0, [pc, #288]	@ (80071e8 <Get_Config+0x1b4>)
 80070c8:	f7f9 f882 	bl	80001d0 <strcmp>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d107      	bne.n	80070e2 <Get_Config+0xae>
	{
		sprintf(value_str, "R:%lu", config.log_period_ms);
 80070d2:	4b46      	ldr	r3, [pc, #280]	@ (80071ec <Get_Config+0x1b8>)
 80070d4:	68da      	ldr	r2, [r3, #12]
 80070d6:	463b      	mov	r3, r7
 80070d8:	4949      	ldr	r1, [pc, #292]	@ (8007200 <Get_Config+0x1cc>)
 80070da:	4618      	mov	r0, r3
 80070dc:	f00f fa04 	bl	80164e8 <siprintf>
 80070e0:	e06b      	b.n	80071ba <Get_Config+0x186>
	}
	else if(strcmp(cfg_var, "HAMMER_TH") == 0)
 80070e2:	4949      	ldr	r1, [pc, #292]	@ (8007208 <Get_Config+0x1d4>)
 80070e4:	4840      	ldr	r0, [pc, #256]	@ (80071e8 <Get_Config+0x1b4>)
 80070e6:	f7f9 f873 	bl	80001d0 <strcmp>
 80070ea:	4603      	mov	r3, r0
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d108      	bne.n	8007102 <Get_Config+0xce>
	{
		sprintf(value_str, "R:%u", config.hammer_th);
 80070f0:	4b3e      	ldr	r3, [pc, #248]	@ (80071ec <Get_Config+0x1b8>)
 80070f2:	8a1b      	ldrh	r3, [r3, #16]
 80070f4:	461a      	mov	r2, r3
 80070f6:	463b      	mov	r3, r7
 80070f8:	493d      	ldr	r1, [pc, #244]	@ (80071f0 <Get_Config+0x1bc>)
 80070fa:	4618      	mov	r0, r3
 80070fc:	f00f f9f4 	bl	80164e8 <siprintf>
 8007100:	e05b      	b.n	80071ba <Get_Config+0x186>
	}
	else if(strcmp(cfg_var, "HIGH_TH") == 0 && cfg_idx >= 0 && cfg_idx < 24)
 8007102:	4942      	ldr	r1, [pc, #264]	@ (800720c <Get_Config+0x1d8>)
 8007104:	4838      	ldr	r0, [pc, #224]	@ (80071e8 <Get_Config+0x1b4>)
 8007106:	f7f9 f863 	bl	80001d0 <strcmp>
 800710a:	4603      	mov	r3, r0
 800710c:	2b00      	cmp	r3, #0
 800710e:	d115      	bne.n	800713c <Get_Config+0x108>
 8007110:	4b3f      	ldr	r3, [pc, #252]	@ (8007210 <Get_Config+0x1dc>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	2b00      	cmp	r3, #0
 8007116:	db11      	blt.n	800713c <Get_Config+0x108>
 8007118:	4b3d      	ldr	r3, [pc, #244]	@ (8007210 <Get_Config+0x1dc>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	2b17      	cmp	r3, #23
 800711e:	dc0d      	bgt.n	800713c <Get_Config+0x108>
	{
		sprintf(value_str, "R:%u", config.high_th[cfg_idx]);
 8007120:	4b3b      	ldr	r3, [pc, #236]	@ (8007210 <Get_Config+0x1dc>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a31      	ldr	r2, [pc, #196]	@ (80071ec <Get_Config+0x1b8>)
 8007126:	3320      	adds	r3, #32
 8007128:	005b      	lsls	r3, r3, #1
 800712a:	4413      	add	r3, r2
 800712c:	885b      	ldrh	r3, [r3, #2]
 800712e:	461a      	mov	r2, r3
 8007130:	463b      	mov	r3, r7
 8007132:	492f      	ldr	r1, [pc, #188]	@ (80071f0 <Get_Config+0x1bc>)
 8007134:	4618      	mov	r0, r3
 8007136:	f00f f9d7 	bl	80164e8 <siprintf>
 800713a:	e03e      	b.n	80071ba <Get_Config+0x186>
	}
	else if(strcmp(cfg_var, "LOW_TH") == 0 && cfg_idx >= 0 && cfg_idx < 24)
 800713c:	4935      	ldr	r1, [pc, #212]	@ (8007214 <Get_Config+0x1e0>)
 800713e:	482a      	ldr	r0, [pc, #168]	@ (80071e8 <Get_Config+0x1b4>)
 8007140:	f7f9 f846 	bl	80001d0 <strcmp>
 8007144:	4603      	mov	r3, r0
 8007146:	2b00      	cmp	r3, #0
 8007148:	d115      	bne.n	8007176 <Get_Config+0x142>
 800714a:	4b31      	ldr	r3, [pc, #196]	@ (8007210 <Get_Config+0x1dc>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	2b00      	cmp	r3, #0
 8007150:	db11      	blt.n	8007176 <Get_Config+0x142>
 8007152:	4b2f      	ldr	r3, [pc, #188]	@ (8007210 <Get_Config+0x1dc>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	2b17      	cmp	r3, #23
 8007158:	dc0d      	bgt.n	8007176 <Get_Config+0x142>
	{
		sprintf(value_str, "R:%u", config.low_th[cfg_idx]);
 800715a:	4b2d      	ldr	r3, [pc, #180]	@ (8007210 <Get_Config+0x1dc>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a23      	ldr	r2, [pc, #140]	@ (80071ec <Get_Config+0x1b8>)
 8007160:	3308      	adds	r3, #8
 8007162:	005b      	lsls	r3, r3, #1
 8007164:	4413      	add	r3, r2
 8007166:	885b      	ldrh	r3, [r3, #2]
 8007168:	461a      	mov	r2, r3
 800716a:	463b      	mov	r3, r7
 800716c:	4920      	ldr	r1, [pc, #128]	@ (80071f0 <Get_Config+0x1bc>)
 800716e:	4618      	mov	r0, r3
 8007170:	f00f f9ba 	bl	80164e8 <siprintf>
 8007174:	e021      	b.n	80071ba <Get_Config+0x186>
	}
	else if(strcmp(cfg_var, "TCP_IP") == 0)
 8007176:	4928      	ldr	r1, [pc, #160]	@ (8007218 <Get_Config+0x1e4>)
 8007178:	481b      	ldr	r0, [pc, #108]	@ (80071e8 <Get_Config+0x1b4>)
 800717a:	f7f9 f829 	bl	80001d0 <strcmp>
 800717e:	4603      	mov	r3, r0
 8007180:	2b00      	cmp	r3, #0
 8007182:	d106      	bne.n	8007192 <Get_Config+0x15e>
	{
		sprintf(value_str, "R:%s", config.tcp_IPaddress);
 8007184:	463b      	mov	r3, r7
 8007186:	4a25      	ldr	r2, [pc, #148]	@ (800721c <Get_Config+0x1e8>)
 8007188:	4925      	ldr	r1, [pc, #148]	@ (8007220 <Get_Config+0x1ec>)
 800718a:	4618      	mov	r0, r3
 800718c:	f00f f9ac 	bl	80164e8 <siprintf>
 8007190:	e013      	b.n	80071ba <Get_Config+0x186>
	}
	else if(strcmp(cfg_var, "TCP_PORT") == 0)
 8007192:	4924      	ldr	r1, [pc, #144]	@ (8007224 <Get_Config+0x1f0>)
 8007194:	4814      	ldr	r0, [pc, #80]	@ (80071e8 <Get_Config+0x1b4>)
 8007196:	f7f9 f81b 	bl	80001d0 <strcmp>
 800719a:	4603      	mov	r3, r0
 800719c:	2b00      	cmp	r3, #0
 800719e:	d106      	bne.n	80071ae <Get_Config+0x17a>
	{
		sprintf(value_str, "R:%s", config.tcp_Port);
 80071a0:	463b      	mov	r3, r7
 80071a2:	4a21      	ldr	r2, [pc, #132]	@ (8007228 <Get_Config+0x1f4>)
 80071a4:	491e      	ldr	r1, [pc, #120]	@ (8007220 <Get_Config+0x1ec>)
 80071a6:	4618      	mov	r0, r3
 80071a8:	f00f f99e 	bl	80164e8 <siprintf>
 80071ac:	e005      	b.n	80071ba <Get_Config+0x186>
	}
	else
	{
		strncpy(value_str, "R:ERR", sizeof(value_str)-1);
 80071ae:	463b      	mov	r3, r7
 80071b0:	227f      	movs	r2, #127	@ 0x7f
 80071b2:	491e      	ldr	r1, [pc, #120]	@ (800722c <Get_Config+0x1f8>)
 80071b4:	4618      	mov	r0, r3
 80071b6:	f00f fa1e 	bl	80165f6 <strncpy>
	}

	memset(cfg_var, 0, sizeof(cfg_var));
 80071ba:	2214      	movs	r2, #20
 80071bc:	2100      	movs	r1, #0
 80071be:	480a      	ldr	r0, [pc, #40]	@ (80071e8 <Get_Config+0x1b4>)
 80071c0:	f00f f9f2 	bl	80165a8 <memset>
	cfg_idx = 0;
 80071c4:	4b12      	ldr	r3, [pc, #72]	@ (8007210 <Get_Config+0x1dc>)
 80071c6:	2200      	movs	r2, #0
 80071c8:	601a      	str	r2, [r3, #0]
	memset(new_cfg_val, 0, sizeof(new_cfg_val));	
 80071ca:	220a      	movs	r2, #10
 80071cc:	2100      	movs	r1, #0
 80071ce:	4818      	ldr	r0, [pc, #96]	@ (8007230 <Get_Config+0x1fc>)
 80071d0:	f00f f9ea 	bl	80165a8 <memset>

	SIM_Send_TCP(value_str);
 80071d4:	463b      	mov	r3, r7
 80071d6:	4618      	mov	r0, r3
 80071d8:	f7fa ff34 	bl	8002044 <SIM_Send_TCP>
}
 80071dc:	bf00      	nop
 80071de:	3780      	adds	r7, #128	@ 0x80
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd80      	pop	{r7, pc}
 80071e4:	08017b5c 	.word	0x08017b5c
 80071e8:	20005764 	.word	0x20005764
 80071ec:	20001784 	.word	0x20001784
 80071f0:	08017c08 	.word	0x08017c08
 80071f4:	08017b68 	.word	0x08017b68
 80071f8:	08017b74 	.word	0x08017b74
 80071fc:	08017b80 	.word	0x08017b80
 8007200:	08017c10 	.word	0x08017c10
 8007204:	08017b90 	.word	0x08017b90
 8007208:	08017b9c 	.word	0x08017b9c
 800720c:	08017ba8 	.word	0x08017ba8
 8007210:	20005778 	.word	0x20005778
 8007214:	08017bb8 	.word	0x08017bb8
 8007218:	08017bc0 	.word	0x08017bc0
 800721c:	200017f6 	.word	0x200017f6
 8007220:	08017c18 	.word	0x08017c18
 8007224:	08017bc8 	.word	0x08017bc8
 8007228:	20001836 	.word	0x20001836
 800722c:	08017bb0 	.word	0x08017bb0
 8007230:	2000577c 	.word	0x2000577c

08007234 <Clear_Flags>:

/*-----AZZERAMENTO FLAG-----*/
void Clear_Flags(void)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	af00      	add	r7, sp, #0
	if(!sys.ACC_Present)
 8007238:	4b0d      	ldr	r3, [pc, #52]	@ (8007270 <Clear_Flags+0x3c>)
 800723a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800723e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007242:	f003 0301 	and.w	r3, r3, #1
 8007246:	b2db      	uxtb	r3, r3
 8007248:	2b00      	cmp	r3, #0
 800724a:	d10a      	bne.n	8007262 <Clear_Flags+0x2e>
	{
		memset(&flags, 0, sizeof(flags));
 800724c:	2203      	movs	r2, #3
 800724e:	2100      	movs	r1, #0
 8007250:	4808      	ldr	r0, [pc, #32]	@ (8007274 <Clear_Flags+0x40>)
 8007252:	f00f f9a9 	bl	80165a8 <memset>
		flags.ACC_Complete = 1;
 8007256:	4a07      	ldr	r2, [pc, #28]	@ (8007274 <Clear_Flags+0x40>)
 8007258:	7813      	ldrb	r3, [r2, #0]
 800725a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800725e:	7013      	strb	r3, [r2, #0]
	else
	{
		memset(&flags, 0, sizeof(flags));
	}

}
 8007260:	e004      	b.n	800726c <Clear_Flags+0x38>
		memset(&flags, 0, sizeof(flags));
 8007262:	2203      	movs	r2, #3
 8007264:	2100      	movs	r1, #0
 8007266:	4803      	ldr	r0, [pc, #12]	@ (8007274 <Clear_Flags+0x40>)
 8007268:	f00f f99e 	bl	80165a8 <memset>
}
 800726c:	bf00      	nop
 800726e:	bd80      	pop	{r7, pc}
 8007270:	200005d8 	.word	0x200005d8
 8007274:	20001780 	.word	0x20001780

08007278 <psram_reset>:
uint32_t	psramSize = 0;
uint32_t	psramNumPages = 0;


int psram_reset()
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b08e      	sub	sp, #56	@ 0x38
 800727c:	af00      	add	r7, sp, #0

	QSPI_CommandTypeDef sCommand = {0};
 800727e:	463b      	mov	r3, r7
 8007280:	2238      	movs	r2, #56	@ 0x38
 8007282:	2100      	movs	r1, #0
 8007284:	4618      	mov	r0, r3
 8007286:	f00f f98f 	bl	80165a8 <memset>

	sCommand.Instruction = 0x66;
 800728a:	2366      	movs	r3, #102	@ 0x66
 800728c:	603b      	str	r3, [r7, #0]
	sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 800728e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007292:	61bb      	str	r3, [r7, #24]
	sCommand.AddressSize = QSPI_ADDRESS_NONE;
 8007294:	2300      	movs	r3, #0
 8007296:	60fb      	str	r3, [r7, #12]
	sCommand.NbData = 0;
 8007298:	2300      	movs	r3, #0
 800729a:	62bb      	str	r3, [r7, #40]	@ 0x28

	if(HAL_QSPI_Command(PSRAM_SPI, &sCommand, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800729c:	463b      	mov	r3, r7
 800729e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072a2:	4619      	mov	r1, r3
 80072a4:	480e      	ldr	r0, [pc, #56]	@ (80072e0 <psram_reset+0x68>)
 80072a6:	f008 f987 	bl	800f5b8 <HAL_QSPI_Command>
 80072aa:	4603      	mov	r3, r0
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d002      	beq.n	80072b6 <psram_reset+0x3e>
	{
		return -1;
 80072b0:	f04f 33ff 	mov.w	r3, #4294967295
 80072b4:	e00f      	b.n	80072d6 <psram_reset+0x5e>
	}

	sCommand.Instruction = 0x99;
 80072b6:	2399      	movs	r3, #153	@ 0x99
 80072b8:	603b      	str	r3, [r7, #0]

	if(HAL_QSPI_Command(PSRAM_SPI, &sCommand, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80072ba:	463b      	mov	r3, r7
 80072bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072c0:	4619      	mov	r1, r3
 80072c2:	4807      	ldr	r0, [pc, #28]	@ (80072e0 <psram_reset+0x68>)
 80072c4:	f008 f978 	bl	800f5b8 <HAL_QSPI_Command>
 80072c8:	4603      	mov	r3, r0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d002      	beq.n	80072d4 <psram_reset+0x5c>
	{
		return -1;
 80072ce:	f04f 33ff 	mov.w	r3, #4294967295
 80072d2:	e000      	b.n	80072d6 <psram_reset+0x5e>
	}

	return 0;
 80072d4:	2300      	movs	r3, #0

}
 80072d6:	4618      	mov	r0, r3
 80072d8:	3738      	adds	r7, #56	@ 0x38
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
 80072de:	bf00      	nop
 80072e0:	200001d4 	.word	0x200001d4

080072e4 <psram_qpi_mode>:
{
	return psramQSPI;
}

int psram_qpi_mode(uint8_t enable)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b090      	sub	sp, #64	@ 0x40
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	4603      	mov	r3, r0
 80072ec:	71fb      	strb	r3, [r7, #7]

	QSPI_CommandTypeDef sCommand = {0};
 80072ee:	f107 0308 	add.w	r3, r7, #8
 80072f2:	2238      	movs	r2, #56	@ 0x38
 80072f4:	2100      	movs	r1, #0
 80072f6:	4618      	mov	r0, r3
 80072f8:	f00f f956 	bl	80165a8 <memset>

	if(!psramInitDone)return -1;
 80072fc:	4b1c      	ldr	r3, [pc, #112]	@ (8007370 <psram_qpi_mode+0x8c>)
 80072fe:	781b      	ldrb	r3, [r3, #0]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d102      	bne.n	800730a <psram_qpi_mode+0x26>
 8007304:	f04f 33ff 	mov.w	r3, #4294967295
 8007308:	e02d      	b.n	8007366 <psram_qpi_mode+0x82>

	if(psramQSPI==1 && enable == 0)
 800730a:	4b1a      	ldr	r3, [pc, #104]	@ (8007374 <psram_qpi_mode+0x90>)
 800730c:	781b      	ldrb	r3, [r3, #0]
 800730e:	2b01      	cmp	r3, #1
 8007310:	d108      	bne.n	8007324 <psram_qpi_mode+0x40>
 8007312:	79fb      	ldrb	r3, [r7, #7]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d105      	bne.n	8007324 <psram_qpi_mode+0x40>
	{
		sCommand.Instruction = PSRAM_CMD_QPI_DISABLE;
 8007318:	23f5      	movs	r3, #245	@ 0xf5
 800731a:	60bb      	str	r3, [r7, #8]
		sCommand.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 800731c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007320:	623b      	str	r3, [r7, #32]
 8007322:	e00e      	b.n	8007342 <psram_qpi_mode+0x5e>

	}else if(psramQSPI==0 && enable == 1)
 8007324:	4b13      	ldr	r3, [pc, #76]	@ (8007374 <psram_qpi_mode+0x90>)
 8007326:	781b      	ldrb	r3, [r3, #0]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d108      	bne.n	800733e <psram_qpi_mode+0x5a>
 800732c:	79fb      	ldrb	r3, [r7, #7]
 800732e:	2b01      	cmp	r3, #1
 8007330:	d105      	bne.n	800733e <psram_qpi_mode+0x5a>
	{
		sCommand.Instruction = PSRAM_CMD_QPI_ENABLE;
 8007332:	2335      	movs	r3, #53	@ 0x35
 8007334:	60bb      	str	r3, [r7, #8]
		sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8007336:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800733a:	623b      	str	r3, [r7, #32]
 800733c:	e001      	b.n	8007342 <psram_qpi_mode+0x5e>

	}else{

		return 0;
 800733e:	2300      	movs	r3, #0
 8007340:	e011      	b.n	8007366 <psram_qpi_mode+0x82>

	}

	if(HAL_QSPI_Command(PSRAM_SPI, &sCommand, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007342:	f107 0308 	add.w	r3, r7, #8
 8007346:	f241 3288 	movw	r2, #5000	@ 0x1388
 800734a:	4619      	mov	r1, r3
 800734c:	480a      	ldr	r0, [pc, #40]	@ (8007378 <psram_qpi_mode+0x94>)
 800734e:	f008 f933 	bl	800f5b8 <HAL_QSPI_Command>
 8007352:	4603      	mov	r3, r0
 8007354:	2b00      	cmp	r3, #0
 8007356:	d002      	beq.n	800735e <psram_qpi_mode+0x7a>
	{
		return -1;
 8007358:	f04f 33ff 	mov.w	r3, #4294967295
 800735c:	e003      	b.n	8007366 <psram_qpi_mode+0x82>
	}

	psramQSPI = enable;
 800735e:	4a05      	ldr	r2, [pc, #20]	@ (8007374 <psram_qpi_mode+0x90>)
 8007360:	79fb      	ldrb	r3, [r7, #7]
 8007362:	7013      	strb	r3, [r2, #0]

	return 0;
 8007364:	2300      	movs	r3, #0
}
 8007366:	4618      	mov	r0, r3
 8007368:	3740      	adds	r7, #64	@ 0x40
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}
 800736e:	bf00      	nop
 8007370:	20005c38 	.word	0x20005c38
 8007374:	20005c39 	.word	0x20005c39
 8007378:	200001d4 	.word	0x200001d4

0800737c <psram_read_id>:

int psram_read_id(uint8_t *id_data, int id_data_size)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b090      	sub	sp, #64	@ 0x40
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	6039      	str	r1, [r7, #0]
	QSPI_CommandTypeDef sCommand = {0};
 8007386:	f107 0308 	add.w	r3, r7, #8
 800738a:	2238      	movs	r2, #56	@ 0x38
 800738c:	2100      	movs	r1, #0
 800738e:	4618      	mov	r0, r3
 8007390:	f00f f90a 	bl	80165a8 <memset>

	if(id_data == NULL || id_data_size < 8)return -2;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d002      	beq.n	80073a0 <psram_read_id+0x24>
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	2b07      	cmp	r3, #7
 800739e:	dc02      	bgt.n	80073a6 <psram_read_id+0x2a>
 80073a0:	f06f 0301 	mvn.w	r3, #1
 80073a4:	e034      	b.n	8007410 <psram_read_id+0x94>

	sCommand.Instruction = 0x9F;
 80073a6:	239f      	movs	r3, #159	@ 0x9f
 80073a8:	60bb      	str	r3, [r7, #8]
	sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 80073aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80073ae:	623b      	str	r3, [r7, #32]
	sCommand.Address = 0;
 80073b0:	2300      	movs	r3, #0
 80073b2:	60fb      	str	r3, [r7, #12]
	sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
 80073b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80073b8:	617b      	str	r3, [r7, #20]
	sCommand.AddressMode = QSPI_ADDRESS_1_LINE;
 80073ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80073be:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.DataMode    = QSPI_DATA_1_LINE;
 80073c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80073c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.NbData = 8;
 80073c6:	2308      	movs	r3, #8
 80073c8:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80073ca:	2300      	movs	r3, #0
 80073cc:	62bb      	str	r3, [r7, #40]	@ 0x28
	sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80073ce:	2300      	movs	r3, #0
 80073d0:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80073d2:	2300      	movs	r3, #0
 80073d4:	63bb      	str	r3, [r7, #56]	@ 0x38
	sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80073d6:	2300      	movs	r3, #0
 80073d8:	63fb      	str	r3, [r7, #60]	@ 0x3c

	if(HAL_QSPI_Command(PSRAM_SPI, &sCommand, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80073da:	f107 0308 	add.w	r3, r7, #8
 80073de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073e2:	4619      	mov	r1, r3
 80073e4:	480c      	ldr	r0, [pc, #48]	@ (8007418 <psram_read_id+0x9c>)
 80073e6:	f008 f8e7 	bl	800f5b8 <HAL_QSPI_Command>
 80073ea:	4603      	mov	r3, r0
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d002      	beq.n	80073f6 <psram_read_id+0x7a>
	{
		return -1;
 80073f0:	f04f 33ff 	mov.w	r3, #4294967295
 80073f4:	e00c      	b.n	8007410 <psram_read_id+0x94>
	}

	if (HAL_QSPI_Receive(PSRAM_SPI, id_data, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80073f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073fa:	6879      	ldr	r1, [r7, #4]
 80073fc:	4806      	ldr	r0, [pc, #24]	@ (8007418 <psram_read_id+0x9c>)
 80073fe:	f008 f9d0 	bl	800f7a2 <HAL_QSPI_Receive>
 8007402:	4603      	mov	r3, r0
 8007404:	2b00      	cmp	r3, #0
 8007406:	d002      	beq.n	800740e <psram_read_id+0x92>
	{
		return -1;
 8007408:	f04f 33ff 	mov.w	r3, #4294967295
 800740c:	e000      	b.n	8007410 <psram_read_id+0x94>
	}


	return 0;
 800740e:	2300      	movs	r3, #0

}
 8007410:	4618      	mov	r0, r3
 8007412:	3740      	adds	r7, #64	@ 0x40
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}
 8007418:	200001d4 	.word	0x200001d4

0800741c <psram_internal_read_write>:

int psram_internal_read_write(uint8_t write, uint32_t address, uint16_t nbytes, uint8_t *pBuffer)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b092      	sub	sp, #72	@ 0x48
 8007420:	af00      	add	r7, sp, #0
 8007422:	60b9      	str	r1, [r7, #8]
 8007424:	607b      	str	r3, [r7, #4]
 8007426:	4603      	mov	r3, r0
 8007428:	73fb      	strb	r3, [r7, #15]
 800742a:	4613      	mov	r3, r2
 800742c:	81bb      	strh	r3, [r7, #12]

	QSPI_CommandTypeDef sCommand = {0};
 800742e:	f107 0310 	add.w	r3, r7, #16
 8007432:	2238      	movs	r2, #56	@ 0x38
 8007434:	2100      	movs	r1, #0
 8007436:	4618      	mov	r0, r3
 8007438:	f00f f8b6 	bl	80165a8 <memset>

	sCommand.Address = address;
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	617b      	str	r3, [r7, #20]
	sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8007440:	2300      	movs	r3, #0
 8007442:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8007444:	2300      	movs	r3, #0
 8007446:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8007448:	2300      	movs	r3, #0
 800744a:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800744c:	2300      	movs	r3, #0
 800744e:	647b      	str	r3, [r7, #68]	@ 0x44
	sCommand.NbData = nbytes;
 8007450:	89bb      	ldrh	r3, [r7, #12]
 8007452:	63bb      	str	r3, [r7, #56]	@ 0x38

	if(psramQSPI)
 8007454:	4b33      	ldr	r3, [pc, #204]	@ (8007524 <psram_internal_read_write+0x108>)
 8007456:	781b      	ldrb	r3, [r3, #0]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d01a      	beq.n	8007492 <psram_internal_read_write+0x76>
	{
		//QSPI mode
		sCommand.Instruction = write ? PSRAM_CMD_WRITE_QUAD : PSRAM_CMD_READ_FAST_QIO;
 800745c:	7bfb      	ldrb	r3, [r7, #15]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d001      	beq.n	8007466 <psram_internal_read_write+0x4a>
 8007462:	2338      	movs	r3, #56	@ 0x38
 8007464:	e000      	b.n	8007468 <psram_internal_read_write+0x4c>
 8007466:	23eb      	movs	r3, #235	@ 0xeb
 8007468:	613b      	str	r3, [r7, #16]
		sCommand.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 800746a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800746e:	62bb      	str	r3, [r7, #40]	@ 0x28
		sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
 8007470:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007474:	61fb      	str	r3, [r7, #28]
		sCommand.AddressMode = QSPI_ADDRESS_4_LINES;
 8007476:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800747a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		sCommand.DataMode    = QSPI_DATA_4_LINES;
 800747c:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8007480:	637b      	str	r3, [r7, #52]	@ 0x34
		sCommand.DummyCycles = write ? 0 : PSRAM_CMD_QPI_READ_FAST_QIO_WAIT;
 8007482:	7bfb      	ldrb	r3, [r7, #15]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d001      	beq.n	800748c <psram_internal_read_write+0x70>
 8007488:	2300      	movs	r3, #0
 800748a:	e000      	b.n	800748e <psram_internal_read_write+0x72>
 800748c:	2306      	movs	r3, #6
 800748e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007490:	e019      	b.n	80074c6 <psram_internal_read_write+0xaa>
	}else{
		//SPI mode
		sCommand.Instruction = write ? PSRAM_CMD_WRITE : PSRAM_CMD_READ_FAST;
 8007492:	7bfb      	ldrb	r3, [r7, #15]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d001      	beq.n	800749c <psram_internal_read_write+0x80>
 8007498:	2302      	movs	r3, #2
 800749a:	e000      	b.n	800749e <psram_internal_read_write+0x82>
 800749c:	230b      	movs	r3, #11
 800749e:	613b      	str	r3, [r7, #16]
		sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 80074a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80074a4:	62bb      	str	r3, [r7, #40]	@ 0x28
		sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
 80074a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80074aa:	61fb      	str	r3, [r7, #28]
		sCommand.AddressMode = QSPI_ADDRESS_1_LINE;
 80074ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80074b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
		sCommand.DataMode    = QSPI_DATA_1_LINE;
 80074b2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80074b6:	637b      	str	r3, [r7, #52]	@ 0x34
		sCommand.DummyCycles = write ? 0 : PSRAM_CMD_READ_FAST_WAIT;
 80074b8:	7bfb      	ldrb	r3, [r7, #15]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d001      	beq.n	80074c2 <psram_internal_read_write+0xa6>
 80074be:	2300      	movs	r3, #0
 80074c0:	e000      	b.n	80074c4 <psram_internal_read_write+0xa8>
 80074c2:	2308      	movs	r3, #8
 80074c4:	627b      	str	r3, [r7, #36]	@ 0x24
	}

	if(HAL_QSPI_Command(PSRAM_SPI, &sCommand, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80074c6:	f107 0310 	add.w	r3, r7, #16
 80074ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074ce:	4619      	mov	r1, r3
 80074d0:	4815      	ldr	r0, [pc, #84]	@ (8007528 <psram_internal_read_write+0x10c>)
 80074d2:	f008 f871 	bl	800f5b8 <HAL_QSPI_Command>
 80074d6:	4603      	mov	r3, r0
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d002      	beq.n	80074e2 <psram_internal_read_write+0xc6>
	{
		return -1;
 80074dc:	f04f 33ff 	mov.w	r3, #4294967295
 80074e0:	e01b      	b.n	800751a <psram_internal_read_write+0xfe>
	}

	if(write)
 80074e2:	7bfb      	ldrb	r3, [r7, #15]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d00b      	beq.n	8007500 <psram_internal_read_write+0xe4>
	{
		if (HAL_QSPI_Transmit(PSRAM_SPI, pBuffer, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80074e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074ec:	6879      	ldr	r1, [r7, #4]
 80074ee:	480e      	ldr	r0, [pc, #56]	@ (8007528 <psram_internal_read_write+0x10c>)
 80074f0:	f008 f8c0 	bl	800f674 <HAL_QSPI_Transmit>
 80074f4:	4603      	mov	r3, r0
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d00e      	beq.n	8007518 <psram_internal_read_write+0xfc>
		{
			return -1;
 80074fa:	f04f 33ff 	mov.w	r3, #4294967295
 80074fe:	e00c      	b.n	800751a <psram_internal_read_write+0xfe>
		}

	}else{

		if (HAL_QSPI_Receive(PSRAM_SPI, pBuffer, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007500:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007504:	6879      	ldr	r1, [r7, #4]
 8007506:	4808      	ldr	r0, [pc, #32]	@ (8007528 <psram_internal_read_write+0x10c>)
 8007508:	f008 f94b 	bl	800f7a2 <HAL_QSPI_Receive>
 800750c:	4603      	mov	r3, r0
 800750e:	2b00      	cmp	r3, #0
 8007510:	d002      	beq.n	8007518 <psram_internal_read_write+0xfc>
		{
			return -1;
 8007512:	f04f 33ff 	mov.w	r3, #4294967295
 8007516:	e000      	b.n	800751a <psram_internal_read_write+0xfe>
		}

	}

	return 0;
 8007518:	2300      	movs	r3, #0
}
 800751a:	4618      	mov	r0, r3
 800751c:	3748      	adds	r7, #72	@ 0x48
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}
 8007522:	bf00      	nop
 8007524:	20005c39 	.word	0x20005c39
 8007528:	200001d4 	.word	0x200001d4

0800752c <psram_sector_read_write>:


//Funzione usata da FatFs
int psram_sector_read_write(uint8_t write, uint32_t sector, uint32_t nsectors, uint8_t *pBuffer)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b088      	sub	sp, #32
 8007530:	af00      	add	r7, sp, #0
 8007532:	60b9      	str	r1, [r7, #8]
 8007534:	607a      	str	r2, [r7, #4]
 8007536:	603b      	str	r3, [r7, #0]
 8007538:	4603      	mov	r3, r0
 800753a:	73fb      	strb	r3, [r7, #15]
	int result = 0;
 800753c:	2300      	movs	r3, #0
 800753e:	617b      	str	r3, [r7, #20]
	uint8_t *wPtr = pBuffer;
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	61fb      	str	r3, [r7, #28]
	uint32_t address = sector * PSRAM_PAGE_SIZE;
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	029b      	lsls	r3, r3, #10
 8007548:	61bb      	str	r3, [r7, #24]

	while(nsectors > 0)
 800754a:	e018      	b.n	800757e <psram_sector_read_write+0x52>
	{
		result = psram_internal_read_write(write, address, PSRAM_PAGE_SIZE, wPtr);
 800754c:	7bf8      	ldrb	r0, [r7, #15]
 800754e:	69fb      	ldr	r3, [r7, #28]
 8007550:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007554:	69b9      	ldr	r1, [r7, #24]
 8007556:	f7ff ff61 	bl	800741c <psram_internal_read_write>
 800755a:	6178      	str	r0, [r7, #20]
		if(result < 0)return -1;
 800755c:	697b      	ldr	r3, [r7, #20]
 800755e:	2b00      	cmp	r3, #0
 8007560:	da02      	bge.n	8007568 <psram_sector_read_write+0x3c>
 8007562:	f04f 33ff 	mov.w	r3, #4294967295
 8007566:	e00e      	b.n	8007586 <psram_sector_read_write+0x5a>
		address += PSRAM_PAGE_SIZE;
 8007568:	69bb      	ldr	r3, [r7, #24]
 800756a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800756e:	61bb      	str	r3, [r7, #24]
		wPtr += PSRAM_PAGE_SIZE;
 8007570:	69fb      	ldr	r3, [r7, #28]
 8007572:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007576:	61fb      	str	r3, [r7, #28]
		nsectors--;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	3b01      	subs	r3, #1
 800757c:	607b      	str	r3, [r7, #4]
	while(nsectors > 0)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d1e3      	bne.n	800754c <psram_sector_read_write+0x20>
	}

	return 0;
 8007584:	2300      	movs	r3, #0
}
 8007586:	4618      	mov	r0, r3
 8007588:	3720      	adds	r7, #32
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}
	...

08007590 <psram_read_write>:



int psram_read_write(uint8_t write, uint32_t address, uint32_t nbytes, uint8_t *pBuffer)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b088      	sub	sp, #32
 8007594:	af00      	add	r7, sp, #0
 8007596:	60b9      	str	r1, [r7, #8]
 8007598:	607a      	str	r2, [r7, #4]
 800759a:	603b      	str	r3, [r7, #0]
 800759c:	4603      	mov	r3, r0
 800759e:	73fb      	strb	r3, [r7, #15]
	int result = 0;
 80075a0:	2300      	movs	r3, #0
 80075a2:	61bb      	str	r3, [r7, #24]
	uint32_t trBytes = 0;
 80075a4:	2300      	movs	r3, #0
 80075a6:	617b      	str	r3, [r7, #20]
	uint8_t *wPtr = pBuffer;
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	61fb      	str	r3, [r7, #28]

	//Check indirizzo
	if(!psramInitDone || pBuffer==NULL)return -1;
 80075ac:	4b1e      	ldr	r3, [pc, #120]	@ (8007628 <psram_read_write+0x98>)
 80075ae:	781b      	ldrb	r3, [r3, #0]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d002      	beq.n	80075ba <psram_read_write+0x2a>
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d102      	bne.n	80075c0 <psram_read_write+0x30>
 80075ba:	f04f 33ff 	mov.w	r3, #4294967295
 80075be:	e02e      	b.n	800761e <psram_read_write+0x8e>
	if(address + nbytes >= psramSize)return -2;
 80075c0:	68ba      	ldr	r2, [r7, #8]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	441a      	add	r2, r3
 80075c6:	4b19      	ldr	r3, [pc, #100]	@ (800762c <psram_read_write+0x9c>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d323      	bcc.n	8007616 <psram_read_write+0x86>
 80075ce:	f06f 0301 	mvn.w	r3, #1
 80075d2:	e024      	b.n	800761e <psram_read_write+0x8e>

	while(nbytes > 0)
	{
		trBytes = nbytes > PSRAM_PAGE_SIZE ? PSRAM_PAGE_SIZE : nbytes;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075da:	bf28      	it	cs
 80075dc:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 80075e0:	617b      	str	r3, [r7, #20]
		result = psram_internal_read_write(write, address, trBytes, wPtr);
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	b29a      	uxth	r2, r3
 80075e6:	7bf8      	ldrb	r0, [r7, #15]
 80075e8:	69fb      	ldr	r3, [r7, #28]
 80075ea:	68b9      	ldr	r1, [r7, #8]
 80075ec:	f7ff ff16 	bl	800741c <psram_internal_read_write>
 80075f0:	61b8      	str	r0, [r7, #24]

		if(result < 0)return -1;
 80075f2:	69bb      	ldr	r3, [r7, #24]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	da02      	bge.n	80075fe <psram_read_write+0x6e>
 80075f8:	f04f 33ff 	mov.w	r3, #4294967295
 80075fc:	e00f      	b.n	800761e <psram_read_write+0x8e>

		address += trBytes;
 80075fe:	68ba      	ldr	r2, [r7, #8]
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	4413      	add	r3, r2
 8007604:	60bb      	str	r3, [r7, #8]
		wPtr += trBytes;
 8007606:	69fa      	ldr	r2, [r7, #28]
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	4413      	add	r3, r2
 800760c:	61fb      	str	r3, [r7, #28]
		nbytes -= trBytes;
 800760e:	687a      	ldr	r2, [r7, #4]
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	1ad3      	subs	r3, r2, r3
 8007614:	607b      	str	r3, [r7, #4]
	while(nbytes > 0)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d1db      	bne.n	80075d4 <psram_read_write+0x44>
	}

	return 0;
 800761c:	2300      	movs	r3, #0
}
 800761e:	4618      	mov	r0, r3
 8007620:	3720      	adds	r7, #32
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}
 8007626:	bf00      	nop
 8007628:	20005c38 	.word	0x20005c38
 800762c:	20005c44 	.word	0x20005c44

08007630 <raw_psram_read_write>:

int raw_psram_read_write(uint8_t write, uint32_t address, uint32_t nbytes, uint8_t *pBuffer)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b088      	sub	sp, #32
 8007634:	af00      	add	r7, sp, #0
 8007636:	60b9      	str	r1, [r7, #8]
 8007638:	607a      	str	r2, [r7, #4]
 800763a:	603b      	str	r3, [r7, #0]
 800763c:	4603      	mov	r3, r0
 800763e:	73fb      	strb	r3, [r7, #15]
	int result = 0;
 8007640:	2300      	movs	r3, #0
 8007642:	617b      	str	r3, [r7, #20]
	uint32_t trBytes = 0;
 8007644:	2300      	movs	r3, #0
 8007646:	61fb      	str	r3, [r7, #28]
	uint8_t *wPtr = pBuffer;
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	61bb      	str	r3, [r7, #24]

	//Check indirizzo
	if(!psramInitDone || pBuffer==NULL)return -1;
 800764c:	4b21      	ldr	r3, [pc, #132]	@ (80076d4 <raw_psram_read_write+0xa4>)
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d002      	beq.n	800765a <raw_psram_read_write+0x2a>
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d102      	bne.n	8007660 <raw_psram_read_write+0x30>
 800765a:	f04f 33ff 	mov.w	r3, #4294967295
 800765e:	e035      	b.n	80076cc <raw_psram_read_write+0x9c>
	if(address + nbytes >= psramSize)return -2;
 8007660:	68ba      	ldr	r2, [r7, #8]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	441a      	add	r2, r3
 8007666:	4b1c      	ldr	r3, [pc, #112]	@ (80076d8 <raw_psram_read_write+0xa8>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	429a      	cmp	r2, r3
 800766c:	d302      	bcc.n	8007674 <raw_psram_read_write+0x44>
 800766e:	f06f 0301 	mvn.w	r3, #1
 8007672:	e02b      	b.n	80076cc <raw_psram_read_write+0x9c>

	trBytes = 1024 - address % 1024;
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800767a:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 800767e:	61fb      	str	r3, [r7, #28]
	while(nbytes > 0)
 8007680:	e020      	b.n	80076c4 <raw_psram_read_write+0x94>
	{
		result = psram_internal_read_write(write, address, trBytes, wPtr);
 8007682:	69fb      	ldr	r3, [r7, #28]
 8007684:	b29a      	uxth	r2, r3
 8007686:	7bf8      	ldrb	r0, [r7, #15]
 8007688:	69bb      	ldr	r3, [r7, #24]
 800768a:	68b9      	ldr	r1, [r7, #8]
 800768c:	f7ff fec6 	bl	800741c <psram_internal_read_write>
 8007690:	6178      	str	r0, [r7, #20]

		if(result < 0)return -1;
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	2b00      	cmp	r3, #0
 8007696:	da02      	bge.n	800769e <raw_psram_read_write+0x6e>
 8007698:	f04f 33ff 	mov.w	r3, #4294967295
 800769c:	e016      	b.n	80076cc <raw_psram_read_write+0x9c>

		address += trBytes;
 800769e:	68ba      	ldr	r2, [r7, #8]
 80076a0:	69fb      	ldr	r3, [r7, #28]
 80076a2:	4413      	add	r3, r2
 80076a4:	60bb      	str	r3, [r7, #8]
		wPtr += trBytes;
 80076a6:	69ba      	ldr	r2, [r7, #24]
 80076a8:	69fb      	ldr	r3, [r7, #28]
 80076aa:	4413      	add	r3, r2
 80076ac:	61bb      	str	r3, [r7, #24]
		nbytes -= trBytes;
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	69fb      	ldr	r3, [r7, #28]
 80076b2:	1ad3      	subs	r3, r2, r3
 80076b4:	607b      	str	r3, [r7, #4]
		trBytes = nbytes > PSRAM_PAGE_SIZE ? PSRAM_PAGE_SIZE : nbytes;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076bc:	bf28      	it	cs
 80076be:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 80076c2:	61fb      	str	r3, [r7, #28]
	while(nbytes > 0)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d1db      	bne.n	8007682 <raw_psram_read_write+0x52>
	}

	return 0;
 80076ca:	2300      	movs	r3, #0
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3720      	adds	r7, #32
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}
 80076d4:	20005c38 	.word	0x20005c38
 80076d8:	20005c44 	.word	0x20005c44

080076dc <RAM_Write>:
{
	return psram_read_write(1, address, nbytes, pBuffer);
}

int RAM_Write(uint32_t address, uint32_t nbytes, uint8_t *pBuffer)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b084      	sub	sp, #16
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	60f8      	str	r0, [r7, #12]
 80076e4:	60b9      	str	r1, [r7, #8]
 80076e6:	607a      	str	r2, [r7, #4]
	return raw_psram_read_write(1, address, nbytes, pBuffer);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	68ba      	ldr	r2, [r7, #8]
 80076ec:	68f9      	ldr	r1, [r7, #12]
 80076ee:	2001      	movs	r0, #1
 80076f0:	f7ff ff9e 	bl	8007630 <raw_psram_read_write>
 80076f4:	4603      	mov	r3, r0
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	3710      	adds	r7, #16
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bd80      	pop	{r7, pc}

080076fe <RAM_Read>:

int RAM_Read(uint32_t address, uint32_t nbytes, uint8_t *pBuffer)
{
 80076fe:	b580      	push	{r7, lr}
 8007700:	b084      	sub	sp, #16
 8007702:	af00      	add	r7, sp, #0
 8007704:	60f8      	str	r0, [r7, #12]
 8007706:	60b9      	str	r1, [r7, #8]
 8007708:	607a      	str	r2, [r7, #4]
	return psram_read_write(0, address, nbytes, pBuffer);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	68ba      	ldr	r2, [r7, #8]
 800770e:	68f9      	ldr	r1, [r7, #12]
 8007710:	2000      	movs	r0, #0
 8007712:	f7ff ff3d 	bl	8007590 <psram_read_write>
 8007716:	4603      	mov	r3, r0
}
 8007718:	4618      	mov	r0, r3
 800771a:	3710      	adds	r7, #16
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}

08007720 <psram_is_initialized>:


int psram_is_initialized()
{
 8007720:	b480      	push	{r7}
 8007722:	af00      	add	r7, sp, #0
	return psramInitDone;
 8007724:	4b03      	ldr	r3, [pc, #12]	@ (8007734 <psram_is_initialized+0x14>)
 8007726:	781b      	ldrb	r3, [r3, #0]
}
 8007728:	4618      	mov	r0, r3
 800772a:	46bd      	mov	sp, r7
 800772c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007730:	4770      	bx	lr
 8007732:	bf00      	nop
 8007734:	20005c38 	.word	0x20005c38

08007738 <psram_get_sector_size>:

unsigned int psram_get_sector_size()
{
 8007738:	b480      	push	{r7}
 800773a:	af00      	add	r7, sp, #0
	return PSRAM_PAGE_SIZE;
 800773c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
}
 8007740:	4618      	mov	r0, r3
 8007742:	46bd      	mov	sp, r7
 8007744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007748:	4770      	bx	lr
	...

0800774c <psram_get_sector_count>:

unsigned int psram_get_sector_count()
{
 800774c:	b480      	push	{r7}
 800774e:	af00      	add	r7, sp, #0
	return psramNumPages;
 8007750:	4b03      	ldr	r3, [pc, #12]	@ (8007760 <psram_get_sector_count+0x14>)
 8007752:	681b      	ldr	r3, [r3, #0]
}
 8007754:	4618      	mov	r0, r3
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr
 800775e:	bf00      	nop
 8007760:	20005c48 	.word	0x20005c48

08007764 <psram_get_size>:

unsigned int psram_get_size()
{
 8007764:	b480      	push	{r7}
 8007766:	af00      	add	r7, sp, #0
	return psramSize;
 8007768:	4b03      	ldr	r3, [pc, #12]	@ (8007778 <psram_get_size+0x14>)
 800776a:	681b      	ldr	r3, [r3, #0]
}
 800776c:	4618      	mov	r0, r3
 800776e:	46bd      	mov	sp, r7
 8007770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007774:	4770      	bx	lr
 8007776:	bf00      	nop
 8007778:	20005c44 	.word	0x20005c44

0800777c <psram_init>:

int psram_init()
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b082      	sub	sp, #8
 8007780:	af00      	add	r7, sp, #0

	uint8_t density = 0xFF;
 8007782:	23ff      	movs	r3, #255	@ 0xff
 8007784:	71fb      	strb	r3, [r7, #7]

	psramInitDone = 0;
 8007786:	4b20      	ldr	r3, [pc, #128]	@ (8007808 <psram_init+0x8c>)
 8007788:	2200      	movs	r2, #0
 800778a:	701a      	strb	r2, [r3, #0]

	if(psram_reset() < 0)return -1;
 800778c:	f7ff fd74 	bl	8007278 <psram_reset>
 8007790:	4603      	mov	r3, r0
 8007792:	2b00      	cmp	r3, #0
 8007794:	da02      	bge.n	800779c <psram_init+0x20>
 8007796:	f04f 33ff 	mov.w	r3, #4294967295
 800779a:	e030      	b.n	80077fe <psram_init+0x82>

	memset(psramId, 0xFF, sizeof(psramId));
 800779c:	2208      	movs	r2, #8
 800779e:	21ff      	movs	r1, #255	@ 0xff
 80077a0:	481a      	ldr	r0, [pc, #104]	@ (800780c <psram_init+0x90>)
 80077a2:	f00e ff01 	bl	80165a8 <memset>

	if(psram_read_id(psramId, sizeof(psramId)) < 0)return -1;
 80077a6:	2108      	movs	r1, #8
 80077a8:	4818      	ldr	r0, [pc, #96]	@ (800780c <psram_init+0x90>)
 80077aa:	f7ff fde7 	bl	800737c <psram_read_id>
 80077ae:	4603      	mov	r3, r0
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	da02      	bge.n	80077ba <psram_init+0x3e>
 80077b4:	f04f 33ff 	mov.w	r3, #4294967295
 80077b8:	e021      	b.n	80077fe <psram_init+0x82>

	density = psramId[2] >> 5;
 80077ba:	4b14      	ldr	r3, [pc, #80]	@ (800780c <psram_init+0x90>)
 80077bc:	789b      	ldrb	r3, [r3, #2]
 80077be:	095b      	lsrs	r3, r3, #5
 80077c0:	71fb      	strb	r3, [r7, #7]

	if(psramId[0] == PSRAM_MANUFACTURER && psramId[1] == PSRAM_KGD && density <= PSRAM_DENSITY_64MB)
 80077c2:	4b12      	ldr	r3, [pc, #72]	@ (800780c <psram_init+0x90>)
 80077c4:	781b      	ldrb	r3, [r3, #0]
 80077c6:	2b0d      	cmp	r3, #13
 80077c8:	d117      	bne.n	80077fa <psram_init+0x7e>
 80077ca:	4b10      	ldr	r3, [pc, #64]	@ (800780c <psram_init+0x90>)
 80077cc:	785b      	ldrb	r3, [r3, #1]
 80077ce:	2b5d      	cmp	r3, #93	@ 0x5d
 80077d0:	d113      	bne.n	80077fa <psram_init+0x7e>
 80077d2:	79fb      	ldrb	r3, [r7, #7]
 80077d4:	2b03      	cmp	r3, #3
 80077d6:	d810      	bhi.n	80077fa <psram_init+0x7e>
	{
		psramSize = PSRAM_DENSITY_64MB_EADDR;
 80077d8:	4b0d      	ldr	r3, [pc, #52]	@ (8007810 <psram_init+0x94>)
 80077da:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80077de:	601a      	str	r2, [r3, #0]
		psramNumPages = psramSize / PSRAM_PAGE_SIZE;
 80077e0:	4b0b      	ldr	r3, [pc, #44]	@ (8007810 <psram_init+0x94>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	0a9b      	lsrs	r3, r3, #10
 80077e6:	4a0b      	ldr	r2, [pc, #44]	@ (8007814 <psram_init+0x98>)
 80077e8:	6013      	str	r3, [r2, #0]

		psram_qpi_mode(1);
 80077ea:	2001      	movs	r0, #1
 80077ec:	f7ff fd7a 	bl	80072e4 <psram_qpi_mode>

		psramInitDone = 1;
 80077f0:	4b05      	ldr	r3, [pc, #20]	@ (8007808 <psram_init+0x8c>)
 80077f2:	2201      	movs	r2, #1
 80077f4:	701a      	strb	r2, [r3, #0]
		return 0;
 80077f6:	2300      	movs	r3, #0
 80077f8:	e001      	b.n	80077fe <psram_init+0x82>
	}else{
		return -1;
 80077fa:	f04f 33ff 	mov.w	r3, #4294967295
	}

}
 80077fe:	4618      	mov	r0, r3
 8007800:	3708      	adds	r7, #8
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}
 8007806:	bf00      	nop
 8007808:	20005c38 	.word	0x20005c38
 800780c:	20005c3c 	.word	0x20005c3c
 8007810:	20005c44 	.word	0x20005c44
 8007814:	20005c48 	.word	0x20005c48

08007818 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007818:	b480      	push	{r7}
 800781a:	b083      	sub	sp, #12
 800781c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800781e:	4b0f      	ldr	r3, [pc, #60]	@ (800785c <HAL_MspInit+0x44>)
 8007820:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007822:	4a0e      	ldr	r2, [pc, #56]	@ (800785c <HAL_MspInit+0x44>)
 8007824:	f043 0301 	orr.w	r3, r3, #1
 8007828:	6613      	str	r3, [r2, #96]	@ 0x60
 800782a:	4b0c      	ldr	r3, [pc, #48]	@ (800785c <HAL_MspInit+0x44>)
 800782c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800782e:	f003 0301 	and.w	r3, r3, #1
 8007832:	607b      	str	r3, [r7, #4]
 8007834:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007836:	4b09      	ldr	r3, [pc, #36]	@ (800785c <HAL_MspInit+0x44>)
 8007838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800783a:	4a08      	ldr	r2, [pc, #32]	@ (800785c <HAL_MspInit+0x44>)
 800783c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007840:	6593      	str	r3, [r2, #88]	@ 0x58
 8007842:	4b06      	ldr	r3, [pc, #24]	@ (800785c <HAL_MspInit+0x44>)
 8007844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007846:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800784a:	603b      	str	r3, [r7, #0]
 800784c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800784e:	bf00      	nop
 8007850:	370c      	adds	r7, #12
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr
 800785a:	bf00      	nop
 800785c:	40021000 	.word	0x40021000

08007860 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b0ac      	sub	sp, #176	@ 0xb0
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007868:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800786c:	2200      	movs	r2, #0
 800786e:	601a      	str	r2, [r3, #0]
 8007870:	605a      	str	r2, [r3, #4]
 8007872:	609a      	str	r2, [r3, #8]
 8007874:	60da      	str	r2, [r3, #12]
 8007876:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007878:	f107 0314 	add.w	r3, r7, #20
 800787c:	2288      	movs	r2, #136	@ 0x88
 800787e:	2100      	movs	r1, #0
 8007880:	4618      	mov	r0, r3
 8007882:	f00e fe91 	bl	80165a8 <memset>
  if(hadc->Instance==ADC1)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a3d      	ldr	r2, [pc, #244]	@ (8007980 <HAL_ADC_MspInit+0x120>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d172      	bne.n	8007976 <HAL_ADC_MspInit+0x116>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8007890:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007894:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8007896:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800789a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 800789e:	2303      	movs	r3, #3
 80078a0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80078a2:	2301      	movs	r3, #1
 80078a4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80078a6:	2308      	movs	r3, #8
 80078a8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80078aa:	2307      	movs	r3, #7
 80078ac:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80078ae:	2302      	movs	r3, #2
 80078b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80078b2:	2302      	movs	r3, #2
 80078b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80078b6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80078ba:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80078bc:	f107 0314 	add.w	r3, r7, #20
 80078c0:	4618      	mov	r0, r3
 80078c2:	f009 f865 	bl	8010990 <HAL_RCCEx_PeriphCLKConfig>
 80078c6:	4603      	mov	r3, r0
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d001      	beq.n	80078d0 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80078cc:	f7fd fe70 	bl	80055b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80078d0:	4b2c      	ldr	r3, [pc, #176]	@ (8007984 <HAL_ADC_MspInit+0x124>)
 80078d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078d4:	4a2b      	ldr	r2, [pc, #172]	@ (8007984 <HAL_ADC_MspInit+0x124>)
 80078d6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80078da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80078dc:	4b29      	ldr	r3, [pc, #164]	@ (8007984 <HAL_ADC_MspInit+0x124>)
 80078de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80078e4:	613b      	str	r3, [r7, #16]
 80078e6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80078e8:	4b26      	ldr	r3, [pc, #152]	@ (8007984 <HAL_ADC_MspInit+0x124>)
 80078ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078ec:	4a25      	ldr	r2, [pc, #148]	@ (8007984 <HAL_ADC_MspInit+0x124>)
 80078ee:	f043 0301 	orr.w	r3, r3, #1
 80078f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80078f4:	4b23      	ldr	r3, [pc, #140]	@ (8007984 <HAL_ADC_MspInit+0x124>)
 80078f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078f8:	f003 0301 	and.w	r3, r3, #1
 80078fc:	60fb      	str	r3, [r7, #12]
 80078fe:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8007900:	2310      	movs	r3, #16
 8007902:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8007906:	230b      	movs	r3, #11
 8007908:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800790c:	2300      	movs	r3, #0
 800790e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007912:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007916:	4619      	mov	r1, r3
 8007918:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800791c:	f006 fdb0 	bl	800e480 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8007920:	4b19      	ldr	r3, [pc, #100]	@ (8007988 <HAL_ADC_MspInit+0x128>)
 8007922:	4a1a      	ldr	r2, [pc, #104]	@ (800798c <HAL_ADC_MspInit+0x12c>)
 8007924:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8007926:	4b18      	ldr	r3, [pc, #96]	@ (8007988 <HAL_ADC_MspInit+0x128>)
 8007928:	2200      	movs	r2, #0
 800792a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800792c:	4b16      	ldr	r3, [pc, #88]	@ (8007988 <HAL_ADC_MspInit+0x128>)
 800792e:	2200      	movs	r2, #0
 8007930:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007932:	4b15      	ldr	r3, [pc, #84]	@ (8007988 <HAL_ADC_MspInit+0x128>)
 8007934:	2200      	movs	r2, #0
 8007936:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8007938:	4b13      	ldr	r3, [pc, #76]	@ (8007988 <HAL_ADC_MspInit+0x128>)
 800793a:	2280      	movs	r2, #128	@ 0x80
 800793c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800793e:	4b12      	ldr	r3, [pc, #72]	@ (8007988 <HAL_ADC_MspInit+0x128>)
 8007940:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007944:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007946:	4b10      	ldr	r3, [pc, #64]	@ (8007988 <HAL_ADC_MspInit+0x128>)
 8007948:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800794c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800794e:	4b0e      	ldr	r3, [pc, #56]	@ (8007988 <HAL_ADC_MspInit+0x128>)
 8007950:	2220      	movs	r2, #32
 8007952:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8007954:	4b0c      	ldr	r3, [pc, #48]	@ (8007988 <HAL_ADC_MspInit+0x128>)
 8007956:	2200      	movs	r2, #0
 8007958:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800795a:	480b      	ldr	r0, [pc, #44]	@ (8007988 <HAL_ADC_MspInit+0x128>)
 800795c:	f005 fc8a 	bl	800d274 <HAL_DMA_Init>
 8007960:	4603      	mov	r3, r0
 8007962:	2b00      	cmp	r3, #0
 8007964:	d001      	beq.n	800796a <HAL_ADC_MspInit+0x10a>
    {
      Error_Handler();
 8007966:	f7fd fe23 	bl	80055b0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	4a06      	ldr	r2, [pc, #24]	@ (8007988 <HAL_ADC_MspInit+0x128>)
 800796e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8007970:	4a05      	ldr	r2, [pc, #20]	@ (8007988 <HAL_ADC_MspInit+0x128>)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8007976:	bf00      	nop
 8007978:	37b0      	adds	r7, #176	@ 0xb0
 800797a:	46bd      	mov	sp, r7
 800797c:	bd80      	pop	{r7, pc}
 800797e:	bf00      	nop
 8007980:	50040000 	.word	0x50040000
 8007984:	40021000 	.word	0x40021000
 8007988:	20000114 	.word	0x20000114
 800798c:	40020008 	.word	0x40020008

08007990 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8007990:	b480      	push	{r7}
 8007992:	b085      	sub	sp, #20
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4a0a      	ldr	r2, [pc, #40]	@ (80079c8 <HAL_CRC_MspInit+0x38>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d10b      	bne.n	80079ba <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80079a2:	4b0a      	ldr	r3, [pc, #40]	@ (80079cc <HAL_CRC_MspInit+0x3c>)
 80079a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079a6:	4a09      	ldr	r2, [pc, #36]	@ (80079cc <HAL_CRC_MspInit+0x3c>)
 80079a8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80079ac:	6493      	str	r3, [r2, #72]	@ 0x48
 80079ae:	4b07      	ldr	r3, [pc, #28]	@ (80079cc <HAL_CRC_MspInit+0x3c>)
 80079b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80079b6:	60fb      	str	r3, [r7, #12]
 80079b8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80079ba:	bf00      	nop
 80079bc:	3714      	adds	r7, #20
 80079be:	46bd      	mov	sp, r7
 80079c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c4:	4770      	bx	lr
 80079c6:	bf00      	nop
 80079c8:	40023000 	.word	0x40023000
 80079cc:	40021000 	.word	0x40021000

080079d0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b0ac      	sub	sp, #176	@ 0xb0
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80079d8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80079dc:	2200      	movs	r2, #0
 80079de:	601a      	str	r2, [r3, #0]
 80079e0:	605a      	str	r2, [r3, #4]
 80079e2:	609a      	str	r2, [r3, #8]
 80079e4:	60da      	str	r2, [r3, #12]
 80079e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80079e8:	f107 0314 	add.w	r3, r7, #20
 80079ec:	2288      	movs	r2, #136	@ 0x88
 80079ee:	2100      	movs	r1, #0
 80079f0:	4618      	mov	r0, r3
 80079f2:	f00e fdd9 	bl	80165a8 <memset>
  if(hi2c->Instance==I2C3)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a21      	ldr	r2, [pc, #132]	@ (8007a80 <HAL_I2C_MspInit+0xb0>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d13b      	bne.n	8007a78 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8007a00:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007a04:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8007a06:	2300      	movs	r3, #0
 8007a08:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007a0a:	f107 0314 	add.w	r3, r7, #20
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f008 ffbe 	bl	8010990 <HAL_RCCEx_PeriphCLKConfig>
 8007a14:	4603      	mov	r3, r0
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d001      	beq.n	8007a1e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8007a1a:	f7fd fdc9 	bl	80055b0 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007a1e:	4b19      	ldr	r3, [pc, #100]	@ (8007a84 <HAL_I2C_MspInit+0xb4>)
 8007a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a22:	4a18      	ldr	r2, [pc, #96]	@ (8007a84 <HAL_I2C_MspInit+0xb4>)
 8007a24:	f043 0304 	orr.w	r3, r3, #4
 8007a28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007a2a:	4b16      	ldr	r3, [pc, #88]	@ (8007a84 <HAL_I2C_MspInit+0xb4>)
 8007a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a2e:	f003 0304 	and.w	r3, r3, #4
 8007a32:	613b      	str	r3, [r7, #16]
 8007a34:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PC0     ------> I2C3_SCL
    PC1     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007a36:	2303      	movs	r3, #3
 8007a38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007a3c:	2312      	movs	r3, #18
 8007a3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a42:	2300      	movs	r3, #0
 8007a44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a48:	2303      	movs	r3, #3
 8007a4a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8007a4e:	2304      	movs	r3, #4
 8007a50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007a54:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007a58:	4619      	mov	r1, r3
 8007a5a:	480b      	ldr	r0, [pc, #44]	@ (8007a88 <HAL_I2C_MspInit+0xb8>)
 8007a5c:	f006 fd10 	bl	800e480 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8007a60:	4b08      	ldr	r3, [pc, #32]	@ (8007a84 <HAL_I2C_MspInit+0xb4>)
 8007a62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a64:	4a07      	ldr	r2, [pc, #28]	@ (8007a84 <HAL_I2C_MspInit+0xb4>)
 8007a66:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007a6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007a6c:	4b05      	ldr	r3, [pc, #20]	@ (8007a84 <HAL_I2C_MspInit+0xb4>)
 8007a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a70:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a74:	60fb      	str	r3, [r7, #12]
 8007a76:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8007a78:	bf00      	nop
 8007a7a:	37b0      	adds	r7, #176	@ 0xb0
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}
 8007a80:	40005c00 	.word	0x40005c00
 8007a84:	40021000 	.word	0x40021000
 8007a88:	48000800 	.word	0x48000800

08007a8c <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b08a      	sub	sp, #40	@ 0x28
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a94:	f107 0314 	add.w	r3, r7, #20
 8007a98:	2200      	movs	r2, #0
 8007a9a:	601a      	str	r2, [r3, #0]
 8007a9c:	605a      	str	r2, [r3, #4]
 8007a9e:	609a      	str	r2, [r3, #8]
 8007aa0:	60da      	str	r2, [r3, #12]
 8007aa2:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a26      	ldr	r2, [pc, #152]	@ (8007b44 <HAL_QSPI_MspInit+0xb8>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d145      	bne.n	8007b3a <HAL_QSPI_MspInit+0xae>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8007aae:	4b26      	ldr	r3, [pc, #152]	@ (8007b48 <HAL_QSPI_MspInit+0xbc>)
 8007ab0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ab2:	4a25      	ldr	r2, [pc, #148]	@ (8007b48 <HAL_QSPI_MspInit+0xbc>)
 8007ab4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ab8:	6513      	str	r3, [r2, #80]	@ 0x50
 8007aba:	4b23      	ldr	r3, [pc, #140]	@ (8007b48 <HAL_QSPI_MspInit+0xbc>)
 8007abc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ac2:	613b      	str	r3, [r7, #16]
 8007ac4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007ac6:	4b20      	ldr	r3, [pc, #128]	@ (8007b48 <HAL_QSPI_MspInit+0xbc>)
 8007ac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007aca:	4a1f      	ldr	r2, [pc, #124]	@ (8007b48 <HAL_QSPI_MspInit+0xbc>)
 8007acc:	f043 0301 	orr.w	r3, r3, #1
 8007ad0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007ad2:	4b1d      	ldr	r3, [pc, #116]	@ (8007b48 <HAL_QSPI_MspInit+0xbc>)
 8007ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ad6:	f003 0301 	and.w	r3, r3, #1
 8007ada:	60fb      	str	r3, [r7, #12]
 8007adc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007ade:	4b1a      	ldr	r3, [pc, #104]	@ (8007b48 <HAL_QSPI_MspInit+0xbc>)
 8007ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ae2:	4a19      	ldr	r2, [pc, #100]	@ (8007b48 <HAL_QSPI_MspInit+0xbc>)
 8007ae4:	f043 0302 	orr.w	r3, r3, #2
 8007ae8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007aea:	4b17      	ldr	r3, [pc, #92]	@ (8007b48 <HAL_QSPI_MspInit+0xbc>)
 8007aec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007aee:	f003 0302 	and.w	r3, r3, #2
 8007af2:	60bb      	str	r3, [r7, #8]
 8007af4:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> QUADSPI_BK1_IO1
    PB1     ------> QUADSPI_BK1_IO0
    PB10     ------> QUADSPI_CLK
    PB11     ------> QUADSPI_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007af6:	23c0      	movs	r3, #192	@ 0xc0
 8007af8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007afa:	2302      	movs	r3, #2
 8007afc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007afe:	2300      	movs	r3, #0
 8007b00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b02:	2303      	movs	r3, #3
 8007b04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8007b06:	230a      	movs	r3, #10
 8007b08:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b0a:	f107 0314 	add.w	r3, r7, #20
 8007b0e:	4619      	mov	r1, r3
 8007b10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007b14:	f006 fcb4 	bl	800e480 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11;
 8007b18:	f640 4303 	movw	r3, #3075	@ 0xc03
 8007b1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b1e:	2302      	movs	r3, #2
 8007b20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b22:	2300      	movs	r3, #0
 8007b24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b26:	2303      	movs	r3, #3
 8007b28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8007b2a:	230a      	movs	r3, #10
 8007b2c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007b2e:	f107 0314 	add.w	r3, r7, #20
 8007b32:	4619      	mov	r1, r3
 8007b34:	4805      	ldr	r0, [pc, #20]	@ (8007b4c <HAL_QSPI_MspInit+0xc0>)
 8007b36:	f006 fca3 	bl	800e480 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8007b3a:	bf00      	nop
 8007b3c:	3728      	adds	r7, #40	@ 0x28
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	a0001000 	.word	0xa0001000
 8007b48:	40021000 	.word	0x40021000
 8007b4c:	48000400 	.word	0x48000400

08007b50 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b0a4      	sub	sp, #144	@ 0x90
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007b58:	f107 0308 	add.w	r3, r7, #8
 8007b5c:	2288      	movs	r2, #136	@ 0x88
 8007b5e:	2100      	movs	r1, #0
 8007b60:	4618      	mov	r0, r3
 8007b62:	f00e fd21 	bl	80165a8 <memset>
  if(hrtc->Instance==RTC)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a14      	ldr	r2, [pc, #80]	@ (8007bbc <HAL_RTC_MspInit+0x6c>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d120      	bne.n	8007bb2 <HAL_RTC_MspInit+0x62>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8007b70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007b74:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8007b76:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007b7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007b7e:	f107 0308 	add.w	r3, r7, #8
 8007b82:	4618      	mov	r0, r3
 8007b84:	f008 ff04 	bl	8010990 <HAL_RCCEx_PeriphCLKConfig>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d001      	beq.n	8007b92 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8007b8e:	f7fd fd0f 	bl	80055b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8007b92:	4b0b      	ldr	r3, [pc, #44]	@ (8007bc0 <HAL_RTC_MspInit+0x70>)
 8007b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b98:	4a09      	ldr	r2, [pc, #36]	@ (8007bc0 <HAL_RTC_MspInit+0x70>)
 8007b9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	2100      	movs	r1, #0
 8007ba6:	2029      	movs	r0, #41	@ 0x29
 8007ba8:	f005 f8f1 	bl	800cd8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8007bac:	2029      	movs	r0, #41	@ 0x29
 8007bae:	f005 f90a 	bl	800cdc6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8007bb2:	bf00      	nop
 8007bb4:	3790      	adds	r7, #144	@ 0x90
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}
 8007bba:	bf00      	nop
 8007bbc:	40002800 	.word	0x40002800
 8007bc0:	40021000 	.word	0x40021000

08007bc4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b08c      	sub	sp, #48	@ 0x30
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007bcc:	f107 031c 	add.w	r3, r7, #28
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	601a      	str	r2, [r3, #0]
 8007bd4:	605a      	str	r2, [r3, #4]
 8007bd6:	609a      	str	r2, [r3, #8]
 8007bd8:	60da      	str	r2, [r3, #12]
 8007bda:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a2f      	ldr	r2, [pc, #188]	@ (8007ca0 <HAL_SPI_MspInit+0xdc>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d129      	bne.n	8007c3a <HAL_SPI_MspInit+0x76>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007be6:	4b2f      	ldr	r3, [pc, #188]	@ (8007ca4 <HAL_SPI_MspInit+0xe0>)
 8007be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bea:	4a2e      	ldr	r2, [pc, #184]	@ (8007ca4 <HAL_SPI_MspInit+0xe0>)
 8007bec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007bf0:	6593      	str	r3, [r2, #88]	@ 0x58
 8007bf2:	4b2c      	ldr	r3, [pc, #176]	@ (8007ca4 <HAL_SPI_MspInit+0xe0>)
 8007bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007bfa:	61bb      	str	r3, [r7, #24]
 8007bfc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007bfe:	4b29      	ldr	r3, [pc, #164]	@ (8007ca4 <HAL_SPI_MspInit+0xe0>)
 8007c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c02:	4a28      	ldr	r2, [pc, #160]	@ (8007ca4 <HAL_SPI_MspInit+0xe0>)
 8007c04:	f043 0302 	orr.w	r3, r3, #2
 8007c08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007c0a:	4b26      	ldr	r3, [pc, #152]	@ (8007ca4 <HAL_SPI_MspInit+0xe0>)
 8007c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c0e:	f003 0302 	and.w	r3, r3, #2
 8007c12:	617b      	str	r3, [r7, #20]
 8007c14:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8007c16:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8007c1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c1c:	2302      	movs	r3, #2
 8007c1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c20:	2300      	movs	r3, #0
 8007c22:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c24:	2303      	movs	r3, #3
 8007c26:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007c28:	2305      	movs	r3, #5
 8007c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007c2c:	f107 031c 	add.w	r3, r7, #28
 8007c30:	4619      	mov	r1, r3
 8007c32:	481d      	ldr	r0, [pc, #116]	@ (8007ca8 <HAL_SPI_MspInit+0xe4>)
 8007c34:	f006 fc24 	bl	800e480 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8007c38:	e02d      	b.n	8007c96 <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI3)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a1b      	ldr	r2, [pc, #108]	@ (8007cac <HAL_SPI_MspInit+0xe8>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d128      	bne.n	8007c96 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8007c44:	4b17      	ldr	r3, [pc, #92]	@ (8007ca4 <HAL_SPI_MspInit+0xe0>)
 8007c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c48:	4a16      	ldr	r2, [pc, #88]	@ (8007ca4 <HAL_SPI_MspInit+0xe0>)
 8007c4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c50:	4b14      	ldr	r3, [pc, #80]	@ (8007ca4 <HAL_SPI_MspInit+0xe0>)
 8007c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007c58:	613b      	str	r3, [r7, #16]
 8007c5a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007c5c:	4b11      	ldr	r3, [pc, #68]	@ (8007ca4 <HAL_SPI_MspInit+0xe0>)
 8007c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c60:	4a10      	ldr	r2, [pc, #64]	@ (8007ca4 <HAL_SPI_MspInit+0xe0>)
 8007c62:	f043 0304 	orr.w	r3, r3, #4
 8007c66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007c68:	4b0e      	ldr	r3, [pc, #56]	@ (8007ca4 <HAL_SPI_MspInit+0xe0>)
 8007c6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c6c:	f003 0304 	and.w	r3, r3, #4
 8007c70:	60fb      	str	r3, [r7, #12]
 8007c72:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8007c74:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8007c78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c7a:	2302      	movs	r3, #2
 8007c7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c82:	2303      	movs	r3, #3
 8007c84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8007c86:	2306      	movs	r3, #6
 8007c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007c8a:	f107 031c 	add.w	r3, r7, #28
 8007c8e:	4619      	mov	r1, r3
 8007c90:	4807      	ldr	r0, [pc, #28]	@ (8007cb0 <HAL_SPI_MspInit+0xec>)
 8007c92:	f006 fbf5 	bl	800e480 <HAL_GPIO_Init>
}
 8007c96:	bf00      	nop
 8007c98:	3730      	adds	r7, #48	@ 0x30
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
 8007c9e:	bf00      	nop
 8007ca0:	40003800 	.word	0x40003800
 8007ca4:	40021000 	.word	0x40021000
 8007ca8:	48000400 	.word	0x48000400
 8007cac:	40003c00 	.word	0x40003c00
 8007cb0:	48000800 	.word	0x48000800

08007cb4 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b085      	sub	sp, #20
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a0a      	ldr	r2, [pc, #40]	@ (8007cec <HAL_TIM_PWM_MspInit+0x38>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d10b      	bne.n	8007cde <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8007cf0 <HAL_TIM_PWM_MspInit+0x3c>)
 8007cc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007cca:	4a09      	ldr	r2, [pc, #36]	@ (8007cf0 <HAL_TIM_PWM_MspInit+0x3c>)
 8007ccc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007cd0:	6613      	str	r3, [r2, #96]	@ 0x60
 8007cd2:	4b07      	ldr	r3, [pc, #28]	@ (8007cf0 <HAL_TIM_PWM_MspInit+0x3c>)
 8007cd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007cd6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007cda:	60fb      	str	r3, [r7, #12]
 8007cdc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8007cde:	bf00      	nop
 8007ce0:	3714      	adds	r7, #20
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop
 8007cec:	40012c00 	.word	0x40012c00
 8007cf0:	40021000 	.word	0x40021000

08007cf4 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b08a      	sub	sp, #40	@ 0x28
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007cfc:	f107 0314 	add.w	r3, r7, #20
 8007d00:	2200      	movs	r2, #0
 8007d02:	601a      	str	r2, [r3, #0]
 8007d04:	605a      	str	r2, [r3, #4]
 8007d06:	609a      	str	r2, [r3, #8]
 8007d08:	60da      	str	r2, [r3, #12]
 8007d0a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d14:	d128      	bne.n	8007d68 <HAL_TIM_IC_MspInit+0x74>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007d16:	4b16      	ldr	r3, [pc, #88]	@ (8007d70 <HAL_TIM_IC_MspInit+0x7c>)
 8007d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d1a:	4a15      	ldr	r2, [pc, #84]	@ (8007d70 <HAL_TIM_IC_MspInit+0x7c>)
 8007d1c:	f043 0301 	orr.w	r3, r3, #1
 8007d20:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d22:	4b13      	ldr	r3, [pc, #76]	@ (8007d70 <HAL_TIM_IC_MspInit+0x7c>)
 8007d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d26:	f003 0301 	and.w	r3, r3, #1
 8007d2a:	613b      	str	r3, [r7, #16]
 8007d2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007d2e:	4b10      	ldr	r3, [pc, #64]	@ (8007d70 <HAL_TIM_IC_MspInit+0x7c>)
 8007d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d32:	4a0f      	ldr	r2, [pc, #60]	@ (8007d70 <HAL_TIM_IC_MspInit+0x7c>)
 8007d34:	f043 0301 	orr.w	r3, r3, #1
 8007d38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8007d70 <HAL_TIM_IC_MspInit+0x7c>)
 8007d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d3e:	f003 0301 	and.w	r3, r3, #1
 8007d42:	60fb      	str	r3, [r7, #12]
 8007d44:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8007d46:	2320      	movs	r3, #32
 8007d48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d4a:	2302      	movs	r3, #2
 8007d4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007d52:	2300      	movs	r3, #0
 8007d54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8007d56:	2301      	movs	r3, #1
 8007d58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007d5a:	f107 0314 	add.w	r3, r7, #20
 8007d5e:	4619      	mov	r1, r3
 8007d60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007d64:	f006 fb8c 	bl	800e480 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8007d68:	bf00      	nop
 8007d6a:	3728      	adds	r7, #40	@ 0x28
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	40021000 	.word	0x40021000

08007d74 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b085      	sub	sp, #20
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a13      	ldr	r2, [pc, #76]	@ (8007dd0 <HAL_TIM_Base_MspInit+0x5c>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d10c      	bne.n	8007da0 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007d86:	4b13      	ldr	r3, [pc, #76]	@ (8007dd4 <HAL_TIM_Base_MspInit+0x60>)
 8007d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d8a:	4a12      	ldr	r2, [pc, #72]	@ (8007dd4 <HAL_TIM_Base_MspInit+0x60>)
 8007d8c:	f043 0302 	orr.w	r3, r3, #2
 8007d90:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d92:	4b10      	ldr	r3, [pc, #64]	@ (8007dd4 <HAL_TIM_Base_MspInit+0x60>)
 8007d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d96:	f003 0302 	and.w	r3, r3, #2
 8007d9a:	60fb      	str	r3, [r7, #12]
 8007d9c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8007d9e:	e010      	b.n	8007dc2 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM4)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4a0c      	ldr	r2, [pc, #48]	@ (8007dd8 <HAL_TIM_Base_MspInit+0x64>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d10b      	bne.n	8007dc2 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007daa:	4b0a      	ldr	r3, [pc, #40]	@ (8007dd4 <HAL_TIM_Base_MspInit+0x60>)
 8007dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dae:	4a09      	ldr	r2, [pc, #36]	@ (8007dd4 <HAL_TIM_Base_MspInit+0x60>)
 8007db0:	f043 0304 	orr.w	r3, r3, #4
 8007db4:	6593      	str	r3, [r2, #88]	@ 0x58
 8007db6:	4b07      	ldr	r3, [pc, #28]	@ (8007dd4 <HAL_TIM_Base_MspInit+0x60>)
 8007db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dba:	f003 0304 	and.w	r3, r3, #4
 8007dbe:	60bb      	str	r3, [r7, #8]
 8007dc0:	68bb      	ldr	r3, [r7, #8]
}
 8007dc2:	bf00      	nop
 8007dc4:	3714      	adds	r7, #20
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dcc:	4770      	bx	lr
 8007dce:	bf00      	nop
 8007dd0:	40000400 	.word	0x40000400
 8007dd4:	40021000 	.word	0x40021000
 8007dd8:	40000800 	.word	0x40000800

08007ddc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b08a      	sub	sp, #40	@ 0x28
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007de4:	f107 0314 	add.w	r3, r7, #20
 8007de8:	2200      	movs	r2, #0
 8007dea:	601a      	str	r2, [r3, #0]
 8007dec:	605a      	str	r2, [r3, #4]
 8007dee:	609a      	str	r2, [r3, #8]
 8007df0:	60da      	str	r2, [r3, #12]
 8007df2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	4a23      	ldr	r2, [pc, #140]	@ (8007e88 <HAL_TIM_MspPostInit+0xac>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d11e      	bne.n	8007e3c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007dfe:	4b23      	ldr	r3, [pc, #140]	@ (8007e8c <HAL_TIM_MspPostInit+0xb0>)
 8007e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e02:	4a22      	ldr	r2, [pc, #136]	@ (8007e8c <HAL_TIM_MspPostInit+0xb0>)
 8007e04:	f043 0301 	orr.w	r3, r3, #1
 8007e08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007e0a:	4b20      	ldr	r3, [pc, #128]	@ (8007e8c <HAL_TIM_MspPostInit+0xb0>)
 8007e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e0e:	f003 0301 	and.w	r3, r3, #1
 8007e12:	613b      	str	r3, [r7, #16]
 8007e14:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8007e16:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8007e1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e1c:	2302      	movs	r3, #2
 8007e1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e20:	2300      	movs	r3, #0
 8007e22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007e24:	2300      	movs	r3, #0
 8007e26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e2c:	f107 0314 	add.w	r3, r7, #20
 8007e30:	4619      	mov	r1, r3
 8007e32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007e36:	f006 fb23 	bl	800e480 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8007e3a:	e021      	b.n	8007e80 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM3)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a13      	ldr	r2, [pc, #76]	@ (8007e90 <HAL_TIM_MspPostInit+0xb4>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d11c      	bne.n	8007e80 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007e46:	4b11      	ldr	r3, [pc, #68]	@ (8007e8c <HAL_TIM_MspPostInit+0xb0>)
 8007e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e4a:	4a10      	ldr	r2, [pc, #64]	@ (8007e8c <HAL_TIM_MspPostInit+0xb0>)
 8007e4c:	f043 0304 	orr.w	r3, r3, #4
 8007e50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007e52:	4b0e      	ldr	r3, [pc, #56]	@ (8007e8c <HAL_TIM_MspPostInit+0xb0>)
 8007e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e56:	f003 0304 	and.w	r3, r3, #4
 8007e5a:	60fb      	str	r3, [r7, #12]
 8007e5c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007e5e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007e62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e64:	2302      	movs	r3, #2
 8007e66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007e70:	2302      	movs	r3, #2
 8007e72:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007e74:	f107 0314 	add.w	r3, r7, #20
 8007e78:	4619      	mov	r1, r3
 8007e7a:	4806      	ldr	r0, [pc, #24]	@ (8007e94 <HAL_TIM_MspPostInit+0xb8>)
 8007e7c:	f006 fb00 	bl	800e480 <HAL_GPIO_Init>
}
 8007e80:	bf00      	nop
 8007e82:	3728      	adds	r7, #40	@ 0x28
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}
 8007e88:	40012c00 	.word	0x40012c00
 8007e8c:	40021000 	.word	0x40021000
 8007e90:	40000400 	.word	0x40000400
 8007e94:	48000800 	.word	0x48000800

08007e98 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b0ae      	sub	sp, #184	@ 0xb8
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ea0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	601a      	str	r2, [r3, #0]
 8007ea8:	605a      	str	r2, [r3, #4]
 8007eaa:	609a      	str	r2, [r3, #8]
 8007eac:	60da      	str	r2, [r3, #12]
 8007eae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007eb0:	f107 031c 	add.w	r3, r7, #28
 8007eb4:	2288      	movs	r2, #136	@ 0x88
 8007eb6:	2100      	movs	r1, #0
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f00e fb75 	bl	80165a8 <memset>
  if(huart->Instance==UART4)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	4a6b      	ldr	r2, [pc, #428]	@ (8008070 <HAL_UART_MspInit+0x1d8>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d13c      	bne.n	8007f42 <HAL_UART_MspInit+0xaa>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8007ec8:	2308      	movs	r3, #8
 8007eca:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007ed0:	f107 031c 	add.w	r3, r7, #28
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f008 fd5b 	bl	8010990 <HAL_RCCEx_PeriphCLKConfig>
 8007eda:	4603      	mov	r3, r0
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d001      	beq.n	8007ee4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8007ee0:	f7fd fb66 	bl	80055b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8007ee4:	4b63      	ldr	r3, [pc, #396]	@ (8008074 <HAL_UART_MspInit+0x1dc>)
 8007ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ee8:	4a62      	ldr	r2, [pc, #392]	@ (8008074 <HAL_UART_MspInit+0x1dc>)
 8007eea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007eee:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ef0:	4b60      	ldr	r3, [pc, #384]	@ (8008074 <HAL_UART_MspInit+0x1dc>)
 8007ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ef4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007ef8:	61bb      	str	r3, [r7, #24]
 8007efa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007efc:	4b5d      	ldr	r3, [pc, #372]	@ (8008074 <HAL_UART_MspInit+0x1dc>)
 8007efe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f00:	4a5c      	ldr	r2, [pc, #368]	@ (8008074 <HAL_UART_MspInit+0x1dc>)
 8007f02:	f043 0301 	orr.w	r3, r3, #1
 8007f06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007f08:	4b5a      	ldr	r3, [pc, #360]	@ (8008074 <HAL_UART_MspInit+0x1dc>)
 8007f0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f0c:	f003 0301 	and.w	r3, r3, #1
 8007f10:	617b      	str	r3, [r7, #20]
 8007f12:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007f14:	2301      	movs	r3, #1
 8007f16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007f1a:	2312      	movs	r3, #18
 8007f1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007f20:	2301      	movs	r3, #1
 8007f22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f26:	2303      	movs	r3, #3
 8007f28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8007f2c:	2308      	movs	r3, #8
 8007f2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f32:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8007f36:	4619      	mov	r1, r3
 8007f38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007f3c:	f006 faa0 	bl	800e480 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8007f40:	e092      	b.n	8008068 <HAL_UART_MspInit+0x1d0>
  else if(huart->Instance==USART1)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4a4c      	ldr	r2, [pc, #304]	@ (8008078 <HAL_UART_MspInit+0x1e0>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	f040 808d 	bne.w	8008068 <HAL_UART_MspInit+0x1d0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8007f52:	2300      	movs	r3, #0
 8007f54:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007f56:	f107 031c 	add.w	r3, r7, #28
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	f008 fd18 	bl	8010990 <HAL_RCCEx_PeriphCLKConfig>
 8007f60:	4603      	mov	r3, r0
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d001      	beq.n	8007f6a <HAL_UART_MspInit+0xd2>
      Error_Handler();
 8007f66:	f7fd fb23 	bl	80055b0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8007f6a:	4b42      	ldr	r3, [pc, #264]	@ (8008074 <HAL_UART_MspInit+0x1dc>)
 8007f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f6e:	4a41      	ldr	r2, [pc, #260]	@ (8008074 <HAL_UART_MspInit+0x1dc>)
 8007f70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007f74:	6613      	str	r3, [r2, #96]	@ 0x60
 8007f76:	4b3f      	ldr	r3, [pc, #252]	@ (8008074 <HAL_UART_MspInit+0x1dc>)
 8007f78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f7e:	613b      	str	r3, [r7, #16]
 8007f80:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007f82:	4b3c      	ldr	r3, [pc, #240]	@ (8008074 <HAL_UART_MspInit+0x1dc>)
 8007f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f86:	4a3b      	ldr	r2, [pc, #236]	@ (8008074 <HAL_UART_MspInit+0x1dc>)
 8007f88:	f043 0302 	orr.w	r3, r3, #2
 8007f8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007f8e:	4b39      	ldr	r3, [pc, #228]	@ (8008074 <HAL_UART_MspInit+0x1dc>)
 8007f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f92:	f003 0302 	and.w	r3, r3, #2
 8007f96:	60fb      	str	r3, [r7, #12]
 8007f98:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
 8007f9a:	23d8      	movs	r3, #216	@ 0xd8
 8007f9c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007fa0:	2302      	movs	r3, #2
 8007fa2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007fac:	2303      	movs	r3, #3
 8007fae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007fb2:	2307      	movs	r3, #7
 8007fb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007fb8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8007fbc:	4619      	mov	r1, r3
 8007fbe:	482f      	ldr	r0, [pc, #188]	@ (800807c <HAL_UART_MspInit+0x1e4>)
 8007fc0:	f006 fa5e 	bl	800e480 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8007fc4:	4b2e      	ldr	r3, [pc, #184]	@ (8008080 <HAL_UART_MspInit+0x1e8>)
 8007fc6:	4a2f      	ldr	r2, [pc, #188]	@ (8008084 <HAL_UART_MspInit+0x1ec>)
 8007fc8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8007fca:	4b2d      	ldr	r3, [pc, #180]	@ (8008080 <HAL_UART_MspInit+0x1e8>)
 8007fcc:	2202      	movs	r2, #2
 8007fce:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007fd0:	4b2b      	ldr	r3, [pc, #172]	@ (8008080 <HAL_UART_MspInit+0x1e8>)
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007fd6:	4b2a      	ldr	r3, [pc, #168]	@ (8008080 <HAL_UART_MspInit+0x1e8>)
 8007fd8:	2200      	movs	r2, #0
 8007fda:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007fdc:	4b28      	ldr	r3, [pc, #160]	@ (8008080 <HAL_UART_MspInit+0x1e8>)
 8007fde:	2280      	movs	r2, #128	@ 0x80
 8007fe0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007fe2:	4b27      	ldr	r3, [pc, #156]	@ (8008080 <HAL_UART_MspInit+0x1e8>)
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007fe8:	4b25      	ldr	r3, [pc, #148]	@ (8008080 <HAL_UART_MspInit+0x1e8>)
 8007fea:	2200      	movs	r2, #0
 8007fec:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8007fee:	4b24      	ldr	r3, [pc, #144]	@ (8008080 <HAL_UART_MspInit+0x1e8>)
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007ff4:	4b22      	ldr	r3, [pc, #136]	@ (8008080 <HAL_UART_MspInit+0x1e8>)
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8007ffa:	4821      	ldr	r0, [pc, #132]	@ (8008080 <HAL_UART_MspInit+0x1e8>)
 8007ffc:	f005 f93a 	bl	800d274 <HAL_DMA_Init>
 8008000:	4603      	mov	r3, r0
 8008002:	2b00      	cmp	r3, #0
 8008004:	d001      	beq.n	800800a <HAL_UART_MspInit+0x172>
      Error_Handler();
 8008006:	f7fd fad3 	bl	80055b0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	4a1c      	ldr	r2, [pc, #112]	@ (8008080 <HAL_UART_MspInit+0x1e8>)
 800800e:	675a      	str	r2, [r3, #116]	@ 0x74
 8008010:	4a1b      	ldr	r2, [pc, #108]	@ (8008080 <HAL_UART_MspInit+0x1e8>)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8008016:	4b1c      	ldr	r3, [pc, #112]	@ (8008088 <HAL_UART_MspInit+0x1f0>)
 8008018:	4a1c      	ldr	r2, [pc, #112]	@ (800808c <HAL_UART_MspInit+0x1f4>)
 800801a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 800801c:	4b1a      	ldr	r3, [pc, #104]	@ (8008088 <HAL_UART_MspInit+0x1f0>)
 800801e:	2202      	movs	r2, #2
 8008020:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008022:	4b19      	ldr	r3, [pc, #100]	@ (8008088 <HAL_UART_MspInit+0x1f0>)
 8008024:	2210      	movs	r2, #16
 8008026:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008028:	4b17      	ldr	r3, [pc, #92]	@ (8008088 <HAL_UART_MspInit+0x1f0>)
 800802a:	2200      	movs	r2, #0
 800802c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800802e:	4b16      	ldr	r3, [pc, #88]	@ (8008088 <HAL_UART_MspInit+0x1f0>)
 8008030:	2280      	movs	r2, #128	@ 0x80
 8008032:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008034:	4b14      	ldr	r3, [pc, #80]	@ (8008088 <HAL_UART_MspInit+0x1f0>)
 8008036:	2200      	movs	r2, #0
 8008038:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800803a:	4b13      	ldr	r3, [pc, #76]	@ (8008088 <HAL_UART_MspInit+0x1f0>)
 800803c:	2200      	movs	r2, #0
 800803e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8008040:	4b11      	ldr	r3, [pc, #68]	@ (8008088 <HAL_UART_MspInit+0x1f0>)
 8008042:	2200      	movs	r2, #0
 8008044:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8008046:	4b10      	ldr	r3, [pc, #64]	@ (8008088 <HAL_UART_MspInit+0x1f0>)
 8008048:	2200      	movs	r2, #0
 800804a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800804c:	480e      	ldr	r0, [pc, #56]	@ (8008088 <HAL_UART_MspInit+0x1f0>)
 800804e:	f005 f911 	bl	800d274 <HAL_DMA_Init>
 8008052:	4603      	mov	r3, r0
 8008054:	2b00      	cmp	r3, #0
 8008056:	d001      	beq.n	800805c <HAL_UART_MspInit+0x1c4>
      Error_Handler();
 8008058:	f7fd faaa 	bl	80055b0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	4a0a      	ldr	r2, [pc, #40]	@ (8008088 <HAL_UART_MspInit+0x1f0>)
 8008060:	671a      	str	r2, [r3, #112]	@ 0x70
 8008062:	4a09      	ldr	r2, [pc, #36]	@ (8008088 <HAL_UART_MspInit+0x1f0>)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8008068:	bf00      	nop
 800806a:	37b8      	adds	r7, #184	@ 0xb8
 800806c:	46bd      	mov	sp, r7
 800806e:	bd80      	pop	{r7, pc}
 8008070:	40004c00 	.word	0x40004c00
 8008074:	40021000 	.word	0x40021000
 8008078:	40013800 	.word	0x40013800
 800807c:	48000400 	.word	0x48000400
 8008080:	20000544 	.word	0x20000544
 8008084:	40020058 	.word	0x40020058
 8008088:	2000058c 	.word	0x2000058c
 800808c:	40020044 	.word	0x40020044

08008090 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008090:	b480      	push	{r7}
 8008092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8008094:	bf00      	nop
 8008096:	e7fd      	b.n	8008094 <NMI_Handler+0x4>

08008098 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008098:	b480      	push	{r7}
 800809a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800809c:	bf00      	nop
 800809e:	e7fd      	b.n	800809c <HardFault_Handler+0x4>

080080a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80080a0:	b480      	push	{r7}
 80080a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80080a4:	bf00      	nop
 80080a6:	e7fd      	b.n	80080a4 <MemManage_Handler+0x4>

080080a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80080a8:	b480      	push	{r7}
 80080aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80080ac:	bf00      	nop
 80080ae:	e7fd      	b.n	80080ac <BusFault_Handler+0x4>

080080b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80080b0:	b480      	push	{r7}
 80080b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80080b4:	bf00      	nop
 80080b6:	e7fd      	b.n	80080b4 <UsageFault_Handler+0x4>

080080b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80080b8:	b480      	push	{r7}
 80080ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80080bc:	bf00      	nop
 80080be:	46bd      	mov	sp, r7
 80080c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c4:	4770      	bx	lr

080080c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80080c6:	b480      	push	{r7}
 80080c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80080ca:	bf00      	nop
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80080d4:	b480      	push	{r7}
 80080d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80080d8:	bf00      	nop
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr

080080e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80080e2:	b580      	push	{r7, lr}
 80080e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80080e6:	f003 f983 	bl	800b3f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80080ea:	bf00      	nop
 80080ec:	bd80      	pop	{r7, pc}
	...

080080f0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80080f4:	4802      	ldr	r0, [pc, #8]	@ (8008100 <DMA1_Channel1_IRQHandler+0x10>)
 80080f6:	f005 fa13 	bl	800d520 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80080fa:	bf00      	nop
 80080fc:	bd80      	pop	{r7, pc}
 80080fe:	bf00      	nop
 8008100:	20000114 	.word	0x20000114

08008104 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8008108:	4802      	ldr	r0, [pc, #8]	@ (8008114 <DMA1_Channel4_IRQHandler+0x10>)
 800810a:	f005 fa09 	bl	800d520 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800810e:	bf00      	nop
 8008110:	bd80      	pop	{r7, pc}
 8008112:	bf00      	nop
 8008114:	2000058c 	.word	0x2000058c

08008118 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800811c:	4802      	ldr	r0, [pc, #8]	@ (8008128 <DMA1_Channel5_IRQHandler+0x10>)
 800811e:	f005 f9ff 	bl	800d520 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8008122:	bf00      	nop
 8008124:	bd80      	pop	{r7, pc}
 8008126:	bf00      	nop
 8008128:	20000544 	.word	0x20000544

0800812c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8008130:	4802      	ldr	r0, [pc, #8]	@ (800813c <RTC_Alarm_IRQHandler+0x10>)
 8008132:	f009 fc2d 	bl	8011990 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8008136:	bf00      	nop
 8008138:	bd80      	pop	{r7, pc}
 800813a:	bf00      	nop
 800813c:	20000218 	.word	0x20000218

08008140 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b086      	sub	sp, #24
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008148:	4a14      	ldr	r2, [pc, #80]	@ (800819c <_sbrk+0x5c>)
 800814a:	4b15      	ldr	r3, [pc, #84]	@ (80081a0 <_sbrk+0x60>)
 800814c:	1ad3      	subs	r3, r2, r3
 800814e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008154:	4b13      	ldr	r3, [pc, #76]	@ (80081a4 <_sbrk+0x64>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d102      	bne.n	8008162 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800815c:	4b11      	ldr	r3, [pc, #68]	@ (80081a4 <_sbrk+0x64>)
 800815e:	4a12      	ldr	r2, [pc, #72]	@ (80081a8 <_sbrk+0x68>)
 8008160:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008162:	4b10      	ldr	r3, [pc, #64]	@ (80081a4 <_sbrk+0x64>)
 8008164:	681a      	ldr	r2, [r3, #0]
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	4413      	add	r3, r2
 800816a:	693a      	ldr	r2, [r7, #16]
 800816c:	429a      	cmp	r2, r3
 800816e:	d207      	bcs.n	8008180 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008170:	f00e fa6a 	bl	8016648 <__errno>
 8008174:	4603      	mov	r3, r0
 8008176:	220c      	movs	r2, #12
 8008178:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800817a:	f04f 33ff 	mov.w	r3, #4294967295
 800817e:	e009      	b.n	8008194 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008180:	4b08      	ldr	r3, [pc, #32]	@ (80081a4 <_sbrk+0x64>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008186:	4b07      	ldr	r3, [pc, #28]	@ (80081a4 <_sbrk+0x64>)
 8008188:	681a      	ldr	r2, [r3, #0]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	4413      	add	r3, r2
 800818e:	4a05      	ldr	r2, [pc, #20]	@ (80081a4 <_sbrk+0x64>)
 8008190:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008192:	68fb      	ldr	r3, [r7, #12]
}
 8008194:	4618      	mov	r0, r3
 8008196:	3718      	adds	r7, #24
 8008198:	46bd      	mov	sp, r7
 800819a:	bd80      	pop	{r7, pc}
 800819c:	20018000 	.word	0x20018000
 80081a0:	00000400 	.word	0x00000400
 80081a4:	20005c4c 	.word	0x20005c4c
 80081a8:	20005da8 	.word	0x20005da8

080081ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80081ac:	b480      	push	{r7}
 80081ae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80081b0:	4b06      	ldr	r3, [pc, #24]	@ (80081cc <SystemInit+0x20>)
 80081b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081b6:	4a05      	ldr	r2, [pc, #20]	@ (80081cc <SystemInit+0x20>)
 80081b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80081bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80081c0:	bf00      	nop
 80081c2:	46bd      	mov	sp, r7
 80081c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c8:	4770      	bx	lr
 80081ca:	bf00      	nop
 80081cc:	e000ed00 	.word	0xe000ed00

080081d0 <disk_status>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b084      	sub	sp, #16
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	4603      	mov	r3, r0
 80081d8:	71fb      	strb	r3, [r7, #7]
	DSTATUS stat;

	switch (pdrv) {
 80081da:	79fb      	ldrb	r3, [r7, #7]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d002      	beq.n	80081e6 <disk_status+0x16>
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	d00c      	beq.n	80081fe <disk_status+0x2e>
 80081e4:	e017      	b.n	8008216 <disk_status+0x46>
	case DEV_RAM :

		if(!psram_is_initialized())
 80081e6:	f7ff fa9b 	bl	8007720 <psram_is_initialized>
 80081ea:	4603      	mov	r3, r0
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d102      	bne.n	80081f6 <disk_status+0x26>
		{
			stat = STA_NOINIT;
 80081f0:	2301      	movs	r3, #1
 80081f2:	73fb      	strb	r3, [r7, #15]
 80081f4:	e001      	b.n	80081fa <disk_status+0x2a>
		}else{
			stat = 0;
 80081f6:	2300      	movs	r3, #0
 80081f8:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 80081fa:	7bfb      	ldrb	r3, [r7, #15]
 80081fc:	e00c      	b.n	8008218 <disk_status+0x48>

	case DEV_MMC :

		if(!extflash_is_initialized())
 80081fe:	f7fa ffcd 	bl	800319c <extflash_is_initialized>
 8008202:	4603      	mov	r3, r0
 8008204:	2b00      	cmp	r3, #0
 8008206:	d102      	bne.n	800820e <disk_status+0x3e>
		{
			stat = STA_NOINIT;
 8008208:	2301      	movs	r3, #1
 800820a:	73fb      	strb	r3, [r7, #15]
 800820c:	e001      	b.n	8008212 <disk_status+0x42>
		}else{
			stat = 0;
 800820e:	2300      	movs	r3, #0
 8008210:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 8008212:	7bfb      	ldrb	r3, [r7, #15]
 8008214:	e000      	b.n	8008218 <disk_status+0x48>

	}
	return STA_NOINIT;
 8008216:	2301      	movs	r3, #1
}
 8008218:	4618      	mov	r0, r3
 800821a:	3710      	adds	r7, #16
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}

08008220 <disk_initialize>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b084      	sub	sp, #16
 8008224:	af00      	add	r7, sp, #0
 8008226:	4603      	mov	r3, r0
 8008228:	71fb      	strb	r3, [r7, #7]
	DSTATUS stat;
	switch (pdrv) {
 800822a:	79fb      	ldrb	r3, [r7, #7]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d002      	beq.n	8008236 <disk_initialize+0x16>
 8008230:	2b01      	cmp	r3, #1
 8008232:	d00c      	beq.n	800824e <disk_initialize+0x2e>
 8008234:	e017      	b.n	8008266 <disk_initialize+0x46>
	case DEV_RAM :

		if(psram_init() < 0)
 8008236:	f7ff faa1 	bl	800777c <psram_init>
 800823a:	4603      	mov	r3, r0
 800823c:	2b00      	cmp	r3, #0
 800823e:	da02      	bge.n	8008246 <disk_initialize+0x26>
		{
			stat = STA_NODISK;
 8008240:	2302      	movs	r3, #2
 8008242:	73fb      	strb	r3, [r7, #15]
 8008244:	e001      	b.n	800824a <disk_initialize+0x2a>
		}else{
			stat = 0;
 8008246:	2300      	movs	r3, #0
 8008248:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 800824a:	7bfb      	ldrb	r3, [r7, #15]
 800824c:	e00c      	b.n	8008268 <disk_initialize+0x48>

	case DEV_MMC :

		if(extflash_init() < 0)
 800824e:	f7fa ffb1 	bl	80031b4 <extflash_init>
 8008252:	4603      	mov	r3, r0
 8008254:	2b00      	cmp	r3, #0
 8008256:	da02      	bge.n	800825e <disk_initialize+0x3e>
		{
			stat = STA_NODISK;
 8008258:	2302      	movs	r3, #2
 800825a:	73fb      	strb	r3, [r7, #15]
 800825c:	e001      	b.n	8008262 <disk_initialize+0x42>
		}else{
			stat = 0;
 800825e:	2300      	movs	r3, #0
 8008260:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 8008262:	7bfb      	ldrb	r3, [r7, #15]
 8008264:	e000      	b.n	8008268 <disk_initialize+0x48>

	}
	return STA_NOINIT;
 8008266:	2301      	movs	r3, #1
}
 8008268:	4618      	mov	r0, r3
 800826a:	3710      	adds	r7, #16
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}

08008270 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	LBA_t sector,	/* Start sector in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b086      	sub	sp, #24
 8008274:	af00      	add	r7, sp, #0
 8008276:	60b9      	str	r1, [r7, #8]
 8008278:	607a      	str	r2, [r7, #4]
 800827a:	603b      	str	r3, [r7, #0]
 800827c:	4603      	mov	r3, r0
 800827e:	73fb      	strb	r3, [r7, #15]
	DRESULT res;
	int result;

	switch (pdrv) {
 8008280:	7bfb      	ldrb	r3, [r7, #15]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d002      	beq.n	800828c <disk_read+0x1c>
 8008286:	2b01      	cmp	r3, #1
 8008288:	d010      	beq.n	80082ac <disk_read+0x3c>
 800828a:	e01e      	b.n	80082ca <disk_read+0x5a>
	case DEV_RAM :

		if(psram_sector_read_write(0, sector, count, buff) < 0)
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	683a      	ldr	r2, [r7, #0]
 8008290:	6879      	ldr	r1, [r7, #4]
 8008292:	2000      	movs	r0, #0
 8008294:	f7ff f94a 	bl	800752c <psram_sector_read_write>
 8008298:	4603      	mov	r3, r0
 800829a:	2b00      	cmp	r3, #0
 800829c:	da02      	bge.n	80082a4 <disk_read+0x34>
		{
			res = RES_ERROR;
 800829e:	2301      	movs	r3, #1
 80082a0:	75fb      	strb	r3, [r7, #23]
 80082a2:	e001      	b.n	80082a8 <disk_read+0x38>
		}else{

			res = 0;
 80082a4:	2300      	movs	r3, #0
 80082a6:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 80082a8:	7dfb      	ldrb	r3, [r7, #23]
 80082aa:	e00f      	b.n	80082cc <disk_read+0x5c>

	case DEV_MMC :

		if(extflash_sector_read(sector, count, buff) < 0)
 80082ac:	68ba      	ldr	r2, [r7, #8]
 80082ae:	6839      	ldr	r1, [r7, #0]
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f7fa fe57 	bl	8002f64 <extflash_sector_read>
 80082b6:	4603      	mov	r3, r0
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	da02      	bge.n	80082c2 <disk_read+0x52>
		{
			res = RES_ERROR;
 80082bc:	2301      	movs	r3, #1
 80082be:	75fb      	strb	r3, [r7, #23]
 80082c0:	e001      	b.n	80082c6 <disk_read+0x56>
		}else{

			res = 0;
 80082c2:	2300      	movs	r3, #0
 80082c4:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 80082c6:	7dfb      	ldrb	r3, [r7, #23]
 80082c8:	e000      	b.n	80082cc <disk_read+0x5c>

	}

	return RES_PARERR;
 80082ca:	2304      	movs	r3, #4
}
 80082cc:	4618      	mov	r0, r3
 80082ce:	3718      	adds	r7, #24
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}

080082d4 <disk_write>:
	BYTE pdrv,			/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	LBA_t sector,		/* Start sector in LBA */
	UINT count			/* Number of sectors to write */
)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b086      	sub	sp, #24
 80082d8:	af00      	add	r7, sp, #0
 80082da:	60b9      	str	r1, [r7, #8]
 80082dc:	607a      	str	r2, [r7, #4]
 80082de:	603b      	str	r3, [r7, #0]
 80082e0:	4603      	mov	r3, r0
 80082e2:	73fb      	strb	r3, [r7, #15]
	DRESULT res = RES_ERROR;
 80082e4:	2301      	movs	r3, #1
 80082e6:	75fb      	strb	r3, [r7, #23]

	switch (pdrv) {
 80082e8:	7bfb      	ldrb	r3, [r7, #15]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d002      	beq.n	80082f4 <disk_write+0x20>
 80082ee:	2b01      	cmp	r3, #1
 80082f0:	d010      	beq.n	8008314 <disk_write+0x40>
 80082f2:	e01e      	b.n	8008332 <disk_write+0x5e>
	case DEV_RAM :

		if(psram_sector_read_write(1, sector, count, (const uint8_t *)buff) < 0)
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	683a      	ldr	r2, [r7, #0]
 80082f8:	6879      	ldr	r1, [r7, #4]
 80082fa:	2001      	movs	r0, #1
 80082fc:	f7ff f916 	bl	800752c <psram_sector_read_write>
 8008300:	4603      	mov	r3, r0
 8008302:	2b00      	cmp	r3, #0
 8008304:	da02      	bge.n	800830c <disk_write+0x38>
		{
			res = RES_ERROR;
 8008306:	2301      	movs	r3, #1
 8008308:	75fb      	strb	r3, [r7, #23]
 800830a:	e001      	b.n	8008310 <disk_write+0x3c>
		}else{

			res = 0;
 800830c:	2300      	movs	r3, #0
 800830e:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 8008310:	7dfb      	ldrb	r3, [r7, #23]
 8008312:	e00f      	b.n	8008334 <disk_write+0x60>

	case DEV_MMC :

		if(extflash_sector_write(sector, count, buff) < 0)
 8008314:	68ba      	ldr	r2, [r7, #8]
 8008316:	6839      	ldr	r1, [r7, #0]
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f7fa feb8 	bl	800308e <extflash_sector_write>
 800831e:	4603      	mov	r3, r0
 8008320:	2b00      	cmp	r3, #0
 8008322:	da02      	bge.n	800832a <disk_write+0x56>
		{
			res = RES_ERROR;
 8008324:	2301      	movs	r3, #1
 8008326:	75fb      	strb	r3, [r7, #23]
 8008328:	e001      	b.n	800832e <disk_write+0x5a>
		}else{

			res = 0;
 800832a:	2300      	movs	r3, #0
 800832c:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 800832e:	7dfb      	ldrb	r3, [r7, #23]
 8008330:	e000      	b.n	8008334 <disk_write+0x60>

	}

	return RES_PARERR;
 8008332:	2304      	movs	r3, #4
}
 8008334:	4618      	mov	r0, r3
 8008336:	3718      	adds	r7, #24
 8008338:	46bd      	mov	sp, r7
 800833a:	bd80      	pop	{r7, pc}

0800833c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b084      	sub	sp, #16
 8008340:	af00      	add	r7, sp, #0
 8008342:	4603      	mov	r3, r0
 8008344:	603a      	str	r2, [r7, #0]
 8008346:	71fb      	strb	r3, [r7, #7]
 8008348:	460b      	mov	r3, r1
 800834a:	71bb      	strb	r3, [r7, #6]
	DRESULT res = RES_PARERR;
 800834c:	2304      	movs	r3, #4
 800834e:	73fb      	strb	r3, [r7, #15]

	switch (pdrv) {
 8008350:	79fb      	ldrb	r3, [r7, #7]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d002      	beq.n	800835c <disk_ioctl+0x20>
 8008356:	2b01      	cmp	r3, #1
 8008358:	d036      	beq.n	80083c8 <disk_ioctl+0x8c>
 800835a:	e06b      	b.n	8008434 <disk_ioctl+0xf8>
	case DEV_RAM :

		if(!psram_is_initialized())return RES_NOTRDY;
 800835c:	f7ff f9e0 	bl	8007720 <psram_is_initialized>
 8008360:	4603      	mov	r3, r0
 8008362:	2b00      	cmp	r3, #0
 8008364:	d101      	bne.n	800836a <disk_ioctl+0x2e>
 8008366:	2303      	movs	r3, #3
 8008368:	e065      	b.n	8008436 <disk_ioctl+0xfa>

		switch(cmd)
 800836a:	79bb      	ldrb	r3, [r7, #6]
 800836c:	2b04      	cmp	r3, #4
 800836e:	d826      	bhi.n	80083be <disk_ioctl+0x82>
 8008370:	a201      	add	r2, pc, #4	@ (adr r2, 8008378 <disk_ioctl+0x3c>)
 8008372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008376:	bf00      	nop
 8008378:	080083b9 	.word	0x080083b9
 800837c:	0800838d 	.word	0x0800838d
 8008380:	0800839d 	.word	0x0800839d
 8008384:	080083ad 	.word	0x080083ad
 8008388:	080083b9 	.word	0x080083b9
		{
			case GET_SECTOR_COUNT:

				*((uint32_t *)buff) = psram_get_sector_count();
 800838c:	f7ff f9de 	bl	800774c <psram_get_sector_count>
 8008390:	4602      	mov	r2, r0
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	601a      	str	r2, [r3, #0]
				res = 0;
 8008396:	2300      	movs	r3, #0
 8008398:	73fb      	strb	r3, [r7, #15]
				break;
 800839a:	e013      	b.n	80083c4 <disk_ioctl+0x88>

			case GET_SECTOR_SIZE:

				*((uint32_t *)buff) = psram_get_sector_size();
 800839c:	f7ff f9cc 	bl	8007738 <psram_get_sector_size>
 80083a0:	4602      	mov	r2, r0
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	601a      	str	r2, [r3, #0]
				res = 0;
 80083a6:	2300      	movs	r3, #0
 80083a8:	73fb      	strb	r3, [r7, #15]
				break;
 80083aa:	e00b      	b.n	80083c4 <disk_ioctl+0x88>

			case GET_BLOCK_SIZE:

				*((uint32_t *)buff) = 1; //Default
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	2201      	movs	r2, #1
 80083b0:	601a      	str	r2, [r3, #0]
				res = 0;
 80083b2:	2300      	movs	r3, #0
 80083b4:	73fb      	strb	r3, [r7, #15]
				break;
 80083b6:	e005      	b.n	80083c4 <disk_ioctl+0x88>

			case CTRL_TRIM:
			case CTRL_SYNC:

				res = 0;
 80083b8:	2300      	movs	r3, #0
 80083ba:	73fb      	strb	r3, [r7, #15]
				break;
 80083bc:	e002      	b.n	80083c4 <disk_ioctl+0x88>

			default:
				res = RES_PARERR;
 80083be:	2304      	movs	r3, #4
 80083c0:	73fb      	strb	r3, [r7, #15]
				break;
 80083c2:	bf00      	nop
		}

		return res;
 80083c4:	7bfb      	ldrb	r3, [r7, #15]
 80083c6:	e036      	b.n	8008436 <disk_ioctl+0xfa>

	case DEV_MMC :

		if(!extflash_is_initialized())return RES_NOTRDY;
 80083c8:	f7fa fee8 	bl	800319c <extflash_is_initialized>
 80083cc:	4603      	mov	r3, r0
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d101      	bne.n	80083d6 <disk_ioctl+0x9a>
 80083d2:	2303      	movs	r3, #3
 80083d4:	e02f      	b.n	8008436 <disk_ioctl+0xfa>

		switch(cmd)
 80083d6:	79bb      	ldrb	r3, [r7, #6]
 80083d8:	2b04      	cmp	r3, #4
 80083da:	d826      	bhi.n	800842a <disk_ioctl+0xee>
 80083dc:	a201      	add	r2, pc, #4	@ (adr r2, 80083e4 <disk_ioctl+0xa8>)
 80083de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083e2:	bf00      	nop
 80083e4:	08008425 	.word	0x08008425
 80083e8:	080083f9 	.word	0x080083f9
 80083ec:	08008409 	.word	0x08008409
 80083f0:	08008419 	.word	0x08008419
 80083f4:	08008425 	.word	0x08008425
		{
			case GET_SECTOR_COUNT:

				*((uint32_t *)buff) = extflash_get_sector_count();
 80083f8:	f7fa fec4 	bl	8003184 <extflash_get_sector_count>
 80083fc:	4602      	mov	r2, r0
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	601a      	str	r2, [r3, #0]
				res = 0;
 8008402:	2300      	movs	r3, #0
 8008404:	73fb      	strb	r3, [r7, #15]
				break;
 8008406:	e013      	b.n	8008430 <disk_ioctl+0xf4>

			case GET_SECTOR_SIZE:

				*((uint32_t *)buff) = extflash_get_sector_size();
 8008408:	f7fa feb3 	bl	8003172 <extflash_get_sector_size>
 800840c:	4602      	mov	r2, r0
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	601a      	str	r2, [r3, #0]
				res = 0;
 8008412:	2300      	movs	r3, #0
 8008414:	73fb      	strb	r3, [r7, #15]
				break;
 8008416:	e00b      	b.n	8008430 <disk_ioctl+0xf4>

			case GET_BLOCK_SIZE:

				*((uint32_t *)buff) = 1; //Default
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	2201      	movs	r2, #1
 800841c:	601a      	str	r2, [r3, #0]
				res = 0;
 800841e:	2300      	movs	r3, #0
 8008420:	73fb      	strb	r3, [r7, #15]
				break;
 8008422:	e005      	b.n	8008430 <disk_ioctl+0xf4>

			case CTRL_TRIM:
			case CTRL_SYNC:

				res = 0;
 8008424:	2300      	movs	r3, #0
 8008426:	73fb      	strb	r3, [r7, #15]
				break;
 8008428:	e002      	b.n	8008430 <disk_ioctl+0xf4>

			default:
				res = RES_PARERR;
 800842a:	2304      	movs	r3, #4
 800842c:	73fb      	strb	r3, [r7, #15]
				break;
 800842e:	bf00      	nop
		}

		return res;
 8008430:	7bfb      	ldrb	r3, [r7, #15]
 8008432:	e000      	b.n	8008436 <disk_ioctl+0xfa>

	}

	return RES_PARERR;
 8008434:	2304      	movs	r3, #4
}
 8008436:	4618      	mov	r0, r3
 8008438:	3710      	adds	r7, #16
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
 800843e:	bf00      	nop

08008440 <ld_word>:
/*-----------------------------------------------------------------------*/
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008440:	b480      	push	{r7}
 8008442:	b085      	sub	sp, #20
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	3301      	adds	r3, #1
 800844c:	781b      	ldrb	r3, [r3, #0]
 800844e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008450:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008454:	021b      	lsls	r3, r3, #8
 8008456:	b21a      	sxth	r2, r3
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	781b      	ldrb	r3, [r3, #0]
 800845c:	b21b      	sxth	r3, r3
 800845e:	4313      	orrs	r3, r2
 8008460:	b21b      	sxth	r3, r3
 8008462:	81fb      	strh	r3, [r7, #14]
	return rv;
 8008464:	89fb      	ldrh	r3, [r7, #14]
}
 8008466:	4618      	mov	r0, r3
 8008468:	3714      	adds	r7, #20
 800846a:	46bd      	mov	sp, r7
 800846c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008470:	4770      	bx	lr

08008472 <ld_dword>:

static DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008472:	b480      	push	{r7}
 8008474:	b085      	sub	sp, #20
 8008476:	af00      	add	r7, sp, #0
 8008478:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	3303      	adds	r3, #3
 800847e:	781b      	ldrb	r3, [r3, #0]
 8008480:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	021b      	lsls	r3, r3, #8
 8008486:	687a      	ldr	r2, [r7, #4]
 8008488:	3202      	adds	r2, #2
 800848a:	7812      	ldrb	r2, [r2, #0]
 800848c:	4313      	orrs	r3, r2
 800848e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	021b      	lsls	r3, r3, #8
 8008494:	687a      	ldr	r2, [r7, #4]
 8008496:	3201      	adds	r2, #1
 8008498:	7812      	ldrb	r2, [r2, #0]
 800849a:	4313      	orrs	r3, r2
 800849c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	021b      	lsls	r3, r3, #8
 80084a2:	687a      	ldr	r2, [r7, #4]
 80084a4:	7812      	ldrb	r2, [r2, #0]
 80084a6:	4313      	orrs	r3, r2
 80084a8:	60fb      	str	r3, [r7, #12]
	return rv;
 80084aa:	68fb      	ldr	r3, [r7, #12]
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	3714      	adds	r7, #20
 80084b0:	46bd      	mov	sp, r7
 80084b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b6:	4770      	bx	lr

080084b8 <st_word>:
}
#endif

#if !FF_FS_READONLY
static void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80084b8:	b480      	push	{r7}
 80084ba:	b083      	sub	sp, #12
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
 80084c0:	460b      	mov	r3, r1
 80084c2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	1c5a      	adds	r2, r3, #1
 80084c8:	607a      	str	r2, [r7, #4]
 80084ca:	887a      	ldrh	r2, [r7, #2]
 80084cc:	b2d2      	uxtb	r2, r2
 80084ce:	701a      	strb	r2, [r3, #0]
 80084d0:	887b      	ldrh	r3, [r7, #2]
 80084d2:	0a1b      	lsrs	r3, r3, #8
 80084d4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	1c5a      	adds	r2, r3, #1
 80084da:	607a      	str	r2, [r7, #4]
 80084dc:	887a      	ldrh	r2, [r7, #2]
 80084de:	b2d2      	uxtb	r2, r2
 80084e0:	701a      	strb	r2, [r3, #0]
}
 80084e2:	bf00      	nop
 80084e4:	370c      	adds	r7, #12
 80084e6:	46bd      	mov	sp, r7
 80084e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ec:	4770      	bx	lr

080084ee <st_dword>:

static void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80084ee:	b480      	push	{r7}
 80084f0:	b083      	sub	sp, #12
 80084f2:	af00      	add	r7, sp, #0
 80084f4:	6078      	str	r0, [r7, #4]
 80084f6:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	1c5a      	adds	r2, r3, #1
 80084fc:	607a      	str	r2, [r7, #4]
 80084fe:	683a      	ldr	r2, [r7, #0]
 8008500:	b2d2      	uxtb	r2, r2
 8008502:	701a      	strb	r2, [r3, #0]
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	0a1b      	lsrs	r3, r3, #8
 8008508:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	1c5a      	adds	r2, r3, #1
 800850e:	607a      	str	r2, [r7, #4]
 8008510:	683a      	ldr	r2, [r7, #0]
 8008512:	b2d2      	uxtb	r2, r2
 8008514:	701a      	strb	r2, [r3, #0]
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	0a1b      	lsrs	r3, r3, #8
 800851a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	1c5a      	adds	r2, r3, #1
 8008520:	607a      	str	r2, [r7, #4]
 8008522:	683a      	ldr	r2, [r7, #0]
 8008524:	b2d2      	uxtb	r2, r2
 8008526:	701a      	strb	r2, [r3, #0]
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	0a1b      	lsrs	r3, r3, #8
 800852c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	1c5a      	adds	r2, r3, #1
 8008532:	607a      	str	r2, [r7, #4]
 8008534:	683a      	ldr	r2, [r7, #0]
 8008536:	b2d2      	uxtb	r2, r2
 8008538:	701a      	strb	r2, [r3, #0]
}
 800853a:	bf00      	nop
 800853c:	370c      	adds	r7, #12
 800853e:	46bd      	mov	sp, r7
 8008540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008544:	4770      	bx	lr

08008546 <dbc_1st>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Test if the byte is DBC 1st byte */
static int dbc_1st (BYTE c)
{
 8008546:	b480      	push	{r7}
 8008548:	b083      	sub	sp, #12
 800854a:	af00      	add	r7, sp, #0
 800854c:	4603      	mov	r3, r0
 800854e:	71fb      	strb	r3, [r7, #7]
	if (c >= DbcTbl[0]) {
		if (c <= DbcTbl[1]) return 1;
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
 8008550:	79fb      	ldrb	r3, [r7, #7]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d001      	beq.n	800855a <dbc_1st+0x14>
 8008556:	2300      	movs	r3, #0
 8008558:	e000      	b.n	800855c <dbc_1st+0x16>
#endif
	return 0;
 800855a:	2300      	movs	r3, #0
}
 800855c:	4618      	mov	r0, r3
 800855e:	370c      	adds	r7, #12
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr

08008568 <dbc_2nd>:


/* Test if the byte is DBC 2nd byte */
static int dbc_2nd (BYTE c)
{
 8008568:	b480      	push	{r7}
 800856a:	b083      	sub	sp, #12
 800856c:	af00      	add	r7, sp, #0
 800856e:	4603      	mov	r3, r0
 8008570:	71fb      	strb	r3, [r7, #7]
		if (c <= DbcTbl[5]) return 1;
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
 8008572:	79fb      	ldrb	r3, [r7, #7]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d001      	beq.n	800857c <dbc_2nd+0x14>
 8008578:	2300      	movs	r3, #0
 800857a:	e000      	b.n	800857e <dbc_2nd+0x16>
#endif
	return 0;
 800857c:	2300      	movs	r3, #0
}
 800857e:	4618      	mov	r0, r3
 8008580:	370c      	adds	r7, #12
 8008582:	46bd      	mov	sp, r7
 8008584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008588:	4770      	bx	lr

0800858a <sync_window>:
/*-----------------------------------------------------------------------*/
#if !FF_FS_READONLY
static FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs			/* Filesystem object */
)
{
 800858a:	b580      	push	{r7, lr}
 800858c:	b084      	sub	sp, #16
 800858e:	af00      	add	r7, sp, #0
 8008590:	6078      	str	r0, [r7, #4]
	FRESULT res = FR_OK;
 8008592:	2300      	movs	r3, #0
 8008594:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Is the disk access window dirty? */
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	791b      	ldrb	r3, [r3, #4]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d02c      	beq.n	80085f8 <sync_window+0x6e>
		if (disk_write(fs->pdrv, fs->win, fs->winsect, 1) == RES_OK) {	/* Write it back into the volume */
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	7858      	ldrb	r0, [r3, #1]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80085ac:	2301      	movs	r3, #1
 80085ae:	f7ff fe91 	bl	80082d4 <disk_write>
 80085b2:	4603      	mov	r3, r0
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d11d      	bne.n	80085f4 <sync_window+0x6a>
			fs->wflag = 0;	/* Clear window dirty flag */
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2200      	movs	r2, #0
 80085bc:	711a      	strb	r2, [r3, #4]
			if (fs->winsect - fs->fatbase < fs->fsize) {	/* Is it in the 1st FAT? */
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085c6:	1ad2      	subs	r2, r2, r3
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	69db      	ldr	r3, [r3, #28]
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d213      	bcs.n	80085f8 <sync_window+0x6e>
				if (fs->n_fats == 2) disk_write(fs->pdrv, fs->win, fs->winsect + fs->fsize, 1);	/* Reflect it to 2nd FAT if needed */
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	78db      	ldrb	r3, [r3, #3]
 80085d4:	2b02      	cmp	r3, #2
 80085d6:	d10f      	bne.n	80085f8 <sync_window+0x6e>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	7858      	ldrb	r0, [r3, #1]
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	69db      	ldr	r3, [r3, #28]
 80085ea:	441a      	add	r2, r3
 80085ec:	2301      	movs	r3, #1
 80085ee:	f7ff fe71 	bl	80082d4 <disk_write>
 80085f2:	e001      	b.n	80085f8 <sync_window+0x6e>
			}
		} else {
			res = FR_DISK_ERR;
 80085f4:	2301      	movs	r3, #1
 80085f6:	73fb      	strb	r3, [r7, #15]
		}
	}
	return res;
 80085f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	3710      	adds	r7, #16
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}

08008602 <move_window>:

static FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs,		/* Filesystem object */
	LBA_t sect		/* Sector LBA to make appearance in the fs->win[] */
)
{
 8008602:	b580      	push	{r7, lr}
 8008604:	b084      	sub	sp, #16
 8008606:	af00      	add	r7, sp, #0
 8008608:	6078      	str	r0, [r7, #4]
 800860a:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800860c:	2300      	movs	r3, #0
 800860e:	73fb      	strb	r3, [r7, #15]


	if (sect != fs->winsect) {	/* Window offset changed? */
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008614:	683a      	ldr	r2, [r7, #0]
 8008616:	429a      	cmp	r2, r3
 8008618:	d01b      	beq.n	8008652 <move_window+0x50>
#if !FF_FS_READONLY
		res = sync_window(fs);		/* Flush the window */
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f7ff ffb5 	bl	800858a <sync_window>
 8008620:	4603      	mov	r3, r0
 8008622:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008624:	7bfb      	ldrb	r3, [r7, #15]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d113      	bne.n	8008652 <move_window+0x50>
			if (disk_read(fs->pdrv, fs->win, sect, 1) != RES_OK) {
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	7858      	ldrb	r0, [r3, #1]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8008634:	2301      	movs	r3, #1
 8008636:	683a      	ldr	r2, [r7, #0]
 8008638:	f7ff fe1a 	bl	8008270 <disk_read>
 800863c:	4603      	mov	r3, r0
 800863e:	2b00      	cmp	r3, #0
 8008640:	d004      	beq.n	800864c <move_window+0x4a>
				sect = (LBA_t)0 - 1;	/* Invalidate window if read data is not valid */
 8008642:	f04f 33ff 	mov.w	r3, #4294967295
 8008646:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008648:	2301      	movs	r3, #1
 800864a:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sect;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	683a      	ldr	r2, [r7, #0]
 8008650:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8008652:	7bfb      	ldrb	r3, [r7, #15]
}
 8008654:	4618      	mov	r0, r3
 8008656:	3710      	adds	r7, #16
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <sync_fs>:
/*-----------------------------------------------------------------------*/

static FRESULT sync_fs (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs		/* Filesystem object */
)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b084      	sub	sp, #16
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f7ff ff90 	bl	800858a <sync_window>
 800866a:	4603      	mov	r3, r0
 800866c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800866e:	7bfb      	ldrb	r3, [r7, #15]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d158      	bne.n	8008726 <sync_fs+0xca>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {	/* FAT32: Update FSInfo sector if needed */
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	781b      	ldrb	r3, [r3, #0]
 8008678:	2b03      	cmp	r3, #3
 800867a:	d148      	bne.n	800870e <sync_fs+0xb2>
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	795b      	ldrb	r3, [r3, #5]
 8008680:	2b01      	cmp	r3, #1
 8008682:	d144      	bne.n	800870e <sync_fs+0xb2>
			/* Create FSInfo structure */
			memset(fs->win, 0, sizeof fs->win);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	3334      	adds	r3, #52	@ 0x34
 8008688:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800868c:	2100      	movs	r1, #0
 800868e:	4618      	mov	r0, r3
 8008690:	f00d ff8a 	bl	80165a8 <memset>
			st_word(fs->win + BS_55AA, 0xAA55);					/* Boot signature */
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	3334      	adds	r3, #52	@ 0x34
 8008698:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800869c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80086a0:	4618      	mov	r0, r3
 80086a2:	f7ff ff09 	bl	80084b8 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);		/* Leading signature */
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	3334      	adds	r3, #52	@ 0x34
 80086aa:	4921      	ldr	r1, [pc, #132]	@ (8008730 <sync_fs+0xd4>)
 80086ac:	4618      	mov	r0, r3
 80086ae:	f7ff ff1e 	bl	80084ee <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);		/* Structure signature */
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	3334      	adds	r3, #52	@ 0x34
 80086b6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80086ba:	491e      	ldr	r1, [pc, #120]	@ (8008734 <sync_fs+0xd8>)
 80086bc:	4618      	mov	r0, r3
 80086be:	f7ff ff16 	bl	80084ee <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);	/* Number of free clusters */
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	3334      	adds	r3, #52	@ 0x34
 80086c6:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	695b      	ldr	r3, [r3, #20]
 80086ce:	4619      	mov	r1, r3
 80086d0:	4610      	mov	r0, r2
 80086d2:	f7ff ff0c 	bl	80084ee <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);	/* Last allocated culuster */
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	3334      	adds	r3, #52	@ 0x34
 80086da:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	691b      	ldr	r3, [r3, #16]
 80086e2:	4619      	mov	r1, r3
 80086e4:	4610      	mov	r0, r2
 80086e6:	f7ff ff02 	bl	80084ee <st_dword>
			fs->winsect = fs->volbase + 1;						/* Write it into the FSInfo sector (Next to VBR) */
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6a1b      	ldr	r3, [r3, #32]
 80086ee:	1c5a      	adds	r2, r3, #1
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->pdrv, fs->win, fs->winsect, 1);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	7858      	ldrb	r0, [r3, #1]
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008702:	2301      	movs	r3, #1
 8008704:	f7ff fde6 	bl	80082d4 <disk_write>
			fs->fsi_flag = 0;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2200      	movs	r2, #0
 800870c:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the lower layer */
		if (disk_ioctl(fs->pdrv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	785b      	ldrb	r3, [r3, #1]
 8008712:	2200      	movs	r2, #0
 8008714:	2100      	movs	r1, #0
 8008716:	4618      	mov	r0, r3
 8008718:	f7ff fe10 	bl	800833c <disk_ioctl>
 800871c:	4603      	mov	r3, r0
 800871e:	2b00      	cmp	r3, #0
 8008720:	d001      	beq.n	8008726 <sync_fs+0xca>
 8008722:	2301      	movs	r3, #1
 8008724:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008726:	7bfb      	ldrb	r3, [r7, #15]
}
 8008728:	4618      	mov	r0, r3
 800872a:	3710      	adds	r7, #16
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}
 8008730:	41615252 	.word	0x41615252
 8008734:	61417272 	.word	0x61417272

08008738 <clst2sect>:

static LBA_t clst2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* Filesystem object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008738:	b480      	push	{r7}
 800873a:	b083      	sub	sp, #12
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
 8008740:	6039      	str	r1, [r7, #0]
	clst -= 2;		/* Cluster number is origin from 2 */
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	3b02      	subs	r3, #2
 8008746:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Is it invalid cluster number? */
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	699b      	ldr	r3, [r3, #24]
 800874c:	3b02      	subs	r3, #2
 800874e:	683a      	ldr	r2, [r7, #0]
 8008750:	429a      	cmp	r2, r3
 8008752:	d301      	bcc.n	8008758 <clst2sect+0x20>
 8008754:	2300      	movs	r3, #0
 8008756:	e008      	b.n	800876a <clst2sect+0x32>
	return fs->database + (LBA_t)fs->csize * clst;	/* Start sector number of the cluster */
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	895b      	ldrh	r3, [r3, #10]
 8008760:	4619      	mov	r1, r3
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	fb01 f303 	mul.w	r3, r1, r3
 8008768:	4413      	add	r3, r2
}
 800876a:	4618      	mov	r0, r3
 800876c:	370c      	adds	r7, #12
 800876e:	46bd      	mov	sp, r7
 8008770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008774:	4770      	bx	lr

08008776 <get_fat>:

static DWORD get_fat (		/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	FFOBJID* obj,	/* Corresponding object */
	DWORD clst		/* Cluster number to get the value */
)
{
 8008776:	b580      	push	{r7, lr}
 8008778:	b086      	sub	sp, #24
 800877a:	af00      	add	r7, sp, #0
 800877c:	6078      	str	r0, [r7, #4]
 800877e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	2b01      	cmp	r3, #1
 800878a:	d904      	bls.n	8008796 <get_fat+0x20>
 800878c:	693b      	ldr	r3, [r7, #16]
 800878e:	699b      	ldr	r3, [r3, #24]
 8008790:	683a      	ldr	r2, [r7, #0]
 8008792:	429a      	cmp	r2, r3
 8008794:	d302      	bcc.n	800879c <get_fat+0x26>
		val = 1;	/* Internal error */
 8008796:	2301      	movs	r3, #1
 8008798:	617b      	str	r3, [r7, #20]
 800879a:	e0ba      	b.n	8008912 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800879c:	f04f 33ff 	mov.w	r3, #4294967295
 80087a0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	2b03      	cmp	r3, #3
 80087a8:	f000 8082 	beq.w	80088b0 <get_fat+0x13a>
 80087ac:	2b03      	cmp	r3, #3
 80087ae:	f300 80a6 	bgt.w	80088fe <get_fat+0x188>
 80087b2:	2b01      	cmp	r3, #1
 80087b4:	d002      	beq.n	80087bc <get_fat+0x46>
 80087b6:	2b02      	cmp	r3, #2
 80087b8:	d055      	beq.n	8008866 <get_fat+0xf0>
 80087ba:	e0a0      	b.n	80088fe <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	60fb      	str	r3, [r7, #12]
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	085b      	lsrs	r3, r3, #1
 80087c4:	68fa      	ldr	r2, [r7, #12]
 80087c6:	4413      	add	r3, r2
 80087c8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80087ca:	693b      	ldr	r3, [r7, #16]
 80087cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	899b      	ldrh	r3, [r3, #12]
 80087d2:	4619      	mov	r1, r3
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80087da:	4413      	add	r3, r2
 80087dc:	4619      	mov	r1, r3
 80087de:	6938      	ldr	r0, [r7, #16]
 80087e0:	f7ff ff0f 	bl	8008602 <move_window>
 80087e4:	4603      	mov	r3, r0
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	f040 808c 	bne.w	8008904 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];		/* Get 1st byte of the entry */
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	1c5a      	adds	r2, r3, #1
 80087f0:	60fa      	str	r2, [r7, #12]
 80087f2:	693a      	ldr	r2, [r7, #16]
 80087f4:	8992      	ldrh	r2, [r2, #12]
 80087f6:	fbb3 f1f2 	udiv	r1, r3, r2
 80087fa:	fb01 f202 	mul.w	r2, r1, r2
 80087fe:	1a9b      	subs	r3, r3, r2
 8008800:	693a      	ldr	r2, [r7, #16]
 8008802:	4413      	add	r3, r2
 8008804:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008808:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	899b      	ldrh	r3, [r3, #12]
 8008812:	4619      	mov	r1, r3
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	fbb3 f3f1 	udiv	r3, r3, r1
 800881a:	4413      	add	r3, r2
 800881c:	4619      	mov	r1, r3
 800881e:	6938      	ldr	r0, [r7, #16]
 8008820:	f7ff feef 	bl	8008602 <move_window>
 8008824:	4603      	mov	r3, r0
 8008826:	2b00      	cmp	r3, #0
 8008828:	d16e      	bne.n	8008908 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;	/* Merge 2nd byte of the entry */
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	899b      	ldrh	r3, [r3, #12]
 800882e:	461a      	mov	r2, r3
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	fbb3 f1f2 	udiv	r1, r3, r2
 8008836:	fb01 f202 	mul.w	r2, r1, r2
 800883a:	1a9b      	subs	r3, r3, r2
 800883c:	693a      	ldr	r2, [r7, #16]
 800883e:	4413      	add	r3, r2
 8008840:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008844:	021b      	lsls	r3, r3, #8
 8008846:	68ba      	ldr	r2, [r7, #8]
 8008848:	4313      	orrs	r3, r2
 800884a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);	/* Adjust bit position */
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	f003 0301 	and.w	r3, r3, #1
 8008852:	2b00      	cmp	r3, #0
 8008854:	d002      	beq.n	800885c <get_fat+0xe6>
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	091b      	lsrs	r3, r3, #4
 800885a:	e002      	b.n	8008862 <get_fat+0xec>
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008862:	617b      	str	r3, [r7, #20]
			break;
 8008864:	e055      	b.n	8008912 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	899b      	ldrh	r3, [r3, #12]
 800886e:	085b      	lsrs	r3, r3, #1
 8008870:	b29b      	uxth	r3, r3
 8008872:	4619      	mov	r1, r3
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	fbb3 f3f1 	udiv	r3, r3, r1
 800887a:	4413      	add	r3, r2
 800887c:	4619      	mov	r1, r3
 800887e:	6938      	ldr	r0, [r7, #16]
 8008880:	f7ff febf 	bl	8008602 <move_window>
 8008884:	4603      	mov	r3, r0
 8008886:	2b00      	cmp	r3, #0
 8008888:	d140      	bne.n	800890c <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));		/* Simple WORD array */
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	005b      	lsls	r3, r3, #1
 8008894:	693a      	ldr	r2, [r7, #16]
 8008896:	8992      	ldrh	r2, [r2, #12]
 8008898:	fbb3 f0f2 	udiv	r0, r3, r2
 800889c:	fb00 f202 	mul.w	r2, r0, r2
 80088a0:	1a9b      	subs	r3, r3, r2
 80088a2:	440b      	add	r3, r1
 80088a4:	4618      	mov	r0, r3
 80088a6:	f7ff fdcb 	bl	8008440 <ld_word>
 80088aa:	4603      	mov	r3, r0
 80088ac:	617b      	str	r3, [r7, #20]
			break;
 80088ae:	e030      	b.n	8008912 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	899b      	ldrh	r3, [r3, #12]
 80088b8:	089b      	lsrs	r3, r3, #2
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	4619      	mov	r1, r3
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	fbb3 f3f1 	udiv	r3, r3, r1
 80088c4:	4413      	add	r3, r2
 80088c6:	4619      	mov	r1, r3
 80088c8:	6938      	ldr	r0, [r7, #16]
 80088ca:	f7ff fe9a 	bl	8008602 <move_window>
 80088ce:	4603      	mov	r3, r0
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d11d      	bne.n	8008910 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;	/* Simple DWORD array but mask out upper 4 bits */
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	009b      	lsls	r3, r3, #2
 80088de:	693a      	ldr	r2, [r7, #16]
 80088e0:	8992      	ldrh	r2, [r2, #12]
 80088e2:	fbb3 f0f2 	udiv	r0, r3, r2
 80088e6:	fb00 f202 	mul.w	r2, r0, r2
 80088ea:	1a9b      	subs	r3, r3, r2
 80088ec:	440b      	add	r3, r1
 80088ee:	4618      	mov	r0, r3
 80088f0:	f7ff fdbf 	bl	8008472 <ld_dword>
 80088f4:	4603      	mov	r3, r0
 80088f6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80088fa:	617b      	str	r3, [r7, #20]
			break;
 80088fc:	e009      	b.n	8008912 <get_fat+0x19c>
			}
			val = 1;	/* Internal error */
			break;
#endif
		default:
			val = 1;	/* Internal error */
 80088fe:	2301      	movs	r3, #1
 8008900:	617b      	str	r3, [r7, #20]
 8008902:	e006      	b.n	8008912 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008904:	bf00      	nop
 8008906:	e004      	b.n	8008912 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008908:	bf00      	nop
 800890a:	e002      	b.n	8008912 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800890c:	bf00      	nop
 800890e:	e000      	b.n	8008912 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008910:	bf00      	nop
		}
	}

	return val;
 8008912:	697b      	ldr	r3, [r7, #20]
}
 8008914:	4618      	mov	r0, r3
 8008916:	3718      	adds	r7, #24
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}

0800891c <put_fat>:
static FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding filesystem object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800891c:	b590      	push	{r4, r7, lr}
 800891e:	b089      	sub	sp, #36	@ 0x24
 8008920:	af00      	add	r7, sp, #0
 8008922:	60f8      	str	r0, [r7, #12]
 8008924:	60b9      	str	r1, [r7, #8]
 8008926:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008928:	2302      	movs	r3, #2
 800892a:	77fb      	strb	r3, [r7, #31]


	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800892c:	68bb      	ldr	r3, [r7, #8]
 800892e:	2b01      	cmp	r3, #1
 8008930:	f240 8109 	bls.w	8008b46 <put_fat+0x22a>
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	699b      	ldr	r3, [r3, #24]
 8008938:	68ba      	ldr	r2, [r7, #8]
 800893a:	429a      	cmp	r2, r3
 800893c:	f080 8103 	bcs.w	8008b46 <put_fat+0x22a>
		switch (fs->fs_type) {
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	781b      	ldrb	r3, [r3, #0]
 8008944:	2b03      	cmp	r3, #3
 8008946:	f000 80b6 	beq.w	8008ab6 <put_fat+0x19a>
 800894a:	2b03      	cmp	r3, #3
 800894c:	f300 80fb 	bgt.w	8008b46 <put_fat+0x22a>
 8008950:	2b01      	cmp	r3, #1
 8008952:	d003      	beq.n	800895c <put_fat+0x40>
 8008954:	2b02      	cmp	r3, #2
 8008956:	f000 8083 	beq.w	8008a60 <put_fat+0x144>
 800895a:	e0f4      	b.n	8008b46 <put_fat+0x22a>
		case FS_FAT12:
			bc = (UINT)clst; bc += bc / 2;	/* bc: byte offset of the entry */
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	61bb      	str	r3, [r7, #24]
 8008960:	69bb      	ldr	r3, [r7, #24]
 8008962:	085b      	lsrs	r3, r3, #1
 8008964:	69ba      	ldr	r2, [r7, #24]
 8008966:	4413      	add	r3, r2
 8008968:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	899b      	ldrh	r3, [r3, #12]
 8008972:	4619      	mov	r1, r3
 8008974:	69bb      	ldr	r3, [r7, #24]
 8008976:	fbb3 f3f1 	udiv	r3, r3, r1
 800897a:	4413      	add	r3, r2
 800897c:	4619      	mov	r1, r3
 800897e:	68f8      	ldr	r0, [r7, #12]
 8008980:	f7ff fe3f 	bl	8008602 <move_window>
 8008984:	4603      	mov	r3, r0
 8008986:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008988:	7ffb      	ldrb	r3, [r7, #31]
 800898a:	2b00      	cmp	r3, #0
 800898c:	f040 80d4 	bne.w	8008b38 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8008996:	69bb      	ldr	r3, [r7, #24]
 8008998:	1c5a      	adds	r2, r3, #1
 800899a:	61ba      	str	r2, [r7, #24]
 800899c:	68fa      	ldr	r2, [r7, #12]
 800899e:	8992      	ldrh	r2, [r2, #12]
 80089a0:	fbb3 f0f2 	udiv	r0, r3, r2
 80089a4:	fb00 f202 	mul.w	r2, r0, r2
 80089a8:	1a9b      	subs	r3, r3, r2
 80089aa:	440b      	add	r3, r1
 80089ac:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;	/* Update 1st byte */
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	f003 0301 	and.w	r3, r3, #1
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d00d      	beq.n	80089d4 <put_fat+0xb8>
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	781b      	ldrb	r3, [r3, #0]
 80089bc:	b25b      	sxtb	r3, r3
 80089be:	f003 030f 	and.w	r3, r3, #15
 80089c2:	b25a      	sxtb	r2, r3
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	b25b      	sxtb	r3, r3
 80089c8:	011b      	lsls	r3, r3, #4
 80089ca:	b25b      	sxtb	r3, r3
 80089cc:	4313      	orrs	r3, r2
 80089ce:	b25b      	sxtb	r3, r3
 80089d0:	b2db      	uxtb	r3, r3
 80089d2:	e001      	b.n	80089d8 <put_fat+0xbc>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	b2db      	uxtb	r3, r3
 80089d8:	697a      	ldr	r2, [r7, #20]
 80089da:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2201      	movs	r2, #1
 80089e0:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	899b      	ldrh	r3, [r3, #12]
 80089ea:	4619      	mov	r1, r3
 80089ec:	69bb      	ldr	r3, [r7, #24]
 80089ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80089f2:	4413      	add	r3, r2
 80089f4:	4619      	mov	r1, r3
 80089f6:	68f8      	ldr	r0, [r7, #12]
 80089f8:	f7ff fe03 	bl	8008602 <move_window>
 80089fc:	4603      	mov	r3, r0
 80089fe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008a00:	7ffb      	ldrb	r3, [r7, #31]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	f040 809a 	bne.w	8008b3c <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	899b      	ldrh	r3, [r3, #12]
 8008a12:	461a      	mov	r2, r3
 8008a14:	69bb      	ldr	r3, [r7, #24]
 8008a16:	fbb3 f0f2 	udiv	r0, r3, r2
 8008a1a:	fb00 f202 	mul.w	r2, r0, r2
 8008a1e:	1a9b      	subs	r3, r3, r2
 8008a20:	440b      	add	r3, r1
 8008a22:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));	/* Update 2nd byte */
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	f003 0301 	and.w	r3, r3, #1
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d003      	beq.n	8008a36 <put_fat+0x11a>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	091b      	lsrs	r3, r3, #4
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	e00e      	b.n	8008a54 <put_fat+0x138>
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	781b      	ldrb	r3, [r3, #0]
 8008a3a:	b25b      	sxtb	r3, r3
 8008a3c:	f023 030f 	bic.w	r3, r3, #15
 8008a40:	b25a      	sxtb	r2, r3
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	0a1b      	lsrs	r3, r3, #8
 8008a46:	b25b      	sxtb	r3, r3
 8008a48:	f003 030f 	and.w	r3, r3, #15
 8008a4c:	b25b      	sxtb	r3, r3
 8008a4e:	4313      	orrs	r3, r2
 8008a50:	b25b      	sxtb	r3, r3
 8008a52:	b2db      	uxtb	r3, r3
 8008a54:	697a      	ldr	r2, [r7, #20]
 8008a56:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	711a      	strb	r2, [r3, #4]
			break;
 8008a5e:	e072      	b.n	8008b46 <put_fat+0x22a>

		case FS_FAT16:
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	899b      	ldrh	r3, [r3, #12]
 8008a68:	085b      	lsrs	r3, r3, #1
 8008a6a:	b29b      	uxth	r3, r3
 8008a6c:	4619      	mov	r1, r3
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	fbb3 f3f1 	udiv	r3, r3, r1
 8008a74:	4413      	add	r3, r2
 8008a76:	4619      	mov	r1, r3
 8008a78:	68f8      	ldr	r0, [r7, #12]
 8008a7a:	f7ff fdc2 	bl	8008602 <move_window>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008a82:	7ffb      	ldrb	r3, [r7, #31]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d15b      	bne.n	8008b40 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);	/* Simple WORD array */
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	005b      	lsls	r3, r3, #1
 8008a92:	68fa      	ldr	r2, [r7, #12]
 8008a94:	8992      	ldrh	r2, [r2, #12]
 8008a96:	fbb3 f0f2 	udiv	r0, r3, r2
 8008a9a:	fb00 f202 	mul.w	r2, r0, r2
 8008a9e:	1a9b      	subs	r3, r3, r2
 8008aa0:	440b      	add	r3, r1
 8008aa2:	687a      	ldr	r2, [r7, #4]
 8008aa4:	b292      	uxth	r2, r2
 8008aa6:	4611      	mov	r1, r2
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f7ff fd05 	bl	80084b8 <st_word>
			fs->wflag = 1;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	2201      	movs	r2, #1
 8008ab2:	711a      	strb	r2, [r3, #4]
			break;
 8008ab4:	e047      	b.n	8008b46 <put_fat+0x22a>

		case FS_FAT32:
#if FF_FS_EXFAT
		case FS_EXFAT:
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	899b      	ldrh	r3, [r3, #12]
 8008abe:	089b      	lsrs	r3, r3, #2
 8008ac0:	b29b      	uxth	r3, r3
 8008ac2:	4619      	mov	r1, r3
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	fbb3 f3f1 	udiv	r3, r3, r1
 8008aca:	4413      	add	r3, r2
 8008acc:	4619      	mov	r1, r3
 8008ace:	68f8      	ldr	r0, [r7, #12]
 8008ad0:	f7ff fd97 	bl	8008602 <move_window>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008ad8:	7ffb      	ldrb	r3, [r7, #31]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d132      	bne.n	8008b44 <put_fat+0x228>
			if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	009b      	lsls	r3, r3, #2
 8008aee:	68fa      	ldr	r2, [r7, #12]
 8008af0:	8992      	ldrh	r2, [r2, #12]
 8008af2:	fbb3 f0f2 	udiv	r0, r3, r2
 8008af6:	fb00 f202 	mul.w	r2, r0, r2
 8008afa:	1a9b      	subs	r3, r3, r2
 8008afc:	440b      	add	r3, r1
 8008afe:	4618      	mov	r0, r3
 8008b00:	f7ff fcb7 	bl	8008472 <ld_dword>
 8008b04:	4603      	mov	r3, r0
 8008b06:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8008b0a:	4323      	orrs	r3, r4
 8008b0c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	009b      	lsls	r3, r3, #2
 8008b18:	68fa      	ldr	r2, [r7, #12]
 8008b1a:	8992      	ldrh	r2, [r2, #12]
 8008b1c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008b20:	fb00 f202 	mul.w	r2, r0, r2
 8008b24:	1a9b      	subs	r3, r3, r2
 8008b26:	440b      	add	r3, r1
 8008b28:	6879      	ldr	r1, [r7, #4]
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f7ff fcdf 	bl	80084ee <st_dword>
			fs->wflag = 1;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	2201      	movs	r2, #1
 8008b34:	711a      	strb	r2, [r3, #4]
			break;
 8008b36:	e006      	b.n	8008b46 <put_fat+0x22a>
			if (res != FR_OK) break;
 8008b38:	bf00      	nop
 8008b3a:	e004      	b.n	8008b46 <put_fat+0x22a>
			if (res != FR_OK) break;
 8008b3c:	bf00      	nop
 8008b3e:	e002      	b.n	8008b46 <put_fat+0x22a>
			if (res != FR_OK) break;
 8008b40:	bf00      	nop
 8008b42:	e000      	b.n	8008b46 <put_fat+0x22a>
			if (res != FR_OK) break;
 8008b44:	bf00      	nop
		}
	}
	return res;
 8008b46:	7ffb      	ldrb	r3, [r7, #31]
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	3724      	adds	r7, #36	@ 0x24
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	bd90      	pop	{r4, r7, pc}

08008b50 <remove_chain>:
static FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0 if entire chain) */
)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b088      	sub	sp, #32
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	60f8      	str	r0, [r7, #12]
 8008b58:	60b9      	str	r1, [r7, #8]
 8008b5a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	61bb      	str	r3, [r7, #24]
#endif
#if FF_USE_TRIM
	LBA_t rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d904      	bls.n	8008b76 <remove_chain+0x26>
 8008b6c:	69bb      	ldr	r3, [r7, #24]
 8008b6e:	699b      	ldr	r3, [r3, #24]
 8008b70:	68ba      	ldr	r2, [r7, #8]
 8008b72:	429a      	cmp	r2, r3
 8008b74:	d301      	bcc.n	8008b7a <remove_chain+0x2a>
 8008b76:	2302      	movs	r3, #2
 8008b78:	e04b      	b.n	8008c12 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst != 0 && (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d00c      	beq.n	8008b9a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008b80:	f04f 32ff 	mov.w	r2, #4294967295
 8008b84:	6879      	ldr	r1, [r7, #4]
 8008b86:	69b8      	ldr	r0, [r7, #24]
 8008b88:	f7ff fec8 	bl	800891c <put_fat>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008b90:	7ffb      	ldrb	r3, [r7, #31]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d001      	beq.n	8008b9a <remove_chain+0x4a>
 8008b96:	7ffb      	ldrb	r3, [r7, #31]
 8008b98:	e03b      	b.n	8008c12 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008b9a:	68b9      	ldr	r1, [r7, #8]
 8008b9c:	68f8      	ldr	r0, [r7, #12]
 8008b9e:	f7ff fdea 	bl	8008776 <get_fat>
 8008ba2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d031      	beq.n	8008c0e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	d101      	bne.n	8008bb4 <remove_chain+0x64>
 8008bb0:	2302      	movs	r3, #2
 8008bb2:	e02e      	b.n	8008c12 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008bb4:	697b      	ldr	r3, [r7, #20]
 8008bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bba:	d101      	bne.n	8008bc0 <remove_chain+0x70>
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	e028      	b.n	8008c12 <remove_chain+0xc2>
		if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	68b9      	ldr	r1, [r7, #8]
 8008bc4:	69b8      	ldr	r0, [r7, #24]
 8008bc6:	f7ff fea9 	bl	800891c <put_fat>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008bce:	7ffb      	ldrb	r3, [r7, #31]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d001      	beq.n	8008bd8 <remove_chain+0x88>
 8008bd4:	7ffb      	ldrb	r3, [r7, #31]
 8008bd6:	e01c      	b.n	8008c12 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008bd8:	69bb      	ldr	r3, [r7, #24]
 8008bda:	695a      	ldr	r2, [r3, #20]
 8008bdc:	69bb      	ldr	r3, [r7, #24]
 8008bde:	699b      	ldr	r3, [r3, #24]
 8008be0:	3b02      	subs	r3, #2
 8008be2:	429a      	cmp	r2, r3
 8008be4:	d20b      	bcs.n	8008bfe <remove_chain+0xae>
			fs->free_clst++;
 8008be6:	69bb      	ldr	r3, [r7, #24]
 8008be8:	695b      	ldr	r3, [r3, #20]
 8008bea:	1c5a      	adds	r2, r3, #1
 8008bec:	69bb      	ldr	r3, [r7, #24]
 8008bee:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8008bf0:	69bb      	ldr	r3, [r7, #24]
 8008bf2:	795b      	ldrb	r3, [r3, #5]
 8008bf4:	f043 0301 	orr.w	r3, r3, #1
 8008bf8:	b2da      	uxtb	r2, r3
 8008bfa:	69bb      	ldr	r3, [r7, #24]
 8008bfc:	715a      	strb	r2, [r3, #5]
			disk_ioctl(fs->pdrv, CTRL_TRIM, rt);		/* Inform storage device that the data in the block may be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008bfe:	697b      	ldr	r3, [r7, #20]
 8008c00:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008c02:	69bb      	ldr	r3, [r7, #24]
 8008c04:	699b      	ldr	r3, [r3, #24]
 8008c06:	68ba      	ldr	r2, [r7, #8]
 8008c08:	429a      	cmp	r2, r3
 8008c0a:	d3c6      	bcc.n	8008b9a <remove_chain+0x4a>
 8008c0c:	e000      	b.n	8008c10 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008c0e:	bf00      	nop
				}
			}
		}
	}
#endif
	return FR_OK;
 8008c10:	2300      	movs	r3, #0
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3720      	adds	r7, #32
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}

08008c1a <create_chain>:

static DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008c1a:	b580      	push	{r7, lr}
 8008c1c:	b088      	sub	sp, #32
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
 8008c22:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d10d      	bne.n	8008c4c <create_chain+0x32>
		scl = fs->last_clst;				/* Suggested cluster to start to find */
 8008c30:	693b      	ldr	r3, [r7, #16]
 8008c32:	691b      	ldr	r3, [r3, #16]
 8008c34:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008c36:	69bb      	ldr	r3, [r7, #24]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d004      	beq.n	8008c46 <create_chain+0x2c>
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	699b      	ldr	r3, [r3, #24]
 8008c40:	69ba      	ldr	r2, [r7, #24]
 8008c42:	429a      	cmp	r2, r3
 8008c44:	d31b      	bcc.n	8008c7e <create_chain+0x64>
 8008c46:	2301      	movs	r3, #1
 8008c48:	61bb      	str	r3, [r7, #24]
 8008c4a:	e018      	b.n	8008c7e <create_chain+0x64>
	}
	else {				/* Stretch a chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008c4c:	6839      	ldr	r1, [r7, #0]
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f7ff fd91 	bl	8008776 <get_fat>
 8008c54:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Test for insanity */
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2b01      	cmp	r3, #1
 8008c5a:	d801      	bhi.n	8008c60 <create_chain+0x46>
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	e0a9      	b.n	8008db4 <create_chain+0x19a>
		if (cs == 0xFFFFFFFF) return cs;	/* Test for disk error */
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c66:	d101      	bne.n	8008c6c <create_chain+0x52>
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	e0a3      	b.n	8008db4 <create_chain+0x19a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008c6c:	693b      	ldr	r3, [r7, #16]
 8008c6e:	699b      	ldr	r3, [r3, #24]
 8008c70:	68fa      	ldr	r2, [r7, #12]
 8008c72:	429a      	cmp	r2, r3
 8008c74:	d201      	bcs.n	8008c7a <create_chain+0x60>
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	e09c      	b.n	8008db4 <create_chain+0x19a>
		scl = clst;							/* Cluster to start to find */
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	61bb      	str	r3, [r7, #24]
	}
	if (fs->free_clst == 0) return 0;		/* No free cluster */
 8008c7e:	693b      	ldr	r3, [r7, #16]
 8008c80:	695b      	ldr	r3, [r3, #20]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d101      	bne.n	8008c8a <create_chain+0x70>
 8008c86:	2300      	movs	r3, #0
 8008c88:	e094      	b.n	8008db4 <create_chain+0x19a>
			}
		}
	} else
#endif
	{	/* On the FAT/FAT32 volume */
		ncl = 0;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	61fb      	str	r3, [r7, #28]
		if (scl == clst) {						/* Stretching an existing chain? */
 8008c8e:	69ba      	ldr	r2, [r7, #24]
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	429a      	cmp	r2, r3
 8008c94:	d129      	bne.n	8008cea <create_chain+0xd0>
			ncl = scl + 1;						/* Test if next cluster is free */
 8008c96:	69bb      	ldr	r3, [r7, #24]
 8008c98:	3301      	adds	r3, #1
 8008c9a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) ncl = 2;
 8008c9c:	693b      	ldr	r3, [r7, #16]
 8008c9e:	699b      	ldr	r3, [r3, #24]
 8008ca0:	69fa      	ldr	r2, [r7, #28]
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	d301      	bcc.n	8008caa <create_chain+0x90>
 8008ca6:	2302      	movs	r3, #2
 8008ca8:	61fb      	str	r3, [r7, #28]
			cs = get_fat(obj, ncl);				/* Get next cluster status */
 8008caa:	69f9      	ldr	r1, [r7, #28]
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f7ff fd62 	bl	8008776 <get_fat>
 8008cb2:	60f8      	str	r0, [r7, #12]
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d003      	beq.n	8008cc2 <create_chain+0xa8>
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cc0:	d101      	bne.n	8008cc6 <create_chain+0xac>
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	e076      	b.n	8008db4 <create_chain+0x19a>
			if (cs != 0) {						/* Not free? */
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d00e      	beq.n	8008cea <create_chain+0xd0>
				cs = fs->last_clst;				/* Start at suggested cluster if it is valid */
 8008ccc:	693b      	ldr	r3, [r7, #16]
 8008cce:	691b      	ldr	r3, [r3, #16]
 8008cd0:	60fb      	str	r3, [r7, #12]
				if (cs >= 2 && cs < fs->n_fatent) scl = cs;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d906      	bls.n	8008ce6 <create_chain+0xcc>
 8008cd8:	693b      	ldr	r3, [r7, #16]
 8008cda:	699b      	ldr	r3, [r3, #24]
 8008cdc:	68fa      	ldr	r2, [r7, #12]
 8008cde:	429a      	cmp	r2, r3
 8008ce0:	d201      	bcs.n	8008ce6 <create_chain+0xcc>
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	61bb      	str	r3, [r7, #24]
				ncl = 0;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	61fb      	str	r3, [r7, #28]
			}
		}
		if (ncl == 0) {	/* The new cluster cannot be contiguous and find another fragment */
 8008cea:	69fb      	ldr	r3, [r7, #28]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d129      	bne.n	8008d44 <create_chain+0x12a>
			ncl = scl;	/* Start cluster */
 8008cf0:	69bb      	ldr	r3, [r7, #24]
 8008cf2:	61fb      	str	r3, [r7, #28]
			for (;;) {
				ncl++;							/* Next cluster */
 8008cf4:	69fb      	ldr	r3, [r7, #28]
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	61fb      	str	r3, [r7, #28]
				if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	699b      	ldr	r3, [r3, #24]
 8008cfe:	69fa      	ldr	r2, [r7, #28]
 8008d00:	429a      	cmp	r2, r3
 8008d02:	d307      	bcc.n	8008d14 <create_chain+0xfa>
					ncl = 2;
 8008d04:	2302      	movs	r3, #2
 8008d06:	61fb      	str	r3, [r7, #28]
					if (ncl > scl) return 0;	/* No free cluster found? */
 8008d08:	69fa      	ldr	r2, [r7, #28]
 8008d0a:	69bb      	ldr	r3, [r7, #24]
 8008d0c:	429a      	cmp	r2, r3
 8008d0e:	d901      	bls.n	8008d14 <create_chain+0xfa>
 8008d10:	2300      	movs	r3, #0
 8008d12:	e04f      	b.n	8008db4 <create_chain+0x19a>
				}
				cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008d14:	69f9      	ldr	r1, [r7, #28]
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	f7ff fd2d 	bl	8008776 <get_fat>
 8008d1c:	60f8      	str	r0, [r7, #12]
				if (cs == 0) break;				/* Found a free cluster? */
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d00e      	beq.n	8008d42 <create_chain+0x128>
				if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d003      	beq.n	8008d32 <create_chain+0x118>
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d30:	d101      	bne.n	8008d36 <create_chain+0x11c>
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	e03e      	b.n	8008db4 <create_chain+0x19a>
				if (ncl == scl) return 0;		/* No free cluster found? */
 8008d36:	69fa      	ldr	r2, [r7, #28]
 8008d38:	69bb      	ldr	r3, [r7, #24]
 8008d3a:	429a      	cmp	r2, r3
 8008d3c:	d1da      	bne.n	8008cf4 <create_chain+0xda>
 8008d3e:	2300      	movs	r3, #0
 8008d40:	e038      	b.n	8008db4 <create_chain+0x19a>
				if (cs == 0) break;				/* Found a free cluster? */
 8008d42:	bf00      	nop
			}
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);		/* Mark the new cluster 'EOC' */
 8008d44:	f04f 32ff 	mov.w	r2, #4294967295
 8008d48:	69f9      	ldr	r1, [r7, #28]
 8008d4a:	6938      	ldr	r0, [r7, #16]
 8008d4c:	f7ff fde6 	bl	800891c <put_fat>
 8008d50:	4603      	mov	r3, r0
 8008d52:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008d54:	7dfb      	ldrb	r3, [r7, #23]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d109      	bne.n	8008d6e <create_chain+0x154>
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d006      	beq.n	8008d6e <create_chain+0x154>
			res = put_fat(fs, clst, ncl);		/* Link it from the previous one if needed */
 8008d60:	69fa      	ldr	r2, [r7, #28]
 8008d62:	6839      	ldr	r1, [r7, #0]
 8008d64:	6938      	ldr	r0, [r7, #16]
 8008d66:	f7ff fdd9 	bl	800891c <put_fat>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008d6e:	7dfb      	ldrb	r3, [r7, #23]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d116      	bne.n	8008da2 <create_chain+0x188>
		fs->last_clst = ncl;
 8008d74:	693b      	ldr	r3, [r7, #16]
 8008d76:	69fa      	ldr	r2, [r7, #28]
 8008d78:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008d7a:	693b      	ldr	r3, [r7, #16]
 8008d7c:	695a      	ldr	r2, [r3, #20]
 8008d7e:	693b      	ldr	r3, [r7, #16]
 8008d80:	699b      	ldr	r3, [r3, #24]
 8008d82:	3b02      	subs	r3, #2
 8008d84:	429a      	cmp	r2, r3
 8008d86:	d804      	bhi.n	8008d92 <create_chain+0x178>
 8008d88:	693b      	ldr	r3, [r7, #16]
 8008d8a:	695b      	ldr	r3, [r3, #20]
 8008d8c:	1e5a      	subs	r2, r3, #1
 8008d8e:	693b      	ldr	r3, [r7, #16]
 8008d90:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8008d92:	693b      	ldr	r3, [r7, #16]
 8008d94:	795b      	ldrb	r3, [r3, #5]
 8008d96:	f043 0301 	orr.w	r3, r3, #1
 8008d9a:	b2da      	uxtb	r2, r3
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	715a      	strb	r2, [r3, #5]
 8008da0:	e007      	b.n	8008db2 <create_chain+0x198>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008da2:	7dfb      	ldrb	r3, [r7, #23]
 8008da4:	2b01      	cmp	r3, #1
 8008da6:	d102      	bne.n	8008dae <create_chain+0x194>
 8008da8:	f04f 33ff 	mov.w	r3, #4294967295
 8008dac:	e000      	b.n	8008db0 <create_chain+0x196>
 8008dae:	2301      	movs	r3, #1
 8008db0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008db2:	69fb      	ldr	r3, [r7, #28]
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3720      	adds	r7, #32
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <dir_clear>:
#if !FF_FS_READONLY
static FRESULT dir_clear (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS *fs,		/* Filesystem object */
	DWORD clst		/* Directory table to clear */
)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b086      	sub	sp, #24
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
 8008dc4:	6039      	str	r1, [r7, #0]
	LBA_t sect;
	UINT n, szb;
	BYTE *ibuf;


	if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f7ff fbdf 	bl	800858a <sync_window>
 8008dcc:	4603      	mov	r3, r0
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d001      	beq.n	8008dd6 <dir_clear+0x1a>
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	e036      	b.n	8008e44 <dir_clear+0x88>
	sect = clst2sect(fs, clst);		/* Top of the cluster */
 8008dd6:	6839      	ldr	r1, [r7, #0]
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f7ff fcad 	bl	8008738 <clst2sect>
 8008dde:	6138      	str	r0, [r7, #16]
	fs->winsect = sect;				/* Set window to top of the cluster */
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	693a      	ldr	r2, [r7, #16]
 8008de4:	631a      	str	r2, [r3, #48]	@ 0x30
	memset(fs->win, 0, sizeof fs->win);	/* Clear window buffer */
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	3334      	adds	r3, #52	@ 0x34
 8008dea:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8008dee:	2100      	movs	r1, #0
 8008df0:	4618      	mov	r0, r3
 8008df2:	f00d fbd9 	bl	80165a8 <memset>
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
		ff_memfree(ibuf);
	} else
#endif
	{
		ibuf = fs->win; szb = 1;	/* Use window buffer (many single-sector writes may take a time) */
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	3334      	adds	r3, #52	@ 0x34
 8008dfa:	60fb      	str	r3, [r7, #12]
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	60bb      	str	r3, [r7, #8]
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
 8008e00:	2300      	movs	r3, #0
 8008e02:	617b      	str	r3, [r7, #20]
 8008e04:	e003      	b.n	8008e0e <dir_clear+0x52>
 8008e06:	697a      	ldr	r2, [r7, #20]
 8008e08:	68bb      	ldr	r3, [r7, #8]
 8008e0a:	4413      	add	r3, r2
 8008e0c:	617b      	str	r3, [r7, #20]
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	895b      	ldrh	r3, [r3, #10]
 8008e12:	461a      	mov	r2, r3
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	4293      	cmp	r3, r2
 8008e18:	d20b      	bcs.n	8008e32 <dir_clear+0x76>
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	7858      	ldrb	r0, [r3, #1]
 8008e1e:	693a      	ldr	r2, [r7, #16]
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	441a      	add	r2, r3
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	68f9      	ldr	r1, [r7, #12]
 8008e28:	f7ff fa54 	bl	80082d4 <disk_write>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d0e9      	beq.n	8008e06 <dir_clear+0x4a>
	}
	return (n == fs->csize) ? FR_OK : FR_DISK_ERR;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	895b      	ldrh	r3, [r3, #10]
 8008e36:	461a      	mov	r2, r3
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	bf14      	ite	ne
 8008e3e:	2301      	movne	r3, #1
 8008e40:	2300      	moveq	r3, #0
 8008e42:	b2db      	uxtb	r3, r3
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3718      	adds	r7, #24
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}

08008e4c <dir_sdi>:

static FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b086      	sub	sp, #24
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008e62:	d204      	bcs.n	8008e6e <dir_sdi+0x22>
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	f003 031f 	and.w	r3, r3, #31
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d001      	beq.n	8008e72 <dir_sdi+0x26>
		return FR_INT_ERR;
 8008e6e:	2302      	movs	r3, #2
 8008e70:	e071      	b.n	8008f56 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	683a      	ldr	r2, [r7, #0]
 8008e76:	611a      	str	r2, [r3, #16]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	689b      	ldr	r3, [r3, #8]
 8008e7c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d106      	bne.n	8008e92 <dir_sdi+0x46>
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	781b      	ldrb	r3, [r3, #0]
 8008e88:	2b02      	cmp	r3, #2
 8008e8a:	d902      	bls.n	8008e92 <dir_sdi+0x46>
		clst = (DWORD)fs->dirbase;
 8008e8c:	693b      	ldr	r3, [r7, #16]
 8008e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e90:	617b      	str	r3, [r7, #20]
		if (FF_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory on the FAT volume) */
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d10c      	bne.n	8008eb2 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir) return FR_INT_ERR;	/* Is index out of range? */
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	095b      	lsrs	r3, r3, #5
 8008e9c:	693a      	ldr	r2, [r7, #16]
 8008e9e:	8912      	ldrh	r2, [r2, #8]
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d301      	bcc.n	8008ea8 <dir_sdi+0x5c>
 8008ea4:	2302      	movs	r3, #2
 8008ea6:	e056      	b.n	8008f56 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	619a      	str	r2, [r3, #24]
 8008eb0:	e02d      	b.n	8008f0e <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory on the FAT32/exFAT volume) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008eb2:	693b      	ldr	r3, [r7, #16]
 8008eb4:	895b      	ldrh	r3, [r3, #10]
 8008eb6:	461a      	mov	r2, r3
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	899b      	ldrh	r3, [r3, #12]
 8008ebc:	fb02 f303 	mul.w	r3, r2, r3
 8008ec0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008ec2:	e019      	b.n	8008ef8 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6979      	ldr	r1, [r7, #20]
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f7ff fc54 	bl	8008776 <get_fat>
 8008ece:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ed6:	d101      	bne.n	8008edc <dir_sdi+0x90>
 8008ed8:	2301      	movs	r3, #1
 8008eda:	e03c      	b.n	8008f56 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008edc:	697b      	ldr	r3, [r7, #20]
 8008ede:	2b01      	cmp	r3, #1
 8008ee0:	d904      	bls.n	8008eec <dir_sdi+0xa0>
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	699b      	ldr	r3, [r3, #24]
 8008ee6:	697a      	ldr	r2, [r7, #20]
 8008ee8:	429a      	cmp	r2, r3
 8008eea:	d301      	bcc.n	8008ef0 <dir_sdi+0xa4>
 8008eec:	2302      	movs	r3, #2
 8008eee:	e032      	b.n	8008f56 <dir_sdi+0x10a>
			ofs -= csz;
 8008ef0:	683a      	ldr	r2, [r7, #0]
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	1ad3      	subs	r3, r2, r3
 8008ef6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008ef8:	683a      	ldr	r2, [r7, #0]
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	429a      	cmp	r2, r3
 8008efe:	d2e1      	bcs.n	8008ec4 <dir_sdi+0x78>
		}
		dp->sect = clst2sect(fs, clst);
 8008f00:	6979      	ldr	r1, [r7, #20]
 8008f02:	6938      	ldr	r0, [r7, #16]
 8008f04:	f7ff fc18 	bl	8008738 <clst2sect>
 8008f08:	4602      	mov	r2, r0
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	619a      	str	r2, [r3, #24]
	}
	dp->clust = clst;					/* Current cluster# */
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	697a      	ldr	r2, [r7, #20]
 8008f12:	615a      	str	r2, [r3, #20]
	if (dp->sect == 0) return FR_INT_ERR;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	699b      	ldr	r3, [r3, #24]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d101      	bne.n	8008f20 <dir_sdi+0xd4>
 8008f1c:	2302      	movs	r3, #2
 8008f1e:	e01a      	b.n	8008f56 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	699a      	ldr	r2, [r3, #24]
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	899b      	ldrh	r3, [r3, #12]
 8008f28:	4619      	mov	r1, r3
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	fbb3 f3f1 	udiv	r3, r3, r1
 8008f30:	441a      	add	r2, r3
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	619a      	str	r2, [r3, #24]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	899b      	ldrh	r3, [r3, #12]
 8008f40:	461a      	mov	r2, r3
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	fbb3 f0f2 	udiv	r0, r3, r2
 8008f48:	fb00 f202 	mul.w	r2, r0, r2
 8008f4c:	1a9b      	subs	r3, r3, r2
 8008f4e:	18ca      	adds	r2, r1, r3
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8008f54:	2300      	movs	r3, #0
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	3718      	adds	r7, #24
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	bd80      	pop	{r7, pc}

08008f5e <dir_next>:

static FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,				/* Pointer to the directory object */
	int stretch				/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008f5e:	b580      	push	{r7, lr}
 8008f60:	b086      	sub	sp, #24
 8008f62:	af00      	add	r7, sp, #0
 8008f64:	6078      	str	r0, [r7, #4]
 8008f66:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	613b      	str	r3, [r7, #16]


	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	691b      	ldr	r3, [r3, #16]
 8008f72:	3320      	adds	r3, #32
 8008f74:	60fb      	str	r3, [r7, #12]
	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) dp->sect = 0;	/* Disable it if the offset reached the max value */
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f7c:	d302      	bcc.n	8008f84 <dir_next+0x26>
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	619a      	str	r2, [r3, #24]
	if (dp->sect == 0) return FR_NO_FILE;	/* Report EOT if it has been disabled */
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	699b      	ldr	r3, [r3, #24]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d101      	bne.n	8008f90 <dir_next+0x32>
 8008f8c:	2304      	movs	r3, #4
 8008f8e:	e088      	b.n	80090a2 <dir_next+0x144>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	899b      	ldrh	r3, [r3, #12]
 8008f94:	461a      	mov	r2, r3
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	fbb3 f1f2 	udiv	r1, r3, r2
 8008f9c:	fb01 f202 	mul.w	r2, r1, r2
 8008fa0:	1a9b      	subs	r3, r3, r2
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d16a      	bne.n	800907c <dir_next+0x11e>
		dp->sect++;				/* Next sector */
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	699b      	ldr	r3, [r3, #24]
 8008faa:	1c5a      	adds	r2, r3, #1
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	619a      	str	r2, [r3, #24]

		if (dp->clust == 0) {	/* Static table */
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	695b      	ldr	r3, [r3, #20]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d10a      	bne.n	8008fce <dir_next+0x70>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	095b      	lsrs	r3, r3, #5
 8008fbc:	693a      	ldr	r2, [r7, #16]
 8008fbe:	8912      	ldrh	r2, [r2, #8]
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d35b      	bcc.n	800907c <dir_next+0x11e>
				dp->sect = 0; return FR_NO_FILE;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	619a      	str	r2, [r3, #24]
 8008fca:	2304      	movs	r3, #4
 8008fcc:	e069      	b.n	80090a2 <dir_next+0x144>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {	/* Cluster changed? */
 8008fce:	693b      	ldr	r3, [r7, #16]
 8008fd0:	899b      	ldrh	r3, [r3, #12]
 8008fd2:	461a      	mov	r2, r3
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	fbb3 f3f2 	udiv	r3, r3, r2
 8008fda:	693a      	ldr	r2, [r7, #16]
 8008fdc:	8952      	ldrh	r2, [r2, #10]
 8008fde:	3a01      	subs	r2, #1
 8008fe0:	4013      	ands	r3, r2
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d14a      	bne.n	800907c <dir_next+0x11e>
				clst = get_fat(&dp->obj, dp->clust);		/* Get next cluster */
 8008fe6:	687a      	ldr	r2, [r7, #4]
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	695b      	ldr	r3, [r3, #20]
 8008fec:	4619      	mov	r1, r3
 8008fee:	4610      	mov	r0, r2
 8008ff0:	f7ff fbc1 	bl	8008776 <get_fat>
 8008ff4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;			/* Internal error */
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d801      	bhi.n	8009000 <dir_next+0xa2>
 8008ffc:	2302      	movs	r3, #2
 8008ffe:	e050      	b.n	80090a2 <dir_next+0x144>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009000:	697b      	ldr	r3, [r7, #20]
 8009002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009006:	d101      	bne.n	800900c <dir_next+0xae>
 8009008:	2301      	movs	r3, #1
 800900a:	e04a      	b.n	80090a2 <dir_next+0x144>
				if (clst >= fs->n_fatent) {					/* It reached end of dynamic table */
 800900c:	693b      	ldr	r3, [r7, #16]
 800900e:	699b      	ldr	r3, [r3, #24]
 8009010:	697a      	ldr	r2, [r7, #20]
 8009012:	429a      	cmp	r2, r3
 8009014:	d328      	bcc.n	8009068 <dir_next+0x10a>
#if !FF_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d104      	bne.n	8009026 <dir_next+0xc8>
						dp->sect = 0; return FR_NO_FILE;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2200      	movs	r2, #0
 8009020:	619a      	str	r2, [r3, #24]
 8009022:	2304      	movs	r3, #4
 8009024:	e03d      	b.n	80090a2 <dir_next+0x144>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8009026:	687a      	ldr	r2, [r7, #4]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	695b      	ldr	r3, [r3, #20]
 800902c:	4619      	mov	r1, r3
 800902e:	4610      	mov	r0, r2
 8009030:	f7ff fdf3 	bl	8008c1a <create_chain>
 8009034:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d101      	bne.n	8009040 <dir_next+0xe2>
 800903c:	2307      	movs	r3, #7
 800903e:	e030      	b.n	80090a2 <dir_next+0x144>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	2b01      	cmp	r3, #1
 8009044:	d101      	bne.n	800904a <dir_next+0xec>
 8009046:	2302      	movs	r3, #2
 8009048:	e02b      	b.n	80090a2 <dir_next+0x144>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009050:	d101      	bne.n	8009056 <dir_next+0xf8>
 8009052:	2301      	movs	r3, #1
 8009054:	e025      	b.n	80090a2 <dir_next+0x144>
					if (dir_clear(fs, clst) != FR_OK) return FR_DISK_ERR;	/* Clean up the stretched table */
 8009056:	6979      	ldr	r1, [r7, #20]
 8009058:	6938      	ldr	r0, [r7, #16]
 800905a:	f7ff feaf 	bl	8008dbc <dir_clear>
 800905e:	4603      	mov	r3, r0
 8009060:	2b00      	cmp	r3, #0
 8009062:	d001      	beq.n	8009068 <dir_next+0x10a>
 8009064:	2301      	movs	r3, #1
 8009066:	e01c      	b.n	80090a2 <dir_next+0x144>
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	697a      	ldr	r2, [r7, #20]
 800906c:	615a      	str	r2, [r3, #20]
				dp->sect = clst2sect(fs, clst);
 800906e:	6979      	ldr	r1, [r7, #20]
 8009070:	6938      	ldr	r0, [r7, #16]
 8009072:	f7ff fb61 	bl	8008738 <clst2sect>
 8009076:	4602      	mov	r2, r0
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	619a      	str	r2, [r3, #24]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	68fa      	ldr	r2, [r7, #12]
 8009080:	611a      	str	r2, [r3, #16]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009082:	693b      	ldr	r3, [r7, #16]
 8009084:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8009088:	693b      	ldr	r3, [r7, #16]
 800908a:	899b      	ldrh	r3, [r3, #12]
 800908c:	461a      	mov	r2, r3
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	fbb3 f0f2 	udiv	r0, r3, r2
 8009094:	fb00 f202 	mul.w	r2, r0, r2
 8009098:	1a9b      	subs	r3, r3, r2
 800909a:	18ca      	adds	r2, r1, r3
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	61da      	str	r2, [r3, #28]

	return FR_OK;
 80090a0:	2300      	movs	r3, #0
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3718      	adds	r7, #24
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}

080090aa <dir_alloc>:

static FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,				/* Pointer to the directory object */
	UINT n_ent				/* Number of contiguous entries to allocate */
)
{
 80090aa:	b580      	push	{r7, lr}
 80090ac:	b086      	sub	sp, #24
 80090ae:	af00      	add	r7, sp, #0
 80090b0:	6078      	str	r0, [r7, #4]
 80090b2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80090ba:	2100      	movs	r1, #0
 80090bc:	6878      	ldr	r0, [r7, #4]
 80090be:	f7ff fec5 	bl	8008e4c <dir_sdi>
 80090c2:	4603      	mov	r3, r0
 80090c4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80090c6:	7dfb      	ldrb	r3, [r7, #23]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d12b      	bne.n	8009124 <dir_alloc+0x7a>
		n = 0;
 80090cc:	2300      	movs	r3, #0
 80090ce:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	699b      	ldr	r3, [r3, #24]
 80090d4:	4619      	mov	r1, r3
 80090d6:	68f8      	ldr	r0, [r7, #12]
 80090d8:	f7ff fa93 	bl	8008602 <move_window>
 80090dc:	4603      	mov	r3, r0
 80090de:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80090e0:	7dfb      	ldrb	r3, [r7, #23]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d11d      	bne.n	8009122 <dir_alloc+0x78>
#if FF_FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {	/* Is the entry free? */
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {	/* Is the entry free? */
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	69db      	ldr	r3, [r3, #28]
 80090ea:	781b      	ldrb	r3, [r3, #0]
 80090ec:	2be5      	cmp	r3, #229	@ 0xe5
 80090ee:	d004      	beq.n	80090fa <dir_alloc+0x50>
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	69db      	ldr	r3, [r3, #28]
 80090f4:	781b      	ldrb	r3, [r3, #0]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d107      	bne.n	800910a <dir_alloc+0x60>
#endif
				if (++n == n_ent) break;	/* Is a block of contiguous free entries found? */
 80090fa:	693b      	ldr	r3, [r7, #16]
 80090fc:	3301      	adds	r3, #1
 80090fe:	613b      	str	r3, [r7, #16]
 8009100:	693a      	ldr	r2, [r7, #16]
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	429a      	cmp	r2, r3
 8009106:	d102      	bne.n	800910e <dir_alloc+0x64>
 8009108:	e00c      	b.n	8009124 <dir_alloc+0x7a>
			} else {
				n = 0;				/* Not a free entry, restart to search */
 800910a:	2300      	movs	r3, #0
 800910c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);	/* Next entry with table stretch enabled */
 800910e:	2101      	movs	r1, #1
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f7ff ff24 	bl	8008f5e <dir_next>
 8009116:	4603      	mov	r3, r0
 8009118:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800911a:	7dfb      	ldrb	r3, [r7, #23]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d0d7      	beq.n	80090d0 <dir_alloc+0x26>
 8009120:	e000      	b.n	8009124 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009122:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009124:	7dfb      	ldrb	r3, [r7, #23]
 8009126:	2b04      	cmp	r3, #4
 8009128:	d101      	bne.n	800912e <dir_alloc+0x84>
 800912a:	2307      	movs	r3, #7
 800912c:	75fb      	strb	r3, [r7, #23]
	return res;
 800912e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009130:	4618      	mov	r0, r3
 8009132:	3718      	adds	r7, #24
 8009134:	46bd      	mov	sp, r7
 8009136:	bd80      	pop	{r7, pc}

08009138 <ld_clust>:

static DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,			/* Pointer to the fs object */
	const BYTE* dir		/* Pointer to the key entry */
)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b084      	sub	sp, #16
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
 8009140:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	331a      	adds	r3, #26
 8009146:	4618      	mov	r0, r3
 8009148:	f7ff f97a 	bl	8008440 <ld_word>
 800914c:	4603      	mov	r3, r0
 800914e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	781b      	ldrb	r3, [r3, #0]
 8009154:	2b03      	cmp	r3, #3
 8009156:	d109      	bne.n	800916c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	3314      	adds	r3, #20
 800915c:	4618      	mov	r0, r3
 800915e:	f7ff f96f 	bl	8008440 <ld_word>
 8009162:	4603      	mov	r3, r0
 8009164:	041b      	lsls	r3, r3, #16
 8009166:	68fa      	ldr	r2, [r7, #12]
 8009168:	4313      	orrs	r3, r2
 800916a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800916c:	68fb      	ldr	r3, [r7, #12]
}
 800916e:	4618      	mov	r0, r3
 8009170:	3710      	adds	r7, #16
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}

08009176 <st_clust>:
static void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009176:	b580      	push	{r7, lr}
 8009178:	b084      	sub	sp, #16
 800917a:	af00      	add	r7, sp, #0
 800917c:	60f8      	str	r0, [r7, #12]
 800917e:	60b9      	str	r1, [r7, #8]
 8009180:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	331a      	adds	r3, #26
 8009186:	687a      	ldr	r2, [r7, #4]
 8009188:	b292      	uxth	r2, r2
 800918a:	4611      	mov	r1, r2
 800918c:	4618      	mov	r0, r3
 800918e:	f7ff f993 	bl	80084b8 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	781b      	ldrb	r3, [r3, #0]
 8009196:	2b03      	cmp	r3, #3
 8009198:	d109      	bne.n	80091ae <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	f103 0214 	add.w	r2, r3, #20
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	0c1b      	lsrs	r3, r3, #16
 80091a4:	b29b      	uxth	r3, r3
 80091a6:	4619      	mov	r1, r3
 80091a8:	4610      	mov	r0, r2
 80091aa:	f7ff f985 	bl	80084b8 <st_word>
	}
}
 80091ae:	bf00      	nop
 80091b0:	3710      	adds	r7, #16
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bd80      	pop	{r7, pc}

080091b6 <dir_find>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp					/* Pointer to the directory object with the file name */
)
{
 80091b6:	b580      	push	{r7, lr}
 80091b8:	b086      	sub	sp, #24
 80091ba:	af00      	add	r7, sp, #0
 80091bc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if FF_USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80091c4:	2100      	movs	r1, #0
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f7ff fe40 	bl	8008e4c <dir_sdi>
 80091cc:	4603      	mov	r3, r0
 80091ce:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80091d0:	7dfb      	ldrb	r3, [r7, #23]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d001      	beq.n	80091da <dir_find+0x24>
 80091d6:	7dfb      	ldrb	r3, [r7, #23]
 80091d8:	e03e      	b.n	8009258 <dir_find+0xa2>
	/* On the FAT/FAT32 volume */
#if FF_USE_LFN
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	699b      	ldr	r3, [r3, #24]
 80091de:	4619      	mov	r1, r3
 80091e0:	6938      	ldr	r0, [r7, #16]
 80091e2:	f7ff fa0e 	bl	8008602 <move_window>
 80091e6:	4603      	mov	r3, r0
 80091e8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80091ea:	7dfb      	ldrb	r3, [r7, #23]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d12f      	bne.n	8009250 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	69db      	ldr	r3, [r3, #28]
 80091f4:	781b      	ldrb	r3, [r3, #0]
 80091f6:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80091f8:	7bfb      	ldrb	r3, [r7, #15]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d102      	bne.n	8009204 <dir_find+0x4e>
 80091fe:	2304      	movs	r3, #4
 8009200:	75fb      	strb	r3, [r7, #23]
 8009202:	e028      	b.n	8009256 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	69db      	ldr	r3, [r3, #28]
 8009208:	330b      	adds	r3, #11
 800920a:	781b      	ldrb	r3, [r3, #0]
 800920c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009210:	b2da      	uxtb	r2, r3
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !memcmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	69db      	ldr	r3, [r3, #28]
 800921a:	330b      	adds	r3, #11
 800921c:	781b      	ldrb	r3, [r3, #0]
 800921e:	f003 0308 	and.w	r3, r3, #8
 8009222:	2b00      	cmp	r3, #0
 8009224:	d10a      	bne.n	800923c <dir_find+0x86>
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	69d8      	ldr	r0, [r3, #28]
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	3320      	adds	r3, #32
 800922e:	220b      	movs	r2, #11
 8009230:	4619      	mov	r1, r3
 8009232:	f00d f9a9 	bl	8016588 <memcmp>
 8009236:	4603      	mov	r3, r0
 8009238:	2b00      	cmp	r3, #0
 800923a:	d00b      	beq.n	8009254 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800923c:	2100      	movs	r1, #0
 800923e:	6878      	ldr	r0, [r7, #4]
 8009240:	f7ff fe8d 	bl	8008f5e <dir_next>
 8009244:	4603      	mov	r3, r0
 8009246:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009248:	7dfb      	ldrb	r3, [r7, #23]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d0c5      	beq.n	80091da <dir_find+0x24>
 800924e:	e002      	b.n	8009256 <dir_find+0xa0>
		if (res != FR_OK) break;
 8009250:	bf00      	nop
 8009252:	e000      	b.n	8009256 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !memcmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8009254:	bf00      	nop

	return res;
 8009256:	7dfb      	ldrb	r3, [r7, #23]
}
 8009258:	4618      	mov	r0, r3
 800925a:	3718      	adds	r7, #24
 800925c:	46bd      	mov	sp, r7
 800925e:	bd80      	pop	{r7, pc}

08009260 <dir_register>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp						/* Target directory with object name to be created */
)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b084      	sub	sp, #16
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --n_ent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800926e:	2101      	movs	r1, #1
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f7ff ff1a 	bl	80090aa <dir_alloc>
 8009276:	4603      	mov	r3, r0
 8009278:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800927a:	7bfb      	ldrb	r3, [r7, #15]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d11c      	bne.n	80092ba <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	699b      	ldr	r3, [r3, #24]
 8009284:	4619      	mov	r1, r3
 8009286:	68b8      	ldr	r0, [r7, #8]
 8009288:	f7ff f9bb 	bl	8008602 <move_window>
 800928c:	4603      	mov	r3, r0
 800928e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009290:	7bfb      	ldrb	r3, [r7, #15]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d111      	bne.n	80092ba <dir_register+0x5a>
			memset(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	69db      	ldr	r3, [r3, #28]
 800929a:	2220      	movs	r2, #32
 800929c:	2100      	movs	r1, #0
 800929e:	4618      	mov	r0, r3
 80092a0:	f00d f982 	bl	80165a8 <memset>
			memcpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	69d8      	ldr	r0, [r3, #28]
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	3320      	adds	r3, #32
 80092ac:	220b      	movs	r2, #11
 80092ae:	4619      	mov	r1, r3
 80092b0:	f00d f9fe 	bl	80166b0 <memcpy>
#if FF_USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	2201      	movs	r2, #1
 80092b8:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 80092ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80092bc:	4618      	mov	r0, r3
 80092be:	3710      	adds	r7, #16
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <create_name>:

static FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,					/* Pointer to the directory object */
	const TCHAR** path			/* Pointer to pointer to the segment in the path string */
)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b08a      	sub	sp, #40	@ 0x28
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
 80092cc:	6039      	str	r1, [r7, #0]
	BYTE *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	617b      	str	r3, [r7, #20]
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	3320      	adds	r3, #32
 80092d8:	613b      	str	r3, [r7, #16]
	memset(sfn, ' ', 11);
 80092da:	220b      	movs	r2, #11
 80092dc:	2120      	movs	r1, #32
 80092de:	6938      	ldr	r0, [r7, #16]
 80092e0:	f00d f962 	bl	80165a8 <memset>
	si = i = 0; ni = 8;
 80092e4:	2300      	movs	r3, #0
 80092e6:	61bb      	str	r3, [r7, #24]
 80092e8:	69bb      	ldr	r3, [r7, #24]
 80092ea:	61fb      	str	r3, [r7, #28]
 80092ec:	2308      	movs	r3, #8
 80092ee:	623b      	str	r3, [r7, #32]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];				/* Get a byte */
 80092f0:	69fb      	ldr	r3, [r7, #28]
 80092f2:	1c5a      	adds	r2, r3, #1
 80092f4:	61fa      	str	r2, [r7, #28]
 80092f6:	697a      	ldr	r2, [r7, #20]
 80092f8:	4413      	add	r3, r2
 80092fa:	781b      	ldrb	r3, [r3, #0]
 80092fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (c <= ' ') break; 			/* Break if end of the path name */
 8009300:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009304:	2b20      	cmp	r3, #32
 8009306:	f240 8089 	bls.w	800941c <create_name+0x158>
		if (IsSeparator(c)) {			/* Break if a separator is found */
 800930a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800930e:	2b2f      	cmp	r3, #47	@ 0x2f
 8009310:	d007      	beq.n	8009322 <create_name+0x5e>
 8009312:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009316:	2b5c      	cmp	r3, #92	@ 0x5c
 8009318:	d110      	bne.n	800933c <create_name+0x78>
			while (IsSeparator(p[si])) si++;	/* Skip duplicated separator if exist */
 800931a:	e002      	b.n	8009322 <create_name+0x5e>
 800931c:	69fb      	ldr	r3, [r7, #28]
 800931e:	3301      	adds	r3, #1
 8009320:	61fb      	str	r3, [r7, #28]
 8009322:	697a      	ldr	r2, [r7, #20]
 8009324:	69fb      	ldr	r3, [r7, #28]
 8009326:	4413      	add	r3, r2
 8009328:	781b      	ldrb	r3, [r3, #0]
 800932a:	2b2f      	cmp	r3, #47	@ 0x2f
 800932c:	d0f6      	beq.n	800931c <create_name+0x58>
 800932e:	697a      	ldr	r2, [r7, #20]
 8009330:	69fb      	ldr	r3, [r7, #28]
 8009332:	4413      	add	r3, r2
 8009334:	781b      	ldrb	r3, [r3, #0]
 8009336:	2b5c      	cmp	r3, #92	@ 0x5c
 8009338:	d0f0      	beq.n	800931c <create_name+0x58>
			break;
 800933a:	e070      	b.n	800941e <create_name+0x15a>
		}
		if (c == '.' || i >= ni) {		/* End of body or field overflow? */
 800933c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009340:	2b2e      	cmp	r3, #46	@ 0x2e
 8009342:	d003      	beq.n	800934c <create_name+0x88>
 8009344:	69ba      	ldr	r2, [r7, #24]
 8009346:	6a3b      	ldr	r3, [r7, #32]
 8009348:	429a      	cmp	r2, r3
 800934a:	d30d      	bcc.n	8009368 <create_name+0xa4>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Field overflow or invalid dot? */
 800934c:	6a3b      	ldr	r3, [r7, #32]
 800934e:	2b0b      	cmp	r3, #11
 8009350:	d003      	beq.n	800935a <create_name+0x96>
 8009352:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009356:	2b2e      	cmp	r3, #46	@ 0x2e
 8009358:	d001      	beq.n	800935e <create_name+0x9a>
 800935a:	2306      	movs	r3, #6
 800935c:	e081      	b.n	8009462 <create_name+0x19e>
			i = 8; ni = 11;				/* Enter file extension field */
 800935e:	2308      	movs	r3, #8
 8009360:	61bb      	str	r3, [r7, #24]
 8009362:	230b      	movs	r3, #11
 8009364:	623b      	str	r3, [r7, #32]
			continue;
 8009366:	e058      	b.n	800941a <create_name+0x156>
#if FF_CODE_PAGE == 0
		if (ExCvt && c >= 0x80) {		/* Is SBC extended character? */
			c = ExCvt[c & 0x7F];		/* To upper SBC extended character */
		}
#elif FF_CODE_PAGE < 900
		if (c >= 0x80) {				/* Is SBC extended character? */
 8009368:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800936c:	2b00      	cmp	r3, #0
 800936e:	da07      	bge.n	8009380 <create_name+0xbc>
			c = ExCvt[c & 0x7F];		/* To upper SBC extended character */
 8009370:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009374:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009378:	4a3c      	ldr	r2, [pc, #240]	@ (800946c <create_name+0x1a8>)
 800937a:	5cd3      	ldrb	r3, [r2, r3]
 800937c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
#endif
		if (dbc_1st(c)) {				/* Check if it is a DBC 1st byte */
 8009380:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009384:	4618      	mov	r0, r3
 8009386:	f7ff f8de 	bl	8008546 <dbc_1st>
 800938a:	4603      	mov	r3, r0
 800938c:	2b00      	cmp	r3, #0
 800938e:	d024      	beq.n	80093da <create_name+0x116>
			d = (BYTE)p[si++];			/* Get 2nd byte */
 8009390:	69fb      	ldr	r3, [r7, #28]
 8009392:	1c5a      	adds	r2, r3, #1
 8009394:	61fa      	str	r2, [r7, #28]
 8009396:	697a      	ldr	r2, [r7, #20]
 8009398:	4413      	add	r3, r2
 800939a:	781b      	ldrb	r3, [r3, #0]
 800939c:	73fb      	strb	r3, [r7, #15]
			if (!dbc_2nd(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
 800939e:	7bfb      	ldrb	r3, [r7, #15]
 80093a0:	4618      	mov	r0, r3
 80093a2:	f7ff f8e1 	bl	8008568 <dbc_2nd>
 80093a6:	4603      	mov	r3, r0
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d004      	beq.n	80093b6 <create_name+0xf2>
 80093ac:	6a3b      	ldr	r3, [r7, #32]
 80093ae:	3b01      	subs	r3, #1
 80093b0:	69ba      	ldr	r2, [r7, #24]
 80093b2:	429a      	cmp	r2, r3
 80093b4:	d301      	bcc.n	80093ba <create_name+0xf6>
 80093b6:	2306      	movs	r3, #6
 80093b8:	e053      	b.n	8009462 <create_name+0x19e>
			sfn[i++] = c;
 80093ba:	69bb      	ldr	r3, [r7, #24]
 80093bc:	1c5a      	adds	r2, r3, #1
 80093be:	61ba      	str	r2, [r7, #24]
 80093c0:	693a      	ldr	r2, [r7, #16]
 80093c2:	4413      	add	r3, r2
 80093c4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80093c8:	701a      	strb	r2, [r3, #0]
			sfn[i++] = d;
 80093ca:	69bb      	ldr	r3, [r7, #24]
 80093cc:	1c5a      	adds	r2, r3, #1
 80093ce:	61ba      	str	r2, [r7, #24]
 80093d0:	693a      	ldr	r2, [r7, #16]
 80093d2:	4413      	add	r3, r2
 80093d4:	7bfa      	ldrb	r2, [r7, #15]
 80093d6:	701a      	strb	r2, [r3, #0]
 80093d8:	e78a      	b.n	80092f0 <create_name+0x2c>
		} else {						/* SBC */
			if (strchr("*+,:;<=>[]|\"\?\x7F", (int)c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80093da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80093de:	4619      	mov	r1, r3
 80093e0:	4823      	ldr	r0, [pc, #140]	@ (8009470 <create_name+0x1ac>)
 80093e2:	f00d f8e9 	bl	80165b8 <strchr>
 80093e6:	4603      	mov	r3, r0
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d001      	beq.n	80093f0 <create_name+0x12c>
 80093ec:	2306      	movs	r3, #6
 80093ee:	e038      	b.n	8009462 <create_name+0x19e>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80093f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80093f4:	2b60      	cmp	r3, #96	@ 0x60
 80093f6:	d908      	bls.n	800940a <create_name+0x146>
 80093f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80093fc:	2b7a      	cmp	r3, #122	@ 0x7a
 80093fe:	d804      	bhi.n	800940a <create_name+0x146>
 8009400:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009404:	3b20      	subs	r3, #32
 8009406:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			sfn[i++] = c;
 800940a:	69bb      	ldr	r3, [r7, #24]
 800940c:	1c5a      	adds	r2, r3, #1
 800940e:	61ba      	str	r2, [r7, #24]
 8009410:	693a      	ldr	r2, [r7, #16]
 8009412:	4413      	add	r3, r2
 8009414:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009418:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];				/* Get a byte */
 800941a:	e769      	b.n	80092f0 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800941c:	bf00      	nop
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800941e:	697a      	ldr	r2, [r7, #20]
 8009420:	69fb      	ldr	r3, [r7, #28]
 8009422:	441a      	add	r2, r3
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8009428:	69bb      	ldr	r3, [r7, #24]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d101      	bne.n	8009432 <create_name+0x16e>
 800942e:	2306      	movs	r3, #6
 8009430:	e017      	b.n	8009462 <create_name+0x19e>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	781b      	ldrb	r3, [r3, #0]
 8009436:	2be5      	cmp	r3, #229	@ 0xe5
 8009438:	d102      	bne.n	8009440 <create_name+0x17c>
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	2205      	movs	r2, #5
 800943e:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ' || p[si] <= ' ') ? NS_LAST : 0;	/* Set last segment flag if end of the path */
 8009440:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009444:	2b20      	cmp	r3, #32
 8009446:	d905      	bls.n	8009454 <create_name+0x190>
 8009448:	697a      	ldr	r2, [r7, #20]
 800944a:	69fb      	ldr	r3, [r7, #28]
 800944c:	4413      	add	r3, r2
 800944e:	781b      	ldrb	r3, [r3, #0]
 8009450:	2b20      	cmp	r3, #32
 8009452:	d801      	bhi.n	8009458 <create_name+0x194>
 8009454:	2204      	movs	r2, #4
 8009456:	e000      	b.n	800945a <create_name+0x196>
 8009458:	2200      	movs	r2, #0
 800945a:	693b      	ldr	r3, [r7, #16]
 800945c:	330b      	adds	r3, #11
 800945e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8009460:	2300      	movs	r3, #0
#endif /* FF_USE_LFN */
}
 8009462:	4618      	mov	r0, r3
 8009464:	3728      	adds	r7, #40	@ 0x28
 8009466:	46bd      	mov	sp, r7
 8009468:	bd80      	pop	{r7, pc}
 800946a:	bf00      	nop
 800946c:	08017f78 	.word	0x08017f78
 8009470:	08017c2c 	.word	0x08017c2c

08009474 <follow_path>:

static FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,					/* Directory object to return last directory and found object */
	const TCHAR* path			/* Full-path string to find a file or directory */
)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b086      	sub	sp, #24
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	FATFS *fs = dp->obj.fs;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	613b      	str	r3, [r7, #16]
	if (!IsSeparator(*path) && (FF_STR_VOLUME_ID != 2 || !IsTerminator(*path))) {	/* Without heading separator */
		dp->obj.sclust = fs->cdir;			/* Start at the current directory */
	} else
#endif
	{										/* With heading separator */
		while (IsSeparator(*path)) path++;	/* Strip separators */
 8009484:	e002      	b.n	800948c <follow_path+0x18>
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	3301      	adds	r3, #1
 800948a:	603b      	str	r3, [r7, #0]
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	2b2f      	cmp	r3, #47	@ 0x2f
 8009492:	d0f8      	beq.n	8009486 <follow_path+0x12>
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	781b      	ldrb	r3, [r3, #0]
 8009498:	2b5c      	cmp	r3, #92	@ 0x5c
 800949a:	d0f4      	beq.n	8009486 <follow_path+0x12>
		dp->obj.sclust = 0;					/* Start from the root directory */
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2200      	movs	r2, #0
 80094a0:	609a      	str	r2, [r3, #8]
		dp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	781b      	ldrb	r3, [r3, #0]
 80094a6:	2b1f      	cmp	r3, #31
 80094a8:	d80a      	bhi.n	80094c0 <follow_path+0x4c>
		dp->fn[NSFLAG] = NS_NONAME;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2280      	movs	r2, #128	@ 0x80
 80094ae:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		res = dir_sdi(dp, 0);
 80094b2:	2100      	movs	r1, #0
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f7ff fcc9 	bl	8008e4c <dir_sdi>
 80094ba:	4603      	mov	r3, r0
 80094bc:	75fb      	strb	r3, [r7, #23]
 80094be:	e048      	b.n	8009552 <follow_path+0xde>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80094c0:	463b      	mov	r3, r7
 80094c2:	4619      	mov	r1, r3
 80094c4:	6878      	ldr	r0, [r7, #4]
 80094c6:	f7ff fefd 	bl	80092c4 <create_name>
 80094ca:	4603      	mov	r3, r0
 80094cc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80094ce:	7dfb      	ldrb	r3, [r7, #23]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d139      	bne.n	8009548 <follow_path+0xd4>
			res = dir_find(dp);				/* Find an object with the segment name */
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f7ff fe6e 	bl	80091b6 <dir_find>
 80094da:	4603      	mov	r3, r0
 80094dc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80094e4:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) {				/* Failed to find the object */
 80094e6:	7dfb      	ldrb	r3, [r7, #23]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d00a      	beq.n	8009502 <follow_path+0x8e>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80094ec:	7dfb      	ldrb	r3, [r7, #23]
 80094ee:	2b04      	cmp	r3, #4
 80094f0:	d12c      	bne.n	800954c <follow_path+0xd8>
					if (FF_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80094f2:	7bfb      	ldrb	r3, [r7, #15]
 80094f4:	f003 0304 	and.w	r3, r3, #4
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d127      	bne.n	800954c <follow_path+0xd8>
 80094fc:	2305      	movs	r3, #5
 80094fe:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009500:	e024      	b.n	800954c <follow_path+0xd8>
			}
			if (ns & NS_LAST) break;		/* Last segment matched. Function completed. */
 8009502:	7bfb      	ldrb	r3, [r7, #15]
 8009504:	f003 0304 	and.w	r3, r3, #4
 8009508:	2b00      	cmp	r3, #0
 800950a:	d121      	bne.n	8009550 <follow_path+0xdc>
			/* Get into the sub-directory */
			if (!(dp->obj.attr & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	799b      	ldrb	r3, [r3, #6]
 8009510:	f003 0310 	and.w	r3, r3, #16
 8009514:	2b00      	cmp	r3, #0
 8009516:	d102      	bne.n	800951e <follow_path+0xaa>
				res = FR_NO_PATH; break;
 8009518:	2305      	movs	r3, #5
 800951a:	75fb      	strb	r3, [r7, #23]
 800951c:	e019      	b.n	8009552 <follow_path+0xde>
				dp->obj.c_ofs = dp->blk_ofs;
				init_alloc_info(fs, &dp->obj);	/* Open next directory */
			} else
#endif
			{
				dp->obj.sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	691b      	ldr	r3, [r3, #16]
 8009528:	693a      	ldr	r2, [r7, #16]
 800952a:	8992      	ldrh	r2, [r2, #12]
 800952c:	fbb3 f0f2 	udiv	r0, r3, r2
 8009530:	fb00 f202 	mul.w	r2, r0, r2
 8009534:	1a9b      	subs	r3, r3, r2
 8009536:	440b      	add	r3, r1
 8009538:	4619      	mov	r1, r3
 800953a:	6938      	ldr	r0, [r7, #16]
 800953c:	f7ff fdfc 	bl	8009138 <ld_clust>
 8009540:	4602      	mov	r2, r0
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009546:	e7bb      	b.n	80094c0 <follow_path+0x4c>
			if (res != FR_OK) break;
 8009548:	bf00      	nop
 800954a:	e002      	b.n	8009552 <follow_path+0xde>
				break;
 800954c:	bf00      	nop
 800954e:	e000      	b.n	8009552 <follow_path+0xde>
			if (ns & NS_LAST) break;		/* Last segment matched. Function completed. */
 8009550:	bf00      	nop
			}
		}
	}

	return res;
 8009552:	7dfb      	ldrb	r3, [r7, #23]
}
 8009554:	4618      	mov	r0, r3
 8009556:	3718      	adds	r7, #24
 8009558:	46bd      	mov	sp, r7
 800955a:	bd80      	pop	{r7, pc}

0800955c <get_ldnumber>:
/*-----------------------------------------------------------------------*/

static int get_ldnumber (	/* Returns logical drive number (-1:invalid drive number or null pointer) */
	const TCHAR** path		/* Pointer to pointer to the path name */
)
{
 800955c:	b480      	push	{r7}
 800955e:	b08b      	sub	sp, #44	@ 0x2c
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
	const TCHAR *tp;
	const TCHAR *tt;
	TCHAR tc;
	int i;
	int vol = -1;
 8009564:	f04f 33ff 	mov.w	r3, #4294967295
 8009568:	617b      	str	r3, [r7, #20]
#if FF_STR_VOLUME_ID		/* Find string volume ID */
	const char *sp;
	char c;
#endif

	tt = tp = *path;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009572:	623b      	str	r3, [r7, #32]
	if (!tp) return vol;	/* Invalid path name? */
 8009574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009576:	2b00      	cmp	r3, #0
 8009578:	d101      	bne.n	800957e <get_ldnumber+0x22>
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	e080      	b.n	8009680 <get_ldnumber+0x124>
	do {					/* Find a colon in the path */
		tc = *tt++;
 800957e:	6a3b      	ldr	r3, [r7, #32]
 8009580:	1c5a      	adds	r2, r3, #1
 8009582:	623a      	str	r2, [r7, #32]
 8009584:	781b      	ldrb	r3, [r3, #0]
 8009586:	77fb      	strb	r3, [r7, #31]
	} while (!IsTerminator(tc) && tc != ':');
 8009588:	7ffb      	ldrb	r3, [r7, #31]
 800958a:	2b20      	cmp	r3, #32
 800958c:	d902      	bls.n	8009594 <get_ldnumber+0x38>
 800958e:	7ffb      	ldrb	r3, [r7, #31]
 8009590:	2b3a      	cmp	r3, #58	@ 0x3a
 8009592:	d1f4      	bne.n	800957e <get_ldnumber+0x22>

	if (tc == ':') {	/* DOS/Windows style volume ID? */
 8009594:	7ffb      	ldrb	r3, [r7, #31]
 8009596:	2b3a      	cmp	r3, #58	@ 0x3a
 8009598:	d11c      	bne.n	80095d4 <get_ldnumber+0x78>
		i = FF_VOLUMES;
 800959a:	2302      	movs	r3, #2
 800959c:	61bb      	str	r3, [r7, #24]
		if (IsDigit(*tp) && tp + 2 == tt) {	/* Is there a numeric volume ID + colon? */
 800959e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095a0:	781b      	ldrb	r3, [r3, #0]
 80095a2:	2b2f      	cmp	r3, #47	@ 0x2f
 80095a4:	d90c      	bls.n	80095c0 <get_ldnumber+0x64>
 80095a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095a8:	781b      	ldrb	r3, [r3, #0]
 80095aa:	2b39      	cmp	r3, #57	@ 0x39
 80095ac:	d808      	bhi.n	80095c0 <get_ldnumber+0x64>
 80095ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095b0:	3302      	adds	r3, #2
 80095b2:	6a3a      	ldr	r2, [r7, #32]
 80095b4:	429a      	cmp	r2, r3
 80095b6:	d103      	bne.n	80095c0 <get_ldnumber+0x64>
			i = (int)*tp - '0';	/* Get the LD number */
 80095b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ba:	781b      	ldrb	r3, [r3, #0]
 80095bc:	3b30      	subs	r3, #48	@ 0x30
 80095be:	61bb      	str	r3, [r7, #24]
					if (IsLower(tc)) tc -= 0x20;
				} while (c && (TCHAR)c == tc);
			} while ((c || tp != tt) && ++i < FF_VOLUMES);	/* Repeat for each id until pattern match */
		}
#endif
		if (i < FF_VOLUMES) {	/* If a volume ID is found, get the drive number and strip it */
 80095c0:	69bb      	ldr	r3, [r7, #24]
 80095c2:	2b01      	cmp	r3, #1
 80095c4:	dc04      	bgt.n	80095d0 <get_ldnumber+0x74>
			vol = i;		/* Drive number */
 80095c6:	69bb      	ldr	r3, [r7, #24]
 80095c8:	617b      	str	r3, [r7, #20]
			*path = tt;		/* Snip the drive prefix off */
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	6a3a      	ldr	r2, [r7, #32]
 80095ce:	601a      	str	r2, [r3, #0]
		}
		return vol;
 80095d0:	697b      	ldr	r3, [r7, #20]
 80095d2:	e055      	b.n	8009680 <get_ldnumber+0x124>
	}
#if FF_STR_VOLUME_ID == 2		/* Unix style volume ID is enabled */
	if (*tp == '/') {			/* Is there a volume ID? */
 80095d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d6:	781b      	ldrb	r3, [r3, #0]
 80095d8:	2b2f      	cmp	r3, #47	@ 0x2f
 80095da:	d14e      	bne.n	800967a <get_ldnumber+0x11e>
		while (*(tp + 1) == '/') tp++;	/* Skip duplicated separator */
 80095dc:	e002      	b.n	80095e4 <get_ldnumber+0x88>
 80095de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095e0:	3301      	adds	r3, #1
 80095e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80095e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095e6:	3301      	adds	r3, #1
 80095e8:	781b      	ldrb	r3, [r3, #0]
 80095ea:	2b2f      	cmp	r3, #47	@ 0x2f
 80095ec:	d0f7      	beq.n	80095de <get_ldnumber+0x82>
		i = 0;
 80095ee:	2300      	movs	r3, #0
 80095f0:	61bb      	str	r3, [r7, #24]
		do {
			tt = tp; sp = VolumeStr[i]; /* Path name and this string volume ID */
 80095f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f4:	623b      	str	r3, [r7, #32]
 80095f6:	4a25      	ldr	r2, [pc, #148]	@ (800968c <get_ldnumber+0x130>)
 80095f8:	69bb      	ldr	r3, [r7, #24]
 80095fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80095fe:	613b      	str	r3, [r7, #16]
			do {	/* Compare the volume ID with path name */
				c = *sp++; tc = *(++tt);
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	1c5a      	adds	r2, r3, #1
 8009604:	613a      	str	r2, [r7, #16]
 8009606:	781b      	ldrb	r3, [r3, #0]
 8009608:	73fb      	strb	r3, [r7, #15]
 800960a:	6a3b      	ldr	r3, [r7, #32]
 800960c:	3301      	adds	r3, #1
 800960e:	623b      	str	r3, [r7, #32]
 8009610:	6a3b      	ldr	r3, [r7, #32]
 8009612:	781b      	ldrb	r3, [r3, #0]
 8009614:	77fb      	strb	r3, [r7, #31]
				if (IsLower(c)) c -= 0x20;
 8009616:	7bfb      	ldrb	r3, [r7, #15]
 8009618:	2b60      	cmp	r3, #96	@ 0x60
 800961a:	d905      	bls.n	8009628 <get_ldnumber+0xcc>
 800961c:	7bfb      	ldrb	r3, [r7, #15]
 800961e:	2b7a      	cmp	r3, #122	@ 0x7a
 8009620:	d802      	bhi.n	8009628 <get_ldnumber+0xcc>
 8009622:	7bfb      	ldrb	r3, [r7, #15]
 8009624:	3b20      	subs	r3, #32
 8009626:	73fb      	strb	r3, [r7, #15]
				if (IsLower(tc)) tc -= 0x20;
 8009628:	7ffb      	ldrb	r3, [r7, #31]
 800962a:	2b60      	cmp	r3, #96	@ 0x60
 800962c:	d905      	bls.n	800963a <get_ldnumber+0xde>
 800962e:	7ffb      	ldrb	r3, [r7, #31]
 8009630:	2b7a      	cmp	r3, #122	@ 0x7a
 8009632:	d802      	bhi.n	800963a <get_ldnumber+0xde>
 8009634:	7ffb      	ldrb	r3, [r7, #31]
 8009636:	3b20      	subs	r3, #32
 8009638:	77fb      	strb	r3, [r7, #31]
			} while (c && (TCHAR)c == tc);
 800963a:	7bfb      	ldrb	r3, [r7, #15]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d003      	beq.n	8009648 <get_ldnumber+0xec>
 8009640:	7bfa      	ldrb	r2, [r7, #15]
 8009642:	7ffb      	ldrb	r3, [r7, #31]
 8009644:	429a      	cmp	r2, r3
 8009646:	d0db      	beq.n	8009600 <get_ldnumber+0xa4>
		} while ((c || (tc != '/' && !IsTerminator(tc))) && ++i < FF_VOLUMES);	/* Repeat for each ID until pattern match */
 8009648:	7bfb      	ldrb	r3, [r7, #15]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d105      	bne.n	800965a <get_ldnumber+0xfe>
 800964e:	7ffb      	ldrb	r3, [r7, #31]
 8009650:	2b2f      	cmp	r3, #47	@ 0x2f
 8009652:	d008      	beq.n	8009666 <get_ldnumber+0x10a>
 8009654:	7ffb      	ldrb	r3, [r7, #31]
 8009656:	2b20      	cmp	r3, #32
 8009658:	d905      	bls.n	8009666 <get_ldnumber+0x10a>
 800965a:	69bb      	ldr	r3, [r7, #24]
 800965c:	3301      	adds	r3, #1
 800965e:	61bb      	str	r3, [r7, #24]
 8009660:	69bb      	ldr	r3, [r7, #24]
 8009662:	2b01      	cmp	r3, #1
 8009664:	ddc5      	ble.n	80095f2 <get_ldnumber+0x96>
		if (i < FF_VOLUMES) {	/* If a volume ID is found, get the drive number and strip it */
 8009666:	69bb      	ldr	r3, [r7, #24]
 8009668:	2b01      	cmp	r3, #1
 800966a:	dc04      	bgt.n	8009676 <get_ldnumber+0x11a>
			vol = i;		/* Drive number */
 800966c:	69bb      	ldr	r3, [r7, #24]
 800966e:	617b      	str	r3, [r7, #20]
			*path = tt;		/* Snip the drive prefix off */
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6a3a      	ldr	r2, [r7, #32]
 8009674:	601a      	str	r2, [r3, #0]
		}
		return vol;
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	e002      	b.n	8009680 <get_ldnumber+0x124>
#endif
	/* No drive prefix is found */
#if FF_FS_RPATH != 0
	vol = CurrVol;	/* Default drive is current drive */
#else
	vol = 0;		/* Default drive is 0 */
 800967a:	2300      	movs	r3, #0
 800967c:	617b      	str	r3, [r7, #20]
#endif
	return vol;		/* Return the default drive */
 800967e:	697b      	ldr	r3, [r7, #20]
}
 8009680:	4618      	mov	r0, r3
 8009682:	372c      	adds	r7, #44	@ 0x2c
 8009684:	46bd      	mov	sp, r7
 8009686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968a:	4770      	bx	lr
 800968c:	20000004 	.word	0x20000004

08009690 <check_fs>:

static UINT check_fs (	/* 0:FAT/FAT32 VBR, 1:exFAT VBR, 2:Not FAT and valid BS, 3:Not FAT and invalid BS, 4:Disk error */
	FATFS* fs,			/* Filesystem object */
	LBA_t sect			/* Sector to load and check if it is an FAT-VBR or not */
)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
 8009698:	6039      	str	r1, [r7, #0]
	WORD w, sign;
	BYTE b;


	fs->wflag = 0; fs->winsect = (LBA_t)0 - 1;		/* Invaidate window */
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2200      	movs	r2, #0
 800969e:	711a      	strb	r2, [r3, #4]
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f04f 32ff 	mov.w	r2, #4294967295
 80096a6:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load the boot sector */
 80096a8:	6839      	ldr	r1, [r7, #0]
 80096aa:	6878      	ldr	r0, [r7, #4]
 80096ac:	f7fe ffa9 	bl	8008602 <move_window>
 80096b0:	4603      	mov	r3, r0
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d001      	beq.n	80096ba <check_fs+0x2a>
 80096b6:	2304      	movs	r3, #4
 80096b8:	e088      	b.n	80097cc <check_fs+0x13c>
	sign = ld_word(fs->win + BS_55AA);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	3334      	adds	r3, #52	@ 0x34
 80096be:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80096c2:	4618      	mov	r0, r3
 80096c4:	f7fe febc 	bl	8008440 <ld_word>
 80096c8:	4603      	mov	r3, r0
 80096ca:	81fb      	strh	r3, [r7, #14]
#if FF_FS_EXFAT
	if (sign == 0xAA55 && !memcmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;	/* It is an exFAT VBR */
#endif
	b = fs->win[BS_JmpBoot];
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80096d2:	737b      	strb	r3, [r7, #13]
	if (b == 0xEB || b == 0xE9 || b == 0xE8) {	/* Valid JumpBoot code? (short jump, near jump or near call) */
 80096d4:	7b7b      	ldrb	r3, [r7, #13]
 80096d6:	2beb      	cmp	r3, #235	@ 0xeb
 80096d8:	d005      	beq.n	80096e6 <check_fs+0x56>
 80096da:	7b7b      	ldrb	r3, [r7, #13]
 80096dc:	2be9      	cmp	r3, #233	@ 0xe9
 80096de:	d002      	beq.n	80096e6 <check_fs+0x56>
 80096e0:	7b7b      	ldrb	r3, [r7, #13]
 80096e2:	2be8      	cmp	r3, #232	@ 0xe8
 80096e4:	d16a      	bne.n	80097bc <check_fs+0x12c>
		if (sign == 0xAA55 && !memcmp(fs->win + BS_FilSysType32, "FAT32   ", 8)) {
 80096e6:	89fb      	ldrh	r3, [r7, #14]
 80096e8:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 80096ec:	4293      	cmp	r3, r2
 80096ee:	d10c      	bne.n	800970a <check_fs+0x7a>
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	3334      	adds	r3, #52	@ 0x34
 80096f4:	3352      	adds	r3, #82	@ 0x52
 80096f6:	2208      	movs	r2, #8
 80096f8:	4936      	ldr	r1, [pc, #216]	@ (80097d4 <check_fs+0x144>)
 80096fa:	4618      	mov	r0, r3
 80096fc:	f00c ff44 	bl	8016588 <memcmp>
 8009700:	4603      	mov	r3, r0
 8009702:	2b00      	cmp	r3, #0
 8009704:	d101      	bne.n	800970a <check_fs+0x7a>
			return 0;	/* It is an FAT32 VBR */
 8009706:	2300      	movs	r3, #0
 8009708:	e060      	b.n	80097cc <check_fs+0x13c>
		}
		/* FAT volumes formatted with early MS-DOS lack BS_55AA and BS_FilSysType, so FAT VBR needs to be identified without them. */
		w = ld_word(fs->win + BPB_BytsPerSec);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	3334      	adds	r3, #52	@ 0x34
 800970e:	330b      	adds	r3, #11
 8009710:	4618      	mov	r0, r3
 8009712:	f7fe fe95 	bl	8008440 <ld_word>
 8009716:	4603      	mov	r3, r0
 8009718:	817b      	strh	r3, [r7, #10]
		b = fs->win[BPB_SecPerClus];
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009720:	737b      	strb	r3, [r7, #13]
		if ((w & (w - 1)) == 0 && w >= FF_MIN_SS && w <= FF_MAX_SS	/* Properness of sector size (512-4096 and 2^n) */
 8009722:	897a      	ldrh	r2, [r7, #10]
 8009724:	897b      	ldrh	r3, [r7, #10]
 8009726:	3b01      	subs	r3, #1
 8009728:	4013      	ands	r3, r2
 800972a:	2b00      	cmp	r3, #0
 800972c:	d146      	bne.n	80097bc <check_fs+0x12c>
 800972e:	897b      	ldrh	r3, [r7, #10]
 8009730:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009734:	d342      	bcc.n	80097bc <check_fs+0x12c>
 8009736:	897b      	ldrh	r3, [r7, #10]
 8009738:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800973c:	d83e      	bhi.n	80097bc <check_fs+0x12c>
			&& b != 0 && (b & (b - 1)) == 0				/* Properness of cluster size (2^n) */
 800973e:	7b7b      	ldrb	r3, [r7, #13]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d03b      	beq.n	80097bc <check_fs+0x12c>
 8009744:	7b7a      	ldrb	r2, [r7, #13]
 8009746:	7b7b      	ldrb	r3, [r7, #13]
 8009748:	3b01      	subs	r3, #1
 800974a:	4013      	ands	r3, r2
 800974c:	2b00      	cmp	r3, #0
 800974e:	d135      	bne.n	80097bc <check_fs+0x12c>
			&& ld_word(fs->win + BPB_RsvdSecCnt) != 0	/* Properness of reserved sectors (MNBZ) */
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	3334      	adds	r3, #52	@ 0x34
 8009754:	330e      	adds	r3, #14
 8009756:	4618      	mov	r0, r3
 8009758:	f7fe fe72 	bl	8008440 <ld_word>
 800975c:	4603      	mov	r3, r0
 800975e:	2b00      	cmp	r3, #0
 8009760:	d02c      	beq.n	80097bc <check_fs+0x12c>
			&& (UINT)fs->win[BPB_NumFATs] - 1 <= 1		/* Properness of FATs (1 or 2) */
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009768:	3b01      	subs	r3, #1
 800976a:	2b01      	cmp	r3, #1
 800976c:	d826      	bhi.n	80097bc <check_fs+0x12c>
			&& ld_word(fs->win + BPB_RootEntCnt) != 0	/* Properness of root dir entries (MNBZ) */
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	3334      	adds	r3, #52	@ 0x34
 8009772:	3311      	adds	r3, #17
 8009774:	4618      	mov	r0, r3
 8009776:	f7fe fe63 	bl	8008440 <ld_word>
 800977a:	4603      	mov	r3, r0
 800977c:	2b00      	cmp	r3, #0
 800977e:	d01d      	beq.n	80097bc <check_fs+0x12c>
			&& (ld_word(fs->win + BPB_TotSec16) >= 128 || ld_dword(fs->win + BPB_TotSec32) >= 0x10000)	/* Properness of volume sectors (>=128) */
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	3334      	adds	r3, #52	@ 0x34
 8009784:	3313      	adds	r3, #19
 8009786:	4618      	mov	r0, r3
 8009788:	f7fe fe5a 	bl	8008440 <ld_word>
 800978c:	4603      	mov	r3, r0
 800978e:	2b7f      	cmp	r3, #127	@ 0x7f
 8009790:	d809      	bhi.n	80097a6 <check_fs+0x116>
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	3334      	adds	r3, #52	@ 0x34
 8009796:	3320      	adds	r3, #32
 8009798:	4618      	mov	r0, r3
 800979a:	f7fe fe6a 	bl	8008472 <ld_dword>
 800979e:	4603      	mov	r3, r0
 80097a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097a4:	d30a      	bcc.n	80097bc <check_fs+0x12c>
			&& ld_word(fs->win + BPB_FATSz16) != 0) {	/* Properness of FAT size (MNBZ) */
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	3334      	adds	r3, #52	@ 0x34
 80097aa:	3316      	adds	r3, #22
 80097ac:	4618      	mov	r0, r3
 80097ae:	f7fe fe47 	bl	8008440 <ld_word>
 80097b2:	4603      	mov	r3, r0
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d001      	beq.n	80097bc <check_fs+0x12c>
				return 0;	/* It can be presumed an FAT VBR */
 80097b8:	2300      	movs	r3, #0
 80097ba:	e007      	b.n	80097cc <check_fs+0x13c>
		}
	}
	return sign == 0xAA55 ? 2 : 3;	/* Not an FAT VBR (valid or invalid BS) */
 80097bc:	89fb      	ldrh	r3, [r7, #14]
 80097be:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 80097c2:	4293      	cmp	r3, r2
 80097c4:	d101      	bne.n	80097ca <check_fs+0x13a>
 80097c6:	2302      	movs	r3, #2
 80097c8:	e000      	b.n	80097cc <check_fs+0x13c>
 80097ca:	2303      	movs	r3, #3
}
 80097cc:	4618      	mov	r0, r3
 80097ce:	3710      	adds	r7, #16
 80097d0:	46bd      	mov	sp, r7
 80097d2:	bd80      	pop	{r7, pc}
 80097d4:	08017c3c 	.word	0x08017c3c

080097d8 <find_volume>:

static UINT find_volume (	/* Returns BS status found in the hosting drive */
	FATFS* fs,		/* Filesystem object */
	UINT part		/* Partition to fined = 0:find as SFD and partitions, >0:forced partition number */
)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b088      	sub	sp, #32
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
 80097e0:	6039      	str	r1, [r7, #0]
	UINT fmt, i;
	DWORD mbr_pt[4];


	fmt = check_fs(fs, 0);				/* Load sector 0 and check if it is an FAT VBR as SFD format */
 80097e2:	2100      	movs	r1, #0
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f7ff ff53 	bl	8009690 <check_fs>
 80097ea:	61b8      	str	r0, [r7, #24]
	if (fmt != 2 && (fmt >= 3 || part == 0)) return fmt;	/* Returns if it is an FAT VBR as auto scan, not a BS or disk error */
 80097ec:	69bb      	ldr	r3, [r7, #24]
 80097ee:	2b02      	cmp	r3, #2
 80097f0:	d007      	beq.n	8009802 <find_volume+0x2a>
 80097f2:	69bb      	ldr	r3, [r7, #24]
 80097f4:	2b02      	cmp	r3, #2
 80097f6:	d802      	bhi.n	80097fe <find_volume+0x26>
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d101      	bne.n	8009802 <find_volume+0x2a>
 80097fe:	69bb      	ldr	r3, [r7, #24]
 8009800:	e045      	b.n	800988e <find_volume+0xb6>
		}
		return 3;	/* Not found */
	}
#endif
	if (FF_MULTI_PARTITION && part > 4) return 3;	/* MBR has 4 partitions max */
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 8009802:	2300      	movs	r3, #0
 8009804:	61fb      	str	r3, [r7, #28]
 8009806:	e014      	b.n	8009832 <find_volume+0x5a>
		mbr_pt[i] = ld_dword(fs->win + MBR_Table + i * SZ_PTE + PTE_StLba);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800980e:	69fb      	ldr	r3, [r7, #28]
 8009810:	011b      	lsls	r3, r3, #4
 8009812:	f503 73e3 	add.w	r3, r3, #454	@ 0x1c6
 8009816:	4413      	add	r3, r2
 8009818:	4618      	mov	r0, r3
 800981a:	f7fe fe2a 	bl	8008472 <ld_dword>
 800981e:	4602      	mov	r2, r0
 8009820:	69fb      	ldr	r3, [r7, #28]
 8009822:	009b      	lsls	r3, r3, #2
 8009824:	3320      	adds	r3, #32
 8009826:	443b      	add	r3, r7
 8009828:	f843 2c18 	str.w	r2, [r3, #-24]
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 800982c:	69fb      	ldr	r3, [r7, #28]
 800982e:	3301      	adds	r3, #1
 8009830:	61fb      	str	r3, [r7, #28]
 8009832:	69fb      	ldr	r3, [r7, #28]
 8009834:	2b03      	cmp	r3, #3
 8009836:	d9e7      	bls.n	8009808 <find_volume+0x30>
	}
	i = part ? part - 1 : 0;		/* Table index to find first */
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d002      	beq.n	8009844 <find_volume+0x6c>
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	3b01      	subs	r3, #1
 8009842:	e000      	b.n	8009846 <find_volume+0x6e>
 8009844:	2300      	movs	r3, #0
 8009846:	61fb      	str	r3, [r7, #28]
	do {							/* Find an FAT volume */
		fmt = mbr_pt[i] ? check_fs(fs, mbr_pt[i]) : 3;	/* Check if the partition is FAT */
 8009848:	69fb      	ldr	r3, [r7, #28]
 800984a:	009b      	lsls	r3, r3, #2
 800984c:	3320      	adds	r3, #32
 800984e:	443b      	add	r3, r7
 8009850:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d00b      	beq.n	8009870 <find_volume+0x98>
 8009858:	69fb      	ldr	r3, [r7, #28]
 800985a:	009b      	lsls	r3, r3, #2
 800985c:	3320      	adds	r3, #32
 800985e:	443b      	add	r3, r7
 8009860:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8009864:	4619      	mov	r1, r3
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f7ff ff12 	bl	8009690 <check_fs>
 800986c:	4603      	mov	r3, r0
 800986e:	e000      	b.n	8009872 <find_volume+0x9a>
 8009870:	2303      	movs	r3, #3
 8009872:	61bb      	str	r3, [r7, #24]
	} while (part == 0 && fmt >= 2 && ++i < 4);
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d108      	bne.n	800988c <find_volume+0xb4>
 800987a:	69bb      	ldr	r3, [r7, #24]
 800987c:	2b01      	cmp	r3, #1
 800987e:	d905      	bls.n	800988c <find_volume+0xb4>
 8009880:	69fb      	ldr	r3, [r7, #28]
 8009882:	3301      	adds	r3, #1
 8009884:	61fb      	str	r3, [r7, #28]
 8009886:	69fb      	ldr	r3, [r7, #28]
 8009888:	2b03      	cmp	r3, #3
 800988a:	d9dd      	bls.n	8009848 <find_volume+0x70>
	return fmt;
 800988c:	69bb      	ldr	r3, [r7, #24]
}
 800988e:	4618      	mov	r0, r3
 8009890:	3720      	adds	r7, #32
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
	...

08009898 <mount_volume>:
static FRESULT mount_volume (	/* FR_OK(0): successful, !=0: an error occurred */
	const TCHAR** path,			/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,				/* Pointer to pointer to the found filesystem object */
	BYTE mode					/* Desiered access mode to check write protection */
)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b090      	sub	sp, #64	@ 0x40
 800989c:	af00      	add	r7, sp, #0
 800989e:	60f8      	str	r0, [r7, #12]
 80098a0:	60b9      	str	r1, [r7, #8]
 80098a2:	4613      	mov	r3, r2
 80098a4:	71fb      	strb	r3, [r7, #7]
	WORD nrsv;
	UINT fmt;


	/* Get logical drive number */
	*rfs = 0;
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	2200      	movs	r2, #0
 80098aa:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80098ac:	68f8      	ldr	r0, [r7, #12]
 80098ae:	f7ff fe55 	bl	800955c <get_ldnumber>
 80098b2:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (vol < 0) return FR_INVALID_DRIVE;
 80098b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	da01      	bge.n	80098be <mount_volume+0x26>
 80098ba:	230b      	movs	r3, #11
 80098bc:	e207      	b.n	8009cce <mount_volume+0x436>

	/* Check if the filesystem object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the filesystem object */
 80098be:	4aa2      	ldr	r2, [pc, #648]	@ (8009b48 <mount_volume+0x2b0>)
 80098c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80098c6:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!fs) return FR_NOT_ENABLED;		/* Is the filesystem object available? */
 80098c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d101      	bne.n	80098d2 <mount_volume+0x3a>
 80098ce:	230c      	movs	r3, #12
 80098d0:	e1fd      	b.n	8009cce <mount_volume+0x436>
#if FF_FS_REENTRANT
	if (!lock_volume(fs, 1)) return FR_TIMEOUT;	/* Lock the volume, and system if needed */
#endif
	*rfs = fs;							/* Return pointer to the filesystem object */
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80098d6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80098d8:	79fb      	ldrb	r3, [r7, #7]
 80098da:	f023 0301 	bic.w	r3, r3, #1
 80098de:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type != 0) {				/* If the volume has been mounted */
 80098e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d01a      	beq.n	800991e <mount_volume+0x86>
		stat = disk_status(fs->pdrv);
 80098e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ea:	785b      	ldrb	r3, [r3, #1]
 80098ec:	4618      	mov	r0, r3
 80098ee:	f7fe fc6f 	bl	80081d0 <disk_status>
 80098f2:	4603      	mov	r3, r0
 80098f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80098f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80098fc:	f003 0301 	and.w	r3, r3, #1
 8009900:	2b00      	cmp	r3, #0
 8009902:	d10c      	bne.n	800991e <mount_volume+0x86>
			if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009904:	79fb      	ldrb	r3, [r7, #7]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d007      	beq.n	800991a <mount_volume+0x82>
 800990a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800990e:	f003 0304 	and.w	r3, r3, #4
 8009912:	2b00      	cmp	r3, #0
 8009914:	d001      	beq.n	800991a <mount_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009916:	230a      	movs	r3, #10
 8009918:	e1d9      	b.n	8009cce <mount_volume+0x436>
			}
			return FR_OK;				/* The filesystem object is already valid */
 800991a:	2300      	movs	r3, #0
 800991c:	e1d7      	b.n	8009cce <mount_volume+0x436>
	}

	/* The filesystem object is not valid. */
	/* Following code attempts to mount the volume. (find an FAT volume, analyze the BPB and initialize the filesystem object) */

	fs->fs_type = 0;					/* Invalidate the filesystem object */
 800991e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009920:	2200      	movs	r2, #0
 8009922:	701a      	strb	r2, [r3, #0]
	stat = disk_initialize(fs->pdrv);	/* Initialize the volume hosting physical drive */
 8009924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009926:	785b      	ldrb	r3, [r3, #1]
 8009928:	4618      	mov	r0, r3
 800992a:	f7fe fc79 	bl	8008220 <disk_initialize>
 800992e:	4603      	mov	r3, r0
 8009930:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009934:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009938:	f003 0301 	and.w	r3, r3, #1
 800993c:	2b00      	cmp	r3, #0
 800993e:	d001      	beq.n	8009944 <mount_volume+0xac>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009940:	2303      	movs	r3, #3
 8009942:	e1c4      	b.n	8009cce <mount_volume+0x436>
	}
	if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009944:	79fb      	ldrb	r3, [r7, #7]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d007      	beq.n	800995a <mount_volume+0xc2>
 800994a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800994e:	f003 0304 	and.w	r3, r3, #4
 8009952:	2b00      	cmp	r3, #0
 8009954:	d001      	beq.n	800995a <mount_volume+0xc2>
		return FR_WRITE_PROTECTED;
 8009956:	230a      	movs	r3, #10
 8009958:	e1b9      	b.n	8009cce <mount_volume+0x436>
	}
#if FF_MAX_SS != FF_MIN_SS				/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800995a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800995c:	7858      	ldrb	r0, [r3, #1]
 800995e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009960:	330c      	adds	r3, #12
 8009962:	461a      	mov	r2, r3
 8009964:	2102      	movs	r1, #2
 8009966:	f7fe fce9 	bl	800833c <disk_ioctl>
 800996a:	4603      	mov	r3, r0
 800996c:	2b00      	cmp	r3, #0
 800996e:	d001      	beq.n	8009974 <mount_volume+0xdc>
 8009970:	2301      	movs	r3, #1
 8009972:	e1ac      	b.n	8009cce <mount_volume+0x436>
	if (SS(fs) > FF_MAX_SS || SS(fs) < FF_MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8009974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009976:	899b      	ldrh	r3, [r3, #12]
 8009978:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800997c:	d80d      	bhi.n	800999a <mount_volume+0x102>
 800997e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009980:	899b      	ldrh	r3, [r3, #12]
 8009982:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009986:	d308      	bcc.n	800999a <mount_volume+0x102>
 8009988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800998a:	899b      	ldrh	r3, [r3, #12]
 800998c:	461a      	mov	r2, r3
 800998e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009990:	899b      	ldrh	r3, [r3, #12]
 8009992:	3b01      	subs	r3, #1
 8009994:	4013      	ands	r3, r2
 8009996:	2b00      	cmp	r3, #0
 8009998:	d001      	beq.n	800999e <mount_volume+0x106>
 800999a:	2301      	movs	r3, #1
 800999c:	e197      	b.n	8009cce <mount_volume+0x436>
#endif

	/* Find an FAT volume on the hosting drive */
	fmt = find_volume(fs, LD2PT(vol));
 800999e:	2100      	movs	r1, #0
 80099a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099a2:	f7ff ff19 	bl	80097d8 <find_volume>
 80099a6:	6338      	str	r0, [r7, #48]	@ 0x30
	if (fmt == 4) return FR_DISK_ERR;		/* An error occurred in the disk I/O layer */
 80099a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099aa:	2b04      	cmp	r3, #4
 80099ac:	d101      	bne.n	80099b2 <mount_volume+0x11a>
 80099ae:	2301      	movs	r3, #1
 80099b0:	e18d      	b.n	8009cce <mount_volume+0x436>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80099b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099b4:	2b01      	cmp	r3, #1
 80099b6:	d901      	bls.n	80099bc <mount_volume+0x124>
 80099b8:	230d      	movs	r3, #13
 80099ba:	e188      	b.n	8009cce <mount_volume+0x436>
	bsect = fs->winsect;					/* Volume offset in the hosting physical drive */
 80099bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099c0:	623b      	str	r3, [r7, #32]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* FF_FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80099c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099c4:	3334      	adds	r3, #52	@ 0x34
 80099c6:	330b      	adds	r3, #11
 80099c8:	4618      	mov	r0, r3
 80099ca:	f7fe fd39 	bl	8008440 <ld_word>
 80099ce:	4603      	mov	r3, r0
 80099d0:	461a      	mov	r2, r3
 80099d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099d4:	899b      	ldrh	r3, [r3, #12]
 80099d6:	429a      	cmp	r2, r3
 80099d8:	d001      	beq.n	80099de <mount_volume+0x146>
 80099da:	230d      	movs	r3, #13
 80099dc:	e177      	b.n	8009cce <mount_volume+0x436>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80099de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099e0:	3334      	adds	r3, #52	@ 0x34
 80099e2:	3316      	adds	r3, #22
 80099e4:	4618      	mov	r0, r3
 80099e6:	f7fe fd2b 	bl	8008440 <ld_word>
 80099ea:	4603      	mov	r3, r0
 80099ec:	63bb      	str	r3, [r7, #56]	@ 0x38
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80099ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d106      	bne.n	8009a02 <mount_volume+0x16a>
 80099f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099f6:	3334      	adds	r3, #52	@ 0x34
 80099f8:	3324      	adds	r3, #36	@ 0x24
 80099fa:	4618      	mov	r0, r3
 80099fc:	f7fe fd39 	bl	8008472 <ld_dword>
 8009a00:	63b8      	str	r0, [r7, #56]	@ 0x38
		fs->fsize = fasize;
 8009a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a04:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009a06:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8009a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a0a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8009a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a10:	70da      	strb	r2, [r3, #3]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a14:	78db      	ldrb	r3, [r3, #3]
 8009a16:	2b01      	cmp	r3, #1
 8009a18:	d005      	beq.n	8009a26 <mount_volume+0x18e>
 8009a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a1c:	78db      	ldrb	r3, [r3, #3]
 8009a1e:	2b02      	cmp	r3, #2
 8009a20:	d001      	beq.n	8009a26 <mount_volume+0x18e>
 8009a22:	230d      	movs	r3, #13
 8009a24:	e153      	b.n	8009cce <mount_volume+0x436>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a28:	78db      	ldrb	r3, [r3, #3]
 8009a2a:	461a      	mov	r2, r3
 8009a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a2e:	fb02 f303 	mul.w	r3, r2, r3
 8009a32:	63bb      	str	r3, [r7, #56]	@ 0x38

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a3a:	461a      	mov	r2, r3
 8009a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a3e:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8009a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a42:	895b      	ldrh	r3, [r3, #10]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d008      	beq.n	8009a5a <mount_volume+0x1c2>
 8009a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a4a:	895b      	ldrh	r3, [r3, #10]
 8009a4c:	461a      	mov	r2, r3
 8009a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a50:	895b      	ldrh	r3, [r3, #10]
 8009a52:	3b01      	subs	r3, #1
 8009a54:	4013      	ands	r3, r2
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d001      	beq.n	8009a5e <mount_volume+0x1c6>
 8009a5a:	230d      	movs	r3, #13
 8009a5c:	e137      	b.n	8009cce <mount_volume+0x436>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a60:	3334      	adds	r3, #52	@ 0x34
 8009a62:	3311      	adds	r3, #17
 8009a64:	4618      	mov	r0, r3
 8009a66:	f7fe fceb 	bl	8008440 <ld_word>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	461a      	mov	r2, r3
 8009a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a70:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a74:	891b      	ldrh	r3, [r3, #8]
 8009a76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a78:	8992      	ldrh	r2, [r2, #12]
 8009a7a:	0952      	lsrs	r2, r2, #5
 8009a7c:	b292      	uxth	r2, r2
 8009a7e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009a82:	fb01 f202 	mul.w	r2, r1, r2
 8009a86:	1a9b      	subs	r3, r3, r2
 8009a88:	b29b      	uxth	r3, r3
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d001      	beq.n	8009a92 <mount_volume+0x1fa>
 8009a8e:	230d      	movs	r3, #13
 8009a90:	e11d      	b.n	8009cce <mount_volume+0x436>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a94:	3334      	adds	r3, #52	@ 0x34
 8009a96:	3313      	adds	r3, #19
 8009a98:	4618      	mov	r0, r3
 8009a9a:	f7fe fcd1 	bl	8008440 <ld_word>
 8009a9e:	4603      	mov	r3, r0
 8009aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009aa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d106      	bne.n	8009ab6 <mount_volume+0x21e>
 8009aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aaa:	3334      	adds	r3, #52	@ 0x34
 8009aac:	3320      	adds	r3, #32
 8009aae:	4618      	mov	r0, r3
 8009ab0:	f7fe fcdf 	bl	8008472 <ld_dword>
 8009ab4:	63f8      	str	r0, [r7, #60]	@ 0x3c

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8009ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ab8:	3334      	adds	r3, #52	@ 0x34
 8009aba:	330e      	adds	r3, #14
 8009abc:	4618      	mov	r0, r3
 8009abe:	f7fe fcbf 	bl	8008440 <ld_word>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	83fb      	strh	r3, [r7, #30]
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009ac6:	8bfb      	ldrh	r3, [r7, #30]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d101      	bne.n	8009ad0 <mount_volume+0x238>
 8009acc:	230d      	movs	r3, #13
 8009ace:	e0fe      	b.n	8009cce <mount_volume+0x436>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009ad0:	8bfa      	ldrh	r2, [r7, #30]
 8009ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ad4:	4413      	add	r3, r2
 8009ad6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009ad8:	8911      	ldrh	r1, [r2, #8]
 8009ada:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009adc:	8992      	ldrh	r2, [r2, #12]
 8009ade:	0952      	lsrs	r2, r2, #5
 8009ae0:	b292      	uxth	r2, r2
 8009ae2:	fbb1 f2f2 	udiv	r2, r1, r2
 8009ae6:	b292      	uxth	r2, r2
 8009ae8:	4413      	add	r3, r2
 8009aea:	61bb      	str	r3, [r7, #24]
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009aec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009aee:	69bb      	ldr	r3, [r7, #24]
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d201      	bcs.n	8009af8 <mount_volume+0x260>
 8009af4:	230d      	movs	r3, #13
 8009af6:	e0ea      	b.n	8009cce <mount_volume+0x436>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009af8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009afa:	69bb      	ldr	r3, [r7, #24]
 8009afc:	1ad3      	subs	r3, r2, r3
 8009afe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b00:	8952      	ldrh	r2, [r2, #10]
 8009b02:	fbb3 f3f2 	udiv	r3, r3, r2
 8009b06:	617b      	str	r3, [r7, #20]
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009b08:	697b      	ldr	r3, [r7, #20]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d101      	bne.n	8009b12 <mount_volume+0x27a>
 8009b0e:	230d      	movs	r3, #13
 8009b10:	e0dd      	b.n	8009cce <mount_volume+0x436>
		fmt = 0;
 8009b12:	2300      	movs	r3, #0
 8009b14:	633b      	str	r3, [r7, #48]	@ 0x30
		if (nclst <= MAX_FAT32) fmt = FS_FAT32;
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	4a0c      	ldr	r2, [pc, #48]	@ (8009b4c <mount_volume+0x2b4>)
 8009b1a:	4293      	cmp	r3, r2
 8009b1c:	d801      	bhi.n	8009b22 <mount_volume+0x28a>
 8009b1e:	2303      	movs	r3, #3
 8009b20:	633b      	str	r3, [r7, #48]	@ 0x30
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009b22:	697b      	ldr	r3, [r7, #20]
 8009b24:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8009b28:	4293      	cmp	r3, r2
 8009b2a:	d801      	bhi.n	8009b30 <mount_volume+0x298>
 8009b2c:	2302      	movs	r3, #2
 8009b2e:	633b      	str	r3, [r7, #48]	@ 0x30
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009b30:	697b      	ldr	r3, [r7, #20]
 8009b32:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d801      	bhi.n	8009b3e <mount_volume+0x2a6>
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	633b      	str	r3, [r7, #48]	@ 0x30
		if (fmt == 0) return FR_NO_FILESYSTEM;
 8009b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d105      	bne.n	8009b50 <mount_volume+0x2b8>
 8009b44:	230d      	movs	r3, #13
 8009b46:	e0c2      	b.n	8009cce <mount_volume+0x436>
 8009b48:	20005c50 	.word	0x20005c50
 8009b4c:	0ffffff5 	.word	0x0ffffff5

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	1c9a      	adds	r2, r3, #2
 8009b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b56:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8009b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b5a:	6a3a      	ldr	r2, [r7, #32]
 8009b5c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009b5e:	8bfa      	ldrh	r2, [r7, #30]
 8009b60:	6a3b      	ldr	r3, [r7, #32]
 8009b62:	441a      	add	r2, r3
 8009b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b66:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8009b68:	6a3a      	ldr	r2, [r7, #32]
 8009b6a:	69bb      	ldr	r3, [r7, #24]
 8009b6c:	441a      	add	r2, r3
 8009b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b70:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8009b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b74:	2b03      	cmp	r3, #3
 8009b76:	d11e      	bne.n	8009bb6 <mount_volume+0x31e>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b7a:	3334      	adds	r3, #52	@ 0x34
 8009b7c:	332a      	adds	r3, #42	@ 0x2a
 8009b7e:	4618      	mov	r0, r3
 8009b80:	f7fe fc5e 	bl	8008440 <ld_word>
 8009b84:	4603      	mov	r3, r0
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d001      	beq.n	8009b8e <mount_volume+0x2f6>
 8009b8a:	230d      	movs	r3, #13
 8009b8c:	e09f      	b.n	8009cce <mount_volume+0x436>
			if (fs->n_rootdir != 0) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b90:	891b      	ldrh	r3, [r3, #8]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d001      	beq.n	8009b9a <mount_volume+0x302>
 8009b96:	230d      	movs	r3, #13
 8009b98:	e099      	b.n	8009cce <mount_volume+0x436>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b9c:	3334      	adds	r3, #52	@ 0x34
 8009b9e:	332c      	adds	r3, #44	@ 0x2c
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	f7fe fc66 	bl	8008472 <ld_dword>
 8009ba6:	4602      	mov	r2, r0
 8009ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009baa:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bae:	699b      	ldr	r3, [r3, #24]
 8009bb0:	009b      	lsls	r3, r3, #2
 8009bb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bb4:	e01e      	b.n	8009bf4 <mount_volume+0x35c>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8009bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bb8:	891b      	ldrh	r3, [r3, #8]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d101      	bne.n	8009bc2 <mount_volume+0x32a>
 8009bbe:	230d      	movs	r3, #13
 8009bc0:	e085      	b.n	8009cce <mount_volume+0x436>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bc8:	441a      	add	r2, r3
 8009bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bcc:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd0:	2b02      	cmp	r3, #2
 8009bd2:	d103      	bne.n	8009bdc <mount_volume+0x344>
 8009bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bd6:	699b      	ldr	r3, [r3, #24]
 8009bd8:	005b      	lsls	r3, r3, #1
 8009bda:	e00a      	b.n	8009bf2 <mount_volume+0x35a>
 8009bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bde:	699a      	ldr	r2, [r3, #24]
 8009be0:	4613      	mov	r3, r2
 8009be2:	005b      	lsls	r3, r3, #1
 8009be4:	4413      	add	r3, r2
 8009be6:	085a      	lsrs	r2, r3, #1
 8009be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bea:	699b      	ldr	r3, [r3, #24]
 8009bec:	f003 0301 	and.w	r3, r3, #1
 8009bf0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8009bf2:	637b      	str	r3, [r7, #52]	@ 0x34
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bf6:	69da      	ldr	r2, [r3, #28]
 8009bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bfa:	899b      	ldrh	r3, [r3, #12]
 8009bfc:	4619      	mov	r1, r3
 8009bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c00:	440b      	add	r3, r1
 8009c02:	3b01      	subs	r3, #1
 8009c04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c06:	8989      	ldrh	r1, [r1, #12]
 8009c08:	fbb3 f3f1 	udiv	r3, r3, r1
 8009c0c:	429a      	cmp	r2, r3
 8009c0e:	d201      	bcs.n	8009c14 <mount_volume+0x37c>
 8009c10:	230d      	movs	r3, #13
 8009c12:	e05c      	b.n	8009cce <mount_volume+0x436>

#if !FF_FS_READONLY
		/* Get FSInfo if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c16:	f04f 32ff 	mov.w	r2, #4294967295
 8009c1a:	615a      	str	r2, [r3, #20]
 8009c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c1e:	695a      	ldr	r2, [r3, #20]
 8009c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c22:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8009c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c26:	2280      	movs	r2, #128	@ 0x80
 8009c28:	715a      	strb	r2, [r3, #5]
#if (FF_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Allow to update FSInfo only if BPB_FSInfo32 == 1 */
 8009c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c2c:	2b03      	cmp	r3, #3
 8009c2e:	d13f      	bne.n	8009cb0 <mount_volume+0x418>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c32:	3334      	adds	r3, #52	@ 0x34
 8009c34:	3330      	adds	r3, #48	@ 0x30
 8009c36:	4618      	mov	r0, r3
 8009c38:	f7fe fc02 	bl	8008440 <ld_word>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	2b01      	cmp	r3, #1
 8009c40:	d136      	bne.n	8009cb0 <mount_volume+0x418>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009c42:	6a3b      	ldr	r3, [r7, #32]
 8009c44:	3301      	adds	r3, #1
 8009c46:	4619      	mov	r1, r3
 8009c48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c4a:	f7fe fcda 	bl	8008602 <move_window>
 8009c4e:	4603      	mov	r3, r0
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d12d      	bne.n	8009cb0 <mount_volume+0x418>
		{
			fs->fsi_flag = 0;
 8009c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c56:	2200      	movs	r2, #0
 8009c58:	715a      	strb	r2, [r3, #5]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSInfo data if available */
 8009c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c5c:	3334      	adds	r3, #52	@ 0x34
 8009c5e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009c62:	4618      	mov	r0, r3
 8009c64:	f7fe fbec 	bl	8008440 <ld_word>
 8009c68:	4603      	mov	r3, r0
 8009c6a:	461a      	mov	r2, r3
 8009c6c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d11d      	bne.n	8009cb0 <mount_volume+0x418>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c76:	3334      	adds	r3, #52	@ 0x34
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f7fe fbfa 	bl	8008472 <ld_dword>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	4a15      	ldr	r2, [pc, #84]	@ (8009cd8 <mount_volume+0x440>)
 8009c82:	4293      	cmp	r3, r2
 8009c84:	d114      	bne.n	8009cb0 <mount_volume+0x418>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c88:	3334      	adds	r3, #52	@ 0x34
 8009c8a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8009c8e:	4618      	mov	r0, r3
 8009c90:	f7fe fbef 	bl	8008472 <ld_dword>
 8009c94:	4603      	mov	r3, r0
 8009c96:	4a11      	ldr	r2, [pc, #68]	@ (8009cdc <mount_volume+0x444>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d109      	bne.n	8009cb0 <mount_volume+0x418>
			{
#if (FF_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
#endif
#if (FF_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8009c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c9e:	3334      	adds	r3, #52	@ 0x34
 8009ca0:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	f7fe fbe4 	bl	8008472 <ld_dword>
 8009caa:	4602      	mov	r2, r0
 8009cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cae:	611a      	str	r2, [r3, #16]
		}
#endif	/* (FF_FS_NOFSINFO & 3) != 3 */
#endif	/* !FF_FS_READONLY */
	}

	fs->fs_type = (BYTE)fmt;/* FAT sub-type (the filesystem object gets valid) */
 8009cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cb2:	b2da      	uxtb	r2, r3
 8009cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cb6:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* Volume mount ID */
 8009cb8:	4b09      	ldr	r3, [pc, #36]	@ (8009ce0 <mount_volume+0x448>)
 8009cba:	881b      	ldrh	r3, [r3, #0]
 8009cbc:	3301      	adds	r3, #1
 8009cbe:	b29a      	uxth	r2, r3
 8009cc0:	4b07      	ldr	r3, [pc, #28]	@ (8009ce0 <mount_volume+0x448>)
 8009cc2:	801a      	strh	r2, [r3, #0]
 8009cc4:	4b06      	ldr	r3, [pc, #24]	@ (8009ce0 <mount_volume+0x448>)
 8009cc6:	881a      	ldrh	r2, [r3, #0]
 8009cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cca:	80da      	strh	r2, [r3, #6]
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if FF_FS_LOCK				/* Clear file lock semaphores */
	clear_share(fs);
#endif
	return FR_OK;
 8009ccc:	2300      	movs	r3, #0
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3740      	adds	r7, #64	@ 0x40
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}
 8009cd6:	bf00      	nop
 8009cd8:	41615252 	.word	0x41615252
 8009cdc:	61417272 	.word	0x61417272
 8009ce0:	20005c58 	.word	0x20005c58

08009ce4 <validate>:

static FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	FFOBJID* obj,			/* Pointer to the FFOBJID, the 1st member in the FIL/DIR structure, to check validity */
	FATFS** rfs				/* Pointer to pointer to the owner filesystem object to return */
)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b084      	sub	sp, #16
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
 8009cec:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8009cee:	2309      	movs	r3, #9
 8009cf0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d01c      	beq.n	8009d32 <validate+0x4e>
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d018      	beq.n	8009d32 <validate+0x4e>
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	781b      	ldrb	r3, [r3, #0]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d013      	beq.n	8009d32 <validate+0x4e>
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	889a      	ldrh	r2, [r3, #4]
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	88db      	ldrh	r3, [r3, #6]
 8009d14:	429a      	cmp	r2, r3
 8009d16:	d10c      	bne.n	8009d32 <validate+0x4e>
			}
		} else {	/* Could not take */
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->pdrv) & STA_NOINIT)) { /* Test if the hosting phsical drive is kept initialized */
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	785b      	ldrb	r3, [r3, #1]
 8009d1e:	4618      	mov	r0, r3
 8009d20:	f7fe fa56 	bl	80081d0 <disk_status>
 8009d24:	4603      	mov	r3, r0
 8009d26:	f003 0301 	and.w	r3, r3, #1
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d101      	bne.n	8009d32 <validate+0x4e>
			res = FR_OK;
 8009d2e:	2300      	movs	r3, #0
 8009d30:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*rfs = (res == FR_OK) ? obj->fs : 0;	/* Return corresponding filesystem object if it is valid */
 8009d32:	7bfb      	ldrb	r3, [r7, #15]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d102      	bne.n	8009d3e <validate+0x5a>
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	e000      	b.n	8009d40 <validate+0x5c>
 8009d3e:	2300      	movs	r3, #0
 8009d40:	683a      	ldr	r2, [r7, #0]
 8009d42:	6013      	str	r3, [r2, #0]
	return res;
 8009d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	3710      	adds	r7, #16
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bd80      	pop	{r7, pc}
	...

08009d50 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the filesystem object to be registered (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mount option: 0=Do not mount (delayed mount), 1=Mount immediately */
)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b088      	sub	sp, #32
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	60f8      	str	r0, [r7, #12]
 8009d58:	60b9      	str	r1, [r7, #8]
 8009d5a:	4613      	mov	r3, r2
 8009d5c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009d5e:	68bb      	ldr	r3, [r7, #8]
 8009d60:	613b      	str	r3, [r7, #16]


	/* Get volume ID (logical drive number) */
	vol = get_ldnumber(&rp);
 8009d62:	f107 0310 	add.w	r3, r7, #16
 8009d66:	4618      	mov	r0, r3
 8009d68:	f7ff fbf8 	bl	800955c <get_ldnumber>
 8009d6c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009d6e:	69fb      	ldr	r3, [r7, #28]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	da01      	bge.n	8009d78 <f_mount+0x28>
 8009d74:	230b      	movs	r3, #11
 8009d76:	e02e      	b.n	8009dd6 <f_mount+0x86>
	cfs = FatFs[vol];			/* Pointer to the filesystem object of the volume */
 8009d78:	4a19      	ldr	r2, [pc, #100]	@ (8009de0 <f_mount+0x90>)
 8009d7a:	69fb      	ldr	r3, [r7, #28]
 8009d7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009d80:	61bb      	str	r3, [r7, #24]

	if (cfs) {					/* Unregister current filesystem object if regsitered */
 8009d82:	69bb      	ldr	r3, [r7, #24]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d007      	beq.n	8009d98 <f_mount+0x48>
		FatFs[vol] = 0;
 8009d88:	4a15      	ldr	r2, [pc, #84]	@ (8009de0 <f_mount+0x90>)
 8009d8a:	69fb      	ldr	r3, [r7, #28]
 8009d8c:	2100      	movs	r1, #0
 8009d8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		clear_share(cfs);
#endif
#if FF_FS_REENTRANT				/* Discard mutex of the current volume */
		ff_mutex_delete(vol);
#endif
		cfs->fs_type = 0;		/* Invalidate the filesystem object to be unregistered */
 8009d92:	69bb      	ldr	r3, [r7, #24]
 8009d94:	2200      	movs	r2, #0
 8009d96:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {					/* Register new filesystem object */
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d00b      	beq.n	8009db6 <f_mount+0x66>
		fs->pdrv = LD2PD(vol);	/* Volume hosting physical drive */
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	69fa      	ldr	r2, [r7, #28]
 8009da2:	b2d2      	uxtb	r2, r2
 8009da4:	705a      	strb	r2, [r3, #1]
			}
			SysLock = 1;		/* System mutex is ready */
		}
#endif
#endif
		fs->fs_type = 0;		/* Invalidate the new filesystem object */
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	2200      	movs	r2, #0
 8009daa:	701a      	strb	r2, [r3, #0]
		FatFs[vol] = fs;		/* Register new fs object */
 8009dac:	68fa      	ldr	r2, [r7, #12]
 8009dae:	490c      	ldr	r1, [pc, #48]	@ (8009de0 <f_mount+0x90>)
 8009db0:	69fb      	ldr	r3, [r7, #28]
 8009db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}

	if (opt == 0) return FR_OK;	/* Do not mount now, it will be mounted in subsequent file functions */
 8009db6:	79fb      	ldrb	r3, [r7, #7]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d101      	bne.n	8009dc0 <f_mount+0x70>
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	e00a      	b.n	8009dd6 <f_mount+0x86>

	res = mount_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009dc0:	f107 010c 	add.w	r1, r7, #12
 8009dc4:	f107 0308 	add.w	r3, r7, #8
 8009dc8:	2200      	movs	r2, #0
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f7ff fd64 	bl	8009898 <mount_volume>
 8009dd0:	4603      	mov	r3, r0
 8009dd2:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009dd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	3720      	adds	r7, #32
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}
 8009dde:	bf00      	nop
 8009de0:	20005c50 	.word	0x20005c50

08009de4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and open mode flags */
)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b098      	sub	sp, #96	@ 0x60
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	60f8      	str	r0, [r7, #12]
 8009dec:	60b9      	str	r1, [r7, #8]
 8009dee:	4613      	mov	r3, r2
 8009df0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d101      	bne.n	8009dfc <f_open+0x18>
 8009df8:	2309      	movs	r3, #9
 8009dfa:	e184      	b.n	800a106 <f_open+0x322>

	/* Get logical drive number */
	mode &= FF_FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND;
 8009dfc:	79fb      	ldrb	r3, [r7, #7]
 8009dfe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009e02:	71fb      	strb	r3, [r7, #7]
	res = mount_volume(&path, &fs, mode);
 8009e04:	79fa      	ldrb	r2, [r7, #7]
 8009e06:	f107 0114 	add.w	r1, r7, #20
 8009e0a:	f107 0308 	add.w	r3, r7, #8
 8009e0e:	4618      	mov	r0, r3
 8009e10:	f7ff fd42 	bl	8009898 <mount_volume>
 8009e14:	4603      	mov	r3, r0
 8009e16:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8009e1a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	f040 8168 	bne.w	800a0f4 <f_open+0x310>
		dj.obj.fs = fs;
 8009e24:	697b      	ldr	r3, [r7, #20]
 8009e26:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009e28:	68ba      	ldr	r2, [r7, #8]
 8009e2a:	f107 0318 	add.w	r3, r7, #24
 8009e2e:	4611      	mov	r1, r2
 8009e30:	4618      	mov	r0, r3
 8009e32:	f7ff fb1f 	bl	8009474 <follow_path>
 8009e36:	4603      	mov	r3, r0
 8009e38:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !FF_FS_READONLY	/* Read/Write configuration */
		if (res == FR_OK) {
 8009e3c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d107      	bne.n	8009e54 <f_open+0x70>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009e44:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009e48:	b25b      	sxtb	r3, r3
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	da02      	bge.n	8009e54 <f_open+0x70>
				res = FR_INVALID_NAME;
 8009e4e:	2306      	movs	r3, #6
 8009e50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				res = chk_share(&dj, (mode & ~FA_READ) ? 1 : 0);	/* Check if the file can be used */
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009e54:	79fb      	ldrb	r3, [r7, #7]
 8009e56:	f003 031c 	and.w	r3, r3, #28
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d077      	beq.n	8009f4e <f_open+0x16a>
			if (res != FR_OK) {					/* No file, create new */
 8009e5e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d010      	beq.n	8009e88 <f_open+0xa4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009e66:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009e6a:	2b04      	cmp	r3, #4
 8009e6c:	d107      	bne.n	8009e7e <f_open+0x9a>
#if FF_FS_LOCK
					res = enq_share() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 8009e6e:	f107 0318 	add.w	r3, r7, #24
 8009e72:	4618      	mov	r0, r3
 8009e74:	f7ff f9f4 	bl	8009260 <dir_register>
 8009e78:	4603      	mov	r3, r0
 8009e7a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009e7e:	79fb      	ldrb	r3, [r7, #7]
 8009e80:	f043 0308 	orr.w	r3, r3, #8
 8009e84:	71fb      	strb	r3, [r7, #7]
 8009e86:	e010      	b.n	8009eaa <f_open+0xc6>
			}
			else {								/* Any object with the same name is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009e88:	7fbb      	ldrb	r3, [r7, #30]
 8009e8a:	f003 0311 	and.w	r3, r3, #17
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d003      	beq.n	8009e9a <f_open+0xb6>
					res = FR_DENIED;
 8009e92:	2307      	movs	r3, #7
 8009e94:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009e98:	e007      	b.n	8009eaa <f_open+0xc6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009e9a:	79fb      	ldrb	r3, [r7, #7]
 8009e9c:	f003 0304 	and.w	r3, r3, #4
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d002      	beq.n	8009eaa <f_open+0xc6>
 8009ea4:	2308      	movs	r3, #8
 8009ea6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate the file if overwrite mode */
 8009eaa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d167      	bne.n	8009f82 <f_open+0x19e>
 8009eb2:	79fb      	ldrb	r3, [r7, #7]
 8009eb4:	f003 0308 	and.w	r3, r3, #8
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d062      	beq.n	8009f82 <f_open+0x19e>
					}
				} else
#endif
				{
					/* Set directory entry initial state */
					tm = GET_FATTIME();					/* Set created time */
 8009ebc:	4b94      	ldr	r3, [pc, #592]	@ (800a110 <f_open+0x32c>)
 8009ebe:	653b      	str	r3, [r7, #80]	@ 0x50
					st_dword(dj.dir + DIR_CrtTime, tm);
 8009ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ec2:	330e      	adds	r3, #14
 8009ec4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f7fe fb11 	bl	80084ee <st_dword>
					st_dword(dj.dir + DIR_ModTime, tm);
 8009ecc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ece:	3316      	adds	r3, #22
 8009ed0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	f7fe fb0b 	bl	80084ee <st_dword>
					cl = ld_clust(fs, dj.dir);			/* Get current cluster chain */
 8009ed8:	697b      	ldr	r3, [r7, #20]
 8009eda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009edc:	4611      	mov	r1, r2
 8009ede:	4618      	mov	r0, r3
 8009ee0:	f7ff f92a 	bl	8009138 <ld_clust>
 8009ee4:	64f8      	str	r0, [r7, #76]	@ 0x4c
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009ee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ee8:	330b      	adds	r3, #11
 8009eea:	2220      	movs	r2, #32
 8009eec:	701a      	strb	r2, [r3, #0]
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009eee:	697b      	ldr	r3, [r7, #20]
 8009ef0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	f7ff f93e 	bl	8009176 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009efa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009efc:	331c      	adds	r3, #28
 8009efe:	2100      	movs	r1, #0
 8009f00:	4618      	mov	r0, r3
 8009f02:	f7fe faf4 	bl	80084ee <st_dword>
					fs->wflag = 1;
 8009f06:	697b      	ldr	r3, [r7, #20]
 8009f08:	2201      	movs	r2, #1
 8009f0a:	711a      	strb	r2, [r3, #4]
					if (cl != 0) {						/* Remove the cluster chain if exist */
 8009f0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d037      	beq.n	8009f82 <f_open+0x19e>
						sc = fs->winsect;
 8009f12:	697b      	ldr	r3, [r7, #20]
 8009f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f16:	64bb      	str	r3, [r7, #72]	@ 0x48
						res = remove_chain(&dj.obj, cl, 0);
 8009f18:	f107 0318 	add.w	r3, r7, #24
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8009f20:	4618      	mov	r0, r3
 8009f22:	f7fe fe15 	bl	8008b50 <remove_chain>
 8009f26:	4603      	mov	r3, r0
 8009f28:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8009f2c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d126      	bne.n	8009f82 <f_open+0x19e>
							res = move_window(fs, sc);
 8009f34:	697b      	ldr	r3, [r7, #20]
 8009f36:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f7fe fb62 	bl	8008602 <move_window>
 8009f3e:	4603      	mov	r3, r0
 8009f40:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009f44:	697b      	ldr	r3, [r7, #20]
 8009f46:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009f48:	3a01      	subs	r2, #1
 8009f4a:	611a      	str	r2, [r3, #16]
 8009f4c:	e019      	b.n	8009f82 <f_open+0x19e>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Is the object exsiting? */
 8009f4e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d115      	bne.n	8009f82 <f_open+0x19e>
				if (dj.obj.attr & AM_DIR) {		/* File open against a directory */
 8009f56:	7fbb      	ldrb	r3, [r7, #30]
 8009f58:	f003 0310 	and.w	r3, r3, #16
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d003      	beq.n	8009f68 <f_open+0x184>
					res = FR_NO_FILE;
 8009f60:	2304      	movs	r3, #4
 8009f62:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009f66:	e00c      	b.n	8009f82 <f_open+0x19e>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* Write mode open against R/O file */
 8009f68:	79fb      	ldrb	r3, [r7, #7]
 8009f6a:	f003 0302 	and.w	r3, r3, #2
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d007      	beq.n	8009f82 <f_open+0x19e>
 8009f72:	7fbb      	ldrb	r3, [r7, #30]
 8009f74:	f003 0301 	and.w	r3, r3, #1
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d002      	beq.n	8009f82 <f_open+0x19e>
						res = FR_DENIED;
 8009f7c:	2307      	movs	r3, #7
 8009f7e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009f82:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d10f      	bne.n	8009faa <f_open+0x1c6>
			if (mode & FA_CREATE_ALWAYS) mode |= FA_MODIFIED;	/* Set file change flag if created or overwritten */
 8009f8a:	79fb      	ldrb	r3, [r7, #7]
 8009f8c:	f003 0308 	and.w	r3, r3, #8
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d003      	beq.n	8009f9c <f_open+0x1b8>
 8009f94:	79fb      	ldrb	r3, [r7, #7]
 8009f96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f9a:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009f9c:	697b      	ldr	r3, [r7, #20]
 8009f9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	621a      	str	r2, [r3, #32]
			fp->dir_ptr = dj.dir;
 8009fa4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	625a      	str	r2, [r3, #36]	@ 0x24
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009faa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	f040 80a0 	bne.w	800a0f4 <f_open+0x310>
				fp->obj.c_ofs = dj.blk_ofs;
				init_alloc_info(fs, &fp->obj);
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009fb4:	697b      	ldr	r3, [r7, #20]
 8009fb6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009fb8:	4611      	mov	r1, r2
 8009fba:	4618      	mov	r0, r3
 8009fbc:	f7ff f8bc 	bl	8009138 <ld_clust>
 8009fc0:	4602      	mov	r2, r0
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009fc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fc8:	331c      	adds	r3, #28
 8009fca:	4618      	mov	r0, r3
 8009fcc:	f7fe fa51 	bl	8008472 <ld_dword>
 8009fd0:	4602      	mov	r2, r0
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	60da      	str	r2, [r3, #12]
			}
#if FF_USE_FASTSEEK
			fp->cltbl = 0;		/* Disable fast seek mode */
#endif
			fp->obj.fs = fs;	/* Validate the file object */
 8009fd6:	697a      	ldr	r2, [r7, #20]
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	88da      	ldrh	r2, [r3, #6]
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;	/* Set file access mode */
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	79fa      	ldrb	r2, [r7, #7]
 8009fe8:	741a      	strb	r2, [r3, #16]
			fp->err = 0;		/* Clear error flag */
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	2200      	movs	r2, #0
 8009fee:	745a      	strb	r2, [r3, #17]
			fp->sect = 0;		/* Invalidate current data sector */
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	61da      	str	r2, [r3, #28]
			fp->fptr = 0;		/* Set file pointer top of the file */
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	615a      	str	r2, [r3, #20]
#if !FF_FS_READONLY
#if !FF_FS_TINY
			memset(fp->buf, 0, sizeof fp->buf);	/* Clear sector buffer */
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	3328      	adds	r3, #40	@ 0x28
 800a000:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800a004:	2100      	movs	r1, #0
 800a006:	4618      	mov	r0, r3
 800a008:	f00c face 	bl	80165a8 <memset>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800a00c:	79fb      	ldrb	r3, [r7, #7]
 800a00e:	f003 0320 	and.w	r3, r3, #32
 800a012:	2b00      	cmp	r3, #0
 800a014:	d06e      	beq.n	800a0f4 <f_open+0x310>
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	68db      	ldr	r3, [r3, #12]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d06a      	beq.n	800a0f4 <f_open+0x310>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	68da      	ldr	r2, [r3, #12]
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	615a      	str	r2, [r3, #20]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	895b      	ldrh	r3, [r3, #10]
 800a02a:	461a      	mov	r2, r3
 800a02c:	697b      	ldr	r3, [r7, #20]
 800a02e:	899b      	ldrh	r3, [r3, #12]
 800a030:	fb02 f303 	mul.w	r3, r2, r3
 800a034:	647b      	str	r3, [r7, #68]	@ 0x44
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	689b      	ldr	r3, [r3, #8]
 800a03a:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	68db      	ldr	r3, [r3, #12]
 800a040:	657b      	str	r3, [r7, #84]	@ 0x54
 800a042:	e016      	b.n	800a072 <f_open+0x28e>
					clst = get_fat(&fp->obj, clst);
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a048:	4618      	mov	r0, r3
 800a04a:	f7fe fb94 	bl	8008776 <get_fat>
 800a04e:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800a050:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a052:	2b01      	cmp	r3, #1
 800a054:	d802      	bhi.n	800a05c <f_open+0x278>
 800a056:	2302      	movs	r3, #2
 800a058:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a05c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a05e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a062:	d102      	bne.n	800a06a <f_open+0x286>
 800a064:	2301      	movs	r3, #1
 800a066:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a06a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a06c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a06e:	1ad3      	subs	r3, r2, r3
 800a070:	657b      	str	r3, [r7, #84]	@ 0x54
 800a072:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a076:	2b00      	cmp	r3, #0
 800a078:	d103      	bne.n	800a082 <f_open+0x29e>
 800a07a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a07c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a07e:	429a      	cmp	r2, r3
 800a080:	d8e0      	bhi.n	800a044 <f_open+0x260>
				}
				fp->clust = clst;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a086:	619a      	str	r2, [r3, #24]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800a088:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d131      	bne.n	800a0f4 <f_open+0x310>
 800a090:	697b      	ldr	r3, [r7, #20]
 800a092:	899b      	ldrh	r3, [r3, #12]
 800a094:	461a      	mov	r2, r3
 800a096:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a098:	fbb3 f1f2 	udiv	r1, r3, r2
 800a09c:	fb01 f202 	mul.w	r2, r1, r2
 800a0a0:	1a9b      	subs	r3, r3, r2
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d026      	beq.n	800a0f4 <f_open+0x310>
					sc = clst2sect(fs, clst);
 800a0a6:	697b      	ldr	r3, [r7, #20]
 800a0a8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	f7fe fb44 	bl	8008738 <clst2sect>
 800a0b0:	64b8      	str	r0, [r7, #72]	@ 0x48
					if (sc == 0) {
 800a0b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d103      	bne.n	800a0c0 <f_open+0x2dc>
						res = FR_INT_ERR;
 800a0b8:	2302      	movs	r3, #2
 800a0ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800a0be:	e019      	b.n	800a0f4 <f_open+0x310>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a0c0:	697b      	ldr	r3, [r7, #20]
 800a0c2:	899b      	ldrh	r3, [r3, #12]
 800a0c4:	461a      	mov	r2, r3
 800a0c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a0c8:	fbb3 f2f2 	udiv	r2, r3, r2
 800a0cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a0ce:	441a      	add	r2, r3
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	61da      	str	r2, [r3, #28]
#if !FF_FS_TINY
						if (disk_read(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	7858      	ldrb	r0, [r3, #1]
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	69da      	ldr	r2, [r3, #28]
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	f7fe f8c4 	bl	8008270 <disk_read>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d002      	beq.n	800a0f4 <f_open+0x310>
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800a0f4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d002      	beq.n	800a102 <f_open+0x31e>
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	2200      	movs	r2, #0
 800a100:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a102:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800a106:	4618      	mov	r0, r3
 800a108:	3760      	adds	r7, #96	@ 0x60
 800a10a:	46bd      	mov	sp, r7
 800a10c:	bd80      	pop	{r7, pc}
 800a10e:	bf00      	nop
 800a110:	54210000 	.word	0x54210000

0800a114 <f_read>:
	FIL* fp, 	/* Open file to be read */
	void* buff,	/* Data buffer to store the read data */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Number of bytes read */
)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b08e      	sub	sp, #56	@ 0x38
 800a118:	af00      	add	r7, sp, #0
 800a11a:	60f8      	str	r0, [r7, #12]
 800a11c:	60b9      	str	r1, [r7, #8]
 800a11e:	607a      	str	r2, [r7, #4]
 800a120:	603b      	str	r3, [r7, #0]
	FATFS *fs;
	DWORD clst;
	LBA_t sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800a122:	68bb      	ldr	r3, [r7, #8]
 800a124:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	2200      	movs	r2, #0
 800a12a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	f107 0214 	add.w	r2, r7, #20
 800a132:	4611      	mov	r1, r2
 800a134:	4618      	mov	r0, r3
 800a136:	f7ff fdd5 	bl	8009ce4 <validate>
 800a13a:	4603      	mov	r3, r0
 800a13c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a140:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a144:	2b00      	cmp	r3, #0
 800a146:	d107      	bne.n	800a158 <f_read+0x44>
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	7c5b      	ldrb	r3, [r3, #17]
 800a14c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800a150:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a154:	2b00      	cmp	r3, #0
 800a156:	d002      	beq.n	800a15e <f_read+0x4a>
 800a158:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a15c:	e129      	b.n	800a3b2 <f_read+0x29e>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	7c1b      	ldrb	r3, [r3, #16]
 800a162:	f003 0301 	and.w	r3, r3, #1
 800a166:	2b00      	cmp	r3, #0
 800a168:	d101      	bne.n	800a16e <f_read+0x5a>
 800a16a:	2307      	movs	r3, #7
 800a16c:	e121      	b.n	800a3b2 <f_read+0x29e>
	remain = fp->obj.objsize - fp->fptr;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	68da      	ldr	r2, [r3, #12]
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	695b      	ldr	r3, [r3, #20]
 800a176:	1ad3      	subs	r3, r2, r3
 800a178:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800a17a:	687a      	ldr	r2, [r7, #4]
 800a17c:	6a3b      	ldr	r3, [r7, #32]
 800a17e:	429a      	cmp	r2, r3
 800a180:	f240 8112 	bls.w	800a3a8 <f_read+0x294>
 800a184:	6a3b      	ldr	r3, [r7, #32]
 800a186:	607b      	str	r3, [r7, #4]

	for ( ; btr > 0; btr -= rcnt, *br += rcnt, rbuff += rcnt, fp->fptr += rcnt) {	/* Repeat until btr bytes read */
 800a188:	e10e      	b.n	800a3a8 <f_read+0x294>
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	695b      	ldr	r3, [r3, #20]
 800a18e:	697a      	ldr	r2, [r7, #20]
 800a190:	8992      	ldrh	r2, [r2, #12]
 800a192:	fbb3 f1f2 	udiv	r1, r3, r2
 800a196:	fb01 f202 	mul.w	r2, r1, r2
 800a19a:	1a9b      	subs	r3, r3, r2
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	f040 80c9 	bne.w	800a334 <f_read+0x220>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	695b      	ldr	r3, [r3, #20]
 800a1a6:	697a      	ldr	r2, [r7, #20]
 800a1a8:	8992      	ldrh	r2, [r2, #12]
 800a1aa:	fbb3 f3f2 	udiv	r3, r3, r2
 800a1ae:	697a      	ldr	r2, [r7, #20]
 800a1b0:	8952      	ldrh	r2, [r2, #10]
 800a1b2:	3a01      	subs	r2, #1
 800a1b4:	4013      	ands	r3, r2
 800a1b6:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800a1b8:	69fb      	ldr	r3, [r7, #28]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d123      	bne.n	800a206 <f_read+0xf2>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	695b      	ldr	r3, [r3, #20]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d103      	bne.n	800a1ce <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	689b      	ldr	r3, [r3, #8]
 800a1ca:	633b      	str	r3, [r7, #48]	@ 0x30
 800a1cc:	e007      	b.n	800a1de <f_read+0xca>
					if (fp->cltbl) {
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800a1ce:	68fa      	ldr	r2, [r7, #12]
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	699b      	ldr	r3, [r3, #24]
 800a1d4:	4619      	mov	r1, r3
 800a1d6:	4610      	mov	r0, r2
 800a1d8:	f7fe facd 	bl	8008776 <get_fat>
 800a1dc:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800a1de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1e0:	2b01      	cmp	r3, #1
 800a1e2:	d804      	bhi.n	800a1ee <f_read+0xda>
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	2202      	movs	r2, #2
 800a1e8:	745a      	strb	r2, [r3, #17]
 800a1ea:	2302      	movs	r3, #2
 800a1ec:	e0e1      	b.n	800a3b2 <f_read+0x29e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a1ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1f4:	d104      	bne.n	800a200 <f_read+0xec>
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	2201      	movs	r2, #1
 800a1fa:	745a      	strb	r2, [r3, #17]
 800a1fc:	2301      	movs	r3, #1
 800a1fe:	e0d8      	b.n	800a3b2 <f_read+0x29e>
				fp->clust = clst;				/* Update current cluster */
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a204:	619a      	str	r2, [r3, #24]
			}
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 800a206:	697a      	ldr	r2, [r7, #20]
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	699b      	ldr	r3, [r3, #24]
 800a20c:	4619      	mov	r1, r3
 800a20e:	4610      	mov	r0, r2
 800a210:	f7fe fa92 	bl	8008738 <clst2sect>
 800a214:	61b8      	str	r0, [r7, #24]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 800a216:	69bb      	ldr	r3, [r7, #24]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d104      	bne.n	800a226 <f_read+0x112>
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	2202      	movs	r2, #2
 800a220:	745a      	strb	r2, [r3, #17]
 800a222:	2302      	movs	r3, #2
 800a224:	e0c5      	b.n	800a3b2 <f_read+0x29e>
			sect += csect;
 800a226:	69ba      	ldr	r2, [r7, #24]
 800a228:	69fb      	ldr	r3, [r7, #28]
 800a22a:	4413      	add	r3, r2
 800a22c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800a22e:	697b      	ldr	r3, [r7, #20]
 800a230:	899b      	ldrh	r3, [r3, #12]
 800a232:	461a      	mov	r2, r3
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	fbb3 f3f2 	udiv	r3, r3, r2
 800a23a:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc > 0) {						/* Read maximum contiguous sectors directly */
 800a23c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d041      	beq.n	800a2c6 <f_read+0x1b2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a242:	69fa      	ldr	r2, [r7, #28]
 800a244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a246:	4413      	add	r3, r2
 800a248:	697a      	ldr	r2, [r7, #20]
 800a24a:	8952      	ldrh	r2, [r2, #10]
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d905      	bls.n	800a25c <f_read+0x148>
					cc = fs->csize - csect;
 800a250:	697b      	ldr	r3, [r7, #20]
 800a252:	895b      	ldrh	r3, [r3, #10]
 800a254:	461a      	mov	r2, r3
 800a256:	69fb      	ldr	r3, [r7, #28]
 800a258:	1ad3      	subs	r3, r2, r3
 800a25a:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->pdrv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a25c:	697b      	ldr	r3, [r7, #20]
 800a25e:	7858      	ldrb	r0, [r3, #1]
 800a260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a262:	69ba      	ldr	r2, [r7, #24]
 800a264:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a266:	f7fe f803 	bl	8008270 <disk_read>
 800a26a:	4603      	mov	r3, r0
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d004      	beq.n	800a27a <f_read+0x166>
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	2201      	movs	r2, #1
 800a274:	745a      	strb	r2, [r3, #17]
 800a276:	2301      	movs	r3, #1
 800a278:	e09b      	b.n	800a3b2 <f_read+0x29e>
#if FF_FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					memcpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	7c1b      	ldrb	r3, [r3, #16]
 800a27e:	b25b      	sxtb	r3, r3
 800a280:	2b00      	cmp	r3, #0
 800a282:	da18      	bge.n	800a2b6 <f_read+0x1a2>
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	69da      	ldr	r2, [r3, #28]
 800a288:	69bb      	ldr	r3, [r7, #24]
 800a28a:	1ad3      	subs	r3, r2, r3
 800a28c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a28e:	429a      	cmp	r2, r3
 800a290:	d911      	bls.n	800a2b6 <f_read+0x1a2>
					memcpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	69da      	ldr	r2, [r3, #28]
 800a296:	69bb      	ldr	r3, [r7, #24]
 800a298:	1ad3      	subs	r3, r2, r3
 800a29a:	697a      	ldr	r2, [r7, #20]
 800a29c:	8992      	ldrh	r2, [r2, #12]
 800a29e:	fb02 f303 	mul.w	r3, r2, r3
 800a2a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2a4:	18d0      	adds	r0, r2, r3
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800a2ac:	697b      	ldr	r3, [r7, #20]
 800a2ae:	899b      	ldrh	r3, [r3, #12]
 800a2b0:	461a      	mov	r2, r3
 800a2b2:	f00c f9fd 	bl	80166b0 <memcpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800a2b6:	697b      	ldr	r3, [r7, #20]
 800a2b8:	899b      	ldrh	r3, [r3, #12]
 800a2ba:	461a      	mov	r2, r3
 800a2bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2be:	fb02 f303 	mul.w	r3, r2, r3
 800a2c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800a2c4:	e05c      	b.n	800a380 <f_read+0x26c>
			}
#if !FF_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	69db      	ldr	r3, [r3, #28]
 800a2ca:	69ba      	ldr	r2, [r7, #24]
 800a2cc:	429a      	cmp	r2, r3
 800a2ce:	d02e      	beq.n	800a32e <f_read+0x21a>
#if !FF_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	7c1b      	ldrb	r3, [r3, #16]
 800a2d4:	b25b      	sxtb	r3, r3
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	da18      	bge.n	800a30c <f_read+0x1f8>
					if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	7858      	ldrb	r0, [r3, #1]
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	69da      	ldr	r2, [r3, #28]
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	f7fd fff3 	bl	80082d4 <disk_write>
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d004      	beq.n	800a2fe <f_read+0x1ea>
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	745a      	strb	r2, [r3, #17]
 800a2fa:	2301      	movs	r3, #1
 800a2fc:	e059      	b.n	800a3b2 <f_read+0x29e>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	7c1b      	ldrb	r3, [r3, #16]
 800a302:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a306:	b2da      	uxtb	r2, r3
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	741a      	strb	r2, [r3, #16]
				}
#endif
				if (disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	7858      	ldrb	r0, [r3, #1]
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800a316:	2301      	movs	r3, #1
 800a318:	69ba      	ldr	r2, [r7, #24]
 800a31a:	f7fd ffa9 	bl	8008270 <disk_read>
 800a31e:	4603      	mov	r3, r0
 800a320:	2b00      	cmp	r3, #0
 800a322:	d004      	beq.n	800a32e <f_read+0x21a>
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	2201      	movs	r2, #1
 800a328:	745a      	strb	r2, [r3, #17]
 800a32a:	2301      	movs	r3, #1
 800a32c:	e041      	b.n	800a3b2 <f_read+0x29e>
			}
#endif
			fp->sect = sect;
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	69ba      	ldr	r2, [r7, #24]
 800a332:	61da      	str	r2, [r3, #28]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes remains in the sector */
 800a334:	697b      	ldr	r3, [r7, #20]
 800a336:	899b      	ldrh	r3, [r3, #12]
 800a338:	4618      	mov	r0, r3
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	695b      	ldr	r3, [r3, #20]
 800a33e:	697a      	ldr	r2, [r7, #20]
 800a340:	8992      	ldrh	r2, [r2, #12]
 800a342:	fbb3 f1f2 	udiv	r1, r3, r2
 800a346:	fb01 f202 	mul.w	r2, r1, r2
 800a34a:	1a9b      	subs	r3, r3, r2
 800a34c:	1ac3      	subs	r3, r0, r3
 800a34e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800a350:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	429a      	cmp	r2, r3
 800a356:	d901      	bls.n	800a35c <f_read+0x248>
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		memcpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		memcpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	695b      	ldr	r3, [r3, #20]
 800a366:	697a      	ldr	r2, [r7, #20]
 800a368:	8992      	ldrh	r2, [r2, #12]
 800a36a:	fbb3 f0f2 	udiv	r0, r3, r2
 800a36e:	fb00 f202 	mul.w	r2, r0, r2
 800a372:	1a9b      	subs	r3, r3, r2
 800a374:	440b      	add	r3, r1
 800a376:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a378:	4619      	mov	r1, r3
 800a37a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a37c:	f00c f998 	bl	80166b0 <memcpy>
	for ( ; btr > 0; btr -= rcnt, *br += rcnt, rbuff += rcnt, fp->fptr += rcnt) {	/* Repeat until btr bytes read */
 800a380:	687a      	ldr	r2, [r7, #4]
 800a382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a384:	1ad3      	subs	r3, r2, r3
 800a386:	607b      	str	r3, [r7, #4]
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	681a      	ldr	r2, [r3, #0]
 800a38c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a38e:	441a      	add	r2, r3
 800a390:	683b      	ldr	r3, [r7, #0]
 800a392:	601a      	str	r2, [r3, #0]
 800a394:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a398:	4413      	add	r3, r2
 800a39a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	695a      	ldr	r2, [r3, #20]
 800a3a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3a2:	441a      	add	r2, r3
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	615a      	str	r2, [r3, #20]
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	f47f aeed 	bne.w	800a18a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800a3b0:	2300      	movs	r3, #0
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3738      	adds	r7, #56	@ 0x38
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}

0800a3ba <f_write>:
	FIL* fp,			/* Open file to be written */
	const void* buff,	/* Data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Number of bytes written */
)
{
 800a3ba:	b580      	push	{r7, lr}
 800a3bc:	b08c      	sub	sp, #48	@ 0x30
 800a3be:	af00      	add	r7, sp, #0
 800a3c0:	60f8      	str	r0, [r7, #12]
 800a3c2:	60b9      	str	r1, [r7, #8]
 800a3c4:	607a      	str	r2, [r7, #4]
 800a3c6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst;
	LBA_t sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800a3c8:	68bb      	ldr	r3, [r7, #8]
 800a3ca:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	f107 0210 	add.w	r2, r7, #16
 800a3d8:	4611      	mov	r1, r2
 800a3da:	4618      	mov	r0, r3
 800a3dc:	f7ff fc82 	bl	8009ce4 <validate>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a3e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d107      	bne.n	800a3fe <f_write+0x44>
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	7c5b      	ldrb	r3, [r3, #17]
 800a3f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800a3f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d002      	beq.n	800a404 <f_write+0x4a>
 800a3fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a402:	e15e      	b.n	800a6c2 <f_write+0x308>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	7c1b      	ldrb	r3, [r3, #16]
 800a408:	f003 0302 	and.w	r3, r3, #2
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d101      	bne.n	800a414 <f_write+0x5a>
 800a410:	2307      	movs	r3, #7
 800a412:	e156      	b.n	800a6c2 <f_write+0x308>

	/* Check fptr wrap-around (file size cannot reach 4 GiB at FAT volume) */
	if ((!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	695a      	ldr	r2, [r3, #20]
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	441a      	add	r2, r3
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	695b      	ldr	r3, [r3, #20]
 800a420:	429a      	cmp	r2, r3
 800a422:	f080 8140 	bcs.w	800a6a6 <f_write+0x2ec>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	695b      	ldr	r3, [r3, #20]
 800a42a:	43db      	mvns	r3, r3
 800a42c:	607b      	str	r3, [r7, #4]
	}

	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 800a42e:	e13a      	b.n	800a6a6 <f_write+0x2ec>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	695b      	ldr	r3, [r3, #20]
 800a434:	693a      	ldr	r2, [r7, #16]
 800a436:	8992      	ldrh	r2, [r2, #12]
 800a438:	fbb3 f1f2 	udiv	r1, r3, r2
 800a43c:	fb01 f202 	mul.w	r2, r1, r2
 800a440:	1a9b      	subs	r3, r3, r2
 800a442:	2b00      	cmp	r3, #0
 800a444:	f040 80e5 	bne.w	800a612 <f_write+0x258>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	695b      	ldr	r3, [r3, #20]
 800a44c:	693a      	ldr	r2, [r7, #16]
 800a44e:	8992      	ldrh	r2, [r2, #12]
 800a450:	fbb3 f3f2 	udiv	r3, r3, r2
 800a454:	693a      	ldr	r2, [r7, #16]
 800a456:	8952      	ldrh	r2, [r2, #10]
 800a458:	3a01      	subs	r2, #1
 800a45a:	4013      	ands	r3, r2
 800a45c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800a45e:	69bb      	ldr	r3, [r7, #24]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d137      	bne.n	800a4d4 <f_write+0x11a>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	695b      	ldr	r3, [r3, #20]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d10c      	bne.n	800a486 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	689b      	ldr	r3, [r3, #8]
 800a470:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800a472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a474:	2b00      	cmp	r3, #0
 800a476:	d10e      	bne.n	800a496 <f_write+0xdc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	2100      	movs	r1, #0
 800a47c:	4618      	mov	r0, r3
 800a47e:	f7fe fbcc 	bl	8008c1a <create_chain>
 800a482:	62b8      	str	r0, [r7, #40]	@ 0x28
 800a484:	e007      	b.n	800a496 <f_write+0xdc>
					if (fp->cltbl) {
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a486:	68fa      	ldr	r2, [r7, #12]
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	699b      	ldr	r3, [r3, #24]
 800a48c:	4619      	mov	r1, r3
 800a48e:	4610      	mov	r0, r2
 800a490:	f7fe fbc3 	bl	8008c1a <create_chain>
 800a494:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a498:	2b00      	cmp	r3, #0
 800a49a:	f000 8109 	beq.w	800a6b0 <f_write+0x2f6>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a49e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4a0:	2b01      	cmp	r3, #1
 800a4a2:	d104      	bne.n	800a4ae <f_write+0xf4>
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	2202      	movs	r2, #2
 800a4a8:	745a      	strb	r2, [r3, #17]
 800a4aa:	2302      	movs	r3, #2
 800a4ac:	e109      	b.n	800a6c2 <f_write+0x308>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a4ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4b4:	d104      	bne.n	800a4c0 <f_write+0x106>
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	2201      	movs	r2, #1
 800a4ba:	745a      	strb	r2, [r3, #17]
 800a4bc:	2301      	movs	r3, #1
 800a4be:	e100      	b.n	800a6c2 <f_write+0x308>
				fp->clust = clst;			/* Update current cluster */
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a4c4:	619a      	str	r2, [r3, #24]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	689b      	ldr	r3, [r3, #8]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d102      	bne.n	800a4d4 <f_write+0x11a>
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a4d2:	609a      	str	r2, [r3, #8]
			}
#if FF_FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	7c1b      	ldrb	r3, [r3, #16]
 800a4d8:	b25b      	sxtb	r3, r3
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	da18      	bge.n	800a510 <f_write+0x156>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	7858      	ldrb	r0, [r3, #1]
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	69da      	ldr	r2, [r3, #28]
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	f7fd fef1 	bl	80082d4 <disk_write>
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d004      	beq.n	800a502 <f_write+0x148>
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	2201      	movs	r2, #1
 800a4fc:	745a      	strb	r2, [r3, #17]
 800a4fe:	2301      	movs	r3, #1
 800a500:	e0df      	b.n	800a6c2 <f_write+0x308>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	7c1b      	ldrb	r3, [r3, #16]
 800a506:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a50a:	b2da      	uxtb	r2, r3
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	741a      	strb	r2, [r3, #16]
			}
#endif
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 800a510:	693a      	ldr	r2, [r7, #16]
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	699b      	ldr	r3, [r3, #24]
 800a516:	4619      	mov	r1, r3
 800a518:	4610      	mov	r0, r2
 800a51a:	f7fe f90d 	bl	8008738 <clst2sect>
 800a51e:	6178      	str	r0, [r7, #20]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d104      	bne.n	800a530 <f_write+0x176>
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	2202      	movs	r2, #2
 800a52a:	745a      	strb	r2, [r3, #17]
 800a52c:	2302      	movs	r3, #2
 800a52e:	e0c8      	b.n	800a6c2 <f_write+0x308>
			sect += csect;
 800a530:	697a      	ldr	r2, [r7, #20]
 800a532:	69bb      	ldr	r3, [r7, #24]
 800a534:	4413      	add	r3, r2
 800a536:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800a538:	693b      	ldr	r3, [r7, #16]
 800a53a:	899b      	ldrh	r3, [r3, #12]
 800a53c:	461a      	mov	r2, r3
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	fbb3 f3f2 	udiv	r3, r3, r2
 800a544:	623b      	str	r3, [r7, #32]
			if (cc > 0) {					/* Write maximum contiguous sectors directly */
 800a546:	6a3b      	ldr	r3, [r7, #32]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d043      	beq.n	800a5d4 <f_write+0x21a>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a54c:	69ba      	ldr	r2, [r7, #24]
 800a54e:	6a3b      	ldr	r3, [r7, #32]
 800a550:	4413      	add	r3, r2
 800a552:	693a      	ldr	r2, [r7, #16]
 800a554:	8952      	ldrh	r2, [r2, #10]
 800a556:	4293      	cmp	r3, r2
 800a558:	d905      	bls.n	800a566 <f_write+0x1ac>
					cc = fs->csize - csect;
 800a55a:	693b      	ldr	r3, [r7, #16]
 800a55c:	895b      	ldrh	r3, [r3, #10]
 800a55e:	461a      	mov	r2, r3
 800a560:	69bb      	ldr	r3, [r7, #24]
 800a562:	1ad3      	subs	r3, r2, r3
 800a564:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->pdrv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a566:	693b      	ldr	r3, [r7, #16]
 800a568:	7858      	ldrb	r0, [r3, #1]
 800a56a:	6a3b      	ldr	r3, [r7, #32]
 800a56c:	697a      	ldr	r2, [r7, #20]
 800a56e:	69f9      	ldr	r1, [r7, #28]
 800a570:	f7fd feb0 	bl	80082d4 <disk_write>
 800a574:	4603      	mov	r3, r0
 800a576:	2b00      	cmp	r3, #0
 800a578:	d004      	beq.n	800a584 <f_write+0x1ca>
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	2201      	movs	r2, #1
 800a57e:	745a      	strb	r2, [r3, #17]
 800a580:	2301      	movs	r3, #1
 800a582:	e09e      	b.n	800a6c2 <f_write+0x308>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					memcpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	69da      	ldr	r2, [r3, #28]
 800a588:	697b      	ldr	r3, [r7, #20]
 800a58a:	1ad3      	subs	r3, r2, r3
 800a58c:	6a3a      	ldr	r2, [r7, #32]
 800a58e:	429a      	cmp	r2, r3
 800a590:	d918      	bls.n	800a5c4 <f_write+0x20a>
					memcpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	69da      	ldr	r2, [r3, #28]
 800a59c:	697b      	ldr	r3, [r7, #20]
 800a59e:	1ad3      	subs	r3, r2, r3
 800a5a0:	693a      	ldr	r2, [r7, #16]
 800a5a2:	8992      	ldrh	r2, [r2, #12]
 800a5a4:	fb02 f303 	mul.w	r3, r2, r3
 800a5a8:	69fa      	ldr	r2, [r7, #28]
 800a5aa:	18d1      	adds	r1, r2, r3
 800a5ac:	693b      	ldr	r3, [r7, #16]
 800a5ae:	899b      	ldrh	r3, [r3, #12]
 800a5b0:	461a      	mov	r2, r3
 800a5b2:	f00c f87d 	bl	80166b0 <memcpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	7c1b      	ldrb	r3, [r3, #16]
 800a5ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a5be:	b2da      	uxtb	r2, r3
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	741a      	strb	r2, [r3, #16]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800a5c4:	693b      	ldr	r3, [r7, #16]
 800a5c6:	899b      	ldrh	r3, [r3, #12]
 800a5c8:	461a      	mov	r2, r3
 800a5ca:	6a3b      	ldr	r3, [r7, #32]
 800a5cc:	fb02 f303 	mul.w	r3, r2, r3
 800a5d0:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800a5d2:	e04b      	b.n	800a66c <f_write+0x2b2>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	69db      	ldr	r3, [r3, #28]
 800a5d8:	697a      	ldr	r2, [r7, #20]
 800a5da:	429a      	cmp	r2, r3
 800a5dc:	d016      	beq.n	800a60c <f_write+0x252>
				fp->fptr < fp->obj.objsize &&
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	695a      	ldr	r2, [r3, #20]
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a5e6:	429a      	cmp	r2, r3
 800a5e8:	d210      	bcs.n	800a60c <f_write+0x252>
				disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) {
 800a5ea:	693b      	ldr	r3, [r7, #16]
 800a5ec:	7858      	ldrb	r0, [r3, #1]
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800a5f4:	2301      	movs	r3, #1
 800a5f6:	697a      	ldr	r2, [r7, #20]
 800a5f8:	f7fd fe3a 	bl	8008270 <disk_read>
 800a5fc:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d004      	beq.n	800a60c <f_write+0x252>
					ABORT(fs, FR_DISK_ERR);
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	2201      	movs	r2, #1
 800a606:	745a      	strb	r2, [r3, #17]
 800a608:	2301      	movs	r3, #1
 800a60a:	e05a      	b.n	800a6c2 <f_write+0x308>
			}
#endif
			fp->sect = sect;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	697a      	ldr	r2, [r7, #20]
 800a610:	61da      	str	r2, [r3, #28]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes remains in the sector */
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	899b      	ldrh	r3, [r3, #12]
 800a616:	4618      	mov	r0, r3
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	695b      	ldr	r3, [r3, #20]
 800a61c:	693a      	ldr	r2, [r7, #16]
 800a61e:	8992      	ldrh	r2, [r2, #12]
 800a620:	fbb3 f1f2 	udiv	r1, r3, r2
 800a624:	fb01 f202 	mul.w	r2, r1, r2
 800a628:	1a9b      	subs	r3, r3, r2
 800a62a:	1ac3      	subs	r3, r0, r3
 800a62c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800a62e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	429a      	cmp	r2, r3
 800a634:	d901      	bls.n	800a63a <f_write+0x280>
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	627b      	str	r3, [r7, #36]	@ 0x24
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		memcpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		memcpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	695b      	ldr	r3, [r3, #20]
 800a644:	693a      	ldr	r2, [r7, #16]
 800a646:	8992      	ldrh	r2, [r2, #12]
 800a648:	fbb3 f0f2 	udiv	r0, r3, r2
 800a64c:	fb00 f202 	mul.w	r2, r0, r2
 800a650:	1a9b      	subs	r3, r3, r2
 800a652:	440b      	add	r3, r1
 800a654:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a656:	69f9      	ldr	r1, [r7, #28]
 800a658:	4618      	mov	r0, r3
 800a65a:	f00c f829 	bl	80166b0 <memcpy>
		fp->flag |= FA_DIRTY;
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	7c1b      	ldrb	r3, [r3, #16]
 800a662:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a666:	b2da      	uxtb	r2, r3
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	741a      	strb	r2, [r3, #16]
	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 800a66c:	687a      	ldr	r2, [r7, #4]
 800a66e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a670:	1ad3      	subs	r3, r2, r3
 800a672:	607b      	str	r3, [r7, #4]
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	681a      	ldr	r2, [r3, #0]
 800a678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a67a:	441a      	add	r2, r3
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	601a      	str	r2, [r3, #0]
 800a680:	69fa      	ldr	r2, [r7, #28]
 800a682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a684:	4413      	add	r3, r2
 800a686:	61fb      	str	r3, [r7, #28]
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	695a      	ldr	r2, [r3, #20]
 800a68c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a68e:	441a      	add	r2, r3
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	615a      	str	r2, [r3, #20]
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	68da      	ldr	r2, [r3, #12]
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	695b      	ldr	r3, [r3, #20]
 800a69c:	429a      	cmp	r2, r3
 800a69e:	bf38      	it	cc
 800a6a0:	461a      	movcc	r2, r3
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	60da      	str	r2, [r3, #12]
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	f47f aec1 	bne.w	800a430 <f_write+0x76>
 800a6ae:	e000      	b.n	800a6b2 <f_write+0x2f8>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a6b0:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	7c1b      	ldrb	r3, [r3, #16]
 800a6b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6ba:	b2da      	uxtb	r2, r3
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	741a      	strb	r2, [r3, #16]

	LEAVE_FF(fs, FR_OK);
 800a6c0:	2300      	movs	r3, #0
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	3730      	adds	r7, #48	@ 0x30
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bd80      	pop	{r7, pc}
	...

0800a6cc <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Open file to be synced */
)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b086      	sub	sp, #24
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
	FATFS *fs;
	DWORD tm;
	BYTE *dir;


	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	f107 0208 	add.w	r2, r7, #8
 800a6da:	4611      	mov	r1, r2
 800a6dc:	4618      	mov	r0, r3
 800a6de:	f7ff fb01 	bl	8009ce4 <validate>
 800a6e2:	4603      	mov	r3, r0
 800a6e4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a6e6:	7dfb      	ldrb	r3, [r7, #23]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d167      	bne.n	800a7bc <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	7c1b      	ldrb	r3, [r3, #16]
 800a6f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d061      	beq.n	800a7bc <f_sync+0xf0>
#if !FF_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	7c1b      	ldrb	r3, [r3, #16]
 800a6fc:	b25b      	sxtb	r3, r3
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	da15      	bge.n	800a72e <f_sync+0x62>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a702:	68bb      	ldr	r3, [r7, #8]
 800a704:	7858      	ldrb	r0, [r3, #1]
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	69da      	ldr	r2, [r3, #28]
 800a710:	2301      	movs	r3, #1
 800a712:	f7fd fddf 	bl	80082d4 <disk_write>
 800a716:	4603      	mov	r3, r0
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d001      	beq.n	800a720 <f_sync+0x54>
 800a71c:	2301      	movs	r3, #1
 800a71e:	e04e      	b.n	800a7be <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	7c1b      	ldrb	r3, [r3, #16]
 800a724:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a728:	b2da      	uxtb	r2, r3
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	741a      	strb	r2, [r3, #16]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a72e:	4b26      	ldr	r3, [pc, #152]	@ (800a7c8 <f_sync+0xfc>)
 800a730:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a732:	68ba      	ldr	r2, [r7, #8]
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	6a1b      	ldr	r3, [r3, #32]
 800a738:	4619      	mov	r1, r3
 800a73a:	4610      	mov	r0, r2
 800a73c:	f7fd ff61 	bl	8008602 <move_window>
 800a740:	4603      	mov	r3, r0
 800a742:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a744:	7dfb      	ldrb	r3, [r7, #23]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d138      	bne.n	800a7bc <f_sync+0xf0>
					dir = fp->dir_ptr;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a74e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive attribute to indicate that the file has been changed */
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	330b      	adds	r3, #11
 800a754:	781a      	ldrb	r2, [r3, #0]
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	330b      	adds	r3, #11
 800a75a:	f042 0220 	orr.w	r2, r2, #32
 800a75e:	b2d2      	uxtb	r2, r2
 800a760:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation information  */
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6818      	ldr	r0, [r3, #0]
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	689b      	ldr	r3, [r3, #8]
 800a76a:	461a      	mov	r2, r3
 800a76c:	68f9      	ldr	r1, [r7, #12]
 800a76e:	f7fe fd02 	bl	8009176 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	f103 021c 	add.w	r2, r3, #28
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	68db      	ldr	r3, [r3, #12]
 800a77c:	4619      	mov	r1, r3
 800a77e:	4610      	mov	r0, r2
 800a780:	f7fd feb5 	bl	80084ee <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	3316      	adds	r3, #22
 800a788:	6939      	ldr	r1, [r7, #16]
 800a78a:	4618      	mov	r0, r3
 800a78c:	f7fd feaf 	bl	80084ee <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	3312      	adds	r3, #18
 800a794:	2100      	movs	r1, #0
 800a796:	4618      	mov	r0, r3
 800a798:	f7fd fe8e 	bl	80084b8 <st_word>
					fs->wflag = 1;
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	2201      	movs	r2, #1
 800a7a0:	711a      	strb	r2, [r3, #4]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	f7fd ff59 	bl	800865c <sync_fs>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	7c1b      	ldrb	r3, [r3, #16]
 800a7b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a7b6:	b2da      	uxtb	r2, r3
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	741a      	strb	r2, [r3, #16]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a7bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7be:	4618      	mov	r0, r3
 800a7c0:	3718      	adds	r7, #24
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}
 800a7c6:	bf00      	nop
 800a7c8:	54210000 	.word	0x54210000

0800a7cc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Open file to be closed */
)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b084      	sub	sp, #16
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !FF_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f7ff ff79 	bl	800a6cc <f_sync>
 800a7da:	4603      	mov	r3, r0
 800a7dc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a7de:	7bfb      	ldrb	r3, [r7, #15]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d10e      	bne.n	800a802 <f_close+0x36>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	f107 0208 	add.w	r2, r7, #8
 800a7ea:	4611      	mov	r1, r2
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	f7ff fa79 	bl	8009ce4 <validate>
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a7f6:	7bfb      	ldrb	r3, [r7, #15]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d102      	bne.n	800a802 <f_close+0x36>
#if FF_FS_LOCK
			res = dec_share(fp->obj.lockid);		/* Decrement file open counter */
			if (res == FR_OK) fp->obj.fs = 0;	/* Invalidate file object */
#else
			fp->obj.fs = 0;	/* Invalidate file object */
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2200      	movs	r2, #0
 800a800:	601a      	str	r2, [r3, #0]
#if FF_FS_REENTRANT
			unlock_volume(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a802:	7bfb      	ldrb	r3, [r7, #15]
}
 800a804:	4618      	mov	r0, r3
 800a806:	3710      	adds	r7, #16
 800a808:	46bd      	mov	sp, r7
 800a80a:	bd80      	pop	{r7, pc}

0800a80c <create_partition>:
	BYTE drv,			/* Physical drive number */
	const LBA_t plst[],	/* Partition list */
	BYTE sys,			/* System ID for each partition (for only MBR) */
	BYTE *buf			/* Working buffer for a sector */
)
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b08e      	sub	sp, #56	@ 0x38
 800a810:	af00      	add	r7, sp, #0
 800a812:	60b9      	str	r1, [r7, #8]
 800a814:	607b      	str	r3, [r7, #4]
 800a816:	4603      	mov	r3, r0
 800a818:	73fb      	strb	r3, [r7, #15]
 800a81a:	4613      	mov	r3, r2
 800a81c:	73bb      	strb	r3, [r7, #14]
	DWORD sz_drv32, nxt_alloc32, sz_part32;
	BYTE *pte;
	BYTE hd, n_hd, sc, n_sc;

	/* Get physical drive size */
	if (disk_ioctl(drv, GET_SECTOR_COUNT, &sz_drv) != RES_OK) return FR_DISK_ERR;
 800a81e:	f107 0210 	add.w	r2, r7, #16
 800a822:	7bfb      	ldrb	r3, [r7, #15]
 800a824:	2101      	movs	r1, #1
 800a826:	4618      	mov	r0, r3
 800a828:	f7fd fd88 	bl	800833c <disk_ioctl>
 800a82c:	4603      	mov	r3, r0
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d001      	beq.n	800a836 <create_partition+0x2a>
 800a832:	2301      	movs	r3, #1
 800a834:	e108      	b.n	800aa48 <create_partition+0x23c>
		if (disk_write(drv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;

	} else
#endif
	{	/* Create partitions in MBR format */
		sz_drv32 = (DWORD)sz_drv;
 800a836:	693b      	ldr	r3, [r7, #16]
 800a838:	623b      	str	r3, [r7, #32]
		n_sc = N_SEC_TRACK;				/* Determine drive CHS without any consideration of the drive geometry */
 800a83a:	233f      	movs	r3, #63	@ 0x3f
 800a83c:	77fb      	strb	r3, [r7, #31]
		for (n_hd = 8; n_hd != 0 && sz_drv32 / n_hd / n_sc > 1024; n_hd *= 2) ;
 800a83e:	2308      	movs	r3, #8
 800a840:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a844:	e004      	b.n	800a850 <create_partition+0x44>
 800a846:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a84a:	005b      	lsls	r3, r3, #1
 800a84c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a850:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a854:	2b00      	cmp	r3, #0
 800a856:	d00a      	beq.n	800a86e <create_partition+0x62>
 800a858:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a85c:	6a3a      	ldr	r2, [r7, #32]
 800a85e:	fbb2 f2f3 	udiv	r2, r2, r3
 800a862:	7ffb      	ldrb	r3, [r7, #31]
 800a864:	fbb2 f3f3 	udiv	r3, r2, r3
 800a868:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a86c:	d8eb      	bhi.n	800a846 <create_partition+0x3a>
		if (n_hd == 0) n_hd = 255;		/* Number of heads needs to be <256 */
 800a86e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a872:	2b00      	cmp	r3, #0
 800a874:	d102      	bne.n	800a87c <create_partition+0x70>
 800a876:	23ff      	movs	r3, #255	@ 0xff
 800a878:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		memset(buf, 0, FF_MAX_SS);		/* Clear MBR */
 800a87c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800a880:	2100      	movs	r1, #0
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f00b fe90 	bl	80165a8 <memset>
		pte = buf + MBR_Table;	/* Partition table in the MBR */
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800a88e:	62bb      	str	r3, [r7, #40]	@ 0x28
		for (i = 0, nxt_alloc32 = n_sc; i < 4 && nxt_alloc32 != 0 && nxt_alloc32 < sz_drv32; i++, nxt_alloc32 += sz_part32) {
 800a890:	2300      	movs	r3, #0
 800a892:	637b      	str	r3, [r7, #52]	@ 0x34
 800a894:	7ffb      	ldrb	r3, [r7, #31]
 800a896:	633b      	str	r3, [r7, #48]	@ 0x30
 800a898:	e0b5      	b.n	800aa06 <create_partition+0x1fa>
			sz_part32 = (DWORD)plst[i];	/* Get partition size */
 800a89a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a89c:	009b      	lsls	r3, r3, #2
 800a89e:	68ba      	ldr	r2, [r7, #8]
 800a8a0:	4413      	add	r3, r2
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (sz_part32 <= 100) sz_part32 = (sz_part32 == 100) ? sz_drv32 : sz_drv32 / 100 * sz_part32;	/* Size in percentage? */
 800a8a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8a8:	2b64      	cmp	r3, #100	@ 0x64
 800a8aa:	d80d      	bhi.n	800a8c8 <create_partition+0xbc>
 800a8ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8ae:	2b64      	cmp	r3, #100	@ 0x64
 800a8b0:	d008      	beq.n	800a8c4 <create_partition+0xb8>
 800a8b2:	6a3b      	ldr	r3, [r7, #32]
 800a8b4:	4a66      	ldr	r2, [pc, #408]	@ (800aa50 <create_partition+0x244>)
 800a8b6:	fba2 2303 	umull	r2, r3, r2, r3
 800a8ba:	095b      	lsrs	r3, r3, #5
 800a8bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a8be:	fb02 f303 	mul.w	r3, r2, r3
 800a8c2:	e000      	b.n	800a8c6 <create_partition+0xba>
 800a8c4:	6a3b      	ldr	r3, [r7, #32]
 800a8c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (nxt_alloc32 + sz_part32 > sz_drv32 || nxt_alloc32 + sz_part32 < nxt_alloc32) sz_part32 = sz_drv32 - nxt_alloc32;	/* Clip at drive size */
 800a8c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8cc:	4413      	add	r3, r2
 800a8ce:	6a3a      	ldr	r2, [r7, #32]
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	d305      	bcc.n	800a8e0 <create_partition+0xd4>
 800a8d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8d8:	4413      	add	r3, r2
 800a8da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8dc:	429a      	cmp	r2, r3
 800a8de:	d903      	bls.n	800a8e8 <create_partition+0xdc>
 800a8e0:	6a3a      	ldr	r2, [r7, #32]
 800a8e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8e4:	1ad3      	subs	r3, r2, r3
 800a8e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (sz_part32 == 0) break;	/* End of table or no sector to allocate? */
 800a8e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	f000 8097 	beq.w	800aa1e <create_partition+0x212>

			st_dword(pte + PTE_StLba, nxt_alloc32);	/* Start LBA */
 800a8f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8f2:	3308      	adds	r3, #8
 800a8f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	f7fd fdf9 	bl	80084ee <st_dword>
			st_dword(pte + PTE_SizLba, sz_part32);	/* Number of sectors */
 800a8fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8fe:	330c      	adds	r3, #12
 800a900:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a902:	4618      	mov	r0, r3
 800a904:	f7fd fdf3 	bl	80084ee <st_dword>
			pte[PTE_System] = sys;					/* System type */
 800a908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a90a:	3304      	adds	r3, #4
 800a90c:	7bba      	ldrb	r2, [r7, #14]
 800a90e:	701a      	strb	r2, [r3, #0]

			cy = (UINT)(nxt_alloc32 / n_sc / n_hd);	/* Start cylinder */
 800a910:	7ffb      	ldrb	r3, [r7, #31]
 800a912:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a914:	fbb2 f2f3 	udiv	r2, r2, r3
 800a918:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a91c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a920:	61bb      	str	r3, [r7, #24]
			hd = (BYTE)(nxt_alloc32 / n_sc % n_hd);	/* Start head */
 800a922:	7ffb      	ldrb	r3, [r7, #31]
 800a924:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a926:	fbb2 f3f3 	udiv	r3, r2, r3
 800a92a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a92e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a932:	fb01 f202 	mul.w	r2, r1, r2
 800a936:	1a9b      	subs	r3, r3, r2
 800a938:	75fb      	strb	r3, [r7, #23]
			sc = (BYTE)(nxt_alloc32 % n_sc + 1);	/* Start sector */
 800a93a:	7ffa      	ldrb	r2, [r7, #31]
 800a93c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a93e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a942:	fb01 f202 	mul.w	r2, r1, r2
 800a946:	1a9b      	subs	r3, r3, r2
 800a948:	b2db      	uxtb	r3, r3
 800a94a:	3301      	adds	r3, #1
 800a94c:	75bb      	strb	r3, [r7, #22]
			pte[PTE_StHead] = hd;
 800a94e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a950:	3301      	adds	r3, #1
 800a952:	7dfa      	ldrb	r2, [r7, #23]
 800a954:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = (BYTE)((cy >> 2 & 0xC0) | sc);
 800a956:	69bb      	ldr	r3, [r7, #24]
 800a958:	089b      	lsrs	r3, r3, #2
 800a95a:	b2db      	uxtb	r3, r3
 800a95c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a960:	b2d9      	uxtb	r1, r3
 800a962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a964:	3302      	adds	r3, #2
 800a966:	7dba      	ldrb	r2, [r7, #22]
 800a968:	430a      	orrs	r2, r1
 800a96a:	b2d2      	uxtb	r2, r2
 800a96c:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = (BYTE)cy;
 800a96e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a970:	3303      	adds	r3, #3
 800a972:	69ba      	ldr	r2, [r7, #24]
 800a974:	b2d2      	uxtb	r2, r2
 800a976:	701a      	strb	r2, [r3, #0]

			cy = (UINT)((nxt_alloc32 + sz_part32 - 1) / n_sc / n_hd);	/* End cylinder */
 800a978:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a97a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a97c:	4413      	add	r3, r2
 800a97e:	1e5a      	subs	r2, r3, #1
 800a980:	7ffb      	ldrb	r3, [r7, #31]
 800a982:	fbb2 f2f3 	udiv	r2, r2, r3
 800a986:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a98a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a98e:	61bb      	str	r3, [r7, #24]
			hd = (BYTE)((nxt_alloc32 + sz_part32 - 1) / n_sc % n_hd);	/* End head */
 800a990:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a994:	4413      	add	r3, r2
 800a996:	1e5a      	subs	r2, r3, #1
 800a998:	7ffb      	ldrb	r3, [r7, #31]
 800a99a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a99e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a9a2:	fbb3 f1f2 	udiv	r1, r3, r2
 800a9a6:	fb01 f202 	mul.w	r2, r1, r2
 800a9aa:	1a9b      	subs	r3, r3, r2
 800a9ac:	75fb      	strb	r3, [r7, #23]
			sc = (BYTE)((nxt_alloc32 + sz_part32 - 1) % n_sc + 1);		/* End sector */
 800a9ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a9b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9b2:	4413      	add	r3, r2
 800a9b4:	3b01      	subs	r3, #1
 800a9b6:	7ffa      	ldrb	r2, [r7, #31]
 800a9b8:	fbb3 f1f2 	udiv	r1, r3, r2
 800a9bc:	fb01 f202 	mul.w	r2, r1, r2
 800a9c0:	1a9b      	subs	r3, r3, r2
 800a9c2:	b2db      	uxtb	r3, r3
 800a9c4:	3301      	adds	r3, #1
 800a9c6:	75bb      	strb	r3, [r7, #22]
			pte[PTE_EdHead] = hd;
 800a9c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9ca:	3305      	adds	r3, #5
 800a9cc:	7dfa      	ldrb	r2, [r7, #23]
 800a9ce:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)((cy >> 2 & 0xC0) | sc);
 800a9d0:	69bb      	ldr	r3, [r7, #24]
 800a9d2:	089b      	lsrs	r3, r3, #2
 800a9d4:	b2db      	uxtb	r3, r3
 800a9d6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a9da:	b2d9      	uxtb	r1, r3
 800a9dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9de:	3306      	adds	r3, #6
 800a9e0:	7dba      	ldrb	r2, [r7, #22]
 800a9e2:	430a      	orrs	r2, r1
 800a9e4:	b2d2      	uxtb	r2, r2
 800a9e6:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)cy;
 800a9e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9ea:	3307      	adds	r3, #7
 800a9ec:	69ba      	ldr	r2, [r7, #24]
 800a9ee:	b2d2      	uxtb	r2, r2
 800a9f0:	701a      	strb	r2, [r3, #0]

			pte += SZ_PTE;		/* Next entry */
 800a9f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9f4:	3310      	adds	r3, #16
 800a9f6:	62bb      	str	r3, [r7, #40]	@ 0x28
		for (i = 0, nxt_alloc32 = n_sc; i < 4 && nxt_alloc32 != 0 && nxt_alloc32 < sz_drv32; i++, nxt_alloc32 += sz_part32) {
 800a9f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9fa:	3301      	adds	r3, #1
 800a9fc:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa02:	4413      	add	r3, r2
 800aa04:	633b      	str	r3, [r7, #48]	@ 0x30
 800aa06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa08:	2b03      	cmp	r3, #3
 800aa0a:	d809      	bhi.n	800aa20 <create_partition+0x214>
 800aa0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d006      	beq.n	800aa20 <create_partition+0x214>
 800aa12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa14:	6a3b      	ldr	r3, [r7, #32]
 800aa16:	429a      	cmp	r2, r3
 800aa18:	f4ff af3f 	bcc.w	800a89a <create_partition+0x8e>
 800aa1c:	e000      	b.n	800aa20 <create_partition+0x214>
			if (sz_part32 == 0) break;	/* End of table or no sector to allocate? */
 800aa1e:	bf00      	nop
		}

		st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800aa26:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f7fd fd44 	bl	80084b8 <st_word>
		if (disk_write(drv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 800aa30:	7bf8      	ldrb	r0, [r7, #15]
 800aa32:	2301      	movs	r3, #1
 800aa34:	2200      	movs	r2, #0
 800aa36:	6879      	ldr	r1, [r7, #4]
 800aa38:	f7fd fc4c 	bl	80082d4 <disk_write>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d001      	beq.n	800aa46 <create_partition+0x23a>
 800aa42:	2301      	movs	r3, #1
 800aa44:	e000      	b.n	800aa48 <create_partition+0x23c>
	}

	return FR_OK;
 800aa46:	2300      	movs	r3, #0
}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	3738      	adds	r7, #56	@ 0x38
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	bd80      	pop	{r7, pc}
 800aa50:	51eb851f 	.word	0x51eb851f

0800aa54 <f_mkfs>:
	const TCHAR* path,		/* Logical drive number */
	const MKFS_PARM* opt,	/* Format options */
	void* work,				/* Pointer to working buffer (null: use len bytes of heap memory) */
	UINT len				/* Size of working buffer [byte] */
)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b09e      	sub	sp, #120	@ 0x78
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	60f8      	str	r0, [r7, #12]
 800aa5c:	60b9      	str	r1, [r7, #8]
 800aa5e:	607a      	str	r2, [r7, #4]
 800aa60:	603b      	str	r3, [r7, #0]
	DSTATUS ds;
	FRESULT res;


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 800aa62:	f107 030c 	add.w	r3, r7, #12
 800aa66:	4618      	mov	r0, r3
 800aa68:	f7fe fd78 	bl	800955c <get_ldnumber>
 800aa6c:	6478      	str	r0, [r7, #68]	@ 0x44
	if (vol < 0) return FR_INVALID_DRIVE;
 800aa6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	da02      	bge.n	800aa7a <f_mkfs+0x26>
 800aa74:	230b      	movs	r3, #11
 800aa76:	f000 bc39 	b.w	800b2ec <f_mkfs+0x898>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the fs object if mounted */
 800aa7a:	4a90      	ldr	r2, [pc, #576]	@ (800acbc <f_mkfs+0x268>)
 800aa7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d005      	beq.n	800aa92 <f_mkfs+0x3e>
 800aa86:	4a8d      	ldr	r2, [pc, #564]	@ (800acbc <f_mkfs+0x268>)
 800aa88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa8e:	2200      	movs	r2, #0
 800aa90:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);		/* Hosting physical drive */
 800aa92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa94:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	ipart = LD2PT(vol);		/* Hosting partition (0:create as new, 1..:existing partition) */
 800aa98:	2300      	movs	r3, #0
 800aa9a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42

	/* Initialize the hosting physical drive */
	ds = disk_initialize(pdrv);
 800aa9e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	f7fd fbbc 	bl	8008220 <disk_initialize>
 800aaa8:	4603      	mov	r3, r0
 800aaaa:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
	if (ds & STA_NOINIT) return FR_NOT_READY;
 800aaae:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800aab2:	f003 0301 	and.w	r3, r3, #1
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d002      	beq.n	800aac0 <f_mkfs+0x6c>
 800aaba:	2303      	movs	r3, #3
 800aabc:	f000 bc16 	b.w	800b2ec <f_mkfs+0x898>
	if (ds & STA_PROTECT) return FR_WRITE_PROTECTED;
 800aac0:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800aac4:	f003 0304 	and.w	r3, r3, #4
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d002      	beq.n	800aad2 <f_mkfs+0x7e>
 800aacc:	230a      	movs	r3, #10
 800aace:	f000 bc0d 	b.w	800b2ec <f_mkfs+0x898>

	/* Get physical drive parameters (sz_drv, sz_blk and ss) */
	if (!opt) opt = &defopt;	/* Use default parameter if it is not given */
 800aad2:	68bb      	ldr	r3, [r7, #8]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d101      	bne.n	800aadc <f_mkfs+0x88>
 800aad8:	4b79      	ldr	r3, [pc, #484]	@ (800acc0 <f_mkfs+0x26c>)
 800aada:	60bb      	str	r3, [r7, #8]
	sz_blk = opt->align;
 800aadc:	68bb      	ldr	r3, [r7, #8]
 800aade:	685b      	ldr	r3, [r3, #4]
 800aae0:	61fb      	str	r3, [r7, #28]
	if (sz_blk == 0) disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk);					/* Block size from the paramter or lower layer */
 800aae2:	69fb      	ldr	r3, [r7, #28]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d107      	bne.n	800aaf8 <f_mkfs+0xa4>
 800aae8:	f107 021c 	add.w	r2, r7, #28
 800aaec:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800aaf0:	2103      	movs	r1, #3
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	f7fd fc22 	bl	800833c <disk_ioctl>
 	if (sz_blk == 0 || sz_blk > 0x8000 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Use default if the block size is invalid */
 800aaf8:	69fb      	ldr	r3, [r7, #28]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d009      	beq.n	800ab12 <f_mkfs+0xbe>
 800aafe:	69fb      	ldr	r3, [r7, #28]
 800ab00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab04:	d805      	bhi.n	800ab12 <f_mkfs+0xbe>
 800ab06:	69fb      	ldr	r3, [r7, #28]
 800ab08:	1e5a      	subs	r2, r3, #1
 800ab0a:	69fb      	ldr	r3, [r7, #28]
 800ab0c:	4013      	ands	r3, r2
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d001      	beq.n	800ab16 <f_mkfs+0xc2>
 800ab12:	2301      	movs	r3, #1
 800ab14:	61fb      	str	r3, [r7, #28]
#if FF_MAX_SS != FF_MIN_SS
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
 800ab16:	f107 0220 	add.w	r2, r7, #32
 800ab1a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ab1e:	2102      	movs	r1, #2
 800ab20:	4618      	mov	r0, r3
 800ab22:	f7fd fc0b 	bl	800833c <disk_ioctl>
 800ab26:	4603      	mov	r3, r0
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d001      	beq.n	800ab30 <f_mkfs+0xdc>
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	e3dd      	b.n	800b2ec <f_mkfs+0x898>
	if (ss > FF_MAX_SS || ss < FF_MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
 800ab30:	8c3b      	ldrh	r3, [r7, #32]
 800ab32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab36:	d80a      	bhi.n	800ab4e <f_mkfs+0xfa>
 800ab38:	8c3b      	ldrh	r3, [r7, #32]
 800ab3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab3e:	d306      	bcc.n	800ab4e <f_mkfs+0xfa>
 800ab40:	8c3b      	ldrh	r3, [r7, #32]
 800ab42:	461a      	mov	r2, r3
 800ab44:	8c3b      	ldrh	r3, [r7, #32]
 800ab46:	3b01      	subs	r3, #1
 800ab48:	4013      	ands	r3, r2
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d001      	beq.n	800ab52 <f_mkfs+0xfe>
 800ab4e:	2301      	movs	r3, #1
 800ab50:	e3cc      	b.n	800b2ec <f_mkfs+0x898>
#else
	ss = FF_MAX_SS;
#endif

	/* Options for FAT sub-type and FAT parameters */
	fsopt = opt->fmt & (FM_ANY | FM_SFD);
 800ab52:	68bb      	ldr	r3, [r7, #8]
 800ab54:	781b      	ldrb	r3, [r3, #0]
 800ab56:	f003 030f 	and.w	r3, r3, #15
 800ab5a:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
	n_fat = (opt->n_fat >= 1 && opt->n_fat <= 2) ? opt->n_fat : 1;
 800ab5e:	68bb      	ldr	r3, [r7, #8]
 800ab60:	785b      	ldrb	r3, [r3, #1]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d006      	beq.n	800ab74 <f_mkfs+0x120>
 800ab66:	68bb      	ldr	r3, [r7, #8]
 800ab68:	785b      	ldrb	r3, [r3, #1]
 800ab6a:	2b02      	cmp	r3, #2
 800ab6c:	d802      	bhi.n	800ab74 <f_mkfs+0x120>
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	785b      	ldrb	r3, [r3, #1]
 800ab72:	e000      	b.n	800ab76 <f_mkfs+0x122>
 800ab74:	2301      	movs	r3, #1
 800ab76:	63fb      	str	r3, [r7, #60]	@ 0x3c
	n_root = (opt->n_root >= 1 && opt->n_root <= 32768 && (opt->n_root % (ss / SZDIRE)) == 0) ? opt->n_root : 512;
 800ab78:	68bb      	ldr	r3, [r7, #8]
 800ab7a:	689b      	ldr	r3, [r3, #8]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d013      	beq.n	800aba8 <f_mkfs+0x154>
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	689b      	ldr	r3, [r3, #8]
 800ab84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab88:	d80e      	bhi.n	800aba8 <f_mkfs+0x154>
 800ab8a:	68bb      	ldr	r3, [r7, #8]
 800ab8c:	689b      	ldr	r3, [r3, #8]
 800ab8e:	8c3a      	ldrh	r2, [r7, #32]
 800ab90:	0952      	lsrs	r2, r2, #5
 800ab92:	b292      	uxth	r2, r2
 800ab94:	fbb3 f1f2 	udiv	r1, r3, r2
 800ab98:	fb01 f202 	mul.w	r2, r1, r2
 800ab9c:	1a9b      	subs	r3, r3, r2
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d102      	bne.n	800aba8 <f_mkfs+0x154>
 800aba2:	68bb      	ldr	r3, [r7, #8]
 800aba4:	689b      	ldr	r3, [r3, #8]
 800aba6:	e001      	b.n	800abac <f_mkfs+0x158>
 800aba8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800abac:	63bb      	str	r3, [r7, #56]	@ 0x38
	sz_au = (opt->au_size <= 0x1000000 && (opt->au_size & (opt->au_size - 1)) == 0) ? opt->au_size : 0;
 800abae:	68bb      	ldr	r3, [r7, #8]
 800abb0:	68db      	ldr	r3, [r3, #12]
 800abb2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800abb6:	d80a      	bhi.n	800abce <f_mkfs+0x17a>
 800abb8:	68bb      	ldr	r3, [r7, #8]
 800abba:	68da      	ldr	r2, [r3, #12]
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	68db      	ldr	r3, [r3, #12]
 800abc0:	3b01      	subs	r3, #1
 800abc2:	4013      	ands	r3, r2
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d102      	bne.n	800abce <f_mkfs+0x17a>
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	68db      	ldr	r3, [r3, #12]
 800abcc:	e000      	b.n	800abd0 <f_mkfs+0x17c>
 800abce:	2300      	movs	r3, #0
 800abd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sz_au /= ss;	/* Byte --> Sector */
 800abd2:	8c3b      	ldrh	r3, [r7, #32]
 800abd4:	461a      	mov	r2, r3
 800abd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abd8:	fbb3 f3f2 	udiv	r3, r3, r2
 800abdc:	64fb      	str	r3, [r7, #76]	@ 0x4c

	/* Get working buffer */
	sz_buf = len / ss;		/* Size of working buffer [sector] */
 800abde:	8c3b      	ldrh	r3, [r7, #32]
 800abe0:	461a      	mov	r2, r3
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	fbb3 f3f2 	udiv	r3, r3, r2
 800abe8:	637b      	str	r3, [r7, #52]	@ 0x34
	if (sz_buf == 0) return FR_NOT_ENOUGH_CORE;
 800abea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abec:	2b00      	cmp	r3, #0
 800abee:	d101      	bne.n	800abf4 <f_mkfs+0x1a0>
 800abf0:	2311      	movs	r3, #17
 800abf2:	e37b      	b.n	800b2ec <f_mkfs+0x898>
	buf = (BYTE*)work;		/* Working buffer */
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	633b      	str	r3, [r7, #48]	@ 0x30
#if FF_USE_LFN == 3
	if (!buf) buf = ff_memalloc(sz_buf * ss);	/* Use heap memory for working buffer */
#endif
	if (!buf) return FR_NOT_ENOUGH_CORE;
 800abf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d101      	bne.n	800ac02 <f_mkfs+0x1ae>
 800abfe:	2311      	movs	r3, #17
 800ac00:	e374      	b.n	800b2ec <f_mkfs+0x898>

	/* Determine where the volume to be located (b_vol, sz_vol) */
	b_vol = sz_vol = 0;
 800ac02:	2300      	movs	r3, #0
 800ac04:	61bb      	str	r3, [r7, #24]
 800ac06:	69bb      	ldr	r3, [r7, #24]
 800ac08:	66fb      	str	r3, [r7, #108]	@ 0x6c
			if (ipart > 4 || pte[PTE_System] == 0) LEAVE_MKFS(FR_MKFS_ABORTED);	/* No partition? */
			b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
			sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
		}
	} else {	/* The volume is associated with a physical drive */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);
 800ac0a:	f107 0218 	add.w	r2, r7, #24
 800ac0e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ac12:	2101      	movs	r1, #1
 800ac14:	4618      	mov	r0, r3
 800ac16:	f7fd fb91 	bl	800833c <disk_ioctl>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d001      	beq.n	800ac24 <f_mkfs+0x1d0>
 800ac20:	2301      	movs	r3, #1
 800ac22:	e363      	b.n	800b2ec <f_mkfs+0x898>
		if (!(fsopt & FM_SFD)) {	/* To be partitioned? */
 800ac24:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800ac28:	f003 0308 	and.w	r3, r3, #8
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d108      	bne.n	800ac42 <f_mkfs+0x1ee>
				fsopt |= 0x80;		/* Partitioning is in GPT */
				b_vol = GPT_ALIGN / ss; sz_vol -= b_vol + GPT_ITEMS * SZ_GPTE / ss + 1;	/* Estimated partition offset and size */
			} else
#endif
			{	/* Partitioning is in MBR */
				if (sz_vol > N_SEC_TRACK) {
 800ac30:	69bb      	ldr	r3, [r7, #24]
 800ac32:	2b3f      	cmp	r3, #63	@ 0x3f
 800ac34:	d905      	bls.n	800ac42 <f_mkfs+0x1ee>
					b_vol = N_SEC_TRACK; sz_vol -= b_vol;	/* Estimated partition offset and size */
 800ac36:	233f      	movs	r3, #63	@ 0x3f
 800ac38:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ac3a:	69ba      	ldr	r2, [r7, #24]
 800ac3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ac3e:	1ad3      	subs	r3, r2, r3
 800ac40:	61bb      	str	r3, [r7, #24]
				}
			}
		}
	}
	if (sz_vol < 128) LEAVE_MKFS(FR_MKFS_ABORTED);	/* Check if volume size is >=128s */
 800ac42:	69bb      	ldr	r3, [r7, #24]
 800ac44:	2b7f      	cmp	r3, #127	@ 0x7f
 800ac46:	d801      	bhi.n	800ac4c <f_mkfs+0x1f8>
 800ac48:	230e      	movs	r3, #14
 800ac4a:	e34f      	b.n	800b2ec <f_mkfs+0x898>
			}
		}
#if FF_LBA64
		if (sz_vol >= 0x100000000) LEAVE_MKFS(FR_MKFS_ABORTED);	/* Too large volume for FAT/FAT32 */
#endif
		if (sz_au > 128) sz_au = 128;	/* Invalid AU for FAT/FAT32? */
 800ac4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac4e:	2b80      	cmp	r3, #128	@ 0x80
 800ac50:	d901      	bls.n	800ac56 <f_mkfs+0x202>
 800ac52:	2380      	movs	r3, #128	@ 0x80
 800ac54:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fsopt & FM_FAT32) {	/* FAT32 possible? */
 800ac56:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800ac5a:	f003 0302 	and.w	r3, r3, #2
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d009      	beq.n	800ac76 <f_mkfs+0x222>
			if (!(fsopt & FM_FAT)) {	/* no-FAT? */
 800ac62:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800ac66:	f003 0301 	and.w	r3, r3, #1
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d103      	bne.n	800ac76 <f_mkfs+0x222>
				fsty = FS_FAT32; break;
 800ac6e:	2303      	movs	r3, #3
 800ac70:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800ac74:	e00a      	b.n	800ac8c <f_mkfs+0x238>
			}
		}
		if (!(fsopt & FM_FAT)) LEAVE_MKFS(FR_INVALID_PARAMETER);	/* no-FAT? */
 800ac76:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800ac7a:	f003 0301 	and.w	r3, r3, #1
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d101      	bne.n	800ac86 <f_mkfs+0x232>
 800ac82:	2313      	movs	r3, #19
 800ac84:	e332      	b.n	800b2ec <f_mkfs+0x898>
		fsty = FS_FAT16;
 800ac86:	2302      	movs	r3, #2
 800ac88:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
	} while (0);

	vsn = (DWORD)sz_vol + GET_FATTIME();	/* VSN generated from current time and partitiion size */
 800ac8c:	69bb      	ldr	r3, [r7, #24]
 800ac8e:	f103 43a8 	add.w	r3, r3, #1409286144	@ 0x54000000
 800ac92:	f503 1304 	add.w	r3, r3, #2162688	@ 0x210000
 800ac96:	62fb      	str	r3, [r7, #44]	@ 0x2c

	} else
#endif	/* FF_FS_EXFAT */
	{	/* Create an FAT/FAT32 volume */
		do {
			pau = sz_au;
 800ac98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac9a:	663b      	str	r3, [r7, #96]	@ 0x60
			/* Pre-determine number of clusters and FAT sub-type */
			if (fsty == FS_FAT32) {	/* FAT32 volume */
 800ac9c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800aca0:	2b03      	cmp	r3, #3
 800aca2:	d141      	bne.n	800ad28 <f_mkfs+0x2d4>
				if (pau == 0) {	/* AU auto-selection */
 800aca4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d120      	bne.n	800acec <f_mkfs+0x298>
					n = (DWORD)sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800acaa:	69bb      	ldr	r3, [r7, #24]
 800acac:	0c5b      	lsrs	r3, r3, #17
 800acae:	667b      	str	r3, [r7, #100]	@ 0x64
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800acb0:	2300      	movs	r3, #0
 800acb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acb4:	2301      	movs	r3, #1
 800acb6:	663b      	str	r3, [r7, #96]	@ 0x60
 800acb8:	e00a      	b.n	800acd0 <f_mkfs+0x27c>
 800acba:	bf00      	nop
 800acbc:	20005c50 	.word	0x20005c50
 800acc0:	08017ff8 	.word	0x08017ff8
 800acc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acc6:	3301      	adds	r3, #1
 800acc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800accc:	005b      	lsls	r3, r3, #1
 800acce:	663b      	str	r3, [r7, #96]	@ 0x60
 800acd0:	4a95      	ldr	r2, [pc, #596]	@ (800af28 <f_mkfs+0x4d4>)
 800acd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d007      	beq.n	800acec <f_mkfs+0x298>
 800acdc:	4a92      	ldr	r2, [pc, #584]	@ (800af28 <f_mkfs+0x4d4>)
 800acde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ace0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ace4:	461a      	mov	r2, r3
 800ace6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ace8:	4293      	cmp	r3, r2
 800acea:	d2eb      	bcs.n	800acc4 <f_mkfs+0x270>
				}
				n_clst = (DWORD)sz_vol / pau;	/* Number of clusters */
 800acec:	69ba      	ldr	r2, [r7, #24]
 800acee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800acf0:	fbb2 f3f3 	udiv	r3, r2, r3
 800acf4:	62bb      	str	r3, [r7, #40]	@ 0x28
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 800acf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acf8:	3302      	adds	r3, #2
 800acfa:	009b      	lsls	r3, r3, #2
 800acfc:	8c3a      	ldrh	r2, [r7, #32]
 800acfe:	4413      	add	r3, r2
 800ad00:	3b01      	subs	r3, #1
 800ad02:	8c3a      	ldrh	r2, [r7, #32]
 800ad04:	fbb3 f3f2 	udiv	r3, r3, r2
 800ad08:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_rsv = 32;	/* Number of reserved sectors */
 800ad0a:	2320      	movs	r3, #32
 800ad0c:	677b      	str	r3, [r7, #116]	@ 0x74
				sz_dir = 0;		/* No static directory */
 800ad0e:	2300      	movs	r3, #0
 800ad10:	653b      	str	r3, [r7, #80]	@ 0x50
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) LEAVE_MKFS(FR_MKFS_ABORTED);
 800ad12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad14:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800ad18:	4293      	cmp	r3, r2
 800ad1a:	d903      	bls.n	800ad24 <f_mkfs+0x2d0>
 800ad1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad1e:	4a83      	ldr	r2, [pc, #524]	@ (800af2c <f_mkfs+0x4d8>)
 800ad20:	4293      	cmp	r3, r2
 800ad22:	d94b      	bls.n	800adbc <f_mkfs+0x368>
 800ad24:	230e      	movs	r3, #14
 800ad26:	e2e1      	b.n	800b2ec <f_mkfs+0x898>
			} else {				/* FAT volume */
				if (pau == 0) {	/* au auto-selection */
 800ad28:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d11b      	bne.n	800ad66 <f_mkfs+0x312>
					n = (DWORD)sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 800ad2e:	69bb      	ldr	r3, [r7, #24]
 800ad30:	0b1b      	lsrs	r3, r3, #12
 800ad32:	667b      	str	r3, [r7, #100]	@ 0x64
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800ad34:	2300      	movs	r3, #0
 800ad36:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad38:	2301      	movs	r3, #1
 800ad3a:	663b      	str	r3, [r7, #96]	@ 0x60
 800ad3c:	e005      	b.n	800ad4a <f_mkfs+0x2f6>
 800ad3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad40:	3301      	adds	r3, #1
 800ad42:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad44:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ad46:	005b      	lsls	r3, r3, #1
 800ad48:	663b      	str	r3, [r7, #96]	@ 0x60
 800ad4a:	4a79      	ldr	r2, [pc, #484]	@ (800af30 <f_mkfs+0x4dc>)
 800ad4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d007      	beq.n	800ad66 <f_mkfs+0x312>
 800ad56:	4a76      	ldr	r2, [pc, #472]	@ (800af30 <f_mkfs+0x4dc>)
 800ad58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ad5e:	461a      	mov	r2, r3
 800ad60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad62:	4293      	cmp	r3, r2
 800ad64:	d2eb      	bcs.n	800ad3e <f_mkfs+0x2ea>
				}
				n_clst = (DWORD)sz_vol / pau;
 800ad66:	69ba      	ldr	r2, [r7, #24]
 800ad68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ad6a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad6e:	62bb      	str	r3, [r7, #40]	@ 0x28
				if (n_clst > MAX_FAT12) {
 800ad70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad72:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800ad76:	4293      	cmp	r3, r2
 800ad78:	d904      	bls.n	800ad84 <f_mkfs+0x330>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 800ad7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad7c:	3302      	adds	r3, #2
 800ad7e:	005b      	lsls	r3, r3, #1
 800ad80:	667b      	str	r3, [r7, #100]	@ 0x64
 800ad82:	e00a      	b.n	800ad9a <f_mkfs+0x346>
				} else {
					fsty = FS_FAT12;
 800ad84:	2301      	movs	r3, #1
 800ad86:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 800ad8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad8c:	4613      	mov	r3, r2
 800ad8e:	005b      	lsls	r3, r3, #1
 800ad90:	4413      	add	r3, r2
 800ad92:	3301      	adds	r3, #1
 800ad94:	085b      	lsrs	r3, r3, #1
 800ad96:	3303      	adds	r3, #3
 800ad98:	667b      	str	r3, [r7, #100]	@ 0x64
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 800ad9a:	8c3b      	ldrh	r3, [r7, #32]
 800ad9c:	461a      	mov	r2, r3
 800ad9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ada0:	4413      	add	r3, r2
 800ada2:	3b01      	subs	r3, #1
 800ada4:	8c3a      	ldrh	r2, [r7, #32]
 800ada6:	fbb3 f3f2 	udiv	r3, r3, r2
 800adaa:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_rsv = 1;						/* Number of reserved sectors */
 800adac:	2301      	movs	r3, #1
 800adae:	677b      	str	r3, [r7, #116]	@ 0x74
				sz_dir = (DWORD)n_root * SZDIRE / ss;	/* Root dir size [sector] */
 800adb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adb2:	015b      	lsls	r3, r3, #5
 800adb4:	8c3a      	ldrh	r2, [r7, #32]
 800adb6:	fbb3 f3f2 	udiv	r3, r3, r2
 800adba:	653b      	str	r3, [r7, #80]	@ 0x50
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 800adbc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800adbe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800adc0:	4413      	add	r3, r2
 800adc2:	66bb      	str	r3, [r7, #104]	@ 0x68
			b_data = b_fat + sz_fat * n_fat + sz_dir;	/* Data base */
 800adc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800adc6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800adc8:	fb03 f202 	mul.w	r2, r3, r2
 800adcc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800adce:	4413      	add	r3, r2
 800add0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800add2:	4413      	add	r3, r2
 800add4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Align data area to erase block boundary (for flash memory media) */
			n = (DWORD)(((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data);	/* Sectors to next nearest from current data base */
 800add6:	69fa      	ldr	r2, [r7, #28]
 800add8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adda:	4413      	add	r3, r2
 800addc:	1e5a      	subs	r2, r3, #1
 800adde:	69fb      	ldr	r3, [r7, #28]
 800ade0:	425b      	negs	r3, r3
 800ade2:	401a      	ands	r2, r3
 800ade4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ade6:	1ad3      	subs	r3, r2, r3
 800ade8:	667b      	str	r3, [r7, #100]	@ 0x64
			if (fsty == FS_FAT32) {		/* FAT32: Move FAT */
 800adea:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800adee:	2b03      	cmp	r3, #3
 800adf0:	d108      	bne.n	800ae04 <f_mkfs+0x3b0>
				sz_rsv += n; b_fat += n;
 800adf2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800adf4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800adf6:	4413      	add	r3, r2
 800adf8:	677b      	str	r3, [r7, #116]	@ 0x74
 800adfa:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800adfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800adfe:	4413      	add	r3, r2
 800ae00:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ae02:	e019      	b.n	800ae38 <f_mkfs+0x3e4>
			} else {					/* FAT: Expand FAT */
				if (n % n_fat) {	/* Adjust fractional error if needed */
 800ae04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ae06:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ae08:	fbb3 f2f2 	udiv	r2, r3, r2
 800ae0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ae0e:	fb01 f202 	mul.w	r2, r1, r2
 800ae12:	1a9b      	subs	r3, r3, r2
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d008      	beq.n	800ae2a <f_mkfs+0x3d6>
					n--; sz_rsv++; b_fat++;
 800ae18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ae1a:	3b01      	subs	r3, #1
 800ae1c:	667b      	str	r3, [r7, #100]	@ 0x64
 800ae1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ae20:	3301      	adds	r3, #1
 800ae22:	677b      	str	r3, [r7, #116]	@ 0x74
 800ae24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ae26:	3301      	adds	r3, #1
 800ae28:	66bb      	str	r3, [r7, #104]	@ 0x68
				}
				sz_fat += n / n_fat;
 800ae2a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ae2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae2e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae32:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ae34:	4413      	add	r3, r2
 800ae36:	657b      	str	r3, [r7, #84]	@ 0x54
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) LEAVE_MKFS(FR_MKFS_ABORTED);	/* Too small volume? */
 800ae38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ae3a:	011a      	lsls	r2, r3, #4
 800ae3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae3e:	441a      	add	r2, r3
 800ae40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae42:	1ad2      	subs	r2, r2, r3
 800ae44:	69bb      	ldr	r3, [r7, #24]
 800ae46:	429a      	cmp	r2, r3
 800ae48:	d901      	bls.n	800ae4e <f_mkfs+0x3fa>
 800ae4a:	230e      	movs	r3, #14
 800ae4c:	e24e      	b.n	800b2ec <f_mkfs+0x898>
			n_clst = ((DWORD)sz_vol - sz_rsv - sz_fat * n_fat - sz_dir) / pau;
 800ae4e:	69ba      	ldr	r2, [r7, #24]
 800ae50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ae52:	1ad2      	subs	r2, r2, r3
 800ae54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ae56:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ae58:	fb01 f303 	mul.w	r3, r1, r3
 800ae5c:	1ad2      	subs	r2, r2, r3
 800ae5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ae60:	1ad2      	subs	r2, r2, r3
 800ae62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ae64:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae68:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (fsty == FS_FAT32) {
 800ae6a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800ae6e:	2b03      	cmp	r3, #3
 800ae70:	d10f      	bne.n	800ae92 <f_mkfs+0x43e>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32? */
 800ae72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae74:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800ae78:	4293      	cmp	r3, r2
 800ae7a:	d80a      	bhi.n	800ae92 <f_mkfs+0x43e>
					if (sz_au == 0 && (sz_au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800ae7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d105      	bne.n	800ae8e <f_mkfs+0x43a>
 800ae82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ae84:	085b      	lsrs	r3, r3, #1
 800ae86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ae88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d145      	bne.n	800af1a <f_mkfs+0x4c6>
					LEAVE_MKFS(FR_MKFS_ABORTED);
 800ae8e:	230e      	movs	r3, #14
 800ae90:	e22c      	b.n	800b2ec <f_mkfs+0x898>
				}
			}
			if (fsty == FS_FAT16) {
 800ae92:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800ae96:	2b02      	cmp	r3, #2
 800ae98:	d134      	bne.n	800af04 <f_mkfs+0x4b0>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 800ae9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae9c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800aea0:	4293      	cmp	r3, r2
 800aea2:	d91f      	bls.n	800aee4 <f_mkfs+0x490>
					if (sz_au == 0 && (pau * 2) <= 64) {
 800aea4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d107      	bne.n	800aeba <f_mkfs+0x466>
 800aeaa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aeac:	005b      	lsls	r3, r3, #1
 800aeae:	2b40      	cmp	r3, #64	@ 0x40
 800aeb0:	d803      	bhi.n	800aeba <f_mkfs+0x466>
						sz_au = pau * 2; continue;	/* Adjust cluster size and retry */
 800aeb2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aeb4:	005b      	lsls	r3, r3, #1
 800aeb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aeb8:	e034      	b.n	800af24 <f_mkfs+0x4d0>
					}
					if ((fsopt & FM_FAT32)) {
 800aeba:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800aebe:	f003 0302 	and.w	r3, r3, #2
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d003      	beq.n	800aece <f_mkfs+0x47a>
						fsty = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 800aec6:	2303      	movs	r3, #3
 800aec8:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800aecc:	e02a      	b.n	800af24 <f_mkfs+0x4d0>
					}
					if (sz_au == 0 && (sz_au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800aece:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d105      	bne.n	800aee0 <f_mkfs+0x48c>
 800aed4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aed6:	005b      	lsls	r3, r3, #1
 800aed8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aeda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aedc:	2b80      	cmp	r3, #128	@ 0x80
 800aede:	d91e      	bls.n	800af1e <f_mkfs+0x4ca>
					LEAVE_MKFS(FR_MKFS_ABORTED);
 800aee0:	230e      	movs	r3, #14
 800aee2:	e203      	b.n	800b2ec <f_mkfs+0x898>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 800aee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aee6:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800aeea:	4293      	cmp	r3, r2
 800aeec:	d80a      	bhi.n	800af04 <f_mkfs+0x4b0>
					if (sz_au == 0 && (sz_au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800aeee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d105      	bne.n	800af00 <f_mkfs+0x4ac>
 800aef4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aef6:	005b      	lsls	r3, r3, #1
 800aef8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aefa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aefc:	2b80      	cmp	r3, #128	@ 0x80
 800aefe:	d910      	bls.n	800af22 <f_mkfs+0x4ce>
					LEAVE_MKFS(FR_MKFS_ABORTED);
 800af00:	230e      	movs	r3, #14
 800af02:	e1f3      	b.n	800b2ec <f_mkfs+0x898>
				}
			}
			if (fsty == FS_FAT12 && n_clst > MAX_FAT12) LEAVE_MKFS(FR_MKFS_ABORTED);	/* Too many clusters for FAT12 */
 800af04:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800af08:	2b01      	cmp	r3, #1
 800af0a:	d113      	bne.n	800af34 <f_mkfs+0x4e0>
 800af0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af0e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800af12:	4293      	cmp	r3, r2
 800af14:	d90e      	bls.n	800af34 <f_mkfs+0x4e0>
 800af16:	230e      	movs	r3, #14
 800af18:	e1e8      	b.n	800b2ec <f_mkfs+0x898>
					if (sz_au == 0 && (sz_au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800af1a:	bf00      	nop
 800af1c:	e6bc      	b.n	800ac98 <f_mkfs+0x244>
					if (sz_au == 0 && (sz_au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800af1e:	bf00      	nop
 800af20:	e6ba      	b.n	800ac98 <f_mkfs+0x244>
					if (sz_au == 0 && (sz_au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800af22:	bf00      	nop
			pau = sz_au;
 800af24:	e6b8      	b.n	800ac98 <f_mkfs+0x244>
 800af26:	bf00      	nop
 800af28:	08018008 	.word	0x08018008
 800af2c:	0ffffff5 	.word	0x0ffffff5
 800af30:	08018018 	.word	0x08018018

			/* Ok, it is the valid cluster configuration */
			break;
 800af34:	bf00      	nop
#if FF_USE_TRIM
		lba[0] = b_vol; lba[1] = b_vol + sz_vol - 1;	/* Inform storage device that the volume area may be erased */
		disk_ioctl(pdrv, CTRL_TRIM, lba);
#endif
		/* Create FAT VBR */
		memset(buf, 0, ss);
 800af36:	8c3b      	ldrh	r3, [r7, #32]
 800af38:	461a      	mov	r2, r3
 800af3a:	2100      	movs	r1, #0
 800af3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800af3e:	f00b fb33 	bl	80165a8 <memset>
		memcpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);	/* Boot jump code (x86), OEM name */
 800af42:	220b      	movs	r2, #11
 800af44:	49b1      	ldr	r1, [pc, #708]	@ (800b20c <f_mkfs+0x7b8>)
 800af46:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800af48:	f00b fbb2 	bl	80166b0 <memcpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 800af4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af4e:	330b      	adds	r3, #11
 800af50:	8c3a      	ldrh	r2, [r7, #32]
 800af52:	4611      	mov	r1, r2
 800af54:	4618      	mov	r0, r3
 800af56:	f7fd faaf 	bl	80084b8 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 800af5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af5c:	330d      	adds	r3, #13
 800af5e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800af60:	b2d2      	uxtb	r2, r2
 800af62:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 800af64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af66:	330e      	adds	r3, #14
 800af68:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800af6a:	b292      	uxth	r2, r2
 800af6c:	4611      	mov	r1, r2
 800af6e:	4618      	mov	r0, r3
 800af70:	f7fd faa2 	bl	80084b8 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fat;					/* Number of FATs */
 800af74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af76:	3310      	adds	r3, #16
 800af78:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800af7a:	b2d2      	uxtb	r2, r2
 800af7c:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fsty == FS_FAT32) ? 0 : n_root));	/* Number of root directory entries */
 800af7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af80:	f103 0211 	add.w	r2, r3, #17
 800af84:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800af88:	2b03      	cmp	r3, #3
 800af8a:	d002      	beq.n	800af92 <f_mkfs+0x53e>
 800af8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af8e:	b29b      	uxth	r3, r3
 800af90:	e000      	b.n	800af94 <f_mkfs+0x540>
 800af92:	2300      	movs	r3, #0
 800af94:	4619      	mov	r1, r3
 800af96:	4610      	mov	r0, r2
 800af98:	f7fd fa8e 	bl	80084b8 <st_word>
		if (sz_vol < 0x10000) {
 800af9c:	69bb      	ldr	r3, [r7, #24]
 800af9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800afa2:	d208      	bcs.n	800afb6 <f_mkfs+0x562>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 800afa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afa6:	3313      	adds	r3, #19
 800afa8:	69ba      	ldr	r2, [r7, #24]
 800afaa:	b292      	uxth	r2, r2
 800afac:	4611      	mov	r1, r2
 800afae:	4618      	mov	r0, r3
 800afb0:	f7fd fa82 	bl	80084b8 <st_word>
 800afb4:	e006      	b.n	800afc4 <f_mkfs+0x570>
		} else {
			st_dword(buf + BPB_TotSec32, (DWORD)sz_vol);	/* Volume size in 32-bit LBA */
 800afb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afb8:	3320      	adds	r3, #32
 800afba:	69ba      	ldr	r2, [r7, #24]
 800afbc:	4611      	mov	r1, r2
 800afbe:	4618      	mov	r0, r3
 800afc0:	f7fd fa95 	bl	80084ee <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 800afc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afc6:	3315      	adds	r3, #21
 800afc8:	22f8      	movs	r2, #248	@ 0xf8
 800afca:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 800afcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afce:	3318      	adds	r3, #24
 800afd0:	213f      	movs	r1, #63	@ 0x3f
 800afd2:	4618      	mov	r0, r3
 800afd4:	f7fd fa70 	bl	80084b8 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 800afd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afda:	331a      	adds	r3, #26
 800afdc:	21ff      	movs	r1, #255	@ 0xff
 800afde:	4618      	mov	r0, r3
 800afe0:	f7fd fa6a 	bl	80084b8 <st_word>
		st_dword(buf + BPB_HiddSec, (DWORD)b_vol);		/* Volume offset in the physical drive [sector] */
 800afe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afe6:	331c      	adds	r3, #28
 800afe8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800afea:	4618      	mov	r0, r3
 800afec:	f7fd fa7f 	bl	80084ee <st_dword>
		if (fsty == FS_FAT32) {
 800aff0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800aff4:	2b03      	cmp	r3, #3
 800aff6:	d12d      	bne.n	800b054 <f_mkfs+0x600>
			st_dword(buf + BS_VolID32, vsn);			/* VSN */
 800aff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800affa:	3343      	adds	r3, #67	@ 0x43
 800affc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800affe:	4618      	mov	r0, r3
 800b000:	f7fd fa75 	bl	80084ee <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 800b004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b006:	3324      	adds	r3, #36	@ 0x24
 800b008:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b00a:	4618      	mov	r0, r3
 800b00c:	f7fd fa6f 	bl	80084ee <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 800b010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b012:	332c      	adds	r3, #44	@ 0x2c
 800b014:	2102      	movs	r1, #2
 800b016:	4618      	mov	r0, r3
 800b018:	f7fd fa69 	bl	80084ee <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 800b01c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b01e:	3330      	adds	r3, #48	@ 0x30
 800b020:	2101      	movs	r1, #1
 800b022:	4618      	mov	r0, r3
 800b024:	f7fd fa48 	bl	80084b8 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 800b028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b02a:	3332      	adds	r3, #50	@ 0x32
 800b02c:	2106      	movs	r1, #6
 800b02e:	4618      	mov	r0, r3
 800b030:	f7fd fa42 	bl	80084b8 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 800b034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b036:	3340      	adds	r3, #64	@ 0x40
 800b038:	2280      	movs	r2, #128	@ 0x80
 800b03a:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 800b03c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b03e:	3342      	adds	r3, #66	@ 0x42
 800b040:	2229      	movs	r2, #41	@ 0x29
 800b042:	701a      	strb	r2, [r3, #0]
			memcpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800b044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b046:	3347      	adds	r3, #71	@ 0x47
 800b048:	2213      	movs	r2, #19
 800b04a:	4971      	ldr	r1, [pc, #452]	@ (800b210 <f_mkfs+0x7bc>)
 800b04c:	4618      	mov	r0, r3
 800b04e:	f00b fb2f 	bl	80166b0 <memcpy>
 800b052:	e01c      	b.n	800b08e <f_mkfs+0x63a>
		} else {
			st_dword(buf + BS_VolID, vsn);				/* VSN */
 800b054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b056:	3327      	adds	r3, #39	@ 0x27
 800b058:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b05a:	4618      	mov	r0, r3
 800b05c:	f7fd fa47 	bl	80084ee <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 800b060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b062:	3316      	adds	r3, #22
 800b064:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b066:	b292      	uxth	r2, r2
 800b068:	4611      	mov	r1, r2
 800b06a:	4618      	mov	r0, r3
 800b06c:	f7fd fa24 	bl	80084b8 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 800b070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b072:	3324      	adds	r3, #36	@ 0x24
 800b074:	2280      	movs	r2, #128	@ 0x80
 800b076:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 800b078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b07a:	3326      	adds	r3, #38	@ 0x26
 800b07c:	2229      	movs	r2, #41	@ 0x29
 800b07e:	701a      	strb	r2, [r3, #0]
			memcpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800b080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b082:	332b      	adds	r3, #43	@ 0x2b
 800b084:	2213      	movs	r2, #19
 800b086:	4963      	ldr	r1, [pc, #396]	@ (800b214 <f_mkfs+0x7c0>)
 800b088:	4618      	mov	r0, r3
 800b08a:	f00b fb11 	bl	80166b0 <memcpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 800b08e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b090:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b094:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800b098:	4618      	mov	r0, r3
 800b09a:	f7fd fa0d 	bl	80084b8 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);	/* Write it to the VBR sector */
 800b09e:	f897 0043 	ldrb.w	r0, [r7, #67]	@ 0x43
 800b0a2:	2301      	movs	r3, #1
 800b0a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b0a6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b0a8:	f7fd f914 	bl	80082d4 <disk_write>
 800b0ac:	4603      	mov	r3, r0
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d001      	beq.n	800b0b6 <f_mkfs+0x662>
 800b0b2:	2301      	movs	r3, #1
 800b0b4:	e11a      	b.n	800b2ec <f_mkfs+0x898>

		/* Create FSINFO record if needed */
		if (fsty == FS_FAT32) {
 800b0b6:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800b0ba:	2b03      	cmp	r3, #3
 800b0bc:	d140      	bne.n	800b140 <f_mkfs+0x6ec>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 800b0be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b0c0:	1d9a      	adds	r2, r3, #6
 800b0c2:	f897 0043 	ldrb.w	r0, [r7, #67]	@ 0x43
 800b0c6:	2301      	movs	r3, #1
 800b0c8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b0ca:	f7fd f903 	bl	80082d4 <disk_write>
			memset(buf, 0, ss);
 800b0ce:	8c3b      	ldrh	r3, [r7, #32]
 800b0d0:	461a      	mov	r2, r3
 800b0d2:	2100      	movs	r1, #0
 800b0d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b0d6:	f00b fa67 	bl	80165a8 <memset>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 800b0da:	494f      	ldr	r1, [pc, #316]	@ (800b218 <f_mkfs+0x7c4>)
 800b0dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b0de:	f7fd fa06 	bl	80084ee <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 800b0e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0e4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b0e8:	494c      	ldr	r1, [pc, #304]	@ (800b21c <f_mkfs+0x7c8>)
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	f7fd f9ff 	bl	80084ee <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800b0f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0f2:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800b0f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0f8:	3b01      	subs	r3, #1
 800b0fa:	4619      	mov	r1, r3
 800b0fc:	4610      	mov	r0, r2
 800b0fe:	f7fd f9f6 	bl	80084ee <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 800b102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b104:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800b108:	2102      	movs	r1, #2
 800b10a:	4618      	mov	r0, r3
 800b10c:	f7fd f9ef 	bl	80084ee <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 800b110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b112:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b116:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800b11a:	4618      	mov	r0, r3
 800b11c:	f7fd f9cc 	bl	80084b8 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 800b120:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b122:	1dda      	adds	r2, r3, #7
 800b124:	f897 0043 	ldrb.w	r0, [r7, #67]	@ 0x43
 800b128:	2301      	movs	r3, #1
 800b12a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b12c:	f7fd f8d2 	bl	80082d4 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 800b130:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b132:	1c5a      	adds	r2, r3, #1
 800b134:	f897 0043 	ldrb.w	r0, [r7, #67]	@ 0x43
 800b138:	2301      	movs	r3, #1
 800b13a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b13c:	f7fd f8ca 	bl	80082d4 <disk_write>
		}

		/* Initialize FAT area */
		memset(buf, 0, sz_buf * ss);
 800b140:	8c3b      	ldrh	r3, [r7, #32]
 800b142:	461a      	mov	r2, r3
 800b144:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b146:	fb02 f303 	mul.w	r3, r2, r3
 800b14a:	461a      	mov	r2, r3
 800b14c:	2100      	movs	r1, #0
 800b14e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b150:	f00b fa2a 	bl	80165a8 <memset>
		sect = b_fat;		/* FAT start sector */
 800b154:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b156:	673b      	str	r3, [r7, #112]	@ 0x70
		for (i = 0; i < n_fat; i++) {			/* Initialize FATs each */
 800b158:	2300      	movs	r3, #0
 800b15a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b15c:	e04b      	b.n	800b1f6 <f_mkfs+0x7a2>
			if (fsty == FS_FAT32) {
 800b15e:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800b162:	2b03      	cmp	r3, #3
 800b164:	d113      	bne.n	800b18e <f_mkfs+0x73a>
				st_dword(buf + 0, 0xFFFFFFF8);	/* FAT[0] */
 800b166:	f06f 0107 	mvn.w	r1, #7
 800b16a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b16c:	f7fd f9bf 	bl	80084ee <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* FAT[1] */
 800b170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b172:	3304      	adds	r3, #4
 800b174:	f04f 31ff 	mov.w	r1, #4294967295
 800b178:	4618      	mov	r0, r3
 800b17a:	f7fd f9b8 	bl	80084ee <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* FAT[2] (root directory) */
 800b17e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b180:	3308      	adds	r3, #8
 800b182:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800b186:	4618      	mov	r0, r3
 800b188:	f7fd f9b1 	bl	80084ee <st_dword>
 800b18c:	e00b      	b.n	800b1a6 <f_mkfs+0x752>
			} else {
				st_dword(buf + 0, (fsty == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* FAT[0] and FAT[1] */
 800b18e:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800b192:	2b01      	cmp	r3, #1
 800b194:	d101      	bne.n	800b19a <f_mkfs+0x746>
 800b196:	4b22      	ldr	r3, [pc, #136]	@ (800b220 <f_mkfs+0x7cc>)
 800b198:	e001      	b.n	800b19e <f_mkfs+0x74a>
 800b19a:	f06f 0307 	mvn.w	r3, #7
 800b19e:	4619      	mov	r1, r3
 800b1a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b1a2:	f7fd f9a4 	bl	80084ee <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 800b1a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b1a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 800b1aa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b1ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1ae:	4293      	cmp	r3, r2
 800b1b0:	bf28      	it	cs
 800b1b2:	4613      	movcs	r3, r2
 800b1b4:	667b      	str	r3, [r7, #100]	@ 0x64
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);
 800b1b6:	f897 0043 	ldrb.w	r0, [r7, #67]	@ 0x43
 800b1ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b1bc:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b1be:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b1c0:	f7fd f888 	bl	80082d4 <disk_write>
 800b1c4:	4603      	mov	r3, r0
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d001      	beq.n	800b1ce <f_mkfs+0x77a>
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	e08e      	b.n	800b2ec <f_mkfs+0x898>
				memset(buf, 0, ss);	/* Rest of FAT all are cleared */
 800b1ce:	8c3b      	ldrh	r3, [r7, #32]
 800b1d0:	461a      	mov	r2, r3
 800b1d2:	2100      	movs	r1, #0
 800b1d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b1d6:	f00b f9e7 	bl	80165a8 <memset>
				sect += n; nsect -= n;
 800b1da:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b1dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b1de:	4413      	add	r3, r2
 800b1e0:	673b      	str	r3, [r7, #112]	@ 0x70
 800b1e2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b1e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b1e6:	1ad3      	subs	r3, r2, r3
 800b1e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
			} while (nsect);
 800b1ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d1dc      	bne.n	800b1aa <f_mkfs+0x756>
		for (i = 0; i < n_fat; i++) {			/* Initialize FATs each */
 800b1f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1f2:	3301      	adds	r3, #1
 800b1f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b1f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b1f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d3af      	bcc.n	800b15e <f_mkfs+0x70a>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fsty == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 800b1fe:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800b202:	2b03      	cmp	r3, #3
 800b204:	d10e      	bne.n	800b224 <f_mkfs+0x7d0>
 800b206:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b208:	e00d      	b.n	800b226 <f_mkfs+0x7d2>
 800b20a:	bf00      	nop
 800b20c:	08017c48 	.word	0x08017c48
 800b210:	08017c54 	.word	0x08017c54
 800b214:	08017c68 	.word	0x08017c68
 800b218:	41615252 	.word	0x41615252
 800b21c:	61417272 	.word	0x61417272
 800b220:	00fffff8 	.word	0x00fffff8
 800b224:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b226:	65fb      	str	r3, [r7, #92]	@ 0x5c
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 800b228:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b22a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b22c:	4293      	cmp	r3, r2
 800b22e:	bf28      	it	cs
 800b230:	4613      	movcs	r3, r2
 800b232:	667b      	str	r3, [r7, #100]	@ 0x64
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);
 800b234:	f897 0043 	ldrb.w	r0, [r7, #67]	@ 0x43
 800b238:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b23a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b23c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b23e:	f7fd f849 	bl	80082d4 <disk_write>
 800b242:	4603      	mov	r3, r0
 800b244:	2b00      	cmp	r3, #0
 800b246:	d001      	beq.n	800b24c <f_mkfs+0x7f8>
 800b248:	2301      	movs	r3, #1
 800b24a:	e04f      	b.n	800b2ec <f_mkfs+0x898>
			sect += n; nsect -= n;
 800b24c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b24e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b250:	4413      	add	r3, r2
 800b252:	673b      	str	r3, [r7, #112]	@ 0x70
 800b254:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b256:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b258:	1ad3      	subs	r3, r2, r3
 800b25a:	65fb      	str	r3, [r7, #92]	@ 0x5c
		} while (nsect);
 800b25c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d1e2      	bne.n	800b228 <f_mkfs+0x7d4>
	/* A FAT volume has been created here */

	/* Determine system ID in the MBR partition table */
	if (FF_FS_EXFAT && fsty == FS_EXFAT) {
		sys = 0x07;		/* exFAT */
	} else if (fsty == FS_FAT32) {
 800b262:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800b266:	2b03      	cmp	r3, #3
 800b268:	d103      	bne.n	800b272 <f_mkfs+0x81e>
		sys = 0x0C;		/* FAT32X */
 800b26a:	230c      	movs	r3, #12
 800b26c:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
 800b270:	e012      	b.n	800b298 <f_mkfs+0x844>
	} else if (sz_vol >= 0x10000) {
 800b272:	69bb      	ldr	r3, [r7, #24]
 800b274:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b278:	d303      	bcc.n	800b282 <f_mkfs+0x82e>
		sys = 0x06;		/* FAT12/16 (large) */
 800b27a:	2306      	movs	r3, #6
 800b27c:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
 800b280:	e00a      	b.n	800b298 <f_mkfs+0x844>
	} else if (fsty == FS_FAT16) {
 800b282:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800b286:	2b02      	cmp	r3, #2
 800b288:	d103      	bne.n	800b292 <f_mkfs+0x83e>
		sys = 0x04;		/* FAT16 */
 800b28a:	2304      	movs	r3, #4
 800b28c:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
 800b290:	e002      	b.n	800b298 <f_mkfs+0x844>
	} else {
		sys = 0x01;		/* FAT12 */
 800b292:	2301      	movs	r3, #1
 800b294:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
			if (disk_read(pdrv, buf, 0, 1) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);	/* Read the MBR */
			buf[MBR_Table + (ipart - 1) * SZ_PTE + PTE_System] = sys;			/* Set system ID */
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);	/* Write it back to the MBR */
		}
	} else {								/* Volume as a new single partition */
		if (!(fsopt & FM_SFD)) {			/* Create partition table if not in SFD format */
 800b298:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800b29c:	f003 0308 	and.w	r3, r3, #8
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d116      	bne.n	800b2d2 <f_mkfs+0x87e>
			lba[0] = sz_vol; lba[1] = 0;
 800b2a4:	69bb      	ldr	r3, [r7, #24]
 800b2a6:	613b      	str	r3, [r7, #16]
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	617b      	str	r3, [r7, #20]
			res = create_partition(pdrv, lba, sys, buf);
 800b2ac:	f897 205a 	ldrb.w	r2, [r7, #90]	@ 0x5a
 800b2b0:	f107 0110 	add.w	r1, r7, #16
 800b2b4:	f897 0043 	ldrb.w	r0, [r7, #67]	@ 0x43
 800b2b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ba:	f7ff faa7 	bl	800a80c <create_partition>
 800b2be:	4603      	mov	r3, r0
 800b2c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
			if (res != FR_OK) LEAVE_MKFS(res);
 800b2c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d002      	beq.n	800b2d2 <f_mkfs+0x87e>
 800b2cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b2d0:	e00c      	b.n	800b2ec <f_mkfs+0x898>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);
 800b2d2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	2100      	movs	r1, #0
 800b2da:	4618      	mov	r0, r3
 800b2dc:	f7fd f82e 	bl	800833c <disk_ioctl>
 800b2e0:	4603      	mov	r3, r0
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d001      	beq.n	800b2ea <f_mkfs+0x896>
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	e000      	b.n	800b2ec <f_mkfs+0x898>

	LEAVE_MKFS(FR_OK);
 800b2ea:	2300      	movs	r3, #0
}
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	3778      	adds	r7, #120	@ 0x78
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	bd80      	pop	{r7, pc}

0800b2f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800b2f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800b32c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800b2f8:	f7fc ff58 	bl	80081ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800b2fc:	480c      	ldr	r0, [pc, #48]	@ (800b330 <LoopForever+0x6>)
  ldr r1, =_edata
 800b2fe:	490d      	ldr	r1, [pc, #52]	@ (800b334 <LoopForever+0xa>)
  ldr r2, =_sidata
 800b300:	4a0d      	ldr	r2, [pc, #52]	@ (800b338 <LoopForever+0xe>)
  movs r3, #0
 800b302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800b304:	e002      	b.n	800b30c <LoopCopyDataInit>

0800b306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800b306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800b308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800b30a:	3304      	adds	r3, #4

0800b30c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800b30c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800b30e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800b310:	d3f9      	bcc.n	800b306 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800b312:	4a0a      	ldr	r2, [pc, #40]	@ (800b33c <LoopForever+0x12>)
  ldr r4, =_ebss
 800b314:	4c0a      	ldr	r4, [pc, #40]	@ (800b340 <LoopForever+0x16>)
  movs r3, #0
 800b316:	2300      	movs	r3, #0
  b LoopFillZerobss
 800b318:	e001      	b.n	800b31e <LoopFillZerobss>

0800b31a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800b31a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800b31c:	3204      	adds	r2, #4

0800b31e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800b31e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800b320:	d3fb      	bcc.n	800b31a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800b322:	f00b f997 	bl	8016654 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800b326:	f7f8 ffc1 	bl	80042ac <main>

0800b32a <LoopForever>:

LoopForever:
    b LoopForever
 800b32a:	e7fe      	b.n	800b32a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800b32c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800b330:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800b334:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 800b338:	08018188 	.word	0x08018188
  ldr r2, =_sbss
 800b33c:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 800b340:	20005da8 	.word	0x20005da8

0800b344 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800b344:	e7fe      	b.n	800b344 <ADC1_2_IRQHandler>

0800b346 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b346:	b580      	push	{r7, lr}
 800b348:	b082      	sub	sp, #8
 800b34a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800b34c:	2300      	movs	r3, #0
 800b34e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b350:	2003      	movs	r0, #3
 800b352:	f001 fd11 	bl	800cd78 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800b356:	200f      	movs	r0, #15
 800b358:	f000 f80e 	bl	800b378 <HAL_InitTick>
 800b35c:	4603      	mov	r3, r0
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d002      	beq.n	800b368 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800b362:	2301      	movs	r3, #1
 800b364:	71fb      	strb	r3, [r7, #7]
 800b366:	e001      	b.n	800b36c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800b368:	f7fc fa56 	bl	8007818 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800b36c:	79fb      	ldrb	r3, [r7, #7]
}
 800b36e:	4618      	mov	r0, r3
 800b370:	3708      	adds	r7, #8
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}
	...

0800b378 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b084      	sub	sp, #16
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800b380:	2300      	movs	r3, #0
 800b382:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800b384:	4b17      	ldr	r3, [pc, #92]	@ (800b3e4 <HAL_InitTick+0x6c>)
 800b386:	781b      	ldrb	r3, [r3, #0]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d023      	beq.n	800b3d4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800b38c:	4b16      	ldr	r3, [pc, #88]	@ (800b3e8 <HAL_InitTick+0x70>)
 800b38e:	681a      	ldr	r2, [r3, #0]
 800b390:	4b14      	ldr	r3, [pc, #80]	@ (800b3e4 <HAL_InitTick+0x6c>)
 800b392:	781b      	ldrb	r3, [r3, #0]
 800b394:	4619      	mov	r1, r3
 800b396:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b39a:	fbb3 f3f1 	udiv	r3, r3, r1
 800b39e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	f001 fd21 	bl	800cdea <HAL_SYSTICK_Config>
 800b3a8:	4603      	mov	r3, r0
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d10f      	bne.n	800b3ce <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	2b0f      	cmp	r3, #15
 800b3b2:	d809      	bhi.n	800b3c8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800b3b4:	2200      	movs	r2, #0
 800b3b6:	6879      	ldr	r1, [r7, #4]
 800b3b8:	f04f 30ff 	mov.w	r0, #4294967295
 800b3bc:	f001 fce7 	bl	800cd8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800b3c0:	4a0a      	ldr	r2, [pc, #40]	@ (800b3ec <HAL_InitTick+0x74>)
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	6013      	str	r3, [r2, #0]
 800b3c6:	e007      	b.n	800b3d8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	73fb      	strb	r3, [r7, #15]
 800b3cc:	e004      	b.n	800b3d8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800b3ce:	2301      	movs	r3, #1
 800b3d0:	73fb      	strb	r3, [r7, #15]
 800b3d2:	e001      	b.n	800b3d8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800b3d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3da:	4618      	mov	r0, r3
 800b3dc:	3710      	adds	r7, #16
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	bd80      	pop	{r7, pc}
 800b3e2:	bf00      	nop
 800b3e4:	20000010 	.word	0x20000010
 800b3e8:	20000000 	.word	0x20000000
 800b3ec:	2000000c 	.word	0x2000000c

0800b3f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b3f0:	b480      	push	{r7}
 800b3f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800b3f4:	4b06      	ldr	r3, [pc, #24]	@ (800b410 <HAL_IncTick+0x20>)
 800b3f6:	781b      	ldrb	r3, [r3, #0]
 800b3f8:	461a      	mov	r2, r3
 800b3fa:	4b06      	ldr	r3, [pc, #24]	@ (800b414 <HAL_IncTick+0x24>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	4413      	add	r3, r2
 800b400:	4a04      	ldr	r2, [pc, #16]	@ (800b414 <HAL_IncTick+0x24>)
 800b402:	6013      	str	r3, [r2, #0]
}
 800b404:	bf00      	nop
 800b406:	46bd      	mov	sp, r7
 800b408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40c:	4770      	bx	lr
 800b40e:	bf00      	nop
 800b410:	20000010 	.word	0x20000010
 800b414:	20005c5c 	.word	0x20005c5c

0800b418 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b418:	b480      	push	{r7}
 800b41a:	af00      	add	r7, sp, #0
  return uwTick;
 800b41c:	4b03      	ldr	r3, [pc, #12]	@ (800b42c <HAL_GetTick+0x14>)
 800b41e:	681b      	ldr	r3, [r3, #0]
}
 800b420:	4618      	mov	r0, r3
 800b422:	46bd      	mov	sp, r7
 800b424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b428:	4770      	bx	lr
 800b42a:	bf00      	nop
 800b42c:	20005c5c 	.word	0x20005c5c

0800b430 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b084      	sub	sp, #16
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b438:	f7ff ffee 	bl	800b418 <HAL_GetTick>
 800b43c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b448:	d005      	beq.n	800b456 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800b44a:	4b0a      	ldr	r3, [pc, #40]	@ (800b474 <HAL_Delay+0x44>)
 800b44c:	781b      	ldrb	r3, [r3, #0]
 800b44e:	461a      	mov	r2, r3
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	4413      	add	r3, r2
 800b454:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800b456:	bf00      	nop
 800b458:	f7ff ffde 	bl	800b418 <HAL_GetTick>
 800b45c:	4602      	mov	r2, r0
 800b45e:	68bb      	ldr	r3, [r7, #8]
 800b460:	1ad3      	subs	r3, r2, r3
 800b462:	68fa      	ldr	r2, [r7, #12]
 800b464:	429a      	cmp	r2, r3
 800b466:	d8f7      	bhi.n	800b458 <HAL_Delay+0x28>
  {
  }
}
 800b468:	bf00      	nop
 800b46a:	bf00      	nop
 800b46c:	3710      	adds	r7, #16
 800b46e:	46bd      	mov	sp, r7
 800b470:	bd80      	pop	{r7, pc}
 800b472:	bf00      	nop
 800b474:	20000010 	.word	0x20000010

0800b478 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800b478:	b480      	push	{r7}
 800b47a:	b083      	sub	sp, #12
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
 800b480:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	689b      	ldr	r3, [r3, #8]
 800b486:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	431a      	orrs	r2, r3
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	609a      	str	r2, [r3, #8]
}
 800b492:	bf00      	nop
 800b494:	370c      	adds	r7, #12
 800b496:	46bd      	mov	sp, r7
 800b498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49c:	4770      	bx	lr

0800b49e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800b49e:	b480      	push	{r7}
 800b4a0:	b083      	sub	sp, #12
 800b4a2:	af00      	add	r7, sp, #0
 800b4a4:	6078      	str	r0, [r7, #4]
 800b4a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	689b      	ldr	r3, [r3, #8]
 800b4ac:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	431a      	orrs	r2, r3
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	609a      	str	r2, [r3, #8]
}
 800b4b8:	bf00      	nop
 800b4ba:	370c      	adds	r7, #12
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c2:	4770      	bx	lr

0800b4c4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800b4c4:	b480      	push	{r7}
 800b4c6:	b083      	sub	sp, #12
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	689b      	ldr	r3, [r3, #8]
 800b4d0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	370c      	adds	r7, #12
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4de:	4770      	bx	lr

0800b4e0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	b087      	sub	sp, #28
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	60f8      	str	r0, [r7, #12]
 800b4e8:	60b9      	str	r1, [r7, #8]
 800b4ea:	607a      	str	r2, [r7, #4]
 800b4ec:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	3360      	adds	r3, #96	@ 0x60
 800b4f2:	461a      	mov	r2, r3
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	009b      	lsls	r3, r3, #2
 800b4f8:	4413      	add	r3, r2
 800b4fa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800b4fc:	697b      	ldr	r3, [r7, #20]
 800b4fe:	681a      	ldr	r2, [r3, #0]
 800b500:	4b08      	ldr	r3, [pc, #32]	@ (800b524 <LL_ADC_SetOffset+0x44>)
 800b502:	4013      	ands	r3, r2
 800b504:	687a      	ldr	r2, [r7, #4]
 800b506:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800b50a:	683a      	ldr	r2, [r7, #0]
 800b50c:	430a      	orrs	r2, r1
 800b50e:	4313      	orrs	r3, r2
 800b510:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800b514:	697b      	ldr	r3, [r7, #20]
 800b516:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800b518:	bf00      	nop
 800b51a:	371c      	adds	r7, #28
 800b51c:	46bd      	mov	sp, r7
 800b51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b522:	4770      	bx	lr
 800b524:	03fff000 	.word	0x03fff000

0800b528 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800b528:	b480      	push	{r7}
 800b52a:	b085      	sub	sp, #20
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
 800b530:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	3360      	adds	r3, #96	@ 0x60
 800b536:	461a      	mov	r2, r3
 800b538:	683b      	ldr	r3, [r7, #0]
 800b53a:	009b      	lsls	r3, r3, #2
 800b53c:	4413      	add	r3, r2
 800b53e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800b548:	4618      	mov	r0, r3
 800b54a:	3714      	adds	r7, #20
 800b54c:	46bd      	mov	sp, r7
 800b54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b552:	4770      	bx	lr

0800b554 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800b554:	b480      	push	{r7}
 800b556:	b087      	sub	sp, #28
 800b558:	af00      	add	r7, sp, #0
 800b55a:	60f8      	str	r0, [r7, #12]
 800b55c:	60b9      	str	r1, [r7, #8]
 800b55e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	3360      	adds	r3, #96	@ 0x60
 800b564:	461a      	mov	r2, r3
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	009b      	lsls	r3, r3, #2
 800b56a:	4413      	add	r3, r2
 800b56c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800b56e:	697b      	ldr	r3, [r7, #20]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	431a      	orrs	r2, r3
 800b57a:	697b      	ldr	r3, [r7, #20]
 800b57c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800b57e:	bf00      	nop
 800b580:	371c      	adds	r7, #28
 800b582:	46bd      	mov	sp, r7
 800b584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b588:	4770      	bx	lr

0800b58a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800b58a:	b480      	push	{r7}
 800b58c:	b083      	sub	sp, #12
 800b58e:	af00      	add	r7, sp, #0
 800b590:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	68db      	ldr	r3, [r3, #12]
 800b596:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d101      	bne.n	800b5a2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800b59e:	2301      	movs	r3, #1
 800b5a0:	e000      	b.n	800b5a4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800b5a2:	2300      	movs	r3, #0
}
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	370c      	adds	r7, #12
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ae:	4770      	bx	lr

0800b5b0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800b5b0:	b480      	push	{r7}
 800b5b2:	b087      	sub	sp, #28
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	60f8      	str	r0, [r7, #12]
 800b5b8:	60b9      	str	r1, [r7, #8]
 800b5ba:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	3330      	adds	r3, #48	@ 0x30
 800b5c0:	461a      	mov	r2, r3
 800b5c2:	68bb      	ldr	r3, [r7, #8]
 800b5c4:	0a1b      	lsrs	r3, r3, #8
 800b5c6:	009b      	lsls	r3, r3, #2
 800b5c8:	f003 030c 	and.w	r3, r3, #12
 800b5cc:	4413      	add	r3, r2
 800b5ce:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800b5d0:	697b      	ldr	r3, [r7, #20]
 800b5d2:	681a      	ldr	r2, [r3, #0]
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	f003 031f 	and.w	r3, r3, #31
 800b5da:	211f      	movs	r1, #31
 800b5dc:	fa01 f303 	lsl.w	r3, r1, r3
 800b5e0:	43db      	mvns	r3, r3
 800b5e2:	401a      	ands	r2, r3
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	0e9b      	lsrs	r3, r3, #26
 800b5e8:	f003 011f 	and.w	r1, r3, #31
 800b5ec:	68bb      	ldr	r3, [r7, #8]
 800b5ee:	f003 031f 	and.w	r3, r3, #31
 800b5f2:	fa01 f303 	lsl.w	r3, r1, r3
 800b5f6:	431a      	orrs	r2, r3
 800b5f8:	697b      	ldr	r3, [r7, #20]
 800b5fa:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800b5fc:	bf00      	nop
 800b5fe:	371c      	adds	r7, #28
 800b600:	46bd      	mov	sp, r7
 800b602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b606:	4770      	bx	lr

0800b608 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800b608:	b480      	push	{r7}
 800b60a:	b087      	sub	sp, #28
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	60f8      	str	r0, [r7, #12]
 800b610:	60b9      	str	r1, [r7, #8]
 800b612:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	3314      	adds	r3, #20
 800b618:	461a      	mov	r2, r3
 800b61a:	68bb      	ldr	r3, [r7, #8]
 800b61c:	0e5b      	lsrs	r3, r3, #25
 800b61e:	009b      	lsls	r3, r3, #2
 800b620:	f003 0304 	and.w	r3, r3, #4
 800b624:	4413      	add	r3, r2
 800b626:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800b628:	697b      	ldr	r3, [r7, #20]
 800b62a:	681a      	ldr	r2, [r3, #0]
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	0d1b      	lsrs	r3, r3, #20
 800b630:	f003 031f 	and.w	r3, r3, #31
 800b634:	2107      	movs	r1, #7
 800b636:	fa01 f303 	lsl.w	r3, r1, r3
 800b63a:	43db      	mvns	r3, r3
 800b63c:	401a      	ands	r2, r3
 800b63e:	68bb      	ldr	r3, [r7, #8]
 800b640:	0d1b      	lsrs	r3, r3, #20
 800b642:	f003 031f 	and.w	r3, r3, #31
 800b646:	6879      	ldr	r1, [r7, #4]
 800b648:	fa01 f303 	lsl.w	r3, r1, r3
 800b64c:	431a      	orrs	r2, r3
 800b64e:	697b      	ldr	r3, [r7, #20]
 800b650:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800b652:	bf00      	nop
 800b654:	371c      	adds	r7, #28
 800b656:	46bd      	mov	sp, r7
 800b658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65c:	4770      	bx	lr
	...

0800b660 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800b660:	b480      	push	{r7}
 800b662:	b085      	sub	sp, #20
 800b664:	af00      	add	r7, sp, #0
 800b666:	60f8      	str	r0, [r7, #12]
 800b668:	60b9      	str	r1, [r7, #8]
 800b66a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800b672:	68bb      	ldr	r3, [r7, #8]
 800b674:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b678:	43db      	mvns	r3, r3
 800b67a:	401a      	ands	r2, r3
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	f003 0318 	and.w	r3, r3, #24
 800b682:	4908      	ldr	r1, [pc, #32]	@ (800b6a4 <LL_ADC_SetChannelSingleDiff+0x44>)
 800b684:	40d9      	lsrs	r1, r3
 800b686:	68bb      	ldr	r3, [r7, #8]
 800b688:	400b      	ands	r3, r1
 800b68a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b68e:	431a      	orrs	r2, r3
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800b696:	bf00      	nop
 800b698:	3714      	adds	r7, #20
 800b69a:	46bd      	mov	sp, r7
 800b69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a0:	4770      	bx	lr
 800b6a2:	bf00      	nop
 800b6a4:	0007ffff 	.word	0x0007ffff

0800b6a8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b083      	sub	sp, #12
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	689b      	ldr	r3, [r3, #8]
 800b6b4:	f003 031f 	and.w	r3, r3, #31
}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	370c      	adds	r7, #12
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c2:	4770      	bx	lr

0800b6c4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800b6c4:	b480      	push	{r7}
 800b6c6:	b083      	sub	sp, #12
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	689b      	ldr	r3, [r3, #8]
 800b6d0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800b6d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b6d8:	687a      	ldr	r2, [r7, #4]
 800b6da:	6093      	str	r3, [r2, #8]
}
 800b6dc:	bf00      	nop
 800b6de:	370c      	adds	r7, #12
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e6:	4770      	bx	lr

0800b6e8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800b6e8:	b480      	push	{r7}
 800b6ea:	b083      	sub	sp, #12
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	689b      	ldr	r3, [r3, #8]
 800b6f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b6f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b6fc:	d101      	bne.n	800b702 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800b6fe:	2301      	movs	r3, #1
 800b700:	e000      	b.n	800b704 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800b702:	2300      	movs	r3, #0
}
 800b704:	4618      	mov	r0, r3
 800b706:	370c      	adds	r7, #12
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr

0800b710 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800b710:	b480      	push	{r7}
 800b712:	b083      	sub	sp, #12
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	689b      	ldr	r3, [r3, #8]
 800b71c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800b720:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b724:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800b72c:	bf00      	nop
 800b72e:	370c      	adds	r7, #12
 800b730:	46bd      	mov	sp, r7
 800b732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b736:	4770      	bx	lr

0800b738 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800b738:	b480      	push	{r7}
 800b73a:	b083      	sub	sp, #12
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	689b      	ldr	r3, [r3, #8]
 800b744:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b748:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b74c:	d101      	bne.n	800b752 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800b74e:	2301      	movs	r3, #1
 800b750:	e000      	b.n	800b754 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800b752:	2300      	movs	r3, #0
}
 800b754:	4618      	mov	r0, r3
 800b756:	370c      	adds	r7, #12
 800b758:	46bd      	mov	sp, r7
 800b75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75e:	4770      	bx	lr

0800b760 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800b760:	b480      	push	{r7}
 800b762:	b083      	sub	sp, #12
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	689b      	ldr	r3, [r3, #8]
 800b76c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b770:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b774:	f043 0201 	orr.w	r2, r3, #1
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800b77c:	bf00      	nop
 800b77e:	370c      	adds	r7, #12
 800b780:	46bd      	mov	sp, r7
 800b782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b786:	4770      	bx	lr

0800b788 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800b788:	b480      	push	{r7}
 800b78a:	b083      	sub	sp, #12
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	689b      	ldr	r3, [r3, #8]
 800b794:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b798:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b79c:	f043 0202 	orr.w	r2, r3, #2
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800b7a4:	bf00      	nop
 800b7a6:	370c      	adds	r7, #12
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ae:	4770      	bx	lr

0800b7b0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800b7b0:	b480      	push	{r7}
 800b7b2:	b083      	sub	sp, #12
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	689b      	ldr	r3, [r3, #8]
 800b7bc:	f003 0301 	and.w	r3, r3, #1
 800b7c0:	2b01      	cmp	r3, #1
 800b7c2:	d101      	bne.n	800b7c8 <LL_ADC_IsEnabled+0x18>
 800b7c4:	2301      	movs	r3, #1
 800b7c6:	e000      	b.n	800b7ca <LL_ADC_IsEnabled+0x1a>
 800b7c8:	2300      	movs	r3, #0
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	370c      	adds	r7, #12
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d4:	4770      	bx	lr

0800b7d6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800b7d6:	b480      	push	{r7}
 800b7d8:	b083      	sub	sp, #12
 800b7da:	af00      	add	r7, sp, #0
 800b7dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	689b      	ldr	r3, [r3, #8]
 800b7e2:	f003 0302 	and.w	r3, r3, #2
 800b7e6:	2b02      	cmp	r3, #2
 800b7e8:	d101      	bne.n	800b7ee <LL_ADC_IsDisableOngoing+0x18>
 800b7ea:	2301      	movs	r3, #1
 800b7ec:	e000      	b.n	800b7f0 <LL_ADC_IsDisableOngoing+0x1a>
 800b7ee:	2300      	movs	r3, #0
}
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	370c      	adds	r7, #12
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fa:	4770      	bx	lr

0800b7fc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800b7fc:	b480      	push	{r7}
 800b7fe:	b083      	sub	sp, #12
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	689b      	ldr	r3, [r3, #8]
 800b808:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b80c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b810:	f043 0204 	orr.w	r2, r3, #4
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800b818:	bf00      	nop
 800b81a:	370c      	adds	r7, #12
 800b81c:	46bd      	mov	sp, r7
 800b81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b822:	4770      	bx	lr

0800b824 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800b824:	b480      	push	{r7}
 800b826:	b083      	sub	sp, #12
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	689b      	ldr	r3, [r3, #8]
 800b830:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b834:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b838:	f043 0210 	orr.w	r2, r3, #16
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800b840:	bf00      	nop
 800b842:	370c      	adds	r7, #12
 800b844:	46bd      	mov	sp, r7
 800b846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84a:	4770      	bx	lr

0800b84c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b083      	sub	sp, #12
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	689b      	ldr	r3, [r3, #8]
 800b858:	f003 0304 	and.w	r3, r3, #4
 800b85c:	2b04      	cmp	r3, #4
 800b85e:	d101      	bne.n	800b864 <LL_ADC_REG_IsConversionOngoing+0x18>
 800b860:	2301      	movs	r3, #1
 800b862:	e000      	b.n	800b866 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800b864:	2300      	movs	r3, #0
}
 800b866:	4618      	mov	r0, r3
 800b868:	370c      	adds	r7, #12
 800b86a:	46bd      	mov	sp, r7
 800b86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b870:	4770      	bx	lr

0800b872 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800b872:	b480      	push	{r7}
 800b874:	b083      	sub	sp, #12
 800b876:	af00      	add	r7, sp, #0
 800b878:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	689b      	ldr	r3, [r3, #8]
 800b87e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b882:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b886:	f043 0220 	orr.w	r2, r3, #32
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800b88e:	bf00      	nop
 800b890:	370c      	adds	r7, #12
 800b892:	46bd      	mov	sp, r7
 800b894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b898:	4770      	bx	lr

0800b89a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800b89a:	b480      	push	{r7}
 800b89c:	b083      	sub	sp, #12
 800b89e:	af00      	add	r7, sp, #0
 800b8a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	689b      	ldr	r3, [r3, #8]
 800b8a6:	f003 0308 	and.w	r3, r3, #8
 800b8aa:	2b08      	cmp	r3, #8
 800b8ac:	d101      	bne.n	800b8b2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800b8ae:	2301      	movs	r3, #1
 800b8b0:	e000      	b.n	800b8b4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800b8b2:	2300      	movs	r3, #0
}
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	370c      	adds	r7, #12
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8be:	4770      	bx	lr

0800b8c0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800b8c0:	b590      	push	{r4, r7, lr}
 800b8c2:	b089      	sub	sp, #36	@ 0x24
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b8c8:	2300      	movs	r3, #0
 800b8ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d101      	bne.n	800b8da <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	e130      	b.n	800bb3c <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	691b      	ldr	r3, [r3, #16]
 800b8de:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d109      	bne.n	800b8fc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800b8e8:	6878      	ldr	r0, [r7, #4]
 800b8ea:	f7fb ffb9 	bl	8007860 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	4618      	mov	r0, r3
 800b902:	f7ff fef1 	bl	800b6e8 <LL_ADC_IsDeepPowerDownEnabled>
 800b906:	4603      	mov	r3, r0
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d004      	beq.n	800b916 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	4618      	mov	r0, r3
 800b912:	f7ff fed7 	bl	800b6c4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	4618      	mov	r0, r3
 800b91c:	f7ff ff0c 	bl	800b738 <LL_ADC_IsInternalRegulatorEnabled>
 800b920:	4603      	mov	r3, r0
 800b922:	2b00      	cmp	r3, #0
 800b924:	d115      	bne.n	800b952 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	4618      	mov	r0, r3
 800b92c:	f7ff fef0 	bl	800b710 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b930:	4b84      	ldr	r3, [pc, #528]	@ (800bb44 <HAL_ADC_Init+0x284>)
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	099b      	lsrs	r3, r3, #6
 800b936:	4a84      	ldr	r2, [pc, #528]	@ (800bb48 <HAL_ADC_Init+0x288>)
 800b938:	fba2 2303 	umull	r2, r3, r2, r3
 800b93c:	099b      	lsrs	r3, r3, #6
 800b93e:	3301      	adds	r3, #1
 800b940:	005b      	lsls	r3, r3, #1
 800b942:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800b944:	e002      	b.n	800b94c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	3b01      	subs	r3, #1
 800b94a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d1f9      	bne.n	800b946 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	4618      	mov	r0, r3
 800b958:	f7ff feee 	bl	800b738 <LL_ADC_IsInternalRegulatorEnabled>
 800b95c:	4603      	mov	r3, r0
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d10d      	bne.n	800b97e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b966:	f043 0210 	orr.w	r2, r3, #16
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b972:	f043 0201 	orr.w	r2, r3, #1
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800b97a:	2301      	movs	r3, #1
 800b97c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	4618      	mov	r0, r3
 800b984:	f7ff ff62 	bl	800b84c <LL_ADC_REG_IsConversionOngoing>
 800b988:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b98e:	f003 0310 	and.w	r3, r3, #16
 800b992:	2b00      	cmp	r3, #0
 800b994:	f040 80c9 	bne.w	800bb2a <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800b998:	697b      	ldr	r3, [r7, #20]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	f040 80c5 	bne.w	800bb2a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9a4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800b9a8:	f043 0202 	orr.w	r2, r3, #2
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	f7ff fefb 	bl	800b7b0 <LL_ADC_IsEnabled>
 800b9ba:	4603      	mov	r3, r0
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d115      	bne.n	800b9ec <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b9c0:	4862      	ldr	r0, [pc, #392]	@ (800bb4c <HAL_ADC_Init+0x28c>)
 800b9c2:	f7ff fef5 	bl	800b7b0 <LL_ADC_IsEnabled>
 800b9c6:	4604      	mov	r4, r0
 800b9c8:	4861      	ldr	r0, [pc, #388]	@ (800bb50 <HAL_ADC_Init+0x290>)
 800b9ca:	f7ff fef1 	bl	800b7b0 <LL_ADC_IsEnabled>
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	431c      	orrs	r4, r3
 800b9d2:	4860      	ldr	r0, [pc, #384]	@ (800bb54 <HAL_ADC_Init+0x294>)
 800b9d4:	f7ff feec 	bl	800b7b0 <LL_ADC_IsEnabled>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	4323      	orrs	r3, r4
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d105      	bne.n	800b9ec <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	685b      	ldr	r3, [r3, #4]
 800b9e4:	4619      	mov	r1, r3
 800b9e6:	485c      	ldr	r0, [pc, #368]	@ (800bb58 <HAL_ADC_Init+0x298>)
 800b9e8:	f7ff fd46 	bl	800b478 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	7e5b      	ldrb	r3, [r3, #25]
 800b9f0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b9f6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800b9fc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800ba02:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ba0a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800ba0c:	4313      	orrs	r3, r2
 800ba0e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ba16:	2b01      	cmp	r3, #1
 800ba18:	d106      	bne.n	800ba28 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba1e:	3b01      	subs	r3, #1
 800ba20:	045b      	lsls	r3, r3, #17
 800ba22:	69ba      	ldr	r2, [r7, #24]
 800ba24:	4313      	orrs	r3, r2
 800ba26:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d009      	beq.n	800ba44 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba34:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba3c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800ba3e:	69ba      	ldr	r2, [r7, #24]
 800ba40:	4313      	orrs	r3, r2
 800ba42:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	68da      	ldr	r2, [r3, #12]
 800ba4a:	4b44      	ldr	r3, [pc, #272]	@ (800bb5c <HAL_ADC_Init+0x29c>)
 800ba4c:	4013      	ands	r3, r2
 800ba4e:	687a      	ldr	r2, [r7, #4]
 800ba50:	6812      	ldr	r2, [r2, #0]
 800ba52:	69b9      	ldr	r1, [r7, #24]
 800ba54:	430b      	orrs	r3, r1
 800ba56:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	f7ff ff1c 	bl	800b89a <LL_ADC_INJ_IsConversionOngoing>
 800ba62:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800ba64:	697b      	ldr	r3, [r7, #20]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d13d      	bne.n	800bae6 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800ba6a:	693b      	ldr	r3, [r7, #16]
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d13a      	bne.n	800bae6 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800ba74:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ba7c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800ba7e:	4313      	orrs	r3, r2
 800ba80:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	68db      	ldr	r3, [r3, #12]
 800ba88:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ba8c:	f023 0302 	bic.w	r3, r3, #2
 800ba90:	687a      	ldr	r2, [r7, #4]
 800ba92:	6812      	ldr	r2, [r2, #0]
 800ba94:	69b9      	ldr	r1, [r7, #24]
 800ba96:	430b      	orrs	r3, r1
 800ba98:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800baa0:	2b01      	cmp	r3, #1
 800baa2:	d118      	bne.n	800bad6 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	691b      	ldr	r3, [r3, #16]
 800baaa:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800baae:	f023 0304 	bic.w	r3, r3, #4
 800bab2:	687a      	ldr	r2, [r7, #4]
 800bab4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800bab6:	687a      	ldr	r2, [r7, #4]
 800bab8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800baba:	4311      	orrs	r1, r2
 800babc:	687a      	ldr	r2, [r7, #4]
 800babe:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800bac0:	4311      	orrs	r1, r2
 800bac2:	687a      	ldr	r2, [r7, #4]
 800bac4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800bac6:	430a      	orrs	r2, r1
 800bac8:	431a      	orrs	r2, r3
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	f042 0201 	orr.w	r2, r2, #1
 800bad2:	611a      	str	r2, [r3, #16]
 800bad4:	e007      	b.n	800bae6 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	691a      	ldr	r2, [r3, #16]
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	f022 0201 	bic.w	r2, r2, #1
 800bae4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	691b      	ldr	r3, [r3, #16]
 800baea:	2b01      	cmp	r3, #1
 800baec:	d10c      	bne.n	800bb08 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800baf4:	f023 010f 	bic.w	r1, r3, #15
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	69db      	ldr	r3, [r3, #28]
 800bafc:	1e5a      	subs	r2, r3, #1
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	430a      	orrs	r2, r1
 800bb04:	631a      	str	r2, [r3, #48]	@ 0x30
 800bb06:	e007      	b.n	800bb18 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	f022 020f 	bic.w	r2, r2, #15
 800bb16:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb1c:	f023 0303 	bic.w	r3, r3, #3
 800bb20:	f043 0201 	orr.w	r2, r3, #1
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	655a      	str	r2, [r3, #84]	@ 0x54
 800bb28:	e007      	b.n	800bb3a <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb2e:	f043 0210 	orr.w	r2, r3, #16
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800bb36:	2301      	movs	r3, #1
 800bb38:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800bb3a:	7ffb      	ldrb	r3, [r7, #31]
}
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	3724      	adds	r7, #36	@ 0x24
 800bb40:	46bd      	mov	sp, r7
 800bb42:	bd90      	pop	{r4, r7, pc}
 800bb44:	20000000 	.word	0x20000000
 800bb48:	053e2d63 	.word	0x053e2d63
 800bb4c:	50040000 	.word	0x50040000
 800bb50:	50040100 	.word	0x50040100
 800bb54:	50040200 	.word	0x50040200
 800bb58:	50040300 	.word	0x50040300
 800bb5c:	fff0c007 	.word	0xfff0c007

0800bb60 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b086      	sub	sp, #24
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	60f8      	str	r0, [r7, #12]
 800bb68:	60b9      	str	r1, [r7, #8]
 800bb6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800bb6c:	4853      	ldr	r0, [pc, #332]	@ (800bcbc <HAL_ADC_Start_DMA+0x15c>)
 800bb6e:	f7ff fd9b 	bl	800b6a8 <LL_ADC_GetMultimode>
 800bb72:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	4618      	mov	r0, r3
 800bb7a:	f7ff fe67 	bl	800b84c <LL_ADC_REG_IsConversionOngoing>
 800bb7e:	4603      	mov	r3, r0
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	f040 8093 	bne.w	800bcac <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800bb8c:	2b01      	cmp	r3, #1
 800bb8e:	d101      	bne.n	800bb94 <HAL_ADC_Start_DMA+0x34>
 800bb90:	2302      	movs	r3, #2
 800bb92:	e08e      	b.n	800bcb2 <HAL_ADC_Start_DMA+0x152>
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	2201      	movs	r2, #1
 800bb98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	4a47      	ldr	r2, [pc, #284]	@ (800bcc0 <HAL_ADC_Start_DMA+0x160>)
 800bba2:	4293      	cmp	r3, r2
 800bba4:	d008      	beq.n	800bbb8 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800bba6:	693b      	ldr	r3, [r7, #16]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d005      	beq.n	800bbb8 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800bbac:	693b      	ldr	r3, [r7, #16]
 800bbae:	2b05      	cmp	r3, #5
 800bbb0:	d002      	beq.n	800bbb8 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800bbb2:	693b      	ldr	r3, [r7, #16]
 800bbb4:	2b09      	cmp	r3, #9
 800bbb6:	d172      	bne.n	800bc9e <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800bbb8:	68f8      	ldr	r0, [r7, #12]
 800bbba:	f000 fda7 	bl	800c70c <ADC_Enable>
 800bbbe:	4603      	mov	r3, r0
 800bbc0:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800bbc2:	7dfb      	ldrb	r3, [r7, #23]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d165      	bne.n	800bc94 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bbcc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800bbd0:	f023 0301 	bic.w	r3, r3, #1
 800bbd4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	4a38      	ldr	r2, [pc, #224]	@ (800bcc4 <HAL_ADC_Start_DMA+0x164>)
 800bbe2:	4293      	cmp	r3, r2
 800bbe4:	d002      	beq.n	800bbec <HAL_ADC_Start_DMA+0x8c>
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	e000      	b.n	800bbee <HAL_ADC_Start_DMA+0x8e>
 800bbec:	4b36      	ldr	r3, [pc, #216]	@ (800bcc8 <HAL_ADC_Start_DMA+0x168>)
 800bbee:	68fa      	ldr	r2, [r7, #12]
 800bbf0:	6812      	ldr	r2, [r2, #0]
 800bbf2:	4293      	cmp	r3, r2
 800bbf4:	d002      	beq.n	800bbfc <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800bbf6:	693b      	ldr	r3, [r7, #16]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d105      	bne.n	800bc08 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc00:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	655a      	str	r2, [r3, #84]	@ 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d006      	beq.n	800bc22 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc18:	f023 0206 	bic.w	r2, r3, #6
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	659a      	str	r2, [r3, #88]	@ 0x58
 800bc20:	e002      	b.n	800bc28 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	2200      	movs	r2, #0
 800bc26:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bc2c:	4a27      	ldr	r2, [pc, #156]	@ (800bccc <HAL_ADC_Start_DMA+0x16c>)
 800bc2e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bc34:	4a26      	ldr	r2, [pc, #152]	@ (800bcd0 <HAL_ADC_Start_DMA+0x170>)
 800bc36:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bc3c:	4a25      	ldr	r2, [pc, #148]	@ (800bcd4 <HAL_ADC_Start_DMA+0x174>)
 800bc3e:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	221c      	movs	r2, #28
 800bc46:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	2200      	movs	r2, #0
 800bc4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	685a      	ldr	r2, [r3, #4]
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f042 0210 	orr.w	r2, r2, #16
 800bc5e:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	68da      	ldr	r2, [r3, #12]
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	f042 0201 	orr.w	r2, r2, #1
 800bc6e:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	3340      	adds	r3, #64	@ 0x40
 800bc7a:	4619      	mov	r1, r3
 800bc7c:	68ba      	ldr	r2, [r7, #8]
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	f001 fbb0 	bl	800d3e4 <HAL_DMA_Start_IT>
 800bc84:	4603      	mov	r3, r0
 800bc86:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	f7ff fdb5 	bl	800b7fc <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800bc92:	e00d      	b.n	800bcb0 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	2200      	movs	r2, #0
 800bc98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 800bc9c:	e008      	b.n	800bcb0 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800bc9e:	2301      	movs	r3, #1
 800bca0:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	2200      	movs	r2, #0
 800bca6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800bcaa:	e001      	b.n	800bcb0 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800bcac:	2302      	movs	r3, #2
 800bcae:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800bcb0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	3718      	adds	r7, #24
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	bd80      	pop	{r7, pc}
 800bcba:	bf00      	nop
 800bcbc:	50040300 	.word	0x50040300
 800bcc0:	50040200 	.word	0x50040200
 800bcc4:	50040100 	.word	0x50040100
 800bcc8:	50040000 	.word	0x50040000
 800bccc:	0800c8d7 	.word	0x0800c8d7
 800bcd0:	0800c9af 	.word	0x0800c9af
 800bcd4:	0800c9cb 	.word	0x0800c9cb

0800bcd8 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 800bcd8:	b580      	push	{r7, lr}
 800bcda:	b084      	sub	sp, #16
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800bce6:	2b01      	cmp	r3, #1
 800bce8:	d101      	bne.n	800bcee <HAL_ADC_Stop_DMA+0x16>
 800bcea:	2302      	movs	r3, #2
 800bcec:	e051      	b.n	800bd92 <HAL_ADC_Stop_DMA+0xba>
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	2201      	movs	r2, #1
 800bcf2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800bcf6:	2103      	movs	r1, #3
 800bcf8:	6878      	ldr	r0, [r7, #4]
 800bcfa:	f000 fc4b 	bl	800c594 <ADC_ConversionStop>
 800bcfe:	4603      	mov	r3, r0
 800bd00:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800bd02:	7bfb      	ldrb	r3, [r7, #15]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d13f      	bne.n	800bd88 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	68da      	ldr	r2, [r3, #12]
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	f022 0201 	bic.w	r2, r2, #1
 800bd16:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bd1c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800bd20:	b2db      	uxtb	r3, r3
 800bd22:	2b02      	cmp	r3, #2
 800bd24:	d10f      	bne.n	800bd46 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	f001 fbba 	bl	800d4a4 <HAL_DMA_Abort>
 800bd30:	4603      	mov	r3, r0
 800bd32:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800bd34:	7bfb      	ldrb	r3, [r7, #15]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d005      	beq.n	800bd46 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd3e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	685a      	ldr	r2, [r3, #4]
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	f022 0210 	bic.w	r2, r2, #16
 800bd54:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800bd56:	7bfb      	ldrb	r3, [r7, #15]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d105      	bne.n	800bd68 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 800bd5c:	6878      	ldr	r0, [r7, #4]
 800bd5e:	f000 fd5b 	bl	800c818 <ADC_Disable>
 800bd62:	4603      	mov	r3, r0
 800bd64:	73fb      	strb	r3, [r7, #15]
 800bd66:	e002      	b.n	800bd6e <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 800bd68:	6878      	ldr	r0, [r7, #4]
 800bd6a:	f000 fd55 	bl	800c818 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800bd6e:	7bfb      	ldrb	r3, [r7, #15]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d109      	bne.n	800bd88 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd78:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800bd7c:	f023 0301 	bic.w	r3, r3, #1
 800bd80:	f043 0201 	orr.w	r2, r3, #1
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	655a      	str	r2, [r3, #84]	@ 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800bd90:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd92:	4618      	mov	r0, r3
 800bd94:	3710      	adds	r7, #16
 800bd96:	46bd      	mov	sp, r7
 800bd98:	bd80      	pop	{r7, pc}

0800bd9a <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800bd9a:	b480      	push	{r7}
 800bd9c:	b083      	sub	sp, #12
 800bd9e:	af00      	add	r7, sp, #0
 800bda0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800bda2:	bf00      	nop
 800bda4:	370c      	adds	r7, #12
 800bda6:	46bd      	mov	sp, r7
 800bda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdac:	4770      	bx	lr
	...

0800bdb0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800bdb0:	b580      	push	{r7, lr}
 800bdb2:	b0b6      	sub	sp, #216	@ 0xd8
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
 800bdb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800bdba:	2300      	movs	r3, #0
 800bdbc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800bdca:	2b01      	cmp	r3, #1
 800bdcc:	d101      	bne.n	800bdd2 <HAL_ADC_ConfigChannel+0x22>
 800bdce:	2302      	movs	r3, #2
 800bdd0:	e3c9      	b.n	800c566 <HAL_ADC_ConfigChannel+0x7b6>
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	2201      	movs	r2, #1
 800bdd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	4618      	mov	r0, r3
 800bde0:	f7ff fd34 	bl	800b84c <LL_ADC_REG_IsConversionOngoing>
 800bde4:	4603      	mov	r3, r0
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	f040 83aa 	bne.w	800c540 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	685b      	ldr	r3, [r3, #4]
 800bdf0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800bdf4:	683b      	ldr	r3, [r7, #0]
 800bdf6:	685b      	ldr	r3, [r3, #4]
 800bdf8:	2b05      	cmp	r3, #5
 800bdfa:	d824      	bhi.n	800be46 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800bdfc:	683b      	ldr	r3, [r7, #0]
 800bdfe:	685b      	ldr	r3, [r3, #4]
 800be00:	3b02      	subs	r3, #2
 800be02:	2b03      	cmp	r3, #3
 800be04:	d81b      	bhi.n	800be3e <HAL_ADC_ConfigChannel+0x8e>
 800be06:	a201      	add	r2, pc, #4	@ (adr r2, 800be0c <HAL_ADC_ConfigChannel+0x5c>)
 800be08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be0c:	0800be1d 	.word	0x0800be1d
 800be10:	0800be25 	.word	0x0800be25
 800be14:	0800be2d 	.word	0x0800be2d
 800be18:	0800be35 	.word	0x0800be35
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800be1c:	230c      	movs	r3, #12
 800be1e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800be22:	e010      	b.n	800be46 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800be24:	2312      	movs	r3, #18
 800be26:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800be2a:	e00c      	b.n	800be46 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800be2c:	2318      	movs	r3, #24
 800be2e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800be32:	e008      	b.n	800be46 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800be34:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800be38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800be3c:	e003      	b.n	800be46 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800be3e:	2306      	movs	r3, #6
 800be40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800be44:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	6818      	ldr	r0, [r3, #0]
 800be4a:	683b      	ldr	r3, [r7, #0]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	461a      	mov	r2, r3
 800be50:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800be54:	f7ff fbac 	bl	800b5b0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	4618      	mov	r0, r3
 800be5e:	f7ff fcf5 	bl	800b84c <LL_ADC_REG_IsConversionOngoing>
 800be62:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	4618      	mov	r0, r3
 800be6c:	f7ff fd15 	bl	800b89a <LL_ADC_INJ_IsConversionOngoing>
 800be70:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800be74:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800be78:	2b00      	cmp	r3, #0
 800be7a:	f040 81a4 	bne.w	800c1c6 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800be7e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800be82:	2b00      	cmp	r3, #0
 800be84:	f040 819f 	bne.w	800c1c6 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	6818      	ldr	r0, [r3, #0]
 800be8c:	683b      	ldr	r3, [r7, #0]
 800be8e:	6819      	ldr	r1, [r3, #0]
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	689b      	ldr	r3, [r3, #8]
 800be94:	461a      	mov	r2, r3
 800be96:	f7ff fbb7 	bl	800b608 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800be9a:	683b      	ldr	r3, [r7, #0]
 800be9c:	695a      	ldr	r2, [r3, #20]
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	68db      	ldr	r3, [r3, #12]
 800bea4:	08db      	lsrs	r3, r3, #3
 800bea6:	f003 0303 	and.w	r3, r3, #3
 800beaa:	005b      	lsls	r3, r3, #1
 800beac:	fa02 f303 	lsl.w	r3, r2, r3
 800beb0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800beb4:	683b      	ldr	r3, [r7, #0]
 800beb6:	691b      	ldr	r3, [r3, #16]
 800beb8:	2b04      	cmp	r3, #4
 800beba:	d00a      	beq.n	800bed2 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	6818      	ldr	r0, [r3, #0]
 800bec0:	683b      	ldr	r3, [r7, #0]
 800bec2:	6919      	ldr	r1, [r3, #16]
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	681a      	ldr	r2, [r3, #0]
 800bec8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800becc:	f7ff fb08 	bl	800b4e0 <LL_ADC_SetOffset>
 800bed0:	e179      	b.n	800c1c6 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	2100      	movs	r1, #0
 800bed8:	4618      	mov	r0, r3
 800beda:	f7ff fb25 	bl	800b528 <LL_ADC_GetOffsetChannel>
 800bede:	4603      	mov	r3, r0
 800bee0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d10a      	bne.n	800befe <HAL_ADC_ConfigChannel+0x14e>
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	2100      	movs	r1, #0
 800beee:	4618      	mov	r0, r3
 800bef0:	f7ff fb1a 	bl	800b528 <LL_ADC_GetOffsetChannel>
 800bef4:	4603      	mov	r3, r0
 800bef6:	0e9b      	lsrs	r3, r3, #26
 800bef8:	f003 021f 	and.w	r2, r3, #31
 800befc:	e01e      	b.n	800bf3c <HAL_ADC_ConfigChannel+0x18c>
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	2100      	movs	r1, #0
 800bf04:	4618      	mov	r0, r3
 800bf06:	f7ff fb0f 	bl	800b528 <LL_ADC_GetOffsetChannel>
 800bf0a:	4603      	mov	r3, r0
 800bf0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bf10:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800bf14:	fa93 f3a3 	rbit	r3, r3
 800bf18:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800bf1c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800bf20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800bf24:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d101      	bne.n	800bf30 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 800bf2c:	2320      	movs	r3, #32
 800bf2e:	e004      	b.n	800bf3a <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800bf30:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bf34:	fab3 f383 	clz	r3, r3
 800bf38:	b2db      	uxtb	r3, r3
 800bf3a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800bf3c:	683b      	ldr	r3, [r7, #0]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d105      	bne.n	800bf54 <HAL_ADC_ConfigChannel+0x1a4>
 800bf48:	683b      	ldr	r3, [r7, #0]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	0e9b      	lsrs	r3, r3, #26
 800bf4e:	f003 031f 	and.w	r3, r3, #31
 800bf52:	e018      	b.n	800bf86 <HAL_ADC_ConfigChannel+0x1d6>
 800bf54:	683b      	ldr	r3, [r7, #0]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bf5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf60:	fa93 f3a3 	rbit	r3, r3
 800bf64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800bf68:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bf6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800bf70:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d101      	bne.n	800bf7c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 800bf78:	2320      	movs	r3, #32
 800bf7a:	e004      	b.n	800bf86 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 800bf7c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bf80:	fab3 f383 	clz	r3, r3
 800bf84:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800bf86:	429a      	cmp	r2, r3
 800bf88:	d106      	bne.n	800bf98 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	2200      	movs	r2, #0
 800bf90:	2100      	movs	r1, #0
 800bf92:	4618      	mov	r0, r3
 800bf94:	f7ff fade 	bl	800b554 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	2101      	movs	r1, #1
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	f7ff fac2 	bl	800b528 <LL_ADC_GetOffsetChannel>
 800bfa4:	4603      	mov	r3, r0
 800bfa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d10a      	bne.n	800bfc4 <HAL_ADC_ConfigChannel+0x214>
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	2101      	movs	r1, #1
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	f7ff fab7 	bl	800b528 <LL_ADC_GetOffsetChannel>
 800bfba:	4603      	mov	r3, r0
 800bfbc:	0e9b      	lsrs	r3, r3, #26
 800bfbe:	f003 021f 	and.w	r2, r3, #31
 800bfc2:	e01e      	b.n	800c002 <HAL_ADC_ConfigChannel+0x252>
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	2101      	movs	r1, #1
 800bfca:	4618      	mov	r0, r3
 800bfcc:	f7ff faac 	bl	800b528 <LL_ADC_GetOffsetChannel>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bfd6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bfda:	fa93 f3a3 	rbit	r3, r3
 800bfde:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800bfe2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bfe6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800bfea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d101      	bne.n	800bff6 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800bff2:	2320      	movs	r3, #32
 800bff4:	e004      	b.n	800c000 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800bff6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bffa:	fab3 f383 	clz	r3, r3
 800bffe:	b2db      	uxtb	r3, r3
 800c000:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800c002:	683b      	ldr	r3, [r7, #0]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d105      	bne.n	800c01a <HAL_ADC_ConfigChannel+0x26a>
 800c00e:	683b      	ldr	r3, [r7, #0]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	0e9b      	lsrs	r3, r3, #26
 800c014:	f003 031f 	and.w	r3, r3, #31
 800c018:	e018      	b.n	800c04c <HAL_ADC_ConfigChannel+0x29c>
 800c01a:	683b      	ldr	r3, [r7, #0]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c022:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c026:	fa93 f3a3 	rbit	r3, r3
 800c02a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800c02e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c032:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800c036:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d101      	bne.n	800c042 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800c03e:	2320      	movs	r3, #32
 800c040:	e004      	b.n	800c04c <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800c042:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c046:	fab3 f383 	clz	r3, r3
 800c04a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800c04c:	429a      	cmp	r2, r3
 800c04e:	d106      	bne.n	800c05e <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	2200      	movs	r2, #0
 800c056:	2101      	movs	r1, #1
 800c058:	4618      	mov	r0, r3
 800c05a:	f7ff fa7b 	bl	800b554 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	2102      	movs	r1, #2
 800c064:	4618      	mov	r0, r3
 800c066:	f7ff fa5f 	bl	800b528 <LL_ADC_GetOffsetChannel>
 800c06a:	4603      	mov	r3, r0
 800c06c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c070:	2b00      	cmp	r3, #0
 800c072:	d10a      	bne.n	800c08a <HAL_ADC_ConfigChannel+0x2da>
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	2102      	movs	r1, #2
 800c07a:	4618      	mov	r0, r3
 800c07c:	f7ff fa54 	bl	800b528 <LL_ADC_GetOffsetChannel>
 800c080:	4603      	mov	r3, r0
 800c082:	0e9b      	lsrs	r3, r3, #26
 800c084:	f003 021f 	and.w	r2, r3, #31
 800c088:	e01e      	b.n	800c0c8 <HAL_ADC_ConfigChannel+0x318>
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	2102      	movs	r1, #2
 800c090:	4618      	mov	r0, r3
 800c092:	f7ff fa49 	bl	800b528 <LL_ADC_GetOffsetChannel>
 800c096:	4603      	mov	r3, r0
 800c098:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c09c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c0a0:	fa93 f3a3 	rbit	r3, r3
 800c0a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800c0a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c0ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800c0b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d101      	bne.n	800c0bc <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 800c0b8:	2320      	movs	r3, #32
 800c0ba:	e004      	b.n	800c0c6 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 800c0bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c0c0:	fab3 f383 	clz	r3, r3
 800c0c4:	b2db      	uxtb	r3, r3
 800c0c6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800c0c8:	683b      	ldr	r3, [r7, #0]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d105      	bne.n	800c0e0 <HAL_ADC_ConfigChannel+0x330>
 800c0d4:	683b      	ldr	r3, [r7, #0]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	0e9b      	lsrs	r3, r3, #26
 800c0da:	f003 031f 	and.w	r3, r3, #31
 800c0de:	e014      	b.n	800c10a <HAL_ADC_ConfigChannel+0x35a>
 800c0e0:	683b      	ldr	r3, [r7, #0]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c0e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c0e8:	fa93 f3a3 	rbit	r3, r3
 800c0ec:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800c0ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c0f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800c0f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d101      	bne.n	800c100 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 800c0fc:	2320      	movs	r3, #32
 800c0fe:	e004      	b.n	800c10a <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 800c100:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c104:	fab3 f383 	clz	r3, r3
 800c108:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800c10a:	429a      	cmp	r2, r3
 800c10c:	d106      	bne.n	800c11c <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	2200      	movs	r2, #0
 800c114:	2102      	movs	r1, #2
 800c116:	4618      	mov	r0, r3
 800c118:	f7ff fa1c 	bl	800b554 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	2103      	movs	r1, #3
 800c122:	4618      	mov	r0, r3
 800c124:	f7ff fa00 	bl	800b528 <LL_ADC_GetOffsetChannel>
 800c128:	4603      	mov	r3, r0
 800c12a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d10a      	bne.n	800c148 <HAL_ADC_ConfigChannel+0x398>
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	2103      	movs	r1, #3
 800c138:	4618      	mov	r0, r3
 800c13a:	f7ff f9f5 	bl	800b528 <LL_ADC_GetOffsetChannel>
 800c13e:	4603      	mov	r3, r0
 800c140:	0e9b      	lsrs	r3, r3, #26
 800c142:	f003 021f 	and.w	r2, r3, #31
 800c146:	e017      	b.n	800c178 <HAL_ADC_ConfigChannel+0x3c8>
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	2103      	movs	r1, #3
 800c14e:	4618      	mov	r0, r3
 800c150:	f7ff f9ea 	bl	800b528 <LL_ADC_GetOffsetChannel>
 800c154:	4603      	mov	r3, r0
 800c156:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c158:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c15a:	fa93 f3a3 	rbit	r3, r3
 800c15e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800c160:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c162:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800c164:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c166:	2b00      	cmp	r3, #0
 800c168:	d101      	bne.n	800c16e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800c16a:	2320      	movs	r3, #32
 800c16c:	e003      	b.n	800c176 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800c16e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c170:	fab3 f383 	clz	r3, r3
 800c174:	b2db      	uxtb	r3, r3
 800c176:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800c178:	683b      	ldr	r3, [r7, #0]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c180:	2b00      	cmp	r3, #0
 800c182:	d105      	bne.n	800c190 <HAL_ADC_ConfigChannel+0x3e0>
 800c184:	683b      	ldr	r3, [r7, #0]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	0e9b      	lsrs	r3, r3, #26
 800c18a:	f003 031f 	and.w	r3, r3, #31
 800c18e:	e011      	b.n	800c1b4 <HAL_ADC_ConfigChannel+0x404>
 800c190:	683b      	ldr	r3, [r7, #0]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c196:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c198:	fa93 f3a3 	rbit	r3, r3
 800c19c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800c19e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c1a0:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800c1a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d101      	bne.n	800c1ac <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800c1a8:	2320      	movs	r3, #32
 800c1aa:	e003      	b.n	800c1b4 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800c1ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c1ae:	fab3 f383 	clz	r3, r3
 800c1b2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800c1b4:	429a      	cmp	r2, r3
 800c1b6:	d106      	bne.n	800c1c6 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	2200      	movs	r2, #0
 800c1be:	2103      	movs	r1, #3
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	f7ff f9c7 	bl	800b554 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	f7ff faf0 	bl	800b7b0 <LL_ADC_IsEnabled>
 800c1d0:	4603      	mov	r3, r0
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	f040 8140 	bne.w	800c458 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	6818      	ldr	r0, [r3, #0]
 800c1dc:	683b      	ldr	r3, [r7, #0]
 800c1de:	6819      	ldr	r1, [r3, #0]
 800c1e0:	683b      	ldr	r3, [r7, #0]
 800c1e2:	68db      	ldr	r3, [r3, #12]
 800c1e4:	461a      	mov	r2, r3
 800c1e6:	f7ff fa3b 	bl	800b660 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	68db      	ldr	r3, [r3, #12]
 800c1ee:	4a8f      	ldr	r2, [pc, #572]	@ (800c42c <HAL_ADC_ConfigChannel+0x67c>)
 800c1f0:	4293      	cmp	r3, r2
 800c1f2:	f040 8131 	bne.w	800c458 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c202:	2b00      	cmp	r3, #0
 800c204:	d10b      	bne.n	800c21e <HAL_ADC_ConfigChannel+0x46e>
 800c206:	683b      	ldr	r3, [r7, #0]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	0e9b      	lsrs	r3, r3, #26
 800c20c:	3301      	adds	r3, #1
 800c20e:	f003 031f 	and.w	r3, r3, #31
 800c212:	2b09      	cmp	r3, #9
 800c214:	bf94      	ite	ls
 800c216:	2301      	movls	r3, #1
 800c218:	2300      	movhi	r3, #0
 800c21a:	b2db      	uxtb	r3, r3
 800c21c:	e019      	b.n	800c252 <HAL_ADC_ConfigChannel+0x4a2>
 800c21e:	683b      	ldr	r3, [r7, #0]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c224:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c226:	fa93 f3a3 	rbit	r3, r3
 800c22a:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800c22c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c22e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800c230:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c232:	2b00      	cmp	r3, #0
 800c234:	d101      	bne.n	800c23a <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800c236:	2320      	movs	r3, #32
 800c238:	e003      	b.n	800c242 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800c23a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c23c:	fab3 f383 	clz	r3, r3
 800c240:	b2db      	uxtb	r3, r3
 800c242:	3301      	adds	r3, #1
 800c244:	f003 031f 	and.w	r3, r3, #31
 800c248:	2b09      	cmp	r3, #9
 800c24a:	bf94      	ite	ls
 800c24c:	2301      	movls	r3, #1
 800c24e:	2300      	movhi	r3, #0
 800c250:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c252:	2b00      	cmp	r3, #0
 800c254:	d079      	beq.n	800c34a <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800c256:	683b      	ldr	r3, [r7, #0]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d107      	bne.n	800c272 <HAL_ADC_ConfigChannel+0x4c2>
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	0e9b      	lsrs	r3, r3, #26
 800c268:	3301      	adds	r3, #1
 800c26a:	069b      	lsls	r3, r3, #26
 800c26c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800c270:	e015      	b.n	800c29e <HAL_ADC_ConfigChannel+0x4ee>
 800c272:	683b      	ldr	r3, [r7, #0]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c278:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c27a:	fa93 f3a3 	rbit	r3, r3
 800c27e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800c280:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c282:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800c284:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c286:	2b00      	cmp	r3, #0
 800c288:	d101      	bne.n	800c28e <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800c28a:	2320      	movs	r3, #32
 800c28c:	e003      	b.n	800c296 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800c28e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c290:	fab3 f383 	clz	r3, r3
 800c294:	b2db      	uxtb	r3, r3
 800c296:	3301      	adds	r3, #1
 800c298:	069b      	lsls	r3, r3, #26
 800c29a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800c29e:	683b      	ldr	r3, [r7, #0]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d109      	bne.n	800c2be <HAL_ADC_ConfigChannel+0x50e>
 800c2aa:	683b      	ldr	r3, [r7, #0]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	0e9b      	lsrs	r3, r3, #26
 800c2b0:	3301      	adds	r3, #1
 800c2b2:	f003 031f 	and.w	r3, r3, #31
 800c2b6:	2101      	movs	r1, #1
 800c2b8:	fa01 f303 	lsl.w	r3, r1, r3
 800c2bc:	e017      	b.n	800c2ee <HAL_ADC_ConfigChannel+0x53e>
 800c2be:	683b      	ldr	r3, [r7, #0]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c2c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2c6:	fa93 f3a3 	rbit	r3, r3
 800c2ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800c2cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2ce:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800c2d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d101      	bne.n	800c2da <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800c2d6:	2320      	movs	r3, #32
 800c2d8:	e003      	b.n	800c2e2 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800c2da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c2dc:	fab3 f383 	clz	r3, r3
 800c2e0:	b2db      	uxtb	r3, r3
 800c2e2:	3301      	adds	r3, #1
 800c2e4:	f003 031f 	and.w	r3, r3, #31
 800c2e8:	2101      	movs	r1, #1
 800c2ea:	fa01 f303 	lsl.w	r3, r1, r3
 800c2ee:	ea42 0103 	orr.w	r1, r2, r3
 800c2f2:	683b      	ldr	r3, [r7, #0]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d10a      	bne.n	800c314 <HAL_ADC_ConfigChannel+0x564>
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	0e9b      	lsrs	r3, r3, #26
 800c304:	3301      	adds	r3, #1
 800c306:	f003 021f 	and.w	r2, r3, #31
 800c30a:	4613      	mov	r3, r2
 800c30c:	005b      	lsls	r3, r3, #1
 800c30e:	4413      	add	r3, r2
 800c310:	051b      	lsls	r3, r3, #20
 800c312:	e018      	b.n	800c346 <HAL_ADC_ConfigChannel+0x596>
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c31a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c31c:	fa93 f3a3 	rbit	r3, r3
 800c320:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800c322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c324:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800c326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d101      	bne.n	800c330 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 800c32c:	2320      	movs	r3, #32
 800c32e:	e003      	b.n	800c338 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 800c330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c332:	fab3 f383 	clz	r3, r3
 800c336:	b2db      	uxtb	r3, r3
 800c338:	3301      	adds	r3, #1
 800c33a:	f003 021f 	and.w	r2, r3, #31
 800c33e:	4613      	mov	r3, r2
 800c340:	005b      	lsls	r3, r3, #1
 800c342:	4413      	add	r3, r2
 800c344:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c346:	430b      	orrs	r3, r1
 800c348:	e081      	b.n	800c44e <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c352:	2b00      	cmp	r3, #0
 800c354:	d107      	bne.n	800c366 <HAL_ADC_ConfigChannel+0x5b6>
 800c356:	683b      	ldr	r3, [r7, #0]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	0e9b      	lsrs	r3, r3, #26
 800c35c:	3301      	adds	r3, #1
 800c35e:	069b      	lsls	r3, r3, #26
 800c360:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800c364:	e015      	b.n	800c392 <HAL_ADC_ConfigChannel+0x5e2>
 800c366:	683b      	ldr	r3, [r7, #0]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c36c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c36e:	fa93 f3a3 	rbit	r3, r3
 800c372:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800c374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c376:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800c378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d101      	bne.n	800c382 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800c37e:	2320      	movs	r3, #32
 800c380:	e003      	b.n	800c38a <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800c382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c384:	fab3 f383 	clz	r3, r3
 800c388:	b2db      	uxtb	r3, r3
 800c38a:	3301      	adds	r3, #1
 800c38c:	069b      	lsls	r3, r3, #26
 800c38e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800c392:	683b      	ldr	r3, [r7, #0]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d109      	bne.n	800c3b2 <HAL_ADC_ConfigChannel+0x602>
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	0e9b      	lsrs	r3, r3, #26
 800c3a4:	3301      	adds	r3, #1
 800c3a6:	f003 031f 	and.w	r3, r3, #31
 800c3aa:	2101      	movs	r1, #1
 800c3ac:	fa01 f303 	lsl.w	r3, r1, r3
 800c3b0:	e017      	b.n	800c3e2 <HAL_ADC_ConfigChannel+0x632>
 800c3b2:	683b      	ldr	r3, [r7, #0]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c3b8:	69fb      	ldr	r3, [r7, #28]
 800c3ba:	fa93 f3a3 	rbit	r3, r3
 800c3be:	61bb      	str	r3, [r7, #24]
  return result;
 800c3c0:	69bb      	ldr	r3, [r7, #24]
 800c3c2:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800c3c4:	6a3b      	ldr	r3, [r7, #32]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d101      	bne.n	800c3ce <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800c3ca:	2320      	movs	r3, #32
 800c3cc:	e003      	b.n	800c3d6 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800c3ce:	6a3b      	ldr	r3, [r7, #32]
 800c3d0:	fab3 f383 	clz	r3, r3
 800c3d4:	b2db      	uxtb	r3, r3
 800c3d6:	3301      	adds	r3, #1
 800c3d8:	f003 031f 	and.w	r3, r3, #31
 800c3dc:	2101      	movs	r1, #1
 800c3de:	fa01 f303 	lsl.w	r3, r1, r3
 800c3e2:	ea42 0103 	orr.w	r1, r2, r3
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d10d      	bne.n	800c40e <HAL_ADC_ConfigChannel+0x65e>
 800c3f2:	683b      	ldr	r3, [r7, #0]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	0e9b      	lsrs	r3, r3, #26
 800c3f8:	3301      	adds	r3, #1
 800c3fa:	f003 021f 	and.w	r2, r3, #31
 800c3fe:	4613      	mov	r3, r2
 800c400:	005b      	lsls	r3, r3, #1
 800c402:	4413      	add	r3, r2
 800c404:	3b1e      	subs	r3, #30
 800c406:	051b      	lsls	r3, r3, #20
 800c408:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800c40c:	e01e      	b.n	800c44c <HAL_ADC_ConfigChannel+0x69c>
 800c40e:	683b      	ldr	r3, [r7, #0]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c414:	693b      	ldr	r3, [r7, #16]
 800c416:	fa93 f3a3 	rbit	r3, r3
 800c41a:	60fb      	str	r3, [r7, #12]
  return result;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800c420:	697b      	ldr	r3, [r7, #20]
 800c422:	2b00      	cmp	r3, #0
 800c424:	d104      	bne.n	800c430 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800c426:	2320      	movs	r3, #32
 800c428:	e006      	b.n	800c438 <HAL_ADC_ConfigChannel+0x688>
 800c42a:	bf00      	nop
 800c42c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800c430:	697b      	ldr	r3, [r7, #20]
 800c432:	fab3 f383 	clz	r3, r3
 800c436:	b2db      	uxtb	r3, r3
 800c438:	3301      	adds	r3, #1
 800c43a:	f003 021f 	and.w	r2, r3, #31
 800c43e:	4613      	mov	r3, r2
 800c440:	005b      	lsls	r3, r3, #1
 800c442:	4413      	add	r3, r2
 800c444:	3b1e      	subs	r3, #30
 800c446:	051b      	lsls	r3, r3, #20
 800c448:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c44c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800c44e:	683a      	ldr	r2, [r7, #0]
 800c450:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c452:	4619      	mov	r1, r3
 800c454:	f7ff f8d8 	bl	800b608 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800c458:	683b      	ldr	r3, [r7, #0]
 800c45a:	681a      	ldr	r2, [r3, #0]
 800c45c:	4b44      	ldr	r3, [pc, #272]	@ (800c570 <HAL_ADC_ConfigChannel+0x7c0>)
 800c45e:	4013      	ands	r3, r2
 800c460:	2b00      	cmp	r3, #0
 800c462:	d07a      	beq.n	800c55a <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800c464:	4843      	ldr	r0, [pc, #268]	@ (800c574 <HAL_ADC_ConfigChannel+0x7c4>)
 800c466:	f7ff f82d 	bl	800b4c4 <LL_ADC_GetCommonPathInternalCh>
 800c46a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	4a41      	ldr	r2, [pc, #260]	@ (800c578 <HAL_ADC_ConfigChannel+0x7c8>)
 800c474:	4293      	cmp	r3, r2
 800c476:	d12c      	bne.n	800c4d2 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800c478:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c47c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c480:	2b00      	cmp	r3, #0
 800c482:	d126      	bne.n	800c4d2 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	4a3c      	ldr	r2, [pc, #240]	@ (800c57c <HAL_ADC_ConfigChannel+0x7cc>)
 800c48a:	4293      	cmp	r3, r2
 800c48c:	d004      	beq.n	800c498 <HAL_ADC_ConfigChannel+0x6e8>
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	4a3b      	ldr	r2, [pc, #236]	@ (800c580 <HAL_ADC_ConfigChannel+0x7d0>)
 800c494:	4293      	cmp	r3, r2
 800c496:	d15d      	bne.n	800c554 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c498:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c49c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c4a0:	4619      	mov	r1, r3
 800c4a2:	4834      	ldr	r0, [pc, #208]	@ (800c574 <HAL_ADC_ConfigChannel+0x7c4>)
 800c4a4:	f7fe fffb 	bl	800b49e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800c4a8:	4b36      	ldr	r3, [pc, #216]	@ (800c584 <HAL_ADC_ConfigChannel+0x7d4>)
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	099b      	lsrs	r3, r3, #6
 800c4ae:	4a36      	ldr	r2, [pc, #216]	@ (800c588 <HAL_ADC_ConfigChannel+0x7d8>)
 800c4b0:	fba2 2303 	umull	r2, r3, r2, r3
 800c4b4:	099b      	lsrs	r3, r3, #6
 800c4b6:	1c5a      	adds	r2, r3, #1
 800c4b8:	4613      	mov	r3, r2
 800c4ba:	005b      	lsls	r3, r3, #1
 800c4bc:	4413      	add	r3, r2
 800c4be:	009b      	lsls	r3, r3, #2
 800c4c0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800c4c2:	e002      	b.n	800c4ca <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 800c4c4:	68bb      	ldr	r3, [r7, #8]
 800c4c6:	3b01      	subs	r3, #1
 800c4c8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800c4ca:	68bb      	ldr	r3, [r7, #8]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d1f9      	bne.n	800c4c4 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c4d0:	e040      	b.n	800c554 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800c4d2:	683b      	ldr	r3, [r7, #0]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	4a2d      	ldr	r2, [pc, #180]	@ (800c58c <HAL_ADC_ConfigChannel+0x7dc>)
 800c4d8:	4293      	cmp	r3, r2
 800c4da:	d118      	bne.n	800c50e <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800c4dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c4e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d112      	bne.n	800c50e <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	4a23      	ldr	r2, [pc, #140]	@ (800c57c <HAL_ADC_ConfigChannel+0x7cc>)
 800c4ee:	4293      	cmp	r3, r2
 800c4f0:	d004      	beq.n	800c4fc <HAL_ADC_ConfigChannel+0x74c>
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	4a22      	ldr	r2, [pc, #136]	@ (800c580 <HAL_ADC_ConfigChannel+0x7d0>)
 800c4f8:	4293      	cmp	r3, r2
 800c4fa:	d12d      	bne.n	800c558 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c4fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c500:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c504:	4619      	mov	r1, r3
 800c506:	481b      	ldr	r0, [pc, #108]	@ (800c574 <HAL_ADC_ConfigChannel+0x7c4>)
 800c508:	f7fe ffc9 	bl	800b49e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c50c:	e024      	b.n	800c558 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800c50e:	683b      	ldr	r3, [r7, #0]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	4a1f      	ldr	r2, [pc, #124]	@ (800c590 <HAL_ADC_ConfigChannel+0x7e0>)
 800c514:	4293      	cmp	r3, r2
 800c516:	d120      	bne.n	800c55a <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800c518:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c51c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c520:	2b00      	cmp	r3, #0
 800c522:	d11a      	bne.n	800c55a <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	4a14      	ldr	r2, [pc, #80]	@ (800c57c <HAL_ADC_ConfigChannel+0x7cc>)
 800c52a:	4293      	cmp	r3, r2
 800c52c:	d115      	bne.n	800c55a <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c52e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c532:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800c536:	4619      	mov	r1, r3
 800c538:	480e      	ldr	r0, [pc, #56]	@ (800c574 <HAL_ADC_ConfigChannel+0x7c4>)
 800c53a:	f7fe ffb0 	bl	800b49e <LL_ADC_SetCommonPathInternalCh>
 800c53e:	e00c      	b.n	800c55a <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c544:	f043 0220 	orr.w	r2, r3, #32
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800c54c:	2301      	movs	r3, #1
 800c54e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800c552:	e002      	b.n	800c55a <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c554:	bf00      	nop
 800c556:	e000      	b.n	800c55a <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c558:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	2200      	movs	r2, #0
 800c55e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800c562:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800c566:	4618      	mov	r0, r3
 800c568:	37d8      	adds	r7, #216	@ 0xd8
 800c56a:	46bd      	mov	sp, r7
 800c56c:	bd80      	pop	{r7, pc}
 800c56e:	bf00      	nop
 800c570:	80080000 	.word	0x80080000
 800c574:	50040300 	.word	0x50040300
 800c578:	c7520000 	.word	0xc7520000
 800c57c:	50040000 	.word	0x50040000
 800c580:	50040200 	.word	0x50040200
 800c584:	20000000 	.word	0x20000000
 800c588:	053e2d63 	.word	0x053e2d63
 800c58c:	cb840000 	.word	0xcb840000
 800c590:	80000001 	.word	0x80000001

0800c594 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800c594:	b580      	push	{r7, lr}
 800c596:	b088      	sub	sp, #32
 800c598:	af00      	add	r7, sp, #0
 800c59a:	6078      	str	r0, [r7, #4]
 800c59c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800c59e:	2300      	movs	r3, #0
 800c5a0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800c5a2:	683b      	ldr	r3, [r7, #0]
 800c5a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	f7ff f94e 	bl	800b84c <LL_ADC_REG_IsConversionOngoing>
 800c5b0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	f7ff f96f 	bl	800b89a <LL_ADC_INJ_IsConversionOngoing>
 800c5bc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800c5be:	693b      	ldr	r3, [r7, #16]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d103      	bne.n	800c5cc <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	f000 8098 	beq.w	800c6fc <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	68db      	ldr	r3, [r3, #12]
 800c5d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d02a      	beq.n	800c630 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	7e5b      	ldrb	r3, [r3, #25]
 800c5de:	2b01      	cmp	r3, #1
 800c5e0:	d126      	bne.n	800c630 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	7e1b      	ldrb	r3, [r3, #24]
 800c5e6:	2b01      	cmp	r3, #1
 800c5e8:	d122      	bne.n	800c630 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800c5ee:	e014      	b.n	800c61a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800c5f0:	69fb      	ldr	r3, [r7, #28]
 800c5f2:	4a45      	ldr	r2, [pc, #276]	@ (800c708 <ADC_ConversionStop+0x174>)
 800c5f4:	4293      	cmp	r3, r2
 800c5f6:	d90d      	bls.n	800c614 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c5fc:	f043 0210 	orr.w	r2, r3, #16
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c608:	f043 0201 	orr.w	r2, r3, #1
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800c610:	2301      	movs	r3, #1
 800c612:	e074      	b.n	800c6fe <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800c614:	69fb      	ldr	r3, [r7, #28]
 800c616:	3301      	adds	r3, #1
 800c618:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c624:	2b40      	cmp	r3, #64	@ 0x40
 800c626:	d1e3      	bne.n	800c5f0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	2240      	movs	r2, #64	@ 0x40
 800c62e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800c630:	69bb      	ldr	r3, [r7, #24]
 800c632:	2b02      	cmp	r3, #2
 800c634:	d014      	beq.n	800c660 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	4618      	mov	r0, r3
 800c63c:	f7ff f906 	bl	800b84c <LL_ADC_REG_IsConversionOngoing>
 800c640:	4603      	mov	r3, r0
 800c642:	2b00      	cmp	r3, #0
 800c644:	d00c      	beq.n	800c660 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	4618      	mov	r0, r3
 800c64c:	f7ff f8c3 	bl	800b7d6 <LL_ADC_IsDisableOngoing>
 800c650:	4603      	mov	r3, r0
 800c652:	2b00      	cmp	r3, #0
 800c654:	d104      	bne.n	800c660 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	4618      	mov	r0, r3
 800c65c:	f7ff f8e2 	bl	800b824 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800c660:	69bb      	ldr	r3, [r7, #24]
 800c662:	2b01      	cmp	r3, #1
 800c664:	d014      	beq.n	800c690 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	4618      	mov	r0, r3
 800c66c:	f7ff f915 	bl	800b89a <LL_ADC_INJ_IsConversionOngoing>
 800c670:	4603      	mov	r3, r0
 800c672:	2b00      	cmp	r3, #0
 800c674:	d00c      	beq.n	800c690 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	4618      	mov	r0, r3
 800c67c:	f7ff f8ab 	bl	800b7d6 <LL_ADC_IsDisableOngoing>
 800c680:	4603      	mov	r3, r0
 800c682:	2b00      	cmp	r3, #0
 800c684:	d104      	bne.n	800c690 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	4618      	mov	r0, r3
 800c68c:	f7ff f8f1 	bl	800b872 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800c690:	69bb      	ldr	r3, [r7, #24]
 800c692:	2b02      	cmp	r3, #2
 800c694:	d005      	beq.n	800c6a2 <ADC_ConversionStop+0x10e>
 800c696:	69bb      	ldr	r3, [r7, #24]
 800c698:	2b03      	cmp	r3, #3
 800c69a:	d105      	bne.n	800c6a8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800c69c:	230c      	movs	r3, #12
 800c69e:	617b      	str	r3, [r7, #20]
        break;
 800c6a0:	e005      	b.n	800c6ae <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800c6a2:	2308      	movs	r3, #8
 800c6a4:	617b      	str	r3, [r7, #20]
        break;
 800c6a6:	e002      	b.n	800c6ae <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800c6a8:	2304      	movs	r3, #4
 800c6aa:	617b      	str	r3, [r7, #20]
        break;
 800c6ac:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800c6ae:	f7fe feb3 	bl	800b418 <HAL_GetTick>
 800c6b2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800c6b4:	e01b      	b.n	800c6ee <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800c6b6:	f7fe feaf 	bl	800b418 <HAL_GetTick>
 800c6ba:	4602      	mov	r2, r0
 800c6bc:	68bb      	ldr	r3, [r7, #8]
 800c6be:	1ad3      	subs	r3, r2, r3
 800c6c0:	2b05      	cmp	r3, #5
 800c6c2:	d914      	bls.n	800c6ee <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	689a      	ldr	r2, [r3, #8]
 800c6ca:	697b      	ldr	r3, [r7, #20]
 800c6cc:	4013      	ands	r3, r2
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d00d      	beq.n	800c6ee <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c6d6:	f043 0210 	orr.w	r2, r3, #16
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c6e2:	f043 0201 	orr.w	r2, r3, #1
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800c6ea:	2301      	movs	r3, #1
 800c6ec:	e007      	b.n	800c6fe <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	689a      	ldr	r2, [r3, #8]
 800c6f4:	697b      	ldr	r3, [r7, #20]
 800c6f6:	4013      	ands	r3, r2
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d1dc      	bne.n	800c6b6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800c6fc:	2300      	movs	r3, #0
}
 800c6fe:	4618      	mov	r0, r3
 800c700:	3720      	adds	r7, #32
 800c702:	46bd      	mov	sp, r7
 800c704:	bd80      	pop	{r7, pc}
 800c706:	bf00      	nop
 800c708:	a33fffff 	.word	0xa33fffff

0800c70c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	b084      	sub	sp, #16
 800c710:	af00      	add	r7, sp, #0
 800c712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800c714:	2300      	movs	r3, #0
 800c716:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	4618      	mov	r0, r3
 800c71e:	f7ff f847 	bl	800b7b0 <LL_ADC_IsEnabled>
 800c722:	4603      	mov	r3, r0
 800c724:	2b00      	cmp	r3, #0
 800c726:	d169      	bne.n	800c7fc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	689a      	ldr	r2, [r3, #8]
 800c72e:	4b36      	ldr	r3, [pc, #216]	@ (800c808 <ADC_Enable+0xfc>)
 800c730:	4013      	ands	r3, r2
 800c732:	2b00      	cmp	r3, #0
 800c734:	d00d      	beq.n	800c752 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c73a:	f043 0210 	orr.w	r2, r3, #16
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c746:	f043 0201 	orr.w	r2, r3, #1
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800c74e:	2301      	movs	r3, #1
 800c750:	e055      	b.n	800c7fe <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	4618      	mov	r0, r3
 800c758:	f7ff f802 	bl	800b760 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800c75c:	482b      	ldr	r0, [pc, #172]	@ (800c80c <ADC_Enable+0x100>)
 800c75e:	f7fe feb1 	bl	800b4c4 <LL_ADC_GetCommonPathInternalCh>
 800c762:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800c764:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d013      	beq.n	800c794 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800c76c:	4b28      	ldr	r3, [pc, #160]	@ (800c810 <ADC_Enable+0x104>)
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	099b      	lsrs	r3, r3, #6
 800c772:	4a28      	ldr	r2, [pc, #160]	@ (800c814 <ADC_Enable+0x108>)
 800c774:	fba2 2303 	umull	r2, r3, r2, r3
 800c778:	099b      	lsrs	r3, r3, #6
 800c77a:	1c5a      	adds	r2, r3, #1
 800c77c:	4613      	mov	r3, r2
 800c77e:	005b      	lsls	r3, r3, #1
 800c780:	4413      	add	r3, r2
 800c782:	009b      	lsls	r3, r3, #2
 800c784:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800c786:	e002      	b.n	800c78e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800c788:	68bb      	ldr	r3, [r7, #8]
 800c78a:	3b01      	subs	r3, #1
 800c78c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800c78e:	68bb      	ldr	r3, [r7, #8]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d1f9      	bne.n	800c788 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800c794:	f7fe fe40 	bl	800b418 <HAL_GetTick>
 800c798:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c79a:	e028      	b.n	800c7ee <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	f7ff f805 	bl	800b7b0 <LL_ADC_IsEnabled>
 800c7a6:	4603      	mov	r3, r0
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d104      	bne.n	800c7b6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	f7fe ffd5 	bl	800b760 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800c7b6:	f7fe fe2f 	bl	800b418 <HAL_GetTick>
 800c7ba:	4602      	mov	r2, r0
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	1ad3      	subs	r3, r2, r3
 800c7c0:	2b02      	cmp	r3, #2
 800c7c2:	d914      	bls.n	800c7ee <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	f003 0301 	and.w	r3, r3, #1
 800c7ce:	2b01      	cmp	r3, #1
 800c7d0:	d00d      	beq.n	800c7ee <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c7d6:	f043 0210 	orr.w	r2, r3, #16
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c7e2:	f043 0201 	orr.w	r2, r3, #1
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800c7ea:	2301      	movs	r3, #1
 800c7ec:	e007      	b.n	800c7fe <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	f003 0301 	and.w	r3, r3, #1
 800c7f8:	2b01      	cmp	r3, #1
 800c7fa:	d1cf      	bne.n	800c79c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800c7fc:	2300      	movs	r3, #0
}
 800c7fe:	4618      	mov	r0, r3
 800c800:	3710      	adds	r7, #16
 800c802:	46bd      	mov	sp, r7
 800c804:	bd80      	pop	{r7, pc}
 800c806:	bf00      	nop
 800c808:	8000003f 	.word	0x8000003f
 800c80c:	50040300 	.word	0x50040300
 800c810:	20000000 	.word	0x20000000
 800c814:	053e2d63 	.word	0x053e2d63

0800c818 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800c818:	b580      	push	{r7, lr}
 800c81a:	b084      	sub	sp, #16
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	4618      	mov	r0, r3
 800c826:	f7fe ffd6 	bl	800b7d6 <LL_ADC_IsDisableOngoing>
 800c82a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	4618      	mov	r0, r3
 800c832:	f7fe ffbd 	bl	800b7b0 <LL_ADC_IsEnabled>
 800c836:	4603      	mov	r3, r0
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d047      	beq.n	800c8cc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d144      	bne.n	800c8cc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	689b      	ldr	r3, [r3, #8]
 800c848:	f003 030d 	and.w	r3, r3, #13
 800c84c:	2b01      	cmp	r3, #1
 800c84e:	d10c      	bne.n	800c86a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	4618      	mov	r0, r3
 800c856:	f7fe ff97 	bl	800b788 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	2203      	movs	r2, #3
 800c860:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800c862:	f7fe fdd9 	bl	800b418 <HAL_GetTick>
 800c866:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800c868:	e029      	b.n	800c8be <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c86e:	f043 0210 	orr.w	r2, r3, #16
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c87a:	f043 0201 	orr.w	r2, r3, #1
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800c882:	2301      	movs	r3, #1
 800c884:	e023      	b.n	800c8ce <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800c886:	f7fe fdc7 	bl	800b418 <HAL_GetTick>
 800c88a:	4602      	mov	r2, r0
 800c88c:	68bb      	ldr	r3, [r7, #8]
 800c88e:	1ad3      	subs	r3, r2, r3
 800c890:	2b02      	cmp	r3, #2
 800c892:	d914      	bls.n	800c8be <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	689b      	ldr	r3, [r3, #8]
 800c89a:	f003 0301 	and.w	r3, r3, #1
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d00d      	beq.n	800c8be <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c8a6:	f043 0210 	orr.w	r2, r3, #16
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c8b2:	f043 0201 	orr.w	r2, r3, #1
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800c8ba:	2301      	movs	r3, #1
 800c8bc:	e007      	b.n	800c8ce <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	689b      	ldr	r3, [r3, #8]
 800c8c4:	f003 0301 	and.w	r3, r3, #1
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d1dc      	bne.n	800c886 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800c8cc:	2300      	movs	r3, #0
}
 800c8ce:	4618      	mov	r0, r3
 800c8d0:	3710      	adds	r7, #16
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	bd80      	pop	{r7, pc}

0800c8d6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800c8d6:	b580      	push	{r7, lr}
 800c8d8:	b084      	sub	sp, #16
 800c8da:	af00      	add	r7, sp, #0
 800c8dc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8e2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c8e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d14b      	bne.n	800c988 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c8f4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	f003 0308 	and.w	r3, r3, #8
 800c906:	2b00      	cmp	r3, #0
 800c908:	d021      	beq.n	800c94e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	4618      	mov	r0, r3
 800c910:	f7fe fe3b 	bl	800b58a <LL_ADC_REG_IsTriggerSourceSWStart>
 800c914:	4603      	mov	r3, r0
 800c916:	2b00      	cmp	r3, #0
 800c918:	d032      	beq.n	800c980 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	68db      	ldr	r3, [r3, #12]
 800c920:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c924:	2b00      	cmp	r3, #0
 800c926:	d12b      	bne.n	800c980 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c92c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c938:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d11f      	bne.n	800c980 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c944:	f043 0201 	orr.w	r2, r3, #1
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	655a      	str	r2, [r3, #84]	@ 0x54
 800c94c:	e018      	b.n	800c980 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	68db      	ldr	r3, [r3, #12]
 800c954:	f003 0302 	and.w	r3, r3, #2
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d111      	bne.n	800c980 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c960:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c96c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c970:	2b00      	cmp	r3, #0
 800c972:	d105      	bne.n	800c980 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c978:	f043 0201 	orr.w	r2, r3, #1
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800c980:	68f8      	ldr	r0, [r7, #12]
 800c982:	f7f6 f901 	bl	8002b88 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800c986:	e00e      	b.n	800c9a6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c98c:	f003 0310 	and.w	r3, r3, #16
 800c990:	2b00      	cmp	r3, #0
 800c992:	d003      	beq.n	800c99c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800c994:	68f8      	ldr	r0, [r7, #12]
 800c996:	f7ff fa00 	bl	800bd9a <HAL_ADC_ErrorCallback>
}
 800c99a:	e004      	b.n	800c9a6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c9a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c9a2:	6878      	ldr	r0, [r7, #4]
 800c9a4:	4798      	blx	r3
}
 800c9a6:	bf00      	nop
 800c9a8:	3710      	adds	r7, #16
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	bd80      	pop	{r7, pc}

0800c9ae <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800c9ae:	b580      	push	{r7, lr}
 800c9b0:	b084      	sub	sp, #16
 800c9b2:	af00      	add	r7, sp, #0
 800c9b4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9ba:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800c9bc:	68f8      	ldr	r0, [r7, #12]
 800c9be:	f7f6 f8c7 	bl	8002b50 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800c9c2:	bf00      	nop
 800c9c4:	3710      	adds	r7, #16
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	bd80      	pop	{r7, pc}

0800c9ca <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800c9ca:	b580      	push	{r7, lr}
 800c9cc:	b084      	sub	sp, #16
 800c9ce:	af00      	add	r7, sp, #0
 800c9d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9d6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9dc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c9e8:	f043 0204 	orr.w	r2, r3, #4
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800c9f0:	68f8      	ldr	r0, [r7, #12]
 800c9f2:	f7ff f9d2 	bl	800bd9a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800c9f6:	bf00      	nop
 800c9f8:	3710      	adds	r7, #16
 800c9fa:	46bd      	mov	sp, r7
 800c9fc:	bd80      	pop	{r7, pc}

0800c9fe <LL_ADC_IsEnabled>:
{
 800c9fe:	b480      	push	{r7}
 800ca00:	b083      	sub	sp, #12
 800ca02:	af00      	add	r7, sp, #0
 800ca04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	689b      	ldr	r3, [r3, #8]
 800ca0a:	f003 0301 	and.w	r3, r3, #1
 800ca0e:	2b01      	cmp	r3, #1
 800ca10:	d101      	bne.n	800ca16 <LL_ADC_IsEnabled+0x18>
 800ca12:	2301      	movs	r3, #1
 800ca14:	e000      	b.n	800ca18 <LL_ADC_IsEnabled+0x1a>
 800ca16:	2300      	movs	r3, #0
}
 800ca18:	4618      	mov	r0, r3
 800ca1a:	370c      	adds	r7, #12
 800ca1c:	46bd      	mov	sp, r7
 800ca1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca22:	4770      	bx	lr

0800ca24 <LL_ADC_REG_IsConversionOngoing>:
{
 800ca24:	b480      	push	{r7}
 800ca26:	b083      	sub	sp, #12
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	689b      	ldr	r3, [r3, #8]
 800ca30:	f003 0304 	and.w	r3, r3, #4
 800ca34:	2b04      	cmp	r3, #4
 800ca36:	d101      	bne.n	800ca3c <LL_ADC_REG_IsConversionOngoing+0x18>
 800ca38:	2301      	movs	r3, #1
 800ca3a:	e000      	b.n	800ca3e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800ca3c:	2300      	movs	r3, #0
}
 800ca3e:	4618      	mov	r0, r3
 800ca40:	370c      	adds	r7, #12
 800ca42:	46bd      	mov	sp, r7
 800ca44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca48:	4770      	bx	lr
	...

0800ca4c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800ca4c:	b590      	push	{r4, r7, lr}
 800ca4e:	b09f      	sub	sp, #124	@ 0x7c
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	6078      	str	r0, [r7, #4]
 800ca54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ca56:	2300      	movs	r3, #0
 800ca58:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800ca62:	2b01      	cmp	r3, #1
 800ca64:	d101      	bne.n	800ca6a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800ca66:	2302      	movs	r3, #2
 800ca68:	e093      	b.n	800cb92 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	2201      	movs	r2, #1
 800ca6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800ca72:	2300      	movs	r3, #0
 800ca74:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800ca76:	2300      	movs	r3, #0
 800ca78:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	4a47      	ldr	r2, [pc, #284]	@ (800cb9c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800ca80:	4293      	cmp	r3, r2
 800ca82:	d102      	bne.n	800ca8a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800ca84:	4b46      	ldr	r3, [pc, #280]	@ (800cba0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800ca86:	60bb      	str	r3, [r7, #8]
 800ca88:	e001      	b.n	800ca8e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800ca8e:	68bb      	ldr	r3, [r7, #8]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d10b      	bne.n	800caac <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca98:	f043 0220 	orr.w	r2, r3, #32
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2200      	movs	r2, #0
 800caa4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 800caa8:	2301      	movs	r3, #1
 800caaa:	e072      	b.n	800cb92 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800caac:	68bb      	ldr	r3, [r7, #8]
 800caae:	4618      	mov	r0, r3
 800cab0:	f7ff ffb8 	bl	800ca24 <LL_ADC_REG_IsConversionOngoing>
 800cab4:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	4618      	mov	r0, r3
 800cabc:	f7ff ffb2 	bl	800ca24 <LL_ADC_REG_IsConversionOngoing>
 800cac0:	4603      	mov	r3, r0
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d154      	bne.n	800cb70 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800cac6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d151      	bne.n	800cb70 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800cacc:	4b35      	ldr	r3, [pc, #212]	@ (800cba4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800cace:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800cad0:	683b      	ldr	r3, [r7, #0]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d02c      	beq.n	800cb32 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800cad8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cada:	689b      	ldr	r3, [r3, #8]
 800cadc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800cae0:	683b      	ldr	r3, [r7, #0]
 800cae2:	6859      	ldr	r1, [r3, #4]
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800caea:	035b      	lsls	r3, r3, #13
 800caec:	430b      	orrs	r3, r1
 800caee:	431a      	orrs	r2, r3
 800caf0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800caf2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800caf4:	4829      	ldr	r0, [pc, #164]	@ (800cb9c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800caf6:	f7ff ff82 	bl	800c9fe <LL_ADC_IsEnabled>
 800cafa:	4604      	mov	r4, r0
 800cafc:	4828      	ldr	r0, [pc, #160]	@ (800cba0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800cafe:	f7ff ff7e 	bl	800c9fe <LL_ADC_IsEnabled>
 800cb02:	4603      	mov	r3, r0
 800cb04:	431c      	orrs	r4, r3
 800cb06:	4828      	ldr	r0, [pc, #160]	@ (800cba8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800cb08:	f7ff ff79 	bl	800c9fe <LL_ADC_IsEnabled>
 800cb0c:	4603      	mov	r3, r0
 800cb0e:	4323      	orrs	r3, r4
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d137      	bne.n	800cb84 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800cb14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cb16:	689b      	ldr	r3, [r3, #8]
 800cb18:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800cb1c:	f023 030f 	bic.w	r3, r3, #15
 800cb20:	683a      	ldr	r2, [r7, #0]
 800cb22:	6811      	ldr	r1, [r2, #0]
 800cb24:	683a      	ldr	r2, [r7, #0]
 800cb26:	6892      	ldr	r2, [r2, #8]
 800cb28:	430a      	orrs	r2, r1
 800cb2a:	431a      	orrs	r2, r3
 800cb2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cb2e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800cb30:	e028      	b.n	800cb84 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800cb32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cb34:	689b      	ldr	r3, [r3, #8]
 800cb36:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800cb3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cb3c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800cb3e:	4817      	ldr	r0, [pc, #92]	@ (800cb9c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800cb40:	f7ff ff5d 	bl	800c9fe <LL_ADC_IsEnabled>
 800cb44:	4604      	mov	r4, r0
 800cb46:	4816      	ldr	r0, [pc, #88]	@ (800cba0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800cb48:	f7ff ff59 	bl	800c9fe <LL_ADC_IsEnabled>
 800cb4c:	4603      	mov	r3, r0
 800cb4e:	431c      	orrs	r4, r3
 800cb50:	4815      	ldr	r0, [pc, #84]	@ (800cba8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800cb52:	f7ff ff54 	bl	800c9fe <LL_ADC_IsEnabled>
 800cb56:	4603      	mov	r3, r0
 800cb58:	4323      	orrs	r3, r4
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d112      	bne.n	800cb84 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800cb5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cb60:	689b      	ldr	r3, [r3, #8]
 800cb62:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800cb66:	f023 030f 	bic.w	r3, r3, #15
 800cb6a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cb6c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800cb6e:	e009      	b.n	800cb84 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb74:	f043 0220 	orr.w	r2, r3, #32
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800cb7c:	2301      	movs	r3, #1
 800cb7e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800cb82:	e000      	b.n	800cb86 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800cb84:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	2200      	movs	r2, #0
 800cb8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800cb8e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800cb92:	4618      	mov	r0, r3
 800cb94:	377c      	adds	r7, #124	@ 0x7c
 800cb96:	46bd      	mov	sp, r7
 800cb98:	bd90      	pop	{r4, r7, pc}
 800cb9a:	bf00      	nop
 800cb9c:	50040000 	.word	0x50040000
 800cba0:	50040100 	.word	0x50040100
 800cba4:	50040300 	.word	0x50040300
 800cba8:	50040200 	.word	0x50040200

0800cbac <__NVIC_SetPriorityGrouping>:
{
 800cbac:	b480      	push	{r7}
 800cbae:	b085      	sub	sp, #20
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f003 0307 	and.w	r3, r3, #7
 800cbba:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800cbbc:	4b0c      	ldr	r3, [pc, #48]	@ (800cbf0 <__NVIC_SetPriorityGrouping+0x44>)
 800cbbe:	68db      	ldr	r3, [r3, #12]
 800cbc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800cbc2:	68ba      	ldr	r2, [r7, #8]
 800cbc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800cbc8:	4013      	ands	r3, r2
 800cbca:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800cbd0:	68bb      	ldr	r3, [r7, #8]
 800cbd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800cbd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800cbd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cbdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800cbde:	4a04      	ldr	r2, [pc, #16]	@ (800cbf0 <__NVIC_SetPriorityGrouping+0x44>)
 800cbe0:	68bb      	ldr	r3, [r7, #8]
 800cbe2:	60d3      	str	r3, [r2, #12]
}
 800cbe4:	bf00      	nop
 800cbe6:	3714      	adds	r7, #20
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbee:	4770      	bx	lr
 800cbf0:	e000ed00 	.word	0xe000ed00

0800cbf4 <__NVIC_GetPriorityGrouping>:
{
 800cbf4:	b480      	push	{r7}
 800cbf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800cbf8:	4b04      	ldr	r3, [pc, #16]	@ (800cc0c <__NVIC_GetPriorityGrouping+0x18>)
 800cbfa:	68db      	ldr	r3, [r3, #12]
 800cbfc:	0a1b      	lsrs	r3, r3, #8
 800cbfe:	f003 0307 	and.w	r3, r3, #7
}
 800cc02:	4618      	mov	r0, r3
 800cc04:	46bd      	mov	sp, r7
 800cc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc0a:	4770      	bx	lr
 800cc0c:	e000ed00 	.word	0xe000ed00

0800cc10 <__NVIC_EnableIRQ>:
{
 800cc10:	b480      	push	{r7}
 800cc12:	b083      	sub	sp, #12
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	4603      	mov	r3, r0
 800cc18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800cc1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	db0b      	blt.n	800cc3a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800cc22:	79fb      	ldrb	r3, [r7, #7]
 800cc24:	f003 021f 	and.w	r2, r3, #31
 800cc28:	4907      	ldr	r1, [pc, #28]	@ (800cc48 <__NVIC_EnableIRQ+0x38>)
 800cc2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cc2e:	095b      	lsrs	r3, r3, #5
 800cc30:	2001      	movs	r0, #1
 800cc32:	fa00 f202 	lsl.w	r2, r0, r2
 800cc36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800cc3a:	bf00      	nop
 800cc3c:	370c      	adds	r7, #12
 800cc3e:	46bd      	mov	sp, r7
 800cc40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc44:	4770      	bx	lr
 800cc46:	bf00      	nop
 800cc48:	e000e100 	.word	0xe000e100

0800cc4c <__NVIC_SetPriority>:
{
 800cc4c:	b480      	push	{r7}
 800cc4e:	b083      	sub	sp, #12
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	4603      	mov	r3, r0
 800cc54:	6039      	str	r1, [r7, #0]
 800cc56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800cc58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	db0a      	blt.n	800cc76 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800cc60:	683b      	ldr	r3, [r7, #0]
 800cc62:	b2da      	uxtb	r2, r3
 800cc64:	490c      	ldr	r1, [pc, #48]	@ (800cc98 <__NVIC_SetPriority+0x4c>)
 800cc66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cc6a:	0112      	lsls	r2, r2, #4
 800cc6c:	b2d2      	uxtb	r2, r2
 800cc6e:	440b      	add	r3, r1
 800cc70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800cc74:	e00a      	b.n	800cc8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800cc76:	683b      	ldr	r3, [r7, #0]
 800cc78:	b2da      	uxtb	r2, r3
 800cc7a:	4908      	ldr	r1, [pc, #32]	@ (800cc9c <__NVIC_SetPriority+0x50>)
 800cc7c:	79fb      	ldrb	r3, [r7, #7]
 800cc7e:	f003 030f 	and.w	r3, r3, #15
 800cc82:	3b04      	subs	r3, #4
 800cc84:	0112      	lsls	r2, r2, #4
 800cc86:	b2d2      	uxtb	r2, r2
 800cc88:	440b      	add	r3, r1
 800cc8a:	761a      	strb	r2, [r3, #24]
}
 800cc8c:	bf00      	nop
 800cc8e:	370c      	adds	r7, #12
 800cc90:	46bd      	mov	sp, r7
 800cc92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc96:	4770      	bx	lr
 800cc98:	e000e100 	.word	0xe000e100
 800cc9c:	e000ed00 	.word	0xe000ed00

0800cca0 <NVIC_EncodePriority>:
{
 800cca0:	b480      	push	{r7}
 800cca2:	b089      	sub	sp, #36	@ 0x24
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	60f8      	str	r0, [r7, #12]
 800cca8:	60b9      	str	r1, [r7, #8]
 800ccaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	f003 0307 	and.w	r3, r3, #7
 800ccb2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800ccb4:	69fb      	ldr	r3, [r7, #28]
 800ccb6:	f1c3 0307 	rsb	r3, r3, #7
 800ccba:	2b04      	cmp	r3, #4
 800ccbc:	bf28      	it	cs
 800ccbe:	2304      	movcs	r3, #4
 800ccc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800ccc2:	69fb      	ldr	r3, [r7, #28]
 800ccc4:	3304      	adds	r3, #4
 800ccc6:	2b06      	cmp	r3, #6
 800ccc8:	d902      	bls.n	800ccd0 <NVIC_EncodePriority+0x30>
 800ccca:	69fb      	ldr	r3, [r7, #28]
 800cccc:	3b03      	subs	r3, #3
 800ccce:	e000      	b.n	800ccd2 <NVIC_EncodePriority+0x32>
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800ccd4:	f04f 32ff 	mov.w	r2, #4294967295
 800ccd8:	69bb      	ldr	r3, [r7, #24]
 800ccda:	fa02 f303 	lsl.w	r3, r2, r3
 800ccde:	43da      	mvns	r2, r3
 800cce0:	68bb      	ldr	r3, [r7, #8]
 800cce2:	401a      	ands	r2, r3
 800cce4:	697b      	ldr	r3, [r7, #20]
 800cce6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800cce8:	f04f 31ff 	mov.w	r1, #4294967295
 800ccec:	697b      	ldr	r3, [r7, #20]
 800ccee:	fa01 f303 	lsl.w	r3, r1, r3
 800ccf2:	43d9      	mvns	r1, r3
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800ccf8:	4313      	orrs	r3, r2
}
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	3724      	adds	r7, #36	@ 0x24
 800ccfe:	46bd      	mov	sp, r7
 800cd00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd04:	4770      	bx	lr
	...

0800cd08 <__NVIC_SystemReset>:
{
 800cd08:	b480      	push	{r7}
 800cd0a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800cd0c:	f3bf 8f4f 	dsb	sy
}
 800cd10:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800cd12:	4b06      	ldr	r3, [pc, #24]	@ (800cd2c <__NVIC_SystemReset+0x24>)
 800cd14:	68db      	ldr	r3, [r3, #12]
 800cd16:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800cd1a:	4904      	ldr	r1, [pc, #16]	@ (800cd2c <__NVIC_SystemReset+0x24>)
 800cd1c:	4b04      	ldr	r3, [pc, #16]	@ (800cd30 <__NVIC_SystemReset+0x28>)
 800cd1e:	4313      	orrs	r3, r2
 800cd20:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800cd22:	f3bf 8f4f 	dsb	sy
}
 800cd26:	bf00      	nop
    __NOP();
 800cd28:	bf00      	nop
 800cd2a:	e7fd      	b.n	800cd28 <__NVIC_SystemReset+0x20>
 800cd2c:	e000ed00 	.word	0xe000ed00
 800cd30:	05fa0004 	.word	0x05fa0004

0800cd34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800cd34:	b580      	push	{r7, lr}
 800cd36:	b082      	sub	sp, #8
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	3b01      	subs	r3, #1
 800cd40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cd44:	d301      	bcc.n	800cd4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800cd46:	2301      	movs	r3, #1
 800cd48:	e00f      	b.n	800cd6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800cd4a:	4a0a      	ldr	r2, [pc, #40]	@ (800cd74 <SysTick_Config+0x40>)
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	3b01      	subs	r3, #1
 800cd50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800cd52:	210f      	movs	r1, #15
 800cd54:	f04f 30ff 	mov.w	r0, #4294967295
 800cd58:	f7ff ff78 	bl	800cc4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800cd5c:	4b05      	ldr	r3, [pc, #20]	@ (800cd74 <SysTick_Config+0x40>)
 800cd5e:	2200      	movs	r2, #0
 800cd60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800cd62:	4b04      	ldr	r3, [pc, #16]	@ (800cd74 <SysTick_Config+0x40>)
 800cd64:	2207      	movs	r2, #7
 800cd66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800cd68:	2300      	movs	r3, #0
}
 800cd6a:	4618      	mov	r0, r3
 800cd6c:	3708      	adds	r7, #8
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	bd80      	pop	{r7, pc}
 800cd72:	bf00      	nop
 800cd74:	e000e010 	.word	0xe000e010

0800cd78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b082      	sub	sp, #8
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800cd80:	6878      	ldr	r0, [r7, #4]
 800cd82:	f7ff ff13 	bl	800cbac <__NVIC_SetPriorityGrouping>
}
 800cd86:	bf00      	nop
 800cd88:	3708      	adds	r7, #8
 800cd8a:	46bd      	mov	sp, r7
 800cd8c:	bd80      	pop	{r7, pc}

0800cd8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800cd8e:	b580      	push	{r7, lr}
 800cd90:	b086      	sub	sp, #24
 800cd92:	af00      	add	r7, sp, #0
 800cd94:	4603      	mov	r3, r0
 800cd96:	60b9      	str	r1, [r7, #8]
 800cd98:	607a      	str	r2, [r7, #4]
 800cd9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800cda0:	f7ff ff28 	bl	800cbf4 <__NVIC_GetPriorityGrouping>
 800cda4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800cda6:	687a      	ldr	r2, [r7, #4]
 800cda8:	68b9      	ldr	r1, [r7, #8]
 800cdaa:	6978      	ldr	r0, [r7, #20]
 800cdac:	f7ff ff78 	bl	800cca0 <NVIC_EncodePriority>
 800cdb0:	4602      	mov	r2, r0
 800cdb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cdb6:	4611      	mov	r1, r2
 800cdb8:	4618      	mov	r0, r3
 800cdba:	f7ff ff47 	bl	800cc4c <__NVIC_SetPriority>
}
 800cdbe:	bf00      	nop
 800cdc0:	3718      	adds	r7, #24
 800cdc2:	46bd      	mov	sp, r7
 800cdc4:	bd80      	pop	{r7, pc}

0800cdc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800cdc6:	b580      	push	{r7, lr}
 800cdc8:	b082      	sub	sp, #8
 800cdca:	af00      	add	r7, sp, #0
 800cdcc:	4603      	mov	r3, r0
 800cdce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800cdd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cdd4:	4618      	mov	r0, r3
 800cdd6:	f7ff ff1b 	bl	800cc10 <__NVIC_EnableIRQ>
}
 800cdda:	bf00      	nop
 800cddc:	3708      	adds	r7, #8
 800cdde:	46bd      	mov	sp, r7
 800cde0:	bd80      	pop	{r7, pc}

0800cde2 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800cde2:	b580      	push	{r7, lr}
 800cde4:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800cde6:	f7ff ff8f 	bl	800cd08 <__NVIC_SystemReset>

0800cdea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800cdea:	b580      	push	{r7, lr}
 800cdec:	b082      	sub	sp, #8
 800cdee:	af00      	add	r7, sp, #0
 800cdf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800cdf2:	6878      	ldr	r0, [r7, #4]
 800cdf4:	f7ff ff9e 	bl	800cd34 <SysTick_Config>
 800cdf8:	4603      	mov	r3, r0
}
 800cdfa:	4618      	mov	r0, r3
 800cdfc:	3708      	adds	r7, #8
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	bd80      	pop	{r7, pc}
	...

0800ce04 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800ce04:	b580      	push	{r7, lr}
 800ce06:	b082      	sub	sp, #8
 800ce08:	af00      	add	r7, sp, #0
 800ce0a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d101      	bne.n	800ce16 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800ce12:	2301      	movs	r3, #1
 800ce14:	e054      	b.n	800cec0 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	7f5b      	ldrb	r3, [r3, #29]
 800ce1a:	b2db      	uxtb	r3, r3
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d105      	bne.n	800ce2c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	2200      	movs	r2, #0
 800ce24:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800ce26:	6878      	ldr	r0, [r7, #4]
 800ce28:	f7fa fdb2 	bl	8007990 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	2202      	movs	r2, #2
 800ce30:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	791b      	ldrb	r3, [r3, #4]
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d10c      	bne.n	800ce54 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	4a22      	ldr	r2, [pc, #136]	@ (800cec8 <HAL_CRC_Init+0xc4>)
 800ce40:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	689a      	ldr	r2, [r3, #8]
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	f022 0218 	bic.w	r2, r2, #24
 800ce50:	609a      	str	r2, [r3, #8]
 800ce52:	e00c      	b.n	800ce6e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	6899      	ldr	r1, [r3, #8]
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	68db      	ldr	r3, [r3, #12]
 800ce5c:	461a      	mov	r2, r3
 800ce5e:	6878      	ldr	r0, [r7, #4]
 800ce60:	f000 f942 	bl	800d0e8 <HAL_CRCEx_Polynomial_Set>
 800ce64:	4603      	mov	r3, r0
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d001      	beq.n	800ce6e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800ce6a:	2301      	movs	r3, #1
 800ce6c:	e028      	b.n	800cec0 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	795b      	ldrb	r3, [r3, #5]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d105      	bne.n	800ce82 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	f04f 32ff 	mov.w	r2, #4294967295
 800ce7e:	611a      	str	r2, [r3, #16]
 800ce80:	e004      	b.n	800ce8c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	687a      	ldr	r2, [r7, #4]
 800ce88:	6912      	ldr	r2, [r2, #16]
 800ce8a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	689b      	ldr	r3, [r3, #8]
 800ce92:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	695a      	ldr	r2, [r3, #20]
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	430a      	orrs	r2, r1
 800cea0:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	689b      	ldr	r3, [r3, #8]
 800cea8:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	699a      	ldr	r2, [r3, #24]
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	430a      	orrs	r2, r1
 800ceb6:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	2201      	movs	r2, #1
 800cebc:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800cebe:	2300      	movs	r3, #0
}
 800cec0:	4618      	mov	r0, r3
 800cec2:	3708      	adds	r7, #8
 800cec4:	46bd      	mov	sp, r7
 800cec6:	bd80      	pop	{r7, pc}
 800cec8:	04c11db7 	.word	0x04c11db7

0800cecc <HAL_CRC_Accumulate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800cecc:	b580      	push	{r7, lr}
 800cece:	b086      	sub	sp, #24
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	60f8      	str	r0, [r7, #12]
 800ced4:	60b9      	str	r1, [r7, #8]
 800ced6:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800ced8:	2300      	movs	r3, #0
 800ceda:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	2202      	movs	r2, #2
 800cee0:	775a      	strb	r2, [r3, #29]

  switch (hcrc->InputDataFormat)
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	6a1b      	ldr	r3, [r3, #32]
 800cee6:	2b03      	cmp	r3, #3
 800cee8:	d006      	beq.n	800cef8 <HAL_CRC_Accumulate+0x2c>
 800ceea:	2b03      	cmp	r3, #3
 800ceec:	d829      	bhi.n	800cf42 <HAL_CRC_Accumulate+0x76>
 800ceee:	2b01      	cmp	r3, #1
 800cef0:	d019      	beq.n	800cf26 <HAL_CRC_Accumulate+0x5a>
 800cef2:	2b02      	cmp	r3, #2
 800cef4:	d01e      	beq.n	800cf34 <HAL_CRC_Accumulate+0x68>

    case CRC_INPUTDATA_FORMAT_HALFWORDS:
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;
    default:
      break;
 800cef6:	e024      	b.n	800cf42 <HAL_CRC_Accumulate+0x76>
      for (index = 0U; index < BufferLength; index++)
 800cef8:	2300      	movs	r3, #0
 800cefa:	617b      	str	r3, [r7, #20]
 800cefc:	e00a      	b.n	800cf14 <HAL_CRC_Accumulate+0x48>
        hcrc->Instance->DR = pBuffer[index];
 800cefe:	697b      	ldr	r3, [r7, #20]
 800cf00:	009b      	lsls	r3, r3, #2
 800cf02:	68ba      	ldr	r2, [r7, #8]
 800cf04:	441a      	add	r2, r3
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	6812      	ldr	r2, [r2, #0]
 800cf0c:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800cf0e:	697b      	ldr	r3, [r7, #20]
 800cf10:	3301      	adds	r3, #1
 800cf12:	617b      	str	r3, [r7, #20]
 800cf14:	697a      	ldr	r2, [r7, #20]
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	429a      	cmp	r2, r3
 800cf1a:	d3f0      	bcc.n	800cefe <HAL_CRC_Accumulate+0x32>
      temp = hcrc->Instance->DR;
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	613b      	str	r3, [r7, #16]
      break;
 800cf24:	e00e      	b.n	800cf44 <HAL_CRC_Accumulate+0x78>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800cf26:	687a      	ldr	r2, [r7, #4]
 800cf28:	68b9      	ldr	r1, [r7, #8]
 800cf2a:	68f8      	ldr	r0, [r7, #12]
 800cf2c:	f000 f812 	bl	800cf54 <CRC_Handle_8>
 800cf30:	6138      	str	r0, [r7, #16]
      break;
 800cf32:	e007      	b.n	800cf44 <HAL_CRC_Accumulate+0x78>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800cf34:	687a      	ldr	r2, [r7, #4]
 800cf36:	68b9      	ldr	r1, [r7, #8]
 800cf38:	68f8      	ldr	r0, [r7, #12]
 800cf3a:	f000 f89b 	bl	800d074 <CRC_Handle_16>
 800cf3e:	6138      	str	r0, [r7, #16]
      break;
 800cf40:	e000      	b.n	800cf44 <HAL_CRC_Accumulate+0x78>
      break;
 800cf42:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	2201      	movs	r2, #1
 800cf48:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800cf4a:	693b      	ldr	r3, [r7, #16]
}
 800cf4c:	4618      	mov	r0, r3
 800cf4e:	3718      	adds	r7, #24
 800cf50:	46bd      	mov	sp, r7
 800cf52:	bd80      	pop	{r7, pc}

0800cf54 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800cf54:	b480      	push	{r7}
 800cf56:	b089      	sub	sp, #36	@ 0x24
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	60f8      	str	r0, [r7, #12]
 800cf5c:	60b9      	str	r1, [r7, #8]
 800cf5e:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800cf60:	2300      	movs	r3, #0
 800cf62:	61fb      	str	r3, [r7, #28]
 800cf64:	e023      	b.n	800cfae <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800cf66:	69fb      	ldr	r3, [r7, #28]
 800cf68:	009b      	lsls	r3, r3, #2
 800cf6a:	68ba      	ldr	r2, [r7, #8]
 800cf6c:	4413      	add	r3, r2
 800cf6e:	781b      	ldrb	r3, [r3, #0]
 800cf70:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800cf72:	69fb      	ldr	r3, [r7, #28]
 800cf74:	009b      	lsls	r3, r3, #2
 800cf76:	3301      	adds	r3, #1
 800cf78:	68b9      	ldr	r1, [r7, #8]
 800cf7a:	440b      	add	r3, r1
 800cf7c:	781b      	ldrb	r3, [r3, #0]
 800cf7e:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800cf80:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800cf82:	69fb      	ldr	r3, [r7, #28]
 800cf84:	009b      	lsls	r3, r3, #2
 800cf86:	3302      	adds	r3, #2
 800cf88:	68b9      	ldr	r1, [r7, #8]
 800cf8a:	440b      	add	r3, r1
 800cf8c:	781b      	ldrb	r3, [r3, #0]
 800cf8e:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800cf90:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800cf92:	69fb      	ldr	r3, [r7, #28]
 800cf94:	009b      	lsls	r3, r3, #2
 800cf96:	3303      	adds	r3, #3
 800cf98:	68b9      	ldr	r1, [r7, #8]
 800cf9a:	440b      	add	r3, r1
 800cf9c:	781b      	ldrb	r3, [r3, #0]
 800cf9e:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800cfa4:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800cfa6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800cfa8:	69fb      	ldr	r3, [r7, #28]
 800cfaa:	3301      	adds	r3, #1
 800cfac:	61fb      	str	r3, [r7, #28]
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	089b      	lsrs	r3, r3, #2
 800cfb2:	69fa      	ldr	r2, [r7, #28]
 800cfb4:	429a      	cmp	r2, r3
 800cfb6:	d3d6      	bcc.n	800cf66 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	f003 0303 	and.w	r3, r3, #3
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d04f      	beq.n	800d062 <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	f003 0303 	and.w	r3, r3, #3
 800cfc8:	2b01      	cmp	r3, #1
 800cfca:	d107      	bne.n	800cfdc <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 800cfcc:	69fb      	ldr	r3, [r7, #28]
 800cfce:	009b      	lsls	r3, r3, #2
 800cfd0:	68ba      	ldr	r2, [r7, #8]
 800cfd2:	4413      	add	r3, r2
 800cfd4:	68fa      	ldr	r2, [r7, #12]
 800cfd6:	6812      	ldr	r2, [r2, #0]
 800cfd8:	781b      	ldrb	r3, [r3, #0]
 800cfda:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	f003 0303 	and.w	r3, r3, #3
 800cfe2:	2b02      	cmp	r3, #2
 800cfe4:	d117      	bne.n	800d016 <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800cfe6:	69fb      	ldr	r3, [r7, #28]
 800cfe8:	009b      	lsls	r3, r3, #2
 800cfea:	68ba      	ldr	r2, [r7, #8]
 800cfec:	4413      	add	r3, r2
 800cfee:	781b      	ldrb	r3, [r3, #0]
 800cff0:	b21b      	sxth	r3, r3
 800cff2:	021b      	lsls	r3, r3, #8
 800cff4:	b21a      	sxth	r2, r3
 800cff6:	69fb      	ldr	r3, [r7, #28]
 800cff8:	009b      	lsls	r3, r3, #2
 800cffa:	3301      	adds	r3, #1
 800cffc:	68b9      	ldr	r1, [r7, #8]
 800cffe:	440b      	add	r3, r1
 800d000:	781b      	ldrb	r3, [r3, #0]
 800d002:	b21b      	sxth	r3, r3
 800d004:	4313      	orrs	r3, r2
 800d006:	b21b      	sxth	r3, r3
 800d008:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800d010:	697b      	ldr	r3, [r7, #20]
 800d012:	8b7a      	ldrh	r2, [r7, #26]
 800d014:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	f003 0303 	and.w	r3, r3, #3
 800d01c:	2b03      	cmp	r3, #3
 800d01e:	d120      	bne.n	800d062 <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800d020:	69fb      	ldr	r3, [r7, #28]
 800d022:	009b      	lsls	r3, r3, #2
 800d024:	68ba      	ldr	r2, [r7, #8]
 800d026:	4413      	add	r3, r2
 800d028:	781b      	ldrb	r3, [r3, #0]
 800d02a:	b21b      	sxth	r3, r3
 800d02c:	021b      	lsls	r3, r3, #8
 800d02e:	b21a      	sxth	r2, r3
 800d030:	69fb      	ldr	r3, [r7, #28]
 800d032:	009b      	lsls	r3, r3, #2
 800d034:	3301      	adds	r3, #1
 800d036:	68b9      	ldr	r1, [r7, #8]
 800d038:	440b      	add	r3, r1
 800d03a:	781b      	ldrb	r3, [r3, #0]
 800d03c:	b21b      	sxth	r3, r3
 800d03e:	4313      	orrs	r3, r2
 800d040:	b21b      	sxth	r3, r3
 800d042:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800d04a:	697b      	ldr	r3, [r7, #20]
 800d04c:	8b7a      	ldrh	r2, [r7, #26]
 800d04e:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800d050:	69fb      	ldr	r3, [r7, #28]
 800d052:	009b      	lsls	r3, r3, #2
 800d054:	3302      	adds	r3, #2
 800d056:	68ba      	ldr	r2, [r7, #8]
 800d058:	4413      	add	r3, r2
 800d05a:	68fa      	ldr	r2, [r7, #12]
 800d05c:	6812      	ldr	r2, [r2, #0]
 800d05e:	781b      	ldrb	r3, [r3, #0]
 800d060:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	681b      	ldr	r3, [r3, #0]
}
 800d068:	4618      	mov	r0, r3
 800d06a:	3724      	adds	r7, #36	@ 0x24
 800d06c:	46bd      	mov	sp, r7
 800d06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d072:	4770      	bx	lr

0800d074 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800d074:	b480      	push	{r7}
 800d076:	b087      	sub	sp, #28
 800d078:	af00      	add	r7, sp, #0
 800d07a:	60f8      	str	r0, [r7, #12]
 800d07c:	60b9      	str	r1, [r7, #8]
 800d07e:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 800d080:	2300      	movs	r3, #0
 800d082:	617b      	str	r3, [r7, #20]
 800d084:	e013      	b.n	800d0ae <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800d086:	697b      	ldr	r3, [r7, #20]
 800d088:	009b      	lsls	r3, r3, #2
 800d08a:	68ba      	ldr	r2, [r7, #8]
 800d08c:	4413      	add	r3, r2
 800d08e:	881b      	ldrh	r3, [r3, #0]
 800d090:	041a      	lsls	r2, r3, #16
 800d092:	697b      	ldr	r3, [r7, #20]
 800d094:	009b      	lsls	r3, r3, #2
 800d096:	3302      	adds	r3, #2
 800d098:	68b9      	ldr	r1, [r7, #8]
 800d09a:	440b      	add	r3, r1
 800d09c:	881b      	ldrh	r3, [r3, #0]
 800d09e:	4619      	mov	r1, r3
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	430a      	orrs	r2, r1
 800d0a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800d0a8:	697b      	ldr	r3, [r7, #20]
 800d0aa:	3301      	adds	r3, #1
 800d0ac:	617b      	str	r3, [r7, #20]
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	085b      	lsrs	r3, r3, #1
 800d0b2:	697a      	ldr	r2, [r7, #20]
 800d0b4:	429a      	cmp	r2, r3
 800d0b6:	d3e6      	bcc.n	800d086 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	f003 0301 	and.w	r3, r3, #1
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d009      	beq.n	800d0d6 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800d0c8:	697b      	ldr	r3, [r7, #20]
 800d0ca:	009b      	lsls	r3, r3, #2
 800d0cc:	68ba      	ldr	r2, [r7, #8]
 800d0ce:	4413      	add	r3, r2
 800d0d0:	881a      	ldrh	r2, [r3, #0]
 800d0d2:	693b      	ldr	r3, [r7, #16]
 800d0d4:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	681b      	ldr	r3, [r3, #0]
}
 800d0dc:	4618      	mov	r0, r3
 800d0de:	371c      	adds	r7, #28
 800d0e0:	46bd      	mov	sp, r7
 800d0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e6:	4770      	bx	lr

0800d0e8 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800d0e8:	b480      	push	{r7}
 800d0ea:	b087      	sub	sp, #28
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	60f8      	str	r0, [r7, #12]
 800d0f0:	60b9      	str	r1, [r7, #8]
 800d0f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800d0f8:	231f      	movs	r3, #31
 800d0fa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800d0fc:	68bb      	ldr	r3, [r7, #8]
 800d0fe:	f003 0301 	and.w	r3, r3, #1
 800d102:	2b00      	cmp	r3, #0
 800d104:	d102      	bne.n	800d10c <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800d106:	2301      	movs	r3, #1
 800d108:	75fb      	strb	r3, [r7, #23]
 800d10a:	e063      	b.n	800d1d4 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800d10c:	bf00      	nop
 800d10e:	693b      	ldr	r3, [r7, #16]
 800d110:	1e5a      	subs	r2, r3, #1
 800d112:	613a      	str	r2, [r7, #16]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d009      	beq.n	800d12c <HAL_CRCEx_Polynomial_Set+0x44>
 800d118:	693b      	ldr	r3, [r7, #16]
 800d11a:	f003 031f 	and.w	r3, r3, #31
 800d11e:	68ba      	ldr	r2, [r7, #8]
 800d120:	fa22 f303 	lsr.w	r3, r2, r3
 800d124:	f003 0301 	and.w	r3, r3, #1
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d0f0      	beq.n	800d10e <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	2b18      	cmp	r3, #24
 800d130:	d846      	bhi.n	800d1c0 <HAL_CRCEx_Polynomial_Set+0xd8>
 800d132:	a201      	add	r2, pc, #4	@ (adr r2, 800d138 <HAL_CRCEx_Polynomial_Set+0x50>)
 800d134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d138:	0800d1c7 	.word	0x0800d1c7
 800d13c:	0800d1c1 	.word	0x0800d1c1
 800d140:	0800d1c1 	.word	0x0800d1c1
 800d144:	0800d1c1 	.word	0x0800d1c1
 800d148:	0800d1c1 	.word	0x0800d1c1
 800d14c:	0800d1c1 	.word	0x0800d1c1
 800d150:	0800d1c1 	.word	0x0800d1c1
 800d154:	0800d1c1 	.word	0x0800d1c1
 800d158:	0800d1b5 	.word	0x0800d1b5
 800d15c:	0800d1c1 	.word	0x0800d1c1
 800d160:	0800d1c1 	.word	0x0800d1c1
 800d164:	0800d1c1 	.word	0x0800d1c1
 800d168:	0800d1c1 	.word	0x0800d1c1
 800d16c:	0800d1c1 	.word	0x0800d1c1
 800d170:	0800d1c1 	.word	0x0800d1c1
 800d174:	0800d1c1 	.word	0x0800d1c1
 800d178:	0800d1a9 	.word	0x0800d1a9
 800d17c:	0800d1c1 	.word	0x0800d1c1
 800d180:	0800d1c1 	.word	0x0800d1c1
 800d184:	0800d1c1 	.word	0x0800d1c1
 800d188:	0800d1c1 	.word	0x0800d1c1
 800d18c:	0800d1c1 	.word	0x0800d1c1
 800d190:	0800d1c1 	.word	0x0800d1c1
 800d194:	0800d1c1 	.word	0x0800d1c1
 800d198:	0800d19d 	.word	0x0800d19d
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800d19c:	693b      	ldr	r3, [r7, #16]
 800d19e:	2b06      	cmp	r3, #6
 800d1a0:	d913      	bls.n	800d1ca <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800d1a6:	e010      	b.n	800d1ca <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800d1a8:	693b      	ldr	r3, [r7, #16]
 800d1aa:	2b07      	cmp	r3, #7
 800d1ac:	d90f      	bls.n	800d1ce <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800d1ae:	2301      	movs	r3, #1
 800d1b0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800d1b2:	e00c      	b.n	800d1ce <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800d1b4:	693b      	ldr	r3, [r7, #16]
 800d1b6:	2b0f      	cmp	r3, #15
 800d1b8:	d90b      	bls.n	800d1d2 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800d1ba:	2301      	movs	r3, #1
 800d1bc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800d1be:	e008      	b.n	800d1d2 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 800d1c0:	2301      	movs	r3, #1
 800d1c2:	75fb      	strb	r3, [r7, #23]
        break;
 800d1c4:	e006      	b.n	800d1d4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800d1c6:	bf00      	nop
 800d1c8:	e004      	b.n	800d1d4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800d1ca:	bf00      	nop
 800d1cc:	e002      	b.n	800d1d4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800d1ce:	bf00      	nop
 800d1d0:	e000      	b.n	800d1d4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800d1d2:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800d1d4:	7dfb      	ldrb	r3, [r7, #23]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d10d      	bne.n	800d1f6 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	68ba      	ldr	r2, [r7, #8]
 800d1e0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	689b      	ldr	r3, [r3, #8]
 800d1e8:	f023 0118 	bic.w	r1, r3, #24
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	687a      	ldr	r2, [r7, #4]
 800d1f2:	430a      	orrs	r2, r1
 800d1f4:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800d1f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1f8:	4618      	mov	r0, r3
 800d1fa:	371c      	adds	r7, #28
 800d1fc:	46bd      	mov	sp, r7
 800d1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d202:	4770      	bx	lr

0800d204 <HAL_CRCEx_Input_Data_Reverse>:
  *          @arg @ref CRC_INPUTDATA_INVERSION_HALFWORD HalfWord-wise bit reversal
  *          @arg @ref CRC_INPUTDATA_INVERSION_WORD     Word-wise bit reversal
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Input_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t InputReverseMode)
{
 800d204:	b480      	push	{r7}
 800d206:	b083      	sub	sp, #12
 800d208:	af00      	add	r7, sp, #0
 800d20a:	6078      	str	r0, [r7, #4]
 800d20c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(InputReverseMode));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	2202      	movs	r2, #2
 800d212:	775a      	strb	r2, [r3, #29]

  /* set input data inversion mode */
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, InputReverseMode);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	689b      	ldr	r3, [r3, #8]
 800d21a:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	683a      	ldr	r2, [r7, #0]
 800d224:	430a      	orrs	r2, r1
 800d226:	609a      	str	r2, [r3, #8]
  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	2201      	movs	r2, #1
 800d22c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800d22e:	2300      	movs	r3, #0
}
 800d230:	4618      	mov	r0, r3
 800d232:	370c      	adds	r7, #12
 800d234:	46bd      	mov	sp, r7
 800d236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23a:	4770      	bx	lr

0800d23c <HAL_CRCEx_Output_Data_Reverse>:
  *          @arg @ref CRC_OUTPUTDATA_INVERSION_DISABLE no CRC inversion (default value)
  *          @arg @ref CRC_OUTPUTDATA_INVERSION_ENABLE  bit-level inversion (e.g. for a 8-bit CRC: 0xB5 becomes 0xAD)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Output_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t OutputReverseMode)
{
 800d23c:	b480      	push	{r7}
 800d23e:	b083      	sub	sp, #12
 800d240:	af00      	add	r7, sp, #0
 800d242:	6078      	str	r0, [r7, #4]
 800d244:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(OutputReverseMode));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	2202      	movs	r2, #2
 800d24a:	775a      	strb	r2, [r3, #29]

  /* set output data inversion mode */
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, OutputReverseMode);
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	689b      	ldr	r3, [r3, #8]
 800d252:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	683a      	ldr	r2, [r7, #0]
 800d25c:	430a      	orrs	r2, r1
 800d25e:	609a      	str	r2, [r3, #8]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	2201      	movs	r2, #1
 800d264:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800d266:	2300      	movs	r3, #0
}
 800d268:	4618      	mov	r0, r3
 800d26a:	370c      	adds	r7, #12
 800d26c:	46bd      	mov	sp, r7
 800d26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d272:	4770      	bx	lr

0800d274 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800d274:	b480      	push	{r7}
 800d276:	b085      	sub	sp, #20
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d101      	bne.n	800d286 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800d282:	2301      	movs	r3, #1
 800d284:	e098      	b.n	800d3b8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	461a      	mov	r2, r3
 800d28c:	4b4d      	ldr	r3, [pc, #308]	@ (800d3c4 <HAL_DMA_Init+0x150>)
 800d28e:	429a      	cmp	r2, r3
 800d290:	d80f      	bhi.n	800d2b2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	461a      	mov	r2, r3
 800d298:	4b4b      	ldr	r3, [pc, #300]	@ (800d3c8 <HAL_DMA_Init+0x154>)
 800d29a:	4413      	add	r3, r2
 800d29c:	4a4b      	ldr	r2, [pc, #300]	@ (800d3cc <HAL_DMA_Init+0x158>)
 800d29e:	fba2 2303 	umull	r2, r3, r2, r3
 800d2a2:	091b      	lsrs	r3, r3, #4
 800d2a4:	009a      	lsls	r2, r3, #2
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	4a48      	ldr	r2, [pc, #288]	@ (800d3d0 <HAL_DMA_Init+0x15c>)
 800d2ae:	641a      	str	r2, [r3, #64]	@ 0x40
 800d2b0:	e00e      	b.n	800d2d0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	461a      	mov	r2, r3
 800d2b8:	4b46      	ldr	r3, [pc, #280]	@ (800d3d4 <HAL_DMA_Init+0x160>)
 800d2ba:	4413      	add	r3, r2
 800d2bc:	4a43      	ldr	r2, [pc, #268]	@ (800d3cc <HAL_DMA_Init+0x158>)
 800d2be:	fba2 2303 	umull	r2, r3, r2, r3
 800d2c2:	091b      	lsrs	r3, r3, #4
 800d2c4:	009a      	lsls	r2, r3, #2
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	4a42      	ldr	r2, [pc, #264]	@ (800d3d8 <HAL_DMA_Init+0x164>)
 800d2ce:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	2202      	movs	r2, #2
 800d2d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800d2e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d2ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800d2f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	691b      	ldr	r3, [r3, #16]
 800d2fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800d300:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	699b      	ldr	r3, [r3, #24]
 800d306:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800d30c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	6a1b      	ldr	r3, [r3, #32]
 800d312:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800d314:	68fa      	ldr	r2, [r7, #12]
 800d316:	4313      	orrs	r3, r2
 800d318:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	68fa      	ldr	r2, [r7, #12]
 800d320:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	689b      	ldr	r3, [r3, #8]
 800d326:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d32a:	d039      	beq.n	800d3a0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d330:	4a27      	ldr	r2, [pc, #156]	@ (800d3d0 <HAL_DMA_Init+0x15c>)
 800d332:	4293      	cmp	r3, r2
 800d334:	d11a      	bne.n	800d36c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800d336:	4b29      	ldr	r3, [pc, #164]	@ (800d3dc <HAL_DMA_Init+0x168>)
 800d338:	681a      	ldr	r2, [r3, #0]
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d33e:	f003 031c 	and.w	r3, r3, #28
 800d342:	210f      	movs	r1, #15
 800d344:	fa01 f303 	lsl.w	r3, r1, r3
 800d348:	43db      	mvns	r3, r3
 800d34a:	4924      	ldr	r1, [pc, #144]	@ (800d3dc <HAL_DMA_Init+0x168>)
 800d34c:	4013      	ands	r3, r2
 800d34e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800d350:	4b22      	ldr	r3, [pc, #136]	@ (800d3dc <HAL_DMA_Init+0x168>)
 800d352:	681a      	ldr	r2, [r3, #0]
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	6859      	ldr	r1, [r3, #4]
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d35c:	f003 031c 	and.w	r3, r3, #28
 800d360:	fa01 f303 	lsl.w	r3, r1, r3
 800d364:	491d      	ldr	r1, [pc, #116]	@ (800d3dc <HAL_DMA_Init+0x168>)
 800d366:	4313      	orrs	r3, r2
 800d368:	600b      	str	r3, [r1, #0]
 800d36a:	e019      	b.n	800d3a0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800d36c:	4b1c      	ldr	r3, [pc, #112]	@ (800d3e0 <HAL_DMA_Init+0x16c>)
 800d36e:	681a      	ldr	r2, [r3, #0]
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d374:	f003 031c 	and.w	r3, r3, #28
 800d378:	210f      	movs	r1, #15
 800d37a:	fa01 f303 	lsl.w	r3, r1, r3
 800d37e:	43db      	mvns	r3, r3
 800d380:	4917      	ldr	r1, [pc, #92]	@ (800d3e0 <HAL_DMA_Init+0x16c>)
 800d382:	4013      	ands	r3, r2
 800d384:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800d386:	4b16      	ldr	r3, [pc, #88]	@ (800d3e0 <HAL_DMA_Init+0x16c>)
 800d388:	681a      	ldr	r2, [r3, #0]
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	6859      	ldr	r1, [r3, #4]
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d392:	f003 031c 	and.w	r3, r3, #28
 800d396:	fa01 f303 	lsl.w	r3, r1, r3
 800d39a:	4911      	ldr	r1, [pc, #68]	@ (800d3e0 <HAL_DMA_Init+0x16c>)
 800d39c:	4313      	orrs	r3, r2
 800d39e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	2201      	movs	r2, #1
 800d3aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	2200      	movs	r2, #0
 800d3b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800d3b6:	2300      	movs	r3, #0
}
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	3714      	adds	r7, #20
 800d3bc:	46bd      	mov	sp, r7
 800d3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c2:	4770      	bx	lr
 800d3c4:	40020407 	.word	0x40020407
 800d3c8:	bffdfff8 	.word	0xbffdfff8
 800d3cc:	cccccccd 	.word	0xcccccccd
 800d3d0:	40020000 	.word	0x40020000
 800d3d4:	bffdfbf8 	.word	0xbffdfbf8
 800d3d8:	40020400 	.word	0x40020400
 800d3dc:	400200a8 	.word	0x400200a8
 800d3e0:	400204a8 	.word	0x400204a8

0800d3e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800d3e4:	b580      	push	{r7, lr}
 800d3e6:	b086      	sub	sp, #24
 800d3e8:	af00      	add	r7, sp, #0
 800d3ea:	60f8      	str	r0, [r7, #12]
 800d3ec:	60b9      	str	r1, [r7, #8]
 800d3ee:	607a      	str	r2, [r7, #4]
 800d3f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d3fc:	2b01      	cmp	r3, #1
 800d3fe:	d101      	bne.n	800d404 <HAL_DMA_Start_IT+0x20>
 800d400:	2302      	movs	r3, #2
 800d402:	e04b      	b.n	800d49c <HAL_DMA_Start_IT+0xb8>
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	2201      	movs	r2, #1
 800d408:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800d412:	b2db      	uxtb	r3, r3
 800d414:	2b01      	cmp	r3, #1
 800d416:	d13a      	bne.n	800d48e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	2202      	movs	r2, #2
 800d41c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	2200      	movs	r2, #0
 800d424:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	681a      	ldr	r2, [r3, #0]
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	f022 0201 	bic.w	r2, r2, #1
 800d434:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800d436:	683b      	ldr	r3, [r7, #0]
 800d438:	687a      	ldr	r2, [r7, #4]
 800d43a:	68b9      	ldr	r1, [r7, #8]
 800d43c:	68f8      	ldr	r0, [r7, #12]
 800d43e:	f000 f92a 	bl	800d696 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d446:	2b00      	cmp	r3, #0
 800d448:	d008      	beq.n	800d45c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	681a      	ldr	r2, [r3, #0]
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	f042 020e 	orr.w	r2, r2, #14
 800d458:	601a      	str	r2, [r3, #0]
 800d45a:	e00f      	b.n	800d47c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	681a      	ldr	r2, [r3, #0]
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	f022 0204 	bic.w	r2, r2, #4
 800d46a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	681a      	ldr	r2, [r3, #0]
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	f042 020a 	orr.w	r2, r2, #10
 800d47a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	681a      	ldr	r2, [r3, #0]
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	f042 0201 	orr.w	r2, r2, #1
 800d48a:	601a      	str	r2, [r3, #0]
 800d48c:	e005      	b.n	800d49a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	2200      	movs	r2, #0
 800d492:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800d496:	2302      	movs	r3, #2
 800d498:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800d49a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d49c:	4618      	mov	r0, r3
 800d49e:	3718      	adds	r7, #24
 800d4a0:	46bd      	mov	sp, r7
 800d4a2:	bd80      	pop	{r7, pc}

0800d4a4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800d4a4:	b480      	push	{r7}
 800d4a6:	b085      	sub	sp, #20
 800d4a8:	af00      	add	r7, sp, #0
 800d4aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800d4b6:	b2db      	uxtb	r3, r3
 800d4b8:	2b02      	cmp	r3, #2
 800d4ba:	d008      	beq.n	800d4ce <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	2204      	movs	r2, #4
 800d4c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800d4ca:	2301      	movs	r3, #1
 800d4cc:	e022      	b.n	800d514 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	681a      	ldr	r2, [r3, #0]
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	f022 020e 	bic.w	r2, r2, #14
 800d4dc:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	681a      	ldr	r2, [r3, #0]
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	f022 0201 	bic.w	r2, r2, #1
 800d4ec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d4f2:	f003 021c 	and.w	r2, r3, #28
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4fa:	2101      	movs	r1, #1
 800d4fc:	fa01 f202 	lsl.w	r2, r1, r2
 800d500:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	2201      	movs	r2, #1
 800d506:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	2200      	movs	r2, #0
 800d50e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800d512:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800d514:	4618      	mov	r0, r3
 800d516:	3714      	adds	r7, #20
 800d518:	46bd      	mov	sp, r7
 800d51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d51e:	4770      	bx	lr

0800d520 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800d520:	b580      	push	{r7, lr}
 800d522:	b084      	sub	sp, #16
 800d524:	af00      	add	r7, sp, #0
 800d526:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d53c:	f003 031c 	and.w	r3, r3, #28
 800d540:	2204      	movs	r2, #4
 800d542:	409a      	lsls	r2, r3
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	4013      	ands	r3, r2
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d026      	beq.n	800d59a <HAL_DMA_IRQHandler+0x7a>
 800d54c:	68bb      	ldr	r3, [r7, #8]
 800d54e:	f003 0304 	and.w	r3, r3, #4
 800d552:	2b00      	cmp	r3, #0
 800d554:	d021      	beq.n	800d59a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	f003 0320 	and.w	r3, r3, #32
 800d560:	2b00      	cmp	r3, #0
 800d562:	d107      	bne.n	800d574 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	681a      	ldr	r2, [r3, #0]
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	f022 0204 	bic.w	r2, r2, #4
 800d572:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d578:	f003 021c 	and.w	r2, r3, #28
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d580:	2104      	movs	r1, #4
 800d582:	fa01 f202 	lsl.w	r2, r1, r2
 800d586:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d071      	beq.n	800d674 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d594:	6878      	ldr	r0, [r7, #4]
 800d596:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800d598:	e06c      	b.n	800d674 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d59e:	f003 031c 	and.w	r3, r3, #28
 800d5a2:	2202      	movs	r2, #2
 800d5a4:	409a      	lsls	r2, r3
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	4013      	ands	r3, r2
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d02e      	beq.n	800d60c <HAL_DMA_IRQHandler+0xec>
 800d5ae:	68bb      	ldr	r3, [r7, #8]
 800d5b0:	f003 0302 	and.w	r3, r3, #2
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d029      	beq.n	800d60c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	f003 0320 	and.w	r3, r3, #32
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d10b      	bne.n	800d5de <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	681a      	ldr	r2, [r3, #0]
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	f022 020a 	bic.w	r2, r2, #10
 800d5d4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	2201      	movs	r2, #1
 800d5da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5e2:	f003 021c 	and.w	r2, r3, #28
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5ea:	2102      	movs	r1, #2
 800d5ec:	fa01 f202 	lsl.w	r2, r1, r2
 800d5f0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	2200      	movs	r2, #0
 800d5f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d038      	beq.n	800d674 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d606:	6878      	ldr	r0, [r7, #4]
 800d608:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800d60a:	e033      	b.n	800d674 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d610:	f003 031c 	and.w	r3, r3, #28
 800d614:	2208      	movs	r2, #8
 800d616:	409a      	lsls	r2, r3
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	4013      	ands	r3, r2
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d02a      	beq.n	800d676 <HAL_DMA_IRQHandler+0x156>
 800d620:	68bb      	ldr	r3, [r7, #8]
 800d622:	f003 0308 	and.w	r3, r3, #8
 800d626:	2b00      	cmp	r3, #0
 800d628:	d025      	beq.n	800d676 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	681a      	ldr	r2, [r3, #0]
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	f022 020e 	bic.w	r2, r2, #14
 800d638:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d63e:	f003 021c 	and.w	r2, r3, #28
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d646:	2101      	movs	r1, #1
 800d648:	fa01 f202 	lsl.w	r2, r1, r2
 800d64c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	2201      	movs	r2, #1
 800d652:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	2201      	movs	r2, #1
 800d658:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	2200      	movs	r2, #0
 800d660:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d004      	beq.n	800d676 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d670:	6878      	ldr	r0, [r7, #4]
 800d672:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800d674:	bf00      	nop
 800d676:	bf00      	nop
}
 800d678:	3710      	adds	r7, #16
 800d67a:	46bd      	mov	sp, r7
 800d67c:	bd80      	pop	{r7, pc}

0800d67e <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800d67e:	b480      	push	{r7}
 800d680:	b083      	sub	sp, #12
 800d682:	af00      	add	r7, sp, #0
 800d684:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800d68a:	4618      	mov	r0, r3
 800d68c:	370c      	adds	r7, #12
 800d68e:	46bd      	mov	sp, r7
 800d690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d694:	4770      	bx	lr

0800d696 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800d696:	b480      	push	{r7}
 800d698:	b085      	sub	sp, #20
 800d69a:	af00      	add	r7, sp, #0
 800d69c:	60f8      	str	r0, [r7, #12]
 800d69e:	60b9      	str	r1, [r7, #8]
 800d6a0:	607a      	str	r2, [r7, #4]
 800d6a2:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d6a8:	f003 021c 	and.w	r2, r3, #28
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6b0:	2101      	movs	r1, #1
 800d6b2:	fa01 f202 	lsl.w	r2, r1, r2
 800d6b6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	683a      	ldr	r2, [r7, #0]
 800d6be:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	689b      	ldr	r3, [r3, #8]
 800d6c4:	2b10      	cmp	r3, #16
 800d6c6:	d108      	bne.n	800d6da <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	687a      	ldr	r2, [r7, #4]
 800d6ce:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	68ba      	ldr	r2, [r7, #8]
 800d6d6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800d6d8:	e007      	b.n	800d6ea <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	68ba      	ldr	r2, [r7, #8]
 800d6e0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	687a      	ldr	r2, [r7, #4]
 800d6e8:	60da      	str	r2, [r3, #12]
}
 800d6ea:	bf00      	nop
 800d6ec:	3714      	adds	r7, #20
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f4:	4770      	bx	lr
	...

0800d6f8 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b086      	sub	sp, #24
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	60f8      	str	r0, [r7, #12]
 800d700:	60b9      	str	r1, [r7, #8]
 800d702:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 800d706:	2300      	movs	r3, #0
 800d708:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800d70a:	4b2f      	ldr	r3, [pc, #188]	@ (800d7c8 <HAL_FLASH_Program+0xd0>)
 800d70c:	781b      	ldrb	r3, [r3, #0]
 800d70e:	2b01      	cmp	r3, #1
 800d710:	d101      	bne.n	800d716 <HAL_FLASH_Program+0x1e>
 800d712:	2302      	movs	r3, #2
 800d714:	e053      	b.n	800d7be <HAL_FLASH_Program+0xc6>
 800d716:	4b2c      	ldr	r3, [pc, #176]	@ (800d7c8 <HAL_FLASH_Program+0xd0>)
 800d718:	2201      	movs	r2, #1
 800d71a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800d71c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800d720:	f000 f8c6 	bl	800d8b0 <FLASH_WaitForLastOperation>
 800d724:	4603      	mov	r3, r0
 800d726:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 800d728:	7dfb      	ldrb	r3, [r7, #23]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d143      	bne.n	800d7b6 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800d72e:	4b26      	ldr	r3, [pc, #152]	@ (800d7c8 <HAL_FLASH_Program+0xd0>)
 800d730:	2200      	movs	r2, #0
 800d732:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800d734:	4b25      	ldr	r3, [pc, #148]	@ (800d7cc <HAL_FLASH_Program+0xd4>)
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d009      	beq.n	800d754 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800d740:	4b22      	ldr	r3, [pc, #136]	@ (800d7cc <HAL_FLASH_Program+0xd4>)
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	4a21      	ldr	r2, [pc, #132]	@ (800d7cc <HAL_FLASH_Program+0xd4>)
 800d746:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d74a:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800d74c:	4b1e      	ldr	r3, [pc, #120]	@ (800d7c8 <HAL_FLASH_Program+0xd0>)
 800d74e:	2202      	movs	r2, #2
 800d750:	771a      	strb	r2, [r3, #28]
 800d752:	e002      	b.n	800d75a <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800d754:	4b1c      	ldr	r3, [pc, #112]	@ (800d7c8 <HAL_FLASH_Program+0xd0>)
 800d756:	2200      	movs	r2, #0
 800d758:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d107      	bne.n	800d770 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800d760:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d764:	68b8      	ldr	r0, [r7, #8]
 800d766:	f000 f8f9 	bl	800d95c <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 800d76a:	2301      	movs	r3, #1
 800d76c:	613b      	str	r3, [r7, #16]
 800d76e:	e010      	b.n	800d792 <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	2b01      	cmp	r3, #1
 800d774:	d002      	beq.n	800d77c <HAL_FLASH_Program+0x84>
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	2b02      	cmp	r3, #2
 800d77a:	d10a      	bne.n	800d792 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800d77c:	683b      	ldr	r3, [r7, #0]
 800d77e:	4619      	mov	r1, r3
 800d780:	68b8      	ldr	r0, [r7, #8]
 800d782:	f000 f911 	bl	800d9a8 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	2b02      	cmp	r3, #2
 800d78a:	d102      	bne.n	800d792 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 800d78c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800d790:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800d792:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800d796:	f000 f88b 	bl	800d8b0 <FLASH_WaitForLastOperation>
 800d79a:	4603      	mov	r3, r0
 800d79c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 800d79e:	693b      	ldr	r3, [r7, #16]
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d006      	beq.n	800d7b2 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 800d7a4:	4b09      	ldr	r3, [pc, #36]	@ (800d7cc <HAL_FLASH_Program+0xd4>)
 800d7a6:	695a      	ldr	r2, [r3, #20]
 800d7a8:	693b      	ldr	r3, [r7, #16]
 800d7aa:	43db      	mvns	r3, r3
 800d7ac:	4907      	ldr	r1, [pc, #28]	@ (800d7cc <HAL_FLASH_Program+0xd4>)
 800d7ae:	4013      	ands	r3, r2
 800d7b0:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800d7b2:	f000 fae5 	bl	800dd80 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800d7b6:	4b04      	ldr	r3, [pc, #16]	@ (800d7c8 <HAL_FLASH_Program+0xd0>)
 800d7b8:	2200      	movs	r2, #0
 800d7ba:	701a      	strb	r2, [r3, #0]

  return status;
 800d7bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7be:	4618      	mov	r0, r3
 800d7c0:	3718      	adds	r7, #24
 800d7c2:	46bd      	mov	sp, r7
 800d7c4:	bd80      	pop	{r7, pc}
 800d7c6:	bf00      	nop
 800d7c8:	20000014 	.word	0x20000014
 800d7cc:	40022000 	.word	0x40022000

0800d7d0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800d7d0:	b480      	push	{r7}
 800d7d2:	b083      	sub	sp, #12
 800d7d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800d7d6:	2300      	movs	r3, #0
 800d7d8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800d7da:	4b0b      	ldr	r3, [pc, #44]	@ (800d808 <HAL_FLASH_Unlock+0x38>)
 800d7dc:	695b      	ldr	r3, [r3, #20]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	da0b      	bge.n	800d7fa <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800d7e2:	4b09      	ldr	r3, [pc, #36]	@ (800d808 <HAL_FLASH_Unlock+0x38>)
 800d7e4:	4a09      	ldr	r2, [pc, #36]	@ (800d80c <HAL_FLASH_Unlock+0x3c>)
 800d7e6:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800d7e8:	4b07      	ldr	r3, [pc, #28]	@ (800d808 <HAL_FLASH_Unlock+0x38>)
 800d7ea:	4a09      	ldr	r2, [pc, #36]	@ (800d810 <HAL_FLASH_Unlock+0x40>)
 800d7ec:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800d7ee:	4b06      	ldr	r3, [pc, #24]	@ (800d808 <HAL_FLASH_Unlock+0x38>)
 800d7f0:	695b      	ldr	r3, [r3, #20]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	da01      	bge.n	800d7fa <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800d7f6:	2301      	movs	r3, #1
 800d7f8:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800d7fa:	79fb      	ldrb	r3, [r7, #7]
}
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	370c      	adds	r7, #12
 800d800:	46bd      	mov	sp, r7
 800d802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d806:	4770      	bx	lr
 800d808:	40022000 	.word	0x40022000
 800d80c:	45670123 	.word	0x45670123
 800d810:	cdef89ab 	.word	0xcdef89ab

0800d814 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800d814:	b480      	push	{r7}
 800d816:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800d818:	4b05      	ldr	r3, [pc, #20]	@ (800d830 <HAL_FLASH_Lock+0x1c>)
 800d81a:	695b      	ldr	r3, [r3, #20]
 800d81c:	4a04      	ldr	r2, [pc, #16]	@ (800d830 <HAL_FLASH_Lock+0x1c>)
 800d81e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800d822:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 800d824:	2300      	movs	r3, #0
}
 800d826:	4618      	mov	r0, r3
 800d828:	46bd      	mov	sp, r7
 800d82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d82e:	4770      	bx	lr
 800d830:	40022000 	.word	0x40022000

0800d834 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 800d834:	b480      	push	{r7}
 800d836:	af00      	add	r7, sp, #0
  if(READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 800d838:	4b09      	ldr	r3, [pc, #36]	@ (800d860 <HAL_FLASH_OB_Unlock+0x2c>)
 800d83a:	695b      	ldr	r3, [r3, #20]
 800d83c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d840:	2b00      	cmp	r3, #0
 800d842:	d007      	beq.n	800d854 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 800d844:	4b06      	ldr	r3, [pc, #24]	@ (800d860 <HAL_FLASH_OB_Unlock+0x2c>)
 800d846:	4a07      	ldr	r2, [pc, #28]	@ (800d864 <HAL_FLASH_OB_Unlock+0x30>)
 800d848:	60da      	str	r2, [r3, #12]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 800d84a:	4b05      	ldr	r3, [pc, #20]	@ (800d860 <HAL_FLASH_OB_Unlock+0x2c>)
 800d84c:	4a06      	ldr	r2, [pc, #24]	@ (800d868 <HAL_FLASH_OB_Unlock+0x34>)
 800d84e:	60da      	str	r2, [r3, #12]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800d850:	2300      	movs	r3, #0
 800d852:	e000      	b.n	800d856 <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 800d854:	2301      	movs	r3, #1
}
 800d856:	4618      	mov	r0, r3
 800d858:	46bd      	mov	sp, r7
 800d85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d85e:	4770      	bx	lr
 800d860:	40022000 	.word	0x40022000
 800d864:	08192a3b 	.word	0x08192a3b
 800d868:	4c5d6e7f 	.word	0x4c5d6e7f

0800d86c <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 800d86c:	b480      	push	{r7}
 800d86e:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK);
 800d870:	4b05      	ldr	r3, [pc, #20]	@ (800d888 <HAL_FLASH_OB_Lock+0x1c>)
 800d872:	695b      	ldr	r3, [r3, #20]
 800d874:	4a04      	ldr	r2, [pc, #16]	@ (800d888 <HAL_FLASH_OB_Lock+0x1c>)
 800d876:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d87a:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 800d87c:	2300      	movs	r3, #0
}
 800d87e:	4618      	mov	r0, r3
 800d880:	46bd      	mov	sp, r7
 800d882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d886:	4770      	bx	lr
 800d888:	40022000 	.word	0x40022000

0800d88c <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 800d88c:	b580      	push	{r7, lr}
 800d88e:	af00      	add	r7, sp, #0
  /* Set the bit to force the option byte reloading */
  SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH);
 800d890:	4b06      	ldr	r3, [pc, #24]	@ (800d8ac <HAL_FLASH_OB_Launch+0x20>)
 800d892:	695b      	ldr	r3, [r3, #20]
 800d894:	4a05      	ldr	r2, [pc, #20]	@ (800d8ac <HAL_FLASH_OB_Launch+0x20>)
 800d896:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d89a:	6153      	str	r3, [r2, #20]

  /* Wait for last operation to be completed */
  return(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE));
 800d89c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800d8a0:	f000 f806 	bl	800d8b0 <FLASH_WaitForLastOperation>
 800d8a4:	4603      	mov	r3, r0
}
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	bd80      	pop	{r7, pc}
 800d8aa:	bf00      	nop
 800d8ac:	40022000 	.word	0x40022000

0800d8b0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b084      	sub	sp, #16
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 800d8b8:	f7fd fdae 	bl	800b418 <HAL_GetTick>
 800d8bc:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800d8be:	e00d      	b.n	800d8dc <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8c6:	d009      	beq.n	800d8dc <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 800d8c8:	f7fd fda6 	bl	800b418 <HAL_GetTick>
 800d8cc:	4602      	mov	r2, r0
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	1ad3      	subs	r3, r2, r3
 800d8d2:	687a      	ldr	r2, [r7, #4]
 800d8d4:	429a      	cmp	r2, r3
 800d8d6:	d801      	bhi.n	800d8dc <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 800d8d8:	2303      	movs	r3, #3
 800d8da:	e036      	b.n	800d94a <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800d8dc:	4b1d      	ldr	r3, [pc, #116]	@ (800d954 <FLASH_WaitForLastOperation+0xa4>)
 800d8de:	691b      	ldr	r3, [r3, #16]
 800d8e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d1eb      	bne.n	800d8c0 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800d8e8:	4b1a      	ldr	r3, [pc, #104]	@ (800d954 <FLASH_WaitForLastOperation+0xa4>)
 800d8ea:	691a      	ldr	r2, [r3, #16]
 800d8ec:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 800d8f0:	4013      	ands	r3, r2
 800d8f2:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d01d      	beq.n	800d936 <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 800d8fa:	4b17      	ldr	r3, [pc, #92]	@ (800d958 <FLASH_WaitForLastOperation+0xa8>)
 800d8fc:	685a      	ldr	r2, [r3, #4]
 800d8fe:	68bb      	ldr	r3, [r7, #8]
 800d900:	4313      	orrs	r3, r2
 800d902:	4a15      	ldr	r2, [pc, #84]	@ (800d958 <FLASH_WaitForLastOperation+0xa8>)
 800d904:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 800d906:	68bb      	ldr	r3, [r7, #8]
 800d908:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d90c:	d307      	bcc.n	800d91e <FLASH_WaitForLastOperation+0x6e>
 800d90e:	4b11      	ldr	r3, [pc, #68]	@ (800d954 <FLASH_WaitForLastOperation+0xa4>)
 800d910:	699a      	ldr	r2, [r3, #24]
 800d912:	68bb      	ldr	r3, [r7, #8]
 800d914:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800d918:	490e      	ldr	r1, [pc, #56]	@ (800d954 <FLASH_WaitForLastOperation+0xa4>)
 800d91a:	4313      	orrs	r3, r2
 800d91c:	618b      	str	r3, [r1, #24]
 800d91e:	68bb      	ldr	r3, [r7, #8]
 800d920:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800d924:	2b00      	cmp	r3, #0
 800d926:	d004      	beq.n	800d932 <FLASH_WaitForLastOperation+0x82>
 800d928:	4a0a      	ldr	r2, [pc, #40]	@ (800d954 <FLASH_WaitForLastOperation+0xa4>)
 800d92a:	68bb      	ldr	r3, [r7, #8]
 800d92c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800d930:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 800d932:	2301      	movs	r3, #1
 800d934:	e009      	b.n	800d94a <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800d936:	4b07      	ldr	r3, [pc, #28]	@ (800d954 <FLASH_WaitForLastOperation+0xa4>)
 800d938:	691b      	ldr	r3, [r3, #16]
 800d93a:	f003 0301 	and.w	r3, r3, #1
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d002      	beq.n	800d948 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800d942:	4b04      	ldr	r3, [pc, #16]	@ (800d954 <FLASH_WaitForLastOperation+0xa4>)
 800d944:	2201      	movs	r2, #1
 800d946:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 800d948:	2300      	movs	r3, #0
}
 800d94a:	4618      	mov	r0, r3
 800d94c:	3710      	adds	r7, #16
 800d94e:	46bd      	mov	sp, r7
 800d950:	bd80      	pop	{r7, pc}
 800d952:	bf00      	nop
 800d954:	40022000 	.word	0x40022000
 800d958:	20000014 	.word	0x20000014

0800d95c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800d95c:	b480      	push	{r7}
 800d95e:	b085      	sub	sp, #20
 800d960:	af00      	add	r7, sp, #0
 800d962:	60f8      	str	r0, [r7, #12]
 800d964:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800d968:	4b0e      	ldr	r3, [pc, #56]	@ (800d9a4 <FLASH_Program_DoubleWord+0x48>)
 800d96a:	695b      	ldr	r3, [r3, #20]
 800d96c:	4a0d      	ldr	r2, [pc, #52]	@ (800d9a4 <FLASH_Program_DoubleWord+0x48>)
 800d96e:	f043 0301 	orr.w	r3, r3, #1
 800d972:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	683a      	ldr	r2, [r7, #0]
 800d978:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800d97a:	f3bf 8f6f 	isb	sy
}
 800d97e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 800d980:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d984:	f04f 0200 	mov.w	r2, #0
 800d988:	f04f 0300 	mov.w	r3, #0
 800d98c:	000a      	movs	r2, r1
 800d98e:	2300      	movs	r3, #0
 800d990:	68f9      	ldr	r1, [r7, #12]
 800d992:	3104      	adds	r1, #4
 800d994:	4613      	mov	r3, r2
 800d996:	600b      	str	r3, [r1, #0]
}
 800d998:	bf00      	nop
 800d99a:	3714      	adds	r7, #20
 800d99c:	46bd      	mov	sp, r7
 800d99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a2:	4770      	bx	lr
 800d9a4:	40022000 	.word	0x40022000

0800d9a8 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 800d9a8:	b480      	push	{r7}
 800d9aa:	b089      	sub	sp, #36	@ 0x24
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	6078      	str	r0, [r7, #4]
 800d9b0:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800d9b2:	2340      	movs	r3, #64	@ 0x40
 800d9b4:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 800d9ba:	683b      	ldr	r3, [r7, #0]
 800d9bc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800d9be:	4b14      	ldr	r3, [pc, #80]	@ (800da10 <FLASH_Program_Fast+0x68>)
 800d9c0:	695b      	ldr	r3, [r3, #20]
 800d9c2:	4a13      	ldr	r2, [pc, #76]	@ (800da10 <FLASH_Program_Fast+0x68>)
 800d9c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d9c8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d9ca:	f3ef 8310 	mrs	r3, PRIMASK
 800d9ce:	60fb      	str	r3, [r7, #12]
  return(result);
 800d9d0:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800d9d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800d9d4:	b672      	cpsid	i
}
 800d9d6:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 800d9d8:	697b      	ldr	r3, [r7, #20]
 800d9da:	681a      	ldr	r2, [r3, #0]
 800d9dc:	69bb      	ldr	r3, [r7, #24]
 800d9de:	601a      	str	r2, [r3, #0]
    dest_addr++;
 800d9e0:	69bb      	ldr	r3, [r7, #24]
 800d9e2:	3304      	adds	r3, #4
 800d9e4:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800d9e6:	697b      	ldr	r3, [r7, #20]
 800d9e8:	3304      	adds	r3, #4
 800d9ea:	617b      	str	r3, [r7, #20]
    row_index--;
 800d9ec:	7ffb      	ldrb	r3, [r7, #31]
 800d9ee:	3b01      	subs	r3, #1
 800d9f0:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 800d9f2:	7ffb      	ldrb	r3, [r7, #31]
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d1ef      	bne.n	800d9d8 <FLASH_Program_Fast+0x30>
 800d9f8:	693b      	ldr	r3, [r7, #16]
 800d9fa:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d9fc:	68bb      	ldr	r3, [r7, #8]
 800d9fe:	f383 8810 	msr	PRIMASK, r3
}
 800da02:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 800da04:	bf00      	nop
 800da06:	3724      	adds	r7, #36	@ 0x24
 800da08:	46bd      	mov	sp, r7
 800da0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da0e:	4770      	bx	lr
 800da10:	40022000 	.word	0x40022000

0800da14 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b084      	sub	sp, #16
 800da18:	af00      	add	r7, sp, #0
 800da1a:	6078      	str	r0, [r7, #4]
 800da1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800da1e:	4b49      	ldr	r3, [pc, #292]	@ (800db44 <HAL_FLASHEx_Erase+0x130>)
 800da20:	781b      	ldrb	r3, [r3, #0]
 800da22:	2b01      	cmp	r3, #1
 800da24:	d101      	bne.n	800da2a <HAL_FLASHEx_Erase+0x16>
 800da26:	2302      	movs	r3, #2
 800da28:	e087      	b.n	800db3a <HAL_FLASHEx_Erase+0x126>
 800da2a:	4b46      	ldr	r3, [pc, #280]	@ (800db44 <HAL_FLASHEx_Erase+0x130>)
 800da2c:	2201      	movs	r2, #1
 800da2e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800da30:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800da34:	f7ff ff3c 	bl	800d8b0 <FLASH_WaitForLastOperation>
 800da38:	4603      	mov	r3, r0
 800da3a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800da3c:	7bfb      	ldrb	r3, [r7, #15]
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d177      	bne.n	800db32 <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800da42:	4b40      	ldr	r3, [pc, #256]	@ (800db44 <HAL_FLASHEx_Erase+0x130>)
 800da44:	2200      	movs	r2, #0
 800da46:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 800da48:	4b3f      	ldr	r3, [pc, #252]	@ (800db48 <HAL_FLASHEx_Erase+0x134>)
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800da50:	2b00      	cmp	r3, #0
 800da52:	d013      	beq.n	800da7c <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800da54:	4b3c      	ldr	r3, [pc, #240]	@ (800db48 <HAL_FLASHEx_Erase+0x134>)
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d009      	beq.n	800da74 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800da60:	4b39      	ldr	r3, [pc, #228]	@ (800db48 <HAL_FLASHEx_Erase+0x134>)
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	4a38      	ldr	r2, [pc, #224]	@ (800db48 <HAL_FLASHEx_Erase+0x134>)
 800da66:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800da6a:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 800da6c:	4b35      	ldr	r3, [pc, #212]	@ (800db44 <HAL_FLASHEx_Erase+0x130>)
 800da6e:	2203      	movs	r2, #3
 800da70:	771a      	strb	r2, [r3, #28]
 800da72:	e016      	b.n	800daa2 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 800da74:	4b33      	ldr	r3, [pc, #204]	@ (800db44 <HAL_FLASHEx_Erase+0x130>)
 800da76:	2201      	movs	r2, #1
 800da78:	771a      	strb	r2, [r3, #28]
 800da7a:	e012      	b.n	800daa2 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800da7c:	4b32      	ldr	r3, [pc, #200]	@ (800db48 <HAL_FLASHEx_Erase+0x134>)
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800da84:	2b00      	cmp	r3, #0
 800da86:	d009      	beq.n	800da9c <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800da88:	4b2f      	ldr	r3, [pc, #188]	@ (800db48 <HAL_FLASHEx_Erase+0x134>)
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	4a2e      	ldr	r2, [pc, #184]	@ (800db48 <HAL_FLASHEx_Erase+0x134>)
 800da8e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800da92:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800da94:	4b2b      	ldr	r3, [pc, #172]	@ (800db44 <HAL_FLASHEx_Erase+0x130>)
 800da96:	2202      	movs	r2, #2
 800da98:	771a      	strb	r2, [r3, #28]
 800da9a:	e002      	b.n	800daa2 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800da9c:	4b29      	ldr	r3, [pc, #164]	@ (800db44 <HAL_FLASHEx_Erase+0x130>)
 800da9e:	2200      	movs	r2, #0
 800daa0:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	2b01      	cmp	r3, #1
 800daa8:	d113      	bne.n	800dad2 <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	685b      	ldr	r3, [r3, #4]
 800daae:	4618      	mov	r0, r3
 800dab0:	f000 f908 	bl	800dcc4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800dab4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800dab8:	f7ff fefa 	bl	800d8b0 <FLASH_WaitForLastOperation>
 800dabc:	4603      	mov	r3, r0
 800dabe:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 800dac0:	4b21      	ldr	r3, [pc, #132]	@ (800db48 <HAL_FLASHEx_Erase+0x134>)
 800dac2:	695b      	ldr	r3, [r3, #20]
 800dac4:	4a20      	ldr	r2, [pc, #128]	@ (800db48 <HAL_FLASHEx_Erase+0x134>)
 800dac6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800daca:	f023 0304 	bic.w	r3, r3, #4
 800dace:	6153      	str	r3, [r2, #20]
 800dad0:	e02d      	b.n	800db2e <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800dad2:	683b      	ldr	r3, [r7, #0]
 800dad4:	f04f 32ff 	mov.w	r2, #4294967295
 800dad8:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	689b      	ldr	r3, [r3, #8]
 800dade:	60bb      	str	r3, [r7, #8]
 800dae0:	e01d      	b.n	800db1e <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	685b      	ldr	r3, [r3, #4]
 800dae6:	4619      	mov	r1, r3
 800dae8:	68b8      	ldr	r0, [r7, #8]
 800daea:	f000 f913 	bl	800dd14 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800daee:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800daf2:	f7ff fedd 	bl	800d8b0 <FLASH_WaitForLastOperation>
 800daf6:	4603      	mov	r3, r0
 800daf8:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800dafa:	4b13      	ldr	r3, [pc, #76]	@ (800db48 <HAL_FLASHEx_Erase+0x134>)
 800dafc:	695b      	ldr	r3, [r3, #20]
 800dafe:	4a12      	ldr	r2, [pc, #72]	@ (800db48 <HAL_FLASHEx_Erase+0x134>)
 800db00:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800db04:	f023 0302 	bic.w	r3, r3, #2
 800db08:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 800db0a:	7bfb      	ldrb	r3, [r7, #15]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d003      	beq.n	800db18 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	68ba      	ldr	r2, [r7, #8]
 800db14:	601a      	str	r2, [r3, #0]
          break;
 800db16:	e00a      	b.n	800db2e <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800db18:	68bb      	ldr	r3, [r7, #8]
 800db1a:	3301      	adds	r3, #1
 800db1c:	60bb      	str	r3, [r7, #8]
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	689a      	ldr	r2, [r3, #8]
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	68db      	ldr	r3, [r3, #12]
 800db26:	4413      	add	r3, r2
 800db28:	68ba      	ldr	r2, [r7, #8]
 800db2a:	429a      	cmp	r2, r3
 800db2c:	d3d9      	bcc.n	800dae2 <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800db2e:	f000 f927 	bl	800dd80 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800db32:	4b04      	ldr	r3, [pc, #16]	@ (800db44 <HAL_FLASHEx_Erase+0x130>)
 800db34:	2200      	movs	r2, #0
 800db36:	701a      	strb	r2, [r3, #0]

  return status;
 800db38:	7bfb      	ldrb	r3, [r7, #15]
}
 800db3a:	4618      	mov	r0, r3
 800db3c:	3710      	adds	r7, #16
 800db3e:	46bd      	mov	sp, r7
 800db40:	bd80      	pop	{r7, pc}
 800db42:	bf00      	nop
 800db44:	20000014 	.word	0x20000014
 800db48:	40022000 	.word	0x40022000

0800db4c <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 800db4c:	b580      	push	{r7, lr}
 800db4e:	b084      	sub	sp, #16
 800db50:	af00      	add	r7, sp, #0
 800db52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800db54:	2300      	movs	r3, #0
 800db56:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800db58:	4b32      	ldr	r3, [pc, #200]	@ (800dc24 <HAL_FLASHEx_OBProgram+0xd8>)
 800db5a:	781b      	ldrb	r3, [r3, #0]
 800db5c:	2b01      	cmp	r3, #1
 800db5e:	d101      	bne.n	800db64 <HAL_FLASHEx_OBProgram+0x18>
 800db60:	2302      	movs	r3, #2
 800db62:	e05a      	b.n	800dc1a <HAL_FLASHEx_OBProgram+0xce>
 800db64:	4b2f      	ldr	r3, [pc, #188]	@ (800dc24 <HAL_FLASHEx_OBProgram+0xd8>)
 800db66:	2201      	movs	r2, #1
 800db68:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800db6a:	4b2e      	ldr	r3, [pc, #184]	@ (800dc24 <HAL_FLASHEx_OBProgram+0xd8>)
 800db6c:	2200      	movs	r2, #0
 800db6e:	605a      	str	r2, [r3, #4]

  /* Write protection configuration */
  if((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	f003 0301 	and.w	r3, r3, #1
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d00d      	beq.n	800db98 <HAL_FLASHEx_OBProgram+0x4c>
  {
    /* Configure of Write protection on the selected area */
    if(FLASH_OB_WRPConfig(pOBInit->WRPArea, pOBInit->WRPStartOffset, pOBInit->WRPEndOffset) != HAL_OK)
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	6858      	ldr	r0, [r3, #4]
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	6899      	ldr	r1, [r3, #8]
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	68db      	ldr	r3, [r3, #12]
 800db88:	461a      	mov	r2, r3
 800db8a:	f000 f943 	bl	800de14 <FLASH_OB_WRPConfig>
 800db8e:	4603      	mov	r3, r0
 800db90:	2b00      	cmp	r3, #0
 800db92:	d001      	beq.n	800db98 <HAL_FLASHEx_OBProgram+0x4c>
    {
      status = HAL_ERROR;
 800db94:	2301      	movs	r3, #1
 800db96:	73fb      	strb	r3, [r7, #15]
    }

  }

  /* Read protection configuration */
  if((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U)
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	f003 0302 	and.w	r3, r3, #2
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d009      	beq.n	800dbb8 <HAL_FLASHEx_OBProgram+0x6c>
  {
    /* Configure the Read protection level */
    if(FLASH_OB_RDPConfig(pOBInit->RDPLevel) != HAL_OK)
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	691b      	ldr	r3, [r3, #16]
 800dba8:	4618      	mov	r0, r3
 800dbaa:	f000 f997 	bl	800dedc <FLASH_OB_RDPConfig>
 800dbae:	4603      	mov	r3, r0
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d001      	beq.n	800dbb8 <HAL_FLASHEx_OBProgram+0x6c>
    {
      status = HAL_ERROR;
 800dbb4:	2301      	movs	r3, #1
 800dbb6:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* User Configuration */
  if((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	f003 0304 	and.w	r3, r3, #4
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d00c      	beq.n	800dbde <HAL_FLASHEx_OBProgram+0x92>
  {
    /* Configure the user option bytes */
    if(FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig) != HAL_OK)
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	695a      	ldr	r2, [r3, #20]
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	699b      	ldr	r3, [r3, #24]
 800dbcc:	4619      	mov	r1, r3
 800dbce:	4610      	mov	r0, r2
 800dbd0:	f000 f9b2 	bl	800df38 <FLASH_OB_UserConfig>
 800dbd4:	4603      	mov	r3, r0
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d001      	beq.n	800dbde <HAL_FLASHEx_OBProgram+0x92>
    {
      status = HAL_ERROR;
 800dbda:	2301      	movs	r3, #1
 800dbdc:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* PCROP Configuration */
  if((pOBInit->OptionType & OPTIONBYTE_PCROP) != 0U)
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	f003 0308 	and.w	r3, r3, #8
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d013      	beq.n	800dc12 <HAL_FLASHEx_OBProgram+0xc6>
  {
    if (pOBInit->PCROPStartAddr != pOBInit->PCROPEndAddr)
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	6a1a      	ldr	r2, [r3, #32]
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dbf2:	429a      	cmp	r2, r3
 800dbf4:	d00d      	beq.n	800dc12 <HAL_FLASHEx_OBProgram+0xc6>
    {
      /* Configure the Proprietary code readout protection */
      if(FLASH_OB_PCROPConfig(pOBInit->PCROPConfig, pOBInit->PCROPStartAddr, pOBInit->PCROPEndAddr) != HAL_OK)
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	69d8      	ldr	r0, [r3, #28]
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	6a19      	ldr	r1, [r3, #32]
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc02:	461a      	mov	r2, r3
 800dc04:	f000 fa90 	bl	800e128 <FLASH_OB_PCROPConfig>
 800dc08:	4603      	mov	r3, r0
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d001      	beq.n	800dc12 <HAL_FLASHEx_OBProgram+0xc6>
      {
        status = HAL_ERROR;
 800dc0e:	2301      	movs	r3, #1
 800dc10:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800dc12:	4b04      	ldr	r3, [pc, #16]	@ (800dc24 <HAL_FLASHEx_OBProgram+0xd8>)
 800dc14:	2200      	movs	r2, #0
 800dc16:	701a      	strb	r2, [r3, #0]

  return status;
 800dc18:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	3710      	adds	r7, #16
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	bd80      	pop	{r7, pc}
 800dc22:	bf00      	nop
 800dc24:	20000014 	.word	0x20000014

0800dc28 <HAL_FLASHEx_OBGetConfig>:
  *         which area is requested for the WRP and PCROP, else no information will be returned
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 800dc28:	b580      	push	{r7, lr}
 800dc2a:	b082      	sub	sp, #8
 800dc2c:	af00      	add	r7, sp, #0
 800dc2e:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = (OPTIONBYTE_RDP | OPTIONBYTE_USER);
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	2206      	movs	r2, #6
 800dc34:	601a      	str	r2, [r3, #0]

#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
  if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	685b      	ldr	r3, [r3, #4]
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d00b      	beq.n	800dc56 <HAL_FLASHEx_OBGetConfig+0x2e>
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	685b      	ldr	r3, [r3, #4]
 800dc42:	2b01      	cmp	r3, #1
 800dc44:	d007      	beq.n	800dc56 <HAL_FLASHEx_OBGetConfig+0x2e>
     (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	685b      	ldr	r3, [r3, #4]
  if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
 800dc4a:	2b02      	cmp	r3, #2
 800dc4c:	d003      	beq.n	800dc56 <HAL_FLASHEx_OBGetConfig+0x2e>
     (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	685b      	ldr	r3, [r3, #4]
 800dc52:	2b04      	cmp	r3, #4
 800dc54:	d10f      	bne.n	800dc76 <HAL_FLASHEx_OBGetConfig+0x4e>
#else
  if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB))
#endif
  {
    pOBInit->OptionType |= OPTIONBYTE_WRP;
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	f043 0201 	orr.w	r2, r3, #1
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	601a      	str	r2, [r3, #0]
    /* Get write protection on the selected area */
    FLASH_OB_GetWRP(pOBInit->WRPArea, &(pOBInit->WRPStartOffset), &(pOBInit->WRPEndOffset));
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	6858      	ldr	r0, [r3, #4]
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	f103 0108 	add.w	r1, r3, #8
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	330c      	adds	r3, #12
 800dc70:	461a      	mov	r2, r3
 800dc72:	f000 fb05 	bl	800e280 <FLASH_OB_GetWRP>
  }

  /* Get Read protection level */
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 800dc76:	f000 fb4d 	bl	800e314 <FLASH_OB_GetRDP>
 800dc7a:	4602      	mov	r2, r0
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	611a      	str	r2, [r3, #16]

  /* Get the user option bytes */
  pOBInit->USERConfig = FLASH_OB_GetUser();
 800dc80:	f000 fb62 	bl	800e348 <FLASH_OB_GetUser>
 800dc84:	4602      	mov	r2, r0
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	619a      	str	r2, [r3, #24]

#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
  if((pOBInit->PCROPConfig == FLASH_BANK_1) || (pOBInit->PCROPConfig == FLASH_BANK_2))
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	69db      	ldr	r3, [r3, #28]
 800dc8e:	2b01      	cmp	r3, #1
 800dc90:	d003      	beq.n	800dc9a <HAL_FLASHEx_OBGetConfig+0x72>
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	69db      	ldr	r3, [r3, #28]
 800dc96:	2b02      	cmp	r3, #2
 800dc98:	d110      	bne.n	800dcbc <HAL_FLASHEx_OBGetConfig+0x94>
#else
  if(pOBInit->PCROPConfig == FLASH_BANK_1)
#endif
  {
    pOBInit->OptionType |= OPTIONBYTE_PCROP;
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	f043 0208 	orr.w	r2, r3, #8
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	601a      	str	r2, [r3, #0]
    /* Get the Proprietary code readout protection */
    FLASH_OB_GetPCROP(&(pOBInit->PCROPConfig), &(pOBInit->PCROPStartAddr), &(pOBInit->PCROPEndAddr));
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	f103 001c 	add.w	r0, r3, #28
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	f103 0120 	add.w	r1, r3, #32
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	3324      	adds	r3, #36	@ 0x24
 800dcb6:	461a      	mov	r2, r3
 800dcb8:	f000 fb5a 	bl	800e370 <FLASH_OB_GetPCROP>
  }
}
 800dcbc:	bf00      	nop
 800dcbe:	3708      	adds	r7, #8
 800dcc0:	46bd      	mov	sp, r7
 800dcc2:	bd80      	pop	{r7, pc}

0800dcc4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800dcc4:	b480      	push	{r7}
 800dcc6:	b083      	sub	sp, #12
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	f003 0301 	and.w	r3, r3, #1
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d005      	beq.n	800dce2 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800dcd6:	4b0e      	ldr	r3, [pc, #56]	@ (800dd10 <FLASH_MassErase+0x4c>)
 800dcd8:	695b      	ldr	r3, [r3, #20]
 800dcda:	4a0d      	ldr	r2, [pc, #52]	@ (800dd10 <FLASH_MassErase+0x4c>)
 800dcdc:	f043 0304 	orr.w	r3, r3, #4
 800dce0:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	f003 0302 	and.w	r3, r3, #2
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d005      	beq.n	800dcf8 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 800dcec:	4b08      	ldr	r3, [pc, #32]	@ (800dd10 <FLASH_MassErase+0x4c>)
 800dcee:	695b      	ldr	r3, [r3, #20]
 800dcf0:	4a07      	ldr	r2, [pc, #28]	@ (800dd10 <FLASH_MassErase+0x4c>)
 800dcf2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dcf6:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800dcf8:	4b05      	ldr	r3, [pc, #20]	@ (800dd10 <FLASH_MassErase+0x4c>)
 800dcfa:	695b      	ldr	r3, [r3, #20]
 800dcfc:	4a04      	ldr	r2, [pc, #16]	@ (800dd10 <FLASH_MassErase+0x4c>)
 800dcfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dd02:	6153      	str	r3, [r2, #20]
}
 800dd04:	bf00      	nop
 800dd06:	370c      	adds	r7, #12
 800dd08:	46bd      	mov	sp, r7
 800dd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd0e:	4770      	bx	lr
 800dd10:	40022000 	.word	0x40022000

0800dd14 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 800dd14:	b480      	push	{r7}
 800dd16:	b083      	sub	sp, #12
 800dd18:	af00      	add	r7, sp, #0
 800dd1a:	6078      	str	r0, [r7, #4]
 800dd1c:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 800dd1e:	683b      	ldr	r3, [r7, #0]
 800dd20:	f003 0301 	and.w	r3, r3, #1
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d006      	beq.n	800dd36 <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 800dd28:	4b14      	ldr	r3, [pc, #80]	@ (800dd7c <FLASH_PageErase+0x68>)
 800dd2a:	695b      	ldr	r3, [r3, #20]
 800dd2c:	4a13      	ldr	r2, [pc, #76]	@ (800dd7c <FLASH_PageErase+0x68>)
 800dd2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800dd32:	6153      	str	r3, [r2, #20]
 800dd34:	e005      	b.n	800dd42 <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 800dd36:	4b11      	ldr	r3, [pc, #68]	@ (800dd7c <FLASH_PageErase+0x68>)
 800dd38:	695b      	ldr	r3, [r3, #20]
 800dd3a:	4a10      	ldr	r2, [pc, #64]	@ (800dd7c <FLASH_PageErase+0x68>)
 800dd3c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800dd40:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800dd42:	4b0e      	ldr	r3, [pc, #56]	@ (800dd7c <FLASH_PageErase+0x68>)
 800dd44:	695b      	ldr	r3, [r3, #20]
 800dd46:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	00db      	lsls	r3, r3, #3
 800dd4e:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 800dd52:	490a      	ldr	r1, [pc, #40]	@ (800dd7c <FLASH_PageErase+0x68>)
 800dd54:	4313      	orrs	r3, r2
 800dd56:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800dd58:	4b08      	ldr	r3, [pc, #32]	@ (800dd7c <FLASH_PageErase+0x68>)
 800dd5a:	695b      	ldr	r3, [r3, #20]
 800dd5c:	4a07      	ldr	r2, [pc, #28]	@ (800dd7c <FLASH_PageErase+0x68>)
 800dd5e:	f043 0302 	orr.w	r3, r3, #2
 800dd62:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800dd64:	4b05      	ldr	r3, [pc, #20]	@ (800dd7c <FLASH_PageErase+0x68>)
 800dd66:	695b      	ldr	r3, [r3, #20]
 800dd68:	4a04      	ldr	r2, [pc, #16]	@ (800dd7c <FLASH_PageErase+0x68>)
 800dd6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dd6e:	6153      	str	r3, [r2, #20]
}
 800dd70:	bf00      	nop
 800dd72:	370c      	adds	r7, #12
 800dd74:	46bd      	mov	sp, r7
 800dd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd7a:	4770      	bx	lr
 800dd7c:	40022000 	.word	0x40022000

0800dd80 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800dd80:	b480      	push	{r7}
 800dd82:	b083      	sub	sp, #12
 800dd84:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800dd86:	4b21      	ldr	r3, [pc, #132]	@ (800de0c <FLASH_FlushCaches+0x8c>)
 800dd88:	7f1b      	ldrb	r3, [r3, #28]
 800dd8a:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800dd8c:	79fb      	ldrb	r3, [r7, #7]
 800dd8e:	2b01      	cmp	r3, #1
 800dd90:	d002      	beq.n	800dd98 <FLASH_FlushCaches+0x18>
 800dd92:	79fb      	ldrb	r3, [r7, #7]
 800dd94:	2b03      	cmp	r3, #3
 800dd96:	d117      	bne.n	800ddc8 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800dd98:	4b1d      	ldr	r3, [pc, #116]	@ (800de10 <FLASH_FlushCaches+0x90>)
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	4a1c      	ldr	r2, [pc, #112]	@ (800de10 <FLASH_FlushCaches+0x90>)
 800dd9e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800dda2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800dda4:	4b1a      	ldr	r3, [pc, #104]	@ (800de10 <FLASH_FlushCaches+0x90>)
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	4a19      	ldr	r2, [pc, #100]	@ (800de10 <FLASH_FlushCaches+0x90>)
 800ddaa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800ddae:	6013      	str	r3, [r2, #0]
 800ddb0:	4b17      	ldr	r3, [pc, #92]	@ (800de10 <FLASH_FlushCaches+0x90>)
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	4a16      	ldr	r2, [pc, #88]	@ (800de10 <FLASH_FlushCaches+0x90>)
 800ddb6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ddba:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800ddbc:	4b14      	ldr	r3, [pc, #80]	@ (800de10 <FLASH_FlushCaches+0x90>)
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	4a13      	ldr	r2, [pc, #76]	@ (800de10 <FLASH_FlushCaches+0x90>)
 800ddc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ddc6:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 800ddc8:	79fb      	ldrb	r3, [r7, #7]
 800ddca:	2b02      	cmp	r3, #2
 800ddcc:	d002      	beq.n	800ddd4 <FLASH_FlushCaches+0x54>
 800ddce:	79fb      	ldrb	r3, [r7, #7]
 800ddd0:	2b03      	cmp	r3, #3
 800ddd2:	d111      	bne.n	800ddf8 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800ddd4:	4b0e      	ldr	r3, [pc, #56]	@ (800de10 <FLASH_FlushCaches+0x90>)
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	4a0d      	ldr	r2, [pc, #52]	@ (800de10 <FLASH_FlushCaches+0x90>)
 800ddda:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ddde:	6013      	str	r3, [r2, #0]
 800dde0:	4b0b      	ldr	r3, [pc, #44]	@ (800de10 <FLASH_FlushCaches+0x90>)
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	4a0a      	ldr	r2, [pc, #40]	@ (800de10 <FLASH_FlushCaches+0x90>)
 800dde6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ddea:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800ddec:	4b08      	ldr	r3, [pc, #32]	@ (800de10 <FLASH_FlushCaches+0x90>)
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	4a07      	ldr	r2, [pc, #28]	@ (800de10 <FLASH_FlushCaches+0x90>)
 800ddf2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ddf6:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800ddf8:	4b04      	ldr	r3, [pc, #16]	@ (800de0c <FLASH_FlushCaches+0x8c>)
 800ddfa:	2200      	movs	r2, #0
 800ddfc:	771a      	strb	r2, [r3, #28]
}
 800ddfe:	bf00      	nop
 800de00:	370c      	adds	r7, #12
 800de02:	46bd      	mov	sp, r7
 800de04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de08:	4770      	bx	lr
 800de0a:	bf00      	nop
 800de0c:	20000014 	.word	0x20000014
 800de10:	40022000 	.word	0x40022000

0800de14 <FLASH_OB_WRPConfig>:
  *          This parameter can be page number between WRPStartOffset and (max number of pages in the bank - 1)
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRDPEndOffset)
{
 800de14:	b580      	push	{r7, lr}
 800de16:	b086      	sub	sp, #24
 800de18:	af00      	add	r7, sp, #0
 800de1a:	60f8      	str	r0, [r7, #12]
 800de1c:	60b9      	str	r1, [r7, #8]
 800de1e:	607a      	str	r2, [r7, #4]
  assert_param(IS_OB_WRPAREA(WRPArea));
  assert_param(IS_FLASH_PAGE(WRPStartOffset));
  assert_param(IS_FLASH_PAGE(WRDPEndOffset));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800de20:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800de24:	f7ff fd44 	bl	800d8b0 <FLASH_WaitForLastOperation>
 800de28:	4603      	mov	r3, r0
 800de2a:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 800de2c:	7dfb      	ldrb	r3, [r7, #23]
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d14c      	bne.n	800decc <FLASH_OB_WRPConfig+0xb8>
  {
    /* Configure the write protected area */
    if(WRPArea == OB_WRPAREA_BANK1_AREAA)
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d10b      	bne.n	800de50 <FLASH_OB_WRPConfig+0x3c>
    {
      MODIFY_REG(FLASH->WRP1AR, (FLASH_WRP1AR_WRP1A_STRT | FLASH_WRP1AR_WRP1A_END),
 800de38:	4b27      	ldr	r3, [pc, #156]	@ (800ded8 <FLASH_OB_WRPConfig+0xc4>)
 800de3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de3c:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	0419      	lsls	r1, r3, #16
 800de44:	68bb      	ldr	r3, [r7, #8]
 800de46:	430b      	orrs	r3, r1
 800de48:	4923      	ldr	r1, [pc, #140]	@ (800ded8 <FLASH_OB_WRPConfig+0xc4>)
 800de4a:	4313      	orrs	r3, r2
 800de4c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800de4e:	e02b      	b.n	800dea8 <FLASH_OB_WRPConfig+0x94>
                 (WRPStartOffset | (WRDPEndOffset << 16)));
    }
    else if(WRPArea == OB_WRPAREA_BANK1_AREAB)
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	2b01      	cmp	r3, #1
 800de54:	d10b      	bne.n	800de6e <FLASH_OB_WRPConfig+0x5a>
    {
      MODIFY_REG(FLASH->WRP1BR, (FLASH_WRP1BR_WRP1B_STRT | FLASH_WRP1BR_WRP1B_END),
 800de56:	4b20      	ldr	r3, [pc, #128]	@ (800ded8 <FLASH_OB_WRPConfig+0xc4>)
 800de58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de5a:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	0419      	lsls	r1, r3, #16
 800de62:	68bb      	ldr	r3, [r7, #8]
 800de64:	430b      	orrs	r3, r1
 800de66:	491c      	ldr	r1, [pc, #112]	@ (800ded8 <FLASH_OB_WRPConfig+0xc4>)
 800de68:	4313      	orrs	r3, r2
 800de6a:	630b      	str	r3, [r1, #48]	@ 0x30
 800de6c:	e01c      	b.n	800dea8 <FLASH_OB_WRPConfig+0x94>
    }
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    else if(WRPArea == OB_WRPAREA_BANK2_AREAA)
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	2b02      	cmp	r3, #2
 800de72:	d10b      	bne.n	800de8c <FLASH_OB_WRPConfig+0x78>
    {
      MODIFY_REG(FLASH->WRP2AR, (FLASH_WRP2AR_WRP2A_STRT | FLASH_WRP2AR_WRP2A_END),
 800de74:	4b18      	ldr	r3, [pc, #96]	@ (800ded8 <FLASH_OB_WRPConfig+0xc4>)
 800de76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800de78:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	0419      	lsls	r1, r3, #16
 800de80:	68bb      	ldr	r3, [r7, #8]
 800de82:	430b      	orrs	r3, r1
 800de84:	4914      	ldr	r1, [pc, #80]	@ (800ded8 <FLASH_OB_WRPConfig+0xc4>)
 800de86:	4313      	orrs	r3, r2
 800de88:	64cb      	str	r3, [r1, #76]	@ 0x4c
 800de8a:	e00d      	b.n	800dea8 <FLASH_OB_WRPConfig+0x94>
                 (WRPStartOffset | (WRDPEndOffset << 16)));
    }
    else if(WRPArea == OB_WRPAREA_BANK2_AREAB)
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	2b04      	cmp	r3, #4
 800de90:	d10a      	bne.n	800dea8 <FLASH_OB_WRPConfig+0x94>
    {
      MODIFY_REG(FLASH->WRP2BR, (FLASH_WRP2BR_WRP2B_STRT | FLASH_WRP2BR_WRP2B_END),
 800de92:	4b11      	ldr	r3, [pc, #68]	@ (800ded8 <FLASH_OB_WRPConfig+0xc4>)
 800de94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de96:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	0419      	lsls	r1, r3, #16
 800de9e:	68bb      	ldr	r3, [r7, #8]
 800dea0:	430b      	orrs	r3, r1
 800dea2:	490d      	ldr	r1, [pc, #52]	@ (800ded8 <FLASH_OB_WRPConfig+0xc4>)
 800dea4:	4313      	orrs	r3, r2
 800dea6:	650b      	str	r3, [r1, #80]	@ 0x50
    {
      /* Nothing to do */
    }

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800dea8:	4b0b      	ldr	r3, [pc, #44]	@ (800ded8 <FLASH_OB_WRPConfig+0xc4>)
 800deaa:	695b      	ldr	r3, [r3, #20]
 800deac:	4a0a      	ldr	r2, [pc, #40]	@ (800ded8 <FLASH_OB_WRPConfig+0xc4>)
 800deae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800deb2:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800deb4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800deb8:	f7ff fcfa 	bl	800d8b0 <FLASH_WaitForLastOperation>
 800debc:	4603      	mov	r3, r0
 800debe:	75fb      	strb	r3, [r7, #23]

    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800dec0:	4b05      	ldr	r3, [pc, #20]	@ (800ded8 <FLASH_OB_WRPConfig+0xc4>)
 800dec2:	695b      	ldr	r3, [r3, #20]
 800dec4:	4a04      	ldr	r2, [pc, #16]	@ (800ded8 <FLASH_OB_WRPConfig+0xc4>)
 800dec6:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800deca:	6153      	str	r3, [r2, #20]
  }

  return status;
 800decc:	7dfb      	ldrb	r3, [r7, #23]
}
 800dece:	4618      	mov	r0, r3
 800ded0:	3718      	adds	r7, #24
 800ded2:	46bd      	mov	sp, r7
 800ded4:	bd80      	pop	{r7, pc}
 800ded6:	bf00      	nop
 800ded8:	40022000 	.word	0x40022000

0800dedc <FLASH_OB_RDPConfig>:
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_RDPConfig(uint32_t RDPLevel)
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	b084      	sub	sp, #16
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(RDPLevel));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800dee4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800dee8:	f7ff fce2 	bl	800d8b0 <FLASH_WaitForLastOperation>
 800deec:	4603      	mov	r3, r0
 800deee:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800def0:	7bfb      	ldrb	r3, [r7, #15]
 800def2:	2b00      	cmp	r3, #0
 800def4:	d119      	bne.n	800df2a <FLASH_OB_RDPConfig+0x4e>
  {
    /* Configure the RDP level in the option bytes register */
    MODIFY_REG(FLASH->OPTR, FLASH_OPTR_RDP, RDPLevel);
 800def6:	4b0f      	ldr	r3, [pc, #60]	@ (800df34 <FLASH_OB_RDPConfig+0x58>)
 800def8:	6a1b      	ldr	r3, [r3, #32]
 800defa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800defe:	490d      	ldr	r1, [pc, #52]	@ (800df34 <FLASH_OB_RDPConfig+0x58>)
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	4313      	orrs	r3, r2
 800df04:	620b      	str	r3, [r1, #32]

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800df06:	4b0b      	ldr	r3, [pc, #44]	@ (800df34 <FLASH_OB_RDPConfig+0x58>)
 800df08:	695b      	ldr	r3, [r3, #20]
 800df0a:	4a0a      	ldr	r2, [pc, #40]	@ (800df34 <FLASH_OB_RDPConfig+0x58>)
 800df0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800df10:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800df12:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800df16:	f7ff fccb 	bl	800d8b0 <FLASH_WaitForLastOperation>
 800df1a:	4603      	mov	r3, r0
 800df1c:	73fb      	strb	r3, [r7, #15]

    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800df1e:	4b05      	ldr	r3, [pc, #20]	@ (800df34 <FLASH_OB_RDPConfig+0x58>)
 800df20:	695b      	ldr	r3, [r3, #20]
 800df22:	4a04      	ldr	r2, [pc, #16]	@ (800df34 <FLASH_OB_RDPConfig+0x58>)
 800df24:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800df28:	6153      	str	r3, [r2, #20]
  }

  return status;
 800df2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800df2c:	4618      	mov	r0, r3
 800df2e:	3710      	adds	r7, #16
 800df30:	46bd      	mov	sp, r7
 800df32:	bd80      	pop	{r7, pc}
 800df34:	40022000 	.word	0x40022000

0800df38 <FLASH_OB_UserConfig>:
  *         DUALBANK(Bit21), nBOOT1(Bit23), SRAM2_PE(Bit24) and SRAM2_RST(Bit25).
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig)
{
 800df38:	b580      	push	{r7, lr}
 800df3a:	b086      	sub	sp, #24
 800df3c:	af00      	add	r7, sp, #0
 800df3e:	6078      	str	r0, [r7, #4]
 800df40:	6039      	str	r1, [r7, #0]
  uint32_t optr_reg_val = 0;
 800df42:	2300      	movs	r3, #0
 800df44:	617b      	str	r3, [r7, #20]
  uint32_t optr_reg_mask = 0;
 800df46:	2300      	movs	r3, #0
 800df48:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800df4a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800df4e:	f7ff fcaf 	bl	800d8b0 <FLASH_WaitForLastOperation>
 800df52:	4603      	mov	r3, r0
 800df54:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800df56:	7bfb      	ldrb	r3, [r7, #15]
 800df58:	2b00      	cmp	r3, #0
 800df5a:	f040 80de 	bne.w	800e11a <FLASH_OB_UserConfig+0x1e2>
  {
    if((UserType & OB_USER_BOR_LEV) != 0U)
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	f003 0301 	and.w	r3, r3, #1
 800df64:	2b00      	cmp	r3, #0
 800df66:	d009      	beq.n	800df7c <FLASH_OB_UserConfig+0x44>
    {
      /* BOR level option byte should be modified */
      assert_param(IS_OB_USER_BOR_LEVEL(UserConfig & FLASH_OPTR_BOR_LEV));

      /* Set value and mask for BOR level option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_BOR_LEV);
 800df68:	683b      	ldr	r3, [r7, #0]
 800df6a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800df6e:	697a      	ldr	r2, [r7, #20]
 800df70:	4313      	orrs	r3, r2
 800df72:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_BOR_LEV;
 800df74:	693b      	ldr	r3, [r7, #16]
 800df76:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800df7a:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_nRST_STOP) != 0U)
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	f003 0302 	and.w	r3, r3, #2
 800df82:	2b00      	cmp	r3, #0
 800df84:	d009      	beq.n	800df9a <FLASH_OB_UserConfig+0x62>
    {
      /* nRST_STOP option byte should be modified */
      assert_param(IS_OB_USER_STOP(UserConfig & FLASH_OPTR_nRST_STOP));

      /* Set value and mask for nRST_STOP option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STOP);
 800df86:	683b      	ldr	r3, [r7, #0]
 800df88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800df8c:	697a      	ldr	r2, [r7, #20]
 800df8e:	4313      	orrs	r3, r2
 800df90:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nRST_STOP;
 800df92:	693b      	ldr	r3, [r7, #16]
 800df94:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800df98:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_nRST_STDBY) != 0U)
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	f003 0304 	and.w	r3, r3, #4
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d009      	beq.n	800dfb8 <FLASH_OB_UserConfig+0x80>
    {
      /* nRST_STDBY option byte should be modified */
      assert_param(IS_OB_USER_STANDBY(UserConfig & FLASH_OPTR_nRST_STDBY));

      /* Set value and mask for nRST_STDBY option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STDBY);
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dfaa:	697a      	ldr	r2, [r7, #20]
 800dfac:	4313      	orrs	r3, r2
 800dfae:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nRST_STDBY;
 800dfb0:	693b      	ldr	r3, [r7, #16]
 800dfb2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800dfb6:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_nRST_SHDW) != 0U)
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d009      	beq.n	800dfd6 <FLASH_OB_UserConfig+0x9e>
    {
      /* nRST_SHDW option byte should be modified */
      assert_param(IS_OB_USER_SHUTDOWN(UserConfig & FLASH_OPTR_nRST_SHDW));

      /* Set value and mask for nRST_SHDW option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_SHDW);
 800dfc2:	683b      	ldr	r3, [r7, #0]
 800dfc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dfc8:	697a      	ldr	r2, [r7, #20]
 800dfca:	4313      	orrs	r3, r2
 800dfcc:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nRST_SHDW;
 800dfce:	693b      	ldr	r3, [r7, #16]
 800dfd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800dfd4:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_IWDG_SW) != 0U)
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	f003 0308 	and.w	r3, r3, #8
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d009      	beq.n	800dff4 <FLASH_OB_UserConfig+0xbc>
    {
      /* IWDG_SW option byte should be modified */
      assert_param(IS_OB_USER_IWDG(UserConfig & FLASH_OPTR_IWDG_SW));

      /* Set value and mask for IWDG_SW option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_SW);
 800dfe0:	683b      	ldr	r3, [r7, #0]
 800dfe2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dfe6:	697a      	ldr	r2, [r7, #20]
 800dfe8:	4313      	orrs	r3, r2
 800dfea:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_IWDG_SW;
 800dfec:	693b      	ldr	r3, [r7, #16]
 800dfee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dff2:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_IWDG_STOP) != 0U)
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	f003 0310 	and.w	r3, r3, #16
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d009      	beq.n	800e012 <FLASH_OB_UserConfig+0xda>
    {
      /* IWDG_STOP option byte should be modified */
      assert_param(IS_OB_USER_IWDG_STOP(UserConfig & FLASH_OPTR_IWDG_STOP));

      /* Set value and mask for IWDG_STOP option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STOP);
 800dffe:	683b      	ldr	r3, [r7, #0]
 800e000:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e004:	697a      	ldr	r2, [r7, #20]
 800e006:	4313      	orrs	r3, r2
 800e008:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_IWDG_STOP;
 800e00a:	693b      	ldr	r3, [r7, #16]
 800e00c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e010:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_IWDG_STDBY) != 0U)
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	f003 0320 	and.w	r3, r3, #32
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d009      	beq.n	800e030 <FLASH_OB_UserConfig+0xf8>
    {
      /* IWDG_STDBY option byte should be modified */
      assert_param(IS_OB_USER_IWDG_STDBY(UserConfig & FLASH_OPTR_IWDG_STDBY));

      /* Set value and mask for IWDG_STDBY option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STDBY);
 800e01c:	683b      	ldr	r3, [r7, #0]
 800e01e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e022:	697a      	ldr	r2, [r7, #20]
 800e024:	4313      	orrs	r3, r2
 800e026:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_IWDG_STDBY;
 800e028:	693b      	ldr	r3, [r7, #16]
 800e02a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e02e:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_WWDG_SW) != 0U)
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e036:	2b00      	cmp	r3, #0
 800e038:	d009      	beq.n	800e04e <FLASH_OB_UserConfig+0x116>
    {
      /* WWDG_SW option byte should be modified */
      assert_param(IS_OB_USER_WWDG(UserConfig & FLASH_OPTR_WWDG_SW));

      /* Set value and mask for WWDG_SW option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_WWDG_SW);
 800e03a:	683b      	ldr	r3, [r7, #0]
 800e03c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e040:	697a      	ldr	r2, [r7, #20]
 800e042:	4313      	orrs	r3, r2
 800e044:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_WWDG_SW;
 800e046:	693b      	ldr	r3, [r7, #16]
 800e048:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e04c:	613b      	str	r3, [r7, #16]

#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    if((UserType & OB_USER_BFB2) != 0U)
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e054:	2b00      	cmp	r3, #0
 800e056:	d009      	beq.n	800e06c <FLASH_OB_UserConfig+0x134>
    {
      /* BFB2 option byte should be modified */
      assert_param(IS_OB_USER_BFB2(UserConfig & FLASH_OPTR_BFB2));

      /* Set value and mask for BFB2 option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_BFB2);
 800e058:	683b      	ldr	r3, [r7, #0]
 800e05a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e05e:	697a      	ldr	r2, [r7, #20]
 800e060:	4313      	orrs	r3, r2
 800e062:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_BFB2;
 800e064:	693b      	ldr	r3, [r7, #16]
 800e066:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e06a:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_DUALBANK) != 0U)
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e072:	2b00      	cmp	r3, #0
 800e074:	d009      	beq.n	800e08a <FLASH_OB_UserConfig+0x152>
#else
      /* DUALBANK option byte should be modified */
      assert_param(IS_OB_USER_DUALBANK(UserConfig & FLASH_OPTR_DUALBANK));

      /* Set value and mask for DUALBANK option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_DUALBANK);
 800e076:	683b      	ldr	r3, [r7, #0]
 800e078:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e07c:	697a      	ldr	r2, [r7, #20]
 800e07e:	4313      	orrs	r3, r2
 800e080:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_DUALBANK;
 800e082:	693b      	ldr	r3, [r7, #16]
 800e084:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800e088:	613b      	str	r3, [r7, #16]
#endif
    }
#endif

    if((UserType & OB_USER_nBOOT1) != 0U)
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e090:	2b00      	cmp	r3, #0
 800e092:	d009      	beq.n	800e0a8 <FLASH_OB_UserConfig+0x170>
    {
      /* nBOOT1 option byte should be modified */
      assert_param(IS_OB_USER_BOOT1(UserConfig & FLASH_OPTR_nBOOT1));

      /* Set value and mask for nBOOT1 option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT1);
 800e094:	683b      	ldr	r3, [r7, #0]
 800e096:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e09a:	697a      	ldr	r2, [r7, #20]
 800e09c:	4313      	orrs	r3, r2
 800e09e:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nBOOT1;
 800e0a0:	693b      	ldr	r3, [r7, #16]
 800e0a2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e0a6:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_SRAM2_PE) != 0U)
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d009      	beq.n	800e0c6 <FLASH_OB_UserConfig+0x18e>
    {
      /* SRAM2_PE option byte should be modified */
      assert_param(IS_OB_USER_SRAM2_PARITY(UserConfig & FLASH_OPTR_SRAM2_PE));

      /* Set value and mask for SRAM2_PE option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_PE);
 800e0b2:	683b      	ldr	r3, [r7, #0]
 800e0b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e0b8:	697a      	ldr	r2, [r7, #20]
 800e0ba:	4313      	orrs	r3, r2
 800e0bc:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_SRAM2_PE;
 800e0be:	693b      	ldr	r3, [r7, #16]
 800e0c0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e0c4:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_SRAM2_RST) != 0U)
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d009      	beq.n	800e0e4 <FLASH_OB_UserConfig+0x1ac>
    {
      /* SRAM2_RST option byte should be modified */
      assert_param(IS_OB_USER_SRAM2_RST(UserConfig & FLASH_OPTR_SRAM2_RST));

      /* Set value and mask for SRAM2_RST option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_RST);
 800e0d0:	683b      	ldr	r3, [r7, #0]
 800e0d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e0d6:	697a      	ldr	r2, [r7, #20]
 800e0d8:	4313      	orrs	r3, r2
 800e0da:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_SRAM2_RST;
 800e0dc:	693b      	ldr	r3, [r7, #16]
 800e0de:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800e0e2:	613b      	str	r3, [r7, #16]
      optr_reg_mask |= FLASH_OPTR_nBOOT0;
    }
#endif

    /* Configure the option bytes register */
    MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val);
 800e0e4:	4b0f      	ldr	r3, [pc, #60]	@ (800e124 <FLASH_OB_UserConfig+0x1ec>)
 800e0e6:	6a1a      	ldr	r2, [r3, #32]
 800e0e8:	693b      	ldr	r3, [r7, #16]
 800e0ea:	43db      	mvns	r3, r3
 800e0ec:	401a      	ands	r2, r3
 800e0ee:	490d      	ldr	r1, [pc, #52]	@ (800e124 <FLASH_OB_UserConfig+0x1ec>)
 800e0f0:	697b      	ldr	r3, [r7, #20]
 800e0f2:	4313      	orrs	r3, r2
 800e0f4:	620b      	str	r3, [r1, #32]

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800e0f6:	4b0b      	ldr	r3, [pc, #44]	@ (800e124 <FLASH_OB_UserConfig+0x1ec>)
 800e0f8:	695b      	ldr	r3, [r3, #20]
 800e0fa:	4a0a      	ldr	r2, [pc, #40]	@ (800e124 <FLASH_OB_UserConfig+0x1ec>)
 800e0fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e100:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800e102:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800e106:	f7ff fbd3 	bl	800d8b0 <FLASH_WaitForLastOperation>
 800e10a:	4603      	mov	r3, r0
 800e10c:	73fb      	strb	r3, [r7, #15]

    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800e10e:	4b05      	ldr	r3, [pc, #20]	@ (800e124 <FLASH_OB_UserConfig+0x1ec>)
 800e110:	695b      	ldr	r3, [r3, #20]
 800e112:	4a04      	ldr	r2, [pc, #16]	@ (800e124 <FLASH_OB_UserConfig+0x1ec>)
 800e114:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e118:	6153      	str	r3, [r2, #20]
  }

  return status;
 800e11a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e11c:	4618      	mov	r0, r3
 800e11e:	3718      	adds	r7, #24
 800e120:	46bd      	mov	sp, r7
 800e122:	bd80      	pop	{r7, pc}
 800e124:	40022000 	.word	0x40022000

0800e128 <FLASH_OB_PCROPConfig>:
  *          This parameter can be an address between PCROPStartAddr and end of the bank
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_PCROPConfig(uint32_t PCROPConfig, uint32_t PCROPStartAddr, uint32_t PCROPEndAddr)
{
 800e128:	b580      	push	{r7, lr}
 800e12a:	b088      	sub	sp, #32
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	60f8      	str	r0, [r7, #12]
 800e130:	60b9      	str	r1, [r7, #8]
 800e132:	607a      	str	r2, [r7, #4]
  assert_param(IS_OB_PCROP_RDP(PCROPConfig & FLASH_PCROP1ER_PCROP_RDP));
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROPStartAddr));
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROPEndAddr));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800e134:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800e138:	f7ff fbba 	bl	800d8b0 <FLASH_WaitForLastOperation>
 800e13c:	4603      	mov	r3, r0
 800e13e:	77fb      	strb	r3, [r7, #31]

  if(status == HAL_OK)
 800e140:	7ffb      	ldrb	r3, [r7, #31]
 800e142:	2b00      	cmp	r3, #0
 800e144:	f040 808c 	bne.w	800e260 <FLASH_OB_PCROPConfig+0x138>
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Get the information about the bank swapping */
    if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0U)
 800e148:	4b48      	ldr	r3, [pc, #288]	@ (800e26c <FLASH_OB_PCROPConfig+0x144>)
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e150:	2b00      	cmp	r3, #0
 800e152:	d115      	bne.n	800e180 <FLASH_OB_PCROPConfig+0x58>
    {
      bank1_addr = FLASH_BASE;
 800e154:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e158:	61bb      	str	r3, [r7, #24]
      bank2_addr = FLASH_BASE + FLASH_BANK_SIZE;
 800e15a:	4b45      	ldr	r3, [pc, #276]	@ (800e270 <FLASH_OB_PCROPConfig+0x148>)
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	b29b      	uxth	r3, r3
 800e160:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e164:	4293      	cmp	r3, r2
 800e166:	d008      	beq.n	800e17a <FLASH_OB_PCROPConfig+0x52>
 800e168:	4b41      	ldr	r3, [pc, #260]	@ (800e270 <FLASH_OB_PCROPConfig+0x148>)
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	029b      	lsls	r3, r3, #10
 800e16e:	085a      	lsrs	r2, r3, #1
 800e170:	4b40      	ldr	r3, [pc, #256]	@ (800e274 <FLASH_OB_PCROPConfig+0x14c>)
 800e172:	4013      	ands	r3, r2
 800e174:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800e178:	e000      	b.n	800e17c <FLASH_OB_PCROPConfig+0x54>
 800e17a:	4b3f      	ldr	r3, [pc, #252]	@ (800e278 <FLASH_OB_PCROPConfig+0x150>)
 800e17c:	617b      	str	r3, [r7, #20]
 800e17e:	e014      	b.n	800e1aa <FLASH_OB_PCROPConfig+0x82>
    }
    else
    {
      bank1_addr = FLASH_BASE + FLASH_BANK_SIZE;
 800e180:	4b3b      	ldr	r3, [pc, #236]	@ (800e270 <FLASH_OB_PCROPConfig+0x148>)
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	b29b      	uxth	r3, r3
 800e186:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e18a:	4293      	cmp	r3, r2
 800e18c:	d008      	beq.n	800e1a0 <FLASH_OB_PCROPConfig+0x78>
 800e18e:	4b38      	ldr	r3, [pc, #224]	@ (800e270 <FLASH_OB_PCROPConfig+0x148>)
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	029b      	lsls	r3, r3, #10
 800e194:	085a      	lsrs	r2, r3, #1
 800e196:	4b37      	ldr	r3, [pc, #220]	@ (800e274 <FLASH_OB_PCROPConfig+0x14c>)
 800e198:	4013      	ands	r3, r2
 800e19a:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800e19e:	e000      	b.n	800e1a2 <FLASH_OB_PCROPConfig+0x7a>
 800e1a0:	4b35      	ldr	r3, [pc, #212]	@ (800e278 <FLASH_OB_PCROPConfig+0x150>)
 800e1a2:	61bb      	str	r3, [r7, #24]
      bank2_addr = FLASH_BASE;
 800e1a4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e1a8:	617b      	str	r3, [r7, #20]
    }
    else
#endif
    {
      /* Configure the Proprietary code readout protection */
      if((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_1)
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	f003 0303 	and.w	r3, r3, #3
 800e1b0:	2b01      	cmp	r3, #1
 800e1b2:	d11a      	bne.n	800e1ea <FLASH_OB_PCROPConfig+0xc2>
      {
        reg_value = ((PCROPStartAddr - bank1_addr) >> 3);
 800e1b4:	68ba      	ldr	r2, [r7, #8]
 800e1b6:	69bb      	ldr	r3, [r7, #24]
 800e1b8:	1ad3      	subs	r3, r2, r3
 800e1ba:	08db      	lsrs	r3, r3, #3
 800e1bc:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP1SR, FLASH_PCROP1SR_PCROP1_STRT, reg_value);
 800e1be:	4b2f      	ldr	r3, [pc, #188]	@ (800e27c <FLASH_OB_PCROPConfig+0x154>)
 800e1c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1c2:	0c1b      	lsrs	r3, r3, #16
 800e1c4:	041b      	lsls	r3, r3, #16
 800e1c6:	492d      	ldr	r1, [pc, #180]	@ (800e27c <FLASH_OB_PCROPConfig+0x154>)
 800e1c8:	693a      	ldr	r2, [r7, #16]
 800e1ca:	4313      	orrs	r3, r2
 800e1cc:	624b      	str	r3, [r1, #36]	@ 0x24

        reg_value = ((PCROPEndAddr - bank1_addr) >> 3);
 800e1ce:	687a      	ldr	r2, [r7, #4]
 800e1d0:	69bb      	ldr	r3, [r7, #24]
 800e1d2:	1ad3      	subs	r3, r2, r3
 800e1d4:	08db      	lsrs	r3, r3, #3
 800e1d6:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP1_END, reg_value);
 800e1d8:	4b28      	ldr	r3, [pc, #160]	@ (800e27c <FLASH_OB_PCROPConfig+0x154>)
 800e1da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1dc:	0c1b      	lsrs	r3, r3, #16
 800e1de:	041b      	lsls	r3, r3, #16
 800e1e0:	4926      	ldr	r1, [pc, #152]	@ (800e27c <FLASH_OB_PCROPConfig+0x154>)
 800e1e2:	693a      	ldr	r2, [r7, #16]
 800e1e4:	4313      	orrs	r3, r2
 800e1e6:	628b      	str	r3, [r1, #40]	@ 0x28
 800e1e8:	e01e      	b.n	800e228 <FLASH_OB_PCROPConfig+0x100>
      }
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      else if((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_2)
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	f003 0303 	and.w	r3, r3, #3
 800e1f0:	2b02      	cmp	r3, #2
 800e1f2:	d119      	bne.n	800e228 <FLASH_OB_PCROPConfig+0x100>
      {
        reg_value = ((PCROPStartAddr - bank2_addr) >> 3);
 800e1f4:	68ba      	ldr	r2, [r7, #8]
 800e1f6:	697b      	ldr	r3, [r7, #20]
 800e1f8:	1ad3      	subs	r3, r2, r3
 800e1fa:	08db      	lsrs	r3, r3, #3
 800e1fc:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP2SR, FLASH_PCROP2SR_PCROP2_STRT, reg_value);
 800e1fe:	4b1f      	ldr	r3, [pc, #124]	@ (800e27c <FLASH_OB_PCROPConfig+0x154>)
 800e200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e202:	0c1b      	lsrs	r3, r3, #16
 800e204:	041b      	lsls	r3, r3, #16
 800e206:	491d      	ldr	r1, [pc, #116]	@ (800e27c <FLASH_OB_PCROPConfig+0x154>)
 800e208:	693a      	ldr	r2, [r7, #16]
 800e20a:	4313      	orrs	r3, r2
 800e20c:	644b      	str	r3, [r1, #68]	@ 0x44

        reg_value = ((PCROPEndAddr - bank2_addr) >> 3);
 800e20e:	687a      	ldr	r2, [r7, #4]
 800e210:	697b      	ldr	r3, [r7, #20]
 800e212:	1ad3      	subs	r3, r2, r3
 800e214:	08db      	lsrs	r3, r3, #3
 800e216:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP2ER, FLASH_PCROP2ER_PCROP2_END, reg_value);
 800e218:	4b18      	ldr	r3, [pc, #96]	@ (800e27c <FLASH_OB_PCROPConfig+0x154>)
 800e21a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e21c:	0c1b      	lsrs	r3, r3, #16
 800e21e:	041b      	lsls	r3, r3, #16
 800e220:	4916      	ldr	r1, [pc, #88]	@ (800e27c <FLASH_OB_PCROPConfig+0x154>)
 800e222:	693a      	ldr	r2, [r7, #16]
 800e224:	4313      	orrs	r3, r2
 800e226:	648b      	str	r3, [r1, #72]	@ 0x48
      {
        /* Nothing to do */
      }
    }

    MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP_RDP, (PCROPConfig & FLASH_PCROP1ER_PCROP_RDP));
 800e228:	4b14      	ldr	r3, [pc, #80]	@ (800e27c <FLASH_OB_PCROPConfig+0x154>)
 800e22a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e22c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e236:	4911      	ldr	r1, [pc, #68]	@ (800e27c <FLASH_OB_PCROPConfig+0x154>)
 800e238:	4313      	orrs	r3, r2
 800e23a:	628b      	str	r3, [r1, #40]	@ 0x28

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800e23c:	4b0f      	ldr	r3, [pc, #60]	@ (800e27c <FLASH_OB_PCROPConfig+0x154>)
 800e23e:	695b      	ldr	r3, [r3, #20]
 800e240:	4a0e      	ldr	r2, [pc, #56]	@ (800e27c <FLASH_OB_PCROPConfig+0x154>)
 800e242:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e246:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800e248:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800e24c:	f7ff fb30 	bl	800d8b0 <FLASH_WaitForLastOperation>
 800e250:	4603      	mov	r3, r0
 800e252:	77fb      	strb	r3, [r7, #31]

    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800e254:	4b09      	ldr	r3, [pc, #36]	@ (800e27c <FLASH_OB_PCROPConfig+0x154>)
 800e256:	695b      	ldr	r3, [r3, #20]
 800e258:	4a08      	ldr	r2, [pc, #32]	@ (800e27c <FLASH_OB_PCROPConfig+0x154>)
 800e25a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e25e:	6153      	str	r3, [r2, #20]
  }

  return status;
 800e260:	7ffb      	ldrb	r3, [r7, #31]
}
 800e262:	4618      	mov	r0, r3
 800e264:	3720      	adds	r7, #32
 800e266:	46bd      	mov	sp, r7
 800e268:	bd80      	pop	{r7, pc}
 800e26a:	bf00      	nop
 800e26c:	40010000 	.word	0x40010000
 800e270:	1fff75e0 	.word	0x1fff75e0
 800e274:	01fffe00 	.word	0x01fffe00
 800e278:	08080000 	.word	0x08080000
 800e27c:	40022000 	.word	0x40022000

0800e280 <FLASH_OB_GetWRP>:
  *                        the write protected area
  *
  * @retval None
  */
static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t * WRPStartOffset, uint32_t * WRDPEndOffset)
{
 800e280:	b480      	push	{r7}
 800e282:	b085      	sub	sp, #20
 800e284:	af00      	add	r7, sp, #0
 800e286:	60f8      	str	r0, [r7, #12]
 800e288:	60b9      	str	r1, [r7, #8]
 800e28a:	607a      	str	r2, [r7, #4]
  /* Get the configuration of the write protected area */
  if(WRPArea == OB_WRPAREA_BANK1_AREAA)
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d10b      	bne.n	800e2aa <FLASH_OB_GetWRP+0x2a>
  {
    *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_STRT);
 800e292:	4b1f      	ldr	r3, [pc, #124]	@ (800e310 <FLASH_OB_GetWRP+0x90>)
 800e294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e296:	b2da      	uxtb	r2, r3
 800e298:	68bb      	ldr	r3, [r7, #8]
 800e29a:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_END) >> 16);
 800e29c:	4b1c      	ldr	r3, [pc, #112]	@ (800e310 <FLASH_OB_GetWRP+0x90>)
 800e29e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2a0:	0c1b      	lsrs	r3, r3, #16
 800e2a2:	b2da      	uxtb	r2, r3
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	601a      	str	r2, [r3, #0]
#endif
  else
  {
    /* Nothing to do */
  }
}
 800e2a8:	e02b      	b.n	800e302 <FLASH_OB_GetWRP+0x82>
  else if(WRPArea == OB_WRPAREA_BANK1_AREAB)
 800e2aa:	68fb      	ldr	r3, [r7, #12]
 800e2ac:	2b01      	cmp	r3, #1
 800e2ae:	d10b      	bne.n	800e2c8 <FLASH_OB_GetWRP+0x48>
    *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_STRT);
 800e2b0:	4b17      	ldr	r3, [pc, #92]	@ (800e310 <FLASH_OB_GetWRP+0x90>)
 800e2b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2b4:	b2da      	uxtb	r2, r3
 800e2b6:	68bb      	ldr	r3, [r7, #8]
 800e2b8:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_END) >> 16);
 800e2ba:	4b15      	ldr	r3, [pc, #84]	@ (800e310 <FLASH_OB_GetWRP+0x90>)
 800e2bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2be:	0c1b      	lsrs	r3, r3, #16
 800e2c0:	b2da      	uxtb	r2, r3
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	601a      	str	r2, [r3, #0]
}
 800e2c6:	e01c      	b.n	800e302 <FLASH_OB_GetWRP+0x82>
  else if(WRPArea == OB_WRPAREA_BANK2_AREAA)
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	2b02      	cmp	r3, #2
 800e2cc:	d10b      	bne.n	800e2e6 <FLASH_OB_GetWRP+0x66>
    *WRPStartOffset = READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_STRT);
 800e2ce:	4b10      	ldr	r3, [pc, #64]	@ (800e310 <FLASH_OB_GetWRP+0x90>)
 800e2d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e2d2:	b2da      	uxtb	r2, r3
 800e2d4:	68bb      	ldr	r3, [r7, #8]
 800e2d6:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_END) >> 16);
 800e2d8:	4b0d      	ldr	r3, [pc, #52]	@ (800e310 <FLASH_OB_GetWRP+0x90>)
 800e2da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e2dc:	0c1b      	lsrs	r3, r3, #16
 800e2de:	b2da      	uxtb	r2, r3
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	601a      	str	r2, [r3, #0]
}
 800e2e4:	e00d      	b.n	800e302 <FLASH_OB_GetWRP+0x82>
  else if(WRPArea == OB_WRPAREA_BANK2_AREAB)
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	2b04      	cmp	r3, #4
 800e2ea:	d10a      	bne.n	800e302 <FLASH_OB_GetWRP+0x82>
    *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_STRT);
 800e2ec:	4b08      	ldr	r3, [pc, #32]	@ (800e310 <FLASH_OB_GetWRP+0x90>)
 800e2ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2f0:	b2da      	uxtb	r2, r3
 800e2f2:	68bb      	ldr	r3, [r7, #8]
 800e2f4:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_END) >> 16);
 800e2f6:	4b06      	ldr	r3, [pc, #24]	@ (800e310 <FLASH_OB_GetWRP+0x90>)
 800e2f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2fa:	0c1b      	lsrs	r3, r3, #16
 800e2fc:	b2da      	uxtb	r2, r3
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	601a      	str	r2, [r3, #0]
}
 800e302:	bf00      	nop
 800e304:	3714      	adds	r7, #20
 800e306:	46bd      	mov	sp, r7
 800e308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e30c:	4770      	bx	lr
 800e30e:	bf00      	nop
 800e310:	40022000 	.word	0x40022000

0800e314 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint32_t FLASH_OB_GetRDP(void)
{
 800e314:	b480      	push	{r7}
 800e316:	b083      	sub	sp, #12
 800e318:	af00      	add	r7, sp, #0
  uint32_t rdp_level = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP);
 800e31a:	4b0a      	ldr	r3, [pc, #40]	@ (800e344 <FLASH_OB_GetRDP+0x30>)
 800e31c:	6a1b      	ldr	r3, [r3, #32]
 800e31e:	b2db      	uxtb	r3, r3
 800e320:	607b      	str	r3, [r7, #4]

  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_2))
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	2baa      	cmp	r3, #170	@ 0xaa
 800e326:	d004      	beq.n	800e332 <FLASH_OB_GetRDP+0x1e>
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	2bcc      	cmp	r3, #204	@ 0xcc
 800e32c:	d001      	beq.n	800e332 <FLASH_OB_GetRDP+0x1e>
  {
    return (OB_RDP_LEVEL_1);
 800e32e:	23bb      	movs	r3, #187	@ 0xbb
 800e330:	e002      	b.n	800e338 <FLASH_OB_GetRDP+0x24>
  }
  else
  {
    return (READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP));
 800e332:	4b04      	ldr	r3, [pc, #16]	@ (800e344 <FLASH_OB_GetRDP+0x30>)
 800e334:	6a1b      	ldr	r3, [r3, #32]
 800e336:	b2db      	uxtb	r3, r3
  }
}
 800e338:	4618      	mov	r0, r3
 800e33a:	370c      	adds	r7, #12
 800e33c:	46bd      	mov	sp, r7
 800e33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e342:	4770      	bx	lr
 800e344:	40022000 	.word	0x40022000

0800e348 <FLASH_OB_GetUser>:
  *         BOR_LEV(Bit8-10), nRST_STOP(Bit12), nRST_STDBY(Bit13), nRST_SHDW(Bit14),
  *         IWDG_SW(Bit16), IWDG_STOP(Bit17), IWDG_STDBY(Bit18), WWDG_SW(Bit19),
  *         nBOOT1(Bit23), SRAM2_PE(Bit24), SRAM2_RST(Bit25), nSWBOOT0(Bit26) and nBOOT0(Bit27).
  */
static uint32_t FLASH_OB_GetUser(void)
{
 800e348:	b480      	push	{r7}
 800e34a:	b083      	sub	sp, #12
 800e34c:	af00      	add	r7, sp, #0
  uint32_t user_config = READ_REG(FLASH->OPTR);
 800e34e:	4b07      	ldr	r3, [pc, #28]	@ (800e36c <FLASH_OB_GetUser+0x24>)
 800e350:	6a1b      	ldr	r3, [r3, #32]
 800e352:	607b      	str	r3, [r7, #4]
  CLEAR_BIT(user_config, FLASH_OPTR_RDP);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800e35a:	607b      	str	r3, [r7, #4]

  return user_config;
 800e35c:	687b      	ldr	r3, [r7, #4]
}
 800e35e:	4618      	mov	r0, r3
 800e360:	370c      	adds	r7, #12
 800e362:	46bd      	mov	sp, r7
 800e364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e368:	4770      	bx	lr
 800e36a:	bf00      	nop
 800e36c:	40022000 	.word	0x40022000

0800e370 <FLASH_OB_GetPCROP>:
  *                       the Proprietary code readout protection
  *
  * @retval None
  */
static void FLASH_OB_GetPCROP(uint32_t * PCROPConfig, uint32_t * PCROPStartAddr, uint32_t * PCROPEndAddr)
{
 800e370:	b480      	push	{r7}
 800e372:	b089      	sub	sp, #36	@ 0x24
 800e374:	af00      	add	r7, sp, #0
 800e376:	60f8      	str	r0, [r7, #12]
 800e378:	60b9      	str	r1, [r7, #8]
 800e37a:	607a      	str	r2, [r7, #4]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
  /* Get the information about the bank swapping */
  if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0U)
 800e37c:	4b3b      	ldr	r3, [pc, #236]	@ (800e46c <FLASH_OB_GetPCROP+0xfc>)
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e384:	2b00      	cmp	r3, #0
 800e386:	d115      	bne.n	800e3b4 <FLASH_OB_GetPCROP+0x44>
  {
    bank1_addr = FLASH_BASE;
 800e388:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e38c:	61fb      	str	r3, [r7, #28]
    bank2_addr = FLASH_BASE + FLASH_BANK_SIZE;
 800e38e:	4b38      	ldr	r3, [pc, #224]	@ (800e470 <FLASH_OB_GetPCROP+0x100>)
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	b29b      	uxth	r3, r3
 800e394:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e398:	4293      	cmp	r3, r2
 800e39a:	d008      	beq.n	800e3ae <FLASH_OB_GetPCROP+0x3e>
 800e39c:	4b34      	ldr	r3, [pc, #208]	@ (800e470 <FLASH_OB_GetPCROP+0x100>)
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	029b      	lsls	r3, r3, #10
 800e3a2:	085a      	lsrs	r2, r3, #1
 800e3a4:	4b33      	ldr	r3, [pc, #204]	@ (800e474 <FLASH_OB_GetPCROP+0x104>)
 800e3a6:	4013      	ands	r3, r2
 800e3a8:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800e3ac:	e000      	b.n	800e3b0 <FLASH_OB_GetPCROP+0x40>
 800e3ae:	4b32      	ldr	r3, [pc, #200]	@ (800e478 <FLASH_OB_GetPCROP+0x108>)
 800e3b0:	61bb      	str	r3, [r7, #24]
 800e3b2:	e014      	b.n	800e3de <FLASH_OB_GetPCROP+0x6e>
  }
  else
  {
    bank1_addr = FLASH_BASE + FLASH_BANK_SIZE;
 800e3b4:	4b2e      	ldr	r3, [pc, #184]	@ (800e470 <FLASH_OB_GetPCROP+0x100>)
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	b29b      	uxth	r3, r3
 800e3ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e3be:	4293      	cmp	r3, r2
 800e3c0:	d008      	beq.n	800e3d4 <FLASH_OB_GetPCROP+0x64>
 800e3c2:	4b2b      	ldr	r3, [pc, #172]	@ (800e470 <FLASH_OB_GetPCROP+0x100>)
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	029b      	lsls	r3, r3, #10
 800e3c8:	085a      	lsrs	r2, r3, #1
 800e3ca:	4b2a      	ldr	r3, [pc, #168]	@ (800e474 <FLASH_OB_GetPCROP+0x104>)
 800e3cc:	4013      	ands	r3, r2
 800e3ce:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800e3d2:	e000      	b.n	800e3d6 <FLASH_OB_GetPCROP+0x66>
 800e3d4:	4b28      	ldr	r3, [pc, #160]	@ (800e478 <FLASH_OB_GetPCROP+0x108>)
 800e3d6:	61fb      	str	r3, [r7, #28]
    bank2_addr = FLASH_BASE;
 800e3d8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e3dc:	61bb      	str	r3, [r7, #24]
    }
  }
  else
#endif
  {
    if(((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_1)
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	f003 0303 	and.w	r3, r3, #3
 800e3e6:	2b01      	cmp	r3, #1
 800e3e8:	d115      	bne.n	800e416 <FLASH_OB_GetPCROP+0xa6>
    {
      reg_value       = (READ_REG(FLASH->PCROP1SR) & FLASH_PCROP1SR_PCROP1_STRT);
 800e3ea:	4b24      	ldr	r3, [pc, #144]	@ (800e47c <FLASH_OB_GetPCROP+0x10c>)
 800e3ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3ee:	b29b      	uxth	r3, r3
 800e3f0:	617b      	str	r3, [r7, #20]
      *PCROPStartAddr = (reg_value << 3) + bank1_addr;
 800e3f2:	697b      	ldr	r3, [r7, #20]
 800e3f4:	00da      	lsls	r2, r3, #3
 800e3f6:	69fb      	ldr	r3, [r7, #28]
 800e3f8:	441a      	add	r2, r3
 800e3fa:	68bb      	ldr	r3, [r7, #8]
 800e3fc:	601a      	str	r2, [r3, #0]

      reg_value     = (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP1_END);
 800e3fe:	4b1f      	ldr	r3, [pc, #124]	@ (800e47c <FLASH_OB_GetPCROP+0x10c>)
 800e400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e402:	b29b      	uxth	r3, r3
 800e404:	617b      	str	r3, [r7, #20]
      *PCROPEndAddr = (reg_value << 3) + bank1_addr + 0x7U;
 800e406:	697b      	ldr	r3, [r7, #20]
 800e408:	00da      	lsls	r2, r3, #3
 800e40a:	69fb      	ldr	r3, [r7, #28]
 800e40c:	4413      	add	r3, r2
 800e40e:	1dda      	adds	r2, r3, #7
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	601a      	str	r2, [r3, #0]
 800e414:	e01a      	b.n	800e44c <FLASH_OB_GetPCROP+0xdc>
    }
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    else if(((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_2)
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	f003 0303 	and.w	r3, r3, #3
 800e41e:	2b02      	cmp	r3, #2
 800e420:	d114      	bne.n	800e44c <FLASH_OB_GetPCROP+0xdc>
    {
      reg_value       = (READ_REG(FLASH->PCROP2SR) & FLASH_PCROP2SR_PCROP2_STRT);
 800e422:	4b16      	ldr	r3, [pc, #88]	@ (800e47c <FLASH_OB_GetPCROP+0x10c>)
 800e424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e426:	b29b      	uxth	r3, r3
 800e428:	617b      	str	r3, [r7, #20]
      *PCROPStartAddr = (reg_value << 3) + bank2_addr;
 800e42a:	697b      	ldr	r3, [r7, #20]
 800e42c:	00da      	lsls	r2, r3, #3
 800e42e:	69bb      	ldr	r3, [r7, #24]
 800e430:	441a      	add	r2, r3
 800e432:	68bb      	ldr	r3, [r7, #8]
 800e434:	601a      	str	r2, [r3, #0]

      reg_value     = (READ_REG(FLASH->PCROP2ER) & FLASH_PCROP2ER_PCROP2_END);
 800e436:	4b11      	ldr	r3, [pc, #68]	@ (800e47c <FLASH_OB_GetPCROP+0x10c>)
 800e438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e43a:	b29b      	uxth	r3, r3
 800e43c:	617b      	str	r3, [r7, #20]
      *PCROPEndAddr = (reg_value << 3) + bank2_addr + 0x7U;
 800e43e:	697b      	ldr	r3, [r7, #20]
 800e440:	00da      	lsls	r2, r3, #3
 800e442:	69bb      	ldr	r3, [r7, #24]
 800e444:	4413      	add	r3, r2
 800e446:	1dda      	adds	r2, r3, #7
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	601a      	str	r2, [r3, #0]
    {
      /* Nothing to do */
    }
  }

  *PCROPConfig |= (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP_RDP);
 800e44c:	4b0b      	ldr	r3, [pc, #44]	@ (800e47c <FLASH_OB_GetPCROP+0x10c>)
 800e44e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e450:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	431a      	orrs	r2, r3
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	601a      	str	r2, [r3, #0]
}
 800e45e:	bf00      	nop
 800e460:	3724      	adds	r7, #36	@ 0x24
 800e462:	46bd      	mov	sp, r7
 800e464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e468:	4770      	bx	lr
 800e46a:	bf00      	nop
 800e46c:	40010000 	.word	0x40010000
 800e470:	1fff75e0 	.word	0x1fff75e0
 800e474:	01fffe00 	.word	0x01fffe00
 800e478:	08080000 	.word	0x08080000
 800e47c:	40022000 	.word	0x40022000

0800e480 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800e480:	b480      	push	{r7}
 800e482:	b087      	sub	sp, #28
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]
 800e488:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800e48a:	2300      	movs	r3, #0
 800e48c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800e48e:	e17f      	b.n	800e790 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800e490:	683b      	ldr	r3, [r7, #0]
 800e492:	681a      	ldr	r2, [r3, #0]
 800e494:	2101      	movs	r1, #1
 800e496:	697b      	ldr	r3, [r7, #20]
 800e498:	fa01 f303 	lsl.w	r3, r1, r3
 800e49c:	4013      	ands	r3, r2
 800e49e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	f000 8171 	beq.w	800e78a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800e4a8:	683b      	ldr	r3, [r7, #0]
 800e4aa:	685b      	ldr	r3, [r3, #4]
 800e4ac:	f003 0303 	and.w	r3, r3, #3
 800e4b0:	2b01      	cmp	r3, #1
 800e4b2:	d005      	beq.n	800e4c0 <HAL_GPIO_Init+0x40>
 800e4b4:	683b      	ldr	r3, [r7, #0]
 800e4b6:	685b      	ldr	r3, [r3, #4]
 800e4b8:	f003 0303 	and.w	r3, r3, #3
 800e4bc:	2b02      	cmp	r3, #2
 800e4be:	d130      	bne.n	800e522 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	689b      	ldr	r3, [r3, #8]
 800e4c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800e4c6:	697b      	ldr	r3, [r7, #20]
 800e4c8:	005b      	lsls	r3, r3, #1
 800e4ca:	2203      	movs	r2, #3
 800e4cc:	fa02 f303 	lsl.w	r3, r2, r3
 800e4d0:	43db      	mvns	r3, r3
 800e4d2:	693a      	ldr	r2, [r7, #16]
 800e4d4:	4013      	ands	r3, r2
 800e4d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800e4d8:	683b      	ldr	r3, [r7, #0]
 800e4da:	68da      	ldr	r2, [r3, #12]
 800e4dc:	697b      	ldr	r3, [r7, #20]
 800e4de:	005b      	lsls	r3, r3, #1
 800e4e0:	fa02 f303 	lsl.w	r3, r2, r3
 800e4e4:	693a      	ldr	r2, [r7, #16]
 800e4e6:	4313      	orrs	r3, r2
 800e4e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	693a      	ldr	r2, [r7, #16]
 800e4ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	685b      	ldr	r3, [r3, #4]
 800e4f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800e4f6:	2201      	movs	r2, #1
 800e4f8:	697b      	ldr	r3, [r7, #20]
 800e4fa:	fa02 f303 	lsl.w	r3, r2, r3
 800e4fe:	43db      	mvns	r3, r3
 800e500:	693a      	ldr	r2, [r7, #16]
 800e502:	4013      	ands	r3, r2
 800e504:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800e506:	683b      	ldr	r3, [r7, #0]
 800e508:	685b      	ldr	r3, [r3, #4]
 800e50a:	091b      	lsrs	r3, r3, #4
 800e50c:	f003 0201 	and.w	r2, r3, #1
 800e510:	697b      	ldr	r3, [r7, #20]
 800e512:	fa02 f303 	lsl.w	r3, r2, r3
 800e516:	693a      	ldr	r2, [r7, #16]
 800e518:	4313      	orrs	r3, r2
 800e51a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	693a      	ldr	r2, [r7, #16]
 800e520:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800e522:	683b      	ldr	r3, [r7, #0]
 800e524:	685b      	ldr	r3, [r3, #4]
 800e526:	f003 0303 	and.w	r3, r3, #3
 800e52a:	2b03      	cmp	r3, #3
 800e52c:	d118      	bne.n	800e560 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e532:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800e534:	2201      	movs	r2, #1
 800e536:	697b      	ldr	r3, [r7, #20]
 800e538:	fa02 f303 	lsl.w	r3, r2, r3
 800e53c:	43db      	mvns	r3, r3
 800e53e:	693a      	ldr	r2, [r7, #16]
 800e540:	4013      	ands	r3, r2
 800e542:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800e544:	683b      	ldr	r3, [r7, #0]
 800e546:	685b      	ldr	r3, [r3, #4]
 800e548:	08db      	lsrs	r3, r3, #3
 800e54a:	f003 0201 	and.w	r2, r3, #1
 800e54e:	697b      	ldr	r3, [r7, #20]
 800e550:	fa02 f303 	lsl.w	r3, r2, r3
 800e554:	693a      	ldr	r2, [r7, #16]
 800e556:	4313      	orrs	r3, r2
 800e558:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	693a      	ldr	r2, [r7, #16]
 800e55e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800e560:	683b      	ldr	r3, [r7, #0]
 800e562:	685b      	ldr	r3, [r3, #4]
 800e564:	f003 0303 	and.w	r3, r3, #3
 800e568:	2b03      	cmp	r3, #3
 800e56a:	d017      	beq.n	800e59c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	68db      	ldr	r3, [r3, #12]
 800e570:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800e572:	697b      	ldr	r3, [r7, #20]
 800e574:	005b      	lsls	r3, r3, #1
 800e576:	2203      	movs	r2, #3
 800e578:	fa02 f303 	lsl.w	r3, r2, r3
 800e57c:	43db      	mvns	r3, r3
 800e57e:	693a      	ldr	r2, [r7, #16]
 800e580:	4013      	ands	r3, r2
 800e582:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800e584:	683b      	ldr	r3, [r7, #0]
 800e586:	689a      	ldr	r2, [r3, #8]
 800e588:	697b      	ldr	r3, [r7, #20]
 800e58a:	005b      	lsls	r3, r3, #1
 800e58c:	fa02 f303 	lsl.w	r3, r2, r3
 800e590:	693a      	ldr	r2, [r7, #16]
 800e592:	4313      	orrs	r3, r2
 800e594:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	693a      	ldr	r2, [r7, #16]
 800e59a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800e59c:	683b      	ldr	r3, [r7, #0]
 800e59e:	685b      	ldr	r3, [r3, #4]
 800e5a0:	f003 0303 	and.w	r3, r3, #3
 800e5a4:	2b02      	cmp	r3, #2
 800e5a6:	d123      	bne.n	800e5f0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800e5a8:	697b      	ldr	r3, [r7, #20]
 800e5aa:	08da      	lsrs	r2, r3, #3
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	3208      	adds	r2, #8
 800e5b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e5b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800e5b6:	697b      	ldr	r3, [r7, #20]
 800e5b8:	f003 0307 	and.w	r3, r3, #7
 800e5bc:	009b      	lsls	r3, r3, #2
 800e5be:	220f      	movs	r2, #15
 800e5c0:	fa02 f303 	lsl.w	r3, r2, r3
 800e5c4:	43db      	mvns	r3, r3
 800e5c6:	693a      	ldr	r2, [r7, #16]
 800e5c8:	4013      	ands	r3, r2
 800e5ca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800e5cc:	683b      	ldr	r3, [r7, #0]
 800e5ce:	691a      	ldr	r2, [r3, #16]
 800e5d0:	697b      	ldr	r3, [r7, #20]
 800e5d2:	f003 0307 	and.w	r3, r3, #7
 800e5d6:	009b      	lsls	r3, r3, #2
 800e5d8:	fa02 f303 	lsl.w	r3, r2, r3
 800e5dc:	693a      	ldr	r2, [r7, #16]
 800e5de:	4313      	orrs	r3, r2
 800e5e0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800e5e2:	697b      	ldr	r3, [r7, #20]
 800e5e4:	08da      	lsrs	r2, r3, #3
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	3208      	adds	r2, #8
 800e5ea:	6939      	ldr	r1, [r7, #16]
 800e5ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800e5f6:	697b      	ldr	r3, [r7, #20]
 800e5f8:	005b      	lsls	r3, r3, #1
 800e5fa:	2203      	movs	r2, #3
 800e5fc:	fa02 f303 	lsl.w	r3, r2, r3
 800e600:	43db      	mvns	r3, r3
 800e602:	693a      	ldr	r2, [r7, #16]
 800e604:	4013      	ands	r3, r2
 800e606:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800e608:	683b      	ldr	r3, [r7, #0]
 800e60a:	685b      	ldr	r3, [r3, #4]
 800e60c:	f003 0203 	and.w	r2, r3, #3
 800e610:	697b      	ldr	r3, [r7, #20]
 800e612:	005b      	lsls	r3, r3, #1
 800e614:	fa02 f303 	lsl.w	r3, r2, r3
 800e618:	693a      	ldr	r2, [r7, #16]
 800e61a:	4313      	orrs	r3, r2
 800e61c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	693a      	ldr	r2, [r7, #16]
 800e622:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800e624:	683b      	ldr	r3, [r7, #0]
 800e626:	685b      	ldr	r3, [r3, #4]
 800e628:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	f000 80ac 	beq.w	800e78a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e632:	4b5f      	ldr	r3, [pc, #380]	@ (800e7b0 <HAL_GPIO_Init+0x330>)
 800e634:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e636:	4a5e      	ldr	r2, [pc, #376]	@ (800e7b0 <HAL_GPIO_Init+0x330>)
 800e638:	f043 0301 	orr.w	r3, r3, #1
 800e63c:	6613      	str	r3, [r2, #96]	@ 0x60
 800e63e:	4b5c      	ldr	r3, [pc, #368]	@ (800e7b0 <HAL_GPIO_Init+0x330>)
 800e640:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e642:	f003 0301 	and.w	r3, r3, #1
 800e646:	60bb      	str	r3, [r7, #8]
 800e648:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800e64a:	4a5a      	ldr	r2, [pc, #360]	@ (800e7b4 <HAL_GPIO_Init+0x334>)
 800e64c:	697b      	ldr	r3, [r7, #20]
 800e64e:	089b      	lsrs	r3, r3, #2
 800e650:	3302      	adds	r3, #2
 800e652:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e656:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800e658:	697b      	ldr	r3, [r7, #20]
 800e65a:	f003 0303 	and.w	r3, r3, #3
 800e65e:	009b      	lsls	r3, r3, #2
 800e660:	220f      	movs	r2, #15
 800e662:	fa02 f303 	lsl.w	r3, r2, r3
 800e666:	43db      	mvns	r3, r3
 800e668:	693a      	ldr	r2, [r7, #16]
 800e66a:	4013      	ands	r3, r2
 800e66c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800e674:	d025      	beq.n	800e6c2 <HAL_GPIO_Init+0x242>
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	4a4f      	ldr	r2, [pc, #316]	@ (800e7b8 <HAL_GPIO_Init+0x338>)
 800e67a:	4293      	cmp	r3, r2
 800e67c:	d01f      	beq.n	800e6be <HAL_GPIO_Init+0x23e>
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	4a4e      	ldr	r2, [pc, #312]	@ (800e7bc <HAL_GPIO_Init+0x33c>)
 800e682:	4293      	cmp	r3, r2
 800e684:	d019      	beq.n	800e6ba <HAL_GPIO_Init+0x23a>
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	4a4d      	ldr	r2, [pc, #308]	@ (800e7c0 <HAL_GPIO_Init+0x340>)
 800e68a:	4293      	cmp	r3, r2
 800e68c:	d013      	beq.n	800e6b6 <HAL_GPIO_Init+0x236>
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	4a4c      	ldr	r2, [pc, #304]	@ (800e7c4 <HAL_GPIO_Init+0x344>)
 800e692:	4293      	cmp	r3, r2
 800e694:	d00d      	beq.n	800e6b2 <HAL_GPIO_Init+0x232>
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	4a4b      	ldr	r2, [pc, #300]	@ (800e7c8 <HAL_GPIO_Init+0x348>)
 800e69a:	4293      	cmp	r3, r2
 800e69c:	d007      	beq.n	800e6ae <HAL_GPIO_Init+0x22e>
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	4a4a      	ldr	r2, [pc, #296]	@ (800e7cc <HAL_GPIO_Init+0x34c>)
 800e6a2:	4293      	cmp	r3, r2
 800e6a4:	d101      	bne.n	800e6aa <HAL_GPIO_Init+0x22a>
 800e6a6:	2306      	movs	r3, #6
 800e6a8:	e00c      	b.n	800e6c4 <HAL_GPIO_Init+0x244>
 800e6aa:	2307      	movs	r3, #7
 800e6ac:	e00a      	b.n	800e6c4 <HAL_GPIO_Init+0x244>
 800e6ae:	2305      	movs	r3, #5
 800e6b0:	e008      	b.n	800e6c4 <HAL_GPIO_Init+0x244>
 800e6b2:	2304      	movs	r3, #4
 800e6b4:	e006      	b.n	800e6c4 <HAL_GPIO_Init+0x244>
 800e6b6:	2303      	movs	r3, #3
 800e6b8:	e004      	b.n	800e6c4 <HAL_GPIO_Init+0x244>
 800e6ba:	2302      	movs	r3, #2
 800e6bc:	e002      	b.n	800e6c4 <HAL_GPIO_Init+0x244>
 800e6be:	2301      	movs	r3, #1
 800e6c0:	e000      	b.n	800e6c4 <HAL_GPIO_Init+0x244>
 800e6c2:	2300      	movs	r3, #0
 800e6c4:	697a      	ldr	r2, [r7, #20]
 800e6c6:	f002 0203 	and.w	r2, r2, #3
 800e6ca:	0092      	lsls	r2, r2, #2
 800e6cc:	4093      	lsls	r3, r2
 800e6ce:	693a      	ldr	r2, [r7, #16]
 800e6d0:	4313      	orrs	r3, r2
 800e6d2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800e6d4:	4937      	ldr	r1, [pc, #220]	@ (800e7b4 <HAL_GPIO_Init+0x334>)
 800e6d6:	697b      	ldr	r3, [r7, #20]
 800e6d8:	089b      	lsrs	r3, r3, #2
 800e6da:	3302      	adds	r3, #2
 800e6dc:	693a      	ldr	r2, [r7, #16]
 800e6de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800e6e2:	4b3b      	ldr	r3, [pc, #236]	@ (800e7d0 <HAL_GPIO_Init+0x350>)
 800e6e4:	689b      	ldr	r3, [r3, #8]
 800e6e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	43db      	mvns	r3, r3
 800e6ec:	693a      	ldr	r2, [r7, #16]
 800e6ee:	4013      	ands	r3, r2
 800e6f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800e6f2:	683b      	ldr	r3, [r7, #0]
 800e6f4:	685b      	ldr	r3, [r3, #4]
 800e6f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d003      	beq.n	800e706 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800e6fe:	693a      	ldr	r2, [r7, #16]
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	4313      	orrs	r3, r2
 800e704:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800e706:	4a32      	ldr	r2, [pc, #200]	@ (800e7d0 <HAL_GPIO_Init+0x350>)
 800e708:	693b      	ldr	r3, [r7, #16]
 800e70a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800e70c:	4b30      	ldr	r3, [pc, #192]	@ (800e7d0 <HAL_GPIO_Init+0x350>)
 800e70e:	68db      	ldr	r3, [r3, #12]
 800e710:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	43db      	mvns	r3, r3
 800e716:	693a      	ldr	r2, [r7, #16]
 800e718:	4013      	ands	r3, r2
 800e71a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800e71c:	683b      	ldr	r3, [r7, #0]
 800e71e:	685b      	ldr	r3, [r3, #4]
 800e720:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e724:	2b00      	cmp	r3, #0
 800e726:	d003      	beq.n	800e730 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800e728:	693a      	ldr	r2, [r7, #16]
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	4313      	orrs	r3, r2
 800e72e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800e730:	4a27      	ldr	r2, [pc, #156]	@ (800e7d0 <HAL_GPIO_Init+0x350>)
 800e732:	693b      	ldr	r3, [r7, #16]
 800e734:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800e736:	4b26      	ldr	r3, [pc, #152]	@ (800e7d0 <HAL_GPIO_Init+0x350>)
 800e738:	685b      	ldr	r3, [r3, #4]
 800e73a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	43db      	mvns	r3, r3
 800e740:	693a      	ldr	r2, [r7, #16]
 800e742:	4013      	ands	r3, r2
 800e744:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800e746:	683b      	ldr	r3, [r7, #0]
 800e748:	685b      	ldr	r3, [r3, #4]
 800e74a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d003      	beq.n	800e75a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800e752:	693a      	ldr	r2, [r7, #16]
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	4313      	orrs	r3, r2
 800e758:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800e75a:	4a1d      	ldr	r2, [pc, #116]	@ (800e7d0 <HAL_GPIO_Init+0x350>)
 800e75c:	693b      	ldr	r3, [r7, #16]
 800e75e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800e760:	4b1b      	ldr	r3, [pc, #108]	@ (800e7d0 <HAL_GPIO_Init+0x350>)
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	43db      	mvns	r3, r3
 800e76a:	693a      	ldr	r2, [r7, #16]
 800e76c:	4013      	ands	r3, r2
 800e76e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800e770:	683b      	ldr	r3, [r7, #0]
 800e772:	685b      	ldr	r3, [r3, #4]
 800e774:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d003      	beq.n	800e784 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800e77c:	693a      	ldr	r2, [r7, #16]
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	4313      	orrs	r3, r2
 800e782:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800e784:	4a12      	ldr	r2, [pc, #72]	@ (800e7d0 <HAL_GPIO_Init+0x350>)
 800e786:	693b      	ldr	r3, [r7, #16]
 800e788:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800e78a:	697b      	ldr	r3, [r7, #20]
 800e78c:	3301      	adds	r3, #1
 800e78e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800e790:	683b      	ldr	r3, [r7, #0]
 800e792:	681a      	ldr	r2, [r3, #0]
 800e794:	697b      	ldr	r3, [r7, #20]
 800e796:	fa22 f303 	lsr.w	r3, r2, r3
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	f47f ae78 	bne.w	800e490 <HAL_GPIO_Init+0x10>
  }
}
 800e7a0:	bf00      	nop
 800e7a2:	bf00      	nop
 800e7a4:	371c      	adds	r7, #28
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ac:	4770      	bx	lr
 800e7ae:	bf00      	nop
 800e7b0:	40021000 	.word	0x40021000
 800e7b4:	40010000 	.word	0x40010000
 800e7b8:	48000400 	.word	0x48000400
 800e7bc:	48000800 	.word	0x48000800
 800e7c0:	48000c00 	.word	0x48000c00
 800e7c4:	48001000 	.word	0x48001000
 800e7c8:	48001400 	.word	0x48001400
 800e7cc:	48001800 	.word	0x48001800
 800e7d0:	40010400 	.word	0x40010400

0800e7d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800e7d4:	b480      	push	{r7}
 800e7d6:	b085      	sub	sp, #20
 800e7d8:	af00      	add	r7, sp, #0
 800e7da:	6078      	str	r0, [r7, #4]
 800e7dc:	460b      	mov	r3, r1
 800e7de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	691a      	ldr	r2, [r3, #16]
 800e7e4:	887b      	ldrh	r3, [r7, #2]
 800e7e6:	4013      	ands	r3, r2
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d002      	beq.n	800e7f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800e7ec:	2301      	movs	r3, #1
 800e7ee:	73fb      	strb	r3, [r7, #15]
 800e7f0:	e001      	b.n	800e7f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800e7f2:	2300      	movs	r3, #0
 800e7f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800e7f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7f8:	4618      	mov	r0, r3
 800e7fa:	3714      	adds	r7, #20
 800e7fc:	46bd      	mov	sp, r7
 800e7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e802:	4770      	bx	lr

0800e804 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800e804:	b480      	push	{r7}
 800e806:	b083      	sub	sp, #12
 800e808:	af00      	add	r7, sp, #0
 800e80a:	6078      	str	r0, [r7, #4]
 800e80c:	460b      	mov	r3, r1
 800e80e:	807b      	strh	r3, [r7, #2]
 800e810:	4613      	mov	r3, r2
 800e812:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800e814:	787b      	ldrb	r3, [r7, #1]
 800e816:	2b00      	cmp	r3, #0
 800e818:	d003      	beq.n	800e822 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800e81a:	887a      	ldrh	r2, [r7, #2]
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800e820:	e002      	b.n	800e828 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800e822:	887a      	ldrh	r2, [r7, #2]
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800e828:	bf00      	nop
 800e82a:	370c      	adds	r7, #12
 800e82c:	46bd      	mov	sp, r7
 800e82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e832:	4770      	bx	lr

0800e834 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800e834:	b580      	push	{r7, lr}
 800e836:	b082      	sub	sp, #8
 800e838:	af00      	add	r7, sp, #0
 800e83a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d101      	bne.n	800e846 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800e842:	2301      	movs	r3, #1
 800e844:	e08d      	b.n	800e962 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e84c:	b2db      	uxtb	r3, r3
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d106      	bne.n	800e860 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	2200      	movs	r2, #0
 800e856:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800e85a:	6878      	ldr	r0, [r7, #4]
 800e85c:	f7f9 f8b8 	bl	80079d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	2224      	movs	r2, #36	@ 0x24
 800e864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	681a      	ldr	r2, [r3, #0]
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	f022 0201 	bic.w	r2, r2, #1
 800e876:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	685a      	ldr	r2, [r3, #4]
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800e884:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	689a      	ldr	r2, [r3, #8]
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800e894:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	68db      	ldr	r3, [r3, #12]
 800e89a:	2b01      	cmp	r3, #1
 800e89c:	d107      	bne.n	800e8ae <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	689a      	ldr	r2, [r3, #8]
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e8aa:	609a      	str	r2, [r3, #8]
 800e8ac:	e006      	b.n	800e8bc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	689a      	ldr	r2, [r3, #8]
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800e8ba:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	68db      	ldr	r3, [r3, #12]
 800e8c0:	2b02      	cmp	r3, #2
 800e8c2:	d108      	bne.n	800e8d6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	685a      	ldr	r2, [r3, #4]
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e8d2:	605a      	str	r2, [r3, #4]
 800e8d4:	e007      	b.n	800e8e6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	685a      	ldr	r2, [r3, #4]
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e8e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	685b      	ldr	r3, [r3, #4]
 800e8ec:	687a      	ldr	r2, [r7, #4]
 800e8ee:	6812      	ldr	r2, [r2, #0]
 800e8f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800e8f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e8f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	68da      	ldr	r2, [r3, #12]
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800e908:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	691a      	ldr	r2, [r3, #16]
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	695b      	ldr	r3, [r3, #20]
 800e912:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	699b      	ldr	r3, [r3, #24]
 800e91a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	430a      	orrs	r2, r1
 800e922:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	69d9      	ldr	r1, [r3, #28]
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	6a1a      	ldr	r2, [r3, #32]
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	430a      	orrs	r2, r1
 800e932:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	681a      	ldr	r2, [r3, #0]
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	f042 0201 	orr.w	r2, r2, #1
 800e942:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	2200      	movs	r2, #0
 800e948:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	2220      	movs	r2, #32
 800e94e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	2200      	movs	r2, #0
 800e956:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	2200      	movs	r2, #0
 800e95c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800e960:	2300      	movs	r3, #0
}
 800e962:	4618      	mov	r0, r3
 800e964:	3708      	adds	r7, #8
 800e966:	46bd      	mov	sp, r7
 800e968:	bd80      	pop	{r7, pc}
	...

0800e96c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e96c:	b580      	push	{r7, lr}
 800e96e:	b088      	sub	sp, #32
 800e970:	af02      	add	r7, sp, #8
 800e972:	60f8      	str	r0, [r7, #12]
 800e974:	607a      	str	r2, [r7, #4]
 800e976:	461a      	mov	r2, r3
 800e978:	460b      	mov	r3, r1
 800e97a:	817b      	strh	r3, [r7, #10]
 800e97c:	4613      	mov	r3, r2
 800e97e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e986:	b2db      	uxtb	r3, r3
 800e988:	2b20      	cmp	r3, #32
 800e98a:	f040 80fd 	bne.w	800eb88 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e994:	2b01      	cmp	r3, #1
 800e996:	d101      	bne.n	800e99c <HAL_I2C_Master_Transmit+0x30>
 800e998:	2302      	movs	r3, #2
 800e99a:	e0f6      	b.n	800eb8a <HAL_I2C_Master_Transmit+0x21e>
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	2201      	movs	r2, #1
 800e9a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800e9a4:	f7fc fd38 	bl	800b418 <HAL_GetTick>
 800e9a8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800e9aa:	693b      	ldr	r3, [r7, #16]
 800e9ac:	9300      	str	r3, [sp, #0]
 800e9ae:	2319      	movs	r3, #25
 800e9b0:	2201      	movs	r2, #1
 800e9b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800e9b6:	68f8      	ldr	r0, [r7, #12]
 800e9b8:	f000 fa0a 	bl	800edd0 <I2C_WaitOnFlagUntilTimeout>
 800e9bc:	4603      	mov	r3, r0
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d001      	beq.n	800e9c6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800e9c2:	2301      	movs	r3, #1
 800e9c4:	e0e1      	b.n	800eb8a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	2221      	movs	r2, #33	@ 0x21
 800e9ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	2210      	movs	r2, #16
 800e9d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	2200      	movs	r2, #0
 800e9da:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	687a      	ldr	r2, [r7, #4]
 800e9e0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800e9e2:	68fb      	ldr	r3, [r7, #12]
 800e9e4:	893a      	ldrh	r2, [r7, #8]
 800e9e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e9f2:	b29b      	uxth	r3, r3
 800e9f4:	2bff      	cmp	r3, #255	@ 0xff
 800e9f6:	d906      	bls.n	800ea06 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	22ff      	movs	r2, #255	@ 0xff
 800e9fc:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800e9fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ea02:	617b      	str	r3, [r7, #20]
 800ea04:	e007      	b.n	800ea16 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ea0a:	b29a      	uxth	r2, r3
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800ea10:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ea14:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d024      	beq.n	800ea68 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ea22:	781a      	ldrb	r2, [r3, #0]
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ea2e:	1c5a      	adds	r2, r3, #1
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ea38:	b29b      	uxth	r3, r3
 800ea3a:	3b01      	subs	r3, #1
 800ea3c:	b29a      	uxth	r2, r3
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ea46:	3b01      	subs	r3, #1
 800ea48:	b29a      	uxth	r2, r3
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ea52:	b2db      	uxtb	r3, r3
 800ea54:	3301      	adds	r3, #1
 800ea56:	b2da      	uxtb	r2, r3
 800ea58:	8979      	ldrh	r1, [r7, #10]
 800ea5a:	4b4e      	ldr	r3, [pc, #312]	@ (800eb94 <HAL_I2C_Master_Transmit+0x228>)
 800ea5c:	9300      	str	r3, [sp, #0]
 800ea5e:	697b      	ldr	r3, [r7, #20]
 800ea60:	68f8      	ldr	r0, [r7, #12]
 800ea62:	f000 fc05 	bl	800f270 <I2C_TransferConfig>
 800ea66:	e066      	b.n	800eb36 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ea6c:	b2da      	uxtb	r2, r3
 800ea6e:	8979      	ldrh	r1, [r7, #10]
 800ea70:	4b48      	ldr	r3, [pc, #288]	@ (800eb94 <HAL_I2C_Master_Transmit+0x228>)
 800ea72:	9300      	str	r3, [sp, #0]
 800ea74:	697b      	ldr	r3, [r7, #20]
 800ea76:	68f8      	ldr	r0, [r7, #12]
 800ea78:	f000 fbfa 	bl	800f270 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800ea7c:	e05b      	b.n	800eb36 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ea7e:	693a      	ldr	r2, [r7, #16]
 800ea80:	6a39      	ldr	r1, [r7, #32]
 800ea82:	68f8      	ldr	r0, [r7, #12]
 800ea84:	f000 f9fd 	bl	800ee82 <I2C_WaitOnTXISFlagUntilTimeout>
 800ea88:	4603      	mov	r3, r0
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d001      	beq.n	800ea92 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800ea8e:	2301      	movs	r3, #1
 800ea90:	e07b      	b.n	800eb8a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ea96:	781a      	ldrb	r2, [r3, #0]
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eaa2:	1c5a      	adds	r2, r3, #1
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800eaac:	b29b      	uxth	r3, r3
 800eaae:	3b01      	subs	r3, #1
 800eab0:	b29a      	uxth	r2, r3
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800eaba:	3b01      	subs	r3, #1
 800eabc:	b29a      	uxth	r2, r3
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800eac6:	b29b      	uxth	r3, r3
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d034      	beq.n	800eb36 <HAL_I2C_Master_Transmit+0x1ca>
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d130      	bne.n	800eb36 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ead4:	693b      	ldr	r3, [r7, #16]
 800ead6:	9300      	str	r3, [sp, #0]
 800ead8:	6a3b      	ldr	r3, [r7, #32]
 800eada:	2200      	movs	r2, #0
 800eadc:	2180      	movs	r1, #128	@ 0x80
 800eade:	68f8      	ldr	r0, [r7, #12]
 800eae0:	f000 f976 	bl	800edd0 <I2C_WaitOnFlagUntilTimeout>
 800eae4:	4603      	mov	r3, r0
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d001      	beq.n	800eaee <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800eaea:	2301      	movs	r3, #1
 800eaec:	e04d      	b.n	800eb8a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800eaf2:	b29b      	uxth	r3, r3
 800eaf4:	2bff      	cmp	r3, #255	@ 0xff
 800eaf6:	d90e      	bls.n	800eb16 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	22ff      	movs	r2, #255	@ 0xff
 800eafc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800eb02:	b2da      	uxtb	r2, r3
 800eb04:	8979      	ldrh	r1, [r7, #10]
 800eb06:	2300      	movs	r3, #0
 800eb08:	9300      	str	r3, [sp, #0]
 800eb0a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800eb0e:	68f8      	ldr	r0, [r7, #12]
 800eb10:	f000 fbae 	bl	800f270 <I2C_TransferConfig>
 800eb14:	e00f      	b.n	800eb36 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800eb1a:	b29a      	uxth	r2, r3
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800eb24:	b2da      	uxtb	r2, r3
 800eb26:	8979      	ldrh	r1, [r7, #10]
 800eb28:	2300      	movs	r3, #0
 800eb2a:	9300      	str	r3, [sp, #0]
 800eb2c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800eb30:	68f8      	ldr	r0, [r7, #12]
 800eb32:	f000 fb9d 	bl	800f270 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800eb3a:	b29b      	uxth	r3, r3
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d19e      	bne.n	800ea7e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800eb40:	693a      	ldr	r2, [r7, #16]
 800eb42:	6a39      	ldr	r1, [r7, #32]
 800eb44:	68f8      	ldr	r0, [r7, #12]
 800eb46:	f000 f9e3 	bl	800ef10 <I2C_WaitOnSTOPFlagUntilTimeout>
 800eb4a:	4603      	mov	r3, r0
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d001      	beq.n	800eb54 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800eb50:	2301      	movs	r3, #1
 800eb52:	e01a      	b.n	800eb8a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	2220      	movs	r2, #32
 800eb5a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	6859      	ldr	r1, [r3, #4]
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	681a      	ldr	r2, [r3, #0]
 800eb66:	4b0c      	ldr	r3, [pc, #48]	@ (800eb98 <HAL_I2C_Master_Transmit+0x22c>)
 800eb68:	400b      	ands	r3, r1
 800eb6a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	2220      	movs	r2, #32
 800eb70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	2200      	movs	r2, #0
 800eb78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	2200      	movs	r2, #0
 800eb80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800eb84:	2300      	movs	r3, #0
 800eb86:	e000      	b.n	800eb8a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800eb88:	2302      	movs	r3, #2
  }
}
 800eb8a:	4618      	mov	r0, r3
 800eb8c:	3718      	adds	r7, #24
 800eb8e:	46bd      	mov	sp, r7
 800eb90:	bd80      	pop	{r7, pc}
 800eb92:	bf00      	nop
 800eb94:	80002000 	.word	0x80002000
 800eb98:	fe00e800 	.word	0xfe00e800

0800eb9c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800eb9c:	b580      	push	{r7, lr}
 800eb9e:	b088      	sub	sp, #32
 800eba0:	af02      	add	r7, sp, #8
 800eba2:	60f8      	str	r0, [r7, #12]
 800eba4:	607a      	str	r2, [r7, #4]
 800eba6:	461a      	mov	r2, r3
 800eba8:	460b      	mov	r3, r1
 800ebaa:	817b      	strh	r3, [r7, #10]
 800ebac:	4613      	mov	r3, r2
 800ebae:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ebb6:	b2db      	uxtb	r3, r3
 800ebb8:	2b20      	cmp	r3, #32
 800ebba:	f040 80db 	bne.w	800ed74 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ebc4:	2b01      	cmp	r3, #1
 800ebc6:	d101      	bne.n	800ebcc <HAL_I2C_Master_Receive+0x30>
 800ebc8:	2302      	movs	r3, #2
 800ebca:	e0d4      	b.n	800ed76 <HAL_I2C_Master_Receive+0x1da>
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	2201      	movs	r2, #1
 800ebd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ebd4:	f7fc fc20 	bl	800b418 <HAL_GetTick>
 800ebd8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ebda:	697b      	ldr	r3, [r7, #20]
 800ebdc:	9300      	str	r3, [sp, #0]
 800ebde:	2319      	movs	r3, #25
 800ebe0:	2201      	movs	r2, #1
 800ebe2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ebe6:	68f8      	ldr	r0, [r7, #12]
 800ebe8:	f000 f8f2 	bl	800edd0 <I2C_WaitOnFlagUntilTimeout>
 800ebec:	4603      	mov	r3, r0
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d001      	beq.n	800ebf6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800ebf2:	2301      	movs	r3, #1
 800ebf4:	e0bf      	b.n	800ed76 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	2222      	movs	r2, #34	@ 0x22
 800ebfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	2210      	movs	r2, #16
 800ec02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	2200      	movs	r2, #0
 800ec0a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	687a      	ldr	r2, [r7, #4]
 800ec10:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	893a      	ldrh	r2, [r7, #8]
 800ec16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	2200      	movs	r2, #0
 800ec1c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ec22:	b29b      	uxth	r3, r3
 800ec24:	2bff      	cmp	r3, #255	@ 0xff
 800ec26:	d90e      	bls.n	800ec46 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	2201      	movs	r2, #1
 800ec2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ec32:	b2da      	uxtb	r2, r3
 800ec34:	8979      	ldrh	r1, [r7, #10]
 800ec36:	4b52      	ldr	r3, [pc, #328]	@ (800ed80 <HAL_I2C_Master_Receive+0x1e4>)
 800ec38:	9300      	str	r3, [sp, #0]
 800ec3a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ec3e:	68f8      	ldr	r0, [r7, #12]
 800ec40:	f000 fb16 	bl	800f270 <I2C_TransferConfig>
 800ec44:	e06d      	b.n	800ed22 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ec46:	68fb      	ldr	r3, [r7, #12]
 800ec48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ec4a:	b29a      	uxth	r2, r3
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ec50:	68fb      	ldr	r3, [r7, #12]
 800ec52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ec54:	b2da      	uxtb	r2, r3
 800ec56:	8979      	ldrh	r1, [r7, #10]
 800ec58:	4b49      	ldr	r3, [pc, #292]	@ (800ed80 <HAL_I2C_Master_Receive+0x1e4>)
 800ec5a:	9300      	str	r3, [sp, #0]
 800ec5c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ec60:	68f8      	ldr	r0, [r7, #12]
 800ec62:	f000 fb05 	bl	800f270 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800ec66:	e05c      	b.n	800ed22 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ec68:	697a      	ldr	r2, [r7, #20]
 800ec6a:	6a39      	ldr	r1, [r7, #32]
 800ec6c:	68f8      	ldr	r0, [r7, #12]
 800ec6e:	f000 f993 	bl	800ef98 <I2C_WaitOnRXNEFlagUntilTimeout>
 800ec72:	4603      	mov	r3, r0
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d001      	beq.n	800ec7c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800ec78:	2301      	movs	r3, #1
 800ec7a:	e07c      	b.n	800ed76 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec86:	b2d2      	uxtb	r2, r2
 800ec88:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec8e:	1c5a      	adds	r2, r3, #1
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ec98:	3b01      	subs	r3, #1
 800ec9a:	b29a      	uxth	r2, r3
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800eca4:	b29b      	uxth	r3, r3
 800eca6:	3b01      	subs	r3, #1
 800eca8:	b29a      	uxth	r2, r3
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ecb2:	b29b      	uxth	r3, r3
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d034      	beq.n	800ed22 <HAL_I2C_Master_Receive+0x186>
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d130      	bne.n	800ed22 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ecc0:	697b      	ldr	r3, [r7, #20]
 800ecc2:	9300      	str	r3, [sp, #0]
 800ecc4:	6a3b      	ldr	r3, [r7, #32]
 800ecc6:	2200      	movs	r2, #0
 800ecc8:	2180      	movs	r1, #128	@ 0x80
 800ecca:	68f8      	ldr	r0, [r7, #12]
 800eccc:	f000 f880 	bl	800edd0 <I2C_WaitOnFlagUntilTimeout>
 800ecd0:	4603      	mov	r3, r0
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d001      	beq.n	800ecda <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800ecd6:	2301      	movs	r3, #1
 800ecd8:	e04d      	b.n	800ed76 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ecde:	b29b      	uxth	r3, r3
 800ece0:	2bff      	cmp	r3, #255	@ 0xff
 800ece2:	d90e      	bls.n	800ed02 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	22ff      	movs	r2, #255	@ 0xff
 800ece8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ecee:	b2da      	uxtb	r2, r3
 800ecf0:	8979      	ldrh	r1, [r7, #10]
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	9300      	str	r3, [sp, #0]
 800ecf6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ecfa:	68f8      	ldr	r0, [r7, #12]
 800ecfc:	f000 fab8 	bl	800f270 <I2C_TransferConfig>
 800ed00:	e00f      	b.n	800ed22 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ed06:	b29a      	uxth	r2, r3
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ed10:	b2da      	uxtb	r2, r3
 800ed12:	8979      	ldrh	r1, [r7, #10]
 800ed14:	2300      	movs	r3, #0
 800ed16:	9300      	str	r3, [sp, #0]
 800ed18:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ed1c:	68f8      	ldr	r0, [r7, #12]
 800ed1e:	f000 faa7 	bl	800f270 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ed26:	b29b      	uxth	r3, r3
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d19d      	bne.n	800ec68 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ed2c:	697a      	ldr	r2, [r7, #20]
 800ed2e:	6a39      	ldr	r1, [r7, #32]
 800ed30:	68f8      	ldr	r0, [r7, #12]
 800ed32:	f000 f8ed 	bl	800ef10 <I2C_WaitOnSTOPFlagUntilTimeout>
 800ed36:	4603      	mov	r3, r0
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d001      	beq.n	800ed40 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800ed3c:	2301      	movs	r3, #1
 800ed3e:	e01a      	b.n	800ed76 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	2220      	movs	r2, #32
 800ed46:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	6859      	ldr	r1, [r3, #4]
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	681a      	ldr	r2, [r3, #0]
 800ed52:	4b0c      	ldr	r3, [pc, #48]	@ (800ed84 <HAL_I2C_Master_Receive+0x1e8>)
 800ed54:	400b      	ands	r3, r1
 800ed56:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	2220      	movs	r2, #32
 800ed5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	2200      	movs	r2, #0
 800ed64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	2200      	movs	r2, #0
 800ed6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ed70:	2300      	movs	r3, #0
 800ed72:	e000      	b.n	800ed76 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800ed74:	2302      	movs	r3, #2
  }
}
 800ed76:	4618      	mov	r0, r3
 800ed78:	3718      	adds	r7, #24
 800ed7a:	46bd      	mov	sp, r7
 800ed7c:	bd80      	pop	{r7, pc}
 800ed7e:	bf00      	nop
 800ed80:	80002400 	.word	0x80002400
 800ed84:	fe00e800 	.word	0xfe00e800

0800ed88 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800ed88:	b480      	push	{r7}
 800ed8a:	b083      	sub	sp, #12
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	699b      	ldr	r3, [r3, #24]
 800ed96:	f003 0302 	and.w	r3, r3, #2
 800ed9a:	2b02      	cmp	r3, #2
 800ed9c:	d103      	bne.n	800eda6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	681b      	ldr	r3, [r3, #0]
 800eda2:	2200      	movs	r2, #0
 800eda4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	699b      	ldr	r3, [r3, #24]
 800edac:	f003 0301 	and.w	r3, r3, #1
 800edb0:	2b01      	cmp	r3, #1
 800edb2:	d007      	beq.n	800edc4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	699a      	ldr	r2, [r3, #24]
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	f042 0201 	orr.w	r2, r2, #1
 800edc2:	619a      	str	r2, [r3, #24]
  }
}
 800edc4:	bf00      	nop
 800edc6:	370c      	adds	r7, #12
 800edc8:	46bd      	mov	sp, r7
 800edca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edce:	4770      	bx	lr

0800edd0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800edd0:	b580      	push	{r7, lr}
 800edd2:	b084      	sub	sp, #16
 800edd4:	af00      	add	r7, sp, #0
 800edd6:	60f8      	str	r0, [r7, #12]
 800edd8:	60b9      	str	r1, [r7, #8]
 800edda:	603b      	str	r3, [r7, #0]
 800eddc:	4613      	mov	r3, r2
 800edde:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ede0:	e03b      	b.n	800ee5a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ede2:	69ba      	ldr	r2, [r7, #24]
 800ede4:	6839      	ldr	r1, [r7, #0]
 800ede6:	68f8      	ldr	r0, [r7, #12]
 800ede8:	f000 f962 	bl	800f0b0 <I2C_IsErrorOccurred>
 800edec:	4603      	mov	r3, r0
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d001      	beq.n	800edf6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800edf2:	2301      	movs	r3, #1
 800edf4:	e041      	b.n	800ee7a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800edf6:	683b      	ldr	r3, [r7, #0]
 800edf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edfc:	d02d      	beq.n	800ee5a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800edfe:	f7fc fb0b 	bl	800b418 <HAL_GetTick>
 800ee02:	4602      	mov	r2, r0
 800ee04:	69bb      	ldr	r3, [r7, #24]
 800ee06:	1ad3      	subs	r3, r2, r3
 800ee08:	683a      	ldr	r2, [r7, #0]
 800ee0a:	429a      	cmp	r2, r3
 800ee0c:	d302      	bcc.n	800ee14 <I2C_WaitOnFlagUntilTimeout+0x44>
 800ee0e:	683b      	ldr	r3, [r7, #0]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d122      	bne.n	800ee5a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	699a      	ldr	r2, [r3, #24]
 800ee1a:	68bb      	ldr	r3, [r7, #8]
 800ee1c:	4013      	ands	r3, r2
 800ee1e:	68ba      	ldr	r2, [r7, #8]
 800ee20:	429a      	cmp	r2, r3
 800ee22:	bf0c      	ite	eq
 800ee24:	2301      	moveq	r3, #1
 800ee26:	2300      	movne	r3, #0
 800ee28:	b2db      	uxtb	r3, r3
 800ee2a:	461a      	mov	r2, r3
 800ee2c:	79fb      	ldrb	r3, [r7, #7]
 800ee2e:	429a      	cmp	r2, r3
 800ee30:	d113      	bne.n	800ee5a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ee36:	f043 0220 	orr.w	r2, r3, #32
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	2220      	movs	r2, #32
 800ee42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	2200      	movs	r2, #0
 800ee4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	2200      	movs	r2, #0
 800ee52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800ee56:	2301      	movs	r3, #1
 800ee58:	e00f      	b.n	800ee7a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	699a      	ldr	r2, [r3, #24]
 800ee60:	68bb      	ldr	r3, [r7, #8]
 800ee62:	4013      	ands	r3, r2
 800ee64:	68ba      	ldr	r2, [r7, #8]
 800ee66:	429a      	cmp	r2, r3
 800ee68:	bf0c      	ite	eq
 800ee6a:	2301      	moveq	r3, #1
 800ee6c:	2300      	movne	r3, #0
 800ee6e:	b2db      	uxtb	r3, r3
 800ee70:	461a      	mov	r2, r3
 800ee72:	79fb      	ldrb	r3, [r7, #7]
 800ee74:	429a      	cmp	r2, r3
 800ee76:	d0b4      	beq.n	800ede2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ee78:	2300      	movs	r3, #0
}
 800ee7a:	4618      	mov	r0, r3
 800ee7c:	3710      	adds	r7, #16
 800ee7e:	46bd      	mov	sp, r7
 800ee80:	bd80      	pop	{r7, pc}

0800ee82 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800ee82:	b580      	push	{r7, lr}
 800ee84:	b084      	sub	sp, #16
 800ee86:	af00      	add	r7, sp, #0
 800ee88:	60f8      	str	r0, [r7, #12]
 800ee8a:	60b9      	str	r1, [r7, #8]
 800ee8c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ee8e:	e033      	b.n	800eef8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ee90:	687a      	ldr	r2, [r7, #4]
 800ee92:	68b9      	ldr	r1, [r7, #8]
 800ee94:	68f8      	ldr	r0, [r7, #12]
 800ee96:	f000 f90b 	bl	800f0b0 <I2C_IsErrorOccurred>
 800ee9a:	4603      	mov	r3, r0
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d001      	beq.n	800eea4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800eea0:	2301      	movs	r3, #1
 800eea2:	e031      	b.n	800ef08 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800eea4:	68bb      	ldr	r3, [r7, #8]
 800eea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eeaa:	d025      	beq.n	800eef8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800eeac:	f7fc fab4 	bl	800b418 <HAL_GetTick>
 800eeb0:	4602      	mov	r2, r0
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	1ad3      	subs	r3, r2, r3
 800eeb6:	68ba      	ldr	r2, [r7, #8]
 800eeb8:	429a      	cmp	r2, r3
 800eeba:	d302      	bcc.n	800eec2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800eebc:	68bb      	ldr	r3, [r7, #8]
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d11a      	bne.n	800eef8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	699b      	ldr	r3, [r3, #24]
 800eec8:	f003 0302 	and.w	r3, r3, #2
 800eecc:	2b02      	cmp	r3, #2
 800eece:	d013      	beq.n	800eef8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eed4:	f043 0220 	orr.w	r2, r3, #32
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	2220      	movs	r2, #32
 800eee0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	2200      	movs	r2, #0
 800eee8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	2200      	movs	r2, #0
 800eef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800eef4:	2301      	movs	r3, #1
 800eef6:	e007      	b.n	800ef08 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	699b      	ldr	r3, [r3, #24]
 800eefe:	f003 0302 	and.w	r3, r3, #2
 800ef02:	2b02      	cmp	r3, #2
 800ef04:	d1c4      	bne.n	800ee90 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800ef06:	2300      	movs	r3, #0
}
 800ef08:	4618      	mov	r0, r3
 800ef0a:	3710      	adds	r7, #16
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	bd80      	pop	{r7, pc}

0800ef10 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800ef10:	b580      	push	{r7, lr}
 800ef12:	b084      	sub	sp, #16
 800ef14:	af00      	add	r7, sp, #0
 800ef16:	60f8      	str	r0, [r7, #12]
 800ef18:	60b9      	str	r1, [r7, #8]
 800ef1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ef1c:	e02f      	b.n	800ef7e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ef1e:	687a      	ldr	r2, [r7, #4]
 800ef20:	68b9      	ldr	r1, [r7, #8]
 800ef22:	68f8      	ldr	r0, [r7, #12]
 800ef24:	f000 f8c4 	bl	800f0b0 <I2C_IsErrorOccurred>
 800ef28:	4603      	mov	r3, r0
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d001      	beq.n	800ef32 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ef2e:	2301      	movs	r3, #1
 800ef30:	e02d      	b.n	800ef8e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ef32:	f7fc fa71 	bl	800b418 <HAL_GetTick>
 800ef36:	4602      	mov	r2, r0
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	1ad3      	subs	r3, r2, r3
 800ef3c:	68ba      	ldr	r2, [r7, #8]
 800ef3e:	429a      	cmp	r2, r3
 800ef40:	d302      	bcc.n	800ef48 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800ef42:	68bb      	ldr	r3, [r7, #8]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d11a      	bne.n	800ef7e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800ef48:	68fb      	ldr	r3, [r7, #12]
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	699b      	ldr	r3, [r3, #24]
 800ef4e:	f003 0320 	and.w	r3, r3, #32
 800ef52:	2b20      	cmp	r3, #32
 800ef54:	d013      	beq.n	800ef7e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ef56:	68fb      	ldr	r3, [r7, #12]
 800ef58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ef5a:	f043 0220 	orr.w	r2, r3, #32
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	2220      	movs	r2, #32
 800ef66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	2200      	movs	r2, #0
 800ef6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	2200      	movs	r2, #0
 800ef76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800ef7a:	2301      	movs	r3, #1
 800ef7c:	e007      	b.n	800ef8e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	699b      	ldr	r3, [r3, #24]
 800ef84:	f003 0320 	and.w	r3, r3, #32
 800ef88:	2b20      	cmp	r3, #32
 800ef8a:	d1c8      	bne.n	800ef1e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800ef8c:	2300      	movs	r3, #0
}
 800ef8e:	4618      	mov	r0, r3
 800ef90:	3710      	adds	r7, #16
 800ef92:	46bd      	mov	sp, r7
 800ef94:	bd80      	pop	{r7, pc}
	...

0800ef98 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b086      	sub	sp, #24
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	60f8      	str	r0, [r7, #12]
 800efa0:	60b9      	str	r1, [r7, #8]
 800efa2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800efa4:	2300      	movs	r3, #0
 800efa6:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800efa8:	e071      	b.n	800f08e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800efaa:	687a      	ldr	r2, [r7, #4]
 800efac:	68b9      	ldr	r1, [r7, #8]
 800efae:	68f8      	ldr	r0, [r7, #12]
 800efb0:	f000 f87e 	bl	800f0b0 <I2C_IsErrorOccurred>
 800efb4:	4603      	mov	r3, r0
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d001      	beq.n	800efbe <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800efba:	2301      	movs	r3, #1
 800efbc:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	699b      	ldr	r3, [r3, #24]
 800efc4:	f003 0320 	and.w	r3, r3, #32
 800efc8:	2b20      	cmp	r3, #32
 800efca:	d13b      	bne.n	800f044 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800efcc:	7dfb      	ldrb	r3, [r7, #23]
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d138      	bne.n	800f044 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	699b      	ldr	r3, [r3, #24]
 800efd8:	f003 0304 	and.w	r3, r3, #4
 800efdc:	2b04      	cmp	r3, #4
 800efde:	d105      	bne.n	800efec <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d001      	beq.n	800efec <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800efe8:	2300      	movs	r3, #0
 800efea:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	699b      	ldr	r3, [r3, #24]
 800eff2:	f003 0310 	and.w	r3, r3, #16
 800eff6:	2b10      	cmp	r3, #16
 800eff8:	d121      	bne.n	800f03e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	2210      	movs	r2, #16
 800f000:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	2204      	movs	r2, #4
 800f006:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	2220      	movs	r2, #32
 800f00e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	6859      	ldr	r1, [r3, #4]
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	681a      	ldr	r2, [r3, #0]
 800f01a:	4b24      	ldr	r3, [pc, #144]	@ (800f0ac <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800f01c:	400b      	ands	r3, r1
 800f01e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	2220      	movs	r2, #32
 800f024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	2200      	movs	r2, #0
 800f02c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	2200      	movs	r2, #0
 800f034:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800f038:	2301      	movs	r3, #1
 800f03a:	75fb      	strb	r3, [r7, #23]
 800f03c:	e002      	b.n	800f044 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800f03e:	68fb      	ldr	r3, [r7, #12]
 800f040:	2200      	movs	r2, #0
 800f042:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800f044:	f7fc f9e8 	bl	800b418 <HAL_GetTick>
 800f048:	4602      	mov	r2, r0
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	1ad3      	subs	r3, r2, r3
 800f04e:	68ba      	ldr	r2, [r7, #8]
 800f050:	429a      	cmp	r2, r3
 800f052:	d302      	bcc.n	800f05a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800f054:	68bb      	ldr	r3, [r7, #8]
 800f056:	2b00      	cmp	r3, #0
 800f058:	d119      	bne.n	800f08e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800f05a:	7dfb      	ldrb	r3, [r7, #23]
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d116      	bne.n	800f08e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800f060:	68fb      	ldr	r3, [r7, #12]
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	699b      	ldr	r3, [r3, #24]
 800f066:	f003 0304 	and.w	r3, r3, #4
 800f06a:	2b04      	cmp	r3, #4
 800f06c:	d00f      	beq.n	800f08e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f072:	f043 0220 	orr.w	r2, r3, #32
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	2220      	movs	r2, #32
 800f07e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800f082:	68fb      	ldr	r3, [r7, #12]
 800f084:	2200      	movs	r2, #0
 800f086:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800f08a:	2301      	movs	r3, #1
 800f08c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800f08e:	68fb      	ldr	r3, [r7, #12]
 800f090:	681b      	ldr	r3, [r3, #0]
 800f092:	699b      	ldr	r3, [r3, #24]
 800f094:	f003 0304 	and.w	r3, r3, #4
 800f098:	2b04      	cmp	r3, #4
 800f09a:	d002      	beq.n	800f0a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800f09c:	7dfb      	ldrb	r3, [r7, #23]
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d083      	beq.n	800efaa <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800f0a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800f0a4:	4618      	mov	r0, r3
 800f0a6:	3718      	adds	r7, #24
 800f0a8:	46bd      	mov	sp, r7
 800f0aa:	bd80      	pop	{r7, pc}
 800f0ac:	fe00e800 	.word	0xfe00e800

0800f0b0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800f0b0:	b580      	push	{r7, lr}
 800f0b2:	b08a      	sub	sp, #40	@ 0x28
 800f0b4:	af00      	add	r7, sp, #0
 800f0b6:	60f8      	str	r0, [r7, #12]
 800f0b8:	60b9      	str	r1, [r7, #8]
 800f0ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f0bc:	2300      	movs	r3, #0
 800f0be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	681b      	ldr	r3, [r3, #0]
 800f0c6:	699b      	ldr	r3, [r3, #24]
 800f0c8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800f0d2:	69bb      	ldr	r3, [r7, #24]
 800f0d4:	f003 0310 	and.w	r3, r3, #16
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d068      	beq.n	800f1ae <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	2210      	movs	r2, #16
 800f0e2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800f0e4:	e049      	b.n	800f17a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800f0e6:	68bb      	ldr	r3, [r7, #8]
 800f0e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0ec:	d045      	beq.n	800f17a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800f0ee:	f7fc f993 	bl	800b418 <HAL_GetTick>
 800f0f2:	4602      	mov	r2, r0
 800f0f4:	69fb      	ldr	r3, [r7, #28]
 800f0f6:	1ad3      	subs	r3, r2, r3
 800f0f8:	68ba      	ldr	r2, [r7, #8]
 800f0fa:	429a      	cmp	r2, r3
 800f0fc:	d302      	bcc.n	800f104 <I2C_IsErrorOccurred+0x54>
 800f0fe:	68bb      	ldr	r3, [r7, #8]
 800f100:	2b00      	cmp	r3, #0
 800f102:	d13a      	bne.n	800f17a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	685b      	ldr	r3, [r3, #4]
 800f10a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f10e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f116:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	699b      	ldr	r3, [r3, #24]
 800f11e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f122:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f126:	d121      	bne.n	800f16c <I2C_IsErrorOccurred+0xbc>
 800f128:	697b      	ldr	r3, [r7, #20]
 800f12a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f12e:	d01d      	beq.n	800f16c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800f130:	7cfb      	ldrb	r3, [r7, #19]
 800f132:	2b20      	cmp	r3, #32
 800f134:	d01a      	beq.n	800f16c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	685a      	ldr	r2, [r3, #4]
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f144:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800f146:	f7fc f967 	bl	800b418 <HAL_GetTick>
 800f14a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800f14c:	e00e      	b.n	800f16c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800f14e:	f7fc f963 	bl	800b418 <HAL_GetTick>
 800f152:	4602      	mov	r2, r0
 800f154:	69fb      	ldr	r3, [r7, #28]
 800f156:	1ad3      	subs	r3, r2, r3
 800f158:	2b19      	cmp	r3, #25
 800f15a:	d907      	bls.n	800f16c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800f15c:	6a3b      	ldr	r3, [r7, #32]
 800f15e:	f043 0320 	orr.w	r3, r3, #32
 800f162:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800f164:	2301      	movs	r3, #1
 800f166:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800f16a:	e006      	b.n	800f17a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	699b      	ldr	r3, [r3, #24]
 800f172:	f003 0320 	and.w	r3, r3, #32
 800f176:	2b20      	cmp	r3, #32
 800f178:	d1e9      	bne.n	800f14e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800f17a:	68fb      	ldr	r3, [r7, #12]
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	699b      	ldr	r3, [r3, #24]
 800f180:	f003 0320 	and.w	r3, r3, #32
 800f184:	2b20      	cmp	r3, #32
 800f186:	d003      	beq.n	800f190 <I2C_IsErrorOccurred+0xe0>
 800f188:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d0aa      	beq.n	800f0e6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800f190:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f194:	2b00      	cmp	r3, #0
 800f196:	d103      	bne.n	800f1a0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	2220      	movs	r2, #32
 800f19e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800f1a0:	6a3b      	ldr	r3, [r7, #32]
 800f1a2:	f043 0304 	orr.w	r3, r3, #4
 800f1a6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800f1a8:	2301      	movs	r3, #1
 800f1aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	699b      	ldr	r3, [r3, #24]
 800f1b4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800f1b6:	69bb      	ldr	r3, [r7, #24]
 800f1b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d00b      	beq.n	800f1d8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800f1c0:	6a3b      	ldr	r3, [r7, #32]
 800f1c2:	f043 0301 	orr.w	r3, r3, #1
 800f1c6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f1d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800f1d2:	2301      	movs	r3, #1
 800f1d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800f1d8:	69bb      	ldr	r3, [r7, #24]
 800f1da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	d00b      	beq.n	800f1fa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800f1e2:	6a3b      	ldr	r3, [r7, #32]
 800f1e4:	f043 0308 	orr.w	r3, r3, #8
 800f1e8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800f1f2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800f1f4:	2301      	movs	r3, #1
 800f1f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800f1fa:	69bb      	ldr	r3, [r7, #24]
 800f1fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f200:	2b00      	cmp	r3, #0
 800f202:	d00b      	beq.n	800f21c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800f204:	6a3b      	ldr	r3, [r7, #32]
 800f206:	f043 0302 	orr.w	r3, r3, #2
 800f20a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f214:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800f216:	2301      	movs	r3, #1
 800f218:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800f21c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f220:	2b00      	cmp	r3, #0
 800f222:	d01c      	beq.n	800f25e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800f224:	68f8      	ldr	r0, [r7, #12]
 800f226:	f7ff fdaf 	bl	800ed88 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800f22a:	68fb      	ldr	r3, [r7, #12]
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	6859      	ldr	r1, [r3, #4]
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	681a      	ldr	r2, [r3, #0]
 800f234:	4b0d      	ldr	r3, [pc, #52]	@ (800f26c <I2C_IsErrorOccurred+0x1bc>)
 800f236:	400b      	ands	r3, r1
 800f238:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f23e:	6a3b      	ldr	r3, [r7, #32]
 800f240:	431a      	orrs	r2, r3
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	2220      	movs	r2, #32
 800f24a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	2200      	movs	r2, #0
 800f252:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	2200      	movs	r2, #0
 800f25a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800f25e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800f262:	4618      	mov	r0, r3
 800f264:	3728      	adds	r7, #40	@ 0x28
 800f266:	46bd      	mov	sp, r7
 800f268:	bd80      	pop	{r7, pc}
 800f26a:	bf00      	nop
 800f26c:	fe00e800 	.word	0xfe00e800

0800f270 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800f270:	b480      	push	{r7}
 800f272:	b087      	sub	sp, #28
 800f274:	af00      	add	r7, sp, #0
 800f276:	60f8      	str	r0, [r7, #12]
 800f278:	607b      	str	r3, [r7, #4]
 800f27a:	460b      	mov	r3, r1
 800f27c:	817b      	strh	r3, [r7, #10]
 800f27e:	4613      	mov	r3, r2
 800f280:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800f282:	897b      	ldrh	r3, [r7, #10]
 800f284:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800f288:	7a7b      	ldrb	r3, [r7, #9]
 800f28a:	041b      	lsls	r3, r3, #16
 800f28c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800f290:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800f296:	6a3b      	ldr	r3, [r7, #32]
 800f298:	4313      	orrs	r3, r2
 800f29a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f29e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	685a      	ldr	r2, [r3, #4]
 800f2a6:	6a3b      	ldr	r3, [r7, #32]
 800f2a8:	0d5b      	lsrs	r3, r3, #21
 800f2aa:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800f2ae:	4b08      	ldr	r3, [pc, #32]	@ (800f2d0 <I2C_TransferConfig+0x60>)
 800f2b0:	430b      	orrs	r3, r1
 800f2b2:	43db      	mvns	r3, r3
 800f2b4:	ea02 0103 	and.w	r1, r2, r3
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	697a      	ldr	r2, [r7, #20]
 800f2be:	430a      	orrs	r2, r1
 800f2c0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800f2c2:	bf00      	nop
 800f2c4:	371c      	adds	r7, #28
 800f2c6:	46bd      	mov	sp, r7
 800f2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2cc:	4770      	bx	lr
 800f2ce:	bf00      	nop
 800f2d0:	03ff63ff 	.word	0x03ff63ff

0800f2d4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800f2d4:	b480      	push	{r7}
 800f2d6:	b083      	sub	sp, #12
 800f2d8:	af00      	add	r7, sp, #0
 800f2da:	6078      	str	r0, [r7, #4]
 800f2dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f2e4:	b2db      	uxtb	r3, r3
 800f2e6:	2b20      	cmp	r3, #32
 800f2e8:	d138      	bne.n	800f35c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f2f0:	2b01      	cmp	r3, #1
 800f2f2:	d101      	bne.n	800f2f8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800f2f4:	2302      	movs	r3, #2
 800f2f6:	e032      	b.n	800f35e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	2201      	movs	r2, #1
 800f2fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	2224      	movs	r2, #36	@ 0x24
 800f304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	681a      	ldr	r2, [r3, #0]
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	f022 0201 	bic.w	r2, r2, #1
 800f316:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	681a      	ldr	r2, [r3, #0]
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800f326:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	6819      	ldr	r1, [r3, #0]
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	683a      	ldr	r2, [r7, #0]
 800f334:	430a      	orrs	r2, r1
 800f336:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	681a      	ldr	r2, [r3, #0]
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	f042 0201 	orr.w	r2, r2, #1
 800f346:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	2220      	movs	r2, #32
 800f34c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	2200      	movs	r2, #0
 800f354:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800f358:	2300      	movs	r3, #0
 800f35a:	e000      	b.n	800f35e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800f35c:	2302      	movs	r3, #2
  }
}
 800f35e:	4618      	mov	r0, r3
 800f360:	370c      	adds	r7, #12
 800f362:	46bd      	mov	sp, r7
 800f364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f368:	4770      	bx	lr

0800f36a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800f36a:	b480      	push	{r7}
 800f36c:	b085      	sub	sp, #20
 800f36e:	af00      	add	r7, sp, #0
 800f370:	6078      	str	r0, [r7, #4]
 800f372:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f37a:	b2db      	uxtb	r3, r3
 800f37c:	2b20      	cmp	r3, #32
 800f37e:	d139      	bne.n	800f3f4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f386:	2b01      	cmp	r3, #1
 800f388:	d101      	bne.n	800f38e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800f38a:	2302      	movs	r3, #2
 800f38c:	e033      	b.n	800f3f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	2201      	movs	r2, #1
 800f392:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	2224      	movs	r2, #36	@ 0x24
 800f39a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	681a      	ldr	r2, [r3, #0]
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	f022 0201 	bic.w	r2, r2, #1
 800f3ac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800f3b6:	68fb      	ldr	r3, [r7, #12]
 800f3b8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800f3bc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800f3be:	683b      	ldr	r3, [r7, #0]
 800f3c0:	021b      	lsls	r3, r3, #8
 800f3c2:	68fa      	ldr	r2, [r7, #12]
 800f3c4:	4313      	orrs	r3, r2
 800f3c6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	68fa      	ldr	r2, [r7, #12]
 800f3ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	681a      	ldr	r2, [r3, #0]
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	f042 0201 	orr.w	r2, r2, #1
 800f3de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	2220      	movs	r2, #32
 800f3e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	2200      	movs	r2, #0
 800f3ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800f3f0:	2300      	movs	r3, #0
 800f3f2:	e000      	b.n	800f3f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800f3f4:	2302      	movs	r3, #2
  }
}
 800f3f6:	4618      	mov	r0, r3
 800f3f8:	3714      	adds	r7, #20
 800f3fa:	46bd      	mov	sp, r7
 800f3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f400:	4770      	bx	lr
	...

0800f404 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800f404:	b480      	push	{r7}
 800f406:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800f408:	4b04      	ldr	r3, [pc, #16]	@ (800f41c <HAL_PWREx_GetVoltageRange+0x18>)
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800f410:	4618      	mov	r0, r3
 800f412:	46bd      	mov	sp, r7
 800f414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f418:	4770      	bx	lr
 800f41a:	bf00      	nop
 800f41c:	40007000 	.word	0x40007000

0800f420 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800f420:	b480      	push	{r7}
 800f422:	b085      	sub	sp, #20
 800f424:	af00      	add	r7, sp, #0
 800f426:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f42e:	d130      	bne.n	800f492 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800f430:	4b23      	ldr	r3, [pc, #140]	@ (800f4c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800f438:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f43c:	d038      	beq.n	800f4b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800f43e:	4b20      	ldr	r3, [pc, #128]	@ (800f4c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800f446:	4a1e      	ldr	r2, [pc, #120]	@ (800f4c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800f448:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800f44c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800f44e:	4b1d      	ldr	r3, [pc, #116]	@ (800f4c4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	2232      	movs	r2, #50	@ 0x32
 800f454:	fb02 f303 	mul.w	r3, r2, r3
 800f458:	4a1b      	ldr	r2, [pc, #108]	@ (800f4c8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800f45a:	fba2 2303 	umull	r2, r3, r2, r3
 800f45e:	0c9b      	lsrs	r3, r3, #18
 800f460:	3301      	adds	r3, #1
 800f462:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800f464:	e002      	b.n	800f46c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	3b01      	subs	r3, #1
 800f46a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800f46c:	4b14      	ldr	r3, [pc, #80]	@ (800f4c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800f46e:	695b      	ldr	r3, [r3, #20]
 800f470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800f474:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f478:	d102      	bne.n	800f480 <HAL_PWREx_ControlVoltageScaling+0x60>
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d1f2      	bne.n	800f466 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800f480:	4b0f      	ldr	r3, [pc, #60]	@ (800f4c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800f482:	695b      	ldr	r3, [r3, #20]
 800f484:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800f488:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f48c:	d110      	bne.n	800f4b0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800f48e:	2303      	movs	r3, #3
 800f490:	e00f      	b.n	800f4b2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800f492:	4b0b      	ldr	r3, [pc, #44]	@ (800f4c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800f49a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f49e:	d007      	beq.n	800f4b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800f4a0:	4b07      	ldr	r3, [pc, #28]	@ (800f4c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800f4a8:	4a05      	ldr	r2, [pc, #20]	@ (800f4c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800f4aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800f4ae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800f4b0:	2300      	movs	r3, #0
}
 800f4b2:	4618      	mov	r0, r3
 800f4b4:	3714      	adds	r7, #20
 800f4b6:	46bd      	mov	sp, r7
 800f4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4bc:	4770      	bx	lr
 800f4be:	bf00      	nop
 800f4c0:	40007000 	.word	0x40007000
 800f4c4:	20000000 	.word	0x20000000
 800f4c8:	431bde83 	.word	0x431bde83

0800f4cc <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800f4cc:	b580      	push	{r7, lr}
 800f4ce:	b086      	sub	sp, #24
 800f4d0:	af02      	add	r7, sp, #8
 800f4d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800f4d4:	f7fb ffa0 	bl	800b418 <HAL_GetTick>
 800f4d8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d101      	bne.n	800f4e4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800f4e0:	2301      	movs	r3, #1
 800f4e2:	e063      	b.n	800f5ac <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800f4ea:	b2db      	uxtb	r3, r3
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d10b      	bne.n	800f508 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2200      	movs	r2, #0
 800f4f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800f4f8:	6878      	ldr	r0, [r7, #4]
 800f4fa:	f7f8 fac7 	bl	8007a8c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800f4fe:	f241 3188 	movw	r1, #5000	@ 0x1388
 800f502:	6878      	ldr	r0, [r7, #4]
 800f504:	f000 fa68 	bl	800f9d8 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	681b      	ldr	r3, [r3, #0]
 800f50e:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	689b      	ldr	r3, [r3, #8]
 800f516:	3b01      	subs	r3, #1
 800f518:	021a      	lsls	r2, r3, #8
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	681b      	ldr	r3, [r3, #0]
 800f51e:	430a      	orrs	r2, r1
 800f520:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f526:	9300      	str	r3, [sp, #0]
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	2200      	movs	r2, #0
 800f52c:	2120      	movs	r1, #32
 800f52e:	6878      	ldr	r0, [r7, #4]
 800f530:	f000 fa60 	bl	800f9f4 <QSPI_WaitFlagStateUntilTimeout>
 800f534:	4603      	mov	r3, r0
 800f536:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800f538:	7afb      	ldrb	r3, [r7, #11]
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d131      	bne.n	800f5a2 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800f548:	f023 0310 	bic.w	r3, r3, #16
 800f54c:	687a      	ldr	r2, [r7, #4]
 800f54e:	6852      	ldr	r2, [r2, #4]
 800f550:	0611      	lsls	r1, r2, #24
 800f552:	687a      	ldr	r2, [r7, #4]
 800f554:	68d2      	ldr	r2, [r2, #12]
 800f556:	4311      	orrs	r1, r2
 800f558:	687a      	ldr	r2, [r7, #4]
 800f55a:	6812      	ldr	r2, [r2, #0]
 800f55c:	430b      	orrs	r3, r1
 800f55e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	685a      	ldr	r2, [r3, #4]
 800f566:	4b13      	ldr	r3, [pc, #76]	@ (800f5b4 <HAL_QSPI_Init+0xe8>)
 800f568:	4013      	ands	r3, r2
 800f56a:	687a      	ldr	r2, [r7, #4]
 800f56c:	6912      	ldr	r2, [r2, #16]
 800f56e:	0411      	lsls	r1, r2, #16
 800f570:	687a      	ldr	r2, [r7, #4]
 800f572:	6952      	ldr	r2, [r2, #20]
 800f574:	4311      	orrs	r1, r2
 800f576:	687a      	ldr	r2, [r7, #4]
 800f578:	6992      	ldr	r2, [r2, #24]
 800f57a:	4311      	orrs	r1, r2
 800f57c:	687a      	ldr	r2, [r7, #4]
 800f57e:	6812      	ldr	r2, [r2, #0]
 800f580:	430b      	orrs	r3, r1
 800f582:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	681a      	ldr	r2, [r3, #0]
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	f042 0201 	orr.w	r2, r2, #1
 800f592:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	2200      	movs	r2, #0
 800f598:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	2201      	movs	r2, #1
 800f59e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	2200      	movs	r2, #0
 800f5a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 800f5aa:	7afb      	ldrb	r3, [r7, #11]
}
 800f5ac:	4618      	mov	r0, r3
 800f5ae:	3710      	adds	r7, #16
 800f5b0:	46bd      	mov	sp, r7
 800f5b2:	bd80      	pop	{r7, pc}
 800f5b4:	ffe0f8fe 	.word	0xffe0f8fe

0800f5b8 <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 800f5b8:	b580      	push	{r7, lr}
 800f5ba:	b088      	sub	sp, #32
 800f5bc:	af02      	add	r7, sp, #8
 800f5be:	60f8      	str	r0, [r7, #12]
 800f5c0:	60b9      	str	r1, [r7, #8]
 800f5c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800f5c4:	f7fb ff28 	bl	800b418 <HAL_GetTick>
 800f5c8:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800f5d0:	b2db      	uxtb	r3, r3
 800f5d2:	2b01      	cmp	r3, #1
 800f5d4:	d101      	bne.n	800f5da <HAL_QSPI_Command+0x22>
 800f5d6:	2302      	movs	r3, #2
 800f5d8:	e048      	b.n	800f66c <HAL_QSPI_Command+0xb4>
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	2201      	movs	r2, #1
 800f5de:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800f5e2:	68fb      	ldr	r3, [r7, #12]
 800f5e4:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800f5e8:	b2db      	uxtb	r3, r3
 800f5ea:	2b01      	cmp	r3, #1
 800f5ec:	d137      	bne.n	800f65e <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	2200      	movs	r2, #0
 800f5f2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	2202      	movs	r2, #2
 800f5f8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	9300      	str	r3, [sp, #0]
 800f600:	693b      	ldr	r3, [r7, #16]
 800f602:	2200      	movs	r2, #0
 800f604:	2120      	movs	r1, #32
 800f606:	68f8      	ldr	r0, [r7, #12]
 800f608:	f000 f9f4 	bl	800f9f4 <QSPI_WaitFlagStateUntilTimeout>
 800f60c:	4603      	mov	r3, r0
 800f60e:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800f610:	7dfb      	ldrb	r3, [r7, #23]
 800f612:	2b00      	cmp	r3, #0
 800f614:	d125      	bne.n	800f662 <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800f616:	2200      	movs	r2, #0
 800f618:	68b9      	ldr	r1, [r7, #8]
 800f61a:	68f8      	ldr	r0, [r7, #12]
 800f61c:	f000 fa21 	bl	800fa62 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 800f620:	68bb      	ldr	r3, [r7, #8]
 800f622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f624:	2b00      	cmp	r3, #0
 800f626:	d115      	bne.n	800f654 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	9300      	str	r3, [sp, #0]
 800f62c:	693b      	ldr	r3, [r7, #16]
 800f62e:	2201      	movs	r2, #1
 800f630:	2102      	movs	r1, #2
 800f632:	68f8      	ldr	r0, [r7, #12]
 800f634:	f000 f9de 	bl	800f9f4 <QSPI_WaitFlagStateUntilTimeout>
 800f638:	4603      	mov	r3, r0
 800f63a:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 800f63c:	7dfb      	ldrb	r3, [r7, #23]
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d10f      	bne.n	800f662 <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	2202      	movs	r2, #2
 800f648:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	2201      	movs	r2, #1
 800f64e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800f652:	e006      	b.n	800f662 <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	2201      	movs	r2, #1
 800f658:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800f65c:	e001      	b.n	800f662 <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800f65e:	2302      	movs	r3, #2
 800f660:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	2200      	movs	r2, #0
 800f666:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 800f66a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f66c:	4618      	mov	r0, r3
 800f66e:	3718      	adds	r7, #24
 800f670:	46bd      	mov	sp, r7
 800f672:	bd80      	pop	{r7, pc}

0800f674 <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800f674:	b580      	push	{r7, lr}
 800f676:	b08a      	sub	sp, #40	@ 0x28
 800f678:	af02      	add	r7, sp, #8
 800f67a:	60f8      	str	r0, [r7, #12]
 800f67c:	60b9      	str	r1, [r7, #8]
 800f67e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f680:	2300      	movs	r3, #0
 800f682:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800f684:	f7fb fec8 	bl	800b418 <HAL_GetTick>
 800f688:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	3320      	adds	r3, #32
 800f690:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800f698:	b2db      	uxtb	r3, r3
 800f69a:	2b01      	cmp	r3, #1
 800f69c:	d101      	bne.n	800f6a2 <HAL_QSPI_Transmit+0x2e>
 800f69e:	2302      	movs	r3, #2
 800f6a0:	e07b      	b.n	800f79a <HAL_QSPI_Transmit+0x126>
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	2201      	movs	r2, #1
 800f6a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800f6b0:	b2db      	uxtb	r3, r3
 800f6b2:	2b01      	cmp	r3, #1
 800f6b4:	d16a      	bne.n	800f78c <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	2200      	movs	r2, #0
 800f6ba:	63da      	str	r2, [r3, #60]	@ 0x3c

    if(pData != NULL )
 800f6bc:	68bb      	ldr	r3, [r7, #8]
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	d05b      	beq.n	800f77a <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	2212      	movs	r2, #18
 800f6c6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800f6ca:	68fb      	ldr	r3, [r7, #12]
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	691b      	ldr	r3, [r3, #16]
 800f6d0:	1c5a      	adds	r2, r3, #1
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	625a      	str	r2, [r3, #36]	@ 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800f6d6:	68fb      	ldr	r3, [r7, #12]
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	691b      	ldr	r3, [r3, #16]
 800f6dc:	1c5a      	adds	r2, r3, #1
 800f6de:	68fb      	ldr	r3, [r7, #12]
 800f6e0:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	68ba      	ldr	r2, [r7, #8]
 800f6e6:	61da      	str	r2, [r3, #28]

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800f6e8:	68fb      	ldr	r3, [r7, #12]
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	695a      	ldr	r2, [r3, #20]
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	681b      	ldr	r3, [r3, #0]
 800f6f2:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 800f6f6:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 800f6f8:	e01b      	b.n	800f732 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	9300      	str	r3, [sp, #0]
 800f6fe:	69bb      	ldr	r3, [r7, #24]
 800f700:	2201      	movs	r2, #1
 800f702:	2104      	movs	r1, #4
 800f704:	68f8      	ldr	r0, [r7, #12]
 800f706:	f000 f975 	bl	800f9f4 <QSPI_WaitFlagStateUntilTimeout>
 800f70a:	4603      	mov	r3, r0
 800f70c:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 800f70e:	7ffb      	ldrb	r3, [r7, #31]
 800f710:	2b00      	cmp	r3, #0
 800f712:	d113      	bne.n	800f73c <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	69db      	ldr	r3, [r3, #28]
 800f718:	781a      	ldrb	r2, [r3, #0]
 800f71a:	697b      	ldr	r3, [r7, #20]
 800f71c:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	69db      	ldr	r3, [r3, #28]
 800f722:	1c5a      	adds	r2, r3, #1
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	61da      	str	r2, [r3, #28]
        hqspi->TxXferCount--;
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f72c:	1e5a      	subs	r2, r3, #1
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	625a      	str	r2, [r3, #36]	@ 0x24
      while(hqspi->TxXferCount > 0U)
 800f732:	68fb      	ldr	r3, [r7, #12]
 800f734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f736:	2b00      	cmp	r3, #0
 800f738:	d1df      	bne.n	800f6fa <HAL_QSPI_Transmit+0x86>
 800f73a:	e000      	b.n	800f73e <HAL_QSPI_Transmit+0xca>
          break;
 800f73c:	bf00      	nop
      }

      if (status == HAL_OK)
 800f73e:	7ffb      	ldrb	r3, [r7, #31]
 800f740:	2b00      	cmp	r3, #0
 800f742:	d115      	bne.n	800f770 <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	9300      	str	r3, [sp, #0]
 800f748:	69bb      	ldr	r3, [r7, #24]
 800f74a:	2201      	movs	r2, #1
 800f74c:	2102      	movs	r1, #2
 800f74e:	68f8      	ldr	r0, [r7, #12]
 800f750:	f000 f950 	bl	800f9f4 <QSPI_WaitFlagStateUntilTimeout>
 800f754:	4603      	mov	r3, r0
 800f756:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 800f758:	7ffb      	ldrb	r3, [r7, #31]
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d108      	bne.n	800f770 <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800f75e:	68fb      	ldr	r3, [r7, #12]
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	2202      	movs	r2, #2
 800f764:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 800f766:	68f8      	ldr	r0, [r7, #12]
 800f768:	f000 f8bd 	bl	800f8e6 <HAL_QSPI_Abort>
 800f76c:	4603      	mov	r3, r0
 800f76e:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800f770:	68fb      	ldr	r3, [r7, #12]
 800f772:	2201      	movs	r2, #1
 800f774:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800f778:	e00a      	b.n	800f790 <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f77e:	f043 0208 	orr.w	r2, r3, #8
 800f782:	68fb      	ldr	r3, [r7, #12]
 800f784:	63da      	str	r2, [r3, #60]	@ 0x3c
      status = HAL_ERROR;
 800f786:	2301      	movs	r3, #1
 800f788:	77fb      	strb	r3, [r7, #31]
 800f78a:	e001      	b.n	800f790 <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 800f78c:	2302      	movs	r3, #2
 800f78e:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	2200      	movs	r2, #0
 800f794:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return status;
 800f798:	7ffb      	ldrb	r3, [r7, #31]
}
 800f79a:	4618      	mov	r0, r3
 800f79c:	3720      	adds	r7, #32
 800f79e:	46bd      	mov	sp, r7
 800f7a0:	bd80      	pop	{r7, pc}

0800f7a2 <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800f7a2:	b580      	push	{r7, lr}
 800f7a4:	b08a      	sub	sp, #40	@ 0x28
 800f7a6:	af02      	add	r7, sp, #8
 800f7a8:	60f8      	str	r0, [r7, #12]
 800f7aa:	60b9      	str	r1, [r7, #8]
 800f7ac:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f7ae:	2300      	movs	r3, #0
 800f7b0:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800f7b2:	f7fb fe31 	bl	800b418 <HAL_GetTick>
 800f7b6:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	699b      	ldr	r3, [r3, #24]
 800f7be:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	681b      	ldr	r3, [r3, #0]
 800f7c4:	3320      	adds	r3, #32
 800f7c6:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800f7c8:	68fb      	ldr	r3, [r7, #12]
 800f7ca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800f7ce:	b2db      	uxtb	r3, r3
 800f7d0:	2b01      	cmp	r3, #1
 800f7d2:	d101      	bne.n	800f7d8 <HAL_QSPI_Receive+0x36>
 800f7d4:	2302      	movs	r3, #2
 800f7d6:	e082      	b.n	800f8de <HAL_QSPI_Receive+0x13c>
 800f7d8:	68fb      	ldr	r3, [r7, #12]
 800f7da:	2201      	movs	r2, #1
 800f7dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800f7e0:	68fb      	ldr	r3, [r7, #12]
 800f7e2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800f7e6:	b2db      	uxtb	r3, r3
 800f7e8:	2b01      	cmp	r3, #1
 800f7ea:	d171      	bne.n	800f8d0 <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800f7ec:	68fb      	ldr	r3, [r7, #12]
 800f7ee:	2200      	movs	r2, #0
 800f7f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    if(pData != NULL )
 800f7f2:	68bb      	ldr	r3, [r7, #8]
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d062      	beq.n	800f8be <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	2222      	movs	r2, #34	@ 0x22
 800f7fc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	691b      	ldr	r3, [r3, #16]
 800f806:	1c5a      	adds	r2, r3, #1
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	631a      	str	r2, [r3, #48]	@ 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800f80c:	68fb      	ldr	r3, [r7, #12]
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	691b      	ldr	r3, [r3, #16]
 800f812:	1c5a      	adds	r2, r3, #1
 800f814:	68fb      	ldr	r3, [r7, #12]
 800f816:	62da      	str	r2, [r3, #44]	@ 0x2c
      hqspi->pRxBuffPtr = pData;
 800f818:	68fb      	ldr	r3, [r7, #12]
 800f81a:	68ba      	ldr	r2, [r7, #8]
 800f81c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	695b      	ldr	r3, [r3, #20]
 800f824:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800f828:	68fb      	ldr	r3, [r7, #12]
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800f830:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	697a      	ldr	r2, [r7, #20]
 800f838:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 800f83a:	e01c      	b.n	800f876 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	9300      	str	r3, [sp, #0]
 800f840:	69bb      	ldr	r3, [r7, #24]
 800f842:	2201      	movs	r2, #1
 800f844:	2106      	movs	r1, #6
 800f846:	68f8      	ldr	r0, [r7, #12]
 800f848:	f000 f8d4 	bl	800f9f4 <QSPI_WaitFlagStateUntilTimeout>
 800f84c:	4603      	mov	r3, r0
 800f84e:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 800f850:	7ffb      	ldrb	r3, [r7, #31]
 800f852:	2b00      	cmp	r3, #0
 800f854:	d114      	bne.n	800f880 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f85a:	693a      	ldr	r2, [r7, #16]
 800f85c:	7812      	ldrb	r2, [r2, #0]
 800f85e:	b2d2      	uxtb	r2, r2
 800f860:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f866:	1c5a      	adds	r2, r3, #1
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	629a      	str	r2, [r3, #40]	@ 0x28
        hqspi->RxXferCount--;
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f870:	1e5a      	subs	r2, r3, #1
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	631a      	str	r2, [r3, #48]	@ 0x30
      while(hqspi->RxXferCount > 0U)
 800f876:	68fb      	ldr	r3, [r7, #12]
 800f878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f87a:	2b00      	cmp	r3, #0
 800f87c:	d1de      	bne.n	800f83c <HAL_QSPI_Receive+0x9a>
 800f87e:	e000      	b.n	800f882 <HAL_QSPI_Receive+0xe0>
          break;
 800f880:	bf00      	nop
      }

      if (status == HAL_OK)
 800f882:	7ffb      	ldrb	r3, [r7, #31]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d115      	bne.n	800f8b4 <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	9300      	str	r3, [sp, #0]
 800f88c:	69bb      	ldr	r3, [r7, #24]
 800f88e:	2201      	movs	r2, #1
 800f890:	2102      	movs	r1, #2
 800f892:	68f8      	ldr	r0, [r7, #12]
 800f894:	f000 f8ae 	bl	800f9f4 <QSPI_WaitFlagStateUntilTimeout>
 800f898:	4603      	mov	r3, r0
 800f89a:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 800f89c:	7ffb      	ldrb	r3, [r7, #31]
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d108      	bne.n	800f8b4 <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800f8a2:	68fb      	ldr	r3, [r7, #12]
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	2202      	movs	r2, #2
 800f8a8:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 800f8aa:	68f8      	ldr	r0, [r7, #12]
 800f8ac:	f000 f81b 	bl	800f8e6 <HAL_QSPI_Abort>
 800f8b0:	4603      	mov	r3, r0
 800f8b2:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800f8b4:	68fb      	ldr	r3, [r7, #12]
 800f8b6:	2201      	movs	r2, #1
 800f8b8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800f8bc:	e00a      	b.n	800f8d4 <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f8c2:	f043 0208 	orr.w	r2, r3, #8
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	63da      	str	r2, [r3, #60]	@ 0x3c
      status = HAL_ERROR;
 800f8ca:	2301      	movs	r3, #1
 800f8cc:	77fb      	strb	r3, [r7, #31]
 800f8ce:	e001      	b.n	800f8d4 <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 800f8d0:	2302      	movs	r3, #2
 800f8d2:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return status;
 800f8dc:	7ffb      	ldrb	r3, [r7, #31]
}
 800f8de:	4618      	mov	r0, r3
 800f8e0:	3720      	adds	r7, #32
 800f8e2:	46bd      	mov	sp, r7
 800f8e4:	bd80      	pop	{r7, pc}

0800f8e6 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 800f8e6:	b580      	push	{r7, lr}
 800f8e8:	b086      	sub	sp, #24
 800f8ea:	af02      	add	r7, sp, #8
 800f8ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f8ee:	2300      	movs	r3, #0
 800f8f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800f8f2:	f7fb fd91 	bl	800b418 <HAL_GetTick>
 800f8f6:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800f8fe:	b2db      	uxtb	r3, r3
 800f900:	f003 0302 	and.w	r3, r3, #2
 800f904:	2b00      	cmp	r3, #0
 800f906:	d062      	beq.n	800f9ce <HAL_QSPI_Abort+0xe8>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	2200      	movs	r2, #0
 800f90c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	681b      	ldr	r3, [r3, #0]
 800f916:	f003 0304 	and.w	r3, r3, #4
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d017      	beq.n	800f94e <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	681a      	ldr	r2, [r3, #0]
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	f022 0204 	bic.w	r2, r2, #4
 800f92c:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f932:	4618      	mov	r0, r3
 800f934:	f7fd fdb6 	bl	800d4a4 <HAL_DMA_Abort>
 800f938:	4603      	mov	r3, r0
 800f93a:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 800f93c:	7bfb      	ldrb	r3, [r7, #15]
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d005      	beq.n	800f94e <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f946:	f043 0204 	orr.w	r2, r3, #4
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }

    if (__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_BUSY) != RESET)
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	689b      	ldr	r3, [r3, #8]
 800f954:	f003 0320 	and.w	r3, r3, #32
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d034      	beq.n	800f9c6 <HAL_QSPI_Abort+0xe0>
    {
      /* Configure QSPI: CR register with Abort request */
      SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	681a      	ldr	r2, [r3, #0]
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	f042 0202 	orr.w	r2, r2, #2
 800f96a:	601a      	str	r2, [r3, #0]
      
      /* Wait until TC flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f970:	9300      	str	r3, [sp, #0]
 800f972:	68bb      	ldr	r3, [r7, #8]
 800f974:	2201      	movs	r2, #1
 800f976:	2102      	movs	r1, #2
 800f978:	6878      	ldr	r0, [r7, #4]
 800f97a:	f000 f83b 	bl	800f9f4 <QSPI_WaitFlagStateUntilTimeout>
 800f97e:	4603      	mov	r3, r0
 800f980:	73fb      	strb	r3, [r7, #15]
      
      if (status == HAL_OK)
 800f982:	7bfb      	ldrb	r3, [r7, #15]
 800f984:	2b00      	cmp	r3, #0
 800f986:	d10e      	bne.n	800f9a6 <HAL_QSPI_Abort+0xc0>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	2202      	movs	r2, #2
 800f98e:	60da      	str	r2, [r3, #12]
        
        /* Wait until BUSY flag is reset */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f994:	9300      	str	r3, [sp, #0]
 800f996:	68bb      	ldr	r3, [r7, #8]
 800f998:	2200      	movs	r2, #0
 800f99a:	2120      	movs	r1, #32
 800f99c:	6878      	ldr	r0, [r7, #4]
 800f99e:	f000 f829 	bl	800f9f4 <QSPI_WaitFlagStateUntilTimeout>
 800f9a2:	4603      	mov	r3, r0
 800f9a4:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 800f9a6:	7bfb      	ldrb	r3, [r7, #15]
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d110      	bne.n	800f9ce <HAL_QSPI_Abort+0xe8>
      {
        /* Reset functional mode configuration to indirect write mode by default */
        CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	695a      	ldr	r2, [r3, #20]
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 800f9ba:	615a      	str	r2, [r3, #20]
        
        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	2201      	movs	r2, #1
 800f9c0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800f9c4:	e003      	b.n	800f9ce <HAL_QSPI_Abort+0xe8>
      }
    }
    else
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	2201      	movs	r2, #1
 800f9ca:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    }
  }

  return status;
 800f9ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9d0:	4618      	mov	r0, r3
 800f9d2:	3710      	adds	r7, #16
 800f9d4:	46bd      	mov	sp, r7
 800f9d6:	bd80      	pop	{r7, pc}

0800f9d8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800f9d8:	b480      	push	{r7}
 800f9da:	b083      	sub	sp, #12
 800f9dc:	af00      	add	r7, sp, #0
 800f9de:	6078      	str	r0, [r7, #4]
 800f9e0:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	683a      	ldr	r2, [r7, #0]
 800f9e6:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800f9e8:	bf00      	nop
 800f9ea:	370c      	adds	r7, #12
 800f9ec:	46bd      	mov	sp, r7
 800f9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9f2:	4770      	bx	lr

0800f9f4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800f9f4:	b580      	push	{r7, lr}
 800f9f6:	b084      	sub	sp, #16
 800f9f8:	af00      	add	r7, sp, #0
 800f9fa:	60f8      	str	r0, [r7, #12]
 800f9fc:	60b9      	str	r1, [r7, #8]
 800f9fe:	603b      	str	r3, [r7, #0]
 800fa00:	4613      	mov	r3, r2
 800fa02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800fa04:	e01a      	b.n	800fa3c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fa06:	69bb      	ldr	r3, [r7, #24]
 800fa08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa0c:	d016      	beq.n	800fa3c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fa0e:	f7fb fd03 	bl	800b418 <HAL_GetTick>
 800fa12:	4602      	mov	r2, r0
 800fa14:	683b      	ldr	r3, [r7, #0]
 800fa16:	1ad3      	subs	r3, r2, r3
 800fa18:	69ba      	ldr	r2, [r7, #24]
 800fa1a:	429a      	cmp	r2, r3
 800fa1c:	d302      	bcc.n	800fa24 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800fa1e:	69bb      	ldr	r3, [r7, #24]
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d10b      	bne.n	800fa3c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	2204      	movs	r2, #4
 800fa28:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fa30:	f043 0201 	orr.w	r2, r3, #1
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800fa38:	2301      	movs	r3, #1
 800fa3a:	e00e      	b.n	800fa5a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	689a      	ldr	r2, [r3, #8]
 800fa42:	68bb      	ldr	r3, [r7, #8]
 800fa44:	4013      	ands	r3, r2
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	bf14      	ite	ne
 800fa4a:	2301      	movne	r3, #1
 800fa4c:	2300      	moveq	r3, #0
 800fa4e:	b2db      	uxtb	r3, r3
 800fa50:	461a      	mov	r2, r3
 800fa52:	79fb      	ldrb	r3, [r7, #7]
 800fa54:	429a      	cmp	r2, r3
 800fa56:	d1d6      	bne.n	800fa06 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800fa58:	2300      	movs	r3, #0
}
 800fa5a:	4618      	mov	r0, r3
 800fa5c:	3710      	adds	r7, #16
 800fa5e:	46bd      	mov	sp, r7
 800fa60:	bd80      	pop	{r7, pc}

0800fa62 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 800fa62:	b480      	push	{r7}
 800fa64:	b085      	sub	sp, #20
 800fa66:	af00      	add	r7, sp, #0
 800fa68:	60f8      	str	r0, [r7, #12]
 800fa6a:	60b9      	str	r1, [r7, #8]
 800fa6c:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 800fa6e:	68bb      	ldr	r3, [r7, #8]
 800fa70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d009      	beq.n	800fa8a <QSPI_Config+0x28>
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800fa7c:	d005      	beq.n	800fa8a <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 800fa7e:	68bb      	ldr	r3, [r7, #8]
 800fa80:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	3a01      	subs	r2, #1
 800fa88:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 800fa8a:	68bb      	ldr	r3, [r7, #8]
 800fa8c:	699b      	ldr	r3, [r3, #24]
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	f000 80c1 	beq.w	800fc16 <QSPI_Config+0x1b4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800fa94:	68bb      	ldr	r3, [r7, #8]
 800fa96:	6a1b      	ldr	r3, [r3, #32]
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d063      	beq.n	800fb64 <QSPI_Config+0x102>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800fa9c:	68fb      	ldr	r3, [r7, #12]
 800fa9e:	681b      	ldr	r3, [r3, #0]
 800faa0:	68ba      	ldr	r2, [r7, #8]
 800faa2:	6892      	ldr	r2, [r2, #8]
 800faa4:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800faa6:	68bb      	ldr	r3, [r7, #8]
 800faa8:	69db      	ldr	r3, [r3, #28]
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d031      	beq.n	800fb12 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800faae:	68bb      	ldr	r3, [r7, #8]
 800fab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fab2:	68bb      	ldr	r3, [r7, #8]
 800fab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fab6:	431a      	orrs	r2, r3
 800fab8:	68bb      	ldr	r3, [r7, #8]
 800faba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fabc:	431a      	orrs	r2, r3
 800fabe:	68bb      	ldr	r3, [r7, #8]
 800fac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fac2:	431a      	orrs	r2, r3
 800fac4:	68bb      	ldr	r3, [r7, #8]
 800fac6:	695b      	ldr	r3, [r3, #20]
 800fac8:	049b      	lsls	r3, r3, #18
 800faca:	431a      	orrs	r2, r3
 800facc:	68bb      	ldr	r3, [r7, #8]
 800face:	691b      	ldr	r3, [r3, #16]
 800fad0:	431a      	orrs	r2, r3
 800fad2:	68bb      	ldr	r3, [r7, #8]
 800fad4:	6a1b      	ldr	r3, [r3, #32]
 800fad6:	431a      	orrs	r2, r3
 800fad8:	68bb      	ldr	r3, [r7, #8]
 800fada:	68db      	ldr	r3, [r3, #12]
 800fadc:	431a      	orrs	r2, r3
 800fade:	68bb      	ldr	r3, [r7, #8]
 800fae0:	69db      	ldr	r3, [r3, #28]
 800fae2:	431a      	orrs	r2, r3
 800fae4:	68bb      	ldr	r3, [r7, #8]
 800fae6:	699b      	ldr	r3, [r3, #24]
 800fae8:	431a      	orrs	r2, r3
 800faea:	68bb      	ldr	r3, [r7, #8]
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	ea42 0103 	orr.w	r1, r2, r3
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	687a      	ldr	r2, [r7, #4]
 800faf8:	430a      	orrs	r2, r1
 800fafa:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800fb02:	f000 813f 	beq.w	800fd84 <QSPI_Config+0x322>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	68ba      	ldr	r2, [r7, #8]
 800fb0c:	6852      	ldr	r2, [r2, #4]
 800fb0e:	619a      	str	r2, [r3, #24]
          CLEAR_REG(hqspi->Instance->AR);
        }
      }
    }
  }
}
 800fb10:	e138      	b.n	800fd84 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800fb12:	68bb      	ldr	r3, [r7, #8]
 800fb14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fb16:	68bb      	ldr	r3, [r7, #8]
 800fb18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fb1a:	431a      	orrs	r2, r3
 800fb1c:	68bb      	ldr	r3, [r7, #8]
 800fb1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fb20:	431a      	orrs	r2, r3
 800fb22:	68bb      	ldr	r3, [r7, #8]
 800fb24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb26:	431a      	orrs	r2, r3
 800fb28:	68bb      	ldr	r3, [r7, #8]
 800fb2a:	695b      	ldr	r3, [r3, #20]
 800fb2c:	049b      	lsls	r3, r3, #18
 800fb2e:	431a      	orrs	r2, r3
 800fb30:	68bb      	ldr	r3, [r7, #8]
 800fb32:	691b      	ldr	r3, [r3, #16]
 800fb34:	431a      	orrs	r2, r3
 800fb36:	68bb      	ldr	r3, [r7, #8]
 800fb38:	6a1b      	ldr	r3, [r3, #32]
 800fb3a:	431a      	orrs	r2, r3
 800fb3c:	68bb      	ldr	r3, [r7, #8]
 800fb3e:	69db      	ldr	r3, [r3, #28]
 800fb40:	431a      	orrs	r2, r3
 800fb42:	68bb      	ldr	r3, [r7, #8]
 800fb44:	699b      	ldr	r3, [r3, #24]
 800fb46:	431a      	orrs	r2, r3
 800fb48:	68bb      	ldr	r3, [r7, #8]
 800fb4a:	681b      	ldr	r3, [r3, #0]
 800fb4c:	ea42 0103 	orr.w	r1, r2, r3
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	687a      	ldr	r2, [r7, #4]
 800fb56:	430a      	orrs	r2, r1
 800fb58:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	2200      	movs	r2, #0
 800fb60:	619a      	str	r2, [r3, #24]
}
 800fb62:	e10f      	b.n	800fd84 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800fb64:	68bb      	ldr	r3, [r7, #8]
 800fb66:	69db      	ldr	r3, [r3, #28]
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d02e      	beq.n	800fbca <QSPI_Config+0x168>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800fb6c:	68bb      	ldr	r3, [r7, #8]
 800fb6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fb70:	68bb      	ldr	r3, [r7, #8]
 800fb72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fb74:	431a      	orrs	r2, r3
 800fb76:	68bb      	ldr	r3, [r7, #8]
 800fb78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fb7a:	431a      	orrs	r2, r3
 800fb7c:	68bb      	ldr	r3, [r7, #8]
 800fb7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb80:	431a      	orrs	r2, r3
 800fb82:	68bb      	ldr	r3, [r7, #8]
 800fb84:	695b      	ldr	r3, [r3, #20]
 800fb86:	049b      	lsls	r3, r3, #18
 800fb88:	431a      	orrs	r2, r3
 800fb8a:	68bb      	ldr	r3, [r7, #8]
 800fb8c:	6a1b      	ldr	r3, [r3, #32]
 800fb8e:	431a      	orrs	r2, r3
 800fb90:	68bb      	ldr	r3, [r7, #8]
 800fb92:	68db      	ldr	r3, [r3, #12]
 800fb94:	431a      	orrs	r2, r3
 800fb96:	68bb      	ldr	r3, [r7, #8]
 800fb98:	69db      	ldr	r3, [r3, #28]
 800fb9a:	431a      	orrs	r2, r3
 800fb9c:	68bb      	ldr	r3, [r7, #8]
 800fb9e:	699b      	ldr	r3, [r3, #24]
 800fba0:	431a      	orrs	r2, r3
 800fba2:	68bb      	ldr	r3, [r7, #8]
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	ea42 0103 	orr.w	r1, r2, r3
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	687a      	ldr	r2, [r7, #4]
 800fbb0:	430a      	orrs	r2, r1
 800fbb2:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800fbba:	f000 80e3 	beq.w	800fd84 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800fbbe:	68fb      	ldr	r3, [r7, #12]
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	68ba      	ldr	r2, [r7, #8]
 800fbc4:	6852      	ldr	r2, [r2, #4]
 800fbc6:	619a      	str	r2, [r3, #24]
}
 800fbc8:	e0dc      	b.n	800fd84 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800fbca:	68bb      	ldr	r3, [r7, #8]
 800fbcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fbce:	68bb      	ldr	r3, [r7, #8]
 800fbd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fbd2:	431a      	orrs	r2, r3
 800fbd4:	68bb      	ldr	r3, [r7, #8]
 800fbd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fbd8:	431a      	orrs	r2, r3
 800fbda:	68bb      	ldr	r3, [r7, #8]
 800fbdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fbde:	431a      	orrs	r2, r3
 800fbe0:	68bb      	ldr	r3, [r7, #8]
 800fbe2:	695b      	ldr	r3, [r3, #20]
 800fbe4:	049b      	lsls	r3, r3, #18
 800fbe6:	431a      	orrs	r2, r3
 800fbe8:	68bb      	ldr	r3, [r7, #8]
 800fbea:	6a1b      	ldr	r3, [r3, #32]
 800fbec:	431a      	orrs	r2, r3
 800fbee:	68bb      	ldr	r3, [r7, #8]
 800fbf0:	69db      	ldr	r3, [r3, #28]
 800fbf2:	431a      	orrs	r2, r3
 800fbf4:	68bb      	ldr	r3, [r7, #8]
 800fbf6:	699b      	ldr	r3, [r3, #24]
 800fbf8:	431a      	orrs	r2, r3
 800fbfa:	68bb      	ldr	r3, [r7, #8]
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	ea42 0103 	orr.w	r1, r2, r3
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	681b      	ldr	r3, [r3, #0]
 800fc06:	687a      	ldr	r2, [r7, #4]
 800fc08:	430a      	orrs	r2, r1
 800fc0a:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	681b      	ldr	r3, [r3, #0]
 800fc10:	2200      	movs	r2, #0
 800fc12:	619a      	str	r2, [r3, #24]
}
 800fc14:	e0b6      	b.n	800fd84 <QSPI_Config+0x322>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800fc16:	68bb      	ldr	r3, [r7, #8]
 800fc18:	6a1b      	ldr	r3, [r3, #32]
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d05d      	beq.n	800fcda <QSPI_Config+0x278>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	681b      	ldr	r3, [r3, #0]
 800fc22:	68ba      	ldr	r2, [r7, #8]
 800fc24:	6892      	ldr	r2, [r2, #8]
 800fc26:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800fc28:	68bb      	ldr	r3, [r7, #8]
 800fc2a:	69db      	ldr	r3, [r3, #28]
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	d02e      	beq.n	800fc8e <QSPI_Config+0x22c>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800fc30:	68bb      	ldr	r3, [r7, #8]
 800fc32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc34:	68bb      	ldr	r3, [r7, #8]
 800fc36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fc38:	431a      	orrs	r2, r3
 800fc3a:	68bb      	ldr	r3, [r7, #8]
 800fc3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fc3e:	431a      	orrs	r2, r3
 800fc40:	68bb      	ldr	r3, [r7, #8]
 800fc42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc44:	431a      	orrs	r2, r3
 800fc46:	68bb      	ldr	r3, [r7, #8]
 800fc48:	695b      	ldr	r3, [r3, #20]
 800fc4a:	049b      	lsls	r3, r3, #18
 800fc4c:	431a      	orrs	r2, r3
 800fc4e:	68bb      	ldr	r3, [r7, #8]
 800fc50:	691b      	ldr	r3, [r3, #16]
 800fc52:	431a      	orrs	r2, r3
 800fc54:	68bb      	ldr	r3, [r7, #8]
 800fc56:	6a1b      	ldr	r3, [r3, #32]
 800fc58:	431a      	orrs	r2, r3
 800fc5a:	68bb      	ldr	r3, [r7, #8]
 800fc5c:	68db      	ldr	r3, [r3, #12]
 800fc5e:	431a      	orrs	r2, r3
 800fc60:	68bb      	ldr	r3, [r7, #8]
 800fc62:	69db      	ldr	r3, [r3, #28]
 800fc64:	431a      	orrs	r2, r3
 800fc66:	68bb      	ldr	r3, [r7, #8]
 800fc68:	699b      	ldr	r3, [r3, #24]
 800fc6a:	ea42 0103 	orr.w	r1, r2, r3
 800fc6e:	68fb      	ldr	r3, [r7, #12]
 800fc70:	681b      	ldr	r3, [r3, #0]
 800fc72:	687a      	ldr	r2, [r7, #4]
 800fc74:	430a      	orrs	r2, r1
 800fc76:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800fc7e:	f000 8081 	beq.w	800fd84 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800fc82:	68fb      	ldr	r3, [r7, #12]
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	68ba      	ldr	r2, [r7, #8]
 800fc88:	6852      	ldr	r2, [r2, #4]
 800fc8a:	619a      	str	r2, [r3, #24]
}
 800fc8c:	e07a      	b.n	800fd84 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800fc8e:	68bb      	ldr	r3, [r7, #8]
 800fc90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc92:	68bb      	ldr	r3, [r7, #8]
 800fc94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fc96:	431a      	orrs	r2, r3
 800fc98:	68bb      	ldr	r3, [r7, #8]
 800fc9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fc9c:	431a      	orrs	r2, r3
 800fc9e:	68bb      	ldr	r3, [r7, #8]
 800fca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fca2:	431a      	orrs	r2, r3
 800fca4:	68bb      	ldr	r3, [r7, #8]
 800fca6:	695b      	ldr	r3, [r3, #20]
 800fca8:	049b      	lsls	r3, r3, #18
 800fcaa:	431a      	orrs	r2, r3
 800fcac:	68bb      	ldr	r3, [r7, #8]
 800fcae:	691b      	ldr	r3, [r3, #16]
 800fcb0:	431a      	orrs	r2, r3
 800fcb2:	68bb      	ldr	r3, [r7, #8]
 800fcb4:	6a1b      	ldr	r3, [r3, #32]
 800fcb6:	431a      	orrs	r2, r3
 800fcb8:	68bb      	ldr	r3, [r7, #8]
 800fcba:	69db      	ldr	r3, [r3, #28]
 800fcbc:	431a      	orrs	r2, r3
 800fcbe:	68bb      	ldr	r3, [r7, #8]
 800fcc0:	699b      	ldr	r3, [r3, #24]
 800fcc2:	ea42 0103 	orr.w	r1, r2, r3
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	681b      	ldr	r3, [r3, #0]
 800fcca:	687a      	ldr	r2, [r7, #4]
 800fccc:	430a      	orrs	r2, r1
 800fcce:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	2200      	movs	r2, #0
 800fcd6:	619a      	str	r2, [r3, #24]
}
 800fcd8:	e054      	b.n	800fd84 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800fcda:	68bb      	ldr	r3, [r7, #8]
 800fcdc:	69db      	ldr	r3, [r3, #28]
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d02a      	beq.n	800fd38 <QSPI_Config+0x2d6>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800fce2:	68bb      	ldr	r3, [r7, #8]
 800fce4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fce6:	68bb      	ldr	r3, [r7, #8]
 800fce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fcea:	431a      	orrs	r2, r3
 800fcec:	68bb      	ldr	r3, [r7, #8]
 800fcee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fcf0:	431a      	orrs	r2, r3
 800fcf2:	68bb      	ldr	r3, [r7, #8]
 800fcf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcf6:	431a      	orrs	r2, r3
 800fcf8:	68bb      	ldr	r3, [r7, #8]
 800fcfa:	695b      	ldr	r3, [r3, #20]
 800fcfc:	049b      	lsls	r3, r3, #18
 800fcfe:	431a      	orrs	r2, r3
 800fd00:	68bb      	ldr	r3, [r7, #8]
 800fd02:	6a1b      	ldr	r3, [r3, #32]
 800fd04:	431a      	orrs	r2, r3
 800fd06:	68bb      	ldr	r3, [r7, #8]
 800fd08:	68db      	ldr	r3, [r3, #12]
 800fd0a:	431a      	orrs	r2, r3
 800fd0c:	68bb      	ldr	r3, [r7, #8]
 800fd0e:	69db      	ldr	r3, [r3, #28]
 800fd10:	431a      	orrs	r2, r3
 800fd12:	68bb      	ldr	r3, [r7, #8]
 800fd14:	699b      	ldr	r3, [r3, #24]
 800fd16:	ea42 0103 	orr.w	r1, r2, r3
 800fd1a:	68fb      	ldr	r3, [r7, #12]
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	687a      	ldr	r2, [r7, #4]
 800fd20:	430a      	orrs	r2, r1
 800fd22:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800fd2a:	d02b      	beq.n	800fd84 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	68ba      	ldr	r2, [r7, #8]
 800fd32:	6852      	ldr	r2, [r2, #4]
 800fd34:	619a      	str	r2, [r3, #24]
}
 800fd36:	e025      	b.n	800fd84 <QSPI_Config+0x322>
        if (cmd->DataMode != QSPI_DATA_NONE)
 800fd38:	68bb      	ldr	r3, [r7, #8]
 800fd3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	d021      	beq.n	800fd84 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800fd40:	68bb      	ldr	r3, [r7, #8]
 800fd42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd44:	68bb      	ldr	r3, [r7, #8]
 800fd46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd48:	431a      	orrs	r2, r3
 800fd4a:	68bb      	ldr	r3, [r7, #8]
 800fd4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fd4e:	431a      	orrs	r2, r3
 800fd50:	68bb      	ldr	r3, [r7, #8]
 800fd52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd54:	431a      	orrs	r2, r3
 800fd56:	68bb      	ldr	r3, [r7, #8]
 800fd58:	695b      	ldr	r3, [r3, #20]
 800fd5a:	049b      	lsls	r3, r3, #18
 800fd5c:	431a      	orrs	r2, r3
 800fd5e:	68bb      	ldr	r3, [r7, #8]
 800fd60:	6a1b      	ldr	r3, [r3, #32]
 800fd62:	431a      	orrs	r2, r3
 800fd64:	68bb      	ldr	r3, [r7, #8]
 800fd66:	69db      	ldr	r3, [r3, #28]
 800fd68:	431a      	orrs	r2, r3
 800fd6a:	68bb      	ldr	r3, [r7, #8]
 800fd6c:	699b      	ldr	r3, [r3, #24]
 800fd6e:	ea42 0103 	orr.w	r1, r2, r3
 800fd72:	68fb      	ldr	r3, [r7, #12]
 800fd74:	681b      	ldr	r3, [r3, #0]
 800fd76:	687a      	ldr	r2, [r7, #4]
 800fd78:	430a      	orrs	r2, r1
 800fd7a:	615a      	str	r2, [r3, #20]
          CLEAR_REG(hqspi->Instance->AR);
 800fd7c:	68fb      	ldr	r3, [r7, #12]
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	2200      	movs	r2, #0
 800fd82:	619a      	str	r2, [r3, #24]
}
 800fd84:	bf00      	nop
 800fd86:	3714      	adds	r7, #20
 800fd88:	46bd      	mov	sp, r7
 800fd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd8e:	4770      	bx	lr

0800fd90 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800fd90:	b580      	push	{r7, lr}
 800fd92:	b088      	sub	sp, #32
 800fd94:	af00      	add	r7, sp, #0
 800fd96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d101      	bne.n	800fda2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800fd9e:	2301      	movs	r3, #1
 800fda0:	e3ca      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800fda2:	4b97      	ldr	r3, [pc, #604]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fda4:	689b      	ldr	r3, [r3, #8]
 800fda6:	f003 030c 	and.w	r3, r3, #12
 800fdaa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800fdac:	4b94      	ldr	r3, [pc, #592]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fdae:	68db      	ldr	r3, [r3, #12]
 800fdb0:	f003 0303 	and.w	r3, r3, #3
 800fdb4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	f003 0310 	and.w	r3, r3, #16
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	f000 80e4 	beq.w	800ff8c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800fdc4:	69bb      	ldr	r3, [r7, #24]
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d007      	beq.n	800fdda <HAL_RCC_OscConfig+0x4a>
 800fdca:	69bb      	ldr	r3, [r7, #24]
 800fdcc:	2b0c      	cmp	r3, #12
 800fdce:	f040 808b 	bne.w	800fee8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800fdd2:	697b      	ldr	r3, [r7, #20]
 800fdd4:	2b01      	cmp	r3, #1
 800fdd6:	f040 8087 	bne.w	800fee8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800fdda:	4b89      	ldr	r3, [pc, #548]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	f003 0302 	and.w	r3, r3, #2
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d005      	beq.n	800fdf2 <HAL_RCC_OscConfig+0x62>
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	699b      	ldr	r3, [r3, #24]
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d101      	bne.n	800fdf2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800fdee:	2301      	movs	r3, #1
 800fdf0:	e3a2      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	6a1a      	ldr	r2, [r3, #32]
 800fdf6:	4b82      	ldr	r3, [pc, #520]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	f003 0308 	and.w	r3, r3, #8
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d004      	beq.n	800fe0c <HAL_RCC_OscConfig+0x7c>
 800fe02:	4b7f      	ldr	r3, [pc, #508]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fe0a:	e005      	b.n	800fe18 <HAL_RCC_OscConfig+0x88>
 800fe0c:	4b7c      	ldr	r3, [pc, #496]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fe0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fe12:	091b      	lsrs	r3, r3, #4
 800fe14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fe18:	4293      	cmp	r3, r2
 800fe1a:	d223      	bcs.n	800fe64 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	6a1b      	ldr	r3, [r3, #32]
 800fe20:	4618      	mov	r0, r3
 800fe22:	f000 fd55 	bl	80108d0 <RCC_SetFlashLatencyFromMSIRange>
 800fe26:	4603      	mov	r3, r0
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d001      	beq.n	800fe30 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800fe2c:	2301      	movs	r3, #1
 800fe2e:	e383      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800fe30:	4b73      	ldr	r3, [pc, #460]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fe32:	681b      	ldr	r3, [r3, #0]
 800fe34:	4a72      	ldr	r2, [pc, #456]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fe36:	f043 0308 	orr.w	r3, r3, #8
 800fe3a:	6013      	str	r3, [r2, #0]
 800fe3c:	4b70      	ldr	r3, [pc, #448]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	6a1b      	ldr	r3, [r3, #32]
 800fe48:	496d      	ldr	r1, [pc, #436]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fe4a:	4313      	orrs	r3, r2
 800fe4c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800fe4e:	4b6c      	ldr	r3, [pc, #432]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fe50:	685b      	ldr	r3, [r3, #4]
 800fe52:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	69db      	ldr	r3, [r3, #28]
 800fe5a:	021b      	lsls	r3, r3, #8
 800fe5c:	4968      	ldr	r1, [pc, #416]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fe5e:	4313      	orrs	r3, r2
 800fe60:	604b      	str	r3, [r1, #4]
 800fe62:	e025      	b.n	800feb0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800fe64:	4b66      	ldr	r3, [pc, #408]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	4a65      	ldr	r2, [pc, #404]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fe6a:	f043 0308 	orr.w	r3, r3, #8
 800fe6e:	6013      	str	r3, [r2, #0]
 800fe70:	4b63      	ldr	r3, [pc, #396]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	6a1b      	ldr	r3, [r3, #32]
 800fe7c:	4960      	ldr	r1, [pc, #384]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fe7e:	4313      	orrs	r3, r2
 800fe80:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800fe82:	4b5f      	ldr	r3, [pc, #380]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fe84:	685b      	ldr	r3, [r3, #4]
 800fe86:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	69db      	ldr	r3, [r3, #28]
 800fe8e:	021b      	lsls	r3, r3, #8
 800fe90:	495b      	ldr	r1, [pc, #364]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fe92:	4313      	orrs	r3, r2
 800fe94:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800fe96:	69bb      	ldr	r3, [r7, #24]
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	d109      	bne.n	800feb0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	6a1b      	ldr	r3, [r3, #32]
 800fea0:	4618      	mov	r0, r3
 800fea2:	f000 fd15 	bl	80108d0 <RCC_SetFlashLatencyFromMSIRange>
 800fea6:	4603      	mov	r3, r0
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d001      	beq.n	800feb0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800feac:	2301      	movs	r3, #1
 800feae:	e343      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800feb0:	f000 fc4a 	bl	8010748 <HAL_RCC_GetSysClockFreq>
 800feb4:	4602      	mov	r2, r0
 800feb6:	4b52      	ldr	r3, [pc, #328]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800feb8:	689b      	ldr	r3, [r3, #8]
 800feba:	091b      	lsrs	r3, r3, #4
 800febc:	f003 030f 	and.w	r3, r3, #15
 800fec0:	4950      	ldr	r1, [pc, #320]	@ (8010004 <HAL_RCC_OscConfig+0x274>)
 800fec2:	5ccb      	ldrb	r3, [r1, r3]
 800fec4:	f003 031f 	and.w	r3, r3, #31
 800fec8:	fa22 f303 	lsr.w	r3, r2, r3
 800fecc:	4a4e      	ldr	r2, [pc, #312]	@ (8010008 <HAL_RCC_OscConfig+0x278>)
 800fece:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800fed0:	4b4e      	ldr	r3, [pc, #312]	@ (801000c <HAL_RCC_OscConfig+0x27c>)
 800fed2:	681b      	ldr	r3, [r3, #0]
 800fed4:	4618      	mov	r0, r3
 800fed6:	f7fb fa4f 	bl	800b378 <HAL_InitTick>
 800feda:	4603      	mov	r3, r0
 800fedc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800fede:	7bfb      	ldrb	r3, [r7, #15]
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d052      	beq.n	800ff8a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800fee4:	7bfb      	ldrb	r3, [r7, #15]
 800fee6:	e327      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	699b      	ldr	r3, [r3, #24]
 800feec:	2b00      	cmp	r3, #0
 800feee:	d032      	beq.n	800ff56 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800fef0:	4b43      	ldr	r3, [pc, #268]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	4a42      	ldr	r2, [pc, #264]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fef6:	f043 0301 	orr.w	r3, r3, #1
 800fefa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800fefc:	f7fb fa8c 	bl	800b418 <HAL_GetTick>
 800ff00:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ff02:	e008      	b.n	800ff16 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ff04:	f7fb fa88 	bl	800b418 <HAL_GetTick>
 800ff08:	4602      	mov	r2, r0
 800ff0a:	693b      	ldr	r3, [r7, #16]
 800ff0c:	1ad3      	subs	r3, r2, r3
 800ff0e:	2b02      	cmp	r3, #2
 800ff10:	d901      	bls.n	800ff16 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800ff12:	2303      	movs	r3, #3
 800ff14:	e310      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ff16:	4b3a      	ldr	r3, [pc, #232]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	f003 0302 	and.w	r3, r3, #2
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d0f0      	beq.n	800ff04 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ff22:	4b37      	ldr	r3, [pc, #220]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	4a36      	ldr	r2, [pc, #216]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800ff28:	f043 0308 	orr.w	r3, r3, #8
 800ff2c:	6013      	str	r3, [r2, #0]
 800ff2e:	4b34      	ldr	r3, [pc, #208]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	6a1b      	ldr	r3, [r3, #32]
 800ff3a:	4931      	ldr	r1, [pc, #196]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800ff3c:	4313      	orrs	r3, r2
 800ff3e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ff40:	4b2f      	ldr	r3, [pc, #188]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800ff42:	685b      	ldr	r3, [r3, #4]
 800ff44:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	69db      	ldr	r3, [r3, #28]
 800ff4c:	021b      	lsls	r3, r3, #8
 800ff4e:	492c      	ldr	r1, [pc, #176]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800ff50:	4313      	orrs	r3, r2
 800ff52:	604b      	str	r3, [r1, #4]
 800ff54:	e01a      	b.n	800ff8c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800ff56:	4b2a      	ldr	r3, [pc, #168]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	4a29      	ldr	r2, [pc, #164]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800ff5c:	f023 0301 	bic.w	r3, r3, #1
 800ff60:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800ff62:	f7fb fa59 	bl	800b418 <HAL_GetTick>
 800ff66:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800ff68:	e008      	b.n	800ff7c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ff6a:	f7fb fa55 	bl	800b418 <HAL_GetTick>
 800ff6e:	4602      	mov	r2, r0
 800ff70:	693b      	ldr	r3, [r7, #16]
 800ff72:	1ad3      	subs	r3, r2, r3
 800ff74:	2b02      	cmp	r3, #2
 800ff76:	d901      	bls.n	800ff7c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800ff78:	2303      	movs	r3, #3
 800ff7a:	e2dd      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800ff7c:	4b20      	ldr	r3, [pc, #128]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	f003 0302 	and.w	r3, r3, #2
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d1f0      	bne.n	800ff6a <HAL_RCC_OscConfig+0x1da>
 800ff88:	e000      	b.n	800ff8c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800ff8a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	f003 0301 	and.w	r3, r3, #1
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d074      	beq.n	8010082 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800ff98:	69bb      	ldr	r3, [r7, #24]
 800ff9a:	2b08      	cmp	r3, #8
 800ff9c:	d005      	beq.n	800ffaa <HAL_RCC_OscConfig+0x21a>
 800ff9e:	69bb      	ldr	r3, [r7, #24]
 800ffa0:	2b0c      	cmp	r3, #12
 800ffa2:	d10e      	bne.n	800ffc2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800ffa4:	697b      	ldr	r3, [r7, #20]
 800ffa6:	2b03      	cmp	r3, #3
 800ffa8:	d10b      	bne.n	800ffc2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ffaa:	4b15      	ldr	r3, [pc, #84]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d064      	beq.n	8010080 <HAL_RCC_OscConfig+0x2f0>
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	685b      	ldr	r3, [r3, #4]
 800ffba:	2b00      	cmp	r3, #0
 800ffbc:	d160      	bne.n	8010080 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800ffbe:	2301      	movs	r3, #1
 800ffc0:	e2ba      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	685b      	ldr	r3, [r3, #4]
 800ffc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ffca:	d106      	bne.n	800ffda <HAL_RCC_OscConfig+0x24a>
 800ffcc:	4b0c      	ldr	r3, [pc, #48]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	4a0b      	ldr	r2, [pc, #44]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800ffd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ffd6:	6013      	str	r3, [r2, #0]
 800ffd8:	e026      	b.n	8010028 <HAL_RCC_OscConfig+0x298>
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	685b      	ldr	r3, [r3, #4]
 800ffde:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ffe2:	d115      	bne.n	8010010 <HAL_RCC_OscConfig+0x280>
 800ffe4:	4b06      	ldr	r3, [pc, #24]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	4a05      	ldr	r2, [pc, #20]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800ffea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ffee:	6013      	str	r3, [r2, #0]
 800fff0:	4b03      	ldr	r3, [pc, #12]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	4a02      	ldr	r2, [pc, #8]	@ (8010000 <HAL_RCC_OscConfig+0x270>)
 800fff6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800fffa:	6013      	str	r3, [r2, #0]
 800fffc:	e014      	b.n	8010028 <HAL_RCC_OscConfig+0x298>
 800fffe:	bf00      	nop
 8010000:	40021000 	.word	0x40021000
 8010004:	08017f30 	.word	0x08017f30
 8010008:	20000000 	.word	0x20000000
 801000c:	2000000c 	.word	0x2000000c
 8010010:	4ba0      	ldr	r3, [pc, #640]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 8010012:	681b      	ldr	r3, [r3, #0]
 8010014:	4a9f      	ldr	r2, [pc, #636]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 8010016:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801001a:	6013      	str	r3, [r2, #0]
 801001c:	4b9d      	ldr	r3, [pc, #628]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	4a9c      	ldr	r2, [pc, #624]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 8010022:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8010026:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	685b      	ldr	r3, [r3, #4]
 801002c:	2b00      	cmp	r3, #0
 801002e:	d013      	beq.n	8010058 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010030:	f7fb f9f2 	bl	800b418 <HAL_GetTick>
 8010034:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8010036:	e008      	b.n	801004a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8010038:	f7fb f9ee 	bl	800b418 <HAL_GetTick>
 801003c:	4602      	mov	r2, r0
 801003e:	693b      	ldr	r3, [r7, #16]
 8010040:	1ad3      	subs	r3, r2, r3
 8010042:	2b64      	cmp	r3, #100	@ 0x64
 8010044:	d901      	bls.n	801004a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8010046:	2303      	movs	r3, #3
 8010048:	e276      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 801004a:	4b92      	ldr	r3, [pc, #584]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010052:	2b00      	cmp	r3, #0
 8010054:	d0f0      	beq.n	8010038 <HAL_RCC_OscConfig+0x2a8>
 8010056:	e014      	b.n	8010082 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010058:	f7fb f9de 	bl	800b418 <HAL_GetTick>
 801005c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 801005e:	e008      	b.n	8010072 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8010060:	f7fb f9da 	bl	800b418 <HAL_GetTick>
 8010064:	4602      	mov	r2, r0
 8010066:	693b      	ldr	r3, [r7, #16]
 8010068:	1ad3      	subs	r3, r2, r3
 801006a:	2b64      	cmp	r3, #100	@ 0x64
 801006c:	d901      	bls.n	8010072 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 801006e:	2303      	movs	r3, #3
 8010070:	e262      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8010072:	4b88      	ldr	r3, [pc, #544]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801007a:	2b00      	cmp	r3, #0
 801007c:	d1f0      	bne.n	8010060 <HAL_RCC_OscConfig+0x2d0>
 801007e:	e000      	b.n	8010082 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010080:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	f003 0302 	and.w	r3, r3, #2
 801008a:	2b00      	cmp	r3, #0
 801008c:	d060      	beq.n	8010150 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 801008e:	69bb      	ldr	r3, [r7, #24]
 8010090:	2b04      	cmp	r3, #4
 8010092:	d005      	beq.n	80100a0 <HAL_RCC_OscConfig+0x310>
 8010094:	69bb      	ldr	r3, [r7, #24]
 8010096:	2b0c      	cmp	r3, #12
 8010098:	d119      	bne.n	80100ce <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 801009a:	697b      	ldr	r3, [r7, #20]
 801009c:	2b02      	cmp	r3, #2
 801009e:	d116      	bne.n	80100ce <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80100a0:	4b7c      	ldr	r3, [pc, #496]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	d005      	beq.n	80100b8 <HAL_RCC_OscConfig+0x328>
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	68db      	ldr	r3, [r3, #12]
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d101      	bne.n	80100b8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80100b4:	2301      	movs	r3, #1
 80100b6:	e23f      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80100b8:	4b76      	ldr	r3, [pc, #472]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 80100ba:	685b      	ldr	r3, [r3, #4]
 80100bc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	691b      	ldr	r3, [r3, #16]
 80100c4:	061b      	lsls	r3, r3, #24
 80100c6:	4973      	ldr	r1, [pc, #460]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 80100c8:	4313      	orrs	r3, r2
 80100ca:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80100cc:	e040      	b.n	8010150 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	68db      	ldr	r3, [r3, #12]
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d023      	beq.n	801011e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80100d6:	4b6f      	ldr	r3, [pc, #444]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	4a6e      	ldr	r2, [pc, #440]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 80100dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80100e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80100e2:	f7fb f999 	bl	800b418 <HAL_GetTick>
 80100e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80100e8:	e008      	b.n	80100fc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80100ea:	f7fb f995 	bl	800b418 <HAL_GetTick>
 80100ee:	4602      	mov	r2, r0
 80100f0:	693b      	ldr	r3, [r7, #16]
 80100f2:	1ad3      	subs	r3, r2, r3
 80100f4:	2b02      	cmp	r3, #2
 80100f6:	d901      	bls.n	80100fc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80100f8:	2303      	movs	r3, #3
 80100fa:	e21d      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80100fc:	4b65      	ldr	r3, [pc, #404]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 80100fe:	681b      	ldr	r3, [r3, #0]
 8010100:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8010104:	2b00      	cmp	r3, #0
 8010106:	d0f0      	beq.n	80100ea <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010108:	4b62      	ldr	r3, [pc, #392]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 801010a:	685b      	ldr	r3, [r3, #4]
 801010c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	691b      	ldr	r3, [r3, #16]
 8010114:	061b      	lsls	r3, r3, #24
 8010116:	495f      	ldr	r1, [pc, #380]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 8010118:	4313      	orrs	r3, r2
 801011a:	604b      	str	r3, [r1, #4]
 801011c:	e018      	b.n	8010150 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801011e:	4b5d      	ldr	r3, [pc, #372]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	4a5c      	ldr	r2, [pc, #368]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 8010124:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010128:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801012a:	f7fb f975 	bl	800b418 <HAL_GetTick>
 801012e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8010130:	e008      	b.n	8010144 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8010132:	f7fb f971 	bl	800b418 <HAL_GetTick>
 8010136:	4602      	mov	r2, r0
 8010138:	693b      	ldr	r3, [r7, #16]
 801013a:	1ad3      	subs	r3, r2, r3
 801013c:	2b02      	cmp	r3, #2
 801013e:	d901      	bls.n	8010144 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8010140:	2303      	movs	r3, #3
 8010142:	e1f9      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8010144:	4b53      	ldr	r3, [pc, #332]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801014c:	2b00      	cmp	r3, #0
 801014e:	d1f0      	bne.n	8010132 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	f003 0308 	and.w	r3, r3, #8
 8010158:	2b00      	cmp	r3, #0
 801015a:	d03c      	beq.n	80101d6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	695b      	ldr	r3, [r3, #20]
 8010160:	2b00      	cmp	r3, #0
 8010162:	d01c      	beq.n	801019e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8010164:	4b4b      	ldr	r3, [pc, #300]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 8010166:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801016a:	4a4a      	ldr	r2, [pc, #296]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 801016c:	f043 0301 	orr.w	r3, r3, #1
 8010170:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010174:	f7fb f950 	bl	800b418 <HAL_GetTick>
 8010178:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 801017a:	e008      	b.n	801018e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801017c:	f7fb f94c 	bl	800b418 <HAL_GetTick>
 8010180:	4602      	mov	r2, r0
 8010182:	693b      	ldr	r3, [r7, #16]
 8010184:	1ad3      	subs	r3, r2, r3
 8010186:	2b02      	cmp	r3, #2
 8010188:	d901      	bls.n	801018e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 801018a:	2303      	movs	r3, #3
 801018c:	e1d4      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 801018e:	4b41      	ldr	r3, [pc, #260]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 8010190:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8010194:	f003 0302 	and.w	r3, r3, #2
 8010198:	2b00      	cmp	r3, #0
 801019a:	d0ef      	beq.n	801017c <HAL_RCC_OscConfig+0x3ec>
 801019c:	e01b      	b.n	80101d6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 801019e:	4b3d      	ldr	r3, [pc, #244]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 80101a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80101a4:	4a3b      	ldr	r2, [pc, #236]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 80101a6:	f023 0301 	bic.w	r3, r3, #1
 80101aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80101ae:	f7fb f933 	bl	800b418 <HAL_GetTick>
 80101b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80101b4:	e008      	b.n	80101c8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80101b6:	f7fb f92f 	bl	800b418 <HAL_GetTick>
 80101ba:	4602      	mov	r2, r0
 80101bc:	693b      	ldr	r3, [r7, #16]
 80101be:	1ad3      	subs	r3, r2, r3
 80101c0:	2b02      	cmp	r3, #2
 80101c2:	d901      	bls.n	80101c8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80101c4:	2303      	movs	r3, #3
 80101c6:	e1b7      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80101c8:	4b32      	ldr	r3, [pc, #200]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 80101ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80101ce:	f003 0302 	and.w	r3, r3, #2
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d1ef      	bne.n	80101b6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	f003 0304 	and.w	r3, r3, #4
 80101de:	2b00      	cmp	r3, #0
 80101e0:	f000 80a6 	beq.w	8010330 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80101e4:	2300      	movs	r3, #0
 80101e6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80101e8:	4b2a      	ldr	r3, [pc, #168]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 80101ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80101ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d10d      	bne.n	8010210 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80101f4:	4b27      	ldr	r3, [pc, #156]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 80101f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80101f8:	4a26      	ldr	r2, [pc, #152]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 80101fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80101fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8010200:	4b24      	ldr	r3, [pc, #144]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 8010202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010204:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010208:	60bb      	str	r3, [r7, #8]
 801020a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 801020c:	2301      	movs	r3, #1
 801020e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8010210:	4b21      	ldr	r3, [pc, #132]	@ (8010298 <HAL_RCC_OscConfig+0x508>)
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010218:	2b00      	cmp	r3, #0
 801021a:	d118      	bne.n	801024e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 801021c:	4b1e      	ldr	r3, [pc, #120]	@ (8010298 <HAL_RCC_OscConfig+0x508>)
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	4a1d      	ldr	r2, [pc, #116]	@ (8010298 <HAL_RCC_OscConfig+0x508>)
 8010222:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010226:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8010228:	f7fb f8f6 	bl	800b418 <HAL_GetTick>
 801022c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801022e:	e008      	b.n	8010242 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8010230:	f7fb f8f2 	bl	800b418 <HAL_GetTick>
 8010234:	4602      	mov	r2, r0
 8010236:	693b      	ldr	r3, [r7, #16]
 8010238:	1ad3      	subs	r3, r2, r3
 801023a:	2b02      	cmp	r3, #2
 801023c:	d901      	bls.n	8010242 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 801023e:	2303      	movs	r3, #3
 8010240:	e17a      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8010242:	4b15      	ldr	r3, [pc, #84]	@ (8010298 <HAL_RCC_OscConfig+0x508>)
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801024a:	2b00      	cmp	r3, #0
 801024c:	d0f0      	beq.n	8010230 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	689b      	ldr	r3, [r3, #8]
 8010252:	2b01      	cmp	r3, #1
 8010254:	d108      	bne.n	8010268 <HAL_RCC_OscConfig+0x4d8>
 8010256:	4b0f      	ldr	r3, [pc, #60]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 8010258:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801025c:	4a0d      	ldr	r2, [pc, #52]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 801025e:	f043 0301 	orr.w	r3, r3, #1
 8010262:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8010266:	e029      	b.n	80102bc <HAL_RCC_OscConfig+0x52c>
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	689b      	ldr	r3, [r3, #8]
 801026c:	2b05      	cmp	r3, #5
 801026e:	d115      	bne.n	801029c <HAL_RCC_OscConfig+0x50c>
 8010270:	4b08      	ldr	r3, [pc, #32]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 8010272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010276:	4a07      	ldr	r2, [pc, #28]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 8010278:	f043 0304 	orr.w	r3, r3, #4
 801027c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8010280:	4b04      	ldr	r3, [pc, #16]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 8010282:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010286:	4a03      	ldr	r2, [pc, #12]	@ (8010294 <HAL_RCC_OscConfig+0x504>)
 8010288:	f043 0301 	orr.w	r3, r3, #1
 801028c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8010290:	e014      	b.n	80102bc <HAL_RCC_OscConfig+0x52c>
 8010292:	bf00      	nop
 8010294:	40021000 	.word	0x40021000
 8010298:	40007000 	.word	0x40007000
 801029c:	4b9c      	ldr	r3, [pc, #624]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 801029e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80102a2:	4a9b      	ldr	r2, [pc, #620]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 80102a4:	f023 0301 	bic.w	r3, r3, #1
 80102a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80102ac:	4b98      	ldr	r3, [pc, #608]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 80102ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80102b2:	4a97      	ldr	r2, [pc, #604]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 80102b4:	f023 0304 	bic.w	r3, r3, #4
 80102b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	689b      	ldr	r3, [r3, #8]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d016      	beq.n	80102f2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80102c4:	f7fb f8a8 	bl	800b418 <HAL_GetTick>
 80102c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80102ca:	e00a      	b.n	80102e2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80102cc:	f7fb f8a4 	bl	800b418 <HAL_GetTick>
 80102d0:	4602      	mov	r2, r0
 80102d2:	693b      	ldr	r3, [r7, #16]
 80102d4:	1ad3      	subs	r3, r2, r3
 80102d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80102da:	4293      	cmp	r3, r2
 80102dc:	d901      	bls.n	80102e2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80102de:	2303      	movs	r3, #3
 80102e0:	e12a      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80102e2:	4b8b      	ldr	r3, [pc, #556]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 80102e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80102e8:	f003 0302 	and.w	r3, r3, #2
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d0ed      	beq.n	80102cc <HAL_RCC_OscConfig+0x53c>
 80102f0:	e015      	b.n	801031e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80102f2:	f7fb f891 	bl	800b418 <HAL_GetTick>
 80102f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80102f8:	e00a      	b.n	8010310 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80102fa:	f7fb f88d 	bl	800b418 <HAL_GetTick>
 80102fe:	4602      	mov	r2, r0
 8010300:	693b      	ldr	r3, [r7, #16]
 8010302:	1ad3      	subs	r3, r2, r3
 8010304:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010308:	4293      	cmp	r3, r2
 801030a:	d901      	bls.n	8010310 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 801030c:	2303      	movs	r3, #3
 801030e:	e113      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8010310:	4b7f      	ldr	r3, [pc, #508]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 8010312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010316:	f003 0302 	and.w	r3, r3, #2
 801031a:	2b00      	cmp	r3, #0
 801031c:	d1ed      	bne.n	80102fa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 801031e:	7ffb      	ldrb	r3, [r7, #31]
 8010320:	2b01      	cmp	r3, #1
 8010322:	d105      	bne.n	8010330 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8010324:	4b7a      	ldr	r3, [pc, #488]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 8010326:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010328:	4a79      	ldr	r2, [pc, #484]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 801032a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801032e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010334:	2b00      	cmp	r3, #0
 8010336:	f000 80fe 	beq.w	8010536 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801033e:	2b02      	cmp	r3, #2
 8010340:	f040 80d0 	bne.w	80104e4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8010344:	4b72      	ldr	r3, [pc, #456]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 8010346:	68db      	ldr	r3, [r3, #12]
 8010348:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 801034a:	697b      	ldr	r3, [r7, #20]
 801034c:	f003 0203 	and.w	r2, r3, #3
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010354:	429a      	cmp	r2, r3
 8010356:	d130      	bne.n	80103ba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8010358:	697b      	ldr	r3, [r7, #20]
 801035a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010362:	3b01      	subs	r3, #1
 8010364:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8010366:	429a      	cmp	r2, r3
 8010368:	d127      	bne.n	80103ba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 801036a:	697b      	ldr	r3, [r7, #20]
 801036c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010374:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8010376:	429a      	cmp	r2, r3
 8010378:	d11f      	bne.n	80103ba <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 801037a:	697b      	ldr	r3, [r7, #20]
 801037c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010380:	687a      	ldr	r2, [r7, #4]
 8010382:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8010384:	2a07      	cmp	r2, #7
 8010386:	bf14      	ite	ne
 8010388:	2201      	movne	r2, #1
 801038a:	2200      	moveq	r2, #0
 801038c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 801038e:	4293      	cmp	r3, r2
 8010390:	d113      	bne.n	80103ba <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8010392:	697b      	ldr	r3, [r7, #20]
 8010394:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801039c:	085b      	lsrs	r3, r3, #1
 801039e:	3b01      	subs	r3, #1
 80103a0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80103a2:	429a      	cmp	r2, r3
 80103a4:	d109      	bne.n	80103ba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80103a6:	697b      	ldr	r3, [r7, #20]
 80103a8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80103b0:	085b      	lsrs	r3, r3, #1
 80103b2:	3b01      	subs	r3, #1
 80103b4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80103b6:	429a      	cmp	r2, r3
 80103b8:	d06e      	beq.n	8010498 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80103ba:	69bb      	ldr	r3, [r7, #24]
 80103bc:	2b0c      	cmp	r3, #12
 80103be:	d069      	beq.n	8010494 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80103c0:	4b53      	ldr	r3, [pc, #332]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d105      	bne.n	80103d8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80103cc:	4b50      	ldr	r3, [pc, #320]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 80103ce:	681b      	ldr	r3, [r3, #0]
 80103d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d001      	beq.n	80103dc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80103d8:	2301      	movs	r3, #1
 80103da:	e0ad      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80103dc:	4b4c      	ldr	r3, [pc, #304]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 80103de:	681b      	ldr	r3, [r3, #0]
 80103e0:	4a4b      	ldr	r2, [pc, #300]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 80103e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80103e6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80103e8:	f7fb f816 	bl	800b418 <HAL_GetTick>
 80103ec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80103ee:	e008      	b.n	8010402 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80103f0:	f7fb f812 	bl	800b418 <HAL_GetTick>
 80103f4:	4602      	mov	r2, r0
 80103f6:	693b      	ldr	r3, [r7, #16]
 80103f8:	1ad3      	subs	r3, r2, r3
 80103fa:	2b02      	cmp	r3, #2
 80103fc:	d901      	bls.n	8010402 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80103fe:	2303      	movs	r3, #3
 8010400:	e09a      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8010402:	4b43      	ldr	r3, [pc, #268]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 8010404:	681b      	ldr	r3, [r3, #0]
 8010406:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801040a:	2b00      	cmp	r3, #0
 801040c:	d1f0      	bne.n	80103f0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 801040e:	4b40      	ldr	r3, [pc, #256]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 8010410:	68da      	ldr	r2, [r3, #12]
 8010412:	4b40      	ldr	r3, [pc, #256]	@ (8010514 <HAL_RCC_OscConfig+0x784>)
 8010414:	4013      	ands	r3, r2
 8010416:	687a      	ldr	r2, [r7, #4]
 8010418:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 801041a:	687a      	ldr	r2, [r7, #4]
 801041c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 801041e:	3a01      	subs	r2, #1
 8010420:	0112      	lsls	r2, r2, #4
 8010422:	4311      	orrs	r1, r2
 8010424:	687a      	ldr	r2, [r7, #4]
 8010426:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8010428:	0212      	lsls	r2, r2, #8
 801042a:	4311      	orrs	r1, r2
 801042c:	687a      	ldr	r2, [r7, #4]
 801042e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8010430:	0852      	lsrs	r2, r2, #1
 8010432:	3a01      	subs	r2, #1
 8010434:	0552      	lsls	r2, r2, #21
 8010436:	4311      	orrs	r1, r2
 8010438:	687a      	ldr	r2, [r7, #4]
 801043a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 801043c:	0852      	lsrs	r2, r2, #1
 801043e:	3a01      	subs	r2, #1
 8010440:	0652      	lsls	r2, r2, #25
 8010442:	4311      	orrs	r1, r2
 8010444:	687a      	ldr	r2, [r7, #4]
 8010446:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8010448:	0912      	lsrs	r2, r2, #4
 801044a:	0452      	lsls	r2, r2, #17
 801044c:	430a      	orrs	r2, r1
 801044e:	4930      	ldr	r1, [pc, #192]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 8010450:	4313      	orrs	r3, r2
 8010452:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8010454:	4b2e      	ldr	r3, [pc, #184]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 8010456:	681b      	ldr	r3, [r3, #0]
 8010458:	4a2d      	ldr	r2, [pc, #180]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 801045a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801045e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8010460:	4b2b      	ldr	r3, [pc, #172]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 8010462:	68db      	ldr	r3, [r3, #12]
 8010464:	4a2a      	ldr	r2, [pc, #168]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 8010466:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801046a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 801046c:	f7fa ffd4 	bl	800b418 <HAL_GetTick>
 8010470:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8010472:	e008      	b.n	8010486 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010474:	f7fa ffd0 	bl	800b418 <HAL_GetTick>
 8010478:	4602      	mov	r2, r0
 801047a:	693b      	ldr	r3, [r7, #16]
 801047c:	1ad3      	subs	r3, r2, r3
 801047e:	2b02      	cmp	r3, #2
 8010480:	d901      	bls.n	8010486 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8010482:	2303      	movs	r3, #3
 8010484:	e058      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8010486:	4b22      	ldr	r3, [pc, #136]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801048e:	2b00      	cmp	r3, #0
 8010490:	d0f0      	beq.n	8010474 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8010492:	e050      	b.n	8010536 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8010494:	2301      	movs	r3, #1
 8010496:	e04f      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8010498:	4b1d      	ldr	r3, [pc, #116]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d148      	bne.n	8010536 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80104a4:	4b1a      	ldr	r3, [pc, #104]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	4a19      	ldr	r2, [pc, #100]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 80104aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80104ae:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80104b0:	4b17      	ldr	r3, [pc, #92]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 80104b2:	68db      	ldr	r3, [r3, #12]
 80104b4:	4a16      	ldr	r2, [pc, #88]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 80104b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80104ba:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80104bc:	f7fa ffac 	bl	800b418 <HAL_GetTick>
 80104c0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80104c2:	e008      	b.n	80104d6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80104c4:	f7fa ffa8 	bl	800b418 <HAL_GetTick>
 80104c8:	4602      	mov	r2, r0
 80104ca:	693b      	ldr	r3, [r7, #16]
 80104cc:	1ad3      	subs	r3, r2, r3
 80104ce:	2b02      	cmp	r3, #2
 80104d0:	d901      	bls.n	80104d6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80104d2:	2303      	movs	r3, #3
 80104d4:	e030      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80104d6:	4b0e      	ldr	r3, [pc, #56]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d0f0      	beq.n	80104c4 <HAL_RCC_OscConfig+0x734>
 80104e2:	e028      	b.n	8010536 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80104e4:	69bb      	ldr	r3, [r7, #24]
 80104e6:	2b0c      	cmp	r3, #12
 80104e8:	d023      	beq.n	8010532 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80104ea:	4b09      	ldr	r3, [pc, #36]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	4a08      	ldr	r2, [pc, #32]	@ (8010510 <HAL_RCC_OscConfig+0x780>)
 80104f0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80104f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80104f6:	f7fa ff8f 	bl	800b418 <HAL_GetTick>
 80104fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80104fc:	e00c      	b.n	8010518 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80104fe:	f7fa ff8b 	bl	800b418 <HAL_GetTick>
 8010502:	4602      	mov	r2, r0
 8010504:	693b      	ldr	r3, [r7, #16]
 8010506:	1ad3      	subs	r3, r2, r3
 8010508:	2b02      	cmp	r3, #2
 801050a:	d905      	bls.n	8010518 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 801050c:	2303      	movs	r3, #3
 801050e:	e013      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
 8010510:	40021000 	.word	0x40021000
 8010514:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8010518:	4b09      	ldr	r3, [pc, #36]	@ (8010540 <HAL_RCC_OscConfig+0x7b0>)
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010520:	2b00      	cmp	r3, #0
 8010522:	d1ec      	bne.n	80104fe <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8010524:	4b06      	ldr	r3, [pc, #24]	@ (8010540 <HAL_RCC_OscConfig+0x7b0>)
 8010526:	68da      	ldr	r2, [r3, #12]
 8010528:	4905      	ldr	r1, [pc, #20]	@ (8010540 <HAL_RCC_OscConfig+0x7b0>)
 801052a:	4b06      	ldr	r3, [pc, #24]	@ (8010544 <HAL_RCC_OscConfig+0x7b4>)
 801052c:	4013      	ands	r3, r2
 801052e:	60cb      	str	r3, [r1, #12]
 8010530:	e001      	b.n	8010536 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8010532:	2301      	movs	r3, #1
 8010534:	e000      	b.n	8010538 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8010536:	2300      	movs	r3, #0
}
 8010538:	4618      	mov	r0, r3
 801053a:	3720      	adds	r7, #32
 801053c:	46bd      	mov	sp, r7
 801053e:	bd80      	pop	{r7, pc}
 8010540:	40021000 	.word	0x40021000
 8010544:	feeefffc 	.word	0xfeeefffc

08010548 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8010548:	b580      	push	{r7, lr}
 801054a:	b084      	sub	sp, #16
 801054c:	af00      	add	r7, sp, #0
 801054e:	6078      	str	r0, [r7, #4]
 8010550:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	2b00      	cmp	r3, #0
 8010556:	d101      	bne.n	801055c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8010558:	2301      	movs	r3, #1
 801055a:	e0e7      	b.n	801072c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 801055c:	4b75      	ldr	r3, [pc, #468]	@ (8010734 <HAL_RCC_ClockConfig+0x1ec>)
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	f003 0307 	and.w	r3, r3, #7
 8010564:	683a      	ldr	r2, [r7, #0]
 8010566:	429a      	cmp	r2, r3
 8010568:	d910      	bls.n	801058c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801056a:	4b72      	ldr	r3, [pc, #456]	@ (8010734 <HAL_RCC_ClockConfig+0x1ec>)
 801056c:	681b      	ldr	r3, [r3, #0]
 801056e:	f023 0207 	bic.w	r2, r3, #7
 8010572:	4970      	ldr	r1, [pc, #448]	@ (8010734 <HAL_RCC_ClockConfig+0x1ec>)
 8010574:	683b      	ldr	r3, [r7, #0]
 8010576:	4313      	orrs	r3, r2
 8010578:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801057a:	4b6e      	ldr	r3, [pc, #440]	@ (8010734 <HAL_RCC_ClockConfig+0x1ec>)
 801057c:	681b      	ldr	r3, [r3, #0]
 801057e:	f003 0307 	and.w	r3, r3, #7
 8010582:	683a      	ldr	r2, [r7, #0]
 8010584:	429a      	cmp	r2, r3
 8010586:	d001      	beq.n	801058c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8010588:	2301      	movs	r3, #1
 801058a:	e0cf      	b.n	801072c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	681b      	ldr	r3, [r3, #0]
 8010590:	f003 0302 	and.w	r3, r3, #2
 8010594:	2b00      	cmp	r3, #0
 8010596:	d010      	beq.n	80105ba <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	689a      	ldr	r2, [r3, #8]
 801059c:	4b66      	ldr	r3, [pc, #408]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 801059e:	689b      	ldr	r3, [r3, #8]
 80105a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80105a4:	429a      	cmp	r2, r3
 80105a6:	d908      	bls.n	80105ba <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80105a8:	4b63      	ldr	r3, [pc, #396]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 80105aa:	689b      	ldr	r3, [r3, #8]
 80105ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	689b      	ldr	r3, [r3, #8]
 80105b4:	4960      	ldr	r1, [pc, #384]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 80105b6:	4313      	orrs	r3, r2
 80105b8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	f003 0301 	and.w	r3, r3, #1
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	d04c      	beq.n	8010660 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	685b      	ldr	r3, [r3, #4]
 80105ca:	2b03      	cmp	r3, #3
 80105cc:	d107      	bne.n	80105de <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80105ce:	4b5a      	ldr	r3, [pc, #360]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 80105d0:	681b      	ldr	r3, [r3, #0]
 80105d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80105d6:	2b00      	cmp	r3, #0
 80105d8:	d121      	bne.n	801061e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80105da:	2301      	movs	r3, #1
 80105dc:	e0a6      	b.n	801072c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	685b      	ldr	r3, [r3, #4]
 80105e2:	2b02      	cmp	r3, #2
 80105e4:	d107      	bne.n	80105f6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80105e6:	4b54      	ldr	r3, [pc, #336]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d115      	bne.n	801061e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80105f2:	2301      	movs	r3, #1
 80105f4:	e09a      	b.n	801072c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	685b      	ldr	r3, [r3, #4]
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d107      	bne.n	801060e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80105fe:	4b4e      	ldr	r3, [pc, #312]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	f003 0302 	and.w	r3, r3, #2
 8010606:	2b00      	cmp	r3, #0
 8010608:	d109      	bne.n	801061e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 801060a:	2301      	movs	r3, #1
 801060c:	e08e      	b.n	801072c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 801060e:	4b4a      	ldr	r3, [pc, #296]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8010616:	2b00      	cmp	r3, #0
 8010618:	d101      	bne.n	801061e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 801061a:	2301      	movs	r3, #1
 801061c:	e086      	b.n	801072c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 801061e:	4b46      	ldr	r3, [pc, #280]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 8010620:	689b      	ldr	r3, [r3, #8]
 8010622:	f023 0203 	bic.w	r2, r3, #3
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	685b      	ldr	r3, [r3, #4]
 801062a:	4943      	ldr	r1, [pc, #268]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 801062c:	4313      	orrs	r3, r2
 801062e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010630:	f7fa fef2 	bl	800b418 <HAL_GetTick>
 8010634:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010636:	e00a      	b.n	801064e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8010638:	f7fa feee 	bl	800b418 <HAL_GetTick>
 801063c:	4602      	mov	r2, r0
 801063e:	68fb      	ldr	r3, [r7, #12]
 8010640:	1ad3      	subs	r3, r2, r3
 8010642:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010646:	4293      	cmp	r3, r2
 8010648:	d901      	bls.n	801064e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 801064a:	2303      	movs	r3, #3
 801064c:	e06e      	b.n	801072c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801064e:	4b3a      	ldr	r3, [pc, #232]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 8010650:	689b      	ldr	r3, [r3, #8]
 8010652:	f003 020c 	and.w	r2, r3, #12
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	685b      	ldr	r3, [r3, #4]
 801065a:	009b      	lsls	r3, r3, #2
 801065c:	429a      	cmp	r2, r3
 801065e:	d1eb      	bne.n	8010638 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	f003 0302 	and.w	r3, r3, #2
 8010668:	2b00      	cmp	r3, #0
 801066a:	d010      	beq.n	801068e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	689a      	ldr	r2, [r3, #8]
 8010670:	4b31      	ldr	r3, [pc, #196]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 8010672:	689b      	ldr	r3, [r3, #8]
 8010674:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010678:	429a      	cmp	r2, r3
 801067a:	d208      	bcs.n	801068e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 801067c:	4b2e      	ldr	r3, [pc, #184]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 801067e:	689b      	ldr	r3, [r3, #8]
 8010680:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	689b      	ldr	r3, [r3, #8]
 8010688:	492b      	ldr	r1, [pc, #172]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 801068a:	4313      	orrs	r3, r2
 801068c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 801068e:	4b29      	ldr	r3, [pc, #164]	@ (8010734 <HAL_RCC_ClockConfig+0x1ec>)
 8010690:	681b      	ldr	r3, [r3, #0]
 8010692:	f003 0307 	and.w	r3, r3, #7
 8010696:	683a      	ldr	r2, [r7, #0]
 8010698:	429a      	cmp	r2, r3
 801069a:	d210      	bcs.n	80106be <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801069c:	4b25      	ldr	r3, [pc, #148]	@ (8010734 <HAL_RCC_ClockConfig+0x1ec>)
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	f023 0207 	bic.w	r2, r3, #7
 80106a4:	4923      	ldr	r1, [pc, #140]	@ (8010734 <HAL_RCC_ClockConfig+0x1ec>)
 80106a6:	683b      	ldr	r3, [r7, #0]
 80106a8:	4313      	orrs	r3, r2
 80106aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80106ac:	4b21      	ldr	r3, [pc, #132]	@ (8010734 <HAL_RCC_ClockConfig+0x1ec>)
 80106ae:	681b      	ldr	r3, [r3, #0]
 80106b0:	f003 0307 	and.w	r3, r3, #7
 80106b4:	683a      	ldr	r2, [r7, #0]
 80106b6:	429a      	cmp	r2, r3
 80106b8:	d001      	beq.n	80106be <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80106ba:	2301      	movs	r3, #1
 80106bc:	e036      	b.n	801072c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	f003 0304 	and.w	r3, r3, #4
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d008      	beq.n	80106dc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80106ca:	4b1b      	ldr	r3, [pc, #108]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 80106cc:	689b      	ldr	r3, [r3, #8]
 80106ce:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	68db      	ldr	r3, [r3, #12]
 80106d6:	4918      	ldr	r1, [pc, #96]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 80106d8:	4313      	orrs	r3, r2
 80106da:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	f003 0308 	and.w	r3, r3, #8
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d009      	beq.n	80106fc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80106e8:	4b13      	ldr	r3, [pc, #76]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 80106ea:	689b      	ldr	r3, [r3, #8]
 80106ec:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	691b      	ldr	r3, [r3, #16]
 80106f4:	00db      	lsls	r3, r3, #3
 80106f6:	4910      	ldr	r1, [pc, #64]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 80106f8:	4313      	orrs	r3, r2
 80106fa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80106fc:	f000 f824 	bl	8010748 <HAL_RCC_GetSysClockFreq>
 8010700:	4602      	mov	r2, r0
 8010702:	4b0d      	ldr	r3, [pc, #52]	@ (8010738 <HAL_RCC_ClockConfig+0x1f0>)
 8010704:	689b      	ldr	r3, [r3, #8]
 8010706:	091b      	lsrs	r3, r3, #4
 8010708:	f003 030f 	and.w	r3, r3, #15
 801070c:	490b      	ldr	r1, [pc, #44]	@ (801073c <HAL_RCC_ClockConfig+0x1f4>)
 801070e:	5ccb      	ldrb	r3, [r1, r3]
 8010710:	f003 031f 	and.w	r3, r3, #31
 8010714:	fa22 f303 	lsr.w	r3, r2, r3
 8010718:	4a09      	ldr	r2, [pc, #36]	@ (8010740 <HAL_RCC_ClockConfig+0x1f8>)
 801071a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 801071c:	4b09      	ldr	r3, [pc, #36]	@ (8010744 <HAL_RCC_ClockConfig+0x1fc>)
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	4618      	mov	r0, r3
 8010722:	f7fa fe29 	bl	800b378 <HAL_InitTick>
 8010726:	4603      	mov	r3, r0
 8010728:	72fb      	strb	r3, [r7, #11]

  return status;
 801072a:	7afb      	ldrb	r3, [r7, #11]
}
 801072c:	4618      	mov	r0, r3
 801072e:	3710      	adds	r7, #16
 8010730:	46bd      	mov	sp, r7
 8010732:	bd80      	pop	{r7, pc}
 8010734:	40022000 	.word	0x40022000
 8010738:	40021000 	.word	0x40021000
 801073c:	08017f30 	.word	0x08017f30
 8010740:	20000000 	.word	0x20000000
 8010744:	2000000c 	.word	0x2000000c

08010748 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8010748:	b480      	push	{r7}
 801074a:	b089      	sub	sp, #36	@ 0x24
 801074c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 801074e:	2300      	movs	r3, #0
 8010750:	61fb      	str	r3, [r7, #28]
 8010752:	2300      	movs	r3, #0
 8010754:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8010756:	4b3e      	ldr	r3, [pc, #248]	@ (8010850 <HAL_RCC_GetSysClockFreq+0x108>)
 8010758:	689b      	ldr	r3, [r3, #8]
 801075a:	f003 030c 	and.w	r3, r3, #12
 801075e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8010760:	4b3b      	ldr	r3, [pc, #236]	@ (8010850 <HAL_RCC_GetSysClockFreq+0x108>)
 8010762:	68db      	ldr	r3, [r3, #12]
 8010764:	f003 0303 	and.w	r3, r3, #3
 8010768:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 801076a:	693b      	ldr	r3, [r7, #16]
 801076c:	2b00      	cmp	r3, #0
 801076e:	d005      	beq.n	801077c <HAL_RCC_GetSysClockFreq+0x34>
 8010770:	693b      	ldr	r3, [r7, #16]
 8010772:	2b0c      	cmp	r3, #12
 8010774:	d121      	bne.n	80107ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	2b01      	cmp	r3, #1
 801077a:	d11e      	bne.n	80107ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 801077c:	4b34      	ldr	r3, [pc, #208]	@ (8010850 <HAL_RCC_GetSysClockFreq+0x108>)
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	f003 0308 	and.w	r3, r3, #8
 8010784:	2b00      	cmp	r3, #0
 8010786:	d107      	bne.n	8010798 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8010788:	4b31      	ldr	r3, [pc, #196]	@ (8010850 <HAL_RCC_GetSysClockFreq+0x108>)
 801078a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801078e:	0a1b      	lsrs	r3, r3, #8
 8010790:	f003 030f 	and.w	r3, r3, #15
 8010794:	61fb      	str	r3, [r7, #28]
 8010796:	e005      	b.n	80107a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8010798:	4b2d      	ldr	r3, [pc, #180]	@ (8010850 <HAL_RCC_GetSysClockFreq+0x108>)
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	091b      	lsrs	r3, r3, #4
 801079e:	f003 030f 	and.w	r3, r3, #15
 80107a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80107a4:	4a2b      	ldr	r2, [pc, #172]	@ (8010854 <HAL_RCC_GetSysClockFreq+0x10c>)
 80107a6:	69fb      	ldr	r3, [r7, #28]
 80107a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80107ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80107ae:	693b      	ldr	r3, [r7, #16]
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d10d      	bne.n	80107d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80107b4:	69fb      	ldr	r3, [r7, #28]
 80107b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80107b8:	e00a      	b.n	80107d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80107ba:	693b      	ldr	r3, [r7, #16]
 80107bc:	2b04      	cmp	r3, #4
 80107be:	d102      	bne.n	80107c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80107c0:	4b25      	ldr	r3, [pc, #148]	@ (8010858 <HAL_RCC_GetSysClockFreq+0x110>)
 80107c2:	61bb      	str	r3, [r7, #24]
 80107c4:	e004      	b.n	80107d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80107c6:	693b      	ldr	r3, [r7, #16]
 80107c8:	2b08      	cmp	r3, #8
 80107ca:	d101      	bne.n	80107d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80107cc:	4b23      	ldr	r3, [pc, #140]	@ (801085c <HAL_RCC_GetSysClockFreq+0x114>)
 80107ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80107d0:	693b      	ldr	r3, [r7, #16]
 80107d2:	2b0c      	cmp	r3, #12
 80107d4:	d134      	bne.n	8010840 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80107d6:	4b1e      	ldr	r3, [pc, #120]	@ (8010850 <HAL_RCC_GetSysClockFreq+0x108>)
 80107d8:	68db      	ldr	r3, [r3, #12]
 80107da:	f003 0303 	and.w	r3, r3, #3
 80107de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80107e0:	68bb      	ldr	r3, [r7, #8]
 80107e2:	2b02      	cmp	r3, #2
 80107e4:	d003      	beq.n	80107ee <HAL_RCC_GetSysClockFreq+0xa6>
 80107e6:	68bb      	ldr	r3, [r7, #8]
 80107e8:	2b03      	cmp	r3, #3
 80107ea:	d003      	beq.n	80107f4 <HAL_RCC_GetSysClockFreq+0xac>
 80107ec:	e005      	b.n	80107fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80107ee:	4b1a      	ldr	r3, [pc, #104]	@ (8010858 <HAL_RCC_GetSysClockFreq+0x110>)
 80107f0:	617b      	str	r3, [r7, #20]
      break;
 80107f2:	e005      	b.n	8010800 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80107f4:	4b19      	ldr	r3, [pc, #100]	@ (801085c <HAL_RCC_GetSysClockFreq+0x114>)
 80107f6:	617b      	str	r3, [r7, #20]
      break;
 80107f8:	e002      	b.n	8010800 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80107fa:	69fb      	ldr	r3, [r7, #28]
 80107fc:	617b      	str	r3, [r7, #20]
      break;
 80107fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8010800:	4b13      	ldr	r3, [pc, #76]	@ (8010850 <HAL_RCC_GetSysClockFreq+0x108>)
 8010802:	68db      	ldr	r3, [r3, #12]
 8010804:	091b      	lsrs	r3, r3, #4
 8010806:	f003 0307 	and.w	r3, r3, #7
 801080a:	3301      	adds	r3, #1
 801080c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 801080e:	4b10      	ldr	r3, [pc, #64]	@ (8010850 <HAL_RCC_GetSysClockFreq+0x108>)
 8010810:	68db      	ldr	r3, [r3, #12]
 8010812:	0a1b      	lsrs	r3, r3, #8
 8010814:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010818:	697a      	ldr	r2, [r7, #20]
 801081a:	fb03 f202 	mul.w	r2, r3, r2
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	fbb2 f3f3 	udiv	r3, r2, r3
 8010824:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8010826:	4b0a      	ldr	r3, [pc, #40]	@ (8010850 <HAL_RCC_GetSysClockFreq+0x108>)
 8010828:	68db      	ldr	r3, [r3, #12]
 801082a:	0e5b      	lsrs	r3, r3, #25
 801082c:	f003 0303 	and.w	r3, r3, #3
 8010830:	3301      	adds	r3, #1
 8010832:	005b      	lsls	r3, r3, #1
 8010834:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8010836:	697a      	ldr	r2, [r7, #20]
 8010838:	683b      	ldr	r3, [r7, #0]
 801083a:	fbb2 f3f3 	udiv	r3, r2, r3
 801083e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8010840:	69bb      	ldr	r3, [r7, #24]
}
 8010842:	4618      	mov	r0, r3
 8010844:	3724      	adds	r7, #36	@ 0x24
 8010846:	46bd      	mov	sp, r7
 8010848:	f85d 7b04 	ldr.w	r7, [sp], #4
 801084c:	4770      	bx	lr
 801084e:	bf00      	nop
 8010850:	40021000 	.word	0x40021000
 8010854:	08017f48 	.word	0x08017f48
 8010858:	00f42400 	.word	0x00f42400
 801085c:	007a1200 	.word	0x007a1200

08010860 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8010860:	b480      	push	{r7}
 8010862:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8010864:	4b03      	ldr	r3, [pc, #12]	@ (8010874 <HAL_RCC_GetHCLKFreq+0x14>)
 8010866:	681b      	ldr	r3, [r3, #0]
}
 8010868:	4618      	mov	r0, r3
 801086a:	46bd      	mov	sp, r7
 801086c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010870:	4770      	bx	lr
 8010872:	bf00      	nop
 8010874:	20000000 	.word	0x20000000

08010878 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8010878:	b580      	push	{r7, lr}
 801087a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 801087c:	f7ff fff0 	bl	8010860 <HAL_RCC_GetHCLKFreq>
 8010880:	4602      	mov	r2, r0
 8010882:	4b06      	ldr	r3, [pc, #24]	@ (801089c <HAL_RCC_GetPCLK1Freq+0x24>)
 8010884:	689b      	ldr	r3, [r3, #8]
 8010886:	0a1b      	lsrs	r3, r3, #8
 8010888:	f003 0307 	and.w	r3, r3, #7
 801088c:	4904      	ldr	r1, [pc, #16]	@ (80108a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 801088e:	5ccb      	ldrb	r3, [r1, r3]
 8010890:	f003 031f 	and.w	r3, r3, #31
 8010894:	fa22 f303 	lsr.w	r3, r2, r3
}
 8010898:	4618      	mov	r0, r3
 801089a:	bd80      	pop	{r7, pc}
 801089c:	40021000 	.word	0x40021000
 80108a0:	08017f40 	.word	0x08017f40

080108a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80108a4:	b580      	push	{r7, lr}
 80108a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80108a8:	f7ff ffda 	bl	8010860 <HAL_RCC_GetHCLKFreq>
 80108ac:	4602      	mov	r2, r0
 80108ae:	4b06      	ldr	r3, [pc, #24]	@ (80108c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80108b0:	689b      	ldr	r3, [r3, #8]
 80108b2:	0adb      	lsrs	r3, r3, #11
 80108b4:	f003 0307 	and.w	r3, r3, #7
 80108b8:	4904      	ldr	r1, [pc, #16]	@ (80108cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80108ba:	5ccb      	ldrb	r3, [r1, r3]
 80108bc:	f003 031f 	and.w	r3, r3, #31
 80108c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80108c4:	4618      	mov	r0, r3
 80108c6:	bd80      	pop	{r7, pc}
 80108c8:	40021000 	.word	0x40021000
 80108cc:	08017f40 	.word	0x08017f40

080108d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80108d0:	b580      	push	{r7, lr}
 80108d2:	b086      	sub	sp, #24
 80108d4:	af00      	add	r7, sp, #0
 80108d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80108d8:	2300      	movs	r3, #0
 80108da:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80108dc:	4b2a      	ldr	r3, [pc, #168]	@ (8010988 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80108de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80108e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	d003      	beq.n	80108f0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80108e8:	f7fe fd8c 	bl	800f404 <HAL_PWREx_GetVoltageRange>
 80108ec:	6178      	str	r0, [r7, #20]
 80108ee:	e014      	b.n	801091a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80108f0:	4b25      	ldr	r3, [pc, #148]	@ (8010988 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80108f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80108f4:	4a24      	ldr	r2, [pc, #144]	@ (8010988 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80108f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80108fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80108fc:	4b22      	ldr	r3, [pc, #136]	@ (8010988 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80108fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010900:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010904:	60fb      	str	r3, [r7, #12]
 8010906:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8010908:	f7fe fd7c 	bl	800f404 <HAL_PWREx_GetVoltageRange>
 801090c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 801090e:	4b1e      	ldr	r3, [pc, #120]	@ (8010988 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8010910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010912:	4a1d      	ldr	r2, [pc, #116]	@ (8010988 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8010914:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010918:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 801091a:	697b      	ldr	r3, [r7, #20]
 801091c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010920:	d10b      	bne.n	801093a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	2b80      	cmp	r3, #128	@ 0x80
 8010926:	d919      	bls.n	801095c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	2ba0      	cmp	r3, #160	@ 0xa0
 801092c:	d902      	bls.n	8010934 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 801092e:	2302      	movs	r3, #2
 8010930:	613b      	str	r3, [r7, #16]
 8010932:	e013      	b.n	801095c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8010934:	2301      	movs	r3, #1
 8010936:	613b      	str	r3, [r7, #16]
 8010938:	e010      	b.n	801095c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	2b80      	cmp	r3, #128	@ 0x80
 801093e:	d902      	bls.n	8010946 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8010940:	2303      	movs	r3, #3
 8010942:	613b      	str	r3, [r7, #16]
 8010944:	e00a      	b.n	801095c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	2b80      	cmp	r3, #128	@ 0x80
 801094a:	d102      	bne.n	8010952 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 801094c:	2302      	movs	r3, #2
 801094e:	613b      	str	r3, [r7, #16]
 8010950:	e004      	b.n	801095c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	2b70      	cmp	r3, #112	@ 0x70
 8010956:	d101      	bne.n	801095c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8010958:	2301      	movs	r3, #1
 801095a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 801095c:	4b0b      	ldr	r3, [pc, #44]	@ (801098c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	f023 0207 	bic.w	r2, r3, #7
 8010964:	4909      	ldr	r1, [pc, #36]	@ (801098c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8010966:	693b      	ldr	r3, [r7, #16]
 8010968:	4313      	orrs	r3, r2
 801096a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 801096c:	4b07      	ldr	r3, [pc, #28]	@ (801098c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	f003 0307 	and.w	r3, r3, #7
 8010974:	693a      	ldr	r2, [r7, #16]
 8010976:	429a      	cmp	r2, r3
 8010978:	d001      	beq.n	801097e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 801097a:	2301      	movs	r3, #1
 801097c:	e000      	b.n	8010980 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 801097e:	2300      	movs	r3, #0
}
 8010980:	4618      	mov	r0, r3
 8010982:	3718      	adds	r7, #24
 8010984:	46bd      	mov	sp, r7
 8010986:	bd80      	pop	{r7, pc}
 8010988:	40021000 	.word	0x40021000
 801098c:	40022000 	.word	0x40022000

08010990 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8010990:	b580      	push	{r7, lr}
 8010992:	b086      	sub	sp, #24
 8010994:	af00      	add	r7, sp, #0
 8010996:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8010998:	2300      	movs	r3, #0
 801099a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 801099c:	2300      	movs	r3, #0
 801099e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	681b      	ldr	r3, [r3, #0]
 80109a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	d041      	beq.n	8010a30 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80109b0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80109b4:	d02a      	beq.n	8010a0c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80109b6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80109ba:	d824      	bhi.n	8010a06 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80109bc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80109c0:	d008      	beq.n	80109d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80109c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80109c6:	d81e      	bhi.n	8010a06 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	d00a      	beq.n	80109e2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80109cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80109d0:	d010      	beq.n	80109f4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80109d2:	e018      	b.n	8010a06 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80109d4:	4b86      	ldr	r3, [pc, #536]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80109d6:	68db      	ldr	r3, [r3, #12]
 80109d8:	4a85      	ldr	r2, [pc, #532]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80109da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80109de:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80109e0:	e015      	b.n	8010a0e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	3304      	adds	r3, #4
 80109e6:	2100      	movs	r1, #0
 80109e8:	4618      	mov	r0, r3
 80109ea:	f000 fabb 	bl	8010f64 <RCCEx_PLLSAI1_Config>
 80109ee:	4603      	mov	r3, r0
 80109f0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80109f2:	e00c      	b.n	8010a0e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	3320      	adds	r3, #32
 80109f8:	2100      	movs	r1, #0
 80109fa:	4618      	mov	r0, r3
 80109fc:	f000 fba6 	bl	801114c <RCCEx_PLLSAI2_Config>
 8010a00:	4603      	mov	r3, r0
 8010a02:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8010a04:	e003      	b.n	8010a0e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8010a06:	2301      	movs	r3, #1
 8010a08:	74fb      	strb	r3, [r7, #19]
      break;
 8010a0a:	e000      	b.n	8010a0e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8010a0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8010a0e:	7cfb      	ldrb	r3, [r7, #19]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d10b      	bne.n	8010a2c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8010a14:	4b76      	ldr	r3, [pc, #472]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010a1a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010a22:	4973      	ldr	r1, [pc, #460]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010a24:	4313      	orrs	r3, r2
 8010a26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8010a2a:	e001      	b.n	8010a30 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010a2c:	7cfb      	ldrb	r3, [r7, #19]
 8010a2e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d041      	beq.n	8010ac0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010a40:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010a44:	d02a      	beq.n	8010a9c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8010a46:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010a4a:	d824      	bhi.n	8010a96 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8010a4c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010a50:	d008      	beq.n	8010a64 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8010a52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010a56:	d81e      	bhi.n	8010a96 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d00a      	beq.n	8010a72 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8010a5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010a60:	d010      	beq.n	8010a84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8010a62:	e018      	b.n	8010a96 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8010a64:	4b62      	ldr	r3, [pc, #392]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010a66:	68db      	ldr	r3, [r3, #12]
 8010a68:	4a61      	ldr	r2, [pc, #388]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010a6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8010a6e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8010a70:	e015      	b.n	8010a9e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	3304      	adds	r3, #4
 8010a76:	2100      	movs	r1, #0
 8010a78:	4618      	mov	r0, r3
 8010a7a:	f000 fa73 	bl	8010f64 <RCCEx_PLLSAI1_Config>
 8010a7e:	4603      	mov	r3, r0
 8010a80:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8010a82:	e00c      	b.n	8010a9e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	3320      	adds	r3, #32
 8010a88:	2100      	movs	r1, #0
 8010a8a:	4618      	mov	r0, r3
 8010a8c:	f000 fb5e 	bl	801114c <RCCEx_PLLSAI2_Config>
 8010a90:	4603      	mov	r3, r0
 8010a92:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8010a94:	e003      	b.n	8010a9e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8010a96:	2301      	movs	r3, #1
 8010a98:	74fb      	strb	r3, [r7, #19]
      break;
 8010a9a:	e000      	b.n	8010a9e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8010a9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8010a9e:	7cfb      	ldrb	r3, [r7, #19]
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d10b      	bne.n	8010abc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8010aa4:	4b52      	ldr	r3, [pc, #328]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010aaa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010ab2:	494f      	ldr	r1, [pc, #316]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010ab4:	4313      	orrs	r3, r2
 8010ab6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8010aba:	e001      	b.n	8010ac0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010abc:	7cfb      	ldrb	r3, [r7, #19]
 8010abe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	f000 80a0 	beq.w	8010c0e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8010ace:	2300      	movs	r3, #0
 8010ad0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8010ad2:	4b47      	ldr	r3, [pc, #284]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010ad6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d101      	bne.n	8010ae2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8010ade:	2301      	movs	r3, #1
 8010ae0:	e000      	b.n	8010ae4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8010ae2:	2300      	movs	r3, #0
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d00d      	beq.n	8010b04 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8010ae8:	4b41      	ldr	r3, [pc, #260]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010aec:	4a40      	ldr	r2, [pc, #256]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010aee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010af2:	6593      	str	r3, [r2, #88]	@ 0x58
 8010af4:	4b3e      	ldr	r3, [pc, #248]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010af6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010af8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010afc:	60bb      	str	r3, [r7, #8]
 8010afe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8010b00:	2301      	movs	r3, #1
 8010b02:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8010b04:	4b3b      	ldr	r3, [pc, #236]	@ (8010bf4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8010b06:	681b      	ldr	r3, [r3, #0]
 8010b08:	4a3a      	ldr	r2, [pc, #232]	@ (8010bf4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8010b0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010b0e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8010b10:	f7fa fc82 	bl	800b418 <HAL_GetTick>
 8010b14:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8010b16:	e009      	b.n	8010b2c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8010b18:	f7fa fc7e 	bl	800b418 <HAL_GetTick>
 8010b1c:	4602      	mov	r2, r0
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	1ad3      	subs	r3, r2, r3
 8010b22:	2b02      	cmp	r3, #2
 8010b24:	d902      	bls.n	8010b2c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8010b26:	2303      	movs	r3, #3
 8010b28:	74fb      	strb	r3, [r7, #19]
        break;
 8010b2a:	e005      	b.n	8010b38 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8010b2c:	4b31      	ldr	r3, [pc, #196]	@ (8010bf4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d0ef      	beq.n	8010b18 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8010b38:	7cfb      	ldrb	r3, [r7, #19]
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d15c      	bne.n	8010bf8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8010b3e:	4b2c      	ldr	r3, [pc, #176]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010b44:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010b48:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8010b4a:	697b      	ldr	r3, [r7, #20]
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d01f      	beq.n	8010b90 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010b56:	697a      	ldr	r2, [r7, #20]
 8010b58:	429a      	cmp	r2, r3
 8010b5a:	d019      	beq.n	8010b90 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8010b5c:	4b24      	ldr	r3, [pc, #144]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010b62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010b66:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8010b68:	4b21      	ldr	r3, [pc, #132]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010b6e:	4a20      	ldr	r2, [pc, #128]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8010b74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8010b78:	4b1d      	ldr	r3, [pc, #116]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010b7e:	4a1c      	ldr	r2, [pc, #112]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010b80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010b84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8010b88:	4a19      	ldr	r2, [pc, #100]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010b8a:	697b      	ldr	r3, [r7, #20]
 8010b8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8010b90:	697b      	ldr	r3, [r7, #20]
 8010b92:	f003 0301 	and.w	r3, r3, #1
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d016      	beq.n	8010bc8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010b9a:	f7fa fc3d 	bl	800b418 <HAL_GetTick>
 8010b9e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8010ba0:	e00b      	b.n	8010bba <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8010ba2:	f7fa fc39 	bl	800b418 <HAL_GetTick>
 8010ba6:	4602      	mov	r2, r0
 8010ba8:	68fb      	ldr	r3, [r7, #12]
 8010baa:	1ad3      	subs	r3, r2, r3
 8010bac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010bb0:	4293      	cmp	r3, r2
 8010bb2:	d902      	bls.n	8010bba <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8010bb4:	2303      	movs	r3, #3
 8010bb6:	74fb      	strb	r3, [r7, #19]
            break;
 8010bb8:	e006      	b.n	8010bc8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8010bba:	4b0d      	ldr	r3, [pc, #52]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010bc0:	f003 0302 	and.w	r3, r3, #2
 8010bc4:	2b00      	cmp	r3, #0
 8010bc6:	d0ec      	beq.n	8010ba2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8010bc8:	7cfb      	ldrb	r3, [r7, #19]
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d10c      	bne.n	8010be8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8010bce:	4b08      	ldr	r3, [pc, #32]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010bd4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010bde:	4904      	ldr	r1, [pc, #16]	@ (8010bf0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010be0:	4313      	orrs	r3, r2
 8010be2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8010be6:	e009      	b.n	8010bfc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8010be8:	7cfb      	ldrb	r3, [r7, #19]
 8010bea:	74bb      	strb	r3, [r7, #18]
 8010bec:	e006      	b.n	8010bfc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8010bee:	bf00      	nop
 8010bf0:	40021000 	.word	0x40021000
 8010bf4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010bf8:	7cfb      	ldrb	r3, [r7, #19]
 8010bfa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8010bfc:	7c7b      	ldrb	r3, [r7, #17]
 8010bfe:	2b01      	cmp	r3, #1
 8010c00:	d105      	bne.n	8010c0e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8010c02:	4b9e      	ldr	r3, [pc, #632]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010c06:	4a9d      	ldr	r2, [pc, #628]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010c08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010c0c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	681b      	ldr	r3, [r3, #0]
 8010c12:	f003 0301 	and.w	r3, r3, #1
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d00a      	beq.n	8010c30 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8010c1a:	4b98      	ldr	r3, [pc, #608]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010c20:	f023 0203 	bic.w	r2, r3, #3
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010c28:	4994      	ldr	r1, [pc, #592]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010c2a:	4313      	orrs	r3, r2
 8010c2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	f003 0302 	and.w	r3, r3, #2
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d00a      	beq.n	8010c52 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8010c3c:	4b8f      	ldr	r3, [pc, #572]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010c42:	f023 020c 	bic.w	r2, r3, #12
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c4a:	498c      	ldr	r1, [pc, #560]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010c4c:	4313      	orrs	r3, r2
 8010c4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	681b      	ldr	r3, [r3, #0]
 8010c56:	f003 0304 	and.w	r3, r3, #4
 8010c5a:	2b00      	cmp	r3, #0
 8010c5c:	d00a      	beq.n	8010c74 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8010c5e:	4b87      	ldr	r3, [pc, #540]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010c64:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010c6c:	4983      	ldr	r1, [pc, #524]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010c6e:	4313      	orrs	r3, r2
 8010c70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	681b      	ldr	r3, [r3, #0]
 8010c78:	f003 0308 	and.w	r3, r3, #8
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d00a      	beq.n	8010c96 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8010c80:	4b7e      	ldr	r3, [pc, #504]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010c86:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010c8e:	497b      	ldr	r1, [pc, #492]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010c90:	4313      	orrs	r3, r2
 8010c92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	681b      	ldr	r3, [r3, #0]
 8010c9a:	f003 0310 	and.w	r3, r3, #16
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d00a      	beq.n	8010cb8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8010ca2:	4b76      	ldr	r3, [pc, #472]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010ca8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010cb0:	4972      	ldr	r1, [pc, #456]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010cb2:	4313      	orrs	r3, r2
 8010cb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	f003 0320 	and.w	r3, r3, #32
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d00a      	beq.n	8010cda <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8010cc4:	4b6d      	ldr	r3, [pc, #436]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010cca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010cd2:	496a      	ldr	r1, [pc, #424]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010cd4:	4313      	orrs	r3, r2
 8010cd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d00a      	beq.n	8010cfc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8010ce6:	4b65      	ldr	r3, [pc, #404]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010cec:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010cf4:	4961      	ldr	r1, [pc, #388]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010cf6:	4313      	orrs	r3, r2
 8010cf8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	681b      	ldr	r3, [r3, #0]
 8010d00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d00a      	beq.n	8010d1e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8010d08:	4b5c      	ldr	r3, [pc, #368]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010d0e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010d16:	4959      	ldr	r1, [pc, #356]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010d18:	4313      	orrs	r3, r2
 8010d1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	681b      	ldr	r3, [r3, #0]
 8010d22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	d00a      	beq.n	8010d40 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8010d2a:	4b54      	ldr	r3, [pc, #336]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010d30:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010d38:	4950      	ldr	r1, [pc, #320]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010d3a:	4313      	orrs	r3, r2
 8010d3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	681b      	ldr	r3, [r3, #0]
 8010d44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d00a      	beq.n	8010d62 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8010d4c:	4b4b      	ldr	r3, [pc, #300]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010d52:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010d5a:	4948      	ldr	r1, [pc, #288]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010d5c:	4313      	orrs	r3, r2
 8010d5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	681b      	ldr	r3, [r3, #0]
 8010d66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d00a      	beq.n	8010d84 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8010d6e:	4b43      	ldr	r3, [pc, #268]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010d74:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010d7c:	493f      	ldr	r1, [pc, #252]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010d7e:	4313      	orrs	r3, r2
 8010d80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	681b      	ldr	r3, [r3, #0]
 8010d88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	d028      	beq.n	8010de2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8010d90:	4b3a      	ldr	r3, [pc, #232]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010d96:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010d9e:	4937      	ldr	r1, [pc, #220]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010da0:	4313      	orrs	r3, r2
 8010da2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010daa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010dae:	d106      	bne.n	8010dbe <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8010db0:	4b32      	ldr	r3, [pc, #200]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010db2:	68db      	ldr	r3, [r3, #12]
 8010db4:	4a31      	ldr	r2, [pc, #196]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010db6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010dba:	60d3      	str	r3, [r2, #12]
 8010dbc:	e011      	b.n	8010de2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010dc2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010dc6:	d10c      	bne.n	8010de2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	3304      	adds	r3, #4
 8010dcc:	2101      	movs	r1, #1
 8010dce:	4618      	mov	r0, r3
 8010dd0:	f000 f8c8 	bl	8010f64 <RCCEx_PLLSAI1_Config>
 8010dd4:	4603      	mov	r3, r0
 8010dd6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8010dd8:	7cfb      	ldrb	r3, [r7, #19]
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d001      	beq.n	8010de2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8010dde:	7cfb      	ldrb	r3, [r7, #19]
 8010de0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	681b      	ldr	r3, [r3, #0]
 8010de6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d028      	beq.n	8010e40 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8010dee:	4b23      	ldr	r3, [pc, #140]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010df0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010df4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010dfc:	491f      	ldr	r1, [pc, #124]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010dfe:	4313      	orrs	r3, r2
 8010e00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010e08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010e0c:	d106      	bne.n	8010e1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8010e0e:	4b1b      	ldr	r3, [pc, #108]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010e10:	68db      	ldr	r3, [r3, #12]
 8010e12:	4a1a      	ldr	r2, [pc, #104]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010e14:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010e18:	60d3      	str	r3, [r2, #12]
 8010e1a:	e011      	b.n	8010e40 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010e20:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010e24:	d10c      	bne.n	8010e40 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	3304      	adds	r3, #4
 8010e2a:	2101      	movs	r1, #1
 8010e2c:	4618      	mov	r0, r3
 8010e2e:	f000 f899 	bl	8010f64 <RCCEx_PLLSAI1_Config>
 8010e32:	4603      	mov	r3, r0
 8010e34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8010e36:	7cfb      	ldrb	r3, [r7, #19]
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d001      	beq.n	8010e40 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8010e3c:	7cfb      	ldrb	r3, [r7, #19]
 8010e3e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010e48:	2b00      	cmp	r3, #0
 8010e4a:	d02b      	beq.n	8010ea4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8010e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010e52:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010e5a:	4908      	ldr	r1, [pc, #32]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010e5c:	4313      	orrs	r3, r2
 8010e5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010e66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010e6a:	d109      	bne.n	8010e80 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8010e6c:	4b03      	ldr	r3, [pc, #12]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010e6e:	68db      	ldr	r3, [r3, #12]
 8010e70:	4a02      	ldr	r2, [pc, #8]	@ (8010e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8010e72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010e76:	60d3      	str	r3, [r2, #12]
 8010e78:	e014      	b.n	8010ea4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8010e7a:	bf00      	nop
 8010e7c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010e84:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010e88:	d10c      	bne.n	8010ea4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	3304      	adds	r3, #4
 8010e8e:	2101      	movs	r1, #1
 8010e90:	4618      	mov	r0, r3
 8010e92:	f000 f867 	bl	8010f64 <RCCEx_PLLSAI1_Config>
 8010e96:	4603      	mov	r3, r0
 8010e98:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8010e9a:	7cfb      	ldrb	r3, [r7, #19]
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d001      	beq.n	8010ea4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8010ea0:	7cfb      	ldrb	r3, [r7, #19]
 8010ea2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d02f      	beq.n	8010f10 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8010eb0:	4b2b      	ldr	r3, [pc, #172]	@ (8010f60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8010eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010eb6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010ebe:	4928      	ldr	r1, [pc, #160]	@ (8010f60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8010ec0:	4313      	orrs	r3, r2
 8010ec2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010eca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010ece:	d10d      	bne.n	8010eec <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	3304      	adds	r3, #4
 8010ed4:	2102      	movs	r1, #2
 8010ed6:	4618      	mov	r0, r3
 8010ed8:	f000 f844 	bl	8010f64 <RCCEx_PLLSAI1_Config>
 8010edc:	4603      	mov	r3, r0
 8010ede:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8010ee0:	7cfb      	ldrb	r3, [r7, #19]
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	d014      	beq.n	8010f10 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8010ee6:	7cfb      	ldrb	r3, [r7, #19]
 8010ee8:	74bb      	strb	r3, [r7, #18]
 8010eea:	e011      	b.n	8010f10 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010ef0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010ef4:	d10c      	bne.n	8010f10 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	3320      	adds	r3, #32
 8010efa:	2102      	movs	r1, #2
 8010efc:	4618      	mov	r0, r3
 8010efe:	f000 f925 	bl	801114c <RCCEx_PLLSAI2_Config>
 8010f02:	4603      	mov	r3, r0
 8010f04:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8010f06:	7cfb      	ldrb	r3, [r7, #19]
 8010f08:	2b00      	cmp	r3, #0
 8010f0a:	d001      	beq.n	8010f10 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8010f0c:	7cfb      	ldrb	r3, [r7, #19]
 8010f0e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	681b      	ldr	r3, [r3, #0]
 8010f14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	d00a      	beq.n	8010f32 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8010f1c:	4b10      	ldr	r3, [pc, #64]	@ (8010f60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8010f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010f22:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010f2a:	490d      	ldr	r1, [pc, #52]	@ (8010f60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8010f2c:	4313      	orrs	r3, r2
 8010f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	681b      	ldr	r3, [r3, #0]
 8010f36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d00b      	beq.n	8010f56 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8010f3e:	4b08      	ldr	r3, [pc, #32]	@ (8010f60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8010f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010f44:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010f4e:	4904      	ldr	r1, [pc, #16]	@ (8010f60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8010f50:	4313      	orrs	r3, r2
 8010f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8010f56:	7cbb      	ldrb	r3, [r7, #18]
}
 8010f58:	4618      	mov	r0, r3
 8010f5a:	3718      	adds	r7, #24
 8010f5c:	46bd      	mov	sp, r7
 8010f5e:	bd80      	pop	{r7, pc}
 8010f60:	40021000 	.word	0x40021000

08010f64 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8010f64:	b580      	push	{r7, lr}
 8010f66:	b084      	sub	sp, #16
 8010f68:	af00      	add	r7, sp, #0
 8010f6a:	6078      	str	r0, [r7, #4]
 8010f6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8010f6e:	2300      	movs	r3, #0
 8010f70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8010f72:	4b75      	ldr	r3, [pc, #468]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 8010f74:	68db      	ldr	r3, [r3, #12]
 8010f76:	f003 0303 	and.w	r3, r3, #3
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	d018      	beq.n	8010fb0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8010f7e:	4b72      	ldr	r3, [pc, #456]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 8010f80:	68db      	ldr	r3, [r3, #12]
 8010f82:	f003 0203 	and.w	r2, r3, #3
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	681b      	ldr	r3, [r3, #0]
 8010f8a:	429a      	cmp	r2, r3
 8010f8c:	d10d      	bne.n	8010faa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	681b      	ldr	r3, [r3, #0]
       ||
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d009      	beq.n	8010faa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8010f96:	4b6c      	ldr	r3, [pc, #432]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 8010f98:	68db      	ldr	r3, [r3, #12]
 8010f9a:	091b      	lsrs	r3, r3, #4
 8010f9c:	f003 0307 	and.w	r3, r3, #7
 8010fa0:	1c5a      	adds	r2, r3, #1
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	685b      	ldr	r3, [r3, #4]
       ||
 8010fa6:	429a      	cmp	r2, r3
 8010fa8:	d047      	beq.n	801103a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8010faa:	2301      	movs	r3, #1
 8010fac:	73fb      	strb	r3, [r7, #15]
 8010fae:	e044      	b.n	801103a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	2b03      	cmp	r3, #3
 8010fb6:	d018      	beq.n	8010fea <RCCEx_PLLSAI1_Config+0x86>
 8010fb8:	2b03      	cmp	r3, #3
 8010fba:	d825      	bhi.n	8011008 <RCCEx_PLLSAI1_Config+0xa4>
 8010fbc:	2b01      	cmp	r3, #1
 8010fbe:	d002      	beq.n	8010fc6 <RCCEx_PLLSAI1_Config+0x62>
 8010fc0:	2b02      	cmp	r3, #2
 8010fc2:	d009      	beq.n	8010fd8 <RCCEx_PLLSAI1_Config+0x74>
 8010fc4:	e020      	b.n	8011008 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8010fc6:	4b60      	ldr	r3, [pc, #384]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 8010fc8:	681b      	ldr	r3, [r3, #0]
 8010fca:	f003 0302 	and.w	r3, r3, #2
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d11d      	bne.n	801100e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8010fd2:	2301      	movs	r3, #1
 8010fd4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010fd6:	e01a      	b.n	801100e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8010fd8:	4b5b      	ldr	r3, [pc, #364]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d116      	bne.n	8011012 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8010fe4:	2301      	movs	r3, #1
 8010fe6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010fe8:	e013      	b.n	8011012 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8010fea:	4b57      	ldr	r3, [pc, #348]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 8010fec:	681b      	ldr	r3, [r3, #0]
 8010fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d10f      	bne.n	8011016 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8010ff6:	4b54      	ldr	r3, [pc, #336]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 8010ff8:	681b      	ldr	r3, [r3, #0]
 8010ffa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d109      	bne.n	8011016 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8011002:	2301      	movs	r3, #1
 8011004:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8011006:	e006      	b.n	8011016 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8011008:	2301      	movs	r3, #1
 801100a:	73fb      	strb	r3, [r7, #15]
      break;
 801100c:	e004      	b.n	8011018 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 801100e:	bf00      	nop
 8011010:	e002      	b.n	8011018 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8011012:	bf00      	nop
 8011014:	e000      	b.n	8011018 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8011016:	bf00      	nop
    }

    if(status == HAL_OK)
 8011018:	7bfb      	ldrb	r3, [r7, #15]
 801101a:	2b00      	cmp	r3, #0
 801101c:	d10d      	bne.n	801103a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 801101e:	4b4a      	ldr	r3, [pc, #296]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011020:	68db      	ldr	r3, [r3, #12]
 8011022:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	6819      	ldr	r1, [r3, #0]
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	685b      	ldr	r3, [r3, #4]
 801102e:	3b01      	subs	r3, #1
 8011030:	011b      	lsls	r3, r3, #4
 8011032:	430b      	orrs	r3, r1
 8011034:	4944      	ldr	r1, [pc, #272]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011036:	4313      	orrs	r3, r2
 8011038:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 801103a:	7bfb      	ldrb	r3, [r7, #15]
 801103c:	2b00      	cmp	r3, #0
 801103e:	d17d      	bne.n	801113c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8011040:	4b41      	ldr	r3, [pc, #260]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011042:	681b      	ldr	r3, [r3, #0]
 8011044:	4a40      	ldr	r2, [pc, #256]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011046:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801104a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801104c:	f7fa f9e4 	bl	800b418 <HAL_GetTick>
 8011050:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8011052:	e009      	b.n	8011068 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8011054:	f7fa f9e0 	bl	800b418 <HAL_GetTick>
 8011058:	4602      	mov	r2, r0
 801105a:	68bb      	ldr	r3, [r7, #8]
 801105c:	1ad3      	subs	r3, r2, r3
 801105e:	2b02      	cmp	r3, #2
 8011060:	d902      	bls.n	8011068 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8011062:	2303      	movs	r3, #3
 8011064:	73fb      	strb	r3, [r7, #15]
        break;
 8011066:	e005      	b.n	8011074 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8011068:	4b37      	ldr	r3, [pc, #220]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011070:	2b00      	cmp	r3, #0
 8011072:	d1ef      	bne.n	8011054 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8011074:	7bfb      	ldrb	r3, [r7, #15]
 8011076:	2b00      	cmp	r3, #0
 8011078:	d160      	bne.n	801113c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 801107a:	683b      	ldr	r3, [r7, #0]
 801107c:	2b00      	cmp	r3, #0
 801107e:	d111      	bne.n	80110a4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8011080:	4b31      	ldr	r3, [pc, #196]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011082:	691b      	ldr	r3, [r3, #16]
 8011084:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8011088:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801108c:	687a      	ldr	r2, [r7, #4]
 801108e:	6892      	ldr	r2, [r2, #8]
 8011090:	0211      	lsls	r1, r2, #8
 8011092:	687a      	ldr	r2, [r7, #4]
 8011094:	68d2      	ldr	r2, [r2, #12]
 8011096:	0912      	lsrs	r2, r2, #4
 8011098:	0452      	lsls	r2, r2, #17
 801109a:	430a      	orrs	r2, r1
 801109c:	492a      	ldr	r1, [pc, #168]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 801109e:	4313      	orrs	r3, r2
 80110a0:	610b      	str	r3, [r1, #16]
 80110a2:	e027      	b.n	80110f4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80110a4:	683b      	ldr	r3, [r7, #0]
 80110a6:	2b01      	cmp	r3, #1
 80110a8:	d112      	bne.n	80110d0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80110aa:	4b27      	ldr	r3, [pc, #156]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 80110ac:	691b      	ldr	r3, [r3, #16]
 80110ae:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80110b2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80110b6:	687a      	ldr	r2, [r7, #4]
 80110b8:	6892      	ldr	r2, [r2, #8]
 80110ba:	0211      	lsls	r1, r2, #8
 80110bc:	687a      	ldr	r2, [r7, #4]
 80110be:	6912      	ldr	r2, [r2, #16]
 80110c0:	0852      	lsrs	r2, r2, #1
 80110c2:	3a01      	subs	r2, #1
 80110c4:	0552      	lsls	r2, r2, #21
 80110c6:	430a      	orrs	r2, r1
 80110c8:	491f      	ldr	r1, [pc, #124]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 80110ca:	4313      	orrs	r3, r2
 80110cc:	610b      	str	r3, [r1, #16]
 80110ce:	e011      	b.n	80110f4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80110d0:	4b1d      	ldr	r3, [pc, #116]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 80110d2:	691b      	ldr	r3, [r3, #16]
 80110d4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80110d8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80110dc:	687a      	ldr	r2, [r7, #4]
 80110de:	6892      	ldr	r2, [r2, #8]
 80110e0:	0211      	lsls	r1, r2, #8
 80110e2:	687a      	ldr	r2, [r7, #4]
 80110e4:	6952      	ldr	r2, [r2, #20]
 80110e6:	0852      	lsrs	r2, r2, #1
 80110e8:	3a01      	subs	r2, #1
 80110ea:	0652      	lsls	r2, r2, #25
 80110ec:	430a      	orrs	r2, r1
 80110ee:	4916      	ldr	r1, [pc, #88]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 80110f0:	4313      	orrs	r3, r2
 80110f2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80110f4:	4b14      	ldr	r3, [pc, #80]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 80110f6:	681b      	ldr	r3, [r3, #0]
 80110f8:	4a13      	ldr	r2, [pc, #76]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 80110fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80110fe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011100:	f7fa f98a 	bl	800b418 <HAL_GetTick>
 8011104:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8011106:	e009      	b.n	801111c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8011108:	f7fa f986 	bl	800b418 <HAL_GetTick>
 801110c:	4602      	mov	r2, r0
 801110e:	68bb      	ldr	r3, [r7, #8]
 8011110:	1ad3      	subs	r3, r2, r3
 8011112:	2b02      	cmp	r3, #2
 8011114:	d902      	bls.n	801111c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8011116:	2303      	movs	r3, #3
 8011118:	73fb      	strb	r3, [r7, #15]
          break;
 801111a:	e005      	b.n	8011128 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 801111c:	4b0a      	ldr	r3, [pc, #40]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 801111e:	681b      	ldr	r3, [r3, #0]
 8011120:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011124:	2b00      	cmp	r3, #0
 8011126:	d0ef      	beq.n	8011108 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8011128:	7bfb      	ldrb	r3, [r7, #15]
 801112a:	2b00      	cmp	r3, #0
 801112c:	d106      	bne.n	801113c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 801112e:	4b06      	ldr	r3, [pc, #24]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011130:	691a      	ldr	r2, [r3, #16]
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	699b      	ldr	r3, [r3, #24]
 8011136:	4904      	ldr	r1, [pc, #16]	@ (8011148 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011138:	4313      	orrs	r3, r2
 801113a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 801113c:	7bfb      	ldrb	r3, [r7, #15]
}
 801113e:	4618      	mov	r0, r3
 8011140:	3710      	adds	r7, #16
 8011142:	46bd      	mov	sp, r7
 8011144:	bd80      	pop	{r7, pc}
 8011146:	bf00      	nop
 8011148:	40021000 	.word	0x40021000

0801114c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 801114c:	b580      	push	{r7, lr}
 801114e:	b084      	sub	sp, #16
 8011150:	af00      	add	r7, sp, #0
 8011152:	6078      	str	r0, [r7, #4]
 8011154:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011156:	2300      	movs	r3, #0
 8011158:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 801115a:	4b6a      	ldr	r3, [pc, #424]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 801115c:	68db      	ldr	r3, [r3, #12]
 801115e:	f003 0303 	and.w	r3, r3, #3
 8011162:	2b00      	cmp	r3, #0
 8011164:	d018      	beq.n	8011198 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8011166:	4b67      	ldr	r3, [pc, #412]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 8011168:	68db      	ldr	r3, [r3, #12]
 801116a:	f003 0203 	and.w	r2, r3, #3
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	681b      	ldr	r3, [r3, #0]
 8011172:	429a      	cmp	r2, r3
 8011174:	d10d      	bne.n	8011192 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	681b      	ldr	r3, [r3, #0]
       ||
 801117a:	2b00      	cmp	r3, #0
 801117c:	d009      	beq.n	8011192 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 801117e:	4b61      	ldr	r3, [pc, #388]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 8011180:	68db      	ldr	r3, [r3, #12]
 8011182:	091b      	lsrs	r3, r3, #4
 8011184:	f003 0307 	and.w	r3, r3, #7
 8011188:	1c5a      	adds	r2, r3, #1
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	685b      	ldr	r3, [r3, #4]
       ||
 801118e:	429a      	cmp	r2, r3
 8011190:	d047      	beq.n	8011222 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8011192:	2301      	movs	r3, #1
 8011194:	73fb      	strb	r3, [r7, #15]
 8011196:	e044      	b.n	8011222 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	2b03      	cmp	r3, #3
 801119e:	d018      	beq.n	80111d2 <RCCEx_PLLSAI2_Config+0x86>
 80111a0:	2b03      	cmp	r3, #3
 80111a2:	d825      	bhi.n	80111f0 <RCCEx_PLLSAI2_Config+0xa4>
 80111a4:	2b01      	cmp	r3, #1
 80111a6:	d002      	beq.n	80111ae <RCCEx_PLLSAI2_Config+0x62>
 80111a8:	2b02      	cmp	r3, #2
 80111aa:	d009      	beq.n	80111c0 <RCCEx_PLLSAI2_Config+0x74>
 80111ac:	e020      	b.n	80111f0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80111ae:	4b55      	ldr	r3, [pc, #340]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	f003 0302 	and.w	r3, r3, #2
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d11d      	bne.n	80111f6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80111ba:	2301      	movs	r3, #1
 80111bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80111be:	e01a      	b.n	80111f6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80111c0:	4b50      	ldr	r3, [pc, #320]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 80111c2:	681b      	ldr	r3, [r3, #0]
 80111c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d116      	bne.n	80111fa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80111cc:	2301      	movs	r3, #1
 80111ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80111d0:	e013      	b.n	80111fa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80111d2:	4b4c      	ldr	r3, [pc, #304]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 80111d4:	681b      	ldr	r3, [r3, #0]
 80111d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d10f      	bne.n	80111fe <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80111de:	4b49      	ldr	r3, [pc, #292]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 80111e0:	681b      	ldr	r3, [r3, #0]
 80111e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d109      	bne.n	80111fe <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80111ea:	2301      	movs	r3, #1
 80111ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80111ee:	e006      	b.n	80111fe <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80111f0:	2301      	movs	r3, #1
 80111f2:	73fb      	strb	r3, [r7, #15]
      break;
 80111f4:	e004      	b.n	8011200 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80111f6:	bf00      	nop
 80111f8:	e002      	b.n	8011200 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80111fa:	bf00      	nop
 80111fc:	e000      	b.n	8011200 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80111fe:	bf00      	nop
    }

    if(status == HAL_OK)
 8011200:	7bfb      	ldrb	r3, [r7, #15]
 8011202:	2b00      	cmp	r3, #0
 8011204:	d10d      	bne.n	8011222 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8011206:	4b3f      	ldr	r3, [pc, #252]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 8011208:	68db      	ldr	r3, [r3, #12]
 801120a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	6819      	ldr	r1, [r3, #0]
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	685b      	ldr	r3, [r3, #4]
 8011216:	3b01      	subs	r3, #1
 8011218:	011b      	lsls	r3, r3, #4
 801121a:	430b      	orrs	r3, r1
 801121c:	4939      	ldr	r1, [pc, #228]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 801121e:	4313      	orrs	r3, r2
 8011220:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8011222:	7bfb      	ldrb	r3, [r7, #15]
 8011224:	2b00      	cmp	r3, #0
 8011226:	d167      	bne.n	80112f8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8011228:	4b36      	ldr	r3, [pc, #216]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 801122a:	681b      	ldr	r3, [r3, #0]
 801122c:	4a35      	ldr	r2, [pc, #212]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 801122e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011232:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011234:	f7fa f8f0 	bl	800b418 <HAL_GetTick>
 8011238:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 801123a:	e009      	b.n	8011250 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 801123c:	f7fa f8ec 	bl	800b418 <HAL_GetTick>
 8011240:	4602      	mov	r2, r0
 8011242:	68bb      	ldr	r3, [r7, #8]
 8011244:	1ad3      	subs	r3, r2, r3
 8011246:	2b02      	cmp	r3, #2
 8011248:	d902      	bls.n	8011250 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 801124a:	2303      	movs	r3, #3
 801124c:	73fb      	strb	r3, [r7, #15]
        break;
 801124e:	e005      	b.n	801125c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8011250:	4b2c      	ldr	r3, [pc, #176]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 8011252:	681b      	ldr	r3, [r3, #0]
 8011254:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011258:	2b00      	cmp	r3, #0
 801125a:	d1ef      	bne.n	801123c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 801125c:	7bfb      	ldrb	r3, [r7, #15]
 801125e:	2b00      	cmp	r3, #0
 8011260:	d14a      	bne.n	80112f8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8011262:	683b      	ldr	r3, [r7, #0]
 8011264:	2b00      	cmp	r3, #0
 8011266:	d111      	bne.n	801128c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8011268:	4b26      	ldr	r3, [pc, #152]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 801126a:	695b      	ldr	r3, [r3, #20]
 801126c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8011270:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011274:	687a      	ldr	r2, [r7, #4]
 8011276:	6892      	ldr	r2, [r2, #8]
 8011278:	0211      	lsls	r1, r2, #8
 801127a:	687a      	ldr	r2, [r7, #4]
 801127c:	68d2      	ldr	r2, [r2, #12]
 801127e:	0912      	lsrs	r2, r2, #4
 8011280:	0452      	lsls	r2, r2, #17
 8011282:	430a      	orrs	r2, r1
 8011284:	491f      	ldr	r1, [pc, #124]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 8011286:	4313      	orrs	r3, r2
 8011288:	614b      	str	r3, [r1, #20]
 801128a:	e011      	b.n	80112b0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 801128c:	4b1d      	ldr	r3, [pc, #116]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 801128e:	695b      	ldr	r3, [r3, #20]
 8011290:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8011294:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8011298:	687a      	ldr	r2, [r7, #4]
 801129a:	6892      	ldr	r2, [r2, #8]
 801129c:	0211      	lsls	r1, r2, #8
 801129e:	687a      	ldr	r2, [r7, #4]
 80112a0:	6912      	ldr	r2, [r2, #16]
 80112a2:	0852      	lsrs	r2, r2, #1
 80112a4:	3a01      	subs	r2, #1
 80112a6:	0652      	lsls	r2, r2, #25
 80112a8:	430a      	orrs	r2, r1
 80112aa:	4916      	ldr	r1, [pc, #88]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 80112ac:	4313      	orrs	r3, r2
 80112ae:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80112b0:	4b14      	ldr	r3, [pc, #80]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 80112b2:	681b      	ldr	r3, [r3, #0]
 80112b4:	4a13      	ldr	r2, [pc, #76]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 80112b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80112ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80112bc:	f7fa f8ac 	bl	800b418 <HAL_GetTick>
 80112c0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80112c2:	e009      	b.n	80112d8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80112c4:	f7fa f8a8 	bl	800b418 <HAL_GetTick>
 80112c8:	4602      	mov	r2, r0
 80112ca:	68bb      	ldr	r3, [r7, #8]
 80112cc:	1ad3      	subs	r3, r2, r3
 80112ce:	2b02      	cmp	r3, #2
 80112d0:	d902      	bls.n	80112d8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80112d2:	2303      	movs	r3, #3
 80112d4:	73fb      	strb	r3, [r7, #15]
          break;
 80112d6:	e005      	b.n	80112e4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80112d8:	4b0a      	ldr	r3, [pc, #40]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d0ef      	beq.n	80112c4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80112e4:	7bfb      	ldrb	r3, [r7, #15]
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d106      	bne.n	80112f8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80112ea:	4b06      	ldr	r3, [pc, #24]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 80112ec:	695a      	ldr	r2, [r3, #20]
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	695b      	ldr	r3, [r3, #20]
 80112f2:	4904      	ldr	r1, [pc, #16]	@ (8011304 <RCCEx_PLLSAI2_Config+0x1b8>)
 80112f4:	4313      	orrs	r3, r2
 80112f6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80112f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80112fa:	4618      	mov	r0, r3
 80112fc:	3710      	adds	r7, #16
 80112fe:	46bd      	mov	sp, r7
 8011300:	bd80      	pop	{r7, pc}
 8011302:	bf00      	nop
 8011304:	40021000 	.word	0x40021000

08011308 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8011308:	b580      	push	{r7, lr}
 801130a:	b084      	sub	sp, #16
 801130c:	af00      	add	r7, sp, #0
 801130e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8011310:	2301      	movs	r3, #1
 8011312:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	2b00      	cmp	r3, #0
 8011318:	d079      	beq.n	801140e <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8011320:	b2db      	uxtb	r3, r3
 8011322:	2b00      	cmp	r3, #0
 8011324:	d106      	bne.n	8011334 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	2200      	movs	r2, #0
 801132a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 801132e:	6878      	ldr	r0, [r7, #4]
 8011330:	f7f6 fc0e 	bl	8007b50 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	2202      	movs	r2, #2
 8011338:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	68db      	ldr	r3, [r3, #12]
 8011342:	f003 0310 	and.w	r3, r3, #16
 8011346:	2b10      	cmp	r3, #16
 8011348:	d058      	beq.n	80113fc <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	22ca      	movs	r2, #202	@ 0xca
 8011350:	625a      	str	r2, [r3, #36]	@ 0x24
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	681b      	ldr	r3, [r3, #0]
 8011356:	2253      	movs	r2, #83	@ 0x53
 8011358:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 801135a:	6878      	ldr	r0, [r7, #4]
 801135c:	f000 fb82 	bl	8011a64 <RTC_EnterInitMode>
 8011360:	4603      	mov	r3, r0
 8011362:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8011364:	7bfb      	ldrb	r3, [r7, #15]
 8011366:	2b00      	cmp	r3, #0
 8011368:	d127      	bne.n	80113ba <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	681b      	ldr	r3, [r3, #0]
 801136e:	689b      	ldr	r3, [r3, #8]
 8011370:	687a      	ldr	r2, [r7, #4]
 8011372:	6812      	ldr	r2, [r2, #0]
 8011374:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8011378:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801137c:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	681b      	ldr	r3, [r3, #0]
 8011382:	6899      	ldr	r1, [r3, #8]
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	685a      	ldr	r2, [r3, #4]
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	691b      	ldr	r3, [r3, #16]
 801138c:	431a      	orrs	r2, r3
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	699b      	ldr	r3, [r3, #24]
 8011392:	431a      	orrs	r2, r3
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	430a      	orrs	r2, r1
 801139a:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	681b      	ldr	r3, [r3, #0]
 80113a0:	687a      	ldr	r2, [r7, #4]
 80113a2:	68d2      	ldr	r2, [r2, #12]
 80113a4:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	681b      	ldr	r3, [r3, #0]
 80113aa:	6919      	ldr	r1, [r3, #16]
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	689b      	ldr	r3, [r3, #8]
 80113b0:	041a      	lsls	r2, r3, #16
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	430a      	orrs	r2, r1
 80113b8:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80113ba:	6878      	ldr	r0, [r7, #4]
 80113bc:	f000 fb86 	bl	8011acc <RTC_ExitInitMode>
 80113c0:	4603      	mov	r3, r0
 80113c2:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80113c4:	7bfb      	ldrb	r3, [r7, #15]
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d113      	bne.n	80113f2 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	681b      	ldr	r3, [r3, #0]
 80113ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	681b      	ldr	r3, [r3, #0]
 80113d4:	f022 0203 	bic.w	r2, r2, #3
 80113d8:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	681b      	ldr	r3, [r3, #0]
 80113de:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	69da      	ldr	r2, [r3, #28]
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	695b      	ldr	r3, [r3, #20]
 80113e8:	431a      	orrs	r2, r3
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	681b      	ldr	r3, [r3, #0]
 80113ee:	430a      	orrs	r2, r1
 80113f0:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	22ff      	movs	r2, #255	@ 0xff
 80113f8:	625a      	str	r2, [r3, #36]	@ 0x24
 80113fa:	e001      	b.n	8011400 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80113fc:	2300      	movs	r3, #0
 80113fe:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8011400:	7bfb      	ldrb	r3, [r7, #15]
 8011402:	2b00      	cmp	r3, #0
 8011404:	d103      	bne.n	801140e <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	2201      	movs	r2, #1
 801140a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 801140e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011410:	4618      	mov	r0, r3
 8011412:	3710      	adds	r7, #16
 8011414:	46bd      	mov	sp, r7
 8011416:	bd80      	pop	{r7, pc}

08011418 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8011418:	b590      	push	{r4, r7, lr}
 801141a:	b087      	sub	sp, #28
 801141c:	af00      	add	r7, sp, #0
 801141e:	60f8      	str	r0, [r7, #12]
 8011420:	60b9      	str	r1, [r7, #8]
 8011422:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8011424:	68fb      	ldr	r3, [r7, #12]
 8011426:	f893 3020 	ldrb.w	r3, [r3, #32]
 801142a:	2b01      	cmp	r3, #1
 801142c:	d101      	bne.n	8011432 <HAL_RTC_SetTime+0x1a>
 801142e:	2302      	movs	r3, #2
 8011430:	e08b      	b.n	801154a <HAL_RTC_SetTime+0x132>
 8011432:	68fb      	ldr	r3, [r7, #12]
 8011434:	2201      	movs	r2, #1
 8011436:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	2202      	movs	r2, #2
 801143e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8011442:	68fb      	ldr	r3, [r7, #12]
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	22ca      	movs	r2, #202	@ 0xca
 8011448:	625a      	str	r2, [r3, #36]	@ 0x24
 801144a:	68fb      	ldr	r3, [r7, #12]
 801144c:	681b      	ldr	r3, [r3, #0]
 801144e:	2253      	movs	r2, #83	@ 0x53
 8011450:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8011452:	68f8      	ldr	r0, [r7, #12]
 8011454:	f000 fb06 	bl	8011a64 <RTC_EnterInitMode>
 8011458:	4603      	mov	r3, r0
 801145a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 801145c:	7cfb      	ldrb	r3, [r7, #19]
 801145e:	2b00      	cmp	r3, #0
 8011460:	d163      	bne.n	801152a <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	2b00      	cmp	r3, #0
 8011466:	d126      	bne.n	80114b6 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	689b      	ldr	r3, [r3, #8]
 801146e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011472:	2b00      	cmp	r3, #0
 8011474:	d102      	bne.n	801147c <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8011476:	68bb      	ldr	r3, [r7, #8]
 8011478:	2200      	movs	r2, #0
 801147a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 801147c:	68bb      	ldr	r3, [r7, #8]
 801147e:	781b      	ldrb	r3, [r3, #0]
 8011480:	4618      	mov	r0, r3
 8011482:	f000 fb61 	bl	8011b48 <RTC_ByteToBcd2>
 8011486:	4603      	mov	r3, r0
 8011488:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 801148a:	68bb      	ldr	r3, [r7, #8]
 801148c:	785b      	ldrb	r3, [r3, #1]
 801148e:	4618      	mov	r0, r3
 8011490:	f000 fb5a 	bl	8011b48 <RTC_ByteToBcd2>
 8011494:	4603      	mov	r3, r0
 8011496:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8011498:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 801149a:	68bb      	ldr	r3, [r7, #8]
 801149c:	789b      	ldrb	r3, [r3, #2]
 801149e:	4618      	mov	r0, r3
 80114a0:	f000 fb52 	bl	8011b48 <RTC_ByteToBcd2>
 80114a4:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80114a6:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80114aa:	68bb      	ldr	r3, [r7, #8]
 80114ac:	78db      	ldrb	r3, [r3, #3]
 80114ae:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80114b0:	4313      	orrs	r3, r2
 80114b2:	617b      	str	r3, [r7, #20]
 80114b4:	e018      	b.n	80114e8 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	689b      	ldr	r3, [r3, #8]
 80114bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d102      	bne.n	80114ca <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80114c4:	68bb      	ldr	r3, [r7, #8]
 80114c6:	2200      	movs	r2, #0
 80114c8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80114ca:	68bb      	ldr	r3, [r7, #8]
 80114cc:	781b      	ldrb	r3, [r3, #0]
 80114ce:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80114d0:	68bb      	ldr	r3, [r7, #8]
 80114d2:	785b      	ldrb	r3, [r3, #1]
 80114d4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80114d6:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80114d8:	68ba      	ldr	r2, [r7, #8]
 80114da:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80114dc:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80114de:	68bb      	ldr	r3, [r7, #8]
 80114e0:	78db      	ldrb	r3, [r3, #3]
 80114e2:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80114e4:	4313      	orrs	r3, r2
 80114e6:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80114e8:	68fb      	ldr	r3, [r7, #12]
 80114ea:	681a      	ldr	r2, [r3, #0]
 80114ec:	697b      	ldr	r3, [r7, #20]
 80114ee:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80114f2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80114f6:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80114f8:	68fb      	ldr	r3, [r7, #12]
 80114fa:	681b      	ldr	r3, [r3, #0]
 80114fc:	689a      	ldr	r2, [r3, #8]
 80114fe:	68fb      	ldr	r3, [r7, #12]
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8011506:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8011508:	68fb      	ldr	r3, [r7, #12]
 801150a:	681b      	ldr	r3, [r3, #0]
 801150c:	6899      	ldr	r1, [r3, #8]
 801150e:	68bb      	ldr	r3, [r7, #8]
 8011510:	68da      	ldr	r2, [r3, #12]
 8011512:	68bb      	ldr	r3, [r7, #8]
 8011514:	691b      	ldr	r3, [r3, #16]
 8011516:	431a      	orrs	r2, r3
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	681b      	ldr	r3, [r3, #0]
 801151c:	430a      	orrs	r2, r1
 801151e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8011520:	68f8      	ldr	r0, [r7, #12]
 8011522:	f000 fad3 	bl	8011acc <RTC_ExitInitMode>
 8011526:	4603      	mov	r3, r0
 8011528:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801152a:	68fb      	ldr	r3, [r7, #12]
 801152c:	681b      	ldr	r3, [r3, #0]
 801152e:	22ff      	movs	r2, #255	@ 0xff
 8011530:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8011532:	7cfb      	ldrb	r3, [r7, #19]
 8011534:	2b00      	cmp	r3, #0
 8011536:	d103      	bne.n	8011540 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8011538:	68fb      	ldr	r3, [r7, #12]
 801153a:	2201      	movs	r2, #1
 801153c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8011540:	68fb      	ldr	r3, [r7, #12]
 8011542:	2200      	movs	r2, #0
 8011544:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8011548:	7cfb      	ldrb	r3, [r7, #19]
}
 801154a:	4618      	mov	r0, r3
 801154c:	371c      	adds	r7, #28
 801154e:	46bd      	mov	sp, r7
 8011550:	bd90      	pop	{r4, r7, pc}

08011552 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8011552:	b580      	push	{r7, lr}
 8011554:	b086      	sub	sp, #24
 8011556:	af00      	add	r7, sp, #0
 8011558:	60f8      	str	r0, [r7, #12]
 801155a:	60b9      	str	r1, [r7, #8]
 801155c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	681b      	ldr	r3, [r3, #0]
 8011562:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011564:	68bb      	ldr	r3, [r7, #8]
 8011566:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8011568:	68fb      	ldr	r3, [r7, #12]
 801156a:	681b      	ldr	r3, [r3, #0]
 801156c:	691b      	ldr	r3, [r3, #16]
 801156e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8011572:	68bb      	ldr	r3, [r7, #8]
 8011574:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8011576:	68fb      	ldr	r3, [r7, #12]
 8011578:	681b      	ldr	r3, [r3, #0]
 801157a:	681b      	ldr	r3, [r3, #0]
 801157c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8011580:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8011584:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8011586:	697b      	ldr	r3, [r7, #20]
 8011588:	0c1b      	lsrs	r3, r3, #16
 801158a:	b2db      	uxtb	r3, r3
 801158c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011590:	b2da      	uxtb	r2, r3
 8011592:	68bb      	ldr	r3, [r7, #8]
 8011594:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8011596:	697b      	ldr	r3, [r7, #20]
 8011598:	0a1b      	lsrs	r3, r3, #8
 801159a:	b2db      	uxtb	r3, r3
 801159c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80115a0:	b2da      	uxtb	r2, r3
 80115a2:	68bb      	ldr	r3, [r7, #8]
 80115a4:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80115a6:	697b      	ldr	r3, [r7, #20]
 80115a8:	b2db      	uxtb	r3, r3
 80115aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80115ae:	b2da      	uxtb	r2, r3
 80115b0:	68bb      	ldr	r3, [r7, #8]
 80115b2:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80115b4:	697b      	ldr	r3, [r7, #20]
 80115b6:	0d9b      	lsrs	r3, r3, #22
 80115b8:	b2db      	uxtb	r3, r3
 80115ba:	f003 0301 	and.w	r3, r3, #1
 80115be:	b2da      	uxtb	r2, r3
 80115c0:	68bb      	ldr	r3, [r7, #8]
 80115c2:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	2b00      	cmp	r3, #0
 80115c8:	d11a      	bne.n	8011600 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80115ca:	68bb      	ldr	r3, [r7, #8]
 80115cc:	781b      	ldrb	r3, [r3, #0]
 80115ce:	4618      	mov	r0, r3
 80115d0:	f000 fada 	bl	8011b88 <RTC_Bcd2ToByte>
 80115d4:	4603      	mov	r3, r0
 80115d6:	461a      	mov	r2, r3
 80115d8:	68bb      	ldr	r3, [r7, #8]
 80115da:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80115dc:	68bb      	ldr	r3, [r7, #8]
 80115de:	785b      	ldrb	r3, [r3, #1]
 80115e0:	4618      	mov	r0, r3
 80115e2:	f000 fad1 	bl	8011b88 <RTC_Bcd2ToByte>
 80115e6:	4603      	mov	r3, r0
 80115e8:	461a      	mov	r2, r3
 80115ea:	68bb      	ldr	r3, [r7, #8]
 80115ec:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80115ee:	68bb      	ldr	r3, [r7, #8]
 80115f0:	789b      	ldrb	r3, [r3, #2]
 80115f2:	4618      	mov	r0, r3
 80115f4:	f000 fac8 	bl	8011b88 <RTC_Bcd2ToByte>
 80115f8:	4603      	mov	r3, r0
 80115fa:	461a      	mov	r2, r3
 80115fc:	68bb      	ldr	r3, [r7, #8]
 80115fe:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8011600:	2300      	movs	r3, #0
}
 8011602:	4618      	mov	r0, r3
 8011604:	3718      	adds	r7, #24
 8011606:	46bd      	mov	sp, r7
 8011608:	bd80      	pop	{r7, pc}

0801160a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 801160a:	b590      	push	{r4, r7, lr}
 801160c:	b087      	sub	sp, #28
 801160e:	af00      	add	r7, sp, #0
 8011610:	60f8      	str	r0, [r7, #12]
 8011612:	60b9      	str	r1, [r7, #8]
 8011614:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	f893 3020 	ldrb.w	r3, [r3, #32]
 801161c:	2b01      	cmp	r3, #1
 801161e:	d101      	bne.n	8011624 <HAL_RTC_SetDate+0x1a>
 8011620:	2302      	movs	r3, #2
 8011622:	e075      	b.n	8011710 <HAL_RTC_SetDate+0x106>
 8011624:	68fb      	ldr	r3, [r7, #12]
 8011626:	2201      	movs	r2, #1
 8011628:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 801162c:	68fb      	ldr	r3, [r7, #12]
 801162e:	2202      	movs	r2, #2
 8011630:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	2b00      	cmp	r3, #0
 8011638:	d10e      	bne.n	8011658 <HAL_RTC_SetDate+0x4e>
 801163a:	68bb      	ldr	r3, [r7, #8]
 801163c:	785b      	ldrb	r3, [r3, #1]
 801163e:	f003 0310 	and.w	r3, r3, #16
 8011642:	2b00      	cmp	r3, #0
 8011644:	d008      	beq.n	8011658 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8011646:	68bb      	ldr	r3, [r7, #8]
 8011648:	785b      	ldrb	r3, [r3, #1]
 801164a:	f023 0310 	bic.w	r3, r3, #16
 801164e:	b2db      	uxtb	r3, r3
 8011650:	330a      	adds	r3, #10
 8011652:	b2da      	uxtb	r2, r3
 8011654:	68bb      	ldr	r3, [r7, #8]
 8011656:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	2b00      	cmp	r3, #0
 801165c:	d11c      	bne.n	8011698 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 801165e:	68bb      	ldr	r3, [r7, #8]
 8011660:	78db      	ldrb	r3, [r3, #3]
 8011662:	4618      	mov	r0, r3
 8011664:	f000 fa70 	bl	8011b48 <RTC_ByteToBcd2>
 8011668:	4603      	mov	r3, r0
 801166a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 801166c:	68bb      	ldr	r3, [r7, #8]
 801166e:	785b      	ldrb	r3, [r3, #1]
 8011670:	4618      	mov	r0, r3
 8011672:	f000 fa69 	bl	8011b48 <RTC_ByteToBcd2>
 8011676:	4603      	mov	r3, r0
 8011678:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 801167a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 801167c:	68bb      	ldr	r3, [r7, #8]
 801167e:	789b      	ldrb	r3, [r3, #2]
 8011680:	4618      	mov	r0, r3
 8011682:	f000 fa61 	bl	8011b48 <RTC_ByteToBcd2>
 8011686:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8011688:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 801168c:	68bb      	ldr	r3, [r7, #8]
 801168e:	781b      	ldrb	r3, [r3, #0]
 8011690:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8011692:	4313      	orrs	r3, r2
 8011694:	617b      	str	r3, [r7, #20]
 8011696:	e00e      	b.n	80116b6 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8011698:	68bb      	ldr	r3, [r7, #8]
 801169a:	78db      	ldrb	r3, [r3, #3]
 801169c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 801169e:	68bb      	ldr	r3, [r7, #8]
 80116a0:	785b      	ldrb	r3, [r3, #1]
 80116a2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80116a4:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80116a6:	68ba      	ldr	r2, [r7, #8]
 80116a8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80116aa:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80116ac:	68bb      	ldr	r3, [r7, #8]
 80116ae:	781b      	ldrb	r3, [r3, #0]
 80116b0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80116b2:	4313      	orrs	r3, r2
 80116b4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80116b6:	68fb      	ldr	r3, [r7, #12]
 80116b8:	681b      	ldr	r3, [r3, #0]
 80116ba:	22ca      	movs	r2, #202	@ 0xca
 80116bc:	625a      	str	r2, [r3, #36]	@ 0x24
 80116be:	68fb      	ldr	r3, [r7, #12]
 80116c0:	681b      	ldr	r3, [r3, #0]
 80116c2:	2253      	movs	r2, #83	@ 0x53
 80116c4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80116c6:	68f8      	ldr	r0, [r7, #12]
 80116c8:	f000 f9cc 	bl	8011a64 <RTC_EnterInitMode>
 80116cc:	4603      	mov	r3, r0
 80116ce:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80116d0:	7cfb      	ldrb	r3, [r7, #19]
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d10c      	bne.n	80116f0 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80116d6:	68fb      	ldr	r3, [r7, #12]
 80116d8:	681a      	ldr	r2, [r3, #0]
 80116da:	697b      	ldr	r3, [r7, #20]
 80116dc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80116e0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80116e4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80116e6:	68f8      	ldr	r0, [r7, #12]
 80116e8:	f000 f9f0 	bl	8011acc <RTC_ExitInitMode>
 80116ec:	4603      	mov	r3, r0
 80116ee:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80116f0:	68fb      	ldr	r3, [r7, #12]
 80116f2:	681b      	ldr	r3, [r3, #0]
 80116f4:	22ff      	movs	r2, #255	@ 0xff
 80116f6:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80116f8:	7cfb      	ldrb	r3, [r7, #19]
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d103      	bne.n	8011706 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 80116fe:	68fb      	ldr	r3, [r7, #12]
 8011700:	2201      	movs	r2, #1
 8011702:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	2200      	movs	r2, #0
 801170a:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 801170e:	7cfb      	ldrb	r3, [r7, #19]
}
 8011710:	4618      	mov	r0, r3
 8011712:	371c      	adds	r7, #28
 8011714:	46bd      	mov	sp, r7
 8011716:	bd90      	pop	{r4, r7, pc}

08011718 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8011718:	b590      	push	{r4, r7, lr}
 801171a:	b089      	sub	sp, #36	@ 0x24
 801171c:	af00      	add	r7, sp, #0
 801171e:	60f8      	str	r0, [r7, #12]
 8011720:	60b9      	str	r1, [r7, #8]
 8011722:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8011724:	68fb      	ldr	r3, [r7, #12]
 8011726:	f893 3020 	ldrb.w	r3, [r3, #32]
 801172a:	2b01      	cmp	r3, #1
 801172c:	d101      	bne.n	8011732 <HAL_RTC_SetAlarm_IT+0x1a>
 801172e:	2302      	movs	r3, #2
 8011730:	e127      	b.n	8011982 <HAL_RTC_SetAlarm_IT+0x26a>
 8011732:	68fb      	ldr	r3, [r7, #12]
 8011734:	2201      	movs	r2, #1
 8011736:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	2202      	movs	r2, #2
 801173e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	2b00      	cmp	r3, #0
 8011746:	d137      	bne.n	80117b8 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	689b      	ldr	r3, [r3, #8]
 801174e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011752:	2b00      	cmp	r3, #0
 8011754:	d102      	bne.n	801175c <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8011756:	68bb      	ldr	r3, [r7, #8]
 8011758:	2200      	movs	r2, #0
 801175a:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 801175c:	68bb      	ldr	r3, [r7, #8]
 801175e:	781b      	ldrb	r3, [r3, #0]
 8011760:	4618      	mov	r0, r3
 8011762:	f000 f9f1 	bl	8011b48 <RTC_ByteToBcd2>
 8011766:	4603      	mov	r3, r0
 8011768:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 801176a:	68bb      	ldr	r3, [r7, #8]
 801176c:	785b      	ldrb	r3, [r3, #1]
 801176e:	4618      	mov	r0, r3
 8011770:	f000 f9ea 	bl	8011b48 <RTC_ByteToBcd2>
 8011774:	4603      	mov	r3, r0
 8011776:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8011778:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 801177a:	68bb      	ldr	r3, [r7, #8]
 801177c:	789b      	ldrb	r3, [r3, #2]
 801177e:	4618      	mov	r0, r3
 8011780:	f000 f9e2 	bl	8011b48 <RTC_ByteToBcd2>
 8011784:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8011786:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 801178a:	68bb      	ldr	r3, [r7, #8]
 801178c:	78db      	ldrb	r3, [r3, #3]
 801178e:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8011790:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8011794:	68bb      	ldr	r3, [r7, #8]
 8011796:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801179a:	4618      	mov	r0, r3
 801179c:	f000 f9d4 	bl	8011b48 <RTC_ByteToBcd2>
 80117a0:	4603      	mov	r3, r0
 80117a2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80117a4:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80117a8:	68bb      	ldr	r3, [r7, #8]
 80117aa:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80117ac:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80117ae:	68bb      	ldr	r3, [r7, #8]
 80117b0:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80117b2:	4313      	orrs	r3, r2
 80117b4:	61fb      	str	r3, [r7, #28]
 80117b6:	e023      	b.n	8011800 <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80117b8:	68fb      	ldr	r3, [r7, #12]
 80117ba:	681b      	ldr	r3, [r3, #0]
 80117bc:	689b      	ldr	r3, [r3, #8]
 80117be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	d102      	bne.n	80117cc <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80117c6:	68bb      	ldr	r3, [r7, #8]
 80117c8:	2200      	movs	r2, #0
 80117ca:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80117cc:	68bb      	ldr	r3, [r7, #8]
 80117ce:	781b      	ldrb	r3, [r3, #0]
 80117d0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80117d2:	68bb      	ldr	r3, [r7, #8]
 80117d4:	785b      	ldrb	r3, [r3, #1]
 80117d6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80117d8:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80117da:	68ba      	ldr	r2, [r7, #8]
 80117dc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80117de:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80117e0:	68bb      	ldr	r3, [r7, #8]
 80117e2:	78db      	ldrb	r3, [r3, #3]
 80117e4:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80117e6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80117e8:	68bb      	ldr	r3, [r7, #8]
 80117ea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80117ee:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80117f0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80117f2:	68bb      	ldr	r3, [r7, #8]
 80117f4:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80117f6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80117f8:	68bb      	ldr	r3, [r7, #8]
 80117fa:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80117fc:	4313      	orrs	r3, r2
 80117fe:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8011800:	68bb      	ldr	r3, [r7, #8]
 8011802:	685a      	ldr	r2, [r3, #4]
 8011804:	68bb      	ldr	r3, [r7, #8]
 8011806:	69db      	ldr	r3, [r3, #28]
 8011808:	4313      	orrs	r3, r2
 801180a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801180c:	68fb      	ldr	r3, [r7, #12]
 801180e:	681b      	ldr	r3, [r3, #0]
 8011810:	22ca      	movs	r2, #202	@ 0xca
 8011812:	625a      	str	r2, [r3, #36]	@ 0x24
 8011814:	68fb      	ldr	r3, [r7, #12]
 8011816:	681b      	ldr	r3, [r3, #0]
 8011818:	2253      	movs	r2, #83	@ 0x53
 801181a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 801181c:	68bb      	ldr	r3, [r7, #8]
 801181e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011820:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011824:	d14a      	bne.n	80118bc <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8011826:	68fb      	ldr	r3, [r7, #12]
 8011828:	681b      	ldr	r3, [r3, #0]
 801182a:	689a      	ldr	r2, [r3, #8]
 801182c:	68fb      	ldr	r3, [r7, #12]
 801182e:	681b      	ldr	r3, [r3, #0]
 8011830:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8011834:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8011836:	68fb      	ldr	r3, [r7, #12]
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	68db      	ldr	r3, [r3, #12]
 801183c:	b2da      	uxtb	r2, r3
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8011846:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 8011848:	f7f9 fde6 	bl	800b418 <HAL_GetTick>
 801184c:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 801184e:	e015      	b.n	801187c <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8011850:	f7f9 fde2 	bl	800b418 <HAL_GetTick>
 8011854:	4602      	mov	r2, r0
 8011856:	693b      	ldr	r3, [r7, #16]
 8011858:	1ad3      	subs	r3, r2, r3
 801185a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801185e:	d90d      	bls.n	801187c <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8011860:	68fb      	ldr	r3, [r7, #12]
 8011862:	681b      	ldr	r3, [r3, #0]
 8011864:	22ff      	movs	r2, #255	@ 0xff
 8011866:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8011868:	68fb      	ldr	r3, [r7, #12]
 801186a:	2203      	movs	r2, #3
 801186c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8011870:	68fb      	ldr	r3, [r7, #12]
 8011872:	2200      	movs	r2, #0
 8011874:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8011878:	2303      	movs	r3, #3
 801187a:	e082      	b.n	8011982 <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 801187c:	68fb      	ldr	r3, [r7, #12]
 801187e:	681b      	ldr	r3, [r3, #0]
 8011880:	68db      	ldr	r3, [r3, #12]
 8011882:	f003 0301 	and.w	r3, r3, #1
 8011886:	2b00      	cmp	r3, #0
 8011888:	d0e2      	beq.n	8011850 <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	69fa      	ldr	r2, [r7, #28]
 8011890:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	681b      	ldr	r3, [r3, #0]
 8011896:	69ba      	ldr	r2, [r7, #24]
 8011898:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 801189a:	68fb      	ldr	r3, [r7, #12]
 801189c:	681b      	ldr	r3, [r3, #0]
 801189e:	689a      	ldr	r2, [r3, #8]
 80118a0:	68fb      	ldr	r3, [r7, #12]
 80118a2:	681b      	ldr	r3, [r3, #0]
 80118a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80118a8:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	689a      	ldr	r2, [r3, #8]
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	681b      	ldr	r3, [r3, #0]
 80118b4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80118b8:	609a      	str	r2, [r3, #8]
 80118ba:	e049      	b.n	8011950 <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80118bc:	68fb      	ldr	r3, [r7, #12]
 80118be:	681b      	ldr	r3, [r3, #0]
 80118c0:	689a      	ldr	r2, [r3, #8]
 80118c2:	68fb      	ldr	r3, [r7, #12]
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80118ca:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	68db      	ldr	r3, [r3, #12]
 80118d2:	b2da      	uxtb	r2, r3
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80118dc:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 80118de:	f7f9 fd9b 	bl	800b418 <HAL_GetTick>
 80118e2:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80118e4:	e015      	b.n	8011912 <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80118e6:	f7f9 fd97 	bl	800b418 <HAL_GetTick>
 80118ea:	4602      	mov	r2, r0
 80118ec:	697b      	ldr	r3, [r7, #20]
 80118ee:	1ad3      	subs	r3, r2, r3
 80118f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80118f4:	d90d      	bls.n	8011912 <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80118f6:	68fb      	ldr	r3, [r7, #12]
 80118f8:	681b      	ldr	r3, [r3, #0]
 80118fa:	22ff      	movs	r2, #255	@ 0xff
 80118fc:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80118fe:	68fb      	ldr	r3, [r7, #12]
 8011900:	2203      	movs	r2, #3
 8011902:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8011906:	68fb      	ldr	r3, [r7, #12]
 8011908:	2200      	movs	r2, #0
 801190a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 801190e:	2303      	movs	r3, #3
 8011910:	e037      	b.n	8011982 <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8011912:	68fb      	ldr	r3, [r7, #12]
 8011914:	681b      	ldr	r3, [r3, #0]
 8011916:	68db      	ldr	r3, [r3, #12]
 8011918:	f003 0302 	and.w	r3, r3, #2
 801191c:	2b00      	cmp	r3, #0
 801191e:	d0e2      	beq.n	80118e6 <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8011920:	68fb      	ldr	r3, [r7, #12]
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	69fa      	ldr	r2, [r7, #28]
 8011926:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8011928:	68fb      	ldr	r3, [r7, #12]
 801192a:	681b      	ldr	r3, [r3, #0]
 801192c:	69ba      	ldr	r2, [r7, #24]
 801192e:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8011930:	68fb      	ldr	r3, [r7, #12]
 8011932:	681b      	ldr	r3, [r3, #0]
 8011934:	689a      	ldr	r2, [r3, #8]
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	681b      	ldr	r3, [r3, #0]
 801193a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801193e:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	681b      	ldr	r3, [r3, #0]
 8011944:	689a      	ldr	r2, [r3, #8]
 8011946:	68fb      	ldr	r3, [r7, #12]
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 801194e:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8011950:	4b0e      	ldr	r3, [pc, #56]	@ (801198c <HAL_RTC_SetAlarm_IT+0x274>)
 8011952:	681b      	ldr	r3, [r3, #0]
 8011954:	4a0d      	ldr	r2, [pc, #52]	@ (801198c <HAL_RTC_SetAlarm_IT+0x274>)
 8011956:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 801195a:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 801195c:	4b0b      	ldr	r3, [pc, #44]	@ (801198c <HAL_RTC_SetAlarm_IT+0x274>)
 801195e:	689b      	ldr	r3, [r3, #8]
 8011960:	4a0a      	ldr	r2, [pc, #40]	@ (801198c <HAL_RTC_SetAlarm_IT+0x274>)
 8011962:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8011966:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8011968:	68fb      	ldr	r3, [r7, #12]
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	22ff      	movs	r2, #255	@ 0xff
 801196e:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8011970:	68fb      	ldr	r3, [r7, #12]
 8011972:	2201      	movs	r2, #1
 8011974:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8011978:	68fb      	ldr	r3, [r7, #12]
 801197a:	2200      	movs	r2, #0
 801197c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8011980:	2300      	movs	r3, #0
}
 8011982:	4618      	mov	r0, r3
 8011984:	3724      	adds	r7, #36	@ 0x24
 8011986:	46bd      	mov	sp, r7
 8011988:	bd90      	pop	{r4, r7, pc}
 801198a:	bf00      	nop
 801198c:	40010400 	.word	0x40010400

08011990 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8011990:	b580      	push	{r7, lr}
 8011992:	b082      	sub	sp, #8
 8011994:	af00      	add	r7, sp, #0
 8011996:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8011998:	4b1f      	ldr	r3, [pc, #124]	@ (8011a18 <HAL_RTC_AlarmIRQHandler+0x88>)
 801199a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 801199e:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	681b      	ldr	r3, [r3, #0]
 80119a4:	689b      	ldr	r3, [r3, #8]
 80119a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	d012      	beq.n	80119d4 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	681b      	ldr	r3, [r3, #0]
 80119b2:	68db      	ldr	r3, [r3, #12]
 80119b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d00b      	beq.n	80119d4 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	681b      	ldr	r3, [r3, #0]
 80119c0:	68db      	ldr	r3, [r3, #12]
 80119c2:	b2da      	uxtb	r2, r3
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	681b      	ldr	r3, [r3, #0]
 80119c8:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 80119cc:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80119ce:	6878      	ldr	r0, [r7, #4]
 80119d0:	f7f1 f8f6 	bl	8002bc0 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	681b      	ldr	r3, [r3, #0]
 80119d8:	689b      	ldr	r3, [r3, #8]
 80119da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d012      	beq.n	8011a08 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	681b      	ldr	r3, [r3, #0]
 80119e6:	68db      	ldr	r3, [r3, #12]
 80119e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d00b      	beq.n	8011a08 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	681b      	ldr	r3, [r3, #0]
 80119f4:	68db      	ldr	r3, [r3, #12]
 80119f6:	b2da      	uxtb	r2, r3
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	681b      	ldr	r3, [r3, #0]
 80119fc:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8011a00:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8011a02:	6878      	ldr	r0, [r7, #4]
 8011a04:	f000 f8da 	bl	8011bbc <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	2201      	movs	r2, #1
 8011a0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8011a10:	bf00      	nop
 8011a12:	3708      	adds	r7, #8
 8011a14:	46bd      	mov	sp, r7
 8011a16:	bd80      	pop	{r7, pc}
 8011a18:	40010400 	.word	0x40010400

08011a1c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8011a1c:	b580      	push	{r7, lr}
 8011a1e:	b084      	sub	sp, #16
 8011a20:	af00      	add	r7, sp, #0
 8011a22:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	681b      	ldr	r3, [r3, #0]
 8011a28:	4a0d      	ldr	r2, [pc, #52]	@ (8011a60 <HAL_RTC_WaitForSynchro+0x44>)
 8011a2a:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8011a2c:	f7f9 fcf4 	bl	800b418 <HAL_GetTick>
 8011a30:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8011a32:	e009      	b.n	8011a48 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8011a34:	f7f9 fcf0 	bl	800b418 <HAL_GetTick>
 8011a38:	4602      	mov	r2, r0
 8011a3a:	68fb      	ldr	r3, [r7, #12]
 8011a3c:	1ad3      	subs	r3, r2, r3
 8011a3e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011a42:	d901      	bls.n	8011a48 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8011a44:	2303      	movs	r3, #3
 8011a46:	e007      	b.n	8011a58 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	681b      	ldr	r3, [r3, #0]
 8011a4c:	68db      	ldr	r3, [r3, #12]
 8011a4e:	f003 0320 	and.w	r3, r3, #32
 8011a52:	2b00      	cmp	r3, #0
 8011a54:	d0ee      	beq.n	8011a34 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8011a56:	2300      	movs	r3, #0
}
 8011a58:	4618      	mov	r0, r3
 8011a5a:	3710      	adds	r7, #16
 8011a5c:	46bd      	mov	sp, r7
 8011a5e:	bd80      	pop	{r7, pc}
 8011a60:	0003ff5f 	.word	0x0003ff5f

08011a64 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8011a64:	b580      	push	{r7, lr}
 8011a66:	b084      	sub	sp, #16
 8011a68:	af00      	add	r7, sp, #0
 8011a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011a6c:	2300      	movs	r3, #0
 8011a6e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	681b      	ldr	r3, [r3, #0]
 8011a74:	68db      	ldr	r3, [r3, #12]
 8011a76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	d120      	bne.n	8011ac0 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	f04f 32ff 	mov.w	r2, #4294967295
 8011a86:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8011a88:	f7f9 fcc6 	bl	800b418 <HAL_GetTick>
 8011a8c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8011a8e:	e00d      	b.n	8011aac <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8011a90:	f7f9 fcc2 	bl	800b418 <HAL_GetTick>
 8011a94:	4602      	mov	r2, r0
 8011a96:	68bb      	ldr	r3, [r7, #8]
 8011a98:	1ad3      	subs	r3, r2, r3
 8011a9a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011a9e:	d905      	bls.n	8011aac <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8011aa0:	2303      	movs	r3, #3
 8011aa2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	2203      	movs	r2, #3
 8011aa8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	681b      	ldr	r3, [r3, #0]
 8011ab0:	68db      	ldr	r3, [r3, #12]
 8011ab2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011ab6:	2b00      	cmp	r3, #0
 8011ab8:	d102      	bne.n	8011ac0 <RTC_EnterInitMode+0x5c>
 8011aba:	7bfb      	ldrb	r3, [r7, #15]
 8011abc:	2b03      	cmp	r3, #3
 8011abe:	d1e7      	bne.n	8011a90 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8011ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8011ac2:	4618      	mov	r0, r3
 8011ac4:	3710      	adds	r7, #16
 8011ac6:	46bd      	mov	sp, r7
 8011ac8:	bd80      	pop	{r7, pc}
	...

08011acc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8011acc:	b580      	push	{r7, lr}
 8011ace:	b084      	sub	sp, #16
 8011ad0:	af00      	add	r7, sp, #0
 8011ad2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8011ad4:	2300      	movs	r3, #0
 8011ad6:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8011ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8011b44 <RTC_ExitInitMode+0x78>)
 8011ada:	68db      	ldr	r3, [r3, #12]
 8011adc:	4a19      	ldr	r2, [pc, #100]	@ (8011b44 <RTC_ExitInitMode+0x78>)
 8011ade:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011ae2:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8011ae4:	4b17      	ldr	r3, [pc, #92]	@ (8011b44 <RTC_ExitInitMode+0x78>)
 8011ae6:	689b      	ldr	r3, [r3, #8]
 8011ae8:	f003 0320 	and.w	r3, r3, #32
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d10c      	bne.n	8011b0a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8011af0:	6878      	ldr	r0, [r7, #4]
 8011af2:	f7ff ff93 	bl	8011a1c <HAL_RTC_WaitForSynchro>
 8011af6:	4603      	mov	r3, r0
 8011af8:	2b00      	cmp	r3, #0
 8011afa:	d01e      	beq.n	8011b3a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	2203      	movs	r2, #3
 8011b00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8011b04:	2303      	movs	r3, #3
 8011b06:	73fb      	strb	r3, [r7, #15]
 8011b08:	e017      	b.n	8011b3a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8011b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8011b44 <RTC_ExitInitMode+0x78>)
 8011b0c:	689b      	ldr	r3, [r3, #8]
 8011b0e:	4a0d      	ldr	r2, [pc, #52]	@ (8011b44 <RTC_ExitInitMode+0x78>)
 8011b10:	f023 0320 	bic.w	r3, r3, #32
 8011b14:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8011b16:	6878      	ldr	r0, [r7, #4]
 8011b18:	f7ff ff80 	bl	8011a1c <HAL_RTC_WaitForSynchro>
 8011b1c:	4603      	mov	r3, r0
 8011b1e:	2b00      	cmp	r3, #0
 8011b20:	d005      	beq.n	8011b2e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	2203      	movs	r2, #3
 8011b26:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8011b2a:	2303      	movs	r3, #3
 8011b2c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8011b2e:	4b05      	ldr	r3, [pc, #20]	@ (8011b44 <RTC_ExitInitMode+0x78>)
 8011b30:	689b      	ldr	r3, [r3, #8]
 8011b32:	4a04      	ldr	r2, [pc, #16]	@ (8011b44 <RTC_ExitInitMode+0x78>)
 8011b34:	f043 0320 	orr.w	r3, r3, #32
 8011b38:	6093      	str	r3, [r2, #8]
  }

  return status;
 8011b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b3c:	4618      	mov	r0, r3
 8011b3e:	3710      	adds	r7, #16
 8011b40:	46bd      	mov	sp, r7
 8011b42:	bd80      	pop	{r7, pc}
 8011b44:	40002800 	.word	0x40002800

08011b48 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8011b48:	b480      	push	{r7}
 8011b4a:	b085      	sub	sp, #20
 8011b4c:	af00      	add	r7, sp, #0
 8011b4e:	4603      	mov	r3, r0
 8011b50:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8011b52:	2300      	movs	r3, #0
 8011b54:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8011b56:	79fb      	ldrb	r3, [r7, #7]
 8011b58:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8011b5a:	e005      	b.n	8011b68 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8011b5c:	68fb      	ldr	r3, [r7, #12]
 8011b5e:	3301      	adds	r3, #1
 8011b60:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8011b62:	7afb      	ldrb	r3, [r7, #11]
 8011b64:	3b0a      	subs	r3, #10
 8011b66:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8011b68:	7afb      	ldrb	r3, [r7, #11]
 8011b6a:	2b09      	cmp	r3, #9
 8011b6c:	d8f6      	bhi.n	8011b5c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8011b6e:	68fb      	ldr	r3, [r7, #12]
 8011b70:	b2db      	uxtb	r3, r3
 8011b72:	011b      	lsls	r3, r3, #4
 8011b74:	b2da      	uxtb	r2, r3
 8011b76:	7afb      	ldrb	r3, [r7, #11]
 8011b78:	4313      	orrs	r3, r2
 8011b7a:	b2db      	uxtb	r3, r3
}
 8011b7c:	4618      	mov	r0, r3
 8011b7e:	3714      	adds	r7, #20
 8011b80:	46bd      	mov	sp, r7
 8011b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b86:	4770      	bx	lr

08011b88 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8011b88:	b480      	push	{r7}
 8011b8a:	b085      	sub	sp, #20
 8011b8c:	af00      	add	r7, sp, #0
 8011b8e:	4603      	mov	r3, r0
 8011b90:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8011b92:	79fb      	ldrb	r3, [r7, #7]
 8011b94:	091b      	lsrs	r3, r3, #4
 8011b96:	b2db      	uxtb	r3, r3
 8011b98:	461a      	mov	r2, r3
 8011b9a:	0092      	lsls	r2, r2, #2
 8011b9c:	4413      	add	r3, r2
 8011b9e:	005b      	lsls	r3, r3, #1
 8011ba0:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8011ba2:	79fb      	ldrb	r3, [r7, #7]
 8011ba4:	f003 030f 	and.w	r3, r3, #15
 8011ba8:	b2da      	uxtb	r2, r3
 8011baa:	7bfb      	ldrb	r3, [r7, #15]
 8011bac:	4413      	add	r3, r2
 8011bae:	b2db      	uxtb	r3, r3
}
 8011bb0:	4618      	mov	r0, r3
 8011bb2:	3714      	adds	r7, #20
 8011bb4:	46bd      	mov	sp, r7
 8011bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bba:	4770      	bx	lr

08011bbc <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8011bbc:	b480      	push	{r7}
 8011bbe:	b083      	sub	sp, #12
 8011bc0:	af00      	add	r7, sp, #0
 8011bc2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8011bc4:	bf00      	nop
 8011bc6:	370c      	adds	r7, #12
 8011bc8:	46bd      	mov	sp, r7
 8011bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bce:	4770      	bx	lr

08011bd0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8011bd0:	b580      	push	{r7, lr}
 8011bd2:	b084      	sub	sp, #16
 8011bd4:	af00      	add	r7, sp, #0
 8011bd6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d101      	bne.n	8011be2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8011bde:	2301      	movs	r3, #1
 8011be0:	e095      	b.n	8011d0e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	d108      	bne.n	8011bfc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	685b      	ldr	r3, [r3, #4]
 8011bee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8011bf2:	d009      	beq.n	8011c08 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	2200      	movs	r2, #0
 8011bf8:	61da      	str	r2, [r3, #28]
 8011bfa:	e005      	b.n	8011c08 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	2200      	movs	r2, #0
 8011c00:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	2200      	movs	r2, #0
 8011c06:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	2200      	movs	r2, #0
 8011c0c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8011c14:	b2db      	uxtb	r3, r3
 8011c16:	2b00      	cmp	r3, #0
 8011c18:	d106      	bne.n	8011c28 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	2200      	movs	r2, #0
 8011c1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8011c22:	6878      	ldr	r0, [r7, #4]
 8011c24:	f7f5 ffce 	bl	8007bc4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	2202      	movs	r2, #2
 8011c2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	681b      	ldr	r3, [r3, #0]
 8011c34:	681a      	ldr	r2, [r3, #0]
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	681b      	ldr	r3, [r3, #0]
 8011c3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8011c3e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	68db      	ldr	r3, [r3, #12]
 8011c44:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8011c48:	d902      	bls.n	8011c50 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8011c4a:	2300      	movs	r3, #0
 8011c4c:	60fb      	str	r3, [r7, #12]
 8011c4e:	e002      	b.n	8011c56 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8011c50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011c54:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	68db      	ldr	r3, [r3, #12]
 8011c5a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8011c5e:	d007      	beq.n	8011c70 <HAL_SPI_Init+0xa0>
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	68db      	ldr	r3, [r3, #12]
 8011c64:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8011c68:	d002      	beq.n	8011c70 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	2200      	movs	r2, #0
 8011c6e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	685b      	ldr	r3, [r3, #4]
 8011c74:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	689b      	ldr	r3, [r3, #8]
 8011c7c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8011c80:	431a      	orrs	r2, r3
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	691b      	ldr	r3, [r3, #16]
 8011c86:	f003 0302 	and.w	r3, r3, #2
 8011c8a:	431a      	orrs	r2, r3
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	695b      	ldr	r3, [r3, #20]
 8011c90:	f003 0301 	and.w	r3, r3, #1
 8011c94:	431a      	orrs	r2, r3
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	699b      	ldr	r3, [r3, #24]
 8011c9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8011c9e:	431a      	orrs	r2, r3
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	69db      	ldr	r3, [r3, #28]
 8011ca4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011ca8:	431a      	orrs	r2, r3
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	6a1b      	ldr	r3, [r3, #32]
 8011cae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011cb2:	ea42 0103 	orr.w	r1, r2, r3
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011cba:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	681b      	ldr	r3, [r3, #0]
 8011cc2:	430a      	orrs	r2, r1
 8011cc4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	699b      	ldr	r3, [r3, #24]
 8011cca:	0c1b      	lsrs	r3, r3, #16
 8011ccc:	f003 0204 	and.w	r2, r3, #4
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011cd4:	f003 0310 	and.w	r3, r3, #16
 8011cd8:	431a      	orrs	r2, r3
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011cde:	f003 0308 	and.w	r3, r3, #8
 8011ce2:	431a      	orrs	r2, r3
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	68db      	ldr	r3, [r3, #12]
 8011ce8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8011cec:	ea42 0103 	orr.w	r1, r2, r3
 8011cf0:	68fb      	ldr	r3, [r7, #12]
 8011cf2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	681b      	ldr	r3, [r3, #0]
 8011cfa:	430a      	orrs	r2, r1
 8011cfc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	2200      	movs	r2, #0
 8011d02:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	2201      	movs	r2, #1
 8011d08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8011d0c:	2300      	movs	r3, #0
}
 8011d0e:	4618      	mov	r0, r3
 8011d10:	3710      	adds	r7, #16
 8011d12:	46bd      	mov	sp, r7
 8011d14:	bd80      	pop	{r7, pc}

08011d16 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011d16:	b580      	push	{r7, lr}
 8011d18:	b088      	sub	sp, #32
 8011d1a:	af00      	add	r7, sp, #0
 8011d1c:	60f8      	str	r0, [r7, #12]
 8011d1e:	60b9      	str	r1, [r7, #8]
 8011d20:	603b      	str	r3, [r7, #0]
 8011d22:	4613      	mov	r3, r2
 8011d24:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011d26:	f7f9 fb77 	bl	800b418 <HAL_GetTick>
 8011d2a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8011d2c:	88fb      	ldrh	r3, [r7, #6]
 8011d2e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8011d30:	68fb      	ldr	r3, [r7, #12]
 8011d32:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8011d36:	b2db      	uxtb	r3, r3
 8011d38:	2b01      	cmp	r3, #1
 8011d3a:	d001      	beq.n	8011d40 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8011d3c:	2302      	movs	r3, #2
 8011d3e:	e15c      	b.n	8011ffa <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8011d40:	68bb      	ldr	r3, [r7, #8]
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d002      	beq.n	8011d4c <HAL_SPI_Transmit+0x36>
 8011d46:	88fb      	ldrh	r3, [r7, #6]
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	d101      	bne.n	8011d50 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8011d4c:	2301      	movs	r3, #1
 8011d4e:	e154      	b.n	8011ffa <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8011d50:	68fb      	ldr	r3, [r7, #12]
 8011d52:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8011d56:	2b01      	cmp	r3, #1
 8011d58:	d101      	bne.n	8011d5e <HAL_SPI_Transmit+0x48>
 8011d5a:	2302      	movs	r3, #2
 8011d5c:	e14d      	b.n	8011ffa <HAL_SPI_Transmit+0x2e4>
 8011d5e:	68fb      	ldr	r3, [r7, #12]
 8011d60:	2201      	movs	r2, #1
 8011d62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8011d66:	68fb      	ldr	r3, [r7, #12]
 8011d68:	2203      	movs	r2, #3
 8011d6a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011d6e:	68fb      	ldr	r3, [r7, #12]
 8011d70:	2200      	movs	r2, #0
 8011d72:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8011d74:	68fb      	ldr	r3, [r7, #12]
 8011d76:	68ba      	ldr	r2, [r7, #8]
 8011d78:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8011d7a:	68fb      	ldr	r3, [r7, #12]
 8011d7c:	88fa      	ldrh	r2, [r7, #6]
 8011d7e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8011d80:	68fb      	ldr	r3, [r7, #12]
 8011d82:	88fa      	ldrh	r2, [r7, #6]
 8011d84:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8011d86:	68fb      	ldr	r3, [r7, #12]
 8011d88:	2200      	movs	r2, #0
 8011d8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8011d8c:	68fb      	ldr	r3, [r7, #12]
 8011d8e:	2200      	movs	r2, #0
 8011d90:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8011d94:	68fb      	ldr	r3, [r7, #12]
 8011d96:	2200      	movs	r2, #0
 8011d98:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8011d9c:	68fb      	ldr	r3, [r7, #12]
 8011d9e:	2200      	movs	r2, #0
 8011da0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8011da2:	68fb      	ldr	r3, [r7, #12]
 8011da4:	2200      	movs	r2, #0
 8011da6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011da8:	68fb      	ldr	r3, [r7, #12]
 8011daa:	689b      	ldr	r3, [r3, #8]
 8011dac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8011db0:	d10f      	bne.n	8011dd2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8011db2:	68fb      	ldr	r3, [r7, #12]
 8011db4:	681b      	ldr	r3, [r3, #0]
 8011db6:	681a      	ldr	r2, [r3, #0]
 8011db8:	68fb      	ldr	r3, [r7, #12]
 8011dba:	681b      	ldr	r3, [r3, #0]
 8011dbc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8011dc0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8011dc2:	68fb      	ldr	r3, [r7, #12]
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	681a      	ldr	r2, [r3, #0]
 8011dc8:	68fb      	ldr	r3, [r7, #12]
 8011dca:	681b      	ldr	r3, [r3, #0]
 8011dcc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8011dd0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011dd2:	68fb      	ldr	r3, [r7, #12]
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011ddc:	2b40      	cmp	r3, #64	@ 0x40
 8011dde:	d007      	beq.n	8011df0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8011de0:	68fb      	ldr	r3, [r7, #12]
 8011de2:	681b      	ldr	r3, [r3, #0]
 8011de4:	681a      	ldr	r2, [r3, #0]
 8011de6:	68fb      	ldr	r3, [r7, #12]
 8011de8:	681b      	ldr	r3, [r3, #0]
 8011dea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011dee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011df0:	68fb      	ldr	r3, [r7, #12]
 8011df2:	68db      	ldr	r3, [r3, #12]
 8011df4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8011df8:	d952      	bls.n	8011ea0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011dfa:	68fb      	ldr	r3, [r7, #12]
 8011dfc:	685b      	ldr	r3, [r3, #4]
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	d002      	beq.n	8011e08 <HAL_SPI_Transmit+0xf2>
 8011e02:	8b7b      	ldrh	r3, [r7, #26]
 8011e04:	2b01      	cmp	r3, #1
 8011e06:	d145      	bne.n	8011e94 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8011e08:	68fb      	ldr	r3, [r7, #12]
 8011e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e0c:	881a      	ldrh	r2, [r3, #0]
 8011e0e:	68fb      	ldr	r3, [r7, #12]
 8011e10:	681b      	ldr	r3, [r3, #0]
 8011e12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8011e14:	68fb      	ldr	r3, [r7, #12]
 8011e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e18:	1c9a      	adds	r2, r3, #2
 8011e1a:	68fb      	ldr	r3, [r7, #12]
 8011e1c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011e22:	b29b      	uxth	r3, r3
 8011e24:	3b01      	subs	r3, #1
 8011e26:	b29a      	uxth	r2, r3
 8011e28:	68fb      	ldr	r3, [r7, #12]
 8011e2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8011e2c:	e032      	b.n	8011e94 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8011e2e:	68fb      	ldr	r3, [r7, #12]
 8011e30:	681b      	ldr	r3, [r3, #0]
 8011e32:	689b      	ldr	r3, [r3, #8]
 8011e34:	f003 0302 	and.w	r3, r3, #2
 8011e38:	2b02      	cmp	r3, #2
 8011e3a:	d112      	bne.n	8011e62 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8011e3c:	68fb      	ldr	r3, [r7, #12]
 8011e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e40:	881a      	ldrh	r2, [r3, #0]
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	681b      	ldr	r3, [r3, #0]
 8011e46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011e48:	68fb      	ldr	r3, [r7, #12]
 8011e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e4c:	1c9a      	adds	r2, r3, #2
 8011e4e:	68fb      	ldr	r3, [r7, #12]
 8011e50:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8011e52:	68fb      	ldr	r3, [r7, #12]
 8011e54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011e56:	b29b      	uxth	r3, r3
 8011e58:	3b01      	subs	r3, #1
 8011e5a:	b29a      	uxth	r2, r3
 8011e5c:	68fb      	ldr	r3, [r7, #12]
 8011e5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8011e60:	e018      	b.n	8011e94 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011e62:	f7f9 fad9 	bl	800b418 <HAL_GetTick>
 8011e66:	4602      	mov	r2, r0
 8011e68:	69fb      	ldr	r3, [r7, #28]
 8011e6a:	1ad3      	subs	r3, r2, r3
 8011e6c:	683a      	ldr	r2, [r7, #0]
 8011e6e:	429a      	cmp	r2, r3
 8011e70:	d803      	bhi.n	8011e7a <HAL_SPI_Transmit+0x164>
 8011e72:	683b      	ldr	r3, [r7, #0]
 8011e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e78:	d102      	bne.n	8011e80 <HAL_SPI_Transmit+0x16a>
 8011e7a:	683b      	ldr	r3, [r7, #0]
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	d109      	bne.n	8011e94 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8011e80:	68fb      	ldr	r3, [r7, #12]
 8011e82:	2201      	movs	r2, #1
 8011e84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8011e88:	68fb      	ldr	r3, [r7, #12]
 8011e8a:	2200      	movs	r2, #0
 8011e8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8011e90:	2303      	movs	r3, #3
 8011e92:	e0b2      	b.n	8011ffa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8011e94:	68fb      	ldr	r3, [r7, #12]
 8011e96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011e98:	b29b      	uxth	r3, r3
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d1c7      	bne.n	8011e2e <HAL_SPI_Transmit+0x118>
 8011e9e:	e083      	b.n	8011fa8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011ea0:	68fb      	ldr	r3, [r7, #12]
 8011ea2:	685b      	ldr	r3, [r3, #4]
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d002      	beq.n	8011eae <HAL_SPI_Transmit+0x198>
 8011ea8:	8b7b      	ldrh	r3, [r7, #26]
 8011eaa:	2b01      	cmp	r3, #1
 8011eac:	d177      	bne.n	8011f9e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8011eae:	68fb      	ldr	r3, [r7, #12]
 8011eb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011eb2:	b29b      	uxth	r3, r3
 8011eb4:	2b01      	cmp	r3, #1
 8011eb6:	d912      	bls.n	8011ede <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8011eb8:	68fb      	ldr	r3, [r7, #12]
 8011eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011ebc:	881a      	ldrh	r2, [r3, #0]
 8011ebe:	68fb      	ldr	r3, [r7, #12]
 8011ec0:	681b      	ldr	r3, [r3, #0]
 8011ec2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011ec4:	68fb      	ldr	r3, [r7, #12]
 8011ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011ec8:	1c9a      	adds	r2, r3, #2
 8011eca:	68fb      	ldr	r3, [r7, #12]
 8011ecc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8011ece:	68fb      	ldr	r3, [r7, #12]
 8011ed0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011ed2:	b29b      	uxth	r3, r3
 8011ed4:	3b02      	subs	r3, #2
 8011ed6:	b29a      	uxth	r2, r3
 8011ed8:	68fb      	ldr	r3, [r7, #12]
 8011eda:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8011edc:	e05f      	b.n	8011f9e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8011ede:	68fb      	ldr	r3, [r7, #12]
 8011ee0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011ee2:	68fb      	ldr	r3, [r7, #12]
 8011ee4:	681b      	ldr	r3, [r3, #0]
 8011ee6:	330c      	adds	r3, #12
 8011ee8:	7812      	ldrb	r2, [r2, #0]
 8011eea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8011eec:	68fb      	ldr	r3, [r7, #12]
 8011eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011ef0:	1c5a      	adds	r2, r3, #1
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8011ef6:	68fb      	ldr	r3, [r7, #12]
 8011ef8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011efa:	b29b      	uxth	r3, r3
 8011efc:	3b01      	subs	r3, #1
 8011efe:	b29a      	uxth	r2, r3
 8011f00:	68fb      	ldr	r3, [r7, #12]
 8011f02:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8011f04:	e04b      	b.n	8011f9e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8011f06:	68fb      	ldr	r3, [r7, #12]
 8011f08:	681b      	ldr	r3, [r3, #0]
 8011f0a:	689b      	ldr	r3, [r3, #8]
 8011f0c:	f003 0302 	and.w	r3, r3, #2
 8011f10:	2b02      	cmp	r3, #2
 8011f12:	d12b      	bne.n	8011f6c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8011f14:	68fb      	ldr	r3, [r7, #12]
 8011f16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011f18:	b29b      	uxth	r3, r3
 8011f1a:	2b01      	cmp	r3, #1
 8011f1c:	d912      	bls.n	8011f44 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8011f1e:	68fb      	ldr	r3, [r7, #12]
 8011f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011f22:	881a      	ldrh	r2, [r3, #0]
 8011f24:	68fb      	ldr	r3, [r7, #12]
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8011f2a:	68fb      	ldr	r3, [r7, #12]
 8011f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011f2e:	1c9a      	adds	r2, r3, #2
 8011f30:	68fb      	ldr	r3, [r7, #12]
 8011f32:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8011f34:	68fb      	ldr	r3, [r7, #12]
 8011f36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011f38:	b29b      	uxth	r3, r3
 8011f3a:	3b02      	subs	r3, #2
 8011f3c:	b29a      	uxth	r2, r3
 8011f3e:	68fb      	ldr	r3, [r7, #12]
 8011f40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8011f42:	e02c      	b.n	8011f9e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8011f44:	68fb      	ldr	r3, [r7, #12]
 8011f46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011f48:	68fb      	ldr	r3, [r7, #12]
 8011f4a:	681b      	ldr	r3, [r3, #0]
 8011f4c:	330c      	adds	r3, #12
 8011f4e:	7812      	ldrb	r2, [r2, #0]
 8011f50:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8011f52:	68fb      	ldr	r3, [r7, #12]
 8011f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011f56:	1c5a      	adds	r2, r3, #1
 8011f58:	68fb      	ldr	r3, [r7, #12]
 8011f5a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8011f5c:	68fb      	ldr	r3, [r7, #12]
 8011f5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011f60:	b29b      	uxth	r3, r3
 8011f62:	3b01      	subs	r3, #1
 8011f64:	b29a      	uxth	r2, r3
 8011f66:	68fb      	ldr	r3, [r7, #12]
 8011f68:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8011f6a:	e018      	b.n	8011f9e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011f6c:	f7f9 fa54 	bl	800b418 <HAL_GetTick>
 8011f70:	4602      	mov	r2, r0
 8011f72:	69fb      	ldr	r3, [r7, #28]
 8011f74:	1ad3      	subs	r3, r2, r3
 8011f76:	683a      	ldr	r2, [r7, #0]
 8011f78:	429a      	cmp	r2, r3
 8011f7a:	d803      	bhi.n	8011f84 <HAL_SPI_Transmit+0x26e>
 8011f7c:	683b      	ldr	r3, [r7, #0]
 8011f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f82:	d102      	bne.n	8011f8a <HAL_SPI_Transmit+0x274>
 8011f84:	683b      	ldr	r3, [r7, #0]
 8011f86:	2b00      	cmp	r3, #0
 8011f88:	d109      	bne.n	8011f9e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	2201      	movs	r2, #1
 8011f8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8011f92:	68fb      	ldr	r3, [r7, #12]
 8011f94:	2200      	movs	r2, #0
 8011f96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8011f9a:	2303      	movs	r3, #3
 8011f9c:	e02d      	b.n	8011ffa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8011f9e:	68fb      	ldr	r3, [r7, #12]
 8011fa0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011fa2:	b29b      	uxth	r3, r3
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d1ae      	bne.n	8011f06 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8011fa8:	69fa      	ldr	r2, [r7, #28]
 8011faa:	6839      	ldr	r1, [r7, #0]
 8011fac:	68f8      	ldr	r0, [r7, #12]
 8011fae:	f000 fcf5 	bl	801299c <SPI_EndRxTxTransaction>
 8011fb2:	4603      	mov	r3, r0
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d002      	beq.n	8011fbe <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011fb8:	68fb      	ldr	r3, [r7, #12]
 8011fba:	2220      	movs	r2, #32
 8011fbc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8011fbe:	68fb      	ldr	r3, [r7, #12]
 8011fc0:	689b      	ldr	r3, [r3, #8]
 8011fc2:	2b00      	cmp	r3, #0
 8011fc4:	d10a      	bne.n	8011fdc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011fc6:	2300      	movs	r3, #0
 8011fc8:	617b      	str	r3, [r7, #20]
 8011fca:	68fb      	ldr	r3, [r7, #12]
 8011fcc:	681b      	ldr	r3, [r3, #0]
 8011fce:	68db      	ldr	r3, [r3, #12]
 8011fd0:	617b      	str	r3, [r7, #20]
 8011fd2:	68fb      	ldr	r3, [r7, #12]
 8011fd4:	681b      	ldr	r3, [r3, #0]
 8011fd6:	689b      	ldr	r3, [r3, #8]
 8011fd8:	617b      	str	r3, [r7, #20]
 8011fda:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8011fdc:	68fb      	ldr	r3, [r7, #12]
 8011fde:	2201      	movs	r2, #1
 8011fe0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8011fe4:	68fb      	ldr	r3, [r7, #12]
 8011fe6:	2200      	movs	r2, #0
 8011fe8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011fec:	68fb      	ldr	r3, [r7, #12]
 8011fee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	d001      	beq.n	8011ff8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8011ff4:	2301      	movs	r3, #1
 8011ff6:	e000      	b.n	8011ffa <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8011ff8:	2300      	movs	r3, #0
  }
}
 8011ffa:	4618      	mov	r0, r3
 8011ffc:	3720      	adds	r7, #32
 8011ffe:	46bd      	mov	sp, r7
 8012000:	bd80      	pop	{r7, pc}

08012002 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8012002:	b580      	push	{r7, lr}
 8012004:	b088      	sub	sp, #32
 8012006:	af02      	add	r7, sp, #8
 8012008:	60f8      	str	r0, [r7, #12]
 801200a:	60b9      	str	r1, [r7, #8]
 801200c:	603b      	str	r3, [r7, #0]
 801200e:	4613      	mov	r3, r2
 8012010:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8012012:	68fb      	ldr	r3, [r7, #12]
 8012014:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8012018:	b2db      	uxtb	r3, r3
 801201a:	2b01      	cmp	r3, #1
 801201c:	d001      	beq.n	8012022 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 801201e:	2302      	movs	r3, #2
 8012020:	e123      	b.n	801226a <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8012022:	68fb      	ldr	r3, [r7, #12]
 8012024:	685b      	ldr	r3, [r3, #4]
 8012026:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801202a:	d112      	bne.n	8012052 <HAL_SPI_Receive+0x50>
 801202c:	68fb      	ldr	r3, [r7, #12]
 801202e:	689b      	ldr	r3, [r3, #8]
 8012030:	2b00      	cmp	r3, #0
 8012032:	d10e      	bne.n	8012052 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8012034:	68fb      	ldr	r3, [r7, #12]
 8012036:	2204      	movs	r2, #4
 8012038:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 801203c:	88fa      	ldrh	r2, [r7, #6]
 801203e:	683b      	ldr	r3, [r7, #0]
 8012040:	9300      	str	r3, [sp, #0]
 8012042:	4613      	mov	r3, r2
 8012044:	68ba      	ldr	r2, [r7, #8]
 8012046:	68b9      	ldr	r1, [r7, #8]
 8012048:	68f8      	ldr	r0, [r7, #12]
 801204a:	f000 f912 	bl	8012272 <HAL_SPI_TransmitReceive>
 801204e:	4603      	mov	r3, r0
 8012050:	e10b      	b.n	801226a <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012052:	f7f9 f9e1 	bl	800b418 <HAL_GetTick>
 8012056:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8012058:	68bb      	ldr	r3, [r7, #8]
 801205a:	2b00      	cmp	r3, #0
 801205c:	d002      	beq.n	8012064 <HAL_SPI_Receive+0x62>
 801205e:	88fb      	ldrh	r3, [r7, #6]
 8012060:	2b00      	cmp	r3, #0
 8012062:	d101      	bne.n	8012068 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8012064:	2301      	movs	r3, #1
 8012066:	e100      	b.n	801226a <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 801206e:	2b01      	cmp	r3, #1
 8012070:	d101      	bne.n	8012076 <HAL_SPI_Receive+0x74>
 8012072:	2302      	movs	r3, #2
 8012074:	e0f9      	b.n	801226a <HAL_SPI_Receive+0x268>
 8012076:	68fb      	ldr	r3, [r7, #12]
 8012078:	2201      	movs	r2, #1
 801207a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 801207e:	68fb      	ldr	r3, [r7, #12]
 8012080:	2204      	movs	r2, #4
 8012082:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012086:	68fb      	ldr	r3, [r7, #12]
 8012088:	2200      	movs	r2, #0
 801208a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 801208c:	68fb      	ldr	r3, [r7, #12]
 801208e:	68ba      	ldr	r2, [r7, #8]
 8012090:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8012092:	68fb      	ldr	r3, [r7, #12]
 8012094:	88fa      	ldrh	r2, [r7, #6]
 8012096:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 801209a:	68fb      	ldr	r3, [r7, #12]
 801209c:	88fa      	ldrh	r2, [r7, #6]
 801209e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80120a2:	68fb      	ldr	r3, [r7, #12]
 80120a4:	2200      	movs	r2, #0
 80120a6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80120a8:	68fb      	ldr	r3, [r7, #12]
 80120aa:	2200      	movs	r2, #0
 80120ac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80120ae:	68fb      	ldr	r3, [r7, #12]
 80120b0:	2200      	movs	r2, #0
 80120b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80120b4:	68fb      	ldr	r3, [r7, #12]
 80120b6:	2200      	movs	r2, #0
 80120b8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80120ba:	68fb      	ldr	r3, [r7, #12]
 80120bc:	2200      	movs	r2, #0
 80120be:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80120c0:	68fb      	ldr	r3, [r7, #12]
 80120c2:	68db      	ldr	r3, [r3, #12]
 80120c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80120c8:	d908      	bls.n	80120dc <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80120ca:	68fb      	ldr	r3, [r7, #12]
 80120cc:	681b      	ldr	r3, [r3, #0]
 80120ce:	685a      	ldr	r2, [r3, #4]
 80120d0:	68fb      	ldr	r3, [r7, #12]
 80120d2:	681b      	ldr	r3, [r3, #0]
 80120d4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80120d8:	605a      	str	r2, [r3, #4]
 80120da:	e007      	b.n	80120ec <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80120dc:	68fb      	ldr	r3, [r7, #12]
 80120de:	681b      	ldr	r3, [r3, #0]
 80120e0:	685a      	ldr	r2, [r3, #4]
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	681b      	ldr	r3, [r3, #0]
 80120e6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80120ea:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80120ec:	68fb      	ldr	r3, [r7, #12]
 80120ee:	689b      	ldr	r3, [r3, #8]
 80120f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80120f4:	d10f      	bne.n	8012116 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80120f6:	68fb      	ldr	r3, [r7, #12]
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	681a      	ldr	r2, [r3, #0]
 80120fc:	68fb      	ldr	r3, [r7, #12]
 80120fe:	681b      	ldr	r3, [r3, #0]
 8012100:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8012104:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8012106:	68fb      	ldr	r3, [r7, #12]
 8012108:	681b      	ldr	r3, [r3, #0]
 801210a:	681a      	ldr	r2, [r3, #0]
 801210c:	68fb      	ldr	r3, [r7, #12]
 801210e:	681b      	ldr	r3, [r3, #0]
 8012110:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8012114:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012116:	68fb      	ldr	r3, [r7, #12]
 8012118:	681b      	ldr	r3, [r3, #0]
 801211a:	681b      	ldr	r3, [r3, #0]
 801211c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012120:	2b40      	cmp	r3, #64	@ 0x40
 8012122:	d007      	beq.n	8012134 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012124:	68fb      	ldr	r3, [r7, #12]
 8012126:	681b      	ldr	r3, [r3, #0]
 8012128:	681a      	ldr	r2, [r3, #0]
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	681b      	ldr	r3, [r3, #0]
 801212e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012132:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8012134:	68fb      	ldr	r3, [r7, #12]
 8012136:	68db      	ldr	r3, [r3, #12]
 8012138:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 801213c:	d875      	bhi.n	801222a <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 801213e:	e037      	b.n	80121b0 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8012140:	68fb      	ldr	r3, [r7, #12]
 8012142:	681b      	ldr	r3, [r3, #0]
 8012144:	689b      	ldr	r3, [r3, #8]
 8012146:	f003 0301 	and.w	r3, r3, #1
 801214a:	2b01      	cmp	r3, #1
 801214c:	d117      	bne.n	801217e <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 801214e:	68fb      	ldr	r3, [r7, #12]
 8012150:	681b      	ldr	r3, [r3, #0]
 8012152:	f103 020c 	add.w	r2, r3, #12
 8012156:	68fb      	ldr	r3, [r7, #12]
 8012158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801215a:	7812      	ldrb	r2, [r2, #0]
 801215c:	b2d2      	uxtb	r2, r2
 801215e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8012160:	68fb      	ldr	r3, [r7, #12]
 8012162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012164:	1c5a      	adds	r2, r3, #1
 8012166:	68fb      	ldr	r3, [r7, #12]
 8012168:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 801216a:	68fb      	ldr	r3, [r7, #12]
 801216c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8012170:	b29b      	uxth	r3, r3
 8012172:	3b01      	subs	r3, #1
 8012174:	b29a      	uxth	r2, r3
 8012176:	68fb      	ldr	r3, [r7, #12]
 8012178:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 801217c:	e018      	b.n	80121b0 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801217e:	f7f9 f94b 	bl	800b418 <HAL_GetTick>
 8012182:	4602      	mov	r2, r0
 8012184:	697b      	ldr	r3, [r7, #20]
 8012186:	1ad3      	subs	r3, r2, r3
 8012188:	683a      	ldr	r2, [r7, #0]
 801218a:	429a      	cmp	r2, r3
 801218c:	d803      	bhi.n	8012196 <HAL_SPI_Receive+0x194>
 801218e:	683b      	ldr	r3, [r7, #0]
 8012190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012194:	d102      	bne.n	801219c <HAL_SPI_Receive+0x19a>
 8012196:	683b      	ldr	r3, [r7, #0]
 8012198:	2b00      	cmp	r3, #0
 801219a:	d109      	bne.n	80121b0 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 801219c:	68fb      	ldr	r3, [r7, #12]
 801219e:	2201      	movs	r2, #1
 80121a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	2200      	movs	r2, #0
 80121a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80121ac:	2303      	movs	r3, #3
 80121ae:	e05c      	b.n	801226a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80121b6:	b29b      	uxth	r3, r3
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	d1c1      	bne.n	8012140 <HAL_SPI_Receive+0x13e>
 80121bc:	e03b      	b.n	8012236 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80121be:	68fb      	ldr	r3, [r7, #12]
 80121c0:	681b      	ldr	r3, [r3, #0]
 80121c2:	689b      	ldr	r3, [r3, #8]
 80121c4:	f003 0301 	and.w	r3, r3, #1
 80121c8:	2b01      	cmp	r3, #1
 80121ca:	d115      	bne.n	80121f8 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80121cc:	68fb      	ldr	r3, [r7, #12]
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	68da      	ldr	r2, [r3, #12]
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80121d6:	b292      	uxth	r2, r2
 80121d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80121da:	68fb      	ldr	r3, [r7, #12]
 80121dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80121de:	1c9a      	adds	r2, r3, #2
 80121e0:	68fb      	ldr	r3, [r7, #12]
 80121e2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80121e4:	68fb      	ldr	r3, [r7, #12]
 80121e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80121ea:	b29b      	uxth	r3, r3
 80121ec:	3b01      	subs	r3, #1
 80121ee:	b29a      	uxth	r2, r3
 80121f0:	68fb      	ldr	r3, [r7, #12]
 80121f2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80121f6:	e018      	b.n	801222a <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80121f8:	f7f9 f90e 	bl	800b418 <HAL_GetTick>
 80121fc:	4602      	mov	r2, r0
 80121fe:	697b      	ldr	r3, [r7, #20]
 8012200:	1ad3      	subs	r3, r2, r3
 8012202:	683a      	ldr	r2, [r7, #0]
 8012204:	429a      	cmp	r2, r3
 8012206:	d803      	bhi.n	8012210 <HAL_SPI_Receive+0x20e>
 8012208:	683b      	ldr	r3, [r7, #0]
 801220a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801220e:	d102      	bne.n	8012216 <HAL_SPI_Receive+0x214>
 8012210:	683b      	ldr	r3, [r7, #0]
 8012212:	2b00      	cmp	r3, #0
 8012214:	d109      	bne.n	801222a <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8012216:	68fb      	ldr	r3, [r7, #12]
 8012218:	2201      	movs	r2, #1
 801221a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 801221e:	68fb      	ldr	r3, [r7, #12]
 8012220:	2200      	movs	r2, #0
 8012222:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8012226:	2303      	movs	r3, #3
 8012228:	e01f      	b.n	801226a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 801222a:	68fb      	ldr	r3, [r7, #12]
 801222c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8012230:	b29b      	uxth	r3, r3
 8012232:	2b00      	cmp	r3, #0
 8012234:	d1c3      	bne.n	80121be <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012236:	697a      	ldr	r2, [r7, #20]
 8012238:	6839      	ldr	r1, [r7, #0]
 801223a:	68f8      	ldr	r0, [r7, #12]
 801223c:	f000 fb56 	bl	80128ec <SPI_EndRxTransaction>
 8012240:	4603      	mov	r3, r0
 8012242:	2b00      	cmp	r3, #0
 8012244:	d002      	beq.n	801224c <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012246:	68fb      	ldr	r3, [r7, #12]
 8012248:	2220      	movs	r2, #32
 801224a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	2201      	movs	r2, #1
 8012250:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	2200      	movs	r2, #0
 8012258:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801225c:	68fb      	ldr	r3, [r7, #12]
 801225e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012260:	2b00      	cmp	r3, #0
 8012262:	d001      	beq.n	8012268 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8012264:	2301      	movs	r3, #1
 8012266:	e000      	b.n	801226a <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8012268:	2300      	movs	r3, #0
  }
}
 801226a:	4618      	mov	r0, r3
 801226c:	3718      	adds	r7, #24
 801226e:	46bd      	mov	sp, r7
 8012270:	bd80      	pop	{r7, pc}

08012272 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8012272:	b580      	push	{r7, lr}
 8012274:	b08a      	sub	sp, #40	@ 0x28
 8012276:	af00      	add	r7, sp, #0
 8012278:	60f8      	str	r0, [r7, #12]
 801227a:	60b9      	str	r1, [r7, #8]
 801227c:	607a      	str	r2, [r7, #4]
 801227e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8012280:	2301      	movs	r3, #1
 8012282:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012284:	f7f9 f8c8 	bl	800b418 <HAL_GetTick>
 8012288:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8012290:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8012292:	68fb      	ldr	r3, [r7, #12]
 8012294:	685b      	ldr	r3, [r3, #4]
 8012296:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8012298:	887b      	ldrh	r3, [r7, #2]
 801229a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 801229c:	887b      	ldrh	r3, [r7, #2]
 801229e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80122a0:	7ffb      	ldrb	r3, [r7, #31]
 80122a2:	2b01      	cmp	r3, #1
 80122a4:	d00c      	beq.n	80122c0 <HAL_SPI_TransmitReceive+0x4e>
 80122a6:	69bb      	ldr	r3, [r7, #24]
 80122a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80122ac:	d106      	bne.n	80122bc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80122ae:	68fb      	ldr	r3, [r7, #12]
 80122b0:	689b      	ldr	r3, [r3, #8]
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	d102      	bne.n	80122bc <HAL_SPI_TransmitReceive+0x4a>
 80122b6:	7ffb      	ldrb	r3, [r7, #31]
 80122b8:	2b04      	cmp	r3, #4
 80122ba:	d001      	beq.n	80122c0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80122bc:	2302      	movs	r3, #2
 80122be:	e1f3      	b.n	80126a8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80122c0:	68bb      	ldr	r3, [r7, #8]
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d005      	beq.n	80122d2 <HAL_SPI_TransmitReceive+0x60>
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	2b00      	cmp	r3, #0
 80122ca:	d002      	beq.n	80122d2 <HAL_SPI_TransmitReceive+0x60>
 80122cc:	887b      	ldrh	r3, [r7, #2]
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d101      	bne.n	80122d6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80122d2:	2301      	movs	r3, #1
 80122d4:	e1e8      	b.n	80126a8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80122d6:	68fb      	ldr	r3, [r7, #12]
 80122d8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80122dc:	2b01      	cmp	r3, #1
 80122de:	d101      	bne.n	80122e4 <HAL_SPI_TransmitReceive+0x72>
 80122e0:	2302      	movs	r3, #2
 80122e2:	e1e1      	b.n	80126a8 <HAL_SPI_TransmitReceive+0x436>
 80122e4:	68fb      	ldr	r3, [r7, #12]
 80122e6:	2201      	movs	r2, #1
 80122e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80122ec:	68fb      	ldr	r3, [r7, #12]
 80122ee:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80122f2:	b2db      	uxtb	r3, r3
 80122f4:	2b04      	cmp	r3, #4
 80122f6:	d003      	beq.n	8012300 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80122f8:	68fb      	ldr	r3, [r7, #12]
 80122fa:	2205      	movs	r2, #5
 80122fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012300:	68fb      	ldr	r3, [r7, #12]
 8012302:	2200      	movs	r2, #0
 8012304:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8012306:	68fb      	ldr	r3, [r7, #12]
 8012308:	687a      	ldr	r2, [r7, #4]
 801230a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 801230c:	68fb      	ldr	r3, [r7, #12]
 801230e:	887a      	ldrh	r2, [r7, #2]
 8012310:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8012314:	68fb      	ldr	r3, [r7, #12]
 8012316:	887a      	ldrh	r2, [r7, #2]
 8012318:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 801231c:	68fb      	ldr	r3, [r7, #12]
 801231e:	68ba      	ldr	r2, [r7, #8]
 8012320:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8012322:	68fb      	ldr	r3, [r7, #12]
 8012324:	887a      	ldrh	r2, [r7, #2]
 8012326:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8012328:	68fb      	ldr	r3, [r7, #12]
 801232a:	887a      	ldrh	r2, [r7, #2]
 801232c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801232e:	68fb      	ldr	r3, [r7, #12]
 8012330:	2200      	movs	r2, #0
 8012332:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8012334:	68fb      	ldr	r3, [r7, #12]
 8012336:	2200      	movs	r2, #0
 8012338:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 801233a:	68fb      	ldr	r3, [r7, #12]
 801233c:	68db      	ldr	r3, [r3, #12]
 801233e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8012342:	d802      	bhi.n	801234a <HAL_SPI_TransmitReceive+0xd8>
 8012344:	8abb      	ldrh	r3, [r7, #20]
 8012346:	2b01      	cmp	r3, #1
 8012348:	d908      	bls.n	801235c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801234a:	68fb      	ldr	r3, [r7, #12]
 801234c:	681b      	ldr	r3, [r3, #0]
 801234e:	685a      	ldr	r2, [r3, #4]
 8012350:	68fb      	ldr	r3, [r7, #12]
 8012352:	681b      	ldr	r3, [r3, #0]
 8012354:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8012358:	605a      	str	r2, [r3, #4]
 801235a:	e007      	b.n	801236c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801235c:	68fb      	ldr	r3, [r7, #12]
 801235e:	681b      	ldr	r3, [r3, #0]
 8012360:	685a      	ldr	r2, [r3, #4]
 8012362:	68fb      	ldr	r3, [r7, #12]
 8012364:	681b      	ldr	r3, [r3, #0]
 8012366:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 801236a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801236c:	68fb      	ldr	r3, [r7, #12]
 801236e:	681b      	ldr	r3, [r3, #0]
 8012370:	681b      	ldr	r3, [r3, #0]
 8012372:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012376:	2b40      	cmp	r3, #64	@ 0x40
 8012378:	d007      	beq.n	801238a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801237a:	68fb      	ldr	r3, [r7, #12]
 801237c:	681b      	ldr	r3, [r3, #0]
 801237e:	681a      	ldr	r2, [r3, #0]
 8012380:	68fb      	ldr	r3, [r7, #12]
 8012382:	681b      	ldr	r3, [r3, #0]
 8012384:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012388:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801238a:	68fb      	ldr	r3, [r7, #12]
 801238c:	68db      	ldr	r3, [r3, #12]
 801238e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8012392:	f240 8083 	bls.w	801249c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012396:	68fb      	ldr	r3, [r7, #12]
 8012398:	685b      	ldr	r3, [r3, #4]
 801239a:	2b00      	cmp	r3, #0
 801239c:	d002      	beq.n	80123a4 <HAL_SPI_TransmitReceive+0x132>
 801239e:	8afb      	ldrh	r3, [r7, #22]
 80123a0:	2b01      	cmp	r3, #1
 80123a2:	d16f      	bne.n	8012484 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80123a4:	68fb      	ldr	r3, [r7, #12]
 80123a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80123a8:	881a      	ldrh	r2, [r3, #0]
 80123aa:	68fb      	ldr	r3, [r7, #12]
 80123ac:	681b      	ldr	r3, [r3, #0]
 80123ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80123b0:	68fb      	ldr	r3, [r7, #12]
 80123b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80123b4:	1c9a      	adds	r2, r3, #2
 80123b6:	68fb      	ldr	r3, [r7, #12]
 80123b8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80123ba:	68fb      	ldr	r3, [r7, #12]
 80123bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80123be:	b29b      	uxth	r3, r3
 80123c0:	3b01      	subs	r3, #1
 80123c2:	b29a      	uxth	r2, r3
 80123c4:	68fb      	ldr	r3, [r7, #12]
 80123c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80123c8:	e05c      	b.n	8012484 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80123ca:	68fb      	ldr	r3, [r7, #12]
 80123cc:	681b      	ldr	r3, [r3, #0]
 80123ce:	689b      	ldr	r3, [r3, #8]
 80123d0:	f003 0302 	and.w	r3, r3, #2
 80123d4:	2b02      	cmp	r3, #2
 80123d6:	d11b      	bne.n	8012410 <HAL_SPI_TransmitReceive+0x19e>
 80123d8:	68fb      	ldr	r3, [r7, #12]
 80123da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80123dc:	b29b      	uxth	r3, r3
 80123de:	2b00      	cmp	r3, #0
 80123e0:	d016      	beq.n	8012410 <HAL_SPI_TransmitReceive+0x19e>
 80123e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123e4:	2b01      	cmp	r3, #1
 80123e6:	d113      	bne.n	8012410 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80123e8:	68fb      	ldr	r3, [r7, #12]
 80123ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80123ec:	881a      	ldrh	r2, [r3, #0]
 80123ee:	68fb      	ldr	r3, [r7, #12]
 80123f0:	681b      	ldr	r3, [r3, #0]
 80123f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80123f4:	68fb      	ldr	r3, [r7, #12]
 80123f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80123f8:	1c9a      	adds	r2, r3, #2
 80123fa:	68fb      	ldr	r3, [r7, #12]
 80123fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80123fe:	68fb      	ldr	r3, [r7, #12]
 8012400:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012402:	b29b      	uxth	r3, r3
 8012404:	3b01      	subs	r3, #1
 8012406:	b29a      	uxth	r2, r3
 8012408:	68fb      	ldr	r3, [r7, #12]
 801240a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 801240c:	2300      	movs	r3, #0
 801240e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8012410:	68fb      	ldr	r3, [r7, #12]
 8012412:	681b      	ldr	r3, [r3, #0]
 8012414:	689b      	ldr	r3, [r3, #8]
 8012416:	f003 0301 	and.w	r3, r3, #1
 801241a:	2b01      	cmp	r3, #1
 801241c:	d11c      	bne.n	8012458 <HAL_SPI_TransmitReceive+0x1e6>
 801241e:	68fb      	ldr	r3, [r7, #12]
 8012420:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8012424:	b29b      	uxth	r3, r3
 8012426:	2b00      	cmp	r3, #0
 8012428:	d016      	beq.n	8012458 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 801242a:	68fb      	ldr	r3, [r7, #12]
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	68da      	ldr	r2, [r3, #12]
 8012430:	68fb      	ldr	r3, [r7, #12]
 8012432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012434:	b292      	uxth	r2, r2
 8012436:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801243c:	1c9a      	adds	r2, r3, #2
 801243e:	68fb      	ldr	r3, [r7, #12]
 8012440:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8012442:	68fb      	ldr	r3, [r7, #12]
 8012444:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8012448:	b29b      	uxth	r3, r3
 801244a:	3b01      	subs	r3, #1
 801244c:	b29a      	uxth	r2, r3
 801244e:	68fb      	ldr	r3, [r7, #12]
 8012450:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8012454:	2301      	movs	r3, #1
 8012456:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8012458:	f7f8 ffde 	bl	800b418 <HAL_GetTick>
 801245c:	4602      	mov	r2, r0
 801245e:	6a3b      	ldr	r3, [r7, #32]
 8012460:	1ad3      	subs	r3, r2, r3
 8012462:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012464:	429a      	cmp	r2, r3
 8012466:	d80d      	bhi.n	8012484 <HAL_SPI_TransmitReceive+0x212>
 8012468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801246a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801246e:	d009      	beq.n	8012484 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8012470:	68fb      	ldr	r3, [r7, #12]
 8012472:	2201      	movs	r2, #1
 8012474:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8012478:	68fb      	ldr	r3, [r7, #12]
 801247a:	2200      	movs	r2, #0
 801247c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8012480:	2303      	movs	r3, #3
 8012482:	e111      	b.n	80126a8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012484:	68fb      	ldr	r3, [r7, #12]
 8012486:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012488:	b29b      	uxth	r3, r3
 801248a:	2b00      	cmp	r3, #0
 801248c:	d19d      	bne.n	80123ca <HAL_SPI_TransmitReceive+0x158>
 801248e:	68fb      	ldr	r3, [r7, #12]
 8012490:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8012494:	b29b      	uxth	r3, r3
 8012496:	2b00      	cmp	r3, #0
 8012498:	d197      	bne.n	80123ca <HAL_SPI_TransmitReceive+0x158>
 801249a:	e0e5      	b.n	8012668 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801249c:	68fb      	ldr	r3, [r7, #12]
 801249e:	685b      	ldr	r3, [r3, #4]
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	d003      	beq.n	80124ac <HAL_SPI_TransmitReceive+0x23a>
 80124a4:	8afb      	ldrh	r3, [r7, #22]
 80124a6:	2b01      	cmp	r3, #1
 80124a8:	f040 80d1 	bne.w	801264e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80124ac:	68fb      	ldr	r3, [r7, #12]
 80124ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80124b0:	b29b      	uxth	r3, r3
 80124b2:	2b01      	cmp	r3, #1
 80124b4:	d912      	bls.n	80124dc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80124b6:	68fb      	ldr	r3, [r7, #12]
 80124b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80124ba:	881a      	ldrh	r2, [r3, #0]
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	681b      	ldr	r3, [r3, #0]
 80124c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80124c6:	1c9a      	adds	r2, r3, #2
 80124c8:	68fb      	ldr	r3, [r7, #12]
 80124ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80124cc:	68fb      	ldr	r3, [r7, #12]
 80124ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80124d0:	b29b      	uxth	r3, r3
 80124d2:	3b02      	subs	r3, #2
 80124d4:	b29a      	uxth	r2, r3
 80124d6:	68fb      	ldr	r3, [r7, #12]
 80124d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80124da:	e0b8      	b.n	801264e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80124dc:	68fb      	ldr	r3, [r7, #12]
 80124de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80124e0:	68fb      	ldr	r3, [r7, #12]
 80124e2:	681b      	ldr	r3, [r3, #0]
 80124e4:	330c      	adds	r3, #12
 80124e6:	7812      	ldrb	r2, [r2, #0]
 80124e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80124ea:	68fb      	ldr	r3, [r7, #12]
 80124ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80124ee:	1c5a      	adds	r2, r3, #1
 80124f0:	68fb      	ldr	r3, [r7, #12]
 80124f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80124f8:	b29b      	uxth	r3, r3
 80124fa:	3b01      	subs	r3, #1
 80124fc:	b29a      	uxth	r2, r3
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012502:	e0a4      	b.n	801264e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8012504:	68fb      	ldr	r3, [r7, #12]
 8012506:	681b      	ldr	r3, [r3, #0]
 8012508:	689b      	ldr	r3, [r3, #8]
 801250a:	f003 0302 	and.w	r3, r3, #2
 801250e:	2b02      	cmp	r3, #2
 8012510:	d134      	bne.n	801257c <HAL_SPI_TransmitReceive+0x30a>
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012516:	b29b      	uxth	r3, r3
 8012518:	2b00      	cmp	r3, #0
 801251a:	d02f      	beq.n	801257c <HAL_SPI_TransmitReceive+0x30a>
 801251c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801251e:	2b01      	cmp	r3, #1
 8012520:	d12c      	bne.n	801257c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8012522:	68fb      	ldr	r3, [r7, #12]
 8012524:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012526:	b29b      	uxth	r3, r3
 8012528:	2b01      	cmp	r3, #1
 801252a:	d912      	bls.n	8012552 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 801252c:	68fb      	ldr	r3, [r7, #12]
 801252e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012530:	881a      	ldrh	r2, [r3, #0]
 8012532:	68fb      	ldr	r3, [r7, #12]
 8012534:	681b      	ldr	r3, [r3, #0]
 8012536:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8012538:	68fb      	ldr	r3, [r7, #12]
 801253a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801253c:	1c9a      	adds	r2, r3, #2
 801253e:	68fb      	ldr	r3, [r7, #12]
 8012540:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8012542:	68fb      	ldr	r3, [r7, #12]
 8012544:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012546:	b29b      	uxth	r3, r3
 8012548:	3b02      	subs	r3, #2
 801254a:	b29a      	uxth	r2, r3
 801254c:	68fb      	ldr	r3, [r7, #12]
 801254e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8012550:	e012      	b.n	8012578 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8012552:	68fb      	ldr	r3, [r7, #12]
 8012554:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012556:	68fb      	ldr	r3, [r7, #12]
 8012558:	681b      	ldr	r3, [r3, #0]
 801255a:	330c      	adds	r3, #12
 801255c:	7812      	ldrb	r2, [r2, #0]
 801255e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8012560:	68fb      	ldr	r3, [r7, #12]
 8012562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012564:	1c5a      	adds	r2, r3, #1
 8012566:	68fb      	ldr	r3, [r7, #12]
 8012568:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 801256a:	68fb      	ldr	r3, [r7, #12]
 801256c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801256e:	b29b      	uxth	r3, r3
 8012570:	3b01      	subs	r3, #1
 8012572:	b29a      	uxth	r2, r3
 8012574:	68fb      	ldr	r3, [r7, #12]
 8012576:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8012578:	2300      	movs	r3, #0
 801257a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 801257c:	68fb      	ldr	r3, [r7, #12]
 801257e:	681b      	ldr	r3, [r3, #0]
 8012580:	689b      	ldr	r3, [r3, #8]
 8012582:	f003 0301 	and.w	r3, r3, #1
 8012586:	2b01      	cmp	r3, #1
 8012588:	d148      	bne.n	801261c <HAL_SPI_TransmitReceive+0x3aa>
 801258a:	68fb      	ldr	r3, [r7, #12]
 801258c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8012590:	b29b      	uxth	r3, r3
 8012592:	2b00      	cmp	r3, #0
 8012594:	d042      	beq.n	801261c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8012596:	68fb      	ldr	r3, [r7, #12]
 8012598:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801259c:	b29b      	uxth	r3, r3
 801259e:	2b01      	cmp	r3, #1
 80125a0:	d923      	bls.n	80125ea <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80125a2:	68fb      	ldr	r3, [r7, #12]
 80125a4:	681b      	ldr	r3, [r3, #0]
 80125a6:	68da      	ldr	r2, [r3, #12]
 80125a8:	68fb      	ldr	r3, [r7, #12]
 80125aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80125ac:	b292      	uxth	r2, r2
 80125ae:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80125b0:	68fb      	ldr	r3, [r7, #12]
 80125b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80125b4:	1c9a      	adds	r2, r3, #2
 80125b6:	68fb      	ldr	r3, [r7, #12]
 80125b8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80125ba:	68fb      	ldr	r3, [r7, #12]
 80125bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80125c0:	b29b      	uxth	r3, r3
 80125c2:	3b02      	subs	r3, #2
 80125c4:	b29a      	uxth	r2, r3
 80125c6:	68fb      	ldr	r3, [r7, #12]
 80125c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80125cc:	68fb      	ldr	r3, [r7, #12]
 80125ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80125d2:	b29b      	uxth	r3, r3
 80125d4:	2b01      	cmp	r3, #1
 80125d6:	d81f      	bhi.n	8012618 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80125d8:	68fb      	ldr	r3, [r7, #12]
 80125da:	681b      	ldr	r3, [r3, #0]
 80125dc:	685a      	ldr	r2, [r3, #4]
 80125de:	68fb      	ldr	r3, [r7, #12]
 80125e0:	681b      	ldr	r3, [r3, #0]
 80125e2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80125e6:	605a      	str	r2, [r3, #4]
 80125e8:	e016      	b.n	8012618 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80125ea:	68fb      	ldr	r3, [r7, #12]
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	f103 020c 	add.w	r2, r3, #12
 80125f2:	68fb      	ldr	r3, [r7, #12]
 80125f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80125f6:	7812      	ldrb	r2, [r2, #0]
 80125f8:	b2d2      	uxtb	r2, r2
 80125fa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80125fc:	68fb      	ldr	r3, [r7, #12]
 80125fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012600:	1c5a      	adds	r2, r3, #1
 8012602:	68fb      	ldr	r3, [r7, #12]
 8012604:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8012606:	68fb      	ldr	r3, [r7, #12]
 8012608:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801260c:	b29b      	uxth	r3, r3
 801260e:	3b01      	subs	r3, #1
 8012610:	b29a      	uxth	r2, r3
 8012612:	68fb      	ldr	r3, [r7, #12]
 8012614:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8012618:	2301      	movs	r3, #1
 801261a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 801261c:	f7f8 fefc 	bl	800b418 <HAL_GetTick>
 8012620:	4602      	mov	r2, r0
 8012622:	6a3b      	ldr	r3, [r7, #32]
 8012624:	1ad3      	subs	r3, r2, r3
 8012626:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012628:	429a      	cmp	r2, r3
 801262a:	d803      	bhi.n	8012634 <HAL_SPI_TransmitReceive+0x3c2>
 801262c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801262e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012632:	d102      	bne.n	801263a <HAL_SPI_TransmitReceive+0x3c8>
 8012634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012636:	2b00      	cmp	r3, #0
 8012638:	d109      	bne.n	801264e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 801263a:	68fb      	ldr	r3, [r7, #12]
 801263c:	2201      	movs	r2, #1
 801263e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8012642:	68fb      	ldr	r3, [r7, #12]
 8012644:	2200      	movs	r2, #0
 8012646:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 801264a:	2303      	movs	r3, #3
 801264c:	e02c      	b.n	80126a8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801264e:	68fb      	ldr	r3, [r7, #12]
 8012650:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012652:	b29b      	uxth	r3, r3
 8012654:	2b00      	cmp	r3, #0
 8012656:	f47f af55 	bne.w	8012504 <HAL_SPI_TransmitReceive+0x292>
 801265a:	68fb      	ldr	r3, [r7, #12]
 801265c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8012660:	b29b      	uxth	r3, r3
 8012662:	2b00      	cmp	r3, #0
 8012664:	f47f af4e 	bne.w	8012504 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012668:	6a3a      	ldr	r2, [r7, #32]
 801266a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801266c:	68f8      	ldr	r0, [r7, #12]
 801266e:	f000 f995 	bl	801299c <SPI_EndRxTxTransaction>
 8012672:	4603      	mov	r3, r0
 8012674:	2b00      	cmp	r3, #0
 8012676:	d008      	beq.n	801268a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012678:	68fb      	ldr	r3, [r7, #12]
 801267a:	2220      	movs	r2, #32
 801267c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 801267e:	68fb      	ldr	r3, [r7, #12]
 8012680:	2200      	movs	r2, #0
 8012682:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8012686:	2301      	movs	r3, #1
 8012688:	e00e      	b.n	80126a8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 801268a:	68fb      	ldr	r3, [r7, #12]
 801268c:	2201      	movs	r2, #1
 801268e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8012692:	68fb      	ldr	r3, [r7, #12]
 8012694:	2200      	movs	r2, #0
 8012696:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801269a:	68fb      	ldr	r3, [r7, #12]
 801269c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801269e:	2b00      	cmp	r3, #0
 80126a0:	d001      	beq.n	80126a6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80126a2:	2301      	movs	r3, #1
 80126a4:	e000      	b.n	80126a8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80126a6:	2300      	movs	r3, #0
  }
}
 80126a8:	4618      	mov	r0, r3
 80126aa:	3728      	adds	r7, #40	@ 0x28
 80126ac:	46bd      	mov	sp, r7
 80126ae:	bd80      	pop	{r7, pc}

080126b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80126b0:	b580      	push	{r7, lr}
 80126b2:	b088      	sub	sp, #32
 80126b4:	af00      	add	r7, sp, #0
 80126b6:	60f8      	str	r0, [r7, #12]
 80126b8:	60b9      	str	r1, [r7, #8]
 80126ba:	603b      	str	r3, [r7, #0]
 80126bc:	4613      	mov	r3, r2
 80126be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80126c0:	f7f8 feaa 	bl	800b418 <HAL_GetTick>
 80126c4:	4602      	mov	r2, r0
 80126c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126c8:	1a9b      	subs	r3, r3, r2
 80126ca:	683a      	ldr	r2, [r7, #0]
 80126cc:	4413      	add	r3, r2
 80126ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80126d0:	f7f8 fea2 	bl	800b418 <HAL_GetTick>
 80126d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80126d6:	4b39      	ldr	r3, [pc, #228]	@ (80127bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	015b      	lsls	r3, r3, #5
 80126dc:	0d1b      	lsrs	r3, r3, #20
 80126de:	69fa      	ldr	r2, [r7, #28]
 80126e0:	fb02 f303 	mul.w	r3, r2, r3
 80126e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80126e6:	e054      	b.n	8012792 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80126e8:	683b      	ldr	r3, [r7, #0]
 80126ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80126ee:	d050      	beq.n	8012792 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80126f0:	f7f8 fe92 	bl	800b418 <HAL_GetTick>
 80126f4:	4602      	mov	r2, r0
 80126f6:	69bb      	ldr	r3, [r7, #24]
 80126f8:	1ad3      	subs	r3, r2, r3
 80126fa:	69fa      	ldr	r2, [r7, #28]
 80126fc:	429a      	cmp	r2, r3
 80126fe:	d902      	bls.n	8012706 <SPI_WaitFlagStateUntilTimeout+0x56>
 8012700:	69fb      	ldr	r3, [r7, #28]
 8012702:	2b00      	cmp	r3, #0
 8012704:	d13d      	bne.n	8012782 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8012706:	68fb      	ldr	r3, [r7, #12]
 8012708:	681b      	ldr	r3, [r3, #0]
 801270a:	685a      	ldr	r2, [r3, #4]
 801270c:	68fb      	ldr	r3, [r7, #12]
 801270e:	681b      	ldr	r3, [r3, #0]
 8012710:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8012714:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012716:	68fb      	ldr	r3, [r7, #12]
 8012718:	685b      	ldr	r3, [r3, #4]
 801271a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801271e:	d111      	bne.n	8012744 <SPI_WaitFlagStateUntilTimeout+0x94>
 8012720:	68fb      	ldr	r3, [r7, #12]
 8012722:	689b      	ldr	r3, [r3, #8]
 8012724:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012728:	d004      	beq.n	8012734 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801272a:	68fb      	ldr	r3, [r7, #12]
 801272c:	689b      	ldr	r3, [r3, #8]
 801272e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012732:	d107      	bne.n	8012744 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8012734:	68fb      	ldr	r3, [r7, #12]
 8012736:	681b      	ldr	r3, [r3, #0]
 8012738:	681a      	ldr	r2, [r3, #0]
 801273a:	68fb      	ldr	r3, [r7, #12]
 801273c:	681b      	ldr	r3, [r3, #0]
 801273e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8012742:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8012744:	68fb      	ldr	r3, [r7, #12]
 8012746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012748:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801274c:	d10f      	bne.n	801276e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	681b      	ldr	r3, [r3, #0]
 8012752:	681a      	ldr	r2, [r3, #0]
 8012754:	68fb      	ldr	r3, [r7, #12]
 8012756:	681b      	ldr	r3, [r3, #0]
 8012758:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 801275c:	601a      	str	r2, [r3, #0]
 801275e:	68fb      	ldr	r3, [r7, #12]
 8012760:	681b      	ldr	r3, [r3, #0]
 8012762:	681a      	ldr	r2, [r3, #0]
 8012764:	68fb      	ldr	r3, [r7, #12]
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 801276c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801276e:	68fb      	ldr	r3, [r7, #12]
 8012770:	2201      	movs	r2, #1
 8012772:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8012776:	68fb      	ldr	r3, [r7, #12]
 8012778:	2200      	movs	r2, #0
 801277a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 801277e:	2303      	movs	r3, #3
 8012780:	e017      	b.n	80127b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8012782:	697b      	ldr	r3, [r7, #20]
 8012784:	2b00      	cmp	r3, #0
 8012786:	d101      	bne.n	801278c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8012788:	2300      	movs	r3, #0
 801278a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 801278c:	697b      	ldr	r3, [r7, #20]
 801278e:	3b01      	subs	r3, #1
 8012790:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8012792:	68fb      	ldr	r3, [r7, #12]
 8012794:	681b      	ldr	r3, [r3, #0]
 8012796:	689a      	ldr	r2, [r3, #8]
 8012798:	68bb      	ldr	r3, [r7, #8]
 801279a:	4013      	ands	r3, r2
 801279c:	68ba      	ldr	r2, [r7, #8]
 801279e:	429a      	cmp	r2, r3
 80127a0:	bf0c      	ite	eq
 80127a2:	2301      	moveq	r3, #1
 80127a4:	2300      	movne	r3, #0
 80127a6:	b2db      	uxtb	r3, r3
 80127a8:	461a      	mov	r2, r3
 80127aa:	79fb      	ldrb	r3, [r7, #7]
 80127ac:	429a      	cmp	r2, r3
 80127ae:	d19b      	bne.n	80126e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80127b0:	2300      	movs	r3, #0
}
 80127b2:	4618      	mov	r0, r3
 80127b4:	3720      	adds	r7, #32
 80127b6:	46bd      	mov	sp, r7
 80127b8:	bd80      	pop	{r7, pc}
 80127ba:	bf00      	nop
 80127bc:	20000000 	.word	0x20000000

080127c0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80127c0:	b580      	push	{r7, lr}
 80127c2:	b08a      	sub	sp, #40	@ 0x28
 80127c4:	af00      	add	r7, sp, #0
 80127c6:	60f8      	str	r0, [r7, #12]
 80127c8:	60b9      	str	r1, [r7, #8]
 80127ca:	607a      	str	r2, [r7, #4]
 80127cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80127ce:	2300      	movs	r3, #0
 80127d0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80127d2:	f7f8 fe21 	bl	800b418 <HAL_GetTick>
 80127d6:	4602      	mov	r2, r0
 80127d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127da:	1a9b      	subs	r3, r3, r2
 80127dc:	683a      	ldr	r2, [r7, #0]
 80127de:	4413      	add	r3, r2
 80127e0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80127e2:	f7f8 fe19 	bl	800b418 <HAL_GetTick>
 80127e6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80127e8:	68fb      	ldr	r3, [r7, #12]
 80127ea:	681b      	ldr	r3, [r3, #0]
 80127ec:	330c      	adds	r3, #12
 80127ee:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80127f0:	4b3d      	ldr	r3, [pc, #244]	@ (80128e8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80127f2:	681a      	ldr	r2, [r3, #0]
 80127f4:	4613      	mov	r3, r2
 80127f6:	009b      	lsls	r3, r3, #2
 80127f8:	4413      	add	r3, r2
 80127fa:	00da      	lsls	r2, r3, #3
 80127fc:	1ad3      	subs	r3, r2, r3
 80127fe:	0d1b      	lsrs	r3, r3, #20
 8012800:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012802:	fb02 f303 	mul.w	r3, r2, r3
 8012806:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8012808:	e060      	b.n	80128cc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 801280a:	68bb      	ldr	r3, [r7, #8]
 801280c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8012810:	d107      	bne.n	8012822 <SPI_WaitFifoStateUntilTimeout+0x62>
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	2b00      	cmp	r3, #0
 8012816:	d104      	bne.n	8012822 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8012818:	69fb      	ldr	r3, [r7, #28]
 801281a:	781b      	ldrb	r3, [r3, #0]
 801281c:	b2db      	uxtb	r3, r3
 801281e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8012820:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8012822:	683b      	ldr	r3, [r7, #0]
 8012824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012828:	d050      	beq.n	80128cc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 801282a:	f7f8 fdf5 	bl	800b418 <HAL_GetTick>
 801282e:	4602      	mov	r2, r0
 8012830:	6a3b      	ldr	r3, [r7, #32]
 8012832:	1ad3      	subs	r3, r2, r3
 8012834:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012836:	429a      	cmp	r2, r3
 8012838:	d902      	bls.n	8012840 <SPI_WaitFifoStateUntilTimeout+0x80>
 801283a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801283c:	2b00      	cmp	r3, #0
 801283e:	d13d      	bne.n	80128bc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	681b      	ldr	r3, [r3, #0]
 8012844:	685a      	ldr	r2, [r3, #4]
 8012846:	68fb      	ldr	r3, [r7, #12]
 8012848:	681b      	ldr	r3, [r3, #0]
 801284a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 801284e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012850:	68fb      	ldr	r3, [r7, #12]
 8012852:	685b      	ldr	r3, [r3, #4]
 8012854:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8012858:	d111      	bne.n	801287e <SPI_WaitFifoStateUntilTimeout+0xbe>
 801285a:	68fb      	ldr	r3, [r7, #12]
 801285c:	689b      	ldr	r3, [r3, #8]
 801285e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012862:	d004      	beq.n	801286e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8012864:	68fb      	ldr	r3, [r7, #12]
 8012866:	689b      	ldr	r3, [r3, #8]
 8012868:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801286c:	d107      	bne.n	801287e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801286e:	68fb      	ldr	r3, [r7, #12]
 8012870:	681b      	ldr	r3, [r3, #0]
 8012872:	681a      	ldr	r2, [r3, #0]
 8012874:	68fb      	ldr	r3, [r7, #12]
 8012876:	681b      	ldr	r3, [r3, #0]
 8012878:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801287c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801287e:	68fb      	ldr	r3, [r7, #12]
 8012880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012882:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012886:	d10f      	bne.n	80128a8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8012888:	68fb      	ldr	r3, [r7, #12]
 801288a:	681b      	ldr	r3, [r3, #0]
 801288c:	681a      	ldr	r2, [r3, #0]
 801288e:	68fb      	ldr	r3, [r7, #12]
 8012890:	681b      	ldr	r3, [r3, #0]
 8012892:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8012896:	601a      	str	r2, [r3, #0]
 8012898:	68fb      	ldr	r3, [r7, #12]
 801289a:	681b      	ldr	r3, [r3, #0]
 801289c:	681a      	ldr	r2, [r3, #0]
 801289e:	68fb      	ldr	r3, [r7, #12]
 80128a0:	681b      	ldr	r3, [r3, #0]
 80128a2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80128a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80128a8:	68fb      	ldr	r3, [r7, #12]
 80128aa:	2201      	movs	r2, #1
 80128ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80128b0:	68fb      	ldr	r3, [r7, #12]
 80128b2:	2200      	movs	r2, #0
 80128b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80128b8:	2303      	movs	r3, #3
 80128ba:	e010      	b.n	80128de <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80128bc:	69bb      	ldr	r3, [r7, #24]
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d101      	bne.n	80128c6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80128c2:	2300      	movs	r3, #0
 80128c4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80128c6:	69bb      	ldr	r3, [r7, #24]
 80128c8:	3b01      	subs	r3, #1
 80128ca:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80128cc:	68fb      	ldr	r3, [r7, #12]
 80128ce:	681b      	ldr	r3, [r3, #0]
 80128d0:	689a      	ldr	r2, [r3, #8]
 80128d2:	68bb      	ldr	r3, [r7, #8]
 80128d4:	4013      	ands	r3, r2
 80128d6:	687a      	ldr	r2, [r7, #4]
 80128d8:	429a      	cmp	r2, r3
 80128da:	d196      	bne.n	801280a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80128dc:	2300      	movs	r3, #0
}
 80128de:	4618      	mov	r0, r3
 80128e0:	3728      	adds	r7, #40	@ 0x28
 80128e2:	46bd      	mov	sp, r7
 80128e4:	bd80      	pop	{r7, pc}
 80128e6:	bf00      	nop
 80128e8:	20000000 	.word	0x20000000

080128ec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80128ec:	b580      	push	{r7, lr}
 80128ee:	b086      	sub	sp, #24
 80128f0:	af02      	add	r7, sp, #8
 80128f2:	60f8      	str	r0, [r7, #12]
 80128f4:	60b9      	str	r1, [r7, #8]
 80128f6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80128f8:	68fb      	ldr	r3, [r7, #12]
 80128fa:	685b      	ldr	r3, [r3, #4]
 80128fc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8012900:	d111      	bne.n	8012926 <SPI_EndRxTransaction+0x3a>
 8012902:	68fb      	ldr	r3, [r7, #12]
 8012904:	689b      	ldr	r3, [r3, #8]
 8012906:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801290a:	d004      	beq.n	8012916 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801290c:	68fb      	ldr	r3, [r7, #12]
 801290e:	689b      	ldr	r3, [r3, #8]
 8012910:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012914:	d107      	bne.n	8012926 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8012916:	68fb      	ldr	r3, [r7, #12]
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	681a      	ldr	r2, [r3, #0]
 801291c:	68fb      	ldr	r3, [r7, #12]
 801291e:	681b      	ldr	r3, [r3, #0]
 8012920:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8012924:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	9300      	str	r3, [sp, #0]
 801292a:	68bb      	ldr	r3, [r7, #8]
 801292c:	2200      	movs	r2, #0
 801292e:	2180      	movs	r1, #128	@ 0x80
 8012930:	68f8      	ldr	r0, [r7, #12]
 8012932:	f7ff febd 	bl	80126b0 <SPI_WaitFlagStateUntilTimeout>
 8012936:	4603      	mov	r3, r0
 8012938:	2b00      	cmp	r3, #0
 801293a:	d007      	beq.n	801294c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801293c:	68fb      	ldr	r3, [r7, #12]
 801293e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012940:	f043 0220 	orr.w	r2, r3, #32
 8012944:	68fb      	ldr	r3, [r7, #12]
 8012946:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8012948:	2303      	movs	r3, #3
 801294a:	e023      	b.n	8012994 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801294c:	68fb      	ldr	r3, [r7, #12]
 801294e:	685b      	ldr	r3, [r3, #4]
 8012950:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8012954:	d11d      	bne.n	8012992 <SPI_EndRxTransaction+0xa6>
 8012956:	68fb      	ldr	r3, [r7, #12]
 8012958:	689b      	ldr	r3, [r3, #8]
 801295a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801295e:	d004      	beq.n	801296a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8012960:	68fb      	ldr	r3, [r7, #12]
 8012962:	689b      	ldr	r3, [r3, #8]
 8012964:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012968:	d113      	bne.n	8012992 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 801296a:	687b      	ldr	r3, [r7, #4]
 801296c:	9300      	str	r3, [sp, #0]
 801296e:	68bb      	ldr	r3, [r7, #8]
 8012970:	2200      	movs	r2, #0
 8012972:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8012976:	68f8      	ldr	r0, [r7, #12]
 8012978:	f7ff ff22 	bl	80127c0 <SPI_WaitFifoStateUntilTimeout>
 801297c:	4603      	mov	r3, r0
 801297e:	2b00      	cmp	r3, #0
 8012980:	d007      	beq.n	8012992 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012982:	68fb      	ldr	r3, [r7, #12]
 8012984:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012986:	f043 0220 	orr.w	r2, r3, #32
 801298a:	68fb      	ldr	r3, [r7, #12]
 801298c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 801298e:	2303      	movs	r3, #3
 8012990:	e000      	b.n	8012994 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8012992:	2300      	movs	r3, #0
}
 8012994:	4618      	mov	r0, r3
 8012996:	3710      	adds	r7, #16
 8012998:	46bd      	mov	sp, r7
 801299a:	bd80      	pop	{r7, pc}

0801299c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 801299c:	b580      	push	{r7, lr}
 801299e:	b086      	sub	sp, #24
 80129a0:	af02      	add	r7, sp, #8
 80129a2:	60f8      	str	r0, [r7, #12]
 80129a4:	60b9      	str	r1, [r7, #8]
 80129a6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	9300      	str	r3, [sp, #0]
 80129ac:	68bb      	ldr	r3, [r7, #8]
 80129ae:	2200      	movs	r2, #0
 80129b0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80129b4:	68f8      	ldr	r0, [r7, #12]
 80129b6:	f7ff ff03 	bl	80127c0 <SPI_WaitFifoStateUntilTimeout>
 80129ba:	4603      	mov	r3, r0
 80129bc:	2b00      	cmp	r3, #0
 80129be:	d007      	beq.n	80129d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80129c0:	68fb      	ldr	r3, [r7, #12]
 80129c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80129c4:	f043 0220 	orr.w	r2, r3, #32
 80129c8:	68fb      	ldr	r3, [r7, #12]
 80129ca:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80129cc:	2303      	movs	r3, #3
 80129ce:	e027      	b.n	8012a20 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	9300      	str	r3, [sp, #0]
 80129d4:	68bb      	ldr	r3, [r7, #8]
 80129d6:	2200      	movs	r2, #0
 80129d8:	2180      	movs	r1, #128	@ 0x80
 80129da:	68f8      	ldr	r0, [r7, #12]
 80129dc:	f7ff fe68 	bl	80126b0 <SPI_WaitFlagStateUntilTimeout>
 80129e0:	4603      	mov	r3, r0
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	d007      	beq.n	80129f6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80129e6:	68fb      	ldr	r3, [r7, #12]
 80129e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80129ea:	f043 0220 	orr.w	r2, r3, #32
 80129ee:	68fb      	ldr	r3, [r7, #12]
 80129f0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80129f2:	2303      	movs	r3, #3
 80129f4:	e014      	b.n	8012a20 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	9300      	str	r3, [sp, #0]
 80129fa:	68bb      	ldr	r3, [r7, #8]
 80129fc:	2200      	movs	r2, #0
 80129fe:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8012a02:	68f8      	ldr	r0, [r7, #12]
 8012a04:	f7ff fedc 	bl	80127c0 <SPI_WaitFifoStateUntilTimeout>
 8012a08:	4603      	mov	r3, r0
 8012a0a:	2b00      	cmp	r3, #0
 8012a0c:	d007      	beq.n	8012a1e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012a0e:	68fb      	ldr	r3, [r7, #12]
 8012a10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012a12:	f043 0220 	orr.w	r2, r3, #32
 8012a16:	68fb      	ldr	r3, [r7, #12]
 8012a18:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8012a1a:	2303      	movs	r3, #3
 8012a1c:	e000      	b.n	8012a20 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8012a1e:	2300      	movs	r3, #0
}
 8012a20:	4618      	mov	r0, r3
 8012a22:	3710      	adds	r7, #16
 8012a24:	46bd      	mov	sp, r7
 8012a26:	bd80      	pop	{r7, pc}

08012a28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8012a28:	b580      	push	{r7, lr}
 8012a2a:	b082      	sub	sp, #8
 8012a2c:	af00      	add	r7, sp, #0
 8012a2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	d101      	bne.n	8012a3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8012a36:	2301      	movs	r3, #1
 8012a38:	e049      	b.n	8012ace <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012a3a:	687b      	ldr	r3, [r7, #4]
 8012a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012a40:	b2db      	uxtb	r3, r3
 8012a42:	2b00      	cmp	r3, #0
 8012a44:	d106      	bne.n	8012a54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	2200      	movs	r2, #0
 8012a4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8012a4e:	6878      	ldr	r0, [r7, #4]
 8012a50:	f7f5 f990 	bl	8007d74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	2202      	movs	r2, #2
 8012a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	681a      	ldr	r2, [r3, #0]
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	3304      	adds	r3, #4
 8012a64:	4619      	mov	r1, r3
 8012a66:	4610      	mov	r0, r2
 8012a68:	f001 fa58 	bl	8013f1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	2201      	movs	r2, #1
 8012a70:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	2201      	movs	r2, #1
 8012a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	2201      	movs	r2, #1
 8012a80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	2201      	movs	r2, #1
 8012a88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	2201      	movs	r2, #1
 8012a90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	2201      	movs	r2, #1
 8012a98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012a9c:	687b      	ldr	r3, [r7, #4]
 8012a9e:	2201      	movs	r2, #1
 8012aa0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	2201      	movs	r2, #1
 8012aa8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	2201      	movs	r2, #1
 8012ab0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012ab4:	687b      	ldr	r3, [r7, #4]
 8012ab6:	2201      	movs	r2, #1
 8012ab8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	2201      	movs	r2, #1
 8012ac0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	2201      	movs	r2, #1
 8012ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8012acc:	2300      	movs	r3, #0
}
 8012ace:	4618      	mov	r0, r3
 8012ad0:	3708      	adds	r7, #8
 8012ad2:	46bd      	mov	sp, r7
 8012ad4:	bd80      	pop	{r7, pc}

08012ad6 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8012ad6:	b580      	push	{r7, lr}
 8012ad8:	b082      	sub	sp, #8
 8012ada:	af00      	add	r7, sp, #0
 8012adc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	2b00      	cmp	r3, #0
 8012ae2:	d101      	bne.n	8012ae8 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8012ae4:	2301      	movs	r3, #1
 8012ae6:	e049      	b.n	8012b7c <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012aee:	b2db      	uxtb	r3, r3
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	d106      	bne.n	8012b02 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	2200      	movs	r2, #0
 8012af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8012afc:	6878      	ldr	r0, [r7, #4]
 8012afe:	f000 f841 	bl	8012b84 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	2202      	movs	r2, #2
 8012b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	681a      	ldr	r2, [r3, #0]
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	3304      	adds	r3, #4
 8012b12:	4619      	mov	r1, r3
 8012b14:	4610      	mov	r0, r2
 8012b16:	f001 fa01 	bl	8013f1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	2201      	movs	r2, #1
 8012b1e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	2201      	movs	r2, #1
 8012b26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	2201      	movs	r2, #1
 8012b2e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	2201      	movs	r2, #1
 8012b36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	2201      	movs	r2, #1
 8012b3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	2201      	movs	r2, #1
 8012b46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012b4a:	687b      	ldr	r3, [r7, #4]
 8012b4c:	2201      	movs	r2, #1
 8012b4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	2201      	movs	r2, #1
 8012b56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	2201      	movs	r2, #1
 8012b5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012b62:	687b      	ldr	r3, [r7, #4]
 8012b64:	2201      	movs	r2, #1
 8012b66:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8012b6a:	687b      	ldr	r3, [r7, #4]
 8012b6c:	2201      	movs	r2, #1
 8012b6e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	2201      	movs	r2, #1
 8012b76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8012b7a:	2300      	movs	r3, #0
}
 8012b7c:	4618      	mov	r0, r3
 8012b7e:	3708      	adds	r7, #8
 8012b80:	46bd      	mov	sp, r7
 8012b82:	bd80      	pop	{r7, pc}

08012b84 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8012b84:	b480      	push	{r7}
 8012b86:	b083      	sub	sp, #12
 8012b88:	af00      	add	r7, sp, #0
 8012b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8012b8c:	bf00      	nop
 8012b8e:	370c      	adds	r7, #12
 8012b90:	46bd      	mov	sp, r7
 8012b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b96:	4770      	bx	lr

08012b98 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012b98:	b580      	push	{r7, lr}
 8012b9a:	b084      	sub	sp, #16
 8012b9c:	af00      	add	r7, sp, #0
 8012b9e:	6078      	str	r0, [r7, #4]
 8012ba0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012ba2:	2300      	movs	r3, #0
 8012ba4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8012ba6:	683b      	ldr	r3, [r7, #0]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d109      	bne.n	8012bc0 <HAL_TIM_OC_Start_IT+0x28>
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8012bb2:	b2db      	uxtb	r3, r3
 8012bb4:	2b01      	cmp	r3, #1
 8012bb6:	bf14      	ite	ne
 8012bb8:	2301      	movne	r3, #1
 8012bba:	2300      	moveq	r3, #0
 8012bbc:	b2db      	uxtb	r3, r3
 8012bbe:	e03c      	b.n	8012c3a <HAL_TIM_OC_Start_IT+0xa2>
 8012bc0:	683b      	ldr	r3, [r7, #0]
 8012bc2:	2b04      	cmp	r3, #4
 8012bc4:	d109      	bne.n	8012bda <HAL_TIM_OC_Start_IT+0x42>
 8012bc6:	687b      	ldr	r3, [r7, #4]
 8012bc8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8012bcc:	b2db      	uxtb	r3, r3
 8012bce:	2b01      	cmp	r3, #1
 8012bd0:	bf14      	ite	ne
 8012bd2:	2301      	movne	r3, #1
 8012bd4:	2300      	moveq	r3, #0
 8012bd6:	b2db      	uxtb	r3, r3
 8012bd8:	e02f      	b.n	8012c3a <HAL_TIM_OC_Start_IT+0xa2>
 8012bda:	683b      	ldr	r3, [r7, #0]
 8012bdc:	2b08      	cmp	r3, #8
 8012bde:	d109      	bne.n	8012bf4 <HAL_TIM_OC_Start_IT+0x5c>
 8012be0:	687b      	ldr	r3, [r7, #4]
 8012be2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012be6:	b2db      	uxtb	r3, r3
 8012be8:	2b01      	cmp	r3, #1
 8012bea:	bf14      	ite	ne
 8012bec:	2301      	movne	r3, #1
 8012bee:	2300      	moveq	r3, #0
 8012bf0:	b2db      	uxtb	r3, r3
 8012bf2:	e022      	b.n	8012c3a <HAL_TIM_OC_Start_IT+0xa2>
 8012bf4:	683b      	ldr	r3, [r7, #0]
 8012bf6:	2b0c      	cmp	r3, #12
 8012bf8:	d109      	bne.n	8012c0e <HAL_TIM_OC_Start_IT+0x76>
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8012c00:	b2db      	uxtb	r3, r3
 8012c02:	2b01      	cmp	r3, #1
 8012c04:	bf14      	ite	ne
 8012c06:	2301      	movne	r3, #1
 8012c08:	2300      	moveq	r3, #0
 8012c0a:	b2db      	uxtb	r3, r3
 8012c0c:	e015      	b.n	8012c3a <HAL_TIM_OC_Start_IT+0xa2>
 8012c0e:	683b      	ldr	r3, [r7, #0]
 8012c10:	2b10      	cmp	r3, #16
 8012c12:	d109      	bne.n	8012c28 <HAL_TIM_OC_Start_IT+0x90>
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012c1a:	b2db      	uxtb	r3, r3
 8012c1c:	2b01      	cmp	r3, #1
 8012c1e:	bf14      	ite	ne
 8012c20:	2301      	movne	r3, #1
 8012c22:	2300      	moveq	r3, #0
 8012c24:	b2db      	uxtb	r3, r3
 8012c26:	e008      	b.n	8012c3a <HAL_TIM_OC_Start_IT+0xa2>
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8012c2e:	b2db      	uxtb	r3, r3
 8012c30:	2b01      	cmp	r3, #1
 8012c32:	bf14      	ite	ne
 8012c34:	2301      	movne	r3, #1
 8012c36:	2300      	moveq	r3, #0
 8012c38:	b2db      	uxtb	r3, r3
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d001      	beq.n	8012c42 <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8012c3e:	2301      	movs	r3, #1
 8012c40:	e0e7      	b.n	8012e12 <HAL_TIM_OC_Start_IT+0x27a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012c42:	683b      	ldr	r3, [r7, #0]
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d104      	bne.n	8012c52 <HAL_TIM_OC_Start_IT+0xba>
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	2202      	movs	r2, #2
 8012c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012c50:	e023      	b.n	8012c9a <HAL_TIM_OC_Start_IT+0x102>
 8012c52:	683b      	ldr	r3, [r7, #0]
 8012c54:	2b04      	cmp	r3, #4
 8012c56:	d104      	bne.n	8012c62 <HAL_TIM_OC_Start_IT+0xca>
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	2202      	movs	r2, #2
 8012c5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012c60:	e01b      	b.n	8012c9a <HAL_TIM_OC_Start_IT+0x102>
 8012c62:	683b      	ldr	r3, [r7, #0]
 8012c64:	2b08      	cmp	r3, #8
 8012c66:	d104      	bne.n	8012c72 <HAL_TIM_OC_Start_IT+0xda>
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	2202      	movs	r2, #2
 8012c6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012c70:	e013      	b.n	8012c9a <HAL_TIM_OC_Start_IT+0x102>
 8012c72:	683b      	ldr	r3, [r7, #0]
 8012c74:	2b0c      	cmp	r3, #12
 8012c76:	d104      	bne.n	8012c82 <HAL_TIM_OC_Start_IT+0xea>
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	2202      	movs	r2, #2
 8012c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8012c80:	e00b      	b.n	8012c9a <HAL_TIM_OC_Start_IT+0x102>
 8012c82:	683b      	ldr	r3, [r7, #0]
 8012c84:	2b10      	cmp	r3, #16
 8012c86:	d104      	bne.n	8012c92 <HAL_TIM_OC_Start_IT+0xfa>
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	2202      	movs	r2, #2
 8012c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012c90:	e003      	b.n	8012c9a <HAL_TIM_OC_Start_IT+0x102>
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	2202      	movs	r2, #2
 8012c96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 8012c9a:	683b      	ldr	r3, [r7, #0]
 8012c9c:	2b0c      	cmp	r3, #12
 8012c9e:	d841      	bhi.n	8012d24 <HAL_TIM_OC_Start_IT+0x18c>
 8012ca0:	a201      	add	r2, pc, #4	@ (adr r2, 8012ca8 <HAL_TIM_OC_Start_IT+0x110>)
 8012ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ca6:	bf00      	nop
 8012ca8:	08012cdd 	.word	0x08012cdd
 8012cac:	08012d25 	.word	0x08012d25
 8012cb0:	08012d25 	.word	0x08012d25
 8012cb4:	08012d25 	.word	0x08012d25
 8012cb8:	08012cef 	.word	0x08012cef
 8012cbc:	08012d25 	.word	0x08012d25
 8012cc0:	08012d25 	.word	0x08012d25
 8012cc4:	08012d25 	.word	0x08012d25
 8012cc8:	08012d01 	.word	0x08012d01
 8012ccc:	08012d25 	.word	0x08012d25
 8012cd0:	08012d25 	.word	0x08012d25
 8012cd4:	08012d25 	.word	0x08012d25
 8012cd8:	08012d13 	.word	0x08012d13
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8012cdc:	687b      	ldr	r3, [r7, #4]
 8012cde:	681b      	ldr	r3, [r3, #0]
 8012ce0:	68da      	ldr	r2, [r3, #12]
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	681b      	ldr	r3, [r3, #0]
 8012ce6:	f042 0202 	orr.w	r2, r2, #2
 8012cea:	60da      	str	r2, [r3, #12]
      break;
 8012cec:	e01d      	b.n	8012d2a <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	681b      	ldr	r3, [r3, #0]
 8012cf2:	68da      	ldr	r2, [r3, #12]
 8012cf4:	687b      	ldr	r3, [r7, #4]
 8012cf6:	681b      	ldr	r3, [r3, #0]
 8012cf8:	f042 0204 	orr.w	r2, r2, #4
 8012cfc:	60da      	str	r2, [r3, #12]
      break;
 8012cfe:	e014      	b.n	8012d2a <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	681b      	ldr	r3, [r3, #0]
 8012d04:	68da      	ldr	r2, [r3, #12]
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	681b      	ldr	r3, [r3, #0]
 8012d0a:	f042 0208 	orr.w	r2, r2, #8
 8012d0e:	60da      	str	r2, [r3, #12]
      break;
 8012d10:	e00b      	b.n	8012d2a <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	681b      	ldr	r3, [r3, #0]
 8012d16:	68da      	ldr	r2, [r3, #12]
 8012d18:	687b      	ldr	r3, [r7, #4]
 8012d1a:	681b      	ldr	r3, [r3, #0]
 8012d1c:	f042 0210 	orr.w	r2, r2, #16
 8012d20:	60da      	str	r2, [r3, #12]
      break;
 8012d22:	e002      	b.n	8012d2a <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8012d24:	2301      	movs	r3, #1
 8012d26:	73fb      	strb	r3, [r7, #15]
      break;
 8012d28:	bf00      	nop
  }

  if (status == HAL_OK)
 8012d2a:	7bfb      	ldrb	r3, [r7, #15]
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	d16f      	bne.n	8012e10 <HAL_TIM_OC_Start_IT+0x278>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	681b      	ldr	r3, [r3, #0]
 8012d34:	2201      	movs	r2, #1
 8012d36:	6839      	ldr	r1, [r7, #0]
 8012d38:	4618      	mov	r0, r3
 8012d3a:	f001 febd 	bl	8014ab8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	681b      	ldr	r3, [r3, #0]
 8012d42:	4a36      	ldr	r2, [pc, #216]	@ (8012e1c <HAL_TIM_OC_Start_IT+0x284>)
 8012d44:	4293      	cmp	r3, r2
 8012d46:	d013      	beq.n	8012d70 <HAL_TIM_OC_Start_IT+0x1d8>
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	681b      	ldr	r3, [r3, #0]
 8012d4c:	4a34      	ldr	r2, [pc, #208]	@ (8012e20 <HAL_TIM_OC_Start_IT+0x288>)
 8012d4e:	4293      	cmp	r3, r2
 8012d50:	d00e      	beq.n	8012d70 <HAL_TIM_OC_Start_IT+0x1d8>
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	681b      	ldr	r3, [r3, #0]
 8012d56:	4a33      	ldr	r2, [pc, #204]	@ (8012e24 <HAL_TIM_OC_Start_IT+0x28c>)
 8012d58:	4293      	cmp	r3, r2
 8012d5a:	d009      	beq.n	8012d70 <HAL_TIM_OC_Start_IT+0x1d8>
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	681b      	ldr	r3, [r3, #0]
 8012d60:	4a31      	ldr	r2, [pc, #196]	@ (8012e28 <HAL_TIM_OC_Start_IT+0x290>)
 8012d62:	4293      	cmp	r3, r2
 8012d64:	d004      	beq.n	8012d70 <HAL_TIM_OC_Start_IT+0x1d8>
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	681b      	ldr	r3, [r3, #0]
 8012d6a:	4a30      	ldr	r2, [pc, #192]	@ (8012e2c <HAL_TIM_OC_Start_IT+0x294>)
 8012d6c:	4293      	cmp	r3, r2
 8012d6e:	d101      	bne.n	8012d74 <HAL_TIM_OC_Start_IT+0x1dc>
 8012d70:	2301      	movs	r3, #1
 8012d72:	e000      	b.n	8012d76 <HAL_TIM_OC_Start_IT+0x1de>
 8012d74:	2300      	movs	r3, #0
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	d007      	beq.n	8012d8a <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	681b      	ldr	r3, [r3, #0]
 8012d7e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	681b      	ldr	r3, [r3, #0]
 8012d84:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8012d88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	681b      	ldr	r3, [r3, #0]
 8012d8e:	4a23      	ldr	r2, [pc, #140]	@ (8012e1c <HAL_TIM_OC_Start_IT+0x284>)
 8012d90:	4293      	cmp	r3, r2
 8012d92:	d01d      	beq.n	8012dd0 <HAL_TIM_OC_Start_IT+0x238>
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	681b      	ldr	r3, [r3, #0]
 8012d98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012d9c:	d018      	beq.n	8012dd0 <HAL_TIM_OC_Start_IT+0x238>
 8012d9e:	687b      	ldr	r3, [r7, #4]
 8012da0:	681b      	ldr	r3, [r3, #0]
 8012da2:	4a23      	ldr	r2, [pc, #140]	@ (8012e30 <HAL_TIM_OC_Start_IT+0x298>)
 8012da4:	4293      	cmp	r3, r2
 8012da6:	d013      	beq.n	8012dd0 <HAL_TIM_OC_Start_IT+0x238>
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	681b      	ldr	r3, [r3, #0]
 8012dac:	4a21      	ldr	r2, [pc, #132]	@ (8012e34 <HAL_TIM_OC_Start_IT+0x29c>)
 8012dae:	4293      	cmp	r3, r2
 8012db0:	d00e      	beq.n	8012dd0 <HAL_TIM_OC_Start_IT+0x238>
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	681b      	ldr	r3, [r3, #0]
 8012db6:	4a20      	ldr	r2, [pc, #128]	@ (8012e38 <HAL_TIM_OC_Start_IT+0x2a0>)
 8012db8:	4293      	cmp	r3, r2
 8012dba:	d009      	beq.n	8012dd0 <HAL_TIM_OC_Start_IT+0x238>
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	681b      	ldr	r3, [r3, #0]
 8012dc0:	4a17      	ldr	r2, [pc, #92]	@ (8012e20 <HAL_TIM_OC_Start_IT+0x288>)
 8012dc2:	4293      	cmp	r3, r2
 8012dc4:	d004      	beq.n	8012dd0 <HAL_TIM_OC_Start_IT+0x238>
 8012dc6:	687b      	ldr	r3, [r7, #4]
 8012dc8:	681b      	ldr	r3, [r3, #0]
 8012dca:	4a16      	ldr	r2, [pc, #88]	@ (8012e24 <HAL_TIM_OC_Start_IT+0x28c>)
 8012dcc:	4293      	cmp	r3, r2
 8012dce:	d115      	bne.n	8012dfc <HAL_TIM_OC_Start_IT+0x264>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	681b      	ldr	r3, [r3, #0]
 8012dd4:	689a      	ldr	r2, [r3, #8]
 8012dd6:	4b19      	ldr	r3, [pc, #100]	@ (8012e3c <HAL_TIM_OC_Start_IT+0x2a4>)
 8012dd8:	4013      	ands	r3, r2
 8012dda:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012ddc:	68bb      	ldr	r3, [r7, #8]
 8012dde:	2b06      	cmp	r3, #6
 8012de0:	d015      	beq.n	8012e0e <HAL_TIM_OC_Start_IT+0x276>
 8012de2:	68bb      	ldr	r3, [r7, #8]
 8012de4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012de8:	d011      	beq.n	8012e0e <HAL_TIM_OC_Start_IT+0x276>
      {
        __HAL_TIM_ENABLE(htim);
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	681b      	ldr	r3, [r3, #0]
 8012dee:	681a      	ldr	r2, [r3, #0]
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	681b      	ldr	r3, [r3, #0]
 8012df4:	f042 0201 	orr.w	r2, r2, #1
 8012df8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012dfa:	e008      	b.n	8012e0e <HAL_TIM_OC_Start_IT+0x276>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	681a      	ldr	r2, [r3, #0]
 8012e02:	687b      	ldr	r3, [r7, #4]
 8012e04:	681b      	ldr	r3, [r3, #0]
 8012e06:	f042 0201 	orr.w	r2, r2, #1
 8012e0a:	601a      	str	r2, [r3, #0]
 8012e0c:	e000      	b.n	8012e10 <HAL_TIM_OC_Start_IT+0x278>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012e0e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8012e10:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e12:	4618      	mov	r0, r3
 8012e14:	3710      	adds	r7, #16
 8012e16:	46bd      	mov	sp, r7
 8012e18:	bd80      	pop	{r7, pc}
 8012e1a:	bf00      	nop
 8012e1c:	40012c00 	.word	0x40012c00
 8012e20:	40013400 	.word	0x40013400
 8012e24:	40014000 	.word	0x40014000
 8012e28:	40014400 	.word	0x40014400
 8012e2c:	40014800 	.word	0x40014800
 8012e30:	40000400 	.word	0x40000400
 8012e34:	40000800 	.word	0x40000800
 8012e38:	40000c00 	.word	0x40000c00
 8012e3c:	00010007 	.word	0x00010007

08012e40 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012e40:	b580      	push	{r7, lr}
 8012e42:	b084      	sub	sp, #16
 8012e44:	af00      	add	r7, sp, #0
 8012e46:	6078      	str	r0, [r7, #4]
 8012e48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012e4a:	2300      	movs	r3, #0
 8012e4c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8012e4e:	683b      	ldr	r3, [r7, #0]
 8012e50:	2b0c      	cmp	r3, #12
 8012e52:	d841      	bhi.n	8012ed8 <HAL_TIM_OC_Stop_IT+0x98>
 8012e54:	a201      	add	r2, pc, #4	@ (adr r2, 8012e5c <HAL_TIM_OC_Stop_IT+0x1c>)
 8012e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e5a:	bf00      	nop
 8012e5c:	08012e91 	.word	0x08012e91
 8012e60:	08012ed9 	.word	0x08012ed9
 8012e64:	08012ed9 	.word	0x08012ed9
 8012e68:	08012ed9 	.word	0x08012ed9
 8012e6c:	08012ea3 	.word	0x08012ea3
 8012e70:	08012ed9 	.word	0x08012ed9
 8012e74:	08012ed9 	.word	0x08012ed9
 8012e78:	08012ed9 	.word	0x08012ed9
 8012e7c:	08012eb5 	.word	0x08012eb5
 8012e80:	08012ed9 	.word	0x08012ed9
 8012e84:	08012ed9 	.word	0x08012ed9
 8012e88:	08012ed9 	.word	0x08012ed9
 8012e8c:	08012ec7 	.word	0x08012ec7
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	681b      	ldr	r3, [r3, #0]
 8012e94:	68da      	ldr	r2, [r3, #12]
 8012e96:	687b      	ldr	r3, [r7, #4]
 8012e98:	681b      	ldr	r3, [r3, #0]
 8012e9a:	f022 0202 	bic.w	r2, r2, #2
 8012e9e:	60da      	str	r2, [r3, #12]
      break;
 8012ea0:	e01d      	b.n	8012ede <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	681b      	ldr	r3, [r3, #0]
 8012ea6:	68da      	ldr	r2, [r3, #12]
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	681b      	ldr	r3, [r3, #0]
 8012eac:	f022 0204 	bic.w	r2, r2, #4
 8012eb0:	60da      	str	r2, [r3, #12]
      break;
 8012eb2:	e014      	b.n	8012ede <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	681b      	ldr	r3, [r3, #0]
 8012eb8:	68da      	ldr	r2, [r3, #12]
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	681b      	ldr	r3, [r3, #0]
 8012ebe:	f022 0208 	bic.w	r2, r2, #8
 8012ec2:	60da      	str	r2, [r3, #12]
      break;
 8012ec4:	e00b      	b.n	8012ede <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	681b      	ldr	r3, [r3, #0]
 8012eca:	68da      	ldr	r2, [r3, #12]
 8012ecc:	687b      	ldr	r3, [r7, #4]
 8012ece:	681b      	ldr	r3, [r3, #0]
 8012ed0:	f022 0210 	bic.w	r2, r2, #16
 8012ed4:	60da      	str	r2, [r3, #12]
      break;
 8012ed6:	e002      	b.n	8012ede <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8012ed8:	2301      	movs	r3, #1
 8012eda:	73fb      	strb	r3, [r7, #15]
      break;
 8012edc:	bf00      	nop
  }

  if (status == HAL_OK)
 8012ede:	7bfb      	ldrb	r3, [r7, #15]
 8012ee0:	2b00      	cmp	r3, #0
 8012ee2:	f040 8081 	bne.w	8012fe8 <HAL_TIM_OC_Stop_IT+0x1a8>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	681b      	ldr	r3, [r3, #0]
 8012eea:	2200      	movs	r2, #0
 8012eec:	6839      	ldr	r1, [r7, #0]
 8012eee:	4618      	mov	r0, r3
 8012ef0:	f001 fde2 	bl	8014ab8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	4a3e      	ldr	r2, [pc, #248]	@ (8012ff4 <HAL_TIM_OC_Stop_IT+0x1b4>)
 8012efa:	4293      	cmp	r3, r2
 8012efc:	d013      	beq.n	8012f26 <HAL_TIM_OC_Stop_IT+0xe6>
 8012efe:	687b      	ldr	r3, [r7, #4]
 8012f00:	681b      	ldr	r3, [r3, #0]
 8012f02:	4a3d      	ldr	r2, [pc, #244]	@ (8012ff8 <HAL_TIM_OC_Stop_IT+0x1b8>)
 8012f04:	4293      	cmp	r3, r2
 8012f06:	d00e      	beq.n	8012f26 <HAL_TIM_OC_Stop_IT+0xe6>
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	681b      	ldr	r3, [r3, #0]
 8012f0c:	4a3b      	ldr	r2, [pc, #236]	@ (8012ffc <HAL_TIM_OC_Stop_IT+0x1bc>)
 8012f0e:	4293      	cmp	r3, r2
 8012f10:	d009      	beq.n	8012f26 <HAL_TIM_OC_Stop_IT+0xe6>
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	681b      	ldr	r3, [r3, #0]
 8012f16:	4a3a      	ldr	r2, [pc, #232]	@ (8013000 <HAL_TIM_OC_Stop_IT+0x1c0>)
 8012f18:	4293      	cmp	r3, r2
 8012f1a:	d004      	beq.n	8012f26 <HAL_TIM_OC_Stop_IT+0xe6>
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	4a38      	ldr	r2, [pc, #224]	@ (8013004 <HAL_TIM_OC_Stop_IT+0x1c4>)
 8012f22:	4293      	cmp	r3, r2
 8012f24:	d101      	bne.n	8012f2a <HAL_TIM_OC_Stop_IT+0xea>
 8012f26:	2301      	movs	r3, #1
 8012f28:	e000      	b.n	8012f2c <HAL_TIM_OC_Stop_IT+0xec>
 8012f2a:	2300      	movs	r3, #0
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	d017      	beq.n	8012f60 <HAL_TIM_OC_Stop_IT+0x120>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	681b      	ldr	r3, [r3, #0]
 8012f34:	6a1a      	ldr	r2, [r3, #32]
 8012f36:	f241 1311 	movw	r3, #4369	@ 0x1111
 8012f3a:	4013      	ands	r3, r2
 8012f3c:	2b00      	cmp	r3, #0
 8012f3e:	d10f      	bne.n	8012f60 <HAL_TIM_OC_Stop_IT+0x120>
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	681b      	ldr	r3, [r3, #0]
 8012f44:	6a1a      	ldr	r2, [r3, #32]
 8012f46:	f240 4344 	movw	r3, #1092	@ 0x444
 8012f4a:	4013      	ands	r3, r2
 8012f4c:	2b00      	cmp	r3, #0
 8012f4e:	d107      	bne.n	8012f60 <HAL_TIM_OC_Stop_IT+0x120>
 8012f50:	687b      	ldr	r3, [r7, #4]
 8012f52:	681b      	ldr	r3, [r3, #0]
 8012f54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012f56:	687b      	ldr	r3, [r7, #4]
 8012f58:	681b      	ldr	r3, [r3, #0]
 8012f5a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8012f5e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	681b      	ldr	r3, [r3, #0]
 8012f64:	6a1a      	ldr	r2, [r3, #32]
 8012f66:	f241 1311 	movw	r3, #4369	@ 0x1111
 8012f6a:	4013      	ands	r3, r2
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	d10f      	bne.n	8012f90 <HAL_TIM_OC_Stop_IT+0x150>
 8012f70:	687b      	ldr	r3, [r7, #4]
 8012f72:	681b      	ldr	r3, [r3, #0]
 8012f74:	6a1a      	ldr	r2, [r3, #32]
 8012f76:	f240 4344 	movw	r3, #1092	@ 0x444
 8012f7a:	4013      	ands	r3, r2
 8012f7c:	2b00      	cmp	r3, #0
 8012f7e:	d107      	bne.n	8012f90 <HAL_TIM_OC_Stop_IT+0x150>
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	681b      	ldr	r3, [r3, #0]
 8012f84:	681a      	ldr	r2, [r3, #0]
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	681b      	ldr	r3, [r3, #0]
 8012f8a:	f022 0201 	bic.w	r2, r2, #1
 8012f8e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012f90:	683b      	ldr	r3, [r7, #0]
 8012f92:	2b00      	cmp	r3, #0
 8012f94:	d104      	bne.n	8012fa0 <HAL_TIM_OC_Stop_IT+0x160>
 8012f96:	687b      	ldr	r3, [r7, #4]
 8012f98:	2201      	movs	r2, #1
 8012f9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012f9e:	e023      	b.n	8012fe8 <HAL_TIM_OC_Stop_IT+0x1a8>
 8012fa0:	683b      	ldr	r3, [r7, #0]
 8012fa2:	2b04      	cmp	r3, #4
 8012fa4:	d104      	bne.n	8012fb0 <HAL_TIM_OC_Stop_IT+0x170>
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	2201      	movs	r2, #1
 8012faa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012fae:	e01b      	b.n	8012fe8 <HAL_TIM_OC_Stop_IT+0x1a8>
 8012fb0:	683b      	ldr	r3, [r7, #0]
 8012fb2:	2b08      	cmp	r3, #8
 8012fb4:	d104      	bne.n	8012fc0 <HAL_TIM_OC_Stop_IT+0x180>
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	2201      	movs	r2, #1
 8012fba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012fbe:	e013      	b.n	8012fe8 <HAL_TIM_OC_Stop_IT+0x1a8>
 8012fc0:	683b      	ldr	r3, [r7, #0]
 8012fc2:	2b0c      	cmp	r3, #12
 8012fc4:	d104      	bne.n	8012fd0 <HAL_TIM_OC_Stop_IT+0x190>
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	2201      	movs	r2, #1
 8012fca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8012fce:	e00b      	b.n	8012fe8 <HAL_TIM_OC_Stop_IT+0x1a8>
 8012fd0:	683b      	ldr	r3, [r7, #0]
 8012fd2:	2b10      	cmp	r3, #16
 8012fd4:	d104      	bne.n	8012fe0 <HAL_TIM_OC_Stop_IT+0x1a0>
 8012fd6:	687b      	ldr	r3, [r7, #4]
 8012fd8:	2201      	movs	r2, #1
 8012fda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012fde:	e003      	b.n	8012fe8 <HAL_TIM_OC_Stop_IT+0x1a8>
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	2201      	movs	r2, #1
 8012fe4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 8012fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8012fea:	4618      	mov	r0, r3
 8012fec:	3710      	adds	r7, #16
 8012fee:	46bd      	mov	sp, r7
 8012ff0:	bd80      	pop	{r7, pc}
 8012ff2:	bf00      	nop
 8012ff4:	40012c00 	.word	0x40012c00
 8012ff8:	40013400 	.word	0x40013400
 8012ffc:	40014000 	.word	0x40014000
 8013000:	40014400 	.word	0x40014400
 8013004:	40014800 	.word	0x40014800

08013008 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8013008:	b580      	push	{r7, lr}
 801300a:	b082      	sub	sp, #8
 801300c:	af00      	add	r7, sp, #0
 801300e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8013010:	687b      	ldr	r3, [r7, #4]
 8013012:	2b00      	cmp	r3, #0
 8013014:	d101      	bne.n	801301a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8013016:	2301      	movs	r3, #1
 8013018:	e049      	b.n	80130ae <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801301a:	687b      	ldr	r3, [r7, #4]
 801301c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8013020:	b2db      	uxtb	r3, r3
 8013022:	2b00      	cmp	r3, #0
 8013024:	d106      	bne.n	8013034 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	2200      	movs	r2, #0
 801302a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801302e:	6878      	ldr	r0, [r7, #4]
 8013030:	f7f4 fe40 	bl	8007cb4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	2202      	movs	r2, #2
 8013038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	681a      	ldr	r2, [r3, #0]
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	3304      	adds	r3, #4
 8013044:	4619      	mov	r1, r3
 8013046:	4610      	mov	r0, r2
 8013048:	f000 ff68 	bl	8013f1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	2201      	movs	r2, #1
 8013050:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	2201      	movs	r2, #1
 8013058:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	2201      	movs	r2, #1
 8013060:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	2201      	movs	r2, #1
 8013068:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	2201      	movs	r2, #1
 8013070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8013074:	687b      	ldr	r3, [r7, #4]
 8013076:	2201      	movs	r2, #1
 8013078:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	2201      	movs	r2, #1
 8013080:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	2201      	movs	r2, #1
 8013088:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	2201      	movs	r2, #1
 8013090:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013094:	687b      	ldr	r3, [r7, #4]
 8013096:	2201      	movs	r2, #1
 8013098:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	2201      	movs	r2, #1
 80130a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	2201      	movs	r2, #1
 80130a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80130ac:	2300      	movs	r3, #0
}
 80130ae:	4618      	mov	r0, r3
 80130b0:	3708      	adds	r7, #8
 80130b2:	46bd      	mov	sp, r7
 80130b4:	bd80      	pop	{r7, pc}
	...

080130b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80130b8:	b580      	push	{r7, lr}
 80130ba:	b084      	sub	sp, #16
 80130bc:	af00      	add	r7, sp, #0
 80130be:	6078      	str	r0, [r7, #4]
 80130c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80130c2:	683b      	ldr	r3, [r7, #0]
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	d109      	bne.n	80130dc <HAL_TIM_PWM_Start+0x24>
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80130ce:	b2db      	uxtb	r3, r3
 80130d0:	2b01      	cmp	r3, #1
 80130d2:	bf14      	ite	ne
 80130d4:	2301      	movne	r3, #1
 80130d6:	2300      	moveq	r3, #0
 80130d8:	b2db      	uxtb	r3, r3
 80130da:	e03c      	b.n	8013156 <HAL_TIM_PWM_Start+0x9e>
 80130dc:	683b      	ldr	r3, [r7, #0]
 80130de:	2b04      	cmp	r3, #4
 80130e0:	d109      	bne.n	80130f6 <HAL_TIM_PWM_Start+0x3e>
 80130e2:	687b      	ldr	r3, [r7, #4]
 80130e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80130e8:	b2db      	uxtb	r3, r3
 80130ea:	2b01      	cmp	r3, #1
 80130ec:	bf14      	ite	ne
 80130ee:	2301      	movne	r3, #1
 80130f0:	2300      	moveq	r3, #0
 80130f2:	b2db      	uxtb	r3, r3
 80130f4:	e02f      	b.n	8013156 <HAL_TIM_PWM_Start+0x9e>
 80130f6:	683b      	ldr	r3, [r7, #0]
 80130f8:	2b08      	cmp	r3, #8
 80130fa:	d109      	bne.n	8013110 <HAL_TIM_PWM_Start+0x58>
 80130fc:	687b      	ldr	r3, [r7, #4]
 80130fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8013102:	b2db      	uxtb	r3, r3
 8013104:	2b01      	cmp	r3, #1
 8013106:	bf14      	ite	ne
 8013108:	2301      	movne	r3, #1
 801310a:	2300      	moveq	r3, #0
 801310c:	b2db      	uxtb	r3, r3
 801310e:	e022      	b.n	8013156 <HAL_TIM_PWM_Start+0x9e>
 8013110:	683b      	ldr	r3, [r7, #0]
 8013112:	2b0c      	cmp	r3, #12
 8013114:	d109      	bne.n	801312a <HAL_TIM_PWM_Start+0x72>
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801311c:	b2db      	uxtb	r3, r3
 801311e:	2b01      	cmp	r3, #1
 8013120:	bf14      	ite	ne
 8013122:	2301      	movne	r3, #1
 8013124:	2300      	moveq	r3, #0
 8013126:	b2db      	uxtb	r3, r3
 8013128:	e015      	b.n	8013156 <HAL_TIM_PWM_Start+0x9e>
 801312a:	683b      	ldr	r3, [r7, #0]
 801312c:	2b10      	cmp	r3, #16
 801312e:	d109      	bne.n	8013144 <HAL_TIM_PWM_Start+0x8c>
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013136:	b2db      	uxtb	r3, r3
 8013138:	2b01      	cmp	r3, #1
 801313a:	bf14      	ite	ne
 801313c:	2301      	movne	r3, #1
 801313e:	2300      	moveq	r3, #0
 8013140:	b2db      	uxtb	r3, r3
 8013142:	e008      	b.n	8013156 <HAL_TIM_PWM_Start+0x9e>
 8013144:	687b      	ldr	r3, [r7, #4]
 8013146:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801314a:	b2db      	uxtb	r3, r3
 801314c:	2b01      	cmp	r3, #1
 801314e:	bf14      	ite	ne
 8013150:	2301      	movne	r3, #1
 8013152:	2300      	moveq	r3, #0
 8013154:	b2db      	uxtb	r3, r3
 8013156:	2b00      	cmp	r3, #0
 8013158:	d001      	beq.n	801315e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 801315a:	2301      	movs	r3, #1
 801315c:	e09c      	b.n	8013298 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801315e:	683b      	ldr	r3, [r7, #0]
 8013160:	2b00      	cmp	r3, #0
 8013162:	d104      	bne.n	801316e <HAL_TIM_PWM_Start+0xb6>
 8013164:	687b      	ldr	r3, [r7, #4]
 8013166:	2202      	movs	r2, #2
 8013168:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801316c:	e023      	b.n	80131b6 <HAL_TIM_PWM_Start+0xfe>
 801316e:	683b      	ldr	r3, [r7, #0]
 8013170:	2b04      	cmp	r3, #4
 8013172:	d104      	bne.n	801317e <HAL_TIM_PWM_Start+0xc6>
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	2202      	movs	r2, #2
 8013178:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801317c:	e01b      	b.n	80131b6 <HAL_TIM_PWM_Start+0xfe>
 801317e:	683b      	ldr	r3, [r7, #0]
 8013180:	2b08      	cmp	r3, #8
 8013182:	d104      	bne.n	801318e <HAL_TIM_PWM_Start+0xd6>
 8013184:	687b      	ldr	r3, [r7, #4]
 8013186:	2202      	movs	r2, #2
 8013188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801318c:	e013      	b.n	80131b6 <HAL_TIM_PWM_Start+0xfe>
 801318e:	683b      	ldr	r3, [r7, #0]
 8013190:	2b0c      	cmp	r3, #12
 8013192:	d104      	bne.n	801319e <HAL_TIM_PWM_Start+0xe6>
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	2202      	movs	r2, #2
 8013198:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801319c:	e00b      	b.n	80131b6 <HAL_TIM_PWM_Start+0xfe>
 801319e:	683b      	ldr	r3, [r7, #0]
 80131a0:	2b10      	cmp	r3, #16
 80131a2:	d104      	bne.n	80131ae <HAL_TIM_PWM_Start+0xf6>
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	2202      	movs	r2, #2
 80131a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80131ac:	e003      	b.n	80131b6 <HAL_TIM_PWM_Start+0xfe>
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	2202      	movs	r2, #2
 80131b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	681b      	ldr	r3, [r3, #0]
 80131ba:	2201      	movs	r2, #1
 80131bc:	6839      	ldr	r1, [r7, #0]
 80131be:	4618      	mov	r0, r3
 80131c0:	f001 fc7a 	bl	8014ab8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80131c4:	687b      	ldr	r3, [r7, #4]
 80131c6:	681b      	ldr	r3, [r3, #0]
 80131c8:	4a35      	ldr	r2, [pc, #212]	@ (80132a0 <HAL_TIM_PWM_Start+0x1e8>)
 80131ca:	4293      	cmp	r3, r2
 80131cc:	d013      	beq.n	80131f6 <HAL_TIM_PWM_Start+0x13e>
 80131ce:	687b      	ldr	r3, [r7, #4]
 80131d0:	681b      	ldr	r3, [r3, #0]
 80131d2:	4a34      	ldr	r2, [pc, #208]	@ (80132a4 <HAL_TIM_PWM_Start+0x1ec>)
 80131d4:	4293      	cmp	r3, r2
 80131d6:	d00e      	beq.n	80131f6 <HAL_TIM_PWM_Start+0x13e>
 80131d8:	687b      	ldr	r3, [r7, #4]
 80131da:	681b      	ldr	r3, [r3, #0]
 80131dc:	4a32      	ldr	r2, [pc, #200]	@ (80132a8 <HAL_TIM_PWM_Start+0x1f0>)
 80131de:	4293      	cmp	r3, r2
 80131e0:	d009      	beq.n	80131f6 <HAL_TIM_PWM_Start+0x13e>
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	681b      	ldr	r3, [r3, #0]
 80131e6:	4a31      	ldr	r2, [pc, #196]	@ (80132ac <HAL_TIM_PWM_Start+0x1f4>)
 80131e8:	4293      	cmp	r3, r2
 80131ea:	d004      	beq.n	80131f6 <HAL_TIM_PWM_Start+0x13e>
 80131ec:	687b      	ldr	r3, [r7, #4]
 80131ee:	681b      	ldr	r3, [r3, #0]
 80131f0:	4a2f      	ldr	r2, [pc, #188]	@ (80132b0 <HAL_TIM_PWM_Start+0x1f8>)
 80131f2:	4293      	cmp	r3, r2
 80131f4:	d101      	bne.n	80131fa <HAL_TIM_PWM_Start+0x142>
 80131f6:	2301      	movs	r3, #1
 80131f8:	e000      	b.n	80131fc <HAL_TIM_PWM_Start+0x144>
 80131fa:	2300      	movs	r3, #0
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d007      	beq.n	8013210 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	681b      	ldr	r3, [r3, #0]
 8013204:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	681b      	ldr	r3, [r3, #0]
 801320a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801320e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	681b      	ldr	r3, [r3, #0]
 8013214:	4a22      	ldr	r2, [pc, #136]	@ (80132a0 <HAL_TIM_PWM_Start+0x1e8>)
 8013216:	4293      	cmp	r3, r2
 8013218:	d01d      	beq.n	8013256 <HAL_TIM_PWM_Start+0x19e>
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	681b      	ldr	r3, [r3, #0]
 801321e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013222:	d018      	beq.n	8013256 <HAL_TIM_PWM_Start+0x19e>
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	681b      	ldr	r3, [r3, #0]
 8013228:	4a22      	ldr	r2, [pc, #136]	@ (80132b4 <HAL_TIM_PWM_Start+0x1fc>)
 801322a:	4293      	cmp	r3, r2
 801322c:	d013      	beq.n	8013256 <HAL_TIM_PWM_Start+0x19e>
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	681b      	ldr	r3, [r3, #0]
 8013232:	4a21      	ldr	r2, [pc, #132]	@ (80132b8 <HAL_TIM_PWM_Start+0x200>)
 8013234:	4293      	cmp	r3, r2
 8013236:	d00e      	beq.n	8013256 <HAL_TIM_PWM_Start+0x19e>
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	681b      	ldr	r3, [r3, #0]
 801323c:	4a1f      	ldr	r2, [pc, #124]	@ (80132bc <HAL_TIM_PWM_Start+0x204>)
 801323e:	4293      	cmp	r3, r2
 8013240:	d009      	beq.n	8013256 <HAL_TIM_PWM_Start+0x19e>
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	681b      	ldr	r3, [r3, #0]
 8013246:	4a17      	ldr	r2, [pc, #92]	@ (80132a4 <HAL_TIM_PWM_Start+0x1ec>)
 8013248:	4293      	cmp	r3, r2
 801324a:	d004      	beq.n	8013256 <HAL_TIM_PWM_Start+0x19e>
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	681b      	ldr	r3, [r3, #0]
 8013250:	4a15      	ldr	r2, [pc, #84]	@ (80132a8 <HAL_TIM_PWM_Start+0x1f0>)
 8013252:	4293      	cmp	r3, r2
 8013254:	d115      	bne.n	8013282 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	681b      	ldr	r3, [r3, #0]
 801325a:	689a      	ldr	r2, [r3, #8]
 801325c:	4b18      	ldr	r3, [pc, #96]	@ (80132c0 <HAL_TIM_PWM_Start+0x208>)
 801325e:	4013      	ands	r3, r2
 8013260:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013262:	68fb      	ldr	r3, [r7, #12]
 8013264:	2b06      	cmp	r3, #6
 8013266:	d015      	beq.n	8013294 <HAL_TIM_PWM_Start+0x1dc>
 8013268:	68fb      	ldr	r3, [r7, #12]
 801326a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801326e:	d011      	beq.n	8013294 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8013270:	687b      	ldr	r3, [r7, #4]
 8013272:	681b      	ldr	r3, [r3, #0]
 8013274:	681a      	ldr	r2, [r3, #0]
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	681b      	ldr	r3, [r3, #0]
 801327a:	f042 0201 	orr.w	r2, r2, #1
 801327e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013280:	e008      	b.n	8013294 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8013282:	687b      	ldr	r3, [r7, #4]
 8013284:	681b      	ldr	r3, [r3, #0]
 8013286:	681a      	ldr	r2, [r3, #0]
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	681b      	ldr	r3, [r3, #0]
 801328c:	f042 0201 	orr.w	r2, r2, #1
 8013290:	601a      	str	r2, [r3, #0]
 8013292:	e000      	b.n	8013296 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013294:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8013296:	2300      	movs	r3, #0
}
 8013298:	4618      	mov	r0, r3
 801329a:	3710      	adds	r7, #16
 801329c:	46bd      	mov	sp, r7
 801329e:	bd80      	pop	{r7, pc}
 80132a0:	40012c00 	.word	0x40012c00
 80132a4:	40013400 	.word	0x40013400
 80132a8:	40014000 	.word	0x40014000
 80132ac:	40014400 	.word	0x40014400
 80132b0:	40014800 	.word	0x40014800
 80132b4:	40000400 	.word	0x40000400
 80132b8:	40000800 	.word	0x40000800
 80132bc:	40000c00 	.word	0x40000c00
 80132c0:	00010007 	.word	0x00010007

080132c4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80132c4:	b580      	push	{r7, lr}
 80132c6:	b082      	sub	sp, #8
 80132c8:	af00      	add	r7, sp, #0
 80132ca:	6078      	str	r0, [r7, #4]
 80132cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80132ce:	687b      	ldr	r3, [r7, #4]
 80132d0:	681b      	ldr	r3, [r3, #0]
 80132d2:	2200      	movs	r2, #0
 80132d4:	6839      	ldr	r1, [r7, #0]
 80132d6:	4618      	mov	r0, r3
 80132d8:	f001 fbee 	bl	8014ab8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	681b      	ldr	r3, [r3, #0]
 80132e0:	4a3e      	ldr	r2, [pc, #248]	@ (80133dc <HAL_TIM_PWM_Stop+0x118>)
 80132e2:	4293      	cmp	r3, r2
 80132e4:	d013      	beq.n	801330e <HAL_TIM_PWM_Stop+0x4a>
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	681b      	ldr	r3, [r3, #0]
 80132ea:	4a3d      	ldr	r2, [pc, #244]	@ (80133e0 <HAL_TIM_PWM_Stop+0x11c>)
 80132ec:	4293      	cmp	r3, r2
 80132ee:	d00e      	beq.n	801330e <HAL_TIM_PWM_Stop+0x4a>
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	681b      	ldr	r3, [r3, #0]
 80132f4:	4a3b      	ldr	r2, [pc, #236]	@ (80133e4 <HAL_TIM_PWM_Stop+0x120>)
 80132f6:	4293      	cmp	r3, r2
 80132f8:	d009      	beq.n	801330e <HAL_TIM_PWM_Stop+0x4a>
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	681b      	ldr	r3, [r3, #0]
 80132fe:	4a3a      	ldr	r2, [pc, #232]	@ (80133e8 <HAL_TIM_PWM_Stop+0x124>)
 8013300:	4293      	cmp	r3, r2
 8013302:	d004      	beq.n	801330e <HAL_TIM_PWM_Stop+0x4a>
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	4a38      	ldr	r2, [pc, #224]	@ (80133ec <HAL_TIM_PWM_Stop+0x128>)
 801330a:	4293      	cmp	r3, r2
 801330c:	d101      	bne.n	8013312 <HAL_TIM_PWM_Stop+0x4e>
 801330e:	2301      	movs	r3, #1
 8013310:	e000      	b.n	8013314 <HAL_TIM_PWM_Stop+0x50>
 8013312:	2300      	movs	r3, #0
 8013314:	2b00      	cmp	r3, #0
 8013316:	d017      	beq.n	8013348 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	681b      	ldr	r3, [r3, #0]
 801331c:	6a1a      	ldr	r2, [r3, #32]
 801331e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8013322:	4013      	ands	r3, r2
 8013324:	2b00      	cmp	r3, #0
 8013326:	d10f      	bne.n	8013348 <HAL_TIM_PWM_Stop+0x84>
 8013328:	687b      	ldr	r3, [r7, #4]
 801332a:	681b      	ldr	r3, [r3, #0]
 801332c:	6a1a      	ldr	r2, [r3, #32]
 801332e:	f240 4344 	movw	r3, #1092	@ 0x444
 8013332:	4013      	ands	r3, r2
 8013334:	2b00      	cmp	r3, #0
 8013336:	d107      	bne.n	8013348 <HAL_TIM_PWM_Stop+0x84>
 8013338:	687b      	ldr	r3, [r7, #4]
 801333a:	681b      	ldr	r3, [r3, #0]
 801333c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	681b      	ldr	r3, [r3, #0]
 8013342:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8013346:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	681b      	ldr	r3, [r3, #0]
 801334c:	6a1a      	ldr	r2, [r3, #32]
 801334e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8013352:	4013      	ands	r3, r2
 8013354:	2b00      	cmp	r3, #0
 8013356:	d10f      	bne.n	8013378 <HAL_TIM_PWM_Stop+0xb4>
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	681b      	ldr	r3, [r3, #0]
 801335c:	6a1a      	ldr	r2, [r3, #32]
 801335e:	f240 4344 	movw	r3, #1092	@ 0x444
 8013362:	4013      	ands	r3, r2
 8013364:	2b00      	cmp	r3, #0
 8013366:	d107      	bne.n	8013378 <HAL_TIM_PWM_Stop+0xb4>
 8013368:	687b      	ldr	r3, [r7, #4]
 801336a:	681b      	ldr	r3, [r3, #0]
 801336c:	681a      	ldr	r2, [r3, #0]
 801336e:	687b      	ldr	r3, [r7, #4]
 8013370:	681b      	ldr	r3, [r3, #0]
 8013372:	f022 0201 	bic.w	r2, r2, #1
 8013376:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8013378:	683b      	ldr	r3, [r7, #0]
 801337a:	2b00      	cmp	r3, #0
 801337c:	d104      	bne.n	8013388 <HAL_TIM_PWM_Stop+0xc4>
 801337e:	687b      	ldr	r3, [r7, #4]
 8013380:	2201      	movs	r2, #1
 8013382:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8013386:	e023      	b.n	80133d0 <HAL_TIM_PWM_Stop+0x10c>
 8013388:	683b      	ldr	r3, [r7, #0]
 801338a:	2b04      	cmp	r3, #4
 801338c:	d104      	bne.n	8013398 <HAL_TIM_PWM_Stop+0xd4>
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	2201      	movs	r2, #1
 8013392:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8013396:	e01b      	b.n	80133d0 <HAL_TIM_PWM_Stop+0x10c>
 8013398:	683b      	ldr	r3, [r7, #0]
 801339a:	2b08      	cmp	r3, #8
 801339c:	d104      	bne.n	80133a8 <HAL_TIM_PWM_Stop+0xe4>
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	2201      	movs	r2, #1
 80133a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80133a6:	e013      	b.n	80133d0 <HAL_TIM_PWM_Stop+0x10c>
 80133a8:	683b      	ldr	r3, [r7, #0]
 80133aa:	2b0c      	cmp	r3, #12
 80133ac:	d104      	bne.n	80133b8 <HAL_TIM_PWM_Stop+0xf4>
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	2201      	movs	r2, #1
 80133b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80133b6:	e00b      	b.n	80133d0 <HAL_TIM_PWM_Stop+0x10c>
 80133b8:	683b      	ldr	r3, [r7, #0]
 80133ba:	2b10      	cmp	r3, #16
 80133bc:	d104      	bne.n	80133c8 <HAL_TIM_PWM_Stop+0x104>
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	2201      	movs	r2, #1
 80133c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80133c6:	e003      	b.n	80133d0 <HAL_TIM_PWM_Stop+0x10c>
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	2201      	movs	r2, #1
 80133cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80133d0:	2300      	movs	r3, #0
}
 80133d2:	4618      	mov	r0, r3
 80133d4:	3708      	adds	r7, #8
 80133d6:	46bd      	mov	sp, r7
 80133d8:	bd80      	pop	{r7, pc}
 80133da:	bf00      	nop
 80133dc:	40012c00 	.word	0x40012c00
 80133e0:	40013400 	.word	0x40013400
 80133e4:	40014000 	.word	0x40014000
 80133e8:	40014400 	.word	0x40014400
 80133ec:	40014800 	.word	0x40014800

080133f0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80133f0:	b580      	push	{r7, lr}
 80133f2:	b082      	sub	sp, #8
 80133f4:	af00      	add	r7, sp, #0
 80133f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	d101      	bne.n	8013402 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80133fe:	2301      	movs	r3, #1
 8013400:	e049      	b.n	8013496 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8013408:	b2db      	uxtb	r3, r3
 801340a:	2b00      	cmp	r3, #0
 801340c:	d106      	bne.n	801341c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	2200      	movs	r2, #0
 8013412:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8013416:	6878      	ldr	r0, [r7, #4]
 8013418:	f7f4 fc6c 	bl	8007cf4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	2202      	movs	r2, #2
 8013420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8013424:	687b      	ldr	r3, [r7, #4]
 8013426:	681a      	ldr	r2, [r3, #0]
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	3304      	adds	r3, #4
 801342c:	4619      	mov	r1, r3
 801342e:	4610      	mov	r0, r2
 8013430:	f000 fd74 	bl	8013f1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8013434:	687b      	ldr	r3, [r7, #4]
 8013436:	2201      	movs	r2, #1
 8013438:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	2201      	movs	r2, #1
 8013440:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	2201      	movs	r2, #1
 8013448:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	2201      	movs	r2, #1
 8013450:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8013454:	687b      	ldr	r3, [r7, #4]
 8013456:	2201      	movs	r2, #1
 8013458:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	2201      	movs	r2, #1
 8013460:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	2201      	movs	r2, #1
 8013468:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801346c:	687b      	ldr	r3, [r7, #4]
 801346e:	2201      	movs	r2, #1
 8013470:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	2201      	movs	r2, #1
 8013478:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	2201      	movs	r2, #1
 8013480:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8013484:	687b      	ldr	r3, [r7, #4]
 8013486:	2201      	movs	r2, #1
 8013488:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	2201      	movs	r2, #1
 8013490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8013494:	2300      	movs	r3, #0
}
 8013496:	4618      	mov	r0, r3
 8013498:	3708      	adds	r7, #8
 801349a:	46bd      	mov	sp, r7
 801349c:	bd80      	pop	{r7, pc}
	...

080134a0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80134a0:	b580      	push	{r7, lr}
 80134a2:	b084      	sub	sp, #16
 80134a4:	af00      	add	r7, sp, #0
 80134a6:	6078      	str	r0, [r7, #4]
 80134a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80134aa:	2300      	movs	r3, #0
 80134ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80134ae:	683b      	ldr	r3, [r7, #0]
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	d104      	bne.n	80134be <HAL_TIM_IC_Start_IT+0x1e>
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80134ba:	b2db      	uxtb	r3, r3
 80134bc:	e023      	b.n	8013506 <HAL_TIM_IC_Start_IT+0x66>
 80134be:	683b      	ldr	r3, [r7, #0]
 80134c0:	2b04      	cmp	r3, #4
 80134c2:	d104      	bne.n	80134ce <HAL_TIM_IC_Start_IT+0x2e>
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80134ca:	b2db      	uxtb	r3, r3
 80134cc:	e01b      	b.n	8013506 <HAL_TIM_IC_Start_IT+0x66>
 80134ce:	683b      	ldr	r3, [r7, #0]
 80134d0:	2b08      	cmp	r3, #8
 80134d2:	d104      	bne.n	80134de <HAL_TIM_IC_Start_IT+0x3e>
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80134da:	b2db      	uxtb	r3, r3
 80134dc:	e013      	b.n	8013506 <HAL_TIM_IC_Start_IT+0x66>
 80134de:	683b      	ldr	r3, [r7, #0]
 80134e0:	2b0c      	cmp	r3, #12
 80134e2:	d104      	bne.n	80134ee <HAL_TIM_IC_Start_IT+0x4e>
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80134ea:	b2db      	uxtb	r3, r3
 80134ec:	e00b      	b.n	8013506 <HAL_TIM_IC_Start_IT+0x66>
 80134ee:	683b      	ldr	r3, [r7, #0]
 80134f0:	2b10      	cmp	r3, #16
 80134f2:	d104      	bne.n	80134fe <HAL_TIM_IC_Start_IT+0x5e>
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80134fa:	b2db      	uxtb	r3, r3
 80134fc:	e003      	b.n	8013506 <HAL_TIM_IC_Start_IT+0x66>
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8013504:	b2db      	uxtb	r3, r3
 8013506:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8013508:	683b      	ldr	r3, [r7, #0]
 801350a:	2b00      	cmp	r3, #0
 801350c:	d104      	bne.n	8013518 <HAL_TIM_IC_Start_IT+0x78>
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013514:	b2db      	uxtb	r3, r3
 8013516:	e013      	b.n	8013540 <HAL_TIM_IC_Start_IT+0xa0>
 8013518:	683b      	ldr	r3, [r7, #0]
 801351a:	2b04      	cmp	r3, #4
 801351c:	d104      	bne.n	8013528 <HAL_TIM_IC_Start_IT+0x88>
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013524:	b2db      	uxtb	r3, r3
 8013526:	e00b      	b.n	8013540 <HAL_TIM_IC_Start_IT+0xa0>
 8013528:	683b      	ldr	r3, [r7, #0]
 801352a:	2b08      	cmp	r3, #8
 801352c:	d104      	bne.n	8013538 <HAL_TIM_IC_Start_IT+0x98>
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8013534:	b2db      	uxtb	r3, r3
 8013536:	e003      	b.n	8013540 <HAL_TIM_IC_Start_IT+0xa0>
 8013538:	687b      	ldr	r3, [r7, #4]
 801353a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 801353e:	b2db      	uxtb	r3, r3
 8013540:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8013542:	7bbb      	ldrb	r3, [r7, #14]
 8013544:	2b01      	cmp	r3, #1
 8013546:	d102      	bne.n	801354e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8013548:	7b7b      	ldrb	r3, [r7, #13]
 801354a:	2b01      	cmp	r3, #1
 801354c:	d001      	beq.n	8013552 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 801354e:	2301      	movs	r3, #1
 8013550:	e0dd      	b.n	801370e <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8013552:	683b      	ldr	r3, [r7, #0]
 8013554:	2b00      	cmp	r3, #0
 8013556:	d104      	bne.n	8013562 <HAL_TIM_IC_Start_IT+0xc2>
 8013558:	687b      	ldr	r3, [r7, #4]
 801355a:	2202      	movs	r2, #2
 801355c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8013560:	e023      	b.n	80135aa <HAL_TIM_IC_Start_IT+0x10a>
 8013562:	683b      	ldr	r3, [r7, #0]
 8013564:	2b04      	cmp	r3, #4
 8013566:	d104      	bne.n	8013572 <HAL_TIM_IC_Start_IT+0xd2>
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	2202      	movs	r2, #2
 801356c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8013570:	e01b      	b.n	80135aa <HAL_TIM_IC_Start_IT+0x10a>
 8013572:	683b      	ldr	r3, [r7, #0]
 8013574:	2b08      	cmp	r3, #8
 8013576:	d104      	bne.n	8013582 <HAL_TIM_IC_Start_IT+0xe2>
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	2202      	movs	r2, #2
 801357c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8013580:	e013      	b.n	80135aa <HAL_TIM_IC_Start_IT+0x10a>
 8013582:	683b      	ldr	r3, [r7, #0]
 8013584:	2b0c      	cmp	r3, #12
 8013586:	d104      	bne.n	8013592 <HAL_TIM_IC_Start_IT+0xf2>
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	2202      	movs	r2, #2
 801358c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8013590:	e00b      	b.n	80135aa <HAL_TIM_IC_Start_IT+0x10a>
 8013592:	683b      	ldr	r3, [r7, #0]
 8013594:	2b10      	cmp	r3, #16
 8013596:	d104      	bne.n	80135a2 <HAL_TIM_IC_Start_IT+0x102>
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	2202      	movs	r2, #2
 801359c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80135a0:	e003      	b.n	80135aa <HAL_TIM_IC_Start_IT+0x10a>
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	2202      	movs	r2, #2
 80135a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80135aa:	683b      	ldr	r3, [r7, #0]
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	d104      	bne.n	80135ba <HAL_TIM_IC_Start_IT+0x11a>
 80135b0:	687b      	ldr	r3, [r7, #4]
 80135b2:	2202      	movs	r2, #2
 80135b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80135b8:	e013      	b.n	80135e2 <HAL_TIM_IC_Start_IT+0x142>
 80135ba:	683b      	ldr	r3, [r7, #0]
 80135bc:	2b04      	cmp	r3, #4
 80135be:	d104      	bne.n	80135ca <HAL_TIM_IC_Start_IT+0x12a>
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	2202      	movs	r2, #2
 80135c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80135c8:	e00b      	b.n	80135e2 <HAL_TIM_IC_Start_IT+0x142>
 80135ca:	683b      	ldr	r3, [r7, #0]
 80135cc:	2b08      	cmp	r3, #8
 80135ce:	d104      	bne.n	80135da <HAL_TIM_IC_Start_IT+0x13a>
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	2202      	movs	r2, #2
 80135d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80135d8:	e003      	b.n	80135e2 <HAL_TIM_IC_Start_IT+0x142>
 80135da:	687b      	ldr	r3, [r7, #4]
 80135dc:	2202      	movs	r2, #2
 80135de:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 80135e2:	683b      	ldr	r3, [r7, #0]
 80135e4:	2b0c      	cmp	r3, #12
 80135e6:	d841      	bhi.n	801366c <HAL_TIM_IC_Start_IT+0x1cc>
 80135e8:	a201      	add	r2, pc, #4	@ (adr r2, 80135f0 <HAL_TIM_IC_Start_IT+0x150>)
 80135ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80135ee:	bf00      	nop
 80135f0:	08013625 	.word	0x08013625
 80135f4:	0801366d 	.word	0x0801366d
 80135f8:	0801366d 	.word	0x0801366d
 80135fc:	0801366d 	.word	0x0801366d
 8013600:	08013637 	.word	0x08013637
 8013604:	0801366d 	.word	0x0801366d
 8013608:	0801366d 	.word	0x0801366d
 801360c:	0801366d 	.word	0x0801366d
 8013610:	08013649 	.word	0x08013649
 8013614:	0801366d 	.word	0x0801366d
 8013618:	0801366d 	.word	0x0801366d
 801361c:	0801366d 	.word	0x0801366d
 8013620:	0801365b 	.word	0x0801365b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	681b      	ldr	r3, [r3, #0]
 8013628:	68da      	ldr	r2, [r3, #12]
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	681b      	ldr	r3, [r3, #0]
 801362e:	f042 0202 	orr.w	r2, r2, #2
 8013632:	60da      	str	r2, [r3, #12]
      break;
 8013634:	e01d      	b.n	8013672 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	681b      	ldr	r3, [r3, #0]
 801363a:	68da      	ldr	r2, [r3, #12]
 801363c:	687b      	ldr	r3, [r7, #4]
 801363e:	681b      	ldr	r3, [r3, #0]
 8013640:	f042 0204 	orr.w	r2, r2, #4
 8013644:	60da      	str	r2, [r3, #12]
      break;
 8013646:	e014      	b.n	8013672 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	681b      	ldr	r3, [r3, #0]
 801364c:	68da      	ldr	r2, [r3, #12]
 801364e:	687b      	ldr	r3, [r7, #4]
 8013650:	681b      	ldr	r3, [r3, #0]
 8013652:	f042 0208 	orr.w	r2, r2, #8
 8013656:	60da      	str	r2, [r3, #12]
      break;
 8013658:	e00b      	b.n	8013672 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	681b      	ldr	r3, [r3, #0]
 801365e:	68da      	ldr	r2, [r3, #12]
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	681b      	ldr	r3, [r3, #0]
 8013664:	f042 0210 	orr.w	r2, r2, #16
 8013668:	60da      	str	r2, [r3, #12]
      break;
 801366a:	e002      	b.n	8013672 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 801366c:	2301      	movs	r3, #1
 801366e:	73fb      	strb	r3, [r7, #15]
      break;
 8013670:	bf00      	nop
  }

  if (status == HAL_OK)
 8013672:	7bfb      	ldrb	r3, [r7, #15]
 8013674:	2b00      	cmp	r3, #0
 8013676:	d149      	bne.n	801370c <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8013678:	687b      	ldr	r3, [r7, #4]
 801367a:	681b      	ldr	r3, [r3, #0]
 801367c:	2201      	movs	r2, #1
 801367e:	6839      	ldr	r1, [r7, #0]
 8013680:	4618      	mov	r0, r3
 8013682:	f001 fa19 	bl	8014ab8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	681b      	ldr	r3, [r3, #0]
 801368a:	4a23      	ldr	r2, [pc, #140]	@ (8013718 <HAL_TIM_IC_Start_IT+0x278>)
 801368c:	4293      	cmp	r3, r2
 801368e:	d01d      	beq.n	80136cc <HAL_TIM_IC_Start_IT+0x22c>
 8013690:	687b      	ldr	r3, [r7, #4]
 8013692:	681b      	ldr	r3, [r3, #0]
 8013694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013698:	d018      	beq.n	80136cc <HAL_TIM_IC_Start_IT+0x22c>
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	681b      	ldr	r3, [r3, #0]
 801369e:	4a1f      	ldr	r2, [pc, #124]	@ (801371c <HAL_TIM_IC_Start_IT+0x27c>)
 80136a0:	4293      	cmp	r3, r2
 80136a2:	d013      	beq.n	80136cc <HAL_TIM_IC_Start_IT+0x22c>
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	681b      	ldr	r3, [r3, #0]
 80136a8:	4a1d      	ldr	r2, [pc, #116]	@ (8013720 <HAL_TIM_IC_Start_IT+0x280>)
 80136aa:	4293      	cmp	r3, r2
 80136ac:	d00e      	beq.n	80136cc <HAL_TIM_IC_Start_IT+0x22c>
 80136ae:	687b      	ldr	r3, [r7, #4]
 80136b0:	681b      	ldr	r3, [r3, #0]
 80136b2:	4a1c      	ldr	r2, [pc, #112]	@ (8013724 <HAL_TIM_IC_Start_IT+0x284>)
 80136b4:	4293      	cmp	r3, r2
 80136b6:	d009      	beq.n	80136cc <HAL_TIM_IC_Start_IT+0x22c>
 80136b8:	687b      	ldr	r3, [r7, #4]
 80136ba:	681b      	ldr	r3, [r3, #0]
 80136bc:	4a1a      	ldr	r2, [pc, #104]	@ (8013728 <HAL_TIM_IC_Start_IT+0x288>)
 80136be:	4293      	cmp	r3, r2
 80136c0:	d004      	beq.n	80136cc <HAL_TIM_IC_Start_IT+0x22c>
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	681b      	ldr	r3, [r3, #0]
 80136c6:	4a19      	ldr	r2, [pc, #100]	@ (801372c <HAL_TIM_IC_Start_IT+0x28c>)
 80136c8:	4293      	cmp	r3, r2
 80136ca:	d115      	bne.n	80136f8 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	681b      	ldr	r3, [r3, #0]
 80136d0:	689a      	ldr	r2, [r3, #8]
 80136d2:	4b17      	ldr	r3, [pc, #92]	@ (8013730 <HAL_TIM_IC_Start_IT+0x290>)
 80136d4:	4013      	ands	r3, r2
 80136d6:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80136d8:	68bb      	ldr	r3, [r7, #8]
 80136da:	2b06      	cmp	r3, #6
 80136dc:	d015      	beq.n	801370a <HAL_TIM_IC_Start_IT+0x26a>
 80136de:	68bb      	ldr	r3, [r7, #8]
 80136e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80136e4:	d011      	beq.n	801370a <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	681b      	ldr	r3, [r3, #0]
 80136ea:	681a      	ldr	r2, [r3, #0]
 80136ec:	687b      	ldr	r3, [r7, #4]
 80136ee:	681b      	ldr	r3, [r3, #0]
 80136f0:	f042 0201 	orr.w	r2, r2, #1
 80136f4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80136f6:	e008      	b.n	801370a <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	681b      	ldr	r3, [r3, #0]
 80136fc:	681a      	ldr	r2, [r3, #0]
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	681b      	ldr	r3, [r3, #0]
 8013702:	f042 0201 	orr.w	r2, r2, #1
 8013706:	601a      	str	r2, [r3, #0]
 8013708:	e000      	b.n	801370c <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801370a:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 801370c:	7bfb      	ldrb	r3, [r7, #15]
}
 801370e:	4618      	mov	r0, r3
 8013710:	3710      	adds	r7, #16
 8013712:	46bd      	mov	sp, r7
 8013714:	bd80      	pop	{r7, pc}
 8013716:	bf00      	nop
 8013718:	40012c00 	.word	0x40012c00
 801371c:	40000400 	.word	0x40000400
 8013720:	40000800 	.word	0x40000800
 8013724:	40000c00 	.word	0x40000c00
 8013728:	40013400 	.word	0x40013400
 801372c:	40014000 	.word	0x40014000
 8013730:	00010007 	.word	0x00010007

08013734 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013734:	b580      	push	{r7, lr}
 8013736:	b084      	sub	sp, #16
 8013738:	af00      	add	r7, sp, #0
 801373a:	6078      	str	r0, [r7, #4]
 801373c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801373e:	2300      	movs	r3, #0
 8013740:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8013742:	683b      	ldr	r3, [r7, #0]
 8013744:	2b0c      	cmp	r3, #12
 8013746:	d841      	bhi.n	80137cc <HAL_TIM_IC_Stop_IT+0x98>
 8013748:	a201      	add	r2, pc, #4	@ (adr r2, 8013750 <HAL_TIM_IC_Stop_IT+0x1c>)
 801374a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801374e:	bf00      	nop
 8013750:	08013785 	.word	0x08013785
 8013754:	080137cd 	.word	0x080137cd
 8013758:	080137cd 	.word	0x080137cd
 801375c:	080137cd 	.word	0x080137cd
 8013760:	08013797 	.word	0x08013797
 8013764:	080137cd 	.word	0x080137cd
 8013768:	080137cd 	.word	0x080137cd
 801376c:	080137cd 	.word	0x080137cd
 8013770:	080137a9 	.word	0x080137a9
 8013774:	080137cd 	.word	0x080137cd
 8013778:	080137cd 	.word	0x080137cd
 801377c:	080137cd 	.word	0x080137cd
 8013780:	080137bb 	.word	0x080137bb
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8013784:	687b      	ldr	r3, [r7, #4]
 8013786:	681b      	ldr	r3, [r3, #0]
 8013788:	68da      	ldr	r2, [r3, #12]
 801378a:	687b      	ldr	r3, [r7, #4]
 801378c:	681b      	ldr	r3, [r3, #0]
 801378e:	f022 0202 	bic.w	r2, r2, #2
 8013792:	60da      	str	r2, [r3, #12]
      break;
 8013794:	e01d      	b.n	80137d2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8013796:	687b      	ldr	r3, [r7, #4]
 8013798:	681b      	ldr	r3, [r3, #0]
 801379a:	68da      	ldr	r2, [r3, #12]
 801379c:	687b      	ldr	r3, [r7, #4]
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	f022 0204 	bic.w	r2, r2, #4
 80137a4:	60da      	str	r2, [r3, #12]
      break;
 80137a6:	e014      	b.n	80137d2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80137a8:	687b      	ldr	r3, [r7, #4]
 80137aa:	681b      	ldr	r3, [r3, #0]
 80137ac:	68da      	ldr	r2, [r3, #12]
 80137ae:	687b      	ldr	r3, [r7, #4]
 80137b0:	681b      	ldr	r3, [r3, #0]
 80137b2:	f022 0208 	bic.w	r2, r2, #8
 80137b6:	60da      	str	r2, [r3, #12]
      break;
 80137b8:	e00b      	b.n	80137d2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	681b      	ldr	r3, [r3, #0]
 80137be:	68da      	ldr	r2, [r3, #12]
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	681b      	ldr	r3, [r3, #0]
 80137c4:	f022 0210 	bic.w	r2, r2, #16
 80137c8:	60da      	str	r2, [r3, #12]
      break;
 80137ca:	e002      	b.n	80137d2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80137cc:	2301      	movs	r3, #1
 80137ce:	73fb      	strb	r3, [r7, #15]
      break;
 80137d0:	bf00      	nop
  }

  if (status == HAL_OK)
 80137d2:	7bfb      	ldrb	r3, [r7, #15]
 80137d4:	2b00      	cmp	r3, #0
 80137d6:	d166      	bne.n	80138a6 <HAL_TIM_IC_Stop_IT+0x172>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	681b      	ldr	r3, [r3, #0]
 80137dc:	2200      	movs	r2, #0
 80137de:	6839      	ldr	r1, [r7, #0]
 80137e0:	4618      	mov	r0, r3
 80137e2:	f001 f969 	bl	8014ab8 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	681b      	ldr	r3, [r3, #0]
 80137ea:	6a1a      	ldr	r2, [r3, #32]
 80137ec:	f241 1311 	movw	r3, #4369	@ 0x1111
 80137f0:	4013      	ands	r3, r2
 80137f2:	2b00      	cmp	r3, #0
 80137f4:	d10f      	bne.n	8013816 <HAL_TIM_IC_Stop_IT+0xe2>
 80137f6:	687b      	ldr	r3, [r7, #4]
 80137f8:	681b      	ldr	r3, [r3, #0]
 80137fa:	6a1a      	ldr	r2, [r3, #32]
 80137fc:	f240 4344 	movw	r3, #1092	@ 0x444
 8013800:	4013      	ands	r3, r2
 8013802:	2b00      	cmp	r3, #0
 8013804:	d107      	bne.n	8013816 <HAL_TIM_IC_Stop_IT+0xe2>
 8013806:	687b      	ldr	r3, [r7, #4]
 8013808:	681b      	ldr	r3, [r3, #0]
 801380a:	681a      	ldr	r2, [r3, #0]
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	681b      	ldr	r3, [r3, #0]
 8013810:	f022 0201 	bic.w	r2, r2, #1
 8013814:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8013816:	683b      	ldr	r3, [r7, #0]
 8013818:	2b00      	cmp	r3, #0
 801381a:	d104      	bne.n	8013826 <HAL_TIM_IC_Stop_IT+0xf2>
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	2201      	movs	r2, #1
 8013820:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8013824:	e023      	b.n	801386e <HAL_TIM_IC_Stop_IT+0x13a>
 8013826:	683b      	ldr	r3, [r7, #0]
 8013828:	2b04      	cmp	r3, #4
 801382a:	d104      	bne.n	8013836 <HAL_TIM_IC_Stop_IT+0x102>
 801382c:	687b      	ldr	r3, [r7, #4]
 801382e:	2201      	movs	r2, #1
 8013830:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8013834:	e01b      	b.n	801386e <HAL_TIM_IC_Stop_IT+0x13a>
 8013836:	683b      	ldr	r3, [r7, #0]
 8013838:	2b08      	cmp	r3, #8
 801383a:	d104      	bne.n	8013846 <HAL_TIM_IC_Stop_IT+0x112>
 801383c:	687b      	ldr	r3, [r7, #4]
 801383e:	2201      	movs	r2, #1
 8013840:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8013844:	e013      	b.n	801386e <HAL_TIM_IC_Stop_IT+0x13a>
 8013846:	683b      	ldr	r3, [r7, #0]
 8013848:	2b0c      	cmp	r3, #12
 801384a:	d104      	bne.n	8013856 <HAL_TIM_IC_Stop_IT+0x122>
 801384c:	687b      	ldr	r3, [r7, #4]
 801384e:	2201      	movs	r2, #1
 8013850:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8013854:	e00b      	b.n	801386e <HAL_TIM_IC_Stop_IT+0x13a>
 8013856:	683b      	ldr	r3, [r7, #0]
 8013858:	2b10      	cmp	r3, #16
 801385a:	d104      	bne.n	8013866 <HAL_TIM_IC_Stop_IT+0x132>
 801385c:	687b      	ldr	r3, [r7, #4]
 801385e:	2201      	movs	r2, #1
 8013860:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8013864:	e003      	b.n	801386e <HAL_TIM_IC_Stop_IT+0x13a>
 8013866:	687b      	ldr	r3, [r7, #4]
 8013868:	2201      	movs	r2, #1
 801386a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 801386e:	683b      	ldr	r3, [r7, #0]
 8013870:	2b00      	cmp	r3, #0
 8013872:	d104      	bne.n	801387e <HAL_TIM_IC_Stop_IT+0x14a>
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	2201      	movs	r2, #1
 8013878:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801387c:	e013      	b.n	80138a6 <HAL_TIM_IC_Stop_IT+0x172>
 801387e:	683b      	ldr	r3, [r7, #0]
 8013880:	2b04      	cmp	r3, #4
 8013882:	d104      	bne.n	801388e <HAL_TIM_IC_Stop_IT+0x15a>
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	2201      	movs	r2, #1
 8013888:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801388c:	e00b      	b.n	80138a6 <HAL_TIM_IC_Stop_IT+0x172>
 801388e:	683b      	ldr	r3, [r7, #0]
 8013890:	2b08      	cmp	r3, #8
 8013892:	d104      	bne.n	801389e <HAL_TIM_IC_Stop_IT+0x16a>
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	2201      	movs	r2, #1
 8013898:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801389c:	e003      	b.n	80138a6 <HAL_TIM_IC_Stop_IT+0x172>
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	2201      	movs	r2, #1
 80138a2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  }

  /* Return function status */
  return status;
 80138a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80138a8:	4618      	mov	r0, r3
 80138aa:	3710      	adds	r7, #16
 80138ac:	46bd      	mov	sp, r7
 80138ae:	bd80      	pop	{r7, pc}

080138b0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80138b0:	b580      	push	{r7, lr}
 80138b2:	b086      	sub	sp, #24
 80138b4:	af00      	add	r7, sp, #0
 80138b6:	60f8      	str	r0, [r7, #12]
 80138b8:	60b9      	str	r1, [r7, #8]
 80138ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80138bc:	2300      	movs	r3, #0
 80138be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80138c0:	68fb      	ldr	r3, [r7, #12]
 80138c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80138c6:	2b01      	cmp	r3, #1
 80138c8:	d101      	bne.n	80138ce <HAL_TIM_OC_ConfigChannel+0x1e>
 80138ca:	2302      	movs	r3, #2
 80138cc:	e066      	b.n	801399c <HAL_TIM_OC_ConfigChannel+0xec>
 80138ce:	68fb      	ldr	r3, [r7, #12]
 80138d0:	2201      	movs	r2, #1
 80138d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	2b14      	cmp	r3, #20
 80138da:	d857      	bhi.n	801398c <HAL_TIM_OC_ConfigChannel+0xdc>
 80138dc:	a201      	add	r2, pc, #4	@ (adr r2, 80138e4 <HAL_TIM_OC_ConfigChannel+0x34>)
 80138de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80138e2:	bf00      	nop
 80138e4:	08013939 	.word	0x08013939
 80138e8:	0801398d 	.word	0x0801398d
 80138ec:	0801398d 	.word	0x0801398d
 80138f0:	0801398d 	.word	0x0801398d
 80138f4:	08013947 	.word	0x08013947
 80138f8:	0801398d 	.word	0x0801398d
 80138fc:	0801398d 	.word	0x0801398d
 8013900:	0801398d 	.word	0x0801398d
 8013904:	08013955 	.word	0x08013955
 8013908:	0801398d 	.word	0x0801398d
 801390c:	0801398d 	.word	0x0801398d
 8013910:	0801398d 	.word	0x0801398d
 8013914:	08013963 	.word	0x08013963
 8013918:	0801398d 	.word	0x0801398d
 801391c:	0801398d 	.word	0x0801398d
 8013920:	0801398d 	.word	0x0801398d
 8013924:	08013971 	.word	0x08013971
 8013928:	0801398d 	.word	0x0801398d
 801392c:	0801398d 	.word	0x0801398d
 8013930:	0801398d 	.word	0x0801398d
 8013934:	0801397f 	.word	0x0801397f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8013938:	68fb      	ldr	r3, [r7, #12]
 801393a:	681b      	ldr	r3, [r3, #0]
 801393c:	68b9      	ldr	r1, [r7, #8]
 801393e:	4618      	mov	r0, r3
 8013940:	f000 fb92 	bl	8014068 <TIM_OC1_SetConfig>
      break;
 8013944:	e025      	b.n	8013992 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8013946:	68fb      	ldr	r3, [r7, #12]
 8013948:	681b      	ldr	r3, [r3, #0]
 801394a:	68b9      	ldr	r1, [r7, #8]
 801394c:	4618      	mov	r0, r3
 801394e:	f000 fc1b 	bl	8014188 <TIM_OC2_SetConfig>
      break;
 8013952:	e01e      	b.n	8013992 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8013954:	68fb      	ldr	r3, [r7, #12]
 8013956:	681b      	ldr	r3, [r3, #0]
 8013958:	68b9      	ldr	r1, [r7, #8]
 801395a:	4618      	mov	r0, r3
 801395c:	f000 fc9e 	bl	801429c <TIM_OC3_SetConfig>
      break;
 8013960:	e017      	b.n	8013992 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8013962:	68fb      	ldr	r3, [r7, #12]
 8013964:	681b      	ldr	r3, [r3, #0]
 8013966:	68b9      	ldr	r1, [r7, #8]
 8013968:	4618      	mov	r0, r3
 801396a:	f000 fd1f 	bl	80143ac <TIM_OC4_SetConfig>
      break;
 801396e:	e010      	b.n	8013992 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8013970:	68fb      	ldr	r3, [r7, #12]
 8013972:	681b      	ldr	r3, [r3, #0]
 8013974:	68b9      	ldr	r1, [r7, #8]
 8013976:	4618      	mov	r0, r3
 8013978:	f000 fd82 	bl	8014480 <TIM_OC5_SetConfig>
      break;
 801397c:	e009      	b.n	8013992 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 801397e:	68fb      	ldr	r3, [r7, #12]
 8013980:	681b      	ldr	r3, [r3, #0]
 8013982:	68b9      	ldr	r1, [r7, #8]
 8013984:	4618      	mov	r0, r3
 8013986:	f000 fddf 	bl	8014548 <TIM_OC6_SetConfig>
      break;
 801398a:	e002      	b.n	8013992 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 801398c:	2301      	movs	r3, #1
 801398e:	75fb      	strb	r3, [r7, #23]
      break;
 8013990:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8013992:	68fb      	ldr	r3, [r7, #12]
 8013994:	2200      	movs	r2, #0
 8013996:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801399a:	7dfb      	ldrb	r3, [r7, #23]
}
 801399c:	4618      	mov	r0, r3
 801399e:	3718      	adds	r7, #24
 80139a0:	46bd      	mov	sp, r7
 80139a2:	bd80      	pop	{r7, pc}

080139a4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80139a4:	b580      	push	{r7, lr}
 80139a6:	b086      	sub	sp, #24
 80139a8:	af00      	add	r7, sp, #0
 80139aa:	60f8      	str	r0, [r7, #12]
 80139ac:	60b9      	str	r1, [r7, #8]
 80139ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80139b0:	2300      	movs	r3, #0
 80139b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80139b4:	68fb      	ldr	r3, [r7, #12]
 80139b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80139ba:	2b01      	cmp	r3, #1
 80139bc:	d101      	bne.n	80139c2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80139be:	2302      	movs	r3, #2
 80139c0:	e088      	b.n	8013ad4 <HAL_TIM_IC_ConfigChannel+0x130>
 80139c2:	68fb      	ldr	r3, [r7, #12]
 80139c4:	2201      	movs	r2, #1
 80139c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	2b00      	cmp	r3, #0
 80139ce:	d11b      	bne.n	8013a08 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80139d0:	68fb      	ldr	r3, [r7, #12]
 80139d2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80139d4:	68bb      	ldr	r3, [r7, #8]
 80139d6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80139d8:	68bb      	ldr	r3, [r7, #8]
 80139da:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80139dc:	68bb      	ldr	r3, [r7, #8]
 80139de:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80139e0:	f000 feac 	bl	801473c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80139e4:	68fb      	ldr	r3, [r7, #12]
 80139e6:	681b      	ldr	r3, [r3, #0]
 80139e8:	699a      	ldr	r2, [r3, #24]
 80139ea:	68fb      	ldr	r3, [r7, #12]
 80139ec:	681b      	ldr	r3, [r3, #0]
 80139ee:	f022 020c 	bic.w	r2, r2, #12
 80139f2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80139f4:	68fb      	ldr	r3, [r7, #12]
 80139f6:	681b      	ldr	r3, [r3, #0]
 80139f8:	6999      	ldr	r1, [r3, #24]
 80139fa:	68bb      	ldr	r3, [r7, #8]
 80139fc:	689a      	ldr	r2, [r3, #8]
 80139fe:	68fb      	ldr	r3, [r7, #12]
 8013a00:	681b      	ldr	r3, [r3, #0]
 8013a02:	430a      	orrs	r2, r1
 8013a04:	619a      	str	r2, [r3, #24]
 8013a06:	e060      	b.n	8013aca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8013a08:	687b      	ldr	r3, [r7, #4]
 8013a0a:	2b04      	cmp	r3, #4
 8013a0c:	d11c      	bne.n	8013a48 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8013a0e:	68fb      	ldr	r3, [r7, #12]
 8013a10:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8013a12:	68bb      	ldr	r3, [r7, #8]
 8013a14:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8013a16:	68bb      	ldr	r3, [r7, #8]
 8013a18:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8013a1a:	68bb      	ldr	r3, [r7, #8]
 8013a1c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8013a1e:	f000 ff2a 	bl	8014876 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8013a22:	68fb      	ldr	r3, [r7, #12]
 8013a24:	681b      	ldr	r3, [r3, #0]
 8013a26:	699a      	ldr	r2, [r3, #24]
 8013a28:	68fb      	ldr	r3, [r7, #12]
 8013a2a:	681b      	ldr	r3, [r3, #0]
 8013a2c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8013a30:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8013a32:	68fb      	ldr	r3, [r7, #12]
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	6999      	ldr	r1, [r3, #24]
 8013a38:	68bb      	ldr	r3, [r7, #8]
 8013a3a:	689b      	ldr	r3, [r3, #8]
 8013a3c:	021a      	lsls	r2, r3, #8
 8013a3e:	68fb      	ldr	r3, [r7, #12]
 8013a40:	681b      	ldr	r3, [r3, #0]
 8013a42:	430a      	orrs	r2, r1
 8013a44:	619a      	str	r2, [r3, #24]
 8013a46:	e040      	b.n	8013aca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8013a48:	687b      	ldr	r3, [r7, #4]
 8013a4a:	2b08      	cmp	r3, #8
 8013a4c:	d11b      	bne.n	8013a86 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8013a4e:	68fb      	ldr	r3, [r7, #12]
 8013a50:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8013a52:	68bb      	ldr	r3, [r7, #8]
 8013a54:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8013a56:	68bb      	ldr	r3, [r7, #8]
 8013a58:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8013a5a:	68bb      	ldr	r3, [r7, #8]
 8013a5c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8013a5e:	f000 ff77 	bl	8014950 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8013a62:	68fb      	ldr	r3, [r7, #12]
 8013a64:	681b      	ldr	r3, [r3, #0]
 8013a66:	69da      	ldr	r2, [r3, #28]
 8013a68:	68fb      	ldr	r3, [r7, #12]
 8013a6a:	681b      	ldr	r3, [r3, #0]
 8013a6c:	f022 020c 	bic.w	r2, r2, #12
 8013a70:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8013a72:	68fb      	ldr	r3, [r7, #12]
 8013a74:	681b      	ldr	r3, [r3, #0]
 8013a76:	69d9      	ldr	r1, [r3, #28]
 8013a78:	68bb      	ldr	r3, [r7, #8]
 8013a7a:	689a      	ldr	r2, [r3, #8]
 8013a7c:	68fb      	ldr	r3, [r7, #12]
 8013a7e:	681b      	ldr	r3, [r3, #0]
 8013a80:	430a      	orrs	r2, r1
 8013a82:	61da      	str	r2, [r3, #28]
 8013a84:	e021      	b.n	8013aca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8013a86:	687b      	ldr	r3, [r7, #4]
 8013a88:	2b0c      	cmp	r3, #12
 8013a8a:	d11c      	bne.n	8013ac6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8013a8c:	68fb      	ldr	r3, [r7, #12]
 8013a8e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8013a90:	68bb      	ldr	r3, [r7, #8]
 8013a92:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8013a94:	68bb      	ldr	r3, [r7, #8]
 8013a96:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8013a98:	68bb      	ldr	r3, [r7, #8]
 8013a9a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8013a9c:	f000 ff94 	bl	80149c8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8013aa0:	68fb      	ldr	r3, [r7, #12]
 8013aa2:	681b      	ldr	r3, [r3, #0]
 8013aa4:	69da      	ldr	r2, [r3, #28]
 8013aa6:	68fb      	ldr	r3, [r7, #12]
 8013aa8:	681b      	ldr	r3, [r3, #0]
 8013aaa:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8013aae:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8013ab0:	68fb      	ldr	r3, [r7, #12]
 8013ab2:	681b      	ldr	r3, [r3, #0]
 8013ab4:	69d9      	ldr	r1, [r3, #28]
 8013ab6:	68bb      	ldr	r3, [r7, #8]
 8013ab8:	689b      	ldr	r3, [r3, #8]
 8013aba:	021a      	lsls	r2, r3, #8
 8013abc:	68fb      	ldr	r3, [r7, #12]
 8013abe:	681b      	ldr	r3, [r3, #0]
 8013ac0:	430a      	orrs	r2, r1
 8013ac2:	61da      	str	r2, [r3, #28]
 8013ac4:	e001      	b.n	8013aca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8013ac6:	2301      	movs	r3, #1
 8013ac8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8013aca:	68fb      	ldr	r3, [r7, #12]
 8013acc:	2200      	movs	r2, #0
 8013ace:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8013ad2:	7dfb      	ldrb	r3, [r7, #23]
}
 8013ad4:	4618      	mov	r0, r3
 8013ad6:	3718      	adds	r7, #24
 8013ad8:	46bd      	mov	sp, r7
 8013ada:	bd80      	pop	{r7, pc}

08013adc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8013adc:	b580      	push	{r7, lr}
 8013ade:	b086      	sub	sp, #24
 8013ae0:	af00      	add	r7, sp, #0
 8013ae2:	60f8      	str	r0, [r7, #12]
 8013ae4:	60b9      	str	r1, [r7, #8]
 8013ae6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8013ae8:	2300      	movs	r3, #0
 8013aea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8013aec:	68fb      	ldr	r3, [r7, #12]
 8013aee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8013af2:	2b01      	cmp	r3, #1
 8013af4:	d101      	bne.n	8013afa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8013af6:	2302      	movs	r3, #2
 8013af8:	e0ff      	b.n	8013cfa <HAL_TIM_PWM_ConfigChannel+0x21e>
 8013afa:	68fb      	ldr	r3, [r7, #12]
 8013afc:	2201      	movs	r2, #1
 8013afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8013b02:	687b      	ldr	r3, [r7, #4]
 8013b04:	2b14      	cmp	r3, #20
 8013b06:	f200 80f0 	bhi.w	8013cea <HAL_TIM_PWM_ConfigChannel+0x20e>
 8013b0a:	a201      	add	r2, pc, #4	@ (adr r2, 8013b10 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8013b0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013b10:	08013b65 	.word	0x08013b65
 8013b14:	08013ceb 	.word	0x08013ceb
 8013b18:	08013ceb 	.word	0x08013ceb
 8013b1c:	08013ceb 	.word	0x08013ceb
 8013b20:	08013ba5 	.word	0x08013ba5
 8013b24:	08013ceb 	.word	0x08013ceb
 8013b28:	08013ceb 	.word	0x08013ceb
 8013b2c:	08013ceb 	.word	0x08013ceb
 8013b30:	08013be7 	.word	0x08013be7
 8013b34:	08013ceb 	.word	0x08013ceb
 8013b38:	08013ceb 	.word	0x08013ceb
 8013b3c:	08013ceb 	.word	0x08013ceb
 8013b40:	08013c27 	.word	0x08013c27
 8013b44:	08013ceb 	.word	0x08013ceb
 8013b48:	08013ceb 	.word	0x08013ceb
 8013b4c:	08013ceb 	.word	0x08013ceb
 8013b50:	08013c69 	.word	0x08013c69
 8013b54:	08013ceb 	.word	0x08013ceb
 8013b58:	08013ceb 	.word	0x08013ceb
 8013b5c:	08013ceb 	.word	0x08013ceb
 8013b60:	08013ca9 	.word	0x08013ca9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8013b64:	68fb      	ldr	r3, [r7, #12]
 8013b66:	681b      	ldr	r3, [r3, #0]
 8013b68:	68b9      	ldr	r1, [r7, #8]
 8013b6a:	4618      	mov	r0, r3
 8013b6c:	f000 fa7c 	bl	8014068 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8013b70:	68fb      	ldr	r3, [r7, #12]
 8013b72:	681b      	ldr	r3, [r3, #0]
 8013b74:	699a      	ldr	r2, [r3, #24]
 8013b76:	68fb      	ldr	r3, [r7, #12]
 8013b78:	681b      	ldr	r3, [r3, #0]
 8013b7a:	f042 0208 	orr.w	r2, r2, #8
 8013b7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8013b80:	68fb      	ldr	r3, [r7, #12]
 8013b82:	681b      	ldr	r3, [r3, #0]
 8013b84:	699a      	ldr	r2, [r3, #24]
 8013b86:	68fb      	ldr	r3, [r7, #12]
 8013b88:	681b      	ldr	r3, [r3, #0]
 8013b8a:	f022 0204 	bic.w	r2, r2, #4
 8013b8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8013b90:	68fb      	ldr	r3, [r7, #12]
 8013b92:	681b      	ldr	r3, [r3, #0]
 8013b94:	6999      	ldr	r1, [r3, #24]
 8013b96:	68bb      	ldr	r3, [r7, #8]
 8013b98:	691a      	ldr	r2, [r3, #16]
 8013b9a:	68fb      	ldr	r3, [r7, #12]
 8013b9c:	681b      	ldr	r3, [r3, #0]
 8013b9e:	430a      	orrs	r2, r1
 8013ba0:	619a      	str	r2, [r3, #24]
      break;
 8013ba2:	e0a5      	b.n	8013cf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8013ba4:	68fb      	ldr	r3, [r7, #12]
 8013ba6:	681b      	ldr	r3, [r3, #0]
 8013ba8:	68b9      	ldr	r1, [r7, #8]
 8013baa:	4618      	mov	r0, r3
 8013bac:	f000 faec 	bl	8014188 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8013bb0:	68fb      	ldr	r3, [r7, #12]
 8013bb2:	681b      	ldr	r3, [r3, #0]
 8013bb4:	699a      	ldr	r2, [r3, #24]
 8013bb6:	68fb      	ldr	r3, [r7, #12]
 8013bb8:	681b      	ldr	r3, [r3, #0]
 8013bba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8013bbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8013bc0:	68fb      	ldr	r3, [r7, #12]
 8013bc2:	681b      	ldr	r3, [r3, #0]
 8013bc4:	699a      	ldr	r2, [r3, #24]
 8013bc6:	68fb      	ldr	r3, [r7, #12]
 8013bc8:	681b      	ldr	r3, [r3, #0]
 8013bca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8013bce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8013bd0:	68fb      	ldr	r3, [r7, #12]
 8013bd2:	681b      	ldr	r3, [r3, #0]
 8013bd4:	6999      	ldr	r1, [r3, #24]
 8013bd6:	68bb      	ldr	r3, [r7, #8]
 8013bd8:	691b      	ldr	r3, [r3, #16]
 8013bda:	021a      	lsls	r2, r3, #8
 8013bdc:	68fb      	ldr	r3, [r7, #12]
 8013bde:	681b      	ldr	r3, [r3, #0]
 8013be0:	430a      	orrs	r2, r1
 8013be2:	619a      	str	r2, [r3, #24]
      break;
 8013be4:	e084      	b.n	8013cf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8013be6:	68fb      	ldr	r3, [r7, #12]
 8013be8:	681b      	ldr	r3, [r3, #0]
 8013bea:	68b9      	ldr	r1, [r7, #8]
 8013bec:	4618      	mov	r0, r3
 8013bee:	f000 fb55 	bl	801429c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8013bf2:	68fb      	ldr	r3, [r7, #12]
 8013bf4:	681b      	ldr	r3, [r3, #0]
 8013bf6:	69da      	ldr	r2, [r3, #28]
 8013bf8:	68fb      	ldr	r3, [r7, #12]
 8013bfa:	681b      	ldr	r3, [r3, #0]
 8013bfc:	f042 0208 	orr.w	r2, r2, #8
 8013c00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8013c02:	68fb      	ldr	r3, [r7, #12]
 8013c04:	681b      	ldr	r3, [r3, #0]
 8013c06:	69da      	ldr	r2, [r3, #28]
 8013c08:	68fb      	ldr	r3, [r7, #12]
 8013c0a:	681b      	ldr	r3, [r3, #0]
 8013c0c:	f022 0204 	bic.w	r2, r2, #4
 8013c10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8013c12:	68fb      	ldr	r3, [r7, #12]
 8013c14:	681b      	ldr	r3, [r3, #0]
 8013c16:	69d9      	ldr	r1, [r3, #28]
 8013c18:	68bb      	ldr	r3, [r7, #8]
 8013c1a:	691a      	ldr	r2, [r3, #16]
 8013c1c:	68fb      	ldr	r3, [r7, #12]
 8013c1e:	681b      	ldr	r3, [r3, #0]
 8013c20:	430a      	orrs	r2, r1
 8013c22:	61da      	str	r2, [r3, #28]
      break;
 8013c24:	e064      	b.n	8013cf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8013c26:	68fb      	ldr	r3, [r7, #12]
 8013c28:	681b      	ldr	r3, [r3, #0]
 8013c2a:	68b9      	ldr	r1, [r7, #8]
 8013c2c:	4618      	mov	r0, r3
 8013c2e:	f000 fbbd 	bl	80143ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8013c32:	68fb      	ldr	r3, [r7, #12]
 8013c34:	681b      	ldr	r3, [r3, #0]
 8013c36:	69da      	ldr	r2, [r3, #28]
 8013c38:	68fb      	ldr	r3, [r7, #12]
 8013c3a:	681b      	ldr	r3, [r3, #0]
 8013c3c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8013c40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8013c42:	68fb      	ldr	r3, [r7, #12]
 8013c44:	681b      	ldr	r3, [r3, #0]
 8013c46:	69da      	ldr	r2, [r3, #28]
 8013c48:	68fb      	ldr	r3, [r7, #12]
 8013c4a:	681b      	ldr	r3, [r3, #0]
 8013c4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8013c50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8013c52:	68fb      	ldr	r3, [r7, #12]
 8013c54:	681b      	ldr	r3, [r3, #0]
 8013c56:	69d9      	ldr	r1, [r3, #28]
 8013c58:	68bb      	ldr	r3, [r7, #8]
 8013c5a:	691b      	ldr	r3, [r3, #16]
 8013c5c:	021a      	lsls	r2, r3, #8
 8013c5e:	68fb      	ldr	r3, [r7, #12]
 8013c60:	681b      	ldr	r3, [r3, #0]
 8013c62:	430a      	orrs	r2, r1
 8013c64:	61da      	str	r2, [r3, #28]
      break;
 8013c66:	e043      	b.n	8013cf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8013c68:	68fb      	ldr	r3, [r7, #12]
 8013c6a:	681b      	ldr	r3, [r3, #0]
 8013c6c:	68b9      	ldr	r1, [r7, #8]
 8013c6e:	4618      	mov	r0, r3
 8013c70:	f000 fc06 	bl	8014480 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8013c74:	68fb      	ldr	r3, [r7, #12]
 8013c76:	681b      	ldr	r3, [r3, #0]
 8013c78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013c7a:	68fb      	ldr	r3, [r7, #12]
 8013c7c:	681b      	ldr	r3, [r3, #0]
 8013c7e:	f042 0208 	orr.w	r2, r2, #8
 8013c82:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8013c84:	68fb      	ldr	r3, [r7, #12]
 8013c86:	681b      	ldr	r3, [r3, #0]
 8013c88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013c8a:	68fb      	ldr	r3, [r7, #12]
 8013c8c:	681b      	ldr	r3, [r3, #0]
 8013c8e:	f022 0204 	bic.w	r2, r2, #4
 8013c92:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8013c94:	68fb      	ldr	r3, [r7, #12]
 8013c96:	681b      	ldr	r3, [r3, #0]
 8013c98:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8013c9a:	68bb      	ldr	r3, [r7, #8]
 8013c9c:	691a      	ldr	r2, [r3, #16]
 8013c9e:	68fb      	ldr	r3, [r7, #12]
 8013ca0:	681b      	ldr	r3, [r3, #0]
 8013ca2:	430a      	orrs	r2, r1
 8013ca4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8013ca6:	e023      	b.n	8013cf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8013ca8:	68fb      	ldr	r3, [r7, #12]
 8013caa:	681b      	ldr	r3, [r3, #0]
 8013cac:	68b9      	ldr	r1, [r7, #8]
 8013cae:	4618      	mov	r0, r3
 8013cb0:	f000 fc4a 	bl	8014548 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8013cb4:	68fb      	ldr	r3, [r7, #12]
 8013cb6:	681b      	ldr	r3, [r3, #0]
 8013cb8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013cba:	68fb      	ldr	r3, [r7, #12]
 8013cbc:	681b      	ldr	r3, [r3, #0]
 8013cbe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8013cc2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8013cc4:	68fb      	ldr	r3, [r7, #12]
 8013cc6:	681b      	ldr	r3, [r3, #0]
 8013cc8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013cca:	68fb      	ldr	r3, [r7, #12]
 8013ccc:	681b      	ldr	r3, [r3, #0]
 8013cce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8013cd2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8013cd4:	68fb      	ldr	r3, [r7, #12]
 8013cd6:	681b      	ldr	r3, [r3, #0]
 8013cd8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8013cda:	68bb      	ldr	r3, [r7, #8]
 8013cdc:	691b      	ldr	r3, [r3, #16]
 8013cde:	021a      	lsls	r2, r3, #8
 8013ce0:	68fb      	ldr	r3, [r7, #12]
 8013ce2:	681b      	ldr	r3, [r3, #0]
 8013ce4:	430a      	orrs	r2, r1
 8013ce6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8013ce8:	e002      	b.n	8013cf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8013cea:	2301      	movs	r3, #1
 8013cec:	75fb      	strb	r3, [r7, #23]
      break;
 8013cee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8013cf0:	68fb      	ldr	r3, [r7, #12]
 8013cf2:	2200      	movs	r2, #0
 8013cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8013cf8:	7dfb      	ldrb	r3, [r7, #23]
}
 8013cfa:	4618      	mov	r0, r3
 8013cfc:	3718      	adds	r7, #24
 8013cfe:	46bd      	mov	sp, r7
 8013d00:	bd80      	pop	{r7, pc}
 8013d02:	bf00      	nop

08013d04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8013d04:	b580      	push	{r7, lr}
 8013d06:	b084      	sub	sp, #16
 8013d08:	af00      	add	r7, sp, #0
 8013d0a:	6078      	str	r0, [r7, #4]
 8013d0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8013d0e:	2300      	movs	r3, #0
 8013d10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8013d18:	2b01      	cmp	r3, #1
 8013d1a:	d101      	bne.n	8013d20 <HAL_TIM_ConfigClockSource+0x1c>
 8013d1c:	2302      	movs	r3, #2
 8013d1e:	e0b6      	b.n	8013e8e <HAL_TIM_ConfigClockSource+0x18a>
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	2201      	movs	r2, #1
 8013d24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	2202      	movs	r2, #2
 8013d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	681b      	ldr	r3, [r3, #0]
 8013d34:	689b      	ldr	r3, [r3, #8]
 8013d36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8013d38:	68bb      	ldr	r3, [r7, #8]
 8013d3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8013d3e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8013d42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013d44:	68bb      	ldr	r3, [r7, #8]
 8013d46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8013d4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	68ba      	ldr	r2, [r7, #8]
 8013d52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8013d54:	683b      	ldr	r3, [r7, #0]
 8013d56:	681b      	ldr	r3, [r3, #0]
 8013d58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8013d5c:	d03e      	beq.n	8013ddc <HAL_TIM_ConfigClockSource+0xd8>
 8013d5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8013d62:	f200 8087 	bhi.w	8013e74 <HAL_TIM_ConfigClockSource+0x170>
 8013d66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013d6a:	f000 8086 	beq.w	8013e7a <HAL_TIM_ConfigClockSource+0x176>
 8013d6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013d72:	d87f      	bhi.n	8013e74 <HAL_TIM_ConfigClockSource+0x170>
 8013d74:	2b70      	cmp	r3, #112	@ 0x70
 8013d76:	d01a      	beq.n	8013dae <HAL_TIM_ConfigClockSource+0xaa>
 8013d78:	2b70      	cmp	r3, #112	@ 0x70
 8013d7a:	d87b      	bhi.n	8013e74 <HAL_TIM_ConfigClockSource+0x170>
 8013d7c:	2b60      	cmp	r3, #96	@ 0x60
 8013d7e:	d050      	beq.n	8013e22 <HAL_TIM_ConfigClockSource+0x11e>
 8013d80:	2b60      	cmp	r3, #96	@ 0x60
 8013d82:	d877      	bhi.n	8013e74 <HAL_TIM_ConfigClockSource+0x170>
 8013d84:	2b50      	cmp	r3, #80	@ 0x50
 8013d86:	d03c      	beq.n	8013e02 <HAL_TIM_ConfigClockSource+0xfe>
 8013d88:	2b50      	cmp	r3, #80	@ 0x50
 8013d8a:	d873      	bhi.n	8013e74 <HAL_TIM_ConfigClockSource+0x170>
 8013d8c:	2b40      	cmp	r3, #64	@ 0x40
 8013d8e:	d058      	beq.n	8013e42 <HAL_TIM_ConfigClockSource+0x13e>
 8013d90:	2b40      	cmp	r3, #64	@ 0x40
 8013d92:	d86f      	bhi.n	8013e74 <HAL_TIM_ConfigClockSource+0x170>
 8013d94:	2b30      	cmp	r3, #48	@ 0x30
 8013d96:	d064      	beq.n	8013e62 <HAL_TIM_ConfigClockSource+0x15e>
 8013d98:	2b30      	cmp	r3, #48	@ 0x30
 8013d9a:	d86b      	bhi.n	8013e74 <HAL_TIM_ConfigClockSource+0x170>
 8013d9c:	2b20      	cmp	r3, #32
 8013d9e:	d060      	beq.n	8013e62 <HAL_TIM_ConfigClockSource+0x15e>
 8013da0:	2b20      	cmp	r3, #32
 8013da2:	d867      	bhi.n	8013e74 <HAL_TIM_ConfigClockSource+0x170>
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	d05c      	beq.n	8013e62 <HAL_TIM_ConfigClockSource+0x15e>
 8013da8:	2b10      	cmp	r3, #16
 8013daa:	d05a      	beq.n	8013e62 <HAL_TIM_ConfigClockSource+0x15e>
 8013dac:	e062      	b.n	8013e74 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8013dae:	687b      	ldr	r3, [r7, #4]
 8013db0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8013db2:	683b      	ldr	r3, [r7, #0]
 8013db4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8013db6:	683b      	ldr	r3, [r7, #0]
 8013db8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8013dba:	683b      	ldr	r3, [r7, #0]
 8013dbc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8013dbe:	f000 fe5b 	bl	8014a78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	681b      	ldr	r3, [r3, #0]
 8013dc6:	689b      	ldr	r3, [r3, #8]
 8013dc8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8013dca:	68bb      	ldr	r3, [r7, #8]
 8013dcc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8013dd0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	681b      	ldr	r3, [r3, #0]
 8013dd6:	68ba      	ldr	r2, [r7, #8]
 8013dd8:	609a      	str	r2, [r3, #8]
      break;
 8013dda:	e04f      	b.n	8013e7c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8013de0:	683b      	ldr	r3, [r7, #0]
 8013de2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8013de4:	683b      	ldr	r3, [r7, #0]
 8013de6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8013de8:	683b      	ldr	r3, [r7, #0]
 8013dea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8013dec:	f000 fe44 	bl	8014a78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	681b      	ldr	r3, [r3, #0]
 8013df4:	689a      	ldr	r2, [r3, #8]
 8013df6:	687b      	ldr	r3, [r7, #4]
 8013df8:	681b      	ldr	r3, [r3, #0]
 8013dfa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8013dfe:	609a      	str	r2, [r3, #8]
      break;
 8013e00:	e03c      	b.n	8013e7c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8013e02:	687b      	ldr	r3, [r7, #4]
 8013e04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8013e06:	683b      	ldr	r3, [r7, #0]
 8013e08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8013e0a:	683b      	ldr	r3, [r7, #0]
 8013e0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8013e0e:	461a      	mov	r2, r3
 8013e10:	f000 fd02 	bl	8014818 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	681b      	ldr	r3, [r3, #0]
 8013e18:	2150      	movs	r1, #80	@ 0x50
 8013e1a:	4618      	mov	r0, r3
 8013e1c:	f000 fe11 	bl	8014a42 <TIM_ITRx_SetConfig>
      break;
 8013e20:	e02c      	b.n	8013e7c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8013e22:	687b      	ldr	r3, [r7, #4]
 8013e24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8013e26:	683b      	ldr	r3, [r7, #0]
 8013e28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8013e2a:	683b      	ldr	r3, [r7, #0]
 8013e2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8013e2e:	461a      	mov	r2, r3
 8013e30:	f000 fd5e 	bl	80148f0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8013e34:	687b      	ldr	r3, [r7, #4]
 8013e36:	681b      	ldr	r3, [r3, #0]
 8013e38:	2160      	movs	r1, #96	@ 0x60
 8013e3a:	4618      	mov	r0, r3
 8013e3c:	f000 fe01 	bl	8014a42 <TIM_ITRx_SetConfig>
      break;
 8013e40:	e01c      	b.n	8013e7c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8013e46:	683b      	ldr	r3, [r7, #0]
 8013e48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8013e4a:	683b      	ldr	r3, [r7, #0]
 8013e4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8013e4e:	461a      	mov	r2, r3
 8013e50:	f000 fce2 	bl	8014818 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	2140      	movs	r1, #64	@ 0x40
 8013e5a:	4618      	mov	r0, r3
 8013e5c:	f000 fdf1 	bl	8014a42 <TIM_ITRx_SetConfig>
      break;
 8013e60:	e00c      	b.n	8013e7c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8013e62:	687b      	ldr	r3, [r7, #4]
 8013e64:	681a      	ldr	r2, [r3, #0]
 8013e66:	683b      	ldr	r3, [r7, #0]
 8013e68:	681b      	ldr	r3, [r3, #0]
 8013e6a:	4619      	mov	r1, r3
 8013e6c:	4610      	mov	r0, r2
 8013e6e:	f000 fde8 	bl	8014a42 <TIM_ITRx_SetConfig>
      break;
 8013e72:	e003      	b.n	8013e7c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8013e74:	2301      	movs	r3, #1
 8013e76:	73fb      	strb	r3, [r7, #15]
      break;
 8013e78:	e000      	b.n	8013e7c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8013e7a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8013e7c:	687b      	ldr	r3, [r7, #4]
 8013e7e:	2201      	movs	r2, #1
 8013e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8013e84:	687b      	ldr	r3, [r7, #4]
 8013e86:	2200      	movs	r2, #0
 8013e88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8013e8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8013e8e:	4618      	mov	r0, r3
 8013e90:	3710      	adds	r7, #16
 8013e92:	46bd      	mov	sp, r7
 8013e94:	bd80      	pop	{r7, pc}

08013e96 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8013e96:	b580      	push	{r7, lr}
 8013e98:	b082      	sub	sp, #8
 8013e9a:	af00      	add	r7, sp, #0
 8013e9c:	6078      	str	r0, [r7, #4]
 8013e9e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8013ea0:	687b      	ldr	r3, [r7, #4]
 8013ea2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8013ea6:	2b01      	cmp	r3, #1
 8013ea8:	d101      	bne.n	8013eae <HAL_TIM_SlaveConfigSynchro+0x18>
 8013eaa:	2302      	movs	r3, #2
 8013eac:	e031      	b.n	8013f12 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8013eae:	687b      	ldr	r3, [r7, #4]
 8013eb0:	2201      	movs	r2, #1
 8013eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	2202      	movs	r2, #2
 8013eba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8013ebe:	6839      	ldr	r1, [r7, #0]
 8013ec0:	6878      	ldr	r0, [r7, #4]
 8013ec2:	f000 fba7 	bl	8014614 <TIM_SlaveTimer_SetConfig>
 8013ec6:	4603      	mov	r3, r0
 8013ec8:	2b00      	cmp	r3, #0
 8013eca:	d009      	beq.n	8013ee0 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8013ecc:	687b      	ldr	r3, [r7, #4]
 8013ece:	2201      	movs	r2, #1
 8013ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	2200      	movs	r2, #0
 8013ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8013edc:	2301      	movs	r3, #1
 8013ede:	e018      	b.n	8013f12 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	681b      	ldr	r3, [r3, #0]
 8013ee4:	68da      	ldr	r2, [r3, #12]
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	681b      	ldr	r3, [r3, #0]
 8013eea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8013eee:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8013ef0:	687b      	ldr	r3, [r7, #4]
 8013ef2:	681b      	ldr	r3, [r3, #0]
 8013ef4:	68da      	ldr	r2, [r3, #12]
 8013ef6:	687b      	ldr	r3, [r7, #4]
 8013ef8:	681b      	ldr	r3, [r3, #0]
 8013efa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8013efe:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	2201      	movs	r2, #1
 8013f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8013f08:	687b      	ldr	r3, [r7, #4]
 8013f0a:	2200      	movs	r2, #0
 8013f0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8013f10:	2300      	movs	r3, #0
}
 8013f12:	4618      	mov	r0, r3
 8013f14:	3708      	adds	r7, #8
 8013f16:	46bd      	mov	sp, r7
 8013f18:	bd80      	pop	{r7, pc}
	...

08013f1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8013f1c:	b480      	push	{r7}
 8013f1e:	b085      	sub	sp, #20
 8013f20:	af00      	add	r7, sp, #0
 8013f22:	6078      	str	r0, [r7, #4]
 8013f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	681b      	ldr	r3, [r3, #0]
 8013f2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	4a46      	ldr	r2, [pc, #280]	@ (8014048 <TIM_Base_SetConfig+0x12c>)
 8013f30:	4293      	cmp	r3, r2
 8013f32:	d013      	beq.n	8013f5c <TIM_Base_SetConfig+0x40>
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013f3a:	d00f      	beq.n	8013f5c <TIM_Base_SetConfig+0x40>
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	4a43      	ldr	r2, [pc, #268]	@ (801404c <TIM_Base_SetConfig+0x130>)
 8013f40:	4293      	cmp	r3, r2
 8013f42:	d00b      	beq.n	8013f5c <TIM_Base_SetConfig+0x40>
 8013f44:	687b      	ldr	r3, [r7, #4]
 8013f46:	4a42      	ldr	r2, [pc, #264]	@ (8014050 <TIM_Base_SetConfig+0x134>)
 8013f48:	4293      	cmp	r3, r2
 8013f4a:	d007      	beq.n	8013f5c <TIM_Base_SetConfig+0x40>
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	4a41      	ldr	r2, [pc, #260]	@ (8014054 <TIM_Base_SetConfig+0x138>)
 8013f50:	4293      	cmp	r3, r2
 8013f52:	d003      	beq.n	8013f5c <TIM_Base_SetConfig+0x40>
 8013f54:	687b      	ldr	r3, [r7, #4]
 8013f56:	4a40      	ldr	r2, [pc, #256]	@ (8014058 <TIM_Base_SetConfig+0x13c>)
 8013f58:	4293      	cmp	r3, r2
 8013f5a:	d108      	bne.n	8013f6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8013f5c:	68fb      	ldr	r3, [r7, #12]
 8013f5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013f62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8013f64:	683b      	ldr	r3, [r7, #0]
 8013f66:	685b      	ldr	r3, [r3, #4]
 8013f68:	68fa      	ldr	r2, [r7, #12]
 8013f6a:	4313      	orrs	r3, r2
 8013f6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	4a35      	ldr	r2, [pc, #212]	@ (8014048 <TIM_Base_SetConfig+0x12c>)
 8013f72:	4293      	cmp	r3, r2
 8013f74:	d01f      	beq.n	8013fb6 <TIM_Base_SetConfig+0x9a>
 8013f76:	687b      	ldr	r3, [r7, #4]
 8013f78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013f7c:	d01b      	beq.n	8013fb6 <TIM_Base_SetConfig+0x9a>
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	4a32      	ldr	r2, [pc, #200]	@ (801404c <TIM_Base_SetConfig+0x130>)
 8013f82:	4293      	cmp	r3, r2
 8013f84:	d017      	beq.n	8013fb6 <TIM_Base_SetConfig+0x9a>
 8013f86:	687b      	ldr	r3, [r7, #4]
 8013f88:	4a31      	ldr	r2, [pc, #196]	@ (8014050 <TIM_Base_SetConfig+0x134>)
 8013f8a:	4293      	cmp	r3, r2
 8013f8c:	d013      	beq.n	8013fb6 <TIM_Base_SetConfig+0x9a>
 8013f8e:	687b      	ldr	r3, [r7, #4]
 8013f90:	4a30      	ldr	r2, [pc, #192]	@ (8014054 <TIM_Base_SetConfig+0x138>)
 8013f92:	4293      	cmp	r3, r2
 8013f94:	d00f      	beq.n	8013fb6 <TIM_Base_SetConfig+0x9a>
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	4a2f      	ldr	r2, [pc, #188]	@ (8014058 <TIM_Base_SetConfig+0x13c>)
 8013f9a:	4293      	cmp	r3, r2
 8013f9c:	d00b      	beq.n	8013fb6 <TIM_Base_SetConfig+0x9a>
 8013f9e:	687b      	ldr	r3, [r7, #4]
 8013fa0:	4a2e      	ldr	r2, [pc, #184]	@ (801405c <TIM_Base_SetConfig+0x140>)
 8013fa2:	4293      	cmp	r3, r2
 8013fa4:	d007      	beq.n	8013fb6 <TIM_Base_SetConfig+0x9a>
 8013fa6:	687b      	ldr	r3, [r7, #4]
 8013fa8:	4a2d      	ldr	r2, [pc, #180]	@ (8014060 <TIM_Base_SetConfig+0x144>)
 8013faa:	4293      	cmp	r3, r2
 8013fac:	d003      	beq.n	8013fb6 <TIM_Base_SetConfig+0x9a>
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	4a2c      	ldr	r2, [pc, #176]	@ (8014064 <TIM_Base_SetConfig+0x148>)
 8013fb2:	4293      	cmp	r3, r2
 8013fb4:	d108      	bne.n	8013fc8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8013fb6:	68fb      	ldr	r3, [r7, #12]
 8013fb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8013fbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8013fbe:	683b      	ldr	r3, [r7, #0]
 8013fc0:	68db      	ldr	r3, [r3, #12]
 8013fc2:	68fa      	ldr	r2, [r7, #12]
 8013fc4:	4313      	orrs	r3, r2
 8013fc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8013fc8:	68fb      	ldr	r3, [r7, #12]
 8013fca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8013fce:	683b      	ldr	r3, [r7, #0]
 8013fd0:	695b      	ldr	r3, [r3, #20]
 8013fd2:	4313      	orrs	r3, r2
 8013fd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8013fd6:	687b      	ldr	r3, [r7, #4]
 8013fd8:	68fa      	ldr	r2, [r7, #12]
 8013fda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8013fdc:	683b      	ldr	r3, [r7, #0]
 8013fde:	689a      	ldr	r2, [r3, #8]
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8013fe4:	683b      	ldr	r3, [r7, #0]
 8013fe6:	681a      	ldr	r2, [r3, #0]
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8013fec:	687b      	ldr	r3, [r7, #4]
 8013fee:	4a16      	ldr	r2, [pc, #88]	@ (8014048 <TIM_Base_SetConfig+0x12c>)
 8013ff0:	4293      	cmp	r3, r2
 8013ff2:	d00f      	beq.n	8014014 <TIM_Base_SetConfig+0xf8>
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	4a18      	ldr	r2, [pc, #96]	@ (8014058 <TIM_Base_SetConfig+0x13c>)
 8013ff8:	4293      	cmp	r3, r2
 8013ffa:	d00b      	beq.n	8014014 <TIM_Base_SetConfig+0xf8>
 8013ffc:	687b      	ldr	r3, [r7, #4]
 8013ffe:	4a17      	ldr	r2, [pc, #92]	@ (801405c <TIM_Base_SetConfig+0x140>)
 8014000:	4293      	cmp	r3, r2
 8014002:	d007      	beq.n	8014014 <TIM_Base_SetConfig+0xf8>
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	4a16      	ldr	r2, [pc, #88]	@ (8014060 <TIM_Base_SetConfig+0x144>)
 8014008:	4293      	cmp	r3, r2
 801400a:	d003      	beq.n	8014014 <TIM_Base_SetConfig+0xf8>
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	4a15      	ldr	r2, [pc, #84]	@ (8014064 <TIM_Base_SetConfig+0x148>)
 8014010:	4293      	cmp	r3, r2
 8014012:	d103      	bne.n	801401c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8014014:	683b      	ldr	r3, [r7, #0]
 8014016:	691a      	ldr	r2, [r3, #16]
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801401c:	687b      	ldr	r3, [r7, #4]
 801401e:	2201      	movs	r2, #1
 8014020:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	691b      	ldr	r3, [r3, #16]
 8014026:	f003 0301 	and.w	r3, r3, #1
 801402a:	2b01      	cmp	r3, #1
 801402c:	d105      	bne.n	801403a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 801402e:	687b      	ldr	r3, [r7, #4]
 8014030:	691b      	ldr	r3, [r3, #16]
 8014032:	f023 0201 	bic.w	r2, r3, #1
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	611a      	str	r2, [r3, #16]
  }
}
 801403a:	bf00      	nop
 801403c:	3714      	adds	r7, #20
 801403e:	46bd      	mov	sp, r7
 8014040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014044:	4770      	bx	lr
 8014046:	bf00      	nop
 8014048:	40012c00 	.word	0x40012c00
 801404c:	40000400 	.word	0x40000400
 8014050:	40000800 	.word	0x40000800
 8014054:	40000c00 	.word	0x40000c00
 8014058:	40013400 	.word	0x40013400
 801405c:	40014000 	.word	0x40014000
 8014060:	40014400 	.word	0x40014400
 8014064:	40014800 	.word	0x40014800

08014068 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8014068:	b480      	push	{r7}
 801406a:	b087      	sub	sp, #28
 801406c:	af00      	add	r7, sp, #0
 801406e:	6078      	str	r0, [r7, #4]
 8014070:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	6a1b      	ldr	r3, [r3, #32]
 8014076:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8014078:	687b      	ldr	r3, [r7, #4]
 801407a:	6a1b      	ldr	r3, [r3, #32]
 801407c:	f023 0201 	bic.w	r2, r3, #1
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014084:	687b      	ldr	r3, [r7, #4]
 8014086:	685b      	ldr	r3, [r3, #4]
 8014088:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801408a:	687b      	ldr	r3, [r7, #4]
 801408c:	699b      	ldr	r3, [r3, #24]
 801408e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8014090:	68fb      	ldr	r3, [r7, #12]
 8014092:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8014096:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801409a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 801409c:	68fb      	ldr	r3, [r7, #12]
 801409e:	f023 0303 	bic.w	r3, r3, #3
 80140a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80140a4:	683b      	ldr	r3, [r7, #0]
 80140a6:	681b      	ldr	r3, [r3, #0]
 80140a8:	68fa      	ldr	r2, [r7, #12]
 80140aa:	4313      	orrs	r3, r2
 80140ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80140ae:	697b      	ldr	r3, [r7, #20]
 80140b0:	f023 0302 	bic.w	r3, r3, #2
 80140b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80140b6:	683b      	ldr	r3, [r7, #0]
 80140b8:	689b      	ldr	r3, [r3, #8]
 80140ba:	697a      	ldr	r2, [r7, #20]
 80140bc:	4313      	orrs	r3, r2
 80140be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80140c0:	687b      	ldr	r3, [r7, #4]
 80140c2:	4a2c      	ldr	r2, [pc, #176]	@ (8014174 <TIM_OC1_SetConfig+0x10c>)
 80140c4:	4293      	cmp	r3, r2
 80140c6:	d00f      	beq.n	80140e8 <TIM_OC1_SetConfig+0x80>
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	4a2b      	ldr	r2, [pc, #172]	@ (8014178 <TIM_OC1_SetConfig+0x110>)
 80140cc:	4293      	cmp	r3, r2
 80140ce:	d00b      	beq.n	80140e8 <TIM_OC1_SetConfig+0x80>
 80140d0:	687b      	ldr	r3, [r7, #4]
 80140d2:	4a2a      	ldr	r2, [pc, #168]	@ (801417c <TIM_OC1_SetConfig+0x114>)
 80140d4:	4293      	cmp	r3, r2
 80140d6:	d007      	beq.n	80140e8 <TIM_OC1_SetConfig+0x80>
 80140d8:	687b      	ldr	r3, [r7, #4]
 80140da:	4a29      	ldr	r2, [pc, #164]	@ (8014180 <TIM_OC1_SetConfig+0x118>)
 80140dc:	4293      	cmp	r3, r2
 80140de:	d003      	beq.n	80140e8 <TIM_OC1_SetConfig+0x80>
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	4a28      	ldr	r2, [pc, #160]	@ (8014184 <TIM_OC1_SetConfig+0x11c>)
 80140e4:	4293      	cmp	r3, r2
 80140e6:	d10c      	bne.n	8014102 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80140e8:	697b      	ldr	r3, [r7, #20]
 80140ea:	f023 0308 	bic.w	r3, r3, #8
 80140ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80140f0:	683b      	ldr	r3, [r7, #0]
 80140f2:	68db      	ldr	r3, [r3, #12]
 80140f4:	697a      	ldr	r2, [r7, #20]
 80140f6:	4313      	orrs	r3, r2
 80140f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80140fa:	697b      	ldr	r3, [r7, #20]
 80140fc:	f023 0304 	bic.w	r3, r3, #4
 8014100:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	4a1b      	ldr	r2, [pc, #108]	@ (8014174 <TIM_OC1_SetConfig+0x10c>)
 8014106:	4293      	cmp	r3, r2
 8014108:	d00f      	beq.n	801412a <TIM_OC1_SetConfig+0xc2>
 801410a:	687b      	ldr	r3, [r7, #4]
 801410c:	4a1a      	ldr	r2, [pc, #104]	@ (8014178 <TIM_OC1_SetConfig+0x110>)
 801410e:	4293      	cmp	r3, r2
 8014110:	d00b      	beq.n	801412a <TIM_OC1_SetConfig+0xc2>
 8014112:	687b      	ldr	r3, [r7, #4]
 8014114:	4a19      	ldr	r2, [pc, #100]	@ (801417c <TIM_OC1_SetConfig+0x114>)
 8014116:	4293      	cmp	r3, r2
 8014118:	d007      	beq.n	801412a <TIM_OC1_SetConfig+0xc2>
 801411a:	687b      	ldr	r3, [r7, #4]
 801411c:	4a18      	ldr	r2, [pc, #96]	@ (8014180 <TIM_OC1_SetConfig+0x118>)
 801411e:	4293      	cmp	r3, r2
 8014120:	d003      	beq.n	801412a <TIM_OC1_SetConfig+0xc2>
 8014122:	687b      	ldr	r3, [r7, #4]
 8014124:	4a17      	ldr	r2, [pc, #92]	@ (8014184 <TIM_OC1_SetConfig+0x11c>)
 8014126:	4293      	cmp	r3, r2
 8014128:	d111      	bne.n	801414e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 801412a:	693b      	ldr	r3, [r7, #16]
 801412c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014130:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8014132:	693b      	ldr	r3, [r7, #16]
 8014134:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8014138:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801413a:	683b      	ldr	r3, [r7, #0]
 801413c:	695b      	ldr	r3, [r3, #20]
 801413e:	693a      	ldr	r2, [r7, #16]
 8014140:	4313      	orrs	r3, r2
 8014142:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8014144:	683b      	ldr	r3, [r7, #0]
 8014146:	699b      	ldr	r3, [r3, #24]
 8014148:	693a      	ldr	r2, [r7, #16]
 801414a:	4313      	orrs	r3, r2
 801414c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801414e:	687b      	ldr	r3, [r7, #4]
 8014150:	693a      	ldr	r2, [r7, #16]
 8014152:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8014154:	687b      	ldr	r3, [r7, #4]
 8014156:	68fa      	ldr	r2, [r7, #12]
 8014158:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801415a:	683b      	ldr	r3, [r7, #0]
 801415c:	685a      	ldr	r2, [r3, #4]
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	697a      	ldr	r2, [r7, #20]
 8014166:	621a      	str	r2, [r3, #32]
}
 8014168:	bf00      	nop
 801416a:	371c      	adds	r7, #28
 801416c:	46bd      	mov	sp, r7
 801416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014172:	4770      	bx	lr
 8014174:	40012c00 	.word	0x40012c00
 8014178:	40013400 	.word	0x40013400
 801417c:	40014000 	.word	0x40014000
 8014180:	40014400 	.word	0x40014400
 8014184:	40014800 	.word	0x40014800

08014188 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8014188:	b480      	push	{r7}
 801418a:	b087      	sub	sp, #28
 801418c:	af00      	add	r7, sp, #0
 801418e:	6078      	str	r0, [r7, #4]
 8014190:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8014192:	687b      	ldr	r3, [r7, #4]
 8014194:	6a1b      	ldr	r3, [r3, #32]
 8014196:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	6a1b      	ldr	r3, [r3, #32]
 801419c:	f023 0210 	bic.w	r2, r3, #16
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80141a4:	687b      	ldr	r3, [r7, #4]
 80141a6:	685b      	ldr	r3, [r3, #4]
 80141a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	699b      	ldr	r3, [r3, #24]
 80141ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80141b0:	68fb      	ldr	r3, [r7, #12]
 80141b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80141b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80141ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80141bc:	68fb      	ldr	r3, [r7, #12]
 80141be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80141c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80141c4:	683b      	ldr	r3, [r7, #0]
 80141c6:	681b      	ldr	r3, [r3, #0]
 80141c8:	021b      	lsls	r3, r3, #8
 80141ca:	68fa      	ldr	r2, [r7, #12]
 80141cc:	4313      	orrs	r3, r2
 80141ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80141d0:	697b      	ldr	r3, [r7, #20]
 80141d2:	f023 0320 	bic.w	r3, r3, #32
 80141d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80141d8:	683b      	ldr	r3, [r7, #0]
 80141da:	689b      	ldr	r3, [r3, #8]
 80141dc:	011b      	lsls	r3, r3, #4
 80141de:	697a      	ldr	r2, [r7, #20]
 80141e0:	4313      	orrs	r3, r2
 80141e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80141e4:	687b      	ldr	r3, [r7, #4]
 80141e6:	4a28      	ldr	r2, [pc, #160]	@ (8014288 <TIM_OC2_SetConfig+0x100>)
 80141e8:	4293      	cmp	r3, r2
 80141ea:	d003      	beq.n	80141f4 <TIM_OC2_SetConfig+0x6c>
 80141ec:	687b      	ldr	r3, [r7, #4]
 80141ee:	4a27      	ldr	r2, [pc, #156]	@ (801428c <TIM_OC2_SetConfig+0x104>)
 80141f0:	4293      	cmp	r3, r2
 80141f2:	d10d      	bne.n	8014210 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80141f4:	697b      	ldr	r3, [r7, #20]
 80141f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80141fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80141fc:	683b      	ldr	r3, [r7, #0]
 80141fe:	68db      	ldr	r3, [r3, #12]
 8014200:	011b      	lsls	r3, r3, #4
 8014202:	697a      	ldr	r2, [r7, #20]
 8014204:	4313      	orrs	r3, r2
 8014206:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8014208:	697b      	ldr	r3, [r7, #20]
 801420a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801420e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014210:	687b      	ldr	r3, [r7, #4]
 8014212:	4a1d      	ldr	r2, [pc, #116]	@ (8014288 <TIM_OC2_SetConfig+0x100>)
 8014214:	4293      	cmp	r3, r2
 8014216:	d00f      	beq.n	8014238 <TIM_OC2_SetConfig+0xb0>
 8014218:	687b      	ldr	r3, [r7, #4]
 801421a:	4a1c      	ldr	r2, [pc, #112]	@ (801428c <TIM_OC2_SetConfig+0x104>)
 801421c:	4293      	cmp	r3, r2
 801421e:	d00b      	beq.n	8014238 <TIM_OC2_SetConfig+0xb0>
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	4a1b      	ldr	r2, [pc, #108]	@ (8014290 <TIM_OC2_SetConfig+0x108>)
 8014224:	4293      	cmp	r3, r2
 8014226:	d007      	beq.n	8014238 <TIM_OC2_SetConfig+0xb0>
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	4a1a      	ldr	r2, [pc, #104]	@ (8014294 <TIM_OC2_SetConfig+0x10c>)
 801422c:	4293      	cmp	r3, r2
 801422e:	d003      	beq.n	8014238 <TIM_OC2_SetConfig+0xb0>
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	4a19      	ldr	r2, [pc, #100]	@ (8014298 <TIM_OC2_SetConfig+0x110>)
 8014234:	4293      	cmp	r3, r2
 8014236:	d113      	bne.n	8014260 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8014238:	693b      	ldr	r3, [r7, #16]
 801423a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801423e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8014240:	693b      	ldr	r3, [r7, #16]
 8014242:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8014246:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8014248:	683b      	ldr	r3, [r7, #0]
 801424a:	695b      	ldr	r3, [r3, #20]
 801424c:	009b      	lsls	r3, r3, #2
 801424e:	693a      	ldr	r2, [r7, #16]
 8014250:	4313      	orrs	r3, r2
 8014252:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8014254:	683b      	ldr	r3, [r7, #0]
 8014256:	699b      	ldr	r3, [r3, #24]
 8014258:	009b      	lsls	r3, r3, #2
 801425a:	693a      	ldr	r2, [r7, #16]
 801425c:	4313      	orrs	r3, r2
 801425e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	693a      	ldr	r2, [r7, #16]
 8014264:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	68fa      	ldr	r2, [r7, #12]
 801426a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 801426c:	683b      	ldr	r3, [r7, #0]
 801426e:	685a      	ldr	r2, [r3, #4]
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	697a      	ldr	r2, [r7, #20]
 8014278:	621a      	str	r2, [r3, #32]
}
 801427a:	bf00      	nop
 801427c:	371c      	adds	r7, #28
 801427e:	46bd      	mov	sp, r7
 8014280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014284:	4770      	bx	lr
 8014286:	bf00      	nop
 8014288:	40012c00 	.word	0x40012c00
 801428c:	40013400 	.word	0x40013400
 8014290:	40014000 	.word	0x40014000
 8014294:	40014400 	.word	0x40014400
 8014298:	40014800 	.word	0x40014800

0801429c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801429c:	b480      	push	{r7}
 801429e:	b087      	sub	sp, #28
 80142a0:	af00      	add	r7, sp, #0
 80142a2:	6078      	str	r0, [r7, #4]
 80142a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	6a1b      	ldr	r3, [r3, #32]
 80142aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	6a1b      	ldr	r3, [r3, #32]
 80142b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80142b8:	687b      	ldr	r3, [r7, #4]
 80142ba:	685b      	ldr	r3, [r3, #4]
 80142bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80142be:	687b      	ldr	r3, [r7, #4]
 80142c0:	69db      	ldr	r3, [r3, #28]
 80142c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80142c4:	68fb      	ldr	r3, [r7, #12]
 80142c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80142ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80142ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80142d0:	68fb      	ldr	r3, [r7, #12]
 80142d2:	f023 0303 	bic.w	r3, r3, #3
 80142d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80142d8:	683b      	ldr	r3, [r7, #0]
 80142da:	681b      	ldr	r3, [r3, #0]
 80142dc:	68fa      	ldr	r2, [r7, #12]
 80142de:	4313      	orrs	r3, r2
 80142e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80142e2:	697b      	ldr	r3, [r7, #20]
 80142e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80142e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80142ea:	683b      	ldr	r3, [r7, #0]
 80142ec:	689b      	ldr	r3, [r3, #8]
 80142ee:	021b      	lsls	r3, r3, #8
 80142f0:	697a      	ldr	r2, [r7, #20]
 80142f2:	4313      	orrs	r3, r2
 80142f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	4a27      	ldr	r2, [pc, #156]	@ (8014398 <TIM_OC3_SetConfig+0xfc>)
 80142fa:	4293      	cmp	r3, r2
 80142fc:	d003      	beq.n	8014306 <TIM_OC3_SetConfig+0x6a>
 80142fe:	687b      	ldr	r3, [r7, #4]
 8014300:	4a26      	ldr	r2, [pc, #152]	@ (801439c <TIM_OC3_SetConfig+0x100>)
 8014302:	4293      	cmp	r3, r2
 8014304:	d10d      	bne.n	8014322 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8014306:	697b      	ldr	r3, [r7, #20]
 8014308:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801430c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801430e:	683b      	ldr	r3, [r7, #0]
 8014310:	68db      	ldr	r3, [r3, #12]
 8014312:	021b      	lsls	r3, r3, #8
 8014314:	697a      	ldr	r2, [r7, #20]
 8014316:	4313      	orrs	r3, r2
 8014318:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 801431a:	697b      	ldr	r3, [r7, #20]
 801431c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8014320:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014322:	687b      	ldr	r3, [r7, #4]
 8014324:	4a1c      	ldr	r2, [pc, #112]	@ (8014398 <TIM_OC3_SetConfig+0xfc>)
 8014326:	4293      	cmp	r3, r2
 8014328:	d00f      	beq.n	801434a <TIM_OC3_SetConfig+0xae>
 801432a:	687b      	ldr	r3, [r7, #4]
 801432c:	4a1b      	ldr	r2, [pc, #108]	@ (801439c <TIM_OC3_SetConfig+0x100>)
 801432e:	4293      	cmp	r3, r2
 8014330:	d00b      	beq.n	801434a <TIM_OC3_SetConfig+0xae>
 8014332:	687b      	ldr	r3, [r7, #4]
 8014334:	4a1a      	ldr	r2, [pc, #104]	@ (80143a0 <TIM_OC3_SetConfig+0x104>)
 8014336:	4293      	cmp	r3, r2
 8014338:	d007      	beq.n	801434a <TIM_OC3_SetConfig+0xae>
 801433a:	687b      	ldr	r3, [r7, #4]
 801433c:	4a19      	ldr	r2, [pc, #100]	@ (80143a4 <TIM_OC3_SetConfig+0x108>)
 801433e:	4293      	cmp	r3, r2
 8014340:	d003      	beq.n	801434a <TIM_OC3_SetConfig+0xae>
 8014342:	687b      	ldr	r3, [r7, #4]
 8014344:	4a18      	ldr	r2, [pc, #96]	@ (80143a8 <TIM_OC3_SetConfig+0x10c>)
 8014346:	4293      	cmp	r3, r2
 8014348:	d113      	bne.n	8014372 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 801434a:	693b      	ldr	r3, [r7, #16]
 801434c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014350:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8014352:	693b      	ldr	r3, [r7, #16]
 8014354:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8014358:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801435a:	683b      	ldr	r3, [r7, #0]
 801435c:	695b      	ldr	r3, [r3, #20]
 801435e:	011b      	lsls	r3, r3, #4
 8014360:	693a      	ldr	r2, [r7, #16]
 8014362:	4313      	orrs	r3, r2
 8014364:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8014366:	683b      	ldr	r3, [r7, #0]
 8014368:	699b      	ldr	r3, [r3, #24]
 801436a:	011b      	lsls	r3, r3, #4
 801436c:	693a      	ldr	r2, [r7, #16]
 801436e:	4313      	orrs	r3, r2
 8014370:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	693a      	ldr	r2, [r7, #16]
 8014376:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	68fa      	ldr	r2, [r7, #12]
 801437c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 801437e:	683b      	ldr	r3, [r7, #0]
 8014380:	685a      	ldr	r2, [r3, #4]
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	697a      	ldr	r2, [r7, #20]
 801438a:	621a      	str	r2, [r3, #32]
}
 801438c:	bf00      	nop
 801438e:	371c      	adds	r7, #28
 8014390:	46bd      	mov	sp, r7
 8014392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014396:	4770      	bx	lr
 8014398:	40012c00 	.word	0x40012c00
 801439c:	40013400 	.word	0x40013400
 80143a0:	40014000 	.word	0x40014000
 80143a4:	40014400 	.word	0x40014400
 80143a8:	40014800 	.word	0x40014800

080143ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80143ac:	b480      	push	{r7}
 80143ae:	b087      	sub	sp, #28
 80143b0:	af00      	add	r7, sp, #0
 80143b2:	6078      	str	r0, [r7, #4]
 80143b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80143b6:	687b      	ldr	r3, [r7, #4]
 80143b8:	6a1b      	ldr	r3, [r3, #32]
 80143ba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80143bc:	687b      	ldr	r3, [r7, #4]
 80143be:	6a1b      	ldr	r3, [r3, #32]
 80143c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80143c8:	687b      	ldr	r3, [r7, #4]
 80143ca:	685b      	ldr	r3, [r3, #4]
 80143cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	69db      	ldr	r3, [r3, #28]
 80143d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80143d4:	68fb      	ldr	r3, [r7, #12]
 80143d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80143da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80143de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80143e0:	68fb      	ldr	r3, [r7, #12]
 80143e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80143e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80143e8:	683b      	ldr	r3, [r7, #0]
 80143ea:	681b      	ldr	r3, [r3, #0]
 80143ec:	021b      	lsls	r3, r3, #8
 80143ee:	68fa      	ldr	r2, [r7, #12]
 80143f0:	4313      	orrs	r3, r2
 80143f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80143f4:	693b      	ldr	r3, [r7, #16]
 80143f6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80143fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80143fc:	683b      	ldr	r3, [r7, #0]
 80143fe:	689b      	ldr	r3, [r3, #8]
 8014400:	031b      	lsls	r3, r3, #12
 8014402:	693a      	ldr	r2, [r7, #16]
 8014404:	4313      	orrs	r3, r2
 8014406:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	4a18      	ldr	r2, [pc, #96]	@ (801446c <TIM_OC4_SetConfig+0xc0>)
 801440c:	4293      	cmp	r3, r2
 801440e:	d00f      	beq.n	8014430 <TIM_OC4_SetConfig+0x84>
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	4a17      	ldr	r2, [pc, #92]	@ (8014470 <TIM_OC4_SetConfig+0xc4>)
 8014414:	4293      	cmp	r3, r2
 8014416:	d00b      	beq.n	8014430 <TIM_OC4_SetConfig+0x84>
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	4a16      	ldr	r2, [pc, #88]	@ (8014474 <TIM_OC4_SetConfig+0xc8>)
 801441c:	4293      	cmp	r3, r2
 801441e:	d007      	beq.n	8014430 <TIM_OC4_SetConfig+0x84>
 8014420:	687b      	ldr	r3, [r7, #4]
 8014422:	4a15      	ldr	r2, [pc, #84]	@ (8014478 <TIM_OC4_SetConfig+0xcc>)
 8014424:	4293      	cmp	r3, r2
 8014426:	d003      	beq.n	8014430 <TIM_OC4_SetConfig+0x84>
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	4a14      	ldr	r2, [pc, #80]	@ (801447c <TIM_OC4_SetConfig+0xd0>)
 801442c:	4293      	cmp	r3, r2
 801442e:	d109      	bne.n	8014444 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8014430:	697b      	ldr	r3, [r7, #20]
 8014432:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8014436:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8014438:	683b      	ldr	r3, [r7, #0]
 801443a:	695b      	ldr	r3, [r3, #20]
 801443c:	019b      	lsls	r3, r3, #6
 801443e:	697a      	ldr	r2, [r7, #20]
 8014440:	4313      	orrs	r3, r2
 8014442:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8014444:	687b      	ldr	r3, [r7, #4]
 8014446:	697a      	ldr	r2, [r7, #20]
 8014448:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801444a:	687b      	ldr	r3, [r7, #4]
 801444c:	68fa      	ldr	r2, [r7, #12]
 801444e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8014450:	683b      	ldr	r3, [r7, #0]
 8014452:	685a      	ldr	r2, [r3, #4]
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	693a      	ldr	r2, [r7, #16]
 801445c:	621a      	str	r2, [r3, #32]
}
 801445e:	bf00      	nop
 8014460:	371c      	adds	r7, #28
 8014462:	46bd      	mov	sp, r7
 8014464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014468:	4770      	bx	lr
 801446a:	bf00      	nop
 801446c:	40012c00 	.word	0x40012c00
 8014470:	40013400 	.word	0x40013400
 8014474:	40014000 	.word	0x40014000
 8014478:	40014400 	.word	0x40014400
 801447c:	40014800 	.word	0x40014800

08014480 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8014480:	b480      	push	{r7}
 8014482:	b087      	sub	sp, #28
 8014484:	af00      	add	r7, sp, #0
 8014486:	6078      	str	r0, [r7, #4]
 8014488:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801448a:	687b      	ldr	r3, [r7, #4]
 801448c:	6a1b      	ldr	r3, [r3, #32]
 801448e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	6a1b      	ldr	r3, [r3, #32]
 8014494:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8014498:	687b      	ldr	r3, [r7, #4]
 801449a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801449c:	687b      	ldr	r3, [r7, #4]
 801449e:	685b      	ldr	r3, [r3, #4]
 80144a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80144a2:	687b      	ldr	r3, [r7, #4]
 80144a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80144a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80144a8:	68fb      	ldr	r3, [r7, #12]
 80144aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80144ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80144b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80144b4:	683b      	ldr	r3, [r7, #0]
 80144b6:	681b      	ldr	r3, [r3, #0]
 80144b8:	68fa      	ldr	r2, [r7, #12]
 80144ba:	4313      	orrs	r3, r2
 80144bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80144be:	693b      	ldr	r3, [r7, #16]
 80144c0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80144c4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80144c6:	683b      	ldr	r3, [r7, #0]
 80144c8:	689b      	ldr	r3, [r3, #8]
 80144ca:	041b      	lsls	r3, r3, #16
 80144cc:	693a      	ldr	r2, [r7, #16]
 80144ce:	4313      	orrs	r3, r2
 80144d0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80144d2:	687b      	ldr	r3, [r7, #4]
 80144d4:	4a17      	ldr	r2, [pc, #92]	@ (8014534 <TIM_OC5_SetConfig+0xb4>)
 80144d6:	4293      	cmp	r3, r2
 80144d8:	d00f      	beq.n	80144fa <TIM_OC5_SetConfig+0x7a>
 80144da:	687b      	ldr	r3, [r7, #4]
 80144dc:	4a16      	ldr	r2, [pc, #88]	@ (8014538 <TIM_OC5_SetConfig+0xb8>)
 80144de:	4293      	cmp	r3, r2
 80144e0:	d00b      	beq.n	80144fa <TIM_OC5_SetConfig+0x7a>
 80144e2:	687b      	ldr	r3, [r7, #4]
 80144e4:	4a15      	ldr	r2, [pc, #84]	@ (801453c <TIM_OC5_SetConfig+0xbc>)
 80144e6:	4293      	cmp	r3, r2
 80144e8:	d007      	beq.n	80144fa <TIM_OC5_SetConfig+0x7a>
 80144ea:	687b      	ldr	r3, [r7, #4]
 80144ec:	4a14      	ldr	r2, [pc, #80]	@ (8014540 <TIM_OC5_SetConfig+0xc0>)
 80144ee:	4293      	cmp	r3, r2
 80144f0:	d003      	beq.n	80144fa <TIM_OC5_SetConfig+0x7a>
 80144f2:	687b      	ldr	r3, [r7, #4]
 80144f4:	4a13      	ldr	r2, [pc, #76]	@ (8014544 <TIM_OC5_SetConfig+0xc4>)
 80144f6:	4293      	cmp	r3, r2
 80144f8:	d109      	bne.n	801450e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80144fa:	697b      	ldr	r3, [r7, #20]
 80144fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8014500:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8014502:	683b      	ldr	r3, [r7, #0]
 8014504:	695b      	ldr	r3, [r3, #20]
 8014506:	021b      	lsls	r3, r3, #8
 8014508:	697a      	ldr	r2, [r7, #20]
 801450a:	4313      	orrs	r3, r2
 801450c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801450e:	687b      	ldr	r3, [r7, #4]
 8014510:	697a      	ldr	r2, [r7, #20]
 8014512:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	68fa      	ldr	r2, [r7, #12]
 8014518:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 801451a:	683b      	ldr	r3, [r7, #0]
 801451c:	685a      	ldr	r2, [r3, #4]
 801451e:	687b      	ldr	r3, [r7, #4]
 8014520:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014522:	687b      	ldr	r3, [r7, #4]
 8014524:	693a      	ldr	r2, [r7, #16]
 8014526:	621a      	str	r2, [r3, #32]
}
 8014528:	bf00      	nop
 801452a:	371c      	adds	r7, #28
 801452c:	46bd      	mov	sp, r7
 801452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014532:	4770      	bx	lr
 8014534:	40012c00 	.word	0x40012c00
 8014538:	40013400 	.word	0x40013400
 801453c:	40014000 	.word	0x40014000
 8014540:	40014400 	.word	0x40014400
 8014544:	40014800 	.word	0x40014800

08014548 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8014548:	b480      	push	{r7}
 801454a:	b087      	sub	sp, #28
 801454c:	af00      	add	r7, sp, #0
 801454e:	6078      	str	r0, [r7, #4]
 8014550:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8014552:	687b      	ldr	r3, [r7, #4]
 8014554:	6a1b      	ldr	r3, [r3, #32]
 8014556:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8014558:	687b      	ldr	r3, [r7, #4]
 801455a:	6a1b      	ldr	r3, [r3, #32]
 801455c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014564:	687b      	ldr	r3, [r7, #4]
 8014566:	685b      	ldr	r3, [r3, #4]
 8014568:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801456a:	687b      	ldr	r3, [r7, #4]
 801456c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801456e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8014570:	68fb      	ldr	r3, [r7, #12]
 8014572:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8014576:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801457a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801457c:	683b      	ldr	r3, [r7, #0]
 801457e:	681b      	ldr	r3, [r3, #0]
 8014580:	021b      	lsls	r3, r3, #8
 8014582:	68fa      	ldr	r2, [r7, #12]
 8014584:	4313      	orrs	r3, r2
 8014586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8014588:	693b      	ldr	r3, [r7, #16]
 801458a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801458e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8014590:	683b      	ldr	r3, [r7, #0]
 8014592:	689b      	ldr	r3, [r3, #8]
 8014594:	051b      	lsls	r3, r3, #20
 8014596:	693a      	ldr	r2, [r7, #16]
 8014598:	4313      	orrs	r3, r2
 801459a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801459c:	687b      	ldr	r3, [r7, #4]
 801459e:	4a18      	ldr	r2, [pc, #96]	@ (8014600 <TIM_OC6_SetConfig+0xb8>)
 80145a0:	4293      	cmp	r3, r2
 80145a2:	d00f      	beq.n	80145c4 <TIM_OC6_SetConfig+0x7c>
 80145a4:	687b      	ldr	r3, [r7, #4]
 80145a6:	4a17      	ldr	r2, [pc, #92]	@ (8014604 <TIM_OC6_SetConfig+0xbc>)
 80145a8:	4293      	cmp	r3, r2
 80145aa:	d00b      	beq.n	80145c4 <TIM_OC6_SetConfig+0x7c>
 80145ac:	687b      	ldr	r3, [r7, #4]
 80145ae:	4a16      	ldr	r2, [pc, #88]	@ (8014608 <TIM_OC6_SetConfig+0xc0>)
 80145b0:	4293      	cmp	r3, r2
 80145b2:	d007      	beq.n	80145c4 <TIM_OC6_SetConfig+0x7c>
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	4a15      	ldr	r2, [pc, #84]	@ (801460c <TIM_OC6_SetConfig+0xc4>)
 80145b8:	4293      	cmp	r3, r2
 80145ba:	d003      	beq.n	80145c4 <TIM_OC6_SetConfig+0x7c>
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	4a14      	ldr	r2, [pc, #80]	@ (8014610 <TIM_OC6_SetConfig+0xc8>)
 80145c0:	4293      	cmp	r3, r2
 80145c2:	d109      	bne.n	80145d8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80145c4:	697b      	ldr	r3, [r7, #20]
 80145c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80145ca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80145cc:	683b      	ldr	r3, [r7, #0]
 80145ce:	695b      	ldr	r3, [r3, #20]
 80145d0:	029b      	lsls	r3, r3, #10
 80145d2:	697a      	ldr	r2, [r7, #20]
 80145d4:	4313      	orrs	r3, r2
 80145d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80145d8:	687b      	ldr	r3, [r7, #4]
 80145da:	697a      	ldr	r2, [r7, #20]
 80145dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80145de:	687b      	ldr	r3, [r7, #4]
 80145e0:	68fa      	ldr	r2, [r7, #12]
 80145e2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80145e4:	683b      	ldr	r3, [r7, #0]
 80145e6:	685a      	ldr	r2, [r3, #4]
 80145e8:	687b      	ldr	r3, [r7, #4]
 80145ea:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80145ec:	687b      	ldr	r3, [r7, #4]
 80145ee:	693a      	ldr	r2, [r7, #16]
 80145f0:	621a      	str	r2, [r3, #32]
}
 80145f2:	bf00      	nop
 80145f4:	371c      	adds	r7, #28
 80145f6:	46bd      	mov	sp, r7
 80145f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145fc:	4770      	bx	lr
 80145fe:	bf00      	nop
 8014600:	40012c00 	.word	0x40012c00
 8014604:	40013400 	.word	0x40013400
 8014608:	40014000 	.word	0x40014000
 801460c:	40014400 	.word	0x40014400
 8014610:	40014800 	.word	0x40014800

08014614 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8014614:	b580      	push	{r7, lr}
 8014616:	b086      	sub	sp, #24
 8014618:	af00      	add	r7, sp, #0
 801461a:	6078      	str	r0, [r7, #4]
 801461c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801461e:	2300      	movs	r3, #0
 8014620:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8014622:	687b      	ldr	r3, [r7, #4]
 8014624:	681b      	ldr	r3, [r3, #0]
 8014626:	689b      	ldr	r3, [r3, #8]
 8014628:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801462a:	693b      	ldr	r3, [r7, #16]
 801462c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8014630:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8014632:	683b      	ldr	r3, [r7, #0]
 8014634:	685b      	ldr	r3, [r3, #4]
 8014636:	693a      	ldr	r2, [r7, #16]
 8014638:	4313      	orrs	r3, r2
 801463a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 801463c:	693b      	ldr	r3, [r7, #16]
 801463e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8014642:	f023 0307 	bic.w	r3, r3, #7
 8014646:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8014648:	683b      	ldr	r3, [r7, #0]
 801464a:	681b      	ldr	r3, [r3, #0]
 801464c:	693a      	ldr	r2, [r7, #16]
 801464e:	4313      	orrs	r3, r2
 8014650:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	681b      	ldr	r3, [r3, #0]
 8014656:	693a      	ldr	r2, [r7, #16]
 8014658:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 801465a:	683b      	ldr	r3, [r7, #0]
 801465c:	685b      	ldr	r3, [r3, #4]
 801465e:	2b70      	cmp	r3, #112	@ 0x70
 8014660:	d01a      	beq.n	8014698 <TIM_SlaveTimer_SetConfig+0x84>
 8014662:	2b70      	cmp	r3, #112	@ 0x70
 8014664:	d860      	bhi.n	8014728 <TIM_SlaveTimer_SetConfig+0x114>
 8014666:	2b60      	cmp	r3, #96	@ 0x60
 8014668:	d054      	beq.n	8014714 <TIM_SlaveTimer_SetConfig+0x100>
 801466a:	2b60      	cmp	r3, #96	@ 0x60
 801466c:	d85c      	bhi.n	8014728 <TIM_SlaveTimer_SetConfig+0x114>
 801466e:	2b50      	cmp	r3, #80	@ 0x50
 8014670:	d046      	beq.n	8014700 <TIM_SlaveTimer_SetConfig+0xec>
 8014672:	2b50      	cmp	r3, #80	@ 0x50
 8014674:	d858      	bhi.n	8014728 <TIM_SlaveTimer_SetConfig+0x114>
 8014676:	2b40      	cmp	r3, #64	@ 0x40
 8014678:	d019      	beq.n	80146ae <TIM_SlaveTimer_SetConfig+0x9a>
 801467a:	2b40      	cmp	r3, #64	@ 0x40
 801467c:	d854      	bhi.n	8014728 <TIM_SlaveTimer_SetConfig+0x114>
 801467e:	2b30      	cmp	r3, #48	@ 0x30
 8014680:	d055      	beq.n	801472e <TIM_SlaveTimer_SetConfig+0x11a>
 8014682:	2b30      	cmp	r3, #48	@ 0x30
 8014684:	d850      	bhi.n	8014728 <TIM_SlaveTimer_SetConfig+0x114>
 8014686:	2b20      	cmp	r3, #32
 8014688:	d051      	beq.n	801472e <TIM_SlaveTimer_SetConfig+0x11a>
 801468a:	2b20      	cmp	r3, #32
 801468c:	d84c      	bhi.n	8014728 <TIM_SlaveTimer_SetConfig+0x114>
 801468e:	2b00      	cmp	r3, #0
 8014690:	d04d      	beq.n	801472e <TIM_SlaveTimer_SetConfig+0x11a>
 8014692:	2b10      	cmp	r3, #16
 8014694:	d04b      	beq.n	801472e <TIM_SlaveTimer_SetConfig+0x11a>
 8014696:	e047      	b.n	8014728 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8014698:	687b      	ldr	r3, [r7, #4]
 801469a:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 801469c:	683b      	ldr	r3, [r7, #0]
 801469e:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80146a0:	683b      	ldr	r3, [r7, #0]
 80146a2:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80146a4:	683b      	ldr	r3, [r7, #0]
 80146a6:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80146a8:	f000 f9e6 	bl	8014a78 <TIM_ETR_SetConfig>
      break;
 80146ac:	e040      	b.n	8014730 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80146ae:	683b      	ldr	r3, [r7, #0]
 80146b0:	681b      	ldr	r3, [r3, #0]
 80146b2:	2b05      	cmp	r3, #5
 80146b4:	d101      	bne.n	80146ba <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 80146b6:	2301      	movs	r3, #1
 80146b8:	e03b      	b.n	8014732 <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80146ba:	687b      	ldr	r3, [r7, #4]
 80146bc:	681b      	ldr	r3, [r3, #0]
 80146be:	6a1b      	ldr	r3, [r3, #32]
 80146c0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80146c2:	687b      	ldr	r3, [r7, #4]
 80146c4:	681b      	ldr	r3, [r3, #0]
 80146c6:	6a1a      	ldr	r2, [r3, #32]
 80146c8:	687b      	ldr	r3, [r7, #4]
 80146ca:	681b      	ldr	r3, [r3, #0]
 80146cc:	f022 0201 	bic.w	r2, r2, #1
 80146d0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80146d2:	687b      	ldr	r3, [r7, #4]
 80146d4:	681b      	ldr	r3, [r3, #0]
 80146d6:	699b      	ldr	r3, [r3, #24]
 80146d8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80146da:	68bb      	ldr	r3, [r7, #8]
 80146dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80146e0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80146e2:	683b      	ldr	r3, [r7, #0]
 80146e4:	691b      	ldr	r3, [r3, #16]
 80146e6:	011b      	lsls	r3, r3, #4
 80146e8:	68ba      	ldr	r2, [r7, #8]
 80146ea:	4313      	orrs	r3, r2
 80146ec:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80146ee:	687b      	ldr	r3, [r7, #4]
 80146f0:	681b      	ldr	r3, [r3, #0]
 80146f2:	68ba      	ldr	r2, [r7, #8]
 80146f4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	681b      	ldr	r3, [r3, #0]
 80146fa:	68fa      	ldr	r2, [r7, #12]
 80146fc:	621a      	str	r2, [r3, #32]
      break;
 80146fe:	e017      	b.n	8014730 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8014700:	687b      	ldr	r3, [r7, #4]
 8014702:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8014704:	683b      	ldr	r3, [r7, #0]
 8014706:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8014708:	683b      	ldr	r3, [r7, #0]
 801470a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801470c:	461a      	mov	r2, r3
 801470e:	f000 f883 	bl	8014818 <TIM_TI1_ConfigInputStage>
      break;
 8014712:	e00d      	b.n	8014730 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8014714:	687b      	ldr	r3, [r7, #4]
 8014716:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8014718:	683b      	ldr	r3, [r7, #0]
 801471a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 801471c:	683b      	ldr	r3, [r7, #0]
 801471e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8014720:	461a      	mov	r2, r3
 8014722:	f000 f8e5 	bl	80148f0 <TIM_TI2_ConfigInputStage>
      break;
 8014726:	e003      	b.n	8014730 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8014728:	2301      	movs	r3, #1
 801472a:	75fb      	strb	r3, [r7, #23]
      break;
 801472c:	e000      	b.n	8014730 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 801472e:	bf00      	nop
  }

  return status;
 8014730:	7dfb      	ldrb	r3, [r7, #23]
}
 8014732:	4618      	mov	r0, r3
 8014734:	3718      	adds	r7, #24
 8014736:	46bd      	mov	sp, r7
 8014738:	bd80      	pop	{r7, pc}
	...

0801473c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 801473c:	b480      	push	{r7}
 801473e:	b087      	sub	sp, #28
 8014740:	af00      	add	r7, sp, #0
 8014742:	60f8      	str	r0, [r7, #12]
 8014744:	60b9      	str	r1, [r7, #8]
 8014746:	607a      	str	r2, [r7, #4]
 8014748:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 801474a:	68fb      	ldr	r3, [r7, #12]
 801474c:	6a1b      	ldr	r3, [r3, #32]
 801474e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8014750:	68fb      	ldr	r3, [r7, #12]
 8014752:	6a1b      	ldr	r3, [r3, #32]
 8014754:	f023 0201 	bic.w	r2, r3, #1
 8014758:	68fb      	ldr	r3, [r7, #12]
 801475a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801475c:	68fb      	ldr	r3, [r7, #12]
 801475e:	699b      	ldr	r3, [r3, #24]
 8014760:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8014762:	68fb      	ldr	r3, [r7, #12]
 8014764:	4a26      	ldr	r2, [pc, #152]	@ (8014800 <TIM_TI1_SetConfig+0xc4>)
 8014766:	4293      	cmp	r3, r2
 8014768:	d017      	beq.n	801479a <TIM_TI1_SetConfig+0x5e>
 801476a:	68fb      	ldr	r3, [r7, #12]
 801476c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014770:	d013      	beq.n	801479a <TIM_TI1_SetConfig+0x5e>
 8014772:	68fb      	ldr	r3, [r7, #12]
 8014774:	4a23      	ldr	r2, [pc, #140]	@ (8014804 <TIM_TI1_SetConfig+0xc8>)
 8014776:	4293      	cmp	r3, r2
 8014778:	d00f      	beq.n	801479a <TIM_TI1_SetConfig+0x5e>
 801477a:	68fb      	ldr	r3, [r7, #12]
 801477c:	4a22      	ldr	r2, [pc, #136]	@ (8014808 <TIM_TI1_SetConfig+0xcc>)
 801477e:	4293      	cmp	r3, r2
 8014780:	d00b      	beq.n	801479a <TIM_TI1_SetConfig+0x5e>
 8014782:	68fb      	ldr	r3, [r7, #12]
 8014784:	4a21      	ldr	r2, [pc, #132]	@ (801480c <TIM_TI1_SetConfig+0xd0>)
 8014786:	4293      	cmp	r3, r2
 8014788:	d007      	beq.n	801479a <TIM_TI1_SetConfig+0x5e>
 801478a:	68fb      	ldr	r3, [r7, #12]
 801478c:	4a20      	ldr	r2, [pc, #128]	@ (8014810 <TIM_TI1_SetConfig+0xd4>)
 801478e:	4293      	cmp	r3, r2
 8014790:	d003      	beq.n	801479a <TIM_TI1_SetConfig+0x5e>
 8014792:	68fb      	ldr	r3, [r7, #12]
 8014794:	4a1f      	ldr	r2, [pc, #124]	@ (8014814 <TIM_TI1_SetConfig+0xd8>)
 8014796:	4293      	cmp	r3, r2
 8014798:	d101      	bne.n	801479e <TIM_TI1_SetConfig+0x62>
 801479a:	2301      	movs	r3, #1
 801479c:	e000      	b.n	80147a0 <TIM_TI1_SetConfig+0x64>
 801479e:	2300      	movs	r3, #0
 80147a0:	2b00      	cmp	r3, #0
 80147a2:	d008      	beq.n	80147b6 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80147a4:	697b      	ldr	r3, [r7, #20]
 80147a6:	f023 0303 	bic.w	r3, r3, #3
 80147aa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80147ac:	697a      	ldr	r2, [r7, #20]
 80147ae:	687b      	ldr	r3, [r7, #4]
 80147b0:	4313      	orrs	r3, r2
 80147b2:	617b      	str	r3, [r7, #20]
 80147b4:	e003      	b.n	80147be <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80147b6:	697b      	ldr	r3, [r7, #20]
 80147b8:	f043 0301 	orr.w	r3, r3, #1
 80147bc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80147be:	697b      	ldr	r3, [r7, #20]
 80147c0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80147c4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80147c6:	683b      	ldr	r3, [r7, #0]
 80147c8:	011b      	lsls	r3, r3, #4
 80147ca:	b2db      	uxtb	r3, r3
 80147cc:	697a      	ldr	r2, [r7, #20]
 80147ce:	4313      	orrs	r3, r2
 80147d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80147d2:	693b      	ldr	r3, [r7, #16]
 80147d4:	f023 030a 	bic.w	r3, r3, #10
 80147d8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80147da:	68bb      	ldr	r3, [r7, #8]
 80147dc:	f003 030a 	and.w	r3, r3, #10
 80147e0:	693a      	ldr	r2, [r7, #16]
 80147e2:	4313      	orrs	r3, r2
 80147e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80147e6:	68fb      	ldr	r3, [r7, #12]
 80147e8:	697a      	ldr	r2, [r7, #20]
 80147ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80147ec:	68fb      	ldr	r3, [r7, #12]
 80147ee:	693a      	ldr	r2, [r7, #16]
 80147f0:	621a      	str	r2, [r3, #32]
}
 80147f2:	bf00      	nop
 80147f4:	371c      	adds	r7, #28
 80147f6:	46bd      	mov	sp, r7
 80147f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147fc:	4770      	bx	lr
 80147fe:	bf00      	nop
 8014800:	40012c00 	.word	0x40012c00
 8014804:	40000400 	.word	0x40000400
 8014808:	40000800 	.word	0x40000800
 801480c:	40000c00 	.word	0x40000c00
 8014810:	40013400 	.word	0x40013400
 8014814:	40014000 	.word	0x40014000

08014818 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8014818:	b480      	push	{r7}
 801481a:	b087      	sub	sp, #28
 801481c:	af00      	add	r7, sp, #0
 801481e:	60f8      	str	r0, [r7, #12]
 8014820:	60b9      	str	r1, [r7, #8]
 8014822:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8014824:	68fb      	ldr	r3, [r7, #12]
 8014826:	6a1b      	ldr	r3, [r3, #32]
 8014828:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801482a:	68fb      	ldr	r3, [r7, #12]
 801482c:	6a1b      	ldr	r3, [r3, #32]
 801482e:	f023 0201 	bic.w	r2, r3, #1
 8014832:	68fb      	ldr	r3, [r7, #12]
 8014834:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8014836:	68fb      	ldr	r3, [r7, #12]
 8014838:	699b      	ldr	r3, [r3, #24]
 801483a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801483c:	693b      	ldr	r3, [r7, #16]
 801483e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8014842:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8014844:	687b      	ldr	r3, [r7, #4]
 8014846:	011b      	lsls	r3, r3, #4
 8014848:	693a      	ldr	r2, [r7, #16]
 801484a:	4313      	orrs	r3, r2
 801484c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801484e:	697b      	ldr	r3, [r7, #20]
 8014850:	f023 030a 	bic.w	r3, r3, #10
 8014854:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8014856:	697a      	ldr	r2, [r7, #20]
 8014858:	68bb      	ldr	r3, [r7, #8]
 801485a:	4313      	orrs	r3, r2
 801485c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801485e:	68fb      	ldr	r3, [r7, #12]
 8014860:	693a      	ldr	r2, [r7, #16]
 8014862:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8014864:	68fb      	ldr	r3, [r7, #12]
 8014866:	697a      	ldr	r2, [r7, #20]
 8014868:	621a      	str	r2, [r3, #32]
}
 801486a:	bf00      	nop
 801486c:	371c      	adds	r7, #28
 801486e:	46bd      	mov	sp, r7
 8014870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014874:	4770      	bx	lr

08014876 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8014876:	b480      	push	{r7}
 8014878:	b087      	sub	sp, #28
 801487a:	af00      	add	r7, sp, #0
 801487c:	60f8      	str	r0, [r7, #12]
 801487e:	60b9      	str	r1, [r7, #8]
 8014880:	607a      	str	r2, [r7, #4]
 8014882:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8014884:	68fb      	ldr	r3, [r7, #12]
 8014886:	6a1b      	ldr	r3, [r3, #32]
 8014888:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801488a:	68fb      	ldr	r3, [r7, #12]
 801488c:	6a1b      	ldr	r3, [r3, #32]
 801488e:	f023 0210 	bic.w	r2, r3, #16
 8014892:	68fb      	ldr	r3, [r7, #12]
 8014894:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8014896:	68fb      	ldr	r3, [r7, #12]
 8014898:	699b      	ldr	r3, [r3, #24]
 801489a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 801489c:	693b      	ldr	r3, [r7, #16]
 801489e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80148a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80148a4:	687b      	ldr	r3, [r7, #4]
 80148a6:	021b      	lsls	r3, r3, #8
 80148a8:	693a      	ldr	r2, [r7, #16]
 80148aa:	4313      	orrs	r3, r2
 80148ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80148ae:	693b      	ldr	r3, [r7, #16]
 80148b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80148b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80148b6:	683b      	ldr	r3, [r7, #0]
 80148b8:	031b      	lsls	r3, r3, #12
 80148ba:	b29b      	uxth	r3, r3
 80148bc:	693a      	ldr	r2, [r7, #16]
 80148be:	4313      	orrs	r3, r2
 80148c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80148c2:	697b      	ldr	r3, [r7, #20]
 80148c4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80148c8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80148ca:	68bb      	ldr	r3, [r7, #8]
 80148cc:	011b      	lsls	r3, r3, #4
 80148ce:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80148d2:	697a      	ldr	r2, [r7, #20]
 80148d4:	4313      	orrs	r3, r2
 80148d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80148d8:	68fb      	ldr	r3, [r7, #12]
 80148da:	693a      	ldr	r2, [r7, #16]
 80148dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80148de:	68fb      	ldr	r3, [r7, #12]
 80148e0:	697a      	ldr	r2, [r7, #20]
 80148e2:	621a      	str	r2, [r3, #32]
}
 80148e4:	bf00      	nop
 80148e6:	371c      	adds	r7, #28
 80148e8:	46bd      	mov	sp, r7
 80148ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148ee:	4770      	bx	lr

080148f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80148f0:	b480      	push	{r7}
 80148f2:	b087      	sub	sp, #28
 80148f4:	af00      	add	r7, sp, #0
 80148f6:	60f8      	str	r0, [r7, #12]
 80148f8:	60b9      	str	r1, [r7, #8]
 80148fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80148fc:	68fb      	ldr	r3, [r7, #12]
 80148fe:	6a1b      	ldr	r3, [r3, #32]
 8014900:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8014902:	68fb      	ldr	r3, [r7, #12]
 8014904:	6a1b      	ldr	r3, [r3, #32]
 8014906:	f023 0210 	bic.w	r2, r3, #16
 801490a:	68fb      	ldr	r3, [r7, #12]
 801490c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801490e:	68fb      	ldr	r3, [r7, #12]
 8014910:	699b      	ldr	r3, [r3, #24]
 8014912:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8014914:	693b      	ldr	r3, [r7, #16]
 8014916:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801491a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	031b      	lsls	r3, r3, #12
 8014920:	693a      	ldr	r2, [r7, #16]
 8014922:	4313      	orrs	r3, r2
 8014924:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8014926:	697b      	ldr	r3, [r7, #20]
 8014928:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801492c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 801492e:	68bb      	ldr	r3, [r7, #8]
 8014930:	011b      	lsls	r3, r3, #4
 8014932:	697a      	ldr	r2, [r7, #20]
 8014934:	4313      	orrs	r3, r2
 8014936:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8014938:	68fb      	ldr	r3, [r7, #12]
 801493a:	693a      	ldr	r2, [r7, #16]
 801493c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801493e:	68fb      	ldr	r3, [r7, #12]
 8014940:	697a      	ldr	r2, [r7, #20]
 8014942:	621a      	str	r2, [r3, #32]
}
 8014944:	bf00      	nop
 8014946:	371c      	adds	r7, #28
 8014948:	46bd      	mov	sp, r7
 801494a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801494e:	4770      	bx	lr

08014950 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8014950:	b480      	push	{r7}
 8014952:	b087      	sub	sp, #28
 8014954:	af00      	add	r7, sp, #0
 8014956:	60f8      	str	r0, [r7, #12]
 8014958:	60b9      	str	r1, [r7, #8]
 801495a:	607a      	str	r2, [r7, #4]
 801495c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 801495e:	68fb      	ldr	r3, [r7, #12]
 8014960:	6a1b      	ldr	r3, [r3, #32]
 8014962:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8014964:	68fb      	ldr	r3, [r7, #12]
 8014966:	6a1b      	ldr	r3, [r3, #32]
 8014968:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 801496c:	68fb      	ldr	r3, [r7, #12]
 801496e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8014970:	68fb      	ldr	r3, [r7, #12]
 8014972:	69db      	ldr	r3, [r3, #28]
 8014974:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8014976:	693b      	ldr	r3, [r7, #16]
 8014978:	f023 0303 	bic.w	r3, r3, #3
 801497c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 801497e:	693a      	ldr	r2, [r7, #16]
 8014980:	687b      	ldr	r3, [r7, #4]
 8014982:	4313      	orrs	r3, r2
 8014984:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8014986:	693b      	ldr	r3, [r7, #16]
 8014988:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801498c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 801498e:	683b      	ldr	r3, [r7, #0]
 8014990:	011b      	lsls	r3, r3, #4
 8014992:	b2db      	uxtb	r3, r3
 8014994:	693a      	ldr	r2, [r7, #16]
 8014996:	4313      	orrs	r3, r2
 8014998:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 801499a:	697b      	ldr	r3, [r7, #20]
 801499c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80149a0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80149a2:	68bb      	ldr	r3, [r7, #8]
 80149a4:	021b      	lsls	r3, r3, #8
 80149a6:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80149aa:	697a      	ldr	r2, [r7, #20]
 80149ac:	4313      	orrs	r3, r2
 80149ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80149b0:	68fb      	ldr	r3, [r7, #12]
 80149b2:	693a      	ldr	r2, [r7, #16]
 80149b4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80149b6:	68fb      	ldr	r3, [r7, #12]
 80149b8:	697a      	ldr	r2, [r7, #20]
 80149ba:	621a      	str	r2, [r3, #32]
}
 80149bc:	bf00      	nop
 80149be:	371c      	adds	r7, #28
 80149c0:	46bd      	mov	sp, r7
 80149c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149c6:	4770      	bx	lr

080149c8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80149c8:	b480      	push	{r7}
 80149ca:	b087      	sub	sp, #28
 80149cc:	af00      	add	r7, sp, #0
 80149ce:	60f8      	str	r0, [r7, #12]
 80149d0:	60b9      	str	r1, [r7, #8]
 80149d2:	607a      	str	r2, [r7, #4]
 80149d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80149d6:	68fb      	ldr	r3, [r7, #12]
 80149d8:	6a1b      	ldr	r3, [r3, #32]
 80149da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80149dc:	68fb      	ldr	r3, [r7, #12]
 80149de:	6a1b      	ldr	r3, [r3, #32]
 80149e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80149e4:	68fb      	ldr	r3, [r7, #12]
 80149e6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80149e8:	68fb      	ldr	r3, [r7, #12]
 80149ea:	69db      	ldr	r3, [r3, #28]
 80149ec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80149ee:	693b      	ldr	r3, [r7, #16]
 80149f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80149f4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	021b      	lsls	r3, r3, #8
 80149fa:	693a      	ldr	r2, [r7, #16]
 80149fc:	4313      	orrs	r3, r2
 80149fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8014a00:	693b      	ldr	r3, [r7, #16]
 8014a02:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8014a06:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8014a08:	683b      	ldr	r3, [r7, #0]
 8014a0a:	031b      	lsls	r3, r3, #12
 8014a0c:	b29b      	uxth	r3, r3
 8014a0e:	693a      	ldr	r2, [r7, #16]
 8014a10:	4313      	orrs	r3, r2
 8014a12:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8014a14:	697b      	ldr	r3, [r7, #20]
 8014a16:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8014a1a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8014a1c:	68bb      	ldr	r3, [r7, #8]
 8014a1e:	031b      	lsls	r3, r3, #12
 8014a20:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8014a24:	697a      	ldr	r2, [r7, #20]
 8014a26:	4313      	orrs	r3, r2
 8014a28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8014a2a:	68fb      	ldr	r3, [r7, #12]
 8014a2c:	693a      	ldr	r2, [r7, #16]
 8014a2e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8014a30:	68fb      	ldr	r3, [r7, #12]
 8014a32:	697a      	ldr	r2, [r7, #20]
 8014a34:	621a      	str	r2, [r3, #32]
}
 8014a36:	bf00      	nop
 8014a38:	371c      	adds	r7, #28
 8014a3a:	46bd      	mov	sp, r7
 8014a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a40:	4770      	bx	lr

08014a42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8014a42:	b480      	push	{r7}
 8014a44:	b085      	sub	sp, #20
 8014a46:	af00      	add	r7, sp, #0
 8014a48:	6078      	str	r0, [r7, #4]
 8014a4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	689b      	ldr	r3, [r3, #8]
 8014a50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8014a52:	68fb      	ldr	r3, [r7, #12]
 8014a54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8014a58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8014a5a:	683a      	ldr	r2, [r7, #0]
 8014a5c:	68fb      	ldr	r3, [r7, #12]
 8014a5e:	4313      	orrs	r3, r2
 8014a60:	f043 0307 	orr.w	r3, r3, #7
 8014a64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8014a66:	687b      	ldr	r3, [r7, #4]
 8014a68:	68fa      	ldr	r2, [r7, #12]
 8014a6a:	609a      	str	r2, [r3, #8]
}
 8014a6c:	bf00      	nop
 8014a6e:	3714      	adds	r7, #20
 8014a70:	46bd      	mov	sp, r7
 8014a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a76:	4770      	bx	lr

08014a78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8014a78:	b480      	push	{r7}
 8014a7a:	b087      	sub	sp, #28
 8014a7c:	af00      	add	r7, sp, #0
 8014a7e:	60f8      	str	r0, [r7, #12]
 8014a80:	60b9      	str	r1, [r7, #8]
 8014a82:	607a      	str	r2, [r7, #4]
 8014a84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8014a86:	68fb      	ldr	r3, [r7, #12]
 8014a88:	689b      	ldr	r3, [r3, #8]
 8014a8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8014a8c:	697b      	ldr	r3, [r7, #20]
 8014a8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8014a92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8014a94:	683b      	ldr	r3, [r7, #0]
 8014a96:	021a      	lsls	r2, r3, #8
 8014a98:	687b      	ldr	r3, [r7, #4]
 8014a9a:	431a      	orrs	r2, r3
 8014a9c:	68bb      	ldr	r3, [r7, #8]
 8014a9e:	4313      	orrs	r3, r2
 8014aa0:	697a      	ldr	r2, [r7, #20]
 8014aa2:	4313      	orrs	r3, r2
 8014aa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8014aa6:	68fb      	ldr	r3, [r7, #12]
 8014aa8:	697a      	ldr	r2, [r7, #20]
 8014aaa:	609a      	str	r2, [r3, #8]
}
 8014aac:	bf00      	nop
 8014aae:	371c      	adds	r7, #28
 8014ab0:	46bd      	mov	sp, r7
 8014ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ab6:	4770      	bx	lr

08014ab8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8014ab8:	b480      	push	{r7}
 8014aba:	b087      	sub	sp, #28
 8014abc:	af00      	add	r7, sp, #0
 8014abe:	60f8      	str	r0, [r7, #12]
 8014ac0:	60b9      	str	r1, [r7, #8]
 8014ac2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8014ac4:	68bb      	ldr	r3, [r7, #8]
 8014ac6:	f003 031f 	and.w	r3, r3, #31
 8014aca:	2201      	movs	r2, #1
 8014acc:	fa02 f303 	lsl.w	r3, r2, r3
 8014ad0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8014ad2:	68fb      	ldr	r3, [r7, #12]
 8014ad4:	6a1a      	ldr	r2, [r3, #32]
 8014ad6:	697b      	ldr	r3, [r7, #20]
 8014ad8:	43db      	mvns	r3, r3
 8014ada:	401a      	ands	r2, r3
 8014adc:	68fb      	ldr	r3, [r7, #12]
 8014ade:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8014ae0:	68fb      	ldr	r3, [r7, #12]
 8014ae2:	6a1a      	ldr	r2, [r3, #32]
 8014ae4:	68bb      	ldr	r3, [r7, #8]
 8014ae6:	f003 031f 	and.w	r3, r3, #31
 8014aea:	6879      	ldr	r1, [r7, #4]
 8014aec:	fa01 f303 	lsl.w	r3, r1, r3
 8014af0:	431a      	orrs	r2, r3
 8014af2:	68fb      	ldr	r3, [r7, #12]
 8014af4:	621a      	str	r2, [r3, #32]
}
 8014af6:	bf00      	nop
 8014af8:	371c      	adds	r7, #28
 8014afa:	46bd      	mov	sp, r7
 8014afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b00:	4770      	bx	lr
	...

08014b04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8014b04:	b480      	push	{r7}
 8014b06:	b085      	sub	sp, #20
 8014b08:	af00      	add	r7, sp, #0
 8014b0a:	6078      	str	r0, [r7, #4]
 8014b0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8014b0e:	687b      	ldr	r3, [r7, #4]
 8014b10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8014b14:	2b01      	cmp	r3, #1
 8014b16:	d101      	bne.n	8014b1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8014b18:	2302      	movs	r3, #2
 8014b1a:	e068      	b.n	8014bee <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8014b1c:	687b      	ldr	r3, [r7, #4]
 8014b1e:	2201      	movs	r2, #1
 8014b20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8014b24:	687b      	ldr	r3, [r7, #4]
 8014b26:	2202      	movs	r2, #2
 8014b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8014b2c:	687b      	ldr	r3, [r7, #4]
 8014b2e:	681b      	ldr	r3, [r3, #0]
 8014b30:	685b      	ldr	r3, [r3, #4]
 8014b32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8014b34:	687b      	ldr	r3, [r7, #4]
 8014b36:	681b      	ldr	r3, [r3, #0]
 8014b38:	689b      	ldr	r3, [r3, #8]
 8014b3a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8014b3c:	687b      	ldr	r3, [r7, #4]
 8014b3e:	681b      	ldr	r3, [r3, #0]
 8014b40:	4a2e      	ldr	r2, [pc, #184]	@ (8014bfc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8014b42:	4293      	cmp	r3, r2
 8014b44:	d004      	beq.n	8014b50 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8014b46:	687b      	ldr	r3, [r7, #4]
 8014b48:	681b      	ldr	r3, [r3, #0]
 8014b4a:	4a2d      	ldr	r2, [pc, #180]	@ (8014c00 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8014b4c:	4293      	cmp	r3, r2
 8014b4e:	d108      	bne.n	8014b62 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8014b50:	68fb      	ldr	r3, [r7, #12]
 8014b52:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8014b56:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8014b58:	683b      	ldr	r3, [r7, #0]
 8014b5a:	685b      	ldr	r3, [r3, #4]
 8014b5c:	68fa      	ldr	r2, [r7, #12]
 8014b5e:	4313      	orrs	r3, r2
 8014b60:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8014b62:	68fb      	ldr	r3, [r7, #12]
 8014b64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8014b68:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8014b6a:	683b      	ldr	r3, [r7, #0]
 8014b6c:	681b      	ldr	r3, [r3, #0]
 8014b6e:	68fa      	ldr	r2, [r7, #12]
 8014b70:	4313      	orrs	r3, r2
 8014b72:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	681b      	ldr	r3, [r3, #0]
 8014b78:	68fa      	ldr	r2, [r7, #12]
 8014b7a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8014b7c:	687b      	ldr	r3, [r7, #4]
 8014b7e:	681b      	ldr	r3, [r3, #0]
 8014b80:	4a1e      	ldr	r2, [pc, #120]	@ (8014bfc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8014b82:	4293      	cmp	r3, r2
 8014b84:	d01d      	beq.n	8014bc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8014b86:	687b      	ldr	r3, [r7, #4]
 8014b88:	681b      	ldr	r3, [r3, #0]
 8014b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014b8e:	d018      	beq.n	8014bc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8014b90:	687b      	ldr	r3, [r7, #4]
 8014b92:	681b      	ldr	r3, [r3, #0]
 8014b94:	4a1b      	ldr	r2, [pc, #108]	@ (8014c04 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8014b96:	4293      	cmp	r3, r2
 8014b98:	d013      	beq.n	8014bc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8014b9a:	687b      	ldr	r3, [r7, #4]
 8014b9c:	681b      	ldr	r3, [r3, #0]
 8014b9e:	4a1a      	ldr	r2, [pc, #104]	@ (8014c08 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8014ba0:	4293      	cmp	r3, r2
 8014ba2:	d00e      	beq.n	8014bc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8014ba4:	687b      	ldr	r3, [r7, #4]
 8014ba6:	681b      	ldr	r3, [r3, #0]
 8014ba8:	4a18      	ldr	r2, [pc, #96]	@ (8014c0c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8014baa:	4293      	cmp	r3, r2
 8014bac:	d009      	beq.n	8014bc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8014bae:	687b      	ldr	r3, [r7, #4]
 8014bb0:	681b      	ldr	r3, [r3, #0]
 8014bb2:	4a13      	ldr	r2, [pc, #76]	@ (8014c00 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8014bb4:	4293      	cmp	r3, r2
 8014bb6:	d004      	beq.n	8014bc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8014bb8:	687b      	ldr	r3, [r7, #4]
 8014bba:	681b      	ldr	r3, [r3, #0]
 8014bbc:	4a14      	ldr	r2, [pc, #80]	@ (8014c10 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8014bbe:	4293      	cmp	r3, r2
 8014bc0:	d10c      	bne.n	8014bdc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8014bc2:	68bb      	ldr	r3, [r7, #8]
 8014bc4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8014bc8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8014bca:	683b      	ldr	r3, [r7, #0]
 8014bcc:	689b      	ldr	r3, [r3, #8]
 8014bce:	68ba      	ldr	r2, [r7, #8]
 8014bd0:	4313      	orrs	r3, r2
 8014bd2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8014bd4:	687b      	ldr	r3, [r7, #4]
 8014bd6:	681b      	ldr	r3, [r3, #0]
 8014bd8:	68ba      	ldr	r2, [r7, #8]
 8014bda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8014bdc:	687b      	ldr	r3, [r7, #4]
 8014bde:	2201      	movs	r2, #1
 8014be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8014be4:	687b      	ldr	r3, [r7, #4]
 8014be6:	2200      	movs	r2, #0
 8014be8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8014bec:	2300      	movs	r3, #0
}
 8014bee:	4618      	mov	r0, r3
 8014bf0:	3714      	adds	r7, #20
 8014bf2:	46bd      	mov	sp, r7
 8014bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bf8:	4770      	bx	lr
 8014bfa:	bf00      	nop
 8014bfc:	40012c00 	.word	0x40012c00
 8014c00:	40013400 	.word	0x40013400
 8014c04:	40000400 	.word	0x40000400
 8014c08:	40000800 	.word	0x40000800
 8014c0c:	40000c00 	.word	0x40000c00
 8014c10:	40014000 	.word	0x40014000

08014c14 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8014c14:	b480      	push	{r7}
 8014c16:	b085      	sub	sp, #20
 8014c18:	af00      	add	r7, sp, #0
 8014c1a:	6078      	str	r0, [r7, #4]
 8014c1c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8014c1e:	2300      	movs	r3, #0
 8014c20:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8014c22:	687b      	ldr	r3, [r7, #4]
 8014c24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8014c28:	2b01      	cmp	r3, #1
 8014c2a:	d101      	bne.n	8014c30 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8014c2c:	2302      	movs	r3, #2
 8014c2e:	e065      	b.n	8014cfc <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8014c30:	687b      	ldr	r3, [r7, #4]
 8014c32:	2201      	movs	r2, #1
 8014c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8014c38:	68fb      	ldr	r3, [r7, #12]
 8014c3a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8014c3e:	683b      	ldr	r3, [r7, #0]
 8014c40:	68db      	ldr	r3, [r3, #12]
 8014c42:	4313      	orrs	r3, r2
 8014c44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8014c46:	68fb      	ldr	r3, [r7, #12]
 8014c48:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8014c4c:	683b      	ldr	r3, [r7, #0]
 8014c4e:	689b      	ldr	r3, [r3, #8]
 8014c50:	4313      	orrs	r3, r2
 8014c52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8014c54:	68fb      	ldr	r3, [r7, #12]
 8014c56:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8014c5a:	683b      	ldr	r3, [r7, #0]
 8014c5c:	685b      	ldr	r3, [r3, #4]
 8014c5e:	4313      	orrs	r3, r2
 8014c60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8014c62:	68fb      	ldr	r3, [r7, #12]
 8014c64:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8014c68:	683b      	ldr	r3, [r7, #0]
 8014c6a:	681b      	ldr	r3, [r3, #0]
 8014c6c:	4313      	orrs	r3, r2
 8014c6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8014c70:	68fb      	ldr	r3, [r7, #12]
 8014c72:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8014c76:	683b      	ldr	r3, [r7, #0]
 8014c78:	691b      	ldr	r3, [r3, #16]
 8014c7a:	4313      	orrs	r3, r2
 8014c7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8014c7e:	68fb      	ldr	r3, [r7, #12]
 8014c80:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8014c84:	683b      	ldr	r3, [r7, #0]
 8014c86:	695b      	ldr	r3, [r3, #20]
 8014c88:	4313      	orrs	r3, r2
 8014c8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8014c8c:	68fb      	ldr	r3, [r7, #12]
 8014c8e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8014c92:	683b      	ldr	r3, [r7, #0]
 8014c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c96:	4313      	orrs	r3, r2
 8014c98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8014c9a:	68fb      	ldr	r3, [r7, #12]
 8014c9c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8014ca0:	683b      	ldr	r3, [r7, #0]
 8014ca2:	699b      	ldr	r3, [r3, #24]
 8014ca4:	041b      	lsls	r3, r3, #16
 8014ca6:	4313      	orrs	r3, r2
 8014ca8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8014caa:	687b      	ldr	r3, [r7, #4]
 8014cac:	681b      	ldr	r3, [r3, #0]
 8014cae:	4a16      	ldr	r2, [pc, #88]	@ (8014d08 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8014cb0:	4293      	cmp	r3, r2
 8014cb2:	d004      	beq.n	8014cbe <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	681b      	ldr	r3, [r3, #0]
 8014cb8:	4a14      	ldr	r2, [pc, #80]	@ (8014d0c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8014cba:	4293      	cmp	r3, r2
 8014cbc:	d115      	bne.n	8014cea <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8014cbe:	68fb      	ldr	r3, [r7, #12]
 8014cc0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8014cc4:	683b      	ldr	r3, [r7, #0]
 8014cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014cc8:	051b      	lsls	r3, r3, #20
 8014cca:	4313      	orrs	r3, r2
 8014ccc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8014cce:	68fb      	ldr	r3, [r7, #12]
 8014cd0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8014cd4:	683b      	ldr	r3, [r7, #0]
 8014cd6:	69db      	ldr	r3, [r3, #28]
 8014cd8:	4313      	orrs	r3, r2
 8014cda:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8014cdc:	68fb      	ldr	r3, [r7, #12]
 8014cde:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8014ce2:	683b      	ldr	r3, [r7, #0]
 8014ce4:	6a1b      	ldr	r3, [r3, #32]
 8014ce6:	4313      	orrs	r3, r2
 8014ce8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8014cea:	687b      	ldr	r3, [r7, #4]
 8014cec:	681b      	ldr	r3, [r3, #0]
 8014cee:	68fa      	ldr	r2, [r7, #12]
 8014cf0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8014cf2:	687b      	ldr	r3, [r7, #4]
 8014cf4:	2200      	movs	r2, #0
 8014cf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8014cfa:	2300      	movs	r3, #0
}
 8014cfc:	4618      	mov	r0, r3
 8014cfe:	3714      	adds	r7, #20
 8014d00:	46bd      	mov	sp, r7
 8014d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d06:	4770      	bx	lr
 8014d08:	40012c00 	.word	0x40012c00
 8014d0c:	40013400 	.word	0x40013400

08014d10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8014d10:	b580      	push	{r7, lr}
 8014d12:	b082      	sub	sp, #8
 8014d14:	af00      	add	r7, sp, #0
 8014d16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8014d18:	687b      	ldr	r3, [r7, #4]
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	d101      	bne.n	8014d22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8014d1e:	2301      	movs	r3, #1
 8014d20:	e040      	b.n	8014da4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8014d22:	687b      	ldr	r3, [r7, #4]
 8014d24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014d26:	2b00      	cmp	r3, #0
 8014d28:	d106      	bne.n	8014d38 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	2200      	movs	r2, #0
 8014d2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8014d32:	6878      	ldr	r0, [r7, #4]
 8014d34:	f7f3 f8b0 	bl	8007e98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	2224      	movs	r2, #36	@ 0x24
 8014d3c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8014d3e:	687b      	ldr	r3, [r7, #4]
 8014d40:	681b      	ldr	r3, [r3, #0]
 8014d42:	681a      	ldr	r2, [r3, #0]
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	681b      	ldr	r3, [r3, #0]
 8014d48:	f022 0201 	bic.w	r2, r2, #1
 8014d4c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8014d4e:	687b      	ldr	r3, [r7, #4]
 8014d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014d52:	2b00      	cmp	r3, #0
 8014d54:	d002      	beq.n	8014d5c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8014d56:	6878      	ldr	r0, [r7, #4]
 8014d58:	f000 fdb4 	bl	80158c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8014d5c:	6878      	ldr	r0, [r7, #4]
 8014d5e:	f000 faf9 	bl	8015354 <UART_SetConfig>
 8014d62:	4603      	mov	r3, r0
 8014d64:	2b01      	cmp	r3, #1
 8014d66:	d101      	bne.n	8014d6c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8014d68:	2301      	movs	r3, #1
 8014d6a:	e01b      	b.n	8014da4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8014d6c:	687b      	ldr	r3, [r7, #4]
 8014d6e:	681b      	ldr	r3, [r3, #0]
 8014d70:	685a      	ldr	r2, [r3, #4]
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	681b      	ldr	r3, [r3, #0]
 8014d76:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8014d7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8014d7c:	687b      	ldr	r3, [r7, #4]
 8014d7e:	681b      	ldr	r3, [r3, #0]
 8014d80:	689a      	ldr	r2, [r3, #8]
 8014d82:	687b      	ldr	r3, [r7, #4]
 8014d84:	681b      	ldr	r3, [r3, #0]
 8014d86:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8014d8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8014d8c:	687b      	ldr	r3, [r7, #4]
 8014d8e:	681b      	ldr	r3, [r3, #0]
 8014d90:	681a      	ldr	r2, [r3, #0]
 8014d92:	687b      	ldr	r3, [r7, #4]
 8014d94:	681b      	ldr	r3, [r3, #0]
 8014d96:	f042 0201 	orr.w	r2, r2, #1
 8014d9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8014d9c:	6878      	ldr	r0, [r7, #4]
 8014d9e:	f000 fe33 	bl	8015a08 <UART_CheckIdleState>
 8014da2:	4603      	mov	r3, r0
}
 8014da4:	4618      	mov	r0, r3
 8014da6:	3708      	adds	r7, #8
 8014da8:	46bd      	mov	sp, r7
 8014daa:	bd80      	pop	{r7, pc}

08014dac <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8014dac:	b580      	push	{r7, lr}
 8014dae:	b082      	sub	sp, #8
 8014db0:	af00      	add	r7, sp, #0
 8014db2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	2b00      	cmp	r3, #0
 8014db8:	d101      	bne.n	8014dbe <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8014dba:	2301      	movs	r3, #1
 8014dbc:	e048      	b.n	8014e50 <HAL_HalfDuplex_Init+0xa4>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8014dbe:	687b      	ldr	r3, [r7, #4]
 8014dc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014dc2:	2b00      	cmp	r3, #0
 8014dc4:	d106      	bne.n	8014dd4 <HAL_HalfDuplex_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8014dc6:	687b      	ldr	r3, [r7, #4]
 8014dc8:	2200      	movs	r2, #0
 8014dca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8014dce:	6878      	ldr	r0, [r7, #4]
 8014dd0:	f7f3 f862 	bl	8007e98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	2224      	movs	r2, #36	@ 0x24
 8014dd8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8014dda:	687b      	ldr	r3, [r7, #4]
 8014ddc:	681b      	ldr	r3, [r3, #0]
 8014dde:	681a      	ldr	r2, [r3, #0]
 8014de0:	687b      	ldr	r3, [r7, #4]
 8014de2:	681b      	ldr	r3, [r3, #0]
 8014de4:	f022 0201 	bic.w	r2, r2, #1
 8014de8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8014dea:	687b      	ldr	r3, [r7, #4]
 8014dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014dee:	2b00      	cmp	r3, #0
 8014df0:	d002      	beq.n	8014df8 <HAL_HalfDuplex_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8014df2:	6878      	ldr	r0, [r7, #4]
 8014df4:	f000 fd66 	bl	80158c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8014df8:	6878      	ldr	r0, [r7, #4]
 8014dfa:	f000 faab 	bl	8015354 <UART_SetConfig>
 8014dfe:	4603      	mov	r3, r0
 8014e00:	2b01      	cmp	r3, #1
 8014e02:	d101      	bne.n	8014e08 <HAL_HalfDuplex_Init+0x5c>
  {
    return HAL_ERROR;
 8014e04:	2301      	movs	r3, #1
 8014e06:	e023      	b.n	8014e50 <HAL_HalfDuplex_Init+0xa4>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	681b      	ldr	r3, [r3, #0]
 8014e0c:	685a      	ldr	r2, [r3, #4]
 8014e0e:	687b      	ldr	r3, [r7, #4]
 8014e10:	681b      	ldr	r3, [r3, #0]
 8014e12:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8014e16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8014e18:	687b      	ldr	r3, [r7, #4]
 8014e1a:	681b      	ldr	r3, [r3, #0]
 8014e1c:	689a      	ldr	r2, [r3, #8]
 8014e1e:	687b      	ldr	r3, [r7, #4]
 8014e20:	681b      	ldr	r3, [r3, #0]
 8014e22:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8014e26:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8014e28:	687b      	ldr	r3, [r7, #4]
 8014e2a:	681b      	ldr	r3, [r3, #0]
 8014e2c:	689a      	ldr	r2, [r3, #8]
 8014e2e:	687b      	ldr	r3, [r7, #4]
 8014e30:	681b      	ldr	r3, [r3, #0]
 8014e32:	f042 0208 	orr.w	r2, r2, #8
 8014e36:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	681b      	ldr	r3, [r3, #0]
 8014e3c:	681a      	ldr	r2, [r3, #0]
 8014e3e:	687b      	ldr	r3, [r7, #4]
 8014e40:	681b      	ldr	r3, [r3, #0]
 8014e42:	f042 0201 	orr.w	r2, r2, #1
 8014e46:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8014e48:	6878      	ldr	r0, [r7, #4]
 8014e4a:	f000 fddd 	bl	8015a08 <UART_CheckIdleState>
 8014e4e:	4603      	mov	r3, r0
}
 8014e50:	4618      	mov	r0, r3
 8014e52:	3708      	adds	r7, #8
 8014e54:	46bd      	mov	sp, r7
 8014e56:	bd80      	pop	{r7, pc}

08014e58 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8014e58:	b580      	push	{r7, lr}
 8014e5a:	b08a      	sub	sp, #40	@ 0x28
 8014e5c:	af02      	add	r7, sp, #8
 8014e5e:	60f8      	str	r0, [r7, #12]
 8014e60:	60b9      	str	r1, [r7, #8]
 8014e62:	603b      	str	r3, [r7, #0]
 8014e64:	4613      	mov	r3, r2
 8014e66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8014e68:	68fb      	ldr	r3, [r7, #12]
 8014e6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014e6c:	2b20      	cmp	r3, #32
 8014e6e:	d177      	bne.n	8014f60 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8014e70:	68bb      	ldr	r3, [r7, #8]
 8014e72:	2b00      	cmp	r3, #0
 8014e74:	d002      	beq.n	8014e7c <HAL_UART_Transmit+0x24>
 8014e76:	88fb      	ldrh	r3, [r7, #6]
 8014e78:	2b00      	cmp	r3, #0
 8014e7a:	d101      	bne.n	8014e80 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8014e7c:	2301      	movs	r3, #1
 8014e7e:	e070      	b.n	8014f62 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014e80:	68fb      	ldr	r3, [r7, #12]
 8014e82:	2200      	movs	r2, #0
 8014e84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8014e88:	68fb      	ldr	r3, [r7, #12]
 8014e8a:	2221      	movs	r2, #33	@ 0x21
 8014e8c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8014e8e:	f7f6 fac3 	bl	800b418 <HAL_GetTick>
 8014e92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8014e94:	68fb      	ldr	r3, [r7, #12]
 8014e96:	88fa      	ldrh	r2, [r7, #6]
 8014e98:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8014e9c:	68fb      	ldr	r3, [r7, #12]
 8014e9e:	88fa      	ldrh	r2, [r7, #6]
 8014ea0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014ea4:	68fb      	ldr	r3, [r7, #12]
 8014ea6:	689b      	ldr	r3, [r3, #8]
 8014ea8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014eac:	d108      	bne.n	8014ec0 <HAL_UART_Transmit+0x68>
 8014eae:	68fb      	ldr	r3, [r7, #12]
 8014eb0:	691b      	ldr	r3, [r3, #16]
 8014eb2:	2b00      	cmp	r3, #0
 8014eb4:	d104      	bne.n	8014ec0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8014eb6:	2300      	movs	r3, #0
 8014eb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8014eba:	68bb      	ldr	r3, [r7, #8]
 8014ebc:	61bb      	str	r3, [r7, #24]
 8014ebe:	e003      	b.n	8014ec8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8014ec0:	68bb      	ldr	r3, [r7, #8]
 8014ec2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8014ec4:	2300      	movs	r3, #0
 8014ec6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8014ec8:	e02f      	b.n	8014f2a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8014eca:	683b      	ldr	r3, [r7, #0]
 8014ecc:	9300      	str	r3, [sp, #0]
 8014ece:	697b      	ldr	r3, [r7, #20]
 8014ed0:	2200      	movs	r2, #0
 8014ed2:	2180      	movs	r1, #128	@ 0x80
 8014ed4:	68f8      	ldr	r0, [r7, #12]
 8014ed6:	f000 fe3f 	bl	8015b58 <UART_WaitOnFlagUntilTimeout>
 8014eda:	4603      	mov	r3, r0
 8014edc:	2b00      	cmp	r3, #0
 8014ede:	d004      	beq.n	8014eea <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8014ee0:	68fb      	ldr	r3, [r7, #12]
 8014ee2:	2220      	movs	r2, #32
 8014ee4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8014ee6:	2303      	movs	r3, #3
 8014ee8:	e03b      	b.n	8014f62 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8014eea:	69fb      	ldr	r3, [r7, #28]
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d10b      	bne.n	8014f08 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8014ef0:	69bb      	ldr	r3, [r7, #24]
 8014ef2:	881a      	ldrh	r2, [r3, #0]
 8014ef4:	68fb      	ldr	r3, [r7, #12]
 8014ef6:	681b      	ldr	r3, [r3, #0]
 8014ef8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8014efc:	b292      	uxth	r2, r2
 8014efe:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8014f00:	69bb      	ldr	r3, [r7, #24]
 8014f02:	3302      	adds	r3, #2
 8014f04:	61bb      	str	r3, [r7, #24]
 8014f06:	e007      	b.n	8014f18 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8014f08:	69fb      	ldr	r3, [r7, #28]
 8014f0a:	781a      	ldrb	r2, [r3, #0]
 8014f0c:	68fb      	ldr	r3, [r7, #12]
 8014f0e:	681b      	ldr	r3, [r3, #0]
 8014f10:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8014f12:	69fb      	ldr	r3, [r7, #28]
 8014f14:	3301      	adds	r3, #1
 8014f16:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8014f18:	68fb      	ldr	r3, [r7, #12]
 8014f1a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8014f1e:	b29b      	uxth	r3, r3
 8014f20:	3b01      	subs	r3, #1
 8014f22:	b29a      	uxth	r2, r3
 8014f24:	68fb      	ldr	r3, [r7, #12]
 8014f26:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8014f2a:	68fb      	ldr	r3, [r7, #12]
 8014f2c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8014f30:	b29b      	uxth	r3, r3
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	d1c9      	bne.n	8014eca <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8014f36:	683b      	ldr	r3, [r7, #0]
 8014f38:	9300      	str	r3, [sp, #0]
 8014f3a:	697b      	ldr	r3, [r7, #20]
 8014f3c:	2200      	movs	r2, #0
 8014f3e:	2140      	movs	r1, #64	@ 0x40
 8014f40:	68f8      	ldr	r0, [r7, #12]
 8014f42:	f000 fe09 	bl	8015b58 <UART_WaitOnFlagUntilTimeout>
 8014f46:	4603      	mov	r3, r0
 8014f48:	2b00      	cmp	r3, #0
 8014f4a:	d004      	beq.n	8014f56 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8014f4c:	68fb      	ldr	r3, [r7, #12]
 8014f4e:	2220      	movs	r2, #32
 8014f50:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8014f52:	2303      	movs	r3, #3
 8014f54:	e005      	b.n	8014f62 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8014f56:	68fb      	ldr	r3, [r7, #12]
 8014f58:	2220      	movs	r2, #32
 8014f5a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8014f5c:	2300      	movs	r3, #0
 8014f5e:	e000      	b.n	8014f62 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8014f60:	2302      	movs	r3, #2
  }
}
 8014f62:	4618      	mov	r0, r3
 8014f64:	3720      	adds	r7, #32
 8014f66:	46bd      	mov	sp, r7
 8014f68:	bd80      	pop	{r7, pc}

08014f6a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8014f6a:	b580      	push	{r7, lr}
 8014f6c:	b08a      	sub	sp, #40	@ 0x28
 8014f6e:	af02      	add	r7, sp, #8
 8014f70:	60f8      	str	r0, [r7, #12]
 8014f72:	60b9      	str	r1, [r7, #8]
 8014f74:	603b      	str	r3, [r7, #0]
 8014f76:	4613      	mov	r3, r2
 8014f78:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8014f7a:	68fb      	ldr	r3, [r7, #12]
 8014f7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8014f80:	2b20      	cmp	r3, #32
 8014f82:	f040 80b6 	bne.w	80150f2 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8014f86:	68bb      	ldr	r3, [r7, #8]
 8014f88:	2b00      	cmp	r3, #0
 8014f8a:	d002      	beq.n	8014f92 <HAL_UART_Receive+0x28>
 8014f8c:	88fb      	ldrh	r3, [r7, #6]
 8014f8e:	2b00      	cmp	r3, #0
 8014f90:	d101      	bne.n	8014f96 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8014f92:	2301      	movs	r3, #1
 8014f94:	e0ae      	b.n	80150f4 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014f96:	68fb      	ldr	r3, [r7, #12]
 8014f98:	2200      	movs	r2, #0
 8014f9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8014f9e:	68fb      	ldr	r3, [r7, #12]
 8014fa0:	2222      	movs	r2, #34	@ 0x22
 8014fa2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014fa6:	68fb      	ldr	r3, [r7, #12]
 8014fa8:	2200      	movs	r2, #0
 8014faa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8014fac:	f7f6 fa34 	bl	800b418 <HAL_GetTick>
 8014fb0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8014fb2:	68fb      	ldr	r3, [r7, #12]
 8014fb4:	88fa      	ldrh	r2, [r7, #6]
 8014fb6:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8014fba:	68fb      	ldr	r3, [r7, #12]
 8014fbc:	88fa      	ldrh	r2, [r7, #6]
 8014fbe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8014fc2:	68fb      	ldr	r3, [r7, #12]
 8014fc4:	689b      	ldr	r3, [r3, #8]
 8014fc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014fca:	d10e      	bne.n	8014fea <HAL_UART_Receive+0x80>
 8014fcc:	68fb      	ldr	r3, [r7, #12]
 8014fce:	691b      	ldr	r3, [r3, #16]
 8014fd0:	2b00      	cmp	r3, #0
 8014fd2:	d105      	bne.n	8014fe0 <HAL_UART_Receive+0x76>
 8014fd4:	68fb      	ldr	r3, [r7, #12]
 8014fd6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8014fda:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8014fde:	e02d      	b.n	801503c <HAL_UART_Receive+0xd2>
 8014fe0:	68fb      	ldr	r3, [r7, #12]
 8014fe2:	22ff      	movs	r2, #255	@ 0xff
 8014fe4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8014fe8:	e028      	b.n	801503c <HAL_UART_Receive+0xd2>
 8014fea:	68fb      	ldr	r3, [r7, #12]
 8014fec:	689b      	ldr	r3, [r3, #8]
 8014fee:	2b00      	cmp	r3, #0
 8014ff0:	d10d      	bne.n	801500e <HAL_UART_Receive+0xa4>
 8014ff2:	68fb      	ldr	r3, [r7, #12]
 8014ff4:	691b      	ldr	r3, [r3, #16]
 8014ff6:	2b00      	cmp	r3, #0
 8014ff8:	d104      	bne.n	8015004 <HAL_UART_Receive+0x9a>
 8014ffa:	68fb      	ldr	r3, [r7, #12]
 8014ffc:	22ff      	movs	r2, #255	@ 0xff
 8014ffe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8015002:	e01b      	b.n	801503c <HAL_UART_Receive+0xd2>
 8015004:	68fb      	ldr	r3, [r7, #12]
 8015006:	227f      	movs	r2, #127	@ 0x7f
 8015008:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 801500c:	e016      	b.n	801503c <HAL_UART_Receive+0xd2>
 801500e:	68fb      	ldr	r3, [r7, #12]
 8015010:	689b      	ldr	r3, [r3, #8]
 8015012:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015016:	d10d      	bne.n	8015034 <HAL_UART_Receive+0xca>
 8015018:	68fb      	ldr	r3, [r7, #12]
 801501a:	691b      	ldr	r3, [r3, #16]
 801501c:	2b00      	cmp	r3, #0
 801501e:	d104      	bne.n	801502a <HAL_UART_Receive+0xc0>
 8015020:	68fb      	ldr	r3, [r7, #12]
 8015022:	227f      	movs	r2, #127	@ 0x7f
 8015024:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8015028:	e008      	b.n	801503c <HAL_UART_Receive+0xd2>
 801502a:	68fb      	ldr	r3, [r7, #12]
 801502c:	223f      	movs	r2, #63	@ 0x3f
 801502e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8015032:	e003      	b.n	801503c <HAL_UART_Receive+0xd2>
 8015034:	68fb      	ldr	r3, [r7, #12]
 8015036:	2200      	movs	r2, #0
 8015038:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 801503c:	68fb      	ldr	r3, [r7, #12]
 801503e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015042:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8015044:	68fb      	ldr	r3, [r7, #12]
 8015046:	689b      	ldr	r3, [r3, #8]
 8015048:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801504c:	d108      	bne.n	8015060 <HAL_UART_Receive+0xf6>
 801504e:	68fb      	ldr	r3, [r7, #12]
 8015050:	691b      	ldr	r3, [r3, #16]
 8015052:	2b00      	cmp	r3, #0
 8015054:	d104      	bne.n	8015060 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8015056:	2300      	movs	r3, #0
 8015058:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 801505a:	68bb      	ldr	r3, [r7, #8]
 801505c:	61bb      	str	r3, [r7, #24]
 801505e:	e003      	b.n	8015068 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8015060:	68bb      	ldr	r3, [r7, #8]
 8015062:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8015064:	2300      	movs	r3, #0
 8015066:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8015068:	e037      	b.n	80150da <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 801506a:	683b      	ldr	r3, [r7, #0]
 801506c:	9300      	str	r3, [sp, #0]
 801506e:	697b      	ldr	r3, [r7, #20]
 8015070:	2200      	movs	r2, #0
 8015072:	2120      	movs	r1, #32
 8015074:	68f8      	ldr	r0, [r7, #12]
 8015076:	f000 fd6f 	bl	8015b58 <UART_WaitOnFlagUntilTimeout>
 801507a:	4603      	mov	r3, r0
 801507c:	2b00      	cmp	r3, #0
 801507e:	d005      	beq.n	801508c <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8015080:	68fb      	ldr	r3, [r7, #12]
 8015082:	2220      	movs	r2, #32
 8015084:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8015088:	2303      	movs	r3, #3
 801508a:	e033      	b.n	80150f4 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 801508c:	69fb      	ldr	r3, [r7, #28]
 801508e:	2b00      	cmp	r3, #0
 8015090:	d10c      	bne.n	80150ac <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8015092:	68fb      	ldr	r3, [r7, #12]
 8015094:	681b      	ldr	r3, [r3, #0]
 8015096:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015098:	b29a      	uxth	r2, r3
 801509a:	8a7b      	ldrh	r3, [r7, #18]
 801509c:	4013      	ands	r3, r2
 801509e:	b29a      	uxth	r2, r3
 80150a0:	69bb      	ldr	r3, [r7, #24]
 80150a2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80150a4:	69bb      	ldr	r3, [r7, #24]
 80150a6:	3302      	adds	r3, #2
 80150a8:	61bb      	str	r3, [r7, #24]
 80150aa:	e00d      	b.n	80150c8 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80150ac:	68fb      	ldr	r3, [r7, #12]
 80150ae:	681b      	ldr	r3, [r3, #0]
 80150b0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80150b2:	b29b      	uxth	r3, r3
 80150b4:	b2da      	uxtb	r2, r3
 80150b6:	8a7b      	ldrh	r3, [r7, #18]
 80150b8:	b2db      	uxtb	r3, r3
 80150ba:	4013      	ands	r3, r2
 80150bc:	b2da      	uxtb	r2, r3
 80150be:	69fb      	ldr	r3, [r7, #28]
 80150c0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80150c2:	69fb      	ldr	r3, [r7, #28]
 80150c4:	3301      	adds	r3, #1
 80150c6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80150c8:	68fb      	ldr	r3, [r7, #12]
 80150ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80150ce:	b29b      	uxth	r3, r3
 80150d0:	3b01      	subs	r3, #1
 80150d2:	b29a      	uxth	r2, r3
 80150d4:	68fb      	ldr	r3, [r7, #12]
 80150d6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80150da:	68fb      	ldr	r3, [r7, #12]
 80150dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80150e0:	b29b      	uxth	r3, r3
 80150e2:	2b00      	cmp	r3, #0
 80150e4:	d1c1      	bne.n	801506a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80150e6:	68fb      	ldr	r3, [r7, #12]
 80150e8:	2220      	movs	r2, #32
 80150ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80150ee:	2300      	movs	r3, #0
 80150f0:	e000      	b.n	80150f4 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80150f2:	2302      	movs	r3, #2
  }
}
 80150f4:	4618      	mov	r0, r3
 80150f6:	3720      	adds	r7, #32
 80150f8:	46bd      	mov	sp, r7
 80150fa:	bd80      	pop	{r7, pc}

080150fc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80150fc:	b580      	push	{r7, lr}
 80150fe:	b08a      	sub	sp, #40	@ 0x28
 8015100:	af00      	add	r7, sp, #0
 8015102:	60f8      	str	r0, [r7, #12]
 8015104:	60b9      	str	r1, [r7, #8]
 8015106:	4613      	mov	r3, r2
 8015108:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801510a:	68fb      	ldr	r3, [r7, #12]
 801510c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801510e:	2b20      	cmp	r3, #32
 8015110:	d165      	bne.n	80151de <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8015112:	68bb      	ldr	r3, [r7, #8]
 8015114:	2b00      	cmp	r3, #0
 8015116:	d002      	beq.n	801511e <HAL_UART_Transmit_DMA+0x22>
 8015118:	88fb      	ldrh	r3, [r7, #6]
 801511a:	2b00      	cmp	r3, #0
 801511c:	d101      	bne.n	8015122 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 801511e:	2301      	movs	r3, #1
 8015120:	e05e      	b.n	80151e0 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8015122:	68fb      	ldr	r3, [r7, #12]
 8015124:	68ba      	ldr	r2, [r7, #8]
 8015126:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8015128:	68fb      	ldr	r3, [r7, #12]
 801512a:	88fa      	ldrh	r2, [r7, #6]
 801512c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8015130:	68fb      	ldr	r3, [r7, #12]
 8015132:	88fa      	ldrh	r2, [r7, #6]
 8015134:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015138:	68fb      	ldr	r3, [r7, #12]
 801513a:	2200      	movs	r2, #0
 801513c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8015140:	68fb      	ldr	r3, [r7, #12]
 8015142:	2221      	movs	r2, #33	@ 0x21
 8015144:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8015146:	68fb      	ldr	r3, [r7, #12]
 8015148:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801514a:	2b00      	cmp	r3, #0
 801514c:	d027      	beq.n	801519e <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 801514e:	68fb      	ldr	r3, [r7, #12]
 8015150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015152:	4a25      	ldr	r2, [pc, #148]	@ (80151e8 <HAL_UART_Transmit_DMA+0xec>)
 8015154:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8015156:	68fb      	ldr	r3, [r7, #12]
 8015158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801515a:	4a24      	ldr	r2, [pc, #144]	@ (80151ec <HAL_UART_Transmit_DMA+0xf0>)
 801515c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 801515e:	68fb      	ldr	r3, [r7, #12]
 8015160:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015162:	4a23      	ldr	r2, [pc, #140]	@ (80151f0 <HAL_UART_Transmit_DMA+0xf4>)
 8015164:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8015166:	68fb      	ldr	r3, [r7, #12]
 8015168:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801516a:	2200      	movs	r2, #0
 801516c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 801516e:	68fb      	ldr	r3, [r7, #12]
 8015170:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8015172:	68fb      	ldr	r3, [r7, #12]
 8015174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015176:	4619      	mov	r1, r3
 8015178:	68fb      	ldr	r3, [r7, #12]
 801517a:	681b      	ldr	r3, [r3, #0]
 801517c:	3328      	adds	r3, #40	@ 0x28
 801517e:	461a      	mov	r2, r3
 8015180:	88fb      	ldrh	r3, [r7, #6]
 8015182:	f7f8 f92f 	bl	800d3e4 <HAL_DMA_Start_IT>
 8015186:	4603      	mov	r3, r0
 8015188:	2b00      	cmp	r3, #0
 801518a:	d008      	beq.n	801519e <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 801518c:	68fb      	ldr	r3, [r7, #12]
 801518e:	2210      	movs	r2, #16
 8015190:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8015194:	68fb      	ldr	r3, [r7, #12]
 8015196:	2220      	movs	r2, #32
 8015198:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 801519a:	2301      	movs	r3, #1
 801519c:	e020      	b.n	80151e0 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 801519e:	68fb      	ldr	r3, [r7, #12]
 80151a0:	681b      	ldr	r3, [r3, #0]
 80151a2:	2240      	movs	r2, #64	@ 0x40
 80151a4:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80151a6:	68fb      	ldr	r3, [r7, #12]
 80151a8:	681b      	ldr	r3, [r3, #0]
 80151aa:	3308      	adds	r3, #8
 80151ac:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80151ae:	697b      	ldr	r3, [r7, #20]
 80151b0:	e853 3f00 	ldrex	r3, [r3]
 80151b4:	613b      	str	r3, [r7, #16]
   return(result);
 80151b6:	693b      	ldr	r3, [r7, #16]
 80151b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80151bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80151be:	68fb      	ldr	r3, [r7, #12]
 80151c0:	681b      	ldr	r3, [r3, #0]
 80151c2:	3308      	adds	r3, #8
 80151c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80151c6:	623a      	str	r2, [r7, #32]
 80151c8:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80151ca:	69f9      	ldr	r1, [r7, #28]
 80151cc:	6a3a      	ldr	r2, [r7, #32]
 80151ce:	e841 2300 	strex	r3, r2, [r1]
 80151d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80151d4:	69bb      	ldr	r3, [r7, #24]
 80151d6:	2b00      	cmp	r3, #0
 80151d8:	d1e5      	bne.n	80151a6 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 80151da:	2300      	movs	r3, #0
 80151dc:	e000      	b.n	80151e0 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 80151de:	2302      	movs	r3, #2
  }
}
 80151e0:	4618      	mov	r0, r3
 80151e2:	3728      	adds	r7, #40	@ 0x28
 80151e4:	46bd      	mov	sp, r7
 80151e6:	bd80      	pop	{r7, pc}
 80151e8:	08015e89 	.word	0x08015e89
 80151ec:	08015f23 	.word	0x08015f23
 80151f0:	080160a9 	.word	0x080160a9

080151f4 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80151f4:	b580      	push	{r7, lr}
 80151f6:	b090      	sub	sp, #64	@ 0x40
 80151f8:	af00      	add	r7, sp, #0
 80151fa:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80151fc:	687b      	ldr	r3, [r7, #4]
 80151fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015200:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8015202:	687b      	ldr	r3, [r7, #4]
 8015204:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015208:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801520a:	687b      	ldr	r3, [r7, #4]
 801520c:	681b      	ldr	r3, [r3, #0]
 801520e:	689b      	ldr	r3, [r3, #8]
 8015210:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015214:	2b80      	cmp	r3, #128	@ 0x80
 8015216:	d139      	bne.n	801528c <HAL_UART_DMAStop+0x98>
 8015218:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801521a:	2b21      	cmp	r3, #33	@ 0x21
 801521c:	d136      	bne.n	801528c <HAL_UART_DMAStop+0x98>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801521e:	687b      	ldr	r3, [r7, #4]
 8015220:	681b      	ldr	r3, [r3, #0]
 8015222:	3308      	adds	r3, #8
 8015224:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015226:	6a3b      	ldr	r3, [r7, #32]
 8015228:	e853 3f00 	ldrex	r3, [r3]
 801522c:	61fb      	str	r3, [r7, #28]
   return(result);
 801522e:	69fb      	ldr	r3, [r7, #28]
 8015230:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8015234:	637b      	str	r3, [r7, #52]	@ 0x34
 8015236:	687b      	ldr	r3, [r7, #4]
 8015238:	681b      	ldr	r3, [r3, #0]
 801523a:	3308      	adds	r3, #8
 801523c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801523e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8015240:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015242:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8015244:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015246:	e841 2300 	strex	r3, r2, [r1]
 801524a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801524c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801524e:	2b00      	cmp	r3, #0
 8015250:	d1e5      	bne.n	801521e <HAL_UART_DMAStop+0x2a>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8015252:	687b      	ldr	r3, [r7, #4]
 8015254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015256:	2b00      	cmp	r3, #0
 8015258:	d015      	beq.n	8015286 <HAL_UART_DMAStop+0x92>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 801525a:	687b      	ldr	r3, [r7, #4]
 801525c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801525e:	4618      	mov	r0, r3
 8015260:	f7f8 f920 	bl	800d4a4 <HAL_DMA_Abort>
 8015264:	4603      	mov	r3, r0
 8015266:	2b00      	cmp	r3, #0
 8015268:	d00d      	beq.n	8015286 <HAL_UART_DMAStop+0x92>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 801526a:	687b      	ldr	r3, [r7, #4]
 801526c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801526e:	4618      	mov	r0, r3
 8015270:	f7f8 fa05 	bl	800d67e <HAL_DMA_GetError>
 8015274:	4603      	mov	r3, r0
 8015276:	2b20      	cmp	r3, #32
 8015278:	d105      	bne.n	8015286 <HAL_UART_DMAStop+0x92>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 801527a:	687b      	ldr	r3, [r7, #4]
 801527c:	2210      	movs	r2, #16
 801527e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8015282:	2303      	movs	r3, #3
 8015284:	e044      	b.n	8015310 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8015286:	6878      	ldr	r0, [r7, #4]
 8015288:	f000 fd74 	bl	8015d74 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 801528c:	687b      	ldr	r3, [r7, #4]
 801528e:	681b      	ldr	r3, [r3, #0]
 8015290:	689b      	ldr	r3, [r3, #8]
 8015292:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015296:	2b40      	cmp	r3, #64	@ 0x40
 8015298:	d139      	bne.n	801530e <HAL_UART_DMAStop+0x11a>
 801529a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801529c:	2b22      	cmp	r3, #34	@ 0x22
 801529e:	d136      	bne.n	801530e <HAL_UART_DMAStop+0x11a>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	681b      	ldr	r3, [r3, #0]
 80152a4:	3308      	adds	r3, #8
 80152a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80152a8:	68fb      	ldr	r3, [r7, #12]
 80152aa:	e853 3f00 	ldrex	r3, [r3]
 80152ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80152b0:	68bb      	ldr	r3, [r7, #8]
 80152b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80152b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	681b      	ldr	r3, [r3, #0]
 80152bc:	3308      	adds	r3, #8
 80152be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80152c0:	61ba      	str	r2, [r7, #24]
 80152c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80152c4:	6979      	ldr	r1, [r7, #20]
 80152c6:	69ba      	ldr	r2, [r7, #24]
 80152c8:	e841 2300 	strex	r3, r2, [r1]
 80152cc:	613b      	str	r3, [r7, #16]
   return(result);
 80152ce:	693b      	ldr	r3, [r7, #16]
 80152d0:	2b00      	cmp	r3, #0
 80152d2:	d1e5      	bne.n	80152a0 <HAL_UART_DMAStop+0xac>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80152d4:	687b      	ldr	r3, [r7, #4]
 80152d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80152d8:	2b00      	cmp	r3, #0
 80152da:	d015      	beq.n	8015308 <HAL_UART_DMAStop+0x114>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80152e0:	4618      	mov	r0, r3
 80152e2:	f7f8 f8df 	bl	800d4a4 <HAL_DMA_Abort>
 80152e6:	4603      	mov	r3, r0
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	d00d      	beq.n	8015308 <HAL_UART_DMAStop+0x114>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80152ec:	687b      	ldr	r3, [r7, #4]
 80152ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80152f0:	4618      	mov	r0, r3
 80152f2:	f7f8 f9c4 	bl	800d67e <HAL_DMA_GetError>
 80152f6:	4603      	mov	r3, r0
 80152f8:	2b20      	cmp	r3, #32
 80152fa:	d105      	bne.n	8015308 <HAL_UART_DMAStop+0x114>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80152fc:	687b      	ldr	r3, [r7, #4]
 80152fe:	2210      	movs	r2, #16
 8015300:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8015304:	2303      	movs	r3, #3
 8015306:	e003      	b.n	8015310 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8015308:	6878      	ldr	r0, [r7, #4]
 801530a:	f000 fd59 	bl	8015dc0 <UART_EndRxTransfer>
  }

  return HAL_OK;
 801530e:	2300      	movs	r3, #0
}
 8015310:	4618      	mov	r0, r3
 8015312:	3740      	adds	r7, #64	@ 0x40
 8015314:	46bd      	mov	sp, r7
 8015316:	bd80      	pop	{r7, pc}

08015318 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8015318:	b480      	push	{r7}
 801531a:	b083      	sub	sp, #12
 801531c:	af00      	add	r7, sp, #0
 801531e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8015320:	bf00      	nop
 8015322:	370c      	adds	r7, #12
 8015324:	46bd      	mov	sp, r7
 8015326:	f85d 7b04 	ldr.w	r7, [sp], #4
 801532a:	4770      	bx	lr

0801532c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801532c:	b480      	push	{r7}
 801532e:	b083      	sub	sp, #12
 8015330:	af00      	add	r7, sp, #0
 8015332:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8015334:	bf00      	nop
 8015336:	370c      	adds	r7, #12
 8015338:	46bd      	mov	sp, r7
 801533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801533e:	4770      	bx	lr

08015340 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8015340:	b480      	push	{r7}
 8015342:	b083      	sub	sp, #12
 8015344:	af00      	add	r7, sp, #0
 8015346:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8015348:	bf00      	nop
 801534a:	370c      	adds	r7, #12
 801534c:	46bd      	mov	sp, r7
 801534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015352:	4770      	bx	lr

08015354 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8015354:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8015358:	b08a      	sub	sp, #40	@ 0x28
 801535a:	af00      	add	r7, sp, #0
 801535c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801535e:	2300      	movs	r3, #0
 8015360:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8015364:	68fb      	ldr	r3, [r7, #12]
 8015366:	689a      	ldr	r2, [r3, #8]
 8015368:	68fb      	ldr	r3, [r7, #12]
 801536a:	691b      	ldr	r3, [r3, #16]
 801536c:	431a      	orrs	r2, r3
 801536e:	68fb      	ldr	r3, [r7, #12]
 8015370:	695b      	ldr	r3, [r3, #20]
 8015372:	431a      	orrs	r2, r3
 8015374:	68fb      	ldr	r3, [r7, #12]
 8015376:	69db      	ldr	r3, [r3, #28]
 8015378:	4313      	orrs	r3, r2
 801537a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801537c:	68fb      	ldr	r3, [r7, #12]
 801537e:	681b      	ldr	r3, [r3, #0]
 8015380:	681a      	ldr	r2, [r3, #0]
 8015382:	4ba4      	ldr	r3, [pc, #656]	@ (8015614 <UART_SetConfig+0x2c0>)
 8015384:	4013      	ands	r3, r2
 8015386:	68fa      	ldr	r2, [r7, #12]
 8015388:	6812      	ldr	r2, [r2, #0]
 801538a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801538c:	430b      	orrs	r3, r1
 801538e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8015390:	68fb      	ldr	r3, [r7, #12]
 8015392:	681b      	ldr	r3, [r3, #0]
 8015394:	685b      	ldr	r3, [r3, #4]
 8015396:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801539a:	68fb      	ldr	r3, [r7, #12]
 801539c:	68da      	ldr	r2, [r3, #12]
 801539e:	68fb      	ldr	r3, [r7, #12]
 80153a0:	681b      	ldr	r3, [r3, #0]
 80153a2:	430a      	orrs	r2, r1
 80153a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80153a6:	68fb      	ldr	r3, [r7, #12]
 80153a8:	699b      	ldr	r3, [r3, #24]
 80153aa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80153ac:	68fb      	ldr	r3, [r7, #12]
 80153ae:	681b      	ldr	r3, [r3, #0]
 80153b0:	4a99      	ldr	r2, [pc, #612]	@ (8015618 <UART_SetConfig+0x2c4>)
 80153b2:	4293      	cmp	r3, r2
 80153b4:	d004      	beq.n	80153c0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80153b6:	68fb      	ldr	r3, [r7, #12]
 80153b8:	6a1b      	ldr	r3, [r3, #32]
 80153ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80153bc:	4313      	orrs	r3, r2
 80153be:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80153c0:	68fb      	ldr	r3, [r7, #12]
 80153c2:	681b      	ldr	r3, [r3, #0]
 80153c4:	689b      	ldr	r3, [r3, #8]
 80153c6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80153ca:	68fb      	ldr	r3, [r7, #12]
 80153cc:	681b      	ldr	r3, [r3, #0]
 80153ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80153d0:	430a      	orrs	r2, r1
 80153d2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80153d4:	68fb      	ldr	r3, [r7, #12]
 80153d6:	681b      	ldr	r3, [r3, #0]
 80153d8:	4a90      	ldr	r2, [pc, #576]	@ (801561c <UART_SetConfig+0x2c8>)
 80153da:	4293      	cmp	r3, r2
 80153dc:	d126      	bne.n	801542c <UART_SetConfig+0xd8>
 80153de:	4b90      	ldr	r3, [pc, #576]	@ (8015620 <UART_SetConfig+0x2cc>)
 80153e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80153e4:	f003 0303 	and.w	r3, r3, #3
 80153e8:	2b03      	cmp	r3, #3
 80153ea:	d81b      	bhi.n	8015424 <UART_SetConfig+0xd0>
 80153ec:	a201      	add	r2, pc, #4	@ (adr r2, 80153f4 <UART_SetConfig+0xa0>)
 80153ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80153f2:	bf00      	nop
 80153f4:	08015405 	.word	0x08015405
 80153f8:	08015415 	.word	0x08015415
 80153fc:	0801540d 	.word	0x0801540d
 8015400:	0801541d 	.word	0x0801541d
 8015404:	2301      	movs	r3, #1
 8015406:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801540a:	e116      	b.n	801563a <UART_SetConfig+0x2e6>
 801540c:	2302      	movs	r3, #2
 801540e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8015412:	e112      	b.n	801563a <UART_SetConfig+0x2e6>
 8015414:	2304      	movs	r3, #4
 8015416:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801541a:	e10e      	b.n	801563a <UART_SetConfig+0x2e6>
 801541c:	2308      	movs	r3, #8
 801541e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8015422:	e10a      	b.n	801563a <UART_SetConfig+0x2e6>
 8015424:	2310      	movs	r3, #16
 8015426:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801542a:	e106      	b.n	801563a <UART_SetConfig+0x2e6>
 801542c:	68fb      	ldr	r3, [r7, #12]
 801542e:	681b      	ldr	r3, [r3, #0]
 8015430:	4a7c      	ldr	r2, [pc, #496]	@ (8015624 <UART_SetConfig+0x2d0>)
 8015432:	4293      	cmp	r3, r2
 8015434:	d138      	bne.n	80154a8 <UART_SetConfig+0x154>
 8015436:	4b7a      	ldr	r3, [pc, #488]	@ (8015620 <UART_SetConfig+0x2cc>)
 8015438:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801543c:	f003 030c 	and.w	r3, r3, #12
 8015440:	2b0c      	cmp	r3, #12
 8015442:	d82d      	bhi.n	80154a0 <UART_SetConfig+0x14c>
 8015444:	a201      	add	r2, pc, #4	@ (adr r2, 801544c <UART_SetConfig+0xf8>)
 8015446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801544a:	bf00      	nop
 801544c:	08015481 	.word	0x08015481
 8015450:	080154a1 	.word	0x080154a1
 8015454:	080154a1 	.word	0x080154a1
 8015458:	080154a1 	.word	0x080154a1
 801545c:	08015491 	.word	0x08015491
 8015460:	080154a1 	.word	0x080154a1
 8015464:	080154a1 	.word	0x080154a1
 8015468:	080154a1 	.word	0x080154a1
 801546c:	08015489 	.word	0x08015489
 8015470:	080154a1 	.word	0x080154a1
 8015474:	080154a1 	.word	0x080154a1
 8015478:	080154a1 	.word	0x080154a1
 801547c:	08015499 	.word	0x08015499
 8015480:	2300      	movs	r3, #0
 8015482:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8015486:	e0d8      	b.n	801563a <UART_SetConfig+0x2e6>
 8015488:	2302      	movs	r3, #2
 801548a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801548e:	e0d4      	b.n	801563a <UART_SetConfig+0x2e6>
 8015490:	2304      	movs	r3, #4
 8015492:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8015496:	e0d0      	b.n	801563a <UART_SetConfig+0x2e6>
 8015498:	2308      	movs	r3, #8
 801549a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801549e:	e0cc      	b.n	801563a <UART_SetConfig+0x2e6>
 80154a0:	2310      	movs	r3, #16
 80154a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80154a6:	e0c8      	b.n	801563a <UART_SetConfig+0x2e6>
 80154a8:	68fb      	ldr	r3, [r7, #12]
 80154aa:	681b      	ldr	r3, [r3, #0]
 80154ac:	4a5e      	ldr	r2, [pc, #376]	@ (8015628 <UART_SetConfig+0x2d4>)
 80154ae:	4293      	cmp	r3, r2
 80154b0:	d125      	bne.n	80154fe <UART_SetConfig+0x1aa>
 80154b2:	4b5b      	ldr	r3, [pc, #364]	@ (8015620 <UART_SetConfig+0x2cc>)
 80154b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80154b8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80154bc:	2b30      	cmp	r3, #48	@ 0x30
 80154be:	d016      	beq.n	80154ee <UART_SetConfig+0x19a>
 80154c0:	2b30      	cmp	r3, #48	@ 0x30
 80154c2:	d818      	bhi.n	80154f6 <UART_SetConfig+0x1a2>
 80154c4:	2b20      	cmp	r3, #32
 80154c6:	d00a      	beq.n	80154de <UART_SetConfig+0x18a>
 80154c8:	2b20      	cmp	r3, #32
 80154ca:	d814      	bhi.n	80154f6 <UART_SetConfig+0x1a2>
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	d002      	beq.n	80154d6 <UART_SetConfig+0x182>
 80154d0:	2b10      	cmp	r3, #16
 80154d2:	d008      	beq.n	80154e6 <UART_SetConfig+0x192>
 80154d4:	e00f      	b.n	80154f6 <UART_SetConfig+0x1a2>
 80154d6:	2300      	movs	r3, #0
 80154d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80154dc:	e0ad      	b.n	801563a <UART_SetConfig+0x2e6>
 80154de:	2302      	movs	r3, #2
 80154e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80154e4:	e0a9      	b.n	801563a <UART_SetConfig+0x2e6>
 80154e6:	2304      	movs	r3, #4
 80154e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80154ec:	e0a5      	b.n	801563a <UART_SetConfig+0x2e6>
 80154ee:	2308      	movs	r3, #8
 80154f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80154f4:	e0a1      	b.n	801563a <UART_SetConfig+0x2e6>
 80154f6:	2310      	movs	r3, #16
 80154f8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80154fc:	e09d      	b.n	801563a <UART_SetConfig+0x2e6>
 80154fe:	68fb      	ldr	r3, [r7, #12]
 8015500:	681b      	ldr	r3, [r3, #0]
 8015502:	4a4a      	ldr	r2, [pc, #296]	@ (801562c <UART_SetConfig+0x2d8>)
 8015504:	4293      	cmp	r3, r2
 8015506:	d125      	bne.n	8015554 <UART_SetConfig+0x200>
 8015508:	4b45      	ldr	r3, [pc, #276]	@ (8015620 <UART_SetConfig+0x2cc>)
 801550a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801550e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8015512:	2bc0      	cmp	r3, #192	@ 0xc0
 8015514:	d016      	beq.n	8015544 <UART_SetConfig+0x1f0>
 8015516:	2bc0      	cmp	r3, #192	@ 0xc0
 8015518:	d818      	bhi.n	801554c <UART_SetConfig+0x1f8>
 801551a:	2b80      	cmp	r3, #128	@ 0x80
 801551c:	d00a      	beq.n	8015534 <UART_SetConfig+0x1e0>
 801551e:	2b80      	cmp	r3, #128	@ 0x80
 8015520:	d814      	bhi.n	801554c <UART_SetConfig+0x1f8>
 8015522:	2b00      	cmp	r3, #0
 8015524:	d002      	beq.n	801552c <UART_SetConfig+0x1d8>
 8015526:	2b40      	cmp	r3, #64	@ 0x40
 8015528:	d008      	beq.n	801553c <UART_SetConfig+0x1e8>
 801552a:	e00f      	b.n	801554c <UART_SetConfig+0x1f8>
 801552c:	2300      	movs	r3, #0
 801552e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8015532:	e082      	b.n	801563a <UART_SetConfig+0x2e6>
 8015534:	2302      	movs	r3, #2
 8015536:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801553a:	e07e      	b.n	801563a <UART_SetConfig+0x2e6>
 801553c:	2304      	movs	r3, #4
 801553e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8015542:	e07a      	b.n	801563a <UART_SetConfig+0x2e6>
 8015544:	2308      	movs	r3, #8
 8015546:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801554a:	e076      	b.n	801563a <UART_SetConfig+0x2e6>
 801554c:	2310      	movs	r3, #16
 801554e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8015552:	e072      	b.n	801563a <UART_SetConfig+0x2e6>
 8015554:	68fb      	ldr	r3, [r7, #12]
 8015556:	681b      	ldr	r3, [r3, #0]
 8015558:	4a35      	ldr	r2, [pc, #212]	@ (8015630 <UART_SetConfig+0x2dc>)
 801555a:	4293      	cmp	r3, r2
 801555c:	d12a      	bne.n	80155b4 <UART_SetConfig+0x260>
 801555e:	4b30      	ldr	r3, [pc, #192]	@ (8015620 <UART_SetConfig+0x2cc>)
 8015560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8015564:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8015568:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801556c:	d01a      	beq.n	80155a4 <UART_SetConfig+0x250>
 801556e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8015572:	d81b      	bhi.n	80155ac <UART_SetConfig+0x258>
 8015574:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015578:	d00c      	beq.n	8015594 <UART_SetConfig+0x240>
 801557a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801557e:	d815      	bhi.n	80155ac <UART_SetConfig+0x258>
 8015580:	2b00      	cmp	r3, #0
 8015582:	d003      	beq.n	801558c <UART_SetConfig+0x238>
 8015584:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8015588:	d008      	beq.n	801559c <UART_SetConfig+0x248>
 801558a:	e00f      	b.n	80155ac <UART_SetConfig+0x258>
 801558c:	2300      	movs	r3, #0
 801558e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8015592:	e052      	b.n	801563a <UART_SetConfig+0x2e6>
 8015594:	2302      	movs	r3, #2
 8015596:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801559a:	e04e      	b.n	801563a <UART_SetConfig+0x2e6>
 801559c:	2304      	movs	r3, #4
 801559e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80155a2:	e04a      	b.n	801563a <UART_SetConfig+0x2e6>
 80155a4:	2308      	movs	r3, #8
 80155a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80155aa:	e046      	b.n	801563a <UART_SetConfig+0x2e6>
 80155ac:	2310      	movs	r3, #16
 80155ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80155b2:	e042      	b.n	801563a <UART_SetConfig+0x2e6>
 80155b4:	68fb      	ldr	r3, [r7, #12]
 80155b6:	681b      	ldr	r3, [r3, #0]
 80155b8:	4a17      	ldr	r2, [pc, #92]	@ (8015618 <UART_SetConfig+0x2c4>)
 80155ba:	4293      	cmp	r3, r2
 80155bc:	d13a      	bne.n	8015634 <UART_SetConfig+0x2e0>
 80155be:	4b18      	ldr	r3, [pc, #96]	@ (8015620 <UART_SetConfig+0x2cc>)
 80155c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80155c4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80155c8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80155cc:	d01a      	beq.n	8015604 <UART_SetConfig+0x2b0>
 80155ce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80155d2:	d81b      	bhi.n	801560c <UART_SetConfig+0x2b8>
 80155d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80155d8:	d00c      	beq.n	80155f4 <UART_SetConfig+0x2a0>
 80155da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80155de:	d815      	bhi.n	801560c <UART_SetConfig+0x2b8>
 80155e0:	2b00      	cmp	r3, #0
 80155e2:	d003      	beq.n	80155ec <UART_SetConfig+0x298>
 80155e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80155e8:	d008      	beq.n	80155fc <UART_SetConfig+0x2a8>
 80155ea:	e00f      	b.n	801560c <UART_SetConfig+0x2b8>
 80155ec:	2300      	movs	r3, #0
 80155ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80155f2:	e022      	b.n	801563a <UART_SetConfig+0x2e6>
 80155f4:	2302      	movs	r3, #2
 80155f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80155fa:	e01e      	b.n	801563a <UART_SetConfig+0x2e6>
 80155fc:	2304      	movs	r3, #4
 80155fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8015602:	e01a      	b.n	801563a <UART_SetConfig+0x2e6>
 8015604:	2308      	movs	r3, #8
 8015606:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801560a:	e016      	b.n	801563a <UART_SetConfig+0x2e6>
 801560c:	2310      	movs	r3, #16
 801560e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8015612:	e012      	b.n	801563a <UART_SetConfig+0x2e6>
 8015614:	efff69f3 	.word	0xefff69f3
 8015618:	40008000 	.word	0x40008000
 801561c:	40013800 	.word	0x40013800
 8015620:	40021000 	.word	0x40021000
 8015624:	40004400 	.word	0x40004400
 8015628:	40004800 	.word	0x40004800
 801562c:	40004c00 	.word	0x40004c00
 8015630:	40005000 	.word	0x40005000
 8015634:	2310      	movs	r3, #16
 8015636:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801563a:	68fb      	ldr	r3, [r7, #12]
 801563c:	681b      	ldr	r3, [r3, #0]
 801563e:	4a9f      	ldr	r2, [pc, #636]	@ (80158bc <UART_SetConfig+0x568>)
 8015640:	4293      	cmp	r3, r2
 8015642:	d17a      	bne.n	801573a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8015644:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8015648:	2b08      	cmp	r3, #8
 801564a:	d824      	bhi.n	8015696 <UART_SetConfig+0x342>
 801564c:	a201      	add	r2, pc, #4	@ (adr r2, 8015654 <UART_SetConfig+0x300>)
 801564e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015652:	bf00      	nop
 8015654:	08015679 	.word	0x08015679
 8015658:	08015697 	.word	0x08015697
 801565c:	08015681 	.word	0x08015681
 8015660:	08015697 	.word	0x08015697
 8015664:	08015687 	.word	0x08015687
 8015668:	08015697 	.word	0x08015697
 801566c:	08015697 	.word	0x08015697
 8015670:	08015697 	.word	0x08015697
 8015674:	0801568f 	.word	0x0801568f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015678:	f7fb f8fe 	bl	8010878 <HAL_RCC_GetPCLK1Freq>
 801567c:	61f8      	str	r0, [r7, #28]
        break;
 801567e:	e010      	b.n	80156a2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015680:	4b8f      	ldr	r3, [pc, #572]	@ (80158c0 <UART_SetConfig+0x56c>)
 8015682:	61fb      	str	r3, [r7, #28]
        break;
 8015684:	e00d      	b.n	80156a2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8015686:	f7fb f85f 	bl	8010748 <HAL_RCC_GetSysClockFreq>
 801568a:	61f8      	str	r0, [r7, #28]
        break;
 801568c:	e009      	b.n	80156a2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801568e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8015692:	61fb      	str	r3, [r7, #28]
        break;
 8015694:	e005      	b.n	80156a2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8015696:	2300      	movs	r3, #0
 8015698:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 801569a:	2301      	movs	r3, #1
 801569c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80156a0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80156a2:	69fb      	ldr	r3, [r7, #28]
 80156a4:	2b00      	cmp	r3, #0
 80156a6:	f000 80fb 	beq.w	80158a0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80156aa:	68fb      	ldr	r3, [r7, #12]
 80156ac:	685a      	ldr	r2, [r3, #4]
 80156ae:	4613      	mov	r3, r2
 80156b0:	005b      	lsls	r3, r3, #1
 80156b2:	4413      	add	r3, r2
 80156b4:	69fa      	ldr	r2, [r7, #28]
 80156b6:	429a      	cmp	r2, r3
 80156b8:	d305      	bcc.n	80156c6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80156ba:	68fb      	ldr	r3, [r7, #12]
 80156bc:	685b      	ldr	r3, [r3, #4]
 80156be:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80156c0:	69fa      	ldr	r2, [r7, #28]
 80156c2:	429a      	cmp	r2, r3
 80156c4:	d903      	bls.n	80156ce <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80156c6:	2301      	movs	r3, #1
 80156c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80156cc:	e0e8      	b.n	80158a0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80156ce:	69fb      	ldr	r3, [r7, #28]
 80156d0:	2200      	movs	r2, #0
 80156d2:	461c      	mov	r4, r3
 80156d4:	4615      	mov	r5, r2
 80156d6:	f04f 0200 	mov.w	r2, #0
 80156da:	f04f 0300 	mov.w	r3, #0
 80156de:	022b      	lsls	r3, r5, #8
 80156e0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80156e4:	0222      	lsls	r2, r4, #8
 80156e6:	68f9      	ldr	r1, [r7, #12]
 80156e8:	6849      	ldr	r1, [r1, #4]
 80156ea:	0849      	lsrs	r1, r1, #1
 80156ec:	2000      	movs	r0, #0
 80156ee:	4688      	mov	r8, r1
 80156f0:	4681      	mov	r9, r0
 80156f2:	eb12 0a08 	adds.w	sl, r2, r8
 80156f6:	eb43 0b09 	adc.w	fp, r3, r9
 80156fa:	68fb      	ldr	r3, [r7, #12]
 80156fc:	685b      	ldr	r3, [r3, #4]
 80156fe:	2200      	movs	r2, #0
 8015700:	603b      	str	r3, [r7, #0]
 8015702:	607a      	str	r2, [r7, #4]
 8015704:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015708:	4650      	mov	r0, sl
 801570a:	4659      	mov	r1, fp
 801570c:	f7eb f9b6 	bl	8000a7c <__aeabi_uldivmod>
 8015710:	4602      	mov	r2, r0
 8015712:	460b      	mov	r3, r1
 8015714:	4613      	mov	r3, r2
 8015716:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8015718:	69bb      	ldr	r3, [r7, #24]
 801571a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801571e:	d308      	bcc.n	8015732 <UART_SetConfig+0x3de>
 8015720:	69bb      	ldr	r3, [r7, #24]
 8015722:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8015726:	d204      	bcs.n	8015732 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8015728:	68fb      	ldr	r3, [r7, #12]
 801572a:	681b      	ldr	r3, [r3, #0]
 801572c:	69ba      	ldr	r2, [r7, #24]
 801572e:	60da      	str	r2, [r3, #12]
 8015730:	e0b6      	b.n	80158a0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8015732:	2301      	movs	r3, #1
 8015734:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8015738:	e0b2      	b.n	80158a0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801573a:	68fb      	ldr	r3, [r7, #12]
 801573c:	69db      	ldr	r3, [r3, #28]
 801573e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8015742:	d15e      	bne.n	8015802 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8015744:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8015748:	2b08      	cmp	r3, #8
 801574a:	d828      	bhi.n	801579e <UART_SetConfig+0x44a>
 801574c:	a201      	add	r2, pc, #4	@ (adr r2, 8015754 <UART_SetConfig+0x400>)
 801574e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015752:	bf00      	nop
 8015754:	08015779 	.word	0x08015779
 8015758:	08015781 	.word	0x08015781
 801575c:	08015789 	.word	0x08015789
 8015760:	0801579f 	.word	0x0801579f
 8015764:	0801578f 	.word	0x0801578f
 8015768:	0801579f 	.word	0x0801579f
 801576c:	0801579f 	.word	0x0801579f
 8015770:	0801579f 	.word	0x0801579f
 8015774:	08015797 	.word	0x08015797
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015778:	f7fb f87e 	bl	8010878 <HAL_RCC_GetPCLK1Freq>
 801577c:	61f8      	str	r0, [r7, #28]
        break;
 801577e:	e014      	b.n	80157aa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8015780:	f7fb f890 	bl	80108a4 <HAL_RCC_GetPCLK2Freq>
 8015784:	61f8      	str	r0, [r7, #28]
        break;
 8015786:	e010      	b.n	80157aa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015788:	4b4d      	ldr	r3, [pc, #308]	@ (80158c0 <UART_SetConfig+0x56c>)
 801578a:	61fb      	str	r3, [r7, #28]
        break;
 801578c:	e00d      	b.n	80157aa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801578e:	f7fa ffdb 	bl	8010748 <HAL_RCC_GetSysClockFreq>
 8015792:	61f8      	str	r0, [r7, #28]
        break;
 8015794:	e009      	b.n	80157aa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015796:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801579a:	61fb      	str	r3, [r7, #28]
        break;
 801579c:	e005      	b.n	80157aa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 801579e:	2300      	movs	r3, #0
 80157a0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80157a2:	2301      	movs	r3, #1
 80157a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80157a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80157aa:	69fb      	ldr	r3, [r7, #28]
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	d077      	beq.n	80158a0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80157b0:	69fb      	ldr	r3, [r7, #28]
 80157b2:	005a      	lsls	r2, r3, #1
 80157b4:	68fb      	ldr	r3, [r7, #12]
 80157b6:	685b      	ldr	r3, [r3, #4]
 80157b8:	085b      	lsrs	r3, r3, #1
 80157ba:	441a      	add	r2, r3
 80157bc:	68fb      	ldr	r3, [r7, #12]
 80157be:	685b      	ldr	r3, [r3, #4]
 80157c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80157c4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80157c6:	69bb      	ldr	r3, [r7, #24]
 80157c8:	2b0f      	cmp	r3, #15
 80157ca:	d916      	bls.n	80157fa <UART_SetConfig+0x4a6>
 80157cc:	69bb      	ldr	r3, [r7, #24]
 80157ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80157d2:	d212      	bcs.n	80157fa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80157d4:	69bb      	ldr	r3, [r7, #24]
 80157d6:	b29b      	uxth	r3, r3
 80157d8:	f023 030f 	bic.w	r3, r3, #15
 80157dc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80157de:	69bb      	ldr	r3, [r7, #24]
 80157e0:	085b      	lsrs	r3, r3, #1
 80157e2:	b29b      	uxth	r3, r3
 80157e4:	f003 0307 	and.w	r3, r3, #7
 80157e8:	b29a      	uxth	r2, r3
 80157ea:	8afb      	ldrh	r3, [r7, #22]
 80157ec:	4313      	orrs	r3, r2
 80157ee:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80157f0:	68fb      	ldr	r3, [r7, #12]
 80157f2:	681b      	ldr	r3, [r3, #0]
 80157f4:	8afa      	ldrh	r2, [r7, #22]
 80157f6:	60da      	str	r2, [r3, #12]
 80157f8:	e052      	b.n	80158a0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80157fa:	2301      	movs	r3, #1
 80157fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8015800:	e04e      	b.n	80158a0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8015802:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8015806:	2b08      	cmp	r3, #8
 8015808:	d827      	bhi.n	801585a <UART_SetConfig+0x506>
 801580a:	a201      	add	r2, pc, #4	@ (adr r2, 8015810 <UART_SetConfig+0x4bc>)
 801580c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015810:	08015835 	.word	0x08015835
 8015814:	0801583d 	.word	0x0801583d
 8015818:	08015845 	.word	0x08015845
 801581c:	0801585b 	.word	0x0801585b
 8015820:	0801584b 	.word	0x0801584b
 8015824:	0801585b 	.word	0x0801585b
 8015828:	0801585b 	.word	0x0801585b
 801582c:	0801585b 	.word	0x0801585b
 8015830:	08015853 	.word	0x08015853
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015834:	f7fb f820 	bl	8010878 <HAL_RCC_GetPCLK1Freq>
 8015838:	61f8      	str	r0, [r7, #28]
        break;
 801583a:	e014      	b.n	8015866 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801583c:	f7fb f832 	bl	80108a4 <HAL_RCC_GetPCLK2Freq>
 8015840:	61f8      	str	r0, [r7, #28]
        break;
 8015842:	e010      	b.n	8015866 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015844:	4b1e      	ldr	r3, [pc, #120]	@ (80158c0 <UART_SetConfig+0x56c>)
 8015846:	61fb      	str	r3, [r7, #28]
        break;
 8015848:	e00d      	b.n	8015866 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801584a:	f7fa ff7d 	bl	8010748 <HAL_RCC_GetSysClockFreq>
 801584e:	61f8      	str	r0, [r7, #28]
        break;
 8015850:	e009      	b.n	8015866 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015852:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8015856:	61fb      	str	r3, [r7, #28]
        break;
 8015858:	e005      	b.n	8015866 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 801585a:	2300      	movs	r3, #0
 801585c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 801585e:	2301      	movs	r3, #1
 8015860:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8015864:	bf00      	nop
    }

    if (pclk != 0U)
 8015866:	69fb      	ldr	r3, [r7, #28]
 8015868:	2b00      	cmp	r3, #0
 801586a:	d019      	beq.n	80158a0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 801586c:	68fb      	ldr	r3, [r7, #12]
 801586e:	685b      	ldr	r3, [r3, #4]
 8015870:	085a      	lsrs	r2, r3, #1
 8015872:	69fb      	ldr	r3, [r7, #28]
 8015874:	441a      	add	r2, r3
 8015876:	68fb      	ldr	r3, [r7, #12]
 8015878:	685b      	ldr	r3, [r3, #4]
 801587a:	fbb2 f3f3 	udiv	r3, r2, r3
 801587e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8015880:	69bb      	ldr	r3, [r7, #24]
 8015882:	2b0f      	cmp	r3, #15
 8015884:	d909      	bls.n	801589a <UART_SetConfig+0x546>
 8015886:	69bb      	ldr	r3, [r7, #24]
 8015888:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801588c:	d205      	bcs.n	801589a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801588e:	69bb      	ldr	r3, [r7, #24]
 8015890:	b29a      	uxth	r2, r3
 8015892:	68fb      	ldr	r3, [r7, #12]
 8015894:	681b      	ldr	r3, [r3, #0]
 8015896:	60da      	str	r2, [r3, #12]
 8015898:	e002      	b.n	80158a0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 801589a:	2301      	movs	r3, #1
 801589c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80158a0:	68fb      	ldr	r3, [r7, #12]
 80158a2:	2200      	movs	r2, #0
 80158a4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80158a6:	68fb      	ldr	r3, [r7, #12]
 80158a8:	2200      	movs	r2, #0
 80158aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80158ac:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80158b0:	4618      	mov	r0, r3
 80158b2:	3728      	adds	r7, #40	@ 0x28
 80158b4:	46bd      	mov	sp, r7
 80158b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80158ba:	bf00      	nop
 80158bc:	40008000 	.word	0x40008000
 80158c0:	00f42400 	.word	0x00f42400

080158c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80158c4:	b480      	push	{r7}
 80158c6:	b083      	sub	sp, #12
 80158c8:	af00      	add	r7, sp, #0
 80158ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80158cc:	687b      	ldr	r3, [r7, #4]
 80158ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80158d0:	f003 0308 	and.w	r3, r3, #8
 80158d4:	2b00      	cmp	r3, #0
 80158d6:	d00a      	beq.n	80158ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80158d8:	687b      	ldr	r3, [r7, #4]
 80158da:	681b      	ldr	r3, [r3, #0]
 80158dc:	685b      	ldr	r3, [r3, #4]
 80158de:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80158e2:	687b      	ldr	r3, [r7, #4]
 80158e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80158e6:	687b      	ldr	r3, [r7, #4]
 80158e8:	681b      	ldr	r3, [r3, #0]
 80158ea:	430a      	orrs	r2, r1
 80158ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80158ee:	687b      	ldr	r3, [r7, #4]
 80158f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80158f2:	f003 0301 	and.w	r3, r3, #1
 80158f6:	2b00      	cmp	r3, #0
 80158f8:	d00a      	beq.n	8015910 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80158fa:	687b      	ldr	r3, [r7, #4]
 80158fc:	681b      	ldr	r3, [r3, #0]
 80158fe:	685b      	ldr	r3, [r3, #4]
 8015900:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8015904:	687b      	ldr	r3, [r7, #4]
 8015906:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8015908:	687b      	ldr	r3, [r7, #4]
 801590a:	681b      	ldr	r3, [r3, #0]
 801590c:	430a      	orrs	r2, r1
 801590e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8015910:	687b      	ldr	r3, [r7, #4]
 8015912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015914:	f003 0302 	and.w	r3, r3, #2
 8015918:	2b00      	cmp	r3, #0
 801591a:	d00a      	beq.n	8015932 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801591c:	687b      	ldr	r3, [r7, #4]
 801591e:	681b      	ldr	r3, [r3, #0]
 8015920:	685b      	ldr	r3, [r3, #4]
 8015922:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801592a:	687b      	ldr	r3, [r7, #4]
 801592c:	681b      	ldr	r3, [r3, #0]
 801592e:	430a      	orrs	r2, r1
 8015930:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8015932:	687b      	ldr	r3, [r7, #4]
 8015934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015936:	f003 0304 	and.w	r3, r3, #4
 801593a:	2b00      	cmp	r3, #0
 801593c:	d00a      	beq.n	8015954 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801593e:	687b      	ldr	r3, [r7, #4]
 8015940:	681b      	ldr	r3, [r3, #0]
 8015942:	685b      	ldr	r3, [r3, #4]
 8015944:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801594c:	687b      	ldr	r3, [r7, #4]
 801594e:	681b      	ldr	r3, [r3, #0]
 8015950:	430a      	orrs	r2, r1
 8015952:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8015954:	687b      	ldr	r3, [r7, #4]
 8015956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015958:	f003 0310 	and.w	r3, r3, #16
 801595c:	2b00      	cmp	r3, #0
 801595e:	d00a      	beq.n	8015976 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8015960:	687b      	ldr	r3, [r7, #4]
 8015962:	681b      	ldr	r3, [r3, #0]
 8015964:	689b      	ldr	r3, [r3, #8]
 8015966:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801596a:	687b      	ldr	r3, [r7, #4]
 801596c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	681b      	ldr	r3, [r3, #0]
 8015972:	430a      	orrs	r2, r1
 8015974:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8015976:	687b      	ldr	r3, [r7, #4]
 8015978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801597a:	f003 0320 	and.w	r3, r3, #32
 801597e:	2b00      	cmp	r3, #0
 8015980:	d00a      	beq.n	8015998 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8015982:	687b      	ldr	r3, [r7, #4]
 8015984:	681b      	ldr	r3, [r3, #0]
 8015986:	689b      	ldr	r3, [r3, #8]
 8015988:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801598c:	687b      	ldr	r3, [r7, #4]
 801598e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	681b      	ldr	r3, [r3, #0]
 8015994:	430a      	orrs	r2, r1
 8015996:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801599c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80159a0:	2b00      	cmp	r3, #0
 80159a2:	d01a      	beq.n	80159da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80159a4:	687b      	ldr	r3, [r7, #4]
 80159a6:	681b      	ldr	r3, [r3, #0]
 80159a8:	685b      	ldr	r3, [r3, #4]
 80159aa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80159ae:	687b      	ldr	r3, [r7, #4]
 80159b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80159b2:	687b      	ldr	r3, [r7, #4]
 80159b4:	681b      	ldr	r3, [r3, #0]
 80159b6:	430a      	orrs	r2, r1
 80159b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80159ba:	687b      	ldr	r3, [r7, #4]
 80159bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80159be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80159c2:	d10a      	bne.n	80159da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80159c4:	687b      	ldr	r3, [r7, #4]
 80159c6:	681b      	ldr	r3, [r3, #0]
 80159c8:	685b      	ldr	r3, [r3, #4]
 80159ca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80159ce:	687b      	ldr	r3, [r7, #4]
 80159d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80159d2:	687b      	ldr	r3, [r7, #4]
 80159d4:	681b      	ldr	r3, [r3, #0]
 80159d6:	430a      	orrs	r2, r1
 80159d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80159da:	687b      	ldr	r3, [r7, #4]
 80159dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80159de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80159e2:	2b00      	cmp	r3, #0
 80159e4:	d00a      	beq.n	80159fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80159e6:	687b      	ldr	r3, [r7, #4]
 80159e8:	681b      	ldr	r3, [r3, #0]
 80159ea:	685b      	ldr	r3, [r3, #4]
 80159ec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80159f0:	687b      	ldr	r3, [r7, #4]
 80159f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80159f4:	687b      	ldr	r3, [r7, #4]
 80159f6:	681b      	ldr	r3, [r3, #0]
 80159f8:	430a      	orrs	r2, r1
 80159fa:	605a      	str	r2, [r3, #4]
  }
}
 80159fc:	bf00      	nop
 80159fe:	370c      	adds	r7, #12
 8015a00:	46bd      	mov	sp, r7
 8015a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a06:	4770      	bx	lr

08015a08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8015a08:	b580      	push	{r7, lr}
 8015a0a:	b098      	sub	sp, #96	@ 0x60
 8015a0c:	af02      	add	r7, sp, #8
 8015a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015a10:	687b      	ldr	r3, [r7, #4]
 8015a12:	2200      	movs	r2, #0
 8015a14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8015a18:	f7f5 fcfe 	bl	800b418 <HAL_GetTick>
 8015a1c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8015a1e:	687b      	ldr	r3, [r7, #4]
 8015a20:	681b      	ldr	r3, [r3, #0]
 8015a22:	681b      	ldr	r3, [r3, #0]
 8015a24:	f003 0308 	and.w	r3, r3, #8
 8015a28:	2b08      	cmp	r3, #8
 8015a2a:	d12e      	bne.n	8015a8a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8015a2c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8015a30:	9300      	str	r3, [sp, #0]
 8015a32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015a34:	2200      	movs	r2, #0
 8015a36:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8015a3a:	6878      	ldr	r0, [r7, #4]
 8015a3c:	f000 f88c 	bl	8015b58 <UART_WaitOnFlagUntilTimeout>
 8015a40:	4603      	mov	r3, r0
 8015a42:	2b00      	cmp	r3, #0
 8015a44:	d021      	beq.n	8015a8a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8015a46:	687b      	ldr	r3, [r7, #4]
 8015a48:	681b      	ldr	r3, [r3, #0]
 8015a4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a4e:	e853 3f00 	ldrex	r3, [r3]
 8015a52:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8015a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015a56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8015a5a:	653b      	str	r3, [r7, #80]	@ 0x50
 8015a5c:	687b      	ldr	r3, [r7, #4]
 8015a5e:	681b      	ldr	r3, [r3, #0]
 8015a60:	461a      	mov	r2, r3
 8015a62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015a64:	647b      	str	r3, [r7, #68]	@ 0x44
 8015a66:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015a68:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8015a6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8015a6c:	e841 2300 	strex	r3, r2, [r1]
 8015a70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8015a72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015a74:	2b00      	cmp	r3, #0
 8015a76:	d1e6      	bne.n	8015a46 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	2220      	movs	r2, #32
 8015a7c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8015a7e:	687b      	ldr	r3, [r7, #4]
 8015a80:	2200      	movs	r2, #0
 8015a82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015a86:	2303      	movs	r3, #3
 8015a88:	e062      	b.n	8015b50 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8015a8a:	687b      	ldr	r3, [r7, #4]
 8015a8c:	681b      	ldr	r3, [r3, #0]
 8015a8e:	681b      	ldr	r3, [r3, #0]
 8015a90:	f003 0304 	and.w	r3, r3, #4
 8015a94:	2b04      	cmp	r3, #4
 8015a96:	d149      	bne.n	8015b2c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8015a98:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8015a9c:	9300      	str	r3, [sp, #0]
 8015a9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015aa0:	2200      	movs	r2, #0
 8015aa2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8015aa6:	6878      	ldr	r0, [r7, #4]
 8015aa8:	f000 f856 	bl	8015b58 <UART_WaitOnFlagUntilTimeout>
 8015aac:	4603      	mov	r3, r0
 8015aae:	2b00      	cmp	r3, #0
 8015ab0:	d03c      	beq.n	8015b2c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8015ab2:	687b      	ldr	r3, [r7, #4]
 8015ab4:	681b      	ldr	r3, [r3, #0]
 8015ab6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015aba:	e853 3f00 	ldrex	r3, [r3]
 8015abe:	623b      	str	r3, [r7, #32]
   return(result);
 8015ac0:	6a3b      	ldr	r3, [r7, #32]
 8015ac2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8015ac6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015ac8:	687b      	ldr	r3, [r7, #4]
 8015aca:	681b      	ldr	r3, [r3, #0]
 8015acc:	461a      	mov	r2, r3
 8015ace:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015ad0:	633b      	str	r3, [r7, #48]	@ 0x30
 8015ad2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015ad4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015ad6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015ad8:	e841 2300 	strex	r3, r2, [r1]
 8015adc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8015ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ae0:	2b00      	cmp	r3, #0
 8015ae2:	d1e6      	bne.n	8015ab2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015ae4:	687b      	ldr	r3, [r7, #4]
 8015ae6:	681b      	ldr	r3, [r3, #0]
 8015ae8:	3308      	adds	r3, #8
 8015aea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015aec:	693b      	ldr	r3, [r7, #16]
 8015aee:	e853 3f00 	ldrex	r3, [r3]
 8015af2:	60fb      	str	r3, [r7, #12]
   return(result);
 8015af4:	68fb      	ldr	r3, [r7, #12]
 8015af6:	f023 0301 	bic.w	r3, r3, #1
 8015afa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8015afc:	687b      	ldr	r3, [r7, #4]
 8015afe:	681b      	ldr	r3, [r3, #0]
 8015b00:	3308      	adds	r3, #8
 8015b02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015b04:	61fa      	str	r2, [r7, #28]
 8015b06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015b08:	69b9      	ldr	r1, [r7, #24]
 8015b0a:	69fa      	ldr	r2, [r7, #28]
 8015b0c:	e841 2300 	strex	r3, r2, [r1]
 8015b10:	617b      	str	r3, [r7, #20]
   return(result);
 8015b12:	697b      	ldr	r3, [r7, #20]
 8015b14:	2b00      	cmp	r3, #0
 8015b16:	d1e5      	bne.n	8015ae4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8015b18:	687b      	ldr	r3, [r7, #4]
 8015b1a:	2220      	movs	r2, #32
 8015b1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8015b20:	687b      	ldr	r3, [r7, #4]
 8015b22:	2200      	movs	r2, #0
 8015b24:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015b28:	2303      	movs	r3, #3
 8015b2a:	e011      	b.n	8015b50 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8015b2c:	687b      	ldr	r3, [r7, #4]
 8015b2e:	2220      	movs	r2, #32
 8015b30:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8015b32:	687b      	ldr	r3, [r7, #4]
 8015b34:	2220      	movs	r2, #32
 8015b36:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015b3a:	687b      	ldr	r3, [r7, #4]
 8015b3c:	2200      	movs	r2, #0
 8015b3e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015b40:	687b      	ldr	r3, [r7, #4]
 8015b42:	2200      	movs	r2, #0
 8015b44:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8015b46:	687b      	ldr	r3, [r7, #4]
 8015b48:	2200      	movs	r2, #0
 8015b4a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8015b4e:	2300      	movs	r3, #0
}
 8015b50:	4618      	mov	r0, r3
 8015b52:	3758      	adds	r7, #88	@ 0x58
 8015b54:	46bd      	mov	sp, r7
 8015b56:	bd80      	pop	{r7, pc}

08015b58 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8015b58:	b580      	push	{r7, lr}
 8015b5a:	b084      	sub	sp, #16
 8015b5c:	af00      	add	r7, sp, #0
 8015b5e:	60f8      	str	r0, [r7, #12]
 8015b60:	60b9      	str	r1, [r7, #8]
 8015b62:	603b      	str	r3, [r7, #0]
 8015b64:	4613      	mov	r3, r2
 8015b66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8015b68:	e04f      	b.n	8015c0a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8015b6a:	69bb      	ldr	r3, [r7, #24]
 8015b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015b70:	d04b      	beq.n	8015c0a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8015b72:	f7f5 fc51 	bl	800b418 <HAL_GetTick>
 8015b76:	4602      	mov	r2, r0
 8015b78:	683b      	ldr	r3, [r7, #0]
 8015b7a:	1ad3      	subs	r3, r2, r3
 8015b7c:	69ba      	ldr	r2, [r7, #24]
 8015b7e:	429a      	cmp	r2, r3
 8015b80:	d302      	bcc.n	8015b88 <UART_WaitOnFlagUntilTimeout+0x30>
 8015b82:	69bb      	ldr	r3, [r7, #24]
 8015b84:	2b00      	cmp	r3, #0
 8015b86:	d101      	bne.n	8015b8c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8015b88:	2303      	movs	r3, #3
 8015b8a:	e04e      	b.n	8015c2a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8015b8c:	68fb      	ldr	r3, [r7, #12]
 8015b8e:	681b      	ldr	r3, [r3, #0]
 8015b90:	681b      	ldr	r3, [r3, #0]
 8015b92:	f003 0304 	and.w	r3, r3, #4
 8015b96:	2b00      	cmp	r3, #0
 8015b98:	d037      	beq.n	8015c0a <UART_WaitOnFlagUntilTimeout+0xb2>
 8015b9a:	68bb      	ldr	r3, [r7, #8]
 8015b9c:	2b80      	cmp	r3, #128	@ 0x80
 8015b9e:	d034      	beq.n	8015c0a <UART_WaitOnFlagUntilTimeout+0xb2>
 8015ba0:	68bb      	ldr	r3, [r7, #8]
 8015ba2:	2b40      	cmp	r3, #64	@ 0x40
 8015ba4:	d031      	beq.n	8015c0a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8015ba6:	68fb      	ldr	r3, [r7, #12]
 8015ba8:	681b      	ldr	r3, [r3, #0]
 8015baa:	69db      	ldr	r3, [r3, #28]
 8015bac:	f003 0308 	and.w	r3, r3, #8
 8015bb0:	2b08      	cmp	r3, #8
 8015bb2:	d110      	bne.n	8015bd6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8015bb4:	68fb      	ldr	r3, [r7, #12]
 8015bb6:	681b      	ldr	r3, [r3, #0]
 8015bb8:	2208      	movs	r2, #8
 8015bba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8015bbc:	68f8      	ldr	r0, [r7, #12]
 8015bbe:	f000 f8ff 	bl	8015dc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8015bc2:	68fb      	ldr	r3, [r7, #12]
 8015bc4:	2208      	movs	r2, #8
 8015bc6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8015bca:	68fb      	ldr	r3, [r7, #12]
 8015bcc:	2200      	movs	r2, #0
 8015bce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8015bd2:	2301      	movs	r3, #1
 8015bd4:	e029      	b.n	8015c2a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8015bd6:	68fb      	ldr	r3, [r7, #12]
 8015bd8:	681b      	ldr	r3, [r3, #0]
 8015bda:	69db      	ldr	r3, [r3, #28]
 8015bdc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8015be0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8015be4:	d111      	bne.n	8015c0a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8015be6:	68fb      	ldr	r3, [r7, #12]
 8015be8:	681b      	ldr	r3, [r3, #0]
 8015bea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8015bee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8015bf0:	68f8      	ldr	r0, [r7, #12]
 8015bf2:	f000 f8e5 	bl	8015dc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8015bf6:	68fb      	ldr	r3, [r7, #12]
 8015bf8:	2220      	movs	r2, #32
 8015bfa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8015bfe:	68fb      	ldr	r3, [r7, #12]
 8015c00:	2200      	movs	r2, #0
 8015c02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8015c06:	2303      	movs	r3, #3
 8015c08:	e00f      	b.n	8015c2a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8015c0a:	68fb      	ldr	r3, [r7, #12]
 8015c0c:	681b      	ldr	r3, [r3, #0]
 8015c0e:	69da      	ldr	r2, [r3, #28]
 8015c10:	68bb      	ldr	r3, [r7, #8]
 8015c12:	4013      	ands	r3, r2
 8015c14:	68ba      	ldr	r2, [r7, #8]
 8015c16:	429a      	cmp	r2, r3
 8015c18:	bf0c      	ite	eq
 8015c1a:	2301      	moveq	r3, #1
 8015c1c:	2300      	movne	r3, #0
 8015c1e:	b2db      	uxtb	r3, r3
 8015c20:	461a      	mov	r2, r3
 8015c22:	79fb      	ldrb	r3, [r7, #7]
 8015c24:	429a      	cmp	r2, r3
 8015c26:	d0a0      	beq.n	8015b6a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8015c28:	2300      	movs	r3, #0
}
 8015c2a:	4618      	mov	r0, r3
 8015c2c:	3710      	adds	r7, #16
 8015c2e:	46bd      	mov	sp, r7
 8015c30:	bd80      	pop	{r7, pc}
	...

08015c34 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8015c34:	b580      	push	{r7, lr}
 8015c36:	b096      	sub	sp, #88	@ 0x58
 8015c38:	af00      	add	r7, sp, #0
 8015c3a:	60f8      	str	r0, [r7, #12]
 8015c3c:	60b9      	str	r1, [r7, #8]
 8015c3e:	4613      	mov	r3, r2
 8015c40:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8015c42:	68fb      	ldr	r3, [r7, #12]
 8015c44:	68ba      	ldr	r2, [r7, #8]
 8015c46:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8015c48:	68fb      	ldr	r3, [r7, #12]
 8015c4a:	88fa      	ldrh	r2, [r7, #6]
 8015c4c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015c50:	68fb      	ldr	r3, [r7, #12]
 8015c52:	2200      	movs	r2, #0
 8015c54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8015c58:	68fb      	ldr	r3, [r7, #12]
 8015c5a:	2222      	movs	r2, #34	@ 0x22
 8015c5c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8015c60:	68fb      	ldr	r3, [r7, #12]
 8015c62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015c64:	2b00      	cmp	r3, #0
 8015c66:	d028      	beq.n	8015cba <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8015c68:	68fb      	ldr	r3, [r7, #12]
 8015c6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015c6c:	4a3e      	ldr	r2, [pc, #248]	@ (8015d68 <UART_Start_Receive_DMA+0x134>)
 8015c6e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8015c70:	68fb      	ldr	r3, [r7, #12]
 8015c72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015c74:	4a3d      	ldr	r2, [pc, #244]	@ (8015d6c <UART_Start_Receive_DMA+0x138>)
 8015c76:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8015c78:	68fb      	ldr	r3, [r7, #12]
 8015c7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015c7c:	4a3c      	ldr	r2, [pc, #240]	@ (8015d70 <UART_Start_Receive_DMA+0x13c>)
 8015c7e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8015c80:	68fb      	ldr	r3, [r7, #12]
 8015c82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015c84:	2200      	movs	r2, #0
 8015c86:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8015c88:	68fb      	ldr	r3, [r7, #12]
 8015c8a:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8015c8c:	68fb      	ldr	r3, [r7, #12]
 8015c8e:	681b      	ldr	r3, [r3, #0]
 8015c90:	3324      	adds	r3, #36	@ 0x24
 8015c92:	4619      	mov	r1, r3
 8015c94:	68fb      	ldr	r3, [r7, #12]
 8015c96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015c98:	461a      	mov	r2, r3
 8015c9a:	88fb      	ldrh	r3, [r7, #6]
 8015c9c:	f7f7 fba2 	bl	800d3e4 <HAL_DMA_Start_IT>
 8015ca0:	4603      	mov	r3, r0
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	d009      	beq.n	8015cba <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8015ca6:	68fb      	ldr	r3, [r7, #12]
 8015ca8:	2210      	movs	r2, #16
 8015caa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8015cae:	68fb      	ldr	r3, [r7, #12]
 8015cb0:	2220      	movs	r2, #32
 8015cb2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8015cb6:	2301      	movs	r3, #1
 8015cb8:	e051      	b.n	8015d5e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8015cba:	68fb      	ldr	r3, [r7, #12]
 8015cbc:	691b      	ldr	r3, [r3, #16]
 8015cbe:	2b00      	cmp	r3, #0
 8015cc0:	d018      	beq.n	8015cf4 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015cc2:	68fb      	ldr	r3, [r7, #12]
 8015cc4:	681b      	ldr	r3, [r3, #0]
 8015cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015cc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015cca:	e853 3f00 	ldrex	r3, [r3]
 8015cce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8015cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015cd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015cd6:	657b      	str	r3, [r7, #84]	@ 0x54
 8015cd8:	68fb      	ldr	r3, [r7, #12]
 8015cda:	681b      	ldr	r3, [r3, #0]
 8015cdc:	461a      	mov	r2, r3
 8015cde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015ce0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8015ce2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015ce4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8015ce6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015ce8:	e841 2300 	strex	r3, r2, [r1]
 8015cec:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8015cee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015cf0:	2b00      	cmp	r3, #0
 8015cf2:	d1e6      	bne.n	8015cc2 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015cf4:	68fb      	ldr	r3, [r7, #12]
 8015cf6:	681b      	ldr	r3, [r3, #0]
 8015cf8:	3308      	adds	r3, #8
 8015cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015cfe:	e853 3f00 	ldrex	r3, [r3]
 8015d02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8015d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015d06:	f043 0301 	orr.w	r3, r3, #1
 8015d0a:	653b      	str	r3, [r7, #80]	@ 0x50
 8015d0c:	68fb      	ldr	r3, [r7, #12]
 8015d0e:	681b      	ldr	r3, [r3, #0]
 8015d10:	3308      	adds	r3, #8
 8015d12:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8015d14:	637a      	str	r2, [r7, #52]	@ 0x34
 8015d16:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015d18:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8015d1a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015d1c:	e841 2300 	strex	r3, r2, [r1]
 8015d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8015d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015d24:	2b00      	cmp	r3, #0
 8015d26:	d1e5      	bne.n	8015cf4 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8015d28:	68fb      	ldr	r3, [r7, #12]
 8015d2a:	681b      	ldr	r3, [r3, #0]
 8015d2c:	3308      	adds	r3, #8
 8015d2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015d30:	697b      	ldr	r3, [r7, #20]
 8015d32:	e853 3f00 	ldrex	r3, [r3]
 8015d36:	613b      	str	r3, [r7, #16]
   return(result);
 8015d38:	693b      	ldr	r3, [r7, #16]
 8015d3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015d3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015d40:	68fb      	ldr	r3, [r7, #12]
 8015d42:	681b      	ldr	r3, [r3, #0]
 8015d44:	3308      	adds	r3, #8
 8015d46:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8015d48:	623a      	str	r2, [r7, #32]
 8015d4a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015d4c:	69f9      	ldr	r1, [r7, #28]
 8015d4e:	6a3a      	ldr	r2, [r7, #32]
 8015d50:	e841 2300 	strex	r3, r2, [r1]
 8015d54:	61bb      	str	r3, [r7, #24]
   return(result);
 8015d56:	69bb      	ldr	r3, [r7, #24]
 8015d58:	2b00      	cmp	r3, #0
 8015d5a:	d1e5      	bne.n	8015d28 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8015d5c:	2300      	movs	r3, #0
}
 8015d5e:	4618      	mov	r0, r3
 8015d60:	3758      	adds	r7, #88	@ 0x58
 8015d62:	46bd      	mov	sp, r7
 8015d64:	bd80      	pop	{r7, pc}
 8015d66:	bf00      	nop
 8015d68:	08015f3f 	.word	0x08015f3f
 8015d6c:	0801606b 	.word	0x0801606b
 8015d70:	080160a9 	.word	0x080160a9

08015d74 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8015d74:	b480      	push	{r7}
 8015d76:	b089      	sub	sp, #36	@ 0x24
 8015d78:	af00      	add	r7, sp, #0
 8015d7a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8015d7c:	687b      	ldr	r3, [r7, #4]
 8015d7e:	681b      	ldr	r3, [r3, #0]
 8015d80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015d82:	68fb      	ldr	r3, [r7, #12]
 8015d84:	e853 3f00 	ldrex	r3, [r3]
 8015d88:	60bb      	str	r3, [r7, #8]
   return(result);
 8015d8a:	68bb      	ldr	r3, [r7, #8]
 8015d8c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8015d90:	61fb      	str	r3, [r7, #28]
 8015d92:	687b      	ldr	r3, [r7, #4]
 8015d94:	681b      	ldr	r3, [r3, #0]
 8015d96:	461a      	mov	r2, r3
 8015d98:	69fb      	ldr	r3, [r7, #28]
 8015d9a:	61bb      	str	r3, [r7, #24]
 8015d9c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015d9e:	6979      	ldr	r1, [r7, #20]
 8015da0:	69ba      	ldr	r2, [r7, #24]
 8015da2:	e841 2300 	strex	r3, r2, [r1]
 8015da6:	613b      	str	r3, [r7, #16]
   return(result);
 8015da8:	693b      	ldr	r3, [r7, #16]
 8015daa:	2b00      	cmp	r3, #0
 8015dac:	d1e6      	bne.n	8015d7c <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8015dae:	687b      	ldr	r3, [r7, #4]
 8015db0:	2220      	movs	r2, #32
 8015db2:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8015db4:	bf00      	nop
 8015db6:	3724      	adds	r7, #36	@ 0x24
 8015db8:	46bd      	mov	sp, r7
 8015dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dbe:	4770      	bx	lr

08015dc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8015dc0:	b480      	push	{r7}
 8015dc2:	b095      	sub	sp, #84	@ 0x54
 8015dc4:	af00      	add	r7, sp, #0
 8015dc6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	681b      	ldr	r3, [r3, #0]
 8015dcc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015dce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015dd0:	e853 3f00 	ldrex	r3, [r3]
 8015dd4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8015dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015dd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8015ddc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015dde:	687b      	ldr	r3, [r7, #4]
 8015de0:	681b      	ldr	r3, [r3, #0]
 8015de2:	461a      	mov	r2, r3
 8015de4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015de6:	643b      	str	r3, [r7, #64]	@ 0x40
 8015de8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015dea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015dec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8015dee:	e841 2300 	strex	r3, r2, [r1]
 8015df2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8015df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015df6:	2b00      	cmp	r3, #0
 8015df8:	d1e6      	bne.n	8015dc8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	681b      	ldr	r3, [r3, #0]
 8015dfe:	3308      	adds	r3, #8
 8015e00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015e02:	6a3b      	ldr	r3, [r7, #32]
 8015e04:	e853 3f00 	ldrex	r3, [r3]
 8015e08:	61fb      	str	r3, [r7, #28]
   return(result);
 8015e0a:	69fb      	ldr	r3, [r7, #28]
 8015e0c:	f023 0301 	bic.w	r3, r3, #1
 8015e10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	681b      	ldr	r3, [r3, #0]
 8015e16:	3308      	adds	r3, #8
 8015e18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015e1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8015e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015e1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8015e20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015e22:	e841 2300 	strex	r3, r2, [r1]
 8015e26:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8015e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e2a:	2b00      	cmp	r3, #0
 8015e2c:	d1e5      	bne.n	8015dfa <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015e2e:	687b      	ldr	r3, [r7, #4]
 8015e30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015e32:	2b01      	cmp	r3, #1
 8015e34:	d118      	bne.n	8015e68 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015e36:	687b      	ldr	r3, [r7, #4]
 8015e38:	681b      	ldr	r3, [r3, #0]
 8015e3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015e3c:	68fb      	ldr	r3, [r7, #12]
 8015e3e:	e853 3f00 	ldrex	r3, [r3]
 8015e42:	60bb      	str	r3, [r7, #8]
   return(result);
 8015e44:	68bb      	ldr	r3, [r7, #8]
 8015e46:	f023 0310 	bic.w	r3, r3, #16
 8015e4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	681b      	ldr	r3, [r3, #0]
 8015e50:	461a      	mov	r2, r3
 8015e52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015e54:	61bb      	str	r3, [r7, #24]
 8015e56:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015e58:	6979      	ldr	r1, [r7, #20]
 8015e5a:	69ba      	ldr	r2, [r7, #24]
 8015e5c:	e841 2300 	strex	r3, r2, [r1]
 8015e60:	613b      	str	r3, [r7, #16]
   return(result);
 8015e62:	693b      	ldr	r3, [r7, #16]
 8015e64:	2b00      	cmp	r3, #0
 8015e66:	d1e6      	bne.n	8015e36 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8015e68:	687b      	ldr	r3, [r7, #4]
 8015e6a:	2220      	movs	r2, #32
 8015e6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015e70:	687b      	ldr	r3, [r7, #4]
 8015e72:	2200      	movs	r2, #0
 8015e74:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8015e76:	687b      	ldr	r3, [r7, #4]
 8015e78:	2200      	movs	r2, #0
 8015e7a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8015e7c:	bf00      	nop
 8015e7e:	3754      	adds	r7, #84	@ 0x54
 8015e80:	46bd      	mov	sp, r7
 8015e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e86:	4770      	bx	lr

08015e88 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8015e88:	b580      	push	{r7, lr}
 8015e8a:	b090      	sub	sp, #64	@ 0x40
 8015e8c:	af00      	add	r7, sp, #0
 8015e8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015e94:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8015e96:	687b      	ldr	r3, [r7, #4]
 8015e98:	681b      	ldr	r3, [r3, #0]
 8015e9a:	681b      	ldr	r3, [r3, #0]
 8015e9c:	f003 0320 	and.w	r3, r3, #32
 8015ea0:	2b00      	cmp	r3, #0
 8015ea2:	d137      	bne.n	8015f14 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8015ea4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015ea6:	2200      	movs	r2, #0
 8015ea8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8015eac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015eae:	681b      	ldr	r3, [r3, #0]
 8015eb0:	3308      	adds	r3, #8
 8015eb2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015eb6:	e853 3f00 	ldrex	r3, [r3]
 8015eba:	623b      	str	r3, [r7, #32]
   return(result);
 8015ebc:	6a3b      	ldr	r3, [r7, #32]
 8015ebe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8015ec2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8015ec4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015ec6:	681b      	ldr	r3, [r3, #0]
 8015ec8:	3308      	adds	r3, #8
 8015eca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015ecc:	633a      	str	r2, [r7, #48]	@ 0x30
 8015ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015ed0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015ed2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015ed4:	e841 2300 	strex	r3, r2, [r1]
 8015ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8015eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015edc:	2b00      	cmp	r3, #0
 8015ede:	d1e5      	bne.n	8015eac <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8015ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015ee2:	681b      	ldr	r3, [r3, #0]
 8015ee4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015ee6:	693b      	ldr	r3, [r7, #16]
 8015ee8:	e853 3f00 	ldrex	r3, [r3]
 8015eec:	60fb      	str	r3, [r7, #12]
   return(result);
 8015eee:	68fb      	ldr	r3, [r7, #12]
 8015ef0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015ef4:	637b      	str	r3, [r7, #52]	@ 0x34
 8015ef6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015ef8:	681b      	ldr	r3, [r3, #0]
 8015efa:	461a      	mov	r2, r3
 8015efc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015efe:	61fb      	str	r3, [r7, #28]
 8015f00:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015f02:	69b9      	ldr	r1, [r7, #24]
 8015f04:	69fa      	ldr	r2, [r7, #28]
 8015f06:	e841 2300 	strex	r3, r2, [r1]
 8015f0a:	617b      	str	r3, [r7, #20]
   return(result);
 8015f0c:	697b      	ldr	r3, [r7, #20]
 8015f0e:	2b00      	cmp	r3, #0
 8015f10:	d1e6      	bne.n	8015ee0 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8015f12:	e002      	b.n	8015f1a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8015f14:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8015f16:	f7ec fe11 	bl	8002b3c <HAL_UART_TxCpltCallback>
}
 8015f1a:	bf00      	nop
 8015f1c:	3740      	adds	r7, #64	@ 0x40
 8015f1e:	46bd      	mov	sp, r7
 8015f20:	bd80      	pop	{r7, pc}

08015f22 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8015f22:	b580      	push	{r7, lr}
 8015f24:	b084      	sub	sp, #16
 8015f26:	af00      	add	r7, sp, #0
 8015f28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8015f2a:	687b      	ldr	r3, [r7, #4]
 8015f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015f2e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8015f30:	68f8      	ldr	r0, [r7, #12]
 8015f32:	f7ff f9f1 	bl	8015318 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8015f36:	bf00      	nop
 8015f38:	3710      	adds	r7, #16
 8015f3a:	46bd      	mov	sp, r7
 8015f3c:	bd80      	pop	{r7, pc}

08015f3e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8015f3e:	b580      	push	{r7, lr}
 8015f40:	b09c      	sub	sp, #112	@ 0x70
 8015f42:	af00      	add	r7, sp, #0
 8015f44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8015f46:	687b      	ldr	r3, [r7, #4]
 8015f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015f4a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8015f4c:	687b      	ldr	r3, [r7, #4]
 8015f4e:	681b      	ldr	r3, [r3, #0]
 8015f50:	681b      	ldr	r3, [r3, #0]
 8015f52:	f003 0320 	and.w	r3, r3, #32
 8015f56:	2b00      	cmp	r3, #0
 8015f58:	d171      	bne.n	801603e <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8015f5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015f5c:	2200      	movs	r2, #0
 8015f5e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015f62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015f64:	681b      	ldr	r3, [r3, #0]
 8015f66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015f68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015f6a:	e853 3f00 	ldrex	r3, [r3]
 8015f6e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8015f70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015f72:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8015f76:	66bb      	str	r3, [r7, #104]	@ 0x68
 8015f78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015f7a:	681b      	ldr	r3, [r3, #0]
 8015f7c:	461a      	mov	r2, r3
 8015f7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015f80:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015f82:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015f84:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8015f86:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8015f88:	e841 2300 	strex	r3, r2, [r1]
 8015f8c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8015f8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015f90:	2b00      	cmp	r3, #0
 8015f92:	d1e6      	bne.n	8015f62 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015f94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015f96:	681b      	ldr	r3, [r3, #0]
 8015f98:	3308      	adds	r3, #8
 8015f9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f9e:	e853 3f00 	ldrex	r3, [r3]
 8015fa2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8015fa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015fa6:	f023 0301 	bic.w	r3, r3, #1
 8015faa:	667b      	str	r3, [r7, #100]	@ 0x64
 8015fac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015fae:	681b      	ldr	r3, [r3, #0]
 8015fb0:	3308      	adds	r3, #8
 8015fb2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8015fb4:	647a      	str	r2, [r7, #68]	@ 0x44
 8015fb6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015fb8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8015fba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8015fbc:	e841 2300 	strex	r3, r2, [r1]
 8015fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8015fc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015fc4:	2b00      	cmp	r3, #0
 8015fc6:	d1e5      	bne.n	8015f94 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8015fc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015fca:	681b      	ldr	r3, [r3, #0]
 8015fcc:	3308      	adds	r3, #8
 8015fce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fd2:	e853 3f00 	ldrex	r3, [r3]
 8015fd6:	623b      	str	r3, [r7, #32]
   return(result);
 8015fd8:	6a3b      	ldr	r3, [r7, #32]
 8015fda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8015fde:	663b      	str	r3, [r7, #96]	@ 0x60
 8015fe0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015fe2:	681b      	ldr	r3, [r3, #0]
 8015fe4:	3308      	adds	r3, #8
 8015fe6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8015fe8:	633a      	str	r2, [r7, #48]	@ 0x30
 8015fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015fec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015fee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015ff0:	e841 2300 	strex	r3, r2, [r1]
 8015ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8015ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ff8:	2b00      	cmp	r3, #0
 8015ffa:	d1e5      	bne.n	8015fc8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8015ffc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015ffe:	2220      	movs	r2, #32
 8016000:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016004:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016006:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8016008:	2b01      	cmp	r3, #1
 801600a:	d118      	bne.n	801603e <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801600c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801600e:	681b      	ldr	r3, [r3, #0]
 8016010:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016012:	693b      	ldr	r3, [r7, #16]
 8016014:	e853 3f00 	ldrex	r3, [r3]
 8016018:	60fb      	str	r3, [r7, #12]
   return(result);
 801601a:	68fb      	ldr	r3, [r7, #12]
 801601c:	f023 0310 	bic.w	r3, r3, #16
 8016020:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016022:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016024:	681b      	ldr	r3, [r3, #0]
 8016026:	461a      	mov	r2, r3
 8016028:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801602a:	61fb      	str	r3, [r7, #28]
 801602c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801602e:	69b9      	ldr	r1, [r7, #24]
 8016030:	69fa      	ldr	r2, [r7, #28]
 8016032:	e841 2300 	strex	r3, r2, [r1]
 8016036:	617b      	str	r3, [r7, #20]
   return(result);
 8016038:	697b      	ldr	r3, [r7, #20]
 801603a:	2b00      	cmp	r3, #0
 801603c:	d1e6      	bne.n	801600c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801603e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016040:	2200      	movs	r2, #0
 8016042:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016044:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016046:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8016048:	2b01      	cmp	r3, #1
 801604a:	d107      	bne.n	801605c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801604c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801604e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8016052:	4619      	mov	r1, r3
 8016054:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8016056:	f7ec fcd3 	bl	8002a00 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801605a:	e002      	b.n	8016062 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 801605c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801605e:	f7ec fd63 	bl	8002b28 <HAL_UART_RxCpltCallback>
}
 8016062:	bf00      	nop
 8016064:	3770      	adds	r7, #112	@ 0x70
 8016066:	46bd      	mov	sp, r7
 8016068:	bd80      	pop	{r7, pc}

0801606a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801606a:	b580      	push	{r7, lr}
 801606c:	b084      	sub	sp, #16
 801606e:	af00      	add	r7, sp, #0
 8016070:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8016072:	687b      	ldr	r3, [r7, #4]
 8016074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016076:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8016078:	68fb      	ldr	r3, [r7, #12]
 801607a:	2201      	movs	r2, #1
 801607c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801607e:	68fb      	ldr	r3, [r7, #12]
 8016080:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8016082:	2b01      	cmp	r3, #1
 8016084:	d109      	bne.n	801609a <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8016086:	68fb      	ldr	r3, [r7, #12]
 8016088:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 801608c:	085b      	lsrs	r3, r3, #1
 801608e:	b29b      	uxth	r3, r3
 8016090:	4619      	mov	r1, r3
 8016092:	68f8      	ldr	r0, [r7, #12]
 8016094:	f7ec fcb4 	bl	8002a00 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8016098:	e002      	b.n	80160a0 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 801609a:	68f8      	ldr	r0, [r7, #12]
 801609c:	f7ff f946 	bl	801532c <HAL_UART_RxHalfCpltCallback>
}
 80160a0:	bf00      	nop
 80160a2:	3710      	adds	r7, #16
 80160a4:	46bd      	mov	sp, r7
 80160a6:	bd80      	pop	{r7, pc}

080160a8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80160a8:	b580      	push	{r7, lr}
 80160aa:	b086      	sub	sp, #24
 80160ac:	af00      	add	r7, sp, #0
 80160ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80160b0:	687b      	ldr	r3, [r7, #4]
 80160b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80160b4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80160b6:	697b      	ldr	r3, [r7, #20]
 80160b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80160ba:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80160bc:	697b      	ldr	r3, [r7, #20]
 80160be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80160c2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80160c4:	697b      	ldr	r3, [r7, #20]
 80160c6:	681b      	ldr	r3, [r3, #0]
 80160c8:	689b      	ldr	r3, [r3, #8]
 80160ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80160ce:	2b80      	cmp	r3, #128	@ 0x80
 80160d0:	d109      	bne.n	80160e6 <UART_DMAError+0x3e>
 80160d2:	693b      	ldr	r3, [r7, #16]
 80160d4:	2b21      	cmp	r3, #33	@ 0x21
 80160d6:	d106      	bne.n	80160e6 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80160d8:	697b      	ldr	r3, [r7, #20]
 80160da:	2200      	movs	r2, #0
 80160dc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 80160e0:	6978      	ldr	r0, [r7, #20]
 80160e2:	f7ff fe47 	bl	8015d74 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80160e6:	697b      	ldr	r3, [r7, #20]
 80160e8:	681b      	ldr	r3, [r3, #0]
 80160ea:	689b      	ldr	r3, [r3, #8]
 80160ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80160f0:	2b40      	cmp	r3, #64	@ 0x40
 80160f2:	d109      	bne.n	8016108 <UART_DMAError+0x60>
 80160f4:	68fb      	ldr	r3, [r7, #12]
 80160f6:	2b22      	cmp	r3, #34	@ 0x22
 80160f8:	d106      	bne.n	8016108 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80160fa:	697b      	ldr	r3, [r7, #20]
 80160fc:	2200      	movs	r2, #0
 80160fe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8016102:	6978      	ldr	r0, [r7, #20]
 8016104:	f7ff fe5c 	bl	8015dc0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8016108:	697b      	ldr	r3, [r7, #20]
 801610a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801610e:	f043 0210 	orr.w	r2, r3, #16
 8016112:	697b      	ldr	r3, [r7, #20]
 8016114:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8016118:	6978      	ldr	r0, [r7, #20]
 801611a:	f7ff f911 	bl	8015340 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801611e:	bf00      	nop
 8016120:	3718      	adds	r7, #24
 8016122:	46bd      	mov	sp, r7
 8016124:	bd80      	pop	{r7, pc}

08016126 <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 8016126:	b580      	push	{r7, lr}
 8016128:	b088      	sub	sp, #32
 801612a:	af00      	add	r7, sp, #0
 801612c:	60f8      	str	r0, [r7, #12]
 801612e:	60b9      	str	r1, [r7, #8]
 8016130:	603b      	str	r3, [r7, #0]
 8016132:	4613      	mov	r3, r2
 8016134:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8016136:	68fb      	ldr	r3, [r7, #12]
 8016138:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801613c:	2b20      	cmp	r3, #32
 801613e:	f040 80f0 	bne.w	8016322 <HAL_UARTEx_ReceiveToIdle+0x1fc>
  {
    if ((pData == NULL) || (Size == 0U))
 8016142:	68bb      	ldr	r3, [r7, #8]
 8016144:	2b00      	cmp	r3, #0
 8016146:	d002      	beq.n	801614e <HAL_UARTEx_ReceiveToIdle+0x28>
 8016148:	88fb      	ldrh	r3, [r7, #6]
 801614a:	2b00      	cmp	r3, #0
 801614c:	d101      	bne.n	8016152 <HAL_UARTEx_ReceiveToIdle+0x2c>
    {
      return  HAL_ERROR;
 801614e:	2301      	movs	r3, #1
 8016150:	e0e8      	b.n	8016324 <HAL_UARTEx_ReceiveToIdle+0x1fe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016152:	68fb      	ldr	r3, [r7, #12]
 8016154:	2200      	movs	r2, #0
 8016156:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 801615a:	68fb      	ldr	r3, [r7, #12]
 801615c:	2222      	movs	r2, #34	@ 0x22
 801615e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8016162:	68fb      	ldr	r3, [r7, #12]
 8016164:	2201      	movs	r2, #1
 8016166:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8016168:	68fb      	ldr	r3, [r7, #12]
 801616a:	2200      	movs	r2, #0
 801616c:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801616e:	f7f5 f953 	bl	800b418 <HAL_GetTick>
 8016172:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8016174:	68fb      	ldr	r3, [r7, #12]
 8016176:	88fa      	ldrh	r2, [r7, #6]
 8016178:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 801617c:	68fb      	ldr	r3, [r7, #12]
 801617e:	88fa      	ldrh	r2, [r7, #6]
 8016180:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8016184:	68fb      	ldr	r3, [r7, #12]
 8016186:	689b      	ldr	r3, [r3, #8]
 8016188:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801618c:	d10e      	bne.n	80161ac <HAL_UARTEx_ReceiveToIdle+0x86>
 801618e:	68fb      	ldr	r3, [r7, #12]
 8016190:	691b      	ldr	r3, [r3, #16]
 8016192:	2b00      	cmp	r3, #0
 8016194:	d105      	bne.n	80161a2 <HAL_UARTEx_ReceiveToIdle+0x7c>
 8016196:	68fb      	ldr	r3, [r7, #12]
 8016198:	f240 12ff 	movw	r2, #511	@ 0x1ff
 801619c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80161a0:	e02d      	b.n	80161fe <HAL_UARTEx_ReceiveToIdle+0xd8>
 80161a2:	68fb      	ldr	r3, [r7, #12]
 80161a4:	22ff      	movs	r2, #255	@ 0xff
 80161a6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80161aa:	e028      	b.n	80161fe <HAL_UARTEx_ReceiveToIdle+0xd8>
 80161ac:	68fb      	ldr	r3, [r7, #12]
 80161ae:	689b      	ldr	r3, [r3, #8]
 80161b0:	2b00      	cmp	r3, #0
 80161b2:	d10d      	bne.n	80161d0 <HAL_UARTEx_ReceiveToIdle+0xaa>
 80161b4:	68fb      	ldr	r3, [r7, #12]
 80161b6:	691b      	ldr	r3, [r3, #16]
 80161b8:	2b00      	cmp	r3, #0
 80161ba:	d104      	bne.n	80161c6 <HAL_UARTEx_ReceiveToIdle+0xa0>
 80161bc:	68fb      	ldr	r3, [r7, #12]
 80161be:	22ff      	movs	r2, #255	@ 0xff
 80161c0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80161c4:	e01b      	b.n	80161fe <HAL_UARTEx_ReceiveToIdle+0xd8>
 80161c6:	68fb      	ldr	r3, [r7, #12]
 80161c8:	227f      	movs	r2, #127	@ 0x7f
 80161ca:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80161ce:	e016      	b.n	80161fe <HAL_UARTEx_ReceiveToIdle+0xd8>
 80161d0:	68fb      	ldr	r3, [r7, #12]
 80161d2:	689b      	ldr	r3, [r3, #8]
 80161d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80161d8:	d10d      	bne.n	80161f6 <HAL_UARTEx_ReceiveToIdle+0xd0>
 80161da:	68fb      	ldr	r3, [r7, #12]
 80161dc:	691b      	ldr	r3, [r3, #16]
 80161de:	2b00      	cmp	r3, #0
 80161e0:	d104      	bne.n	80161ec <HAL_UARTEx_ReceiveToIdle+0xc6>
 80161e2:	68fb      	ldr	r3, [r7, #12]
 80161e4:	227f      	movs	r2, #127	@ 0x7f
 80161e6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80161ea:	e008      	b.n	80161fe <HAL_UARTEx_ReceiveToIdle+0xd8>
 80161ec:	68fb      	ldr	r3, [r7, #12]
 80161ee:	223f      	movs	r2, #63	@ 0x3f
 80161f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80161f4:	e003      	b.n	80161fe <HAL_UARTEx_ReceiveToIdle+0xd8>
 80161f6:	68fb      	ldr	r3, [r7, #12]
 80161f8:	2200      	movs	r2, #0
 80161fa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80161fe:	68fb      	ldr	r3, [r7, #12]
 8016200:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8016204:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8016206:	68fb      	ldr	r3, [r7, #12]
 8016208:	689b      	ldr	r3, [r3, #8]
 801620a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801620e:	d108      	bne.n	8016222 <HAL_UARTEx_ReceiveToIdle+0xfc>
 8016210:	68fb      	ldr	r3, [r7, #12]
 8016212:	691b      	ldr	r3, [r3, #16]
 8016214:	2b00      	cmp	r3, #0
 8016216:	d104      	bne.n	8016222 <HAL_UARTEx_ReceiveToIdle+0xfc>
    {
      pdata8bits  = NULL;
 8016218:	2300      	movs	r3, #0
 801621a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 801621c:	68bb      	ldr	r3, [r7, #8]
 801621e:	61bb      	str	r3, [r7, #24]
 8016220:	e003      	b.n	801622a <HAL_UARTEx_ReceiveToIdle+0x104>
    }
    else
    {
      pdata8bits  = pData;
 8016222:	68bb      	ldr	r3, [r7, #8]
 8016224:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8016226:	2300      	movs	r3, #0
 8016228:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
 801622a:	683b      	ldr	r3, [r7, #0]
 801622c:	2200      	movs	r2, #0
 801622e:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8016230:	e060      	b.n	80162f4 <HAL_UARTEx_ReceiveToIdle+0x1ce>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8016232:	68fb      	ldr	r3, [r7, #12]
 8016234:	681b      	ldr	r3, [r3, #0]
 8016236:	69db      	ldr	r3, [r3, #28]
 8016238:	f003 0310 	and.w	r3, r3, #16
 801623c:	2b10      	cmp	r3, #16
 801623e:	d110      	bne.n	8016262 <HAL_UARTEx_ReceiveToIdle+0x13c>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8016240:	68fb      	ldr	r3, [r7, #12]
 8016242:	681b      	ldr	r3, [r3, #0]
 8016244:	2210      	movs	r2, #16
 8016246:	621a      	str	r2, [r3, #32]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 8016248:	683b      	ldr	r3, [r7, #0]
 801624a:	881b      	ldrh	r3, [r3, #0]
 801624c:	2b00      	cmp	r3, #0
 801624e:	d008      	beq.n	8016262 <HAL_UARTEx_ReceiveToIdle+0x13c>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8016250:	68fb      	ldr	r3, [r7, #12]
 8016252:	2202      	movs	r2, #2
 8016254:	665a      	str	r2, [r3, #100]	@ 0x64
          huart->RxState = HAL_UART_STATE_READY;
 8016256:	68fb      	ldr	r3, [r7, #12]
 8016258:	2220      	movs	r2, #32
 801625a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

          return HAL_OK;
 801625e:	2300      	movs	r3, #0
 8016260:	e060      	b.n	8016324 <HAL_UARTEx_ReceiveToIdle+0x1fe>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 8016262:	68fb      	ldr	r3, [r7, #12]
 8016264:	681b      	ldr	r3, [r3, #0]
 8016266:	69db      	ldr	r3, [r3, #28]
 8016268:	f003 0320 	and.w	r3, r3, #32
 801626c:	2b20      	cmp	r3, #32
 801626e:	d12c      	bne.n	80162ca <HAL_UARTEx_ReceiveToIdle+0x1a4>
      {
        if (pdata8bits == NULL)
 8016270:	69fb      	ldr	r3, [r7, #28]
 8016272:	2b00      	cmp	r3, #0
 8016274:	d10c      	bne.n	8016290 <HAL_UARTEx_ReceiveToIdle+0x16a>
        {
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8016276:	68fb      	ldr	r3, [r7, #12]
 8016278:	681b      	ldr	r3, [r3, #0]
 801627a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801627c:	b29a      	uxth	r2, r3
 801627e:	8a7b      	ldrh	r3, [r7, #18]
 8016280:	4013      	ands	r3, r2
 8016282:	b29a      	uxth	r2, r3
 8016284:	69bb      	ldr	r3, [r7, #24]
 8016286:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 8016288:	69bb      	ldr	r3, [r7, #24]
 801628a:	3302      	adds	r3, #2
 801628c:	61bb      	str	r3, [r7, #24]
 801628e:	e00d      	b.n	80162ac <HAL_UARTEx_ReceiveToIdle+0x186>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8016290:	68fb      	ldr	r3, [r7, #12]
 8016292:	681b      	ldr	r3, [r3, #0]
 8016294:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8016296:	b29b      	uxth	r3, r3
 8016298:	b2da      	uxtb	r2, r3
 801629a:	8a7b      	ldrh	r3, [r7, #18]
 801629c:	b2db      	uxtb	r3, r3
 801629e:	4013      	ands	r3, r2
 80162a0:	b2da      	uxtb	r2, r3
 80162a2:	69fb      	ldr	r3, [r7, #28]
 80162a4:	701a      	strb	r2, [r3, #0]
          pdata8bits++;
 80162a6:	69fb      	ldr	r3, [r7, #28]
 80162a8:	3301      	adds	r3, #1
 80162aa:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 80162ac:	683b      	ldr	r3, [r7, #0]
 80162ae:	881b      	ldrh	r3, [r3, #0]
 80162b0:	3301      	adds	r3, #1
 80162b2:	b29a      	uxth	r2, r3
 80162b4:	683b      	ldr	r3, [r7, #0]
 80162b6:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 80162b8:	68fb      	ldr	r3, [r7, #12]
 80162ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80162be:	b29b      	uxth	r3, r3
 80162c0:	3b01      	subs	r3, #1
 80162c2:	b29a      	uxth	r2, r3
 80162c4:	68fb      	ldr	r3, [r7, #12]
 80162c6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80162ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80162cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80162d0:	d010      	beq.n	80162f4 <HAL_UARTEx_ReceiveToIdle+0x1ce>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80162d2:	f7f5 f8a1 	bl	800b418 <HAL_GetTick>
 80162d6:	4602      	mov	r2, r0
 80162d8:	697b      	ldr	r3, [r7, #20]
 80162da:	1ad3      	subs	r3, r2, r3
 80162dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80162de:	429a      	cmp	r2, r3
 80162e0:	d302      	bcc.n	80162e8 <HAL_UARTEx_ReceiveToIdle+0x1c2>
 80162e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80162e4:	2b00      	cmp	r3, #0
 80162e6:	d105      	bne.n	80162f4 <HAL_UARTEx_ReceiveToIdle+0x1ce>
        {
          huart->RxState = HAL_UART_STATE_READY;
 80162e8:	68fb      	ldr	r3, [r7, #12]
 80162ea:	2220      	movs	r2, #32
 80162ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80162f0:	2303      	movs	r3, #3
 80162f2:	e017      	b.n	8016324 <HAL_UARTEx_ReceiveToIdle+0x1fe>
    while (huart->RxXferCount > 0U)
 80162f4:	68fb      	ldr	r3, [r7, #12]
 80162f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80162fa:	b29b      	uxth	r3, r3
 80162fc:	2b00      	cmp	r3, #0
 80162fe:	d198      	bne.n	8016232 <HAL_UARTEx_ReceiveToIdle+0x10c>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 8016300:	68fb      	ldr	r3, [r7, #12]
 8016302:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8016306:	68fb      	ldr	r3, [r7, #12]
 8016308:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 801630c:	b29b      	uxth	r3, r3
 801630e:	1ad3      	subs	r3, r2, r3
 8016310:	b29a      	uxth	r2, r3
 8016312:	683b      	ldr	r3, [r7, #0]
 8016314:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8016316:	68fb      	ldr	r3, [r7, #12]
 8016318:	2220      	movs	r2, #32
 801631a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 801631e:	2300      	movs	r3, #0
 8016320:	e000      	b.n	8016324 <HAL_UARTEx_ReceiveToIdle+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8016322:	2302      	movs	r3, #2
  }
}
 8016324:	4618      	mov	r0, r3
 8016326:	3720      	adds	r7, #32
 8016328:	46bd      	mov	sp, r7
 801632a:	bd80      	pop	{r7, pc}

0801632c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801632c:	b580      	push	{r7, lr}
 801632e:	b08c      	sub	sp, #48	@ 0x30
 8016330:	af00      	add	r7, sp, #0
 8016332:	60f8      	str	r0, [r7, #12]
 8016334:	60b9      	str	r1, [r7, #8]
 8016336:	4613      	mov	r3, r2
 8016338:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801633a:	68fb      	ldr	r3, [r7, #12]
 801633c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8016340:	2b20      	cmp	r3, #32
 8016342:	d142      	bne.n	80163ca <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8016344:	68bb      	ldr	r3, [r7, #8]
 8016346:	2b00      	cmp	r3, #0
 8016348:	d002      	beq.n	8016350 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 801634a:	88fb      	ldrh	r3, [r7, #6]
 801634c:	2b00      	cmp	r3, #0
 801634e:	d101      	bne.n	8016354 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8016350:	2301      	movs	r3, #1
 8016352:	e03b      	b.n	80163cc <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8016354:	68fb      	ldr	r3, [r7, #12]
 8016356:	2201      	movs	r2, #1
 8016358:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 801635a:	68fb      	ldr	r3, [r7, #12]
 801635c:	2200      	movs	r2, #0
 801635e:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8016360:	88fb      	ldrh	r3, [r7, #6]
 8016362:	461a      	mov	r2, r3
 8016364:	68b9      	ldr	r1, [r7, #8]
 8016366:	68f8      	ldr	r0, [r7, #12]
 8016368:	f7ff fc64 	bl	8015c34 <UART_Start_Receive_DMA>
 801636c:	4603      	mov	r3, r0
 801636e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8016372:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016376:	2b00      	cmp	r3, #0
 8016378:	d124      	bne.n	80163c4 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801637a:	68fb      	ldr	r3, [r7, #12]
 801637c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801637e:	2b01      	cmp	r3, #1
 8016380:	d11d      	bne.n	80163be <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8016382:	68fb      	ldr	r3, [r7, #12]
 8016384:	681b      	ldr	r3, [r3, #0]
 8016386:	2210      	movs	r2, #16
 8016388:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801638a:	68fb      	ldr	r3, [r7, #12]
 801638c:	681b      	ldr	r3, [r3, #0]
 801638e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016390:	69bb      	ldr	r3, [r7, #24]
 8016392:	e853 3f00 	ldrex	r3, [r3]
 8016396:	617b      	str	r3, [r7, #20]
   return(result);
 8016398:	697b      	ldr	r3, [r7, #20]
 801639a:	f043 0310 	orr.w	r3, r3, #16
 801639e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80163a0:	68fb      	ldr	r3, [r7, #12]
 80163a2:	681b      	ldr	r3, [r3, #0]
 80163a4:	461a      	mov	r2, r3
 80163a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80163a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80163aa:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80163ac:	6a39      	ldr	r1, [r7, #32]
 80163ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80163b0:	e841 2300 	strex	r3, r2, [r1]
 80163b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80163b6:	69fb      	ldr	r3, [r7, #28]
 80163b8:	2b00      	cmp	r3, #0
 80163ba:	d1e6      	bne.n	801638a <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80163bc:	e002      	b.n	80163c4 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80163be:	2301      	movs	r3, #1
 80163c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80163c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80163c8:	e000      	b.n	80163cc <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80163ca:	2302      	movs	r3, #2
  }
}
 80163cc:	4618      	mov	r0, r3
 80163ce:	3730      	adds	r7, #48	@ 0x30
 80163d0:	46bd      	mov	sp, r7
 80163d2:	bd80      	pop	{r7, pc}

080163d4 <atoi>:
 80163d4:	220a      	movs	r2, #10
 80163d6:	2100      	movs	r1, #0
 80163d8:	f000 b87c 	b.w	80164d4 <strtol>

080163dc <_strtol_l.isra.0>:
 80163dc:	2b24      	cmp	r3, #36	@ 0x24
 80163de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80163e2:	4686      	mov	lr, r0
 80163e4:	4690      	mov	r8, r2
 80163e6:	d801      	bhi.n	80163ec <_strtol_l.isra.0+0x10>
 80163e8:	2b01      	cmp	r3, #1
 80163ea:	d106      	bne.n	80163fa <_strtol_l.isra.0+0x1e>
 80163ec:	f000 f92c 	bl	8016648 <__errno>
 80163f0:	2316      	movs	r3, #22
 80163f2:	6003      	str	r3, [r0, #0]
 80163f4:	2000      	movs	r0, #0
 80163f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80163fa:	4834      	ldr	r0, [pc, #208]	@ (80164cc <_strtol_l.isra.0+0xf0>)
 80163fc:	460d      	mov	r5, r1
 80163fe:	462a      	mov	r2, r5
 8016400:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016404:	5d06      	ldrb	r6, [r0, r4]
 8016406:	f016 0608 	ands.w	r6, r6, #8
 801640a:	d1f8      	bne.n	80163fe <_strtol_l.isra.0+0x22>
 801640c:	2c2d      	cmp	r4, #45	@ 0x2d
 801640e:	d110      	bne.n	8016432 <_strtol_l.isra.0+0x56>
 8016410:	782c      	ldrb	r4, [r5, #0]
 8016412:	2601      	movs	r6, #1
 8016414:	1c95      	adds	r5, r2, #2
 8016416:	f033 0210 	bics.w	r2, r3, #16
 801641a:	d115      	bne.n	8016448 <_strtol_l.isra.0+0x6c>
 801641c:	2c30      	cmp	r4, #48	@ 0x30
 801641e:	d10d      	bne.n	801643c <_strtol_l.isra.0+0x60>
 8016420:	782a      	ldrb	r2, [r5, #0]
 8016422:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016426:	2a58      	cmp	r2, #88	@ 0x58
 8016428:	d108      	bne.n	801643c <_strtol_l.isra.0+0x60>
 801642a:	786c      	ldrb	r4, [r5, #1]
 801642c:	3502      	adds	r5, #2
 801642e:	2310      	movs	r3, #16
 8016430:	e00a      	b.n	8016448 <_strtol_l.isra.0+0x6c>
 8016432:	2c2b      	cmp	r4, #43	@ 0x2b
 8016434:	bf04      	itt	eq
 8016436:	782c      	ldrbeq	r4, [r5, #0]
 8016438:	1c95      	addeq	r5, r2, #2
 801643a:	e7ec      	b.n	8016416 <_strtol_l.isra.0+0x3a>
 801643c:	2b00      	cmp	r3, #0
 801643e:	d1f6      	bne.n	801642e <_strtol_l.isra.0+0x52>
 8016440:	2c30      	cmp	r4, #48	@ 0x30
 8016442:	bf14      	ite	ne
 8016444:	230a      	movne	r3, #10
 8016446:	2308      	moveq	r3, #8
 8016448:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801644c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8016450:	2200      	movs	r2, #0
 8016452:	fbbc f9f3 	udiv	r9, ip, r3
 8016456:	4610      	mov	r0, r2
 8016458:	fb03 ca19 	mls	sl, r3, r9, ip
 801645c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8016460:	2f09      	cmp	r7, #9
 8016462:	d80f      	bhi.n	8016484 <_strtol_l.isra.0+0xa8>
 8016464:	463c      	mov	r4, r7
 8016466:	42a3      	cmp	r3, r4
 8016468:	dd1b      	ble.n	80164a2 <_strtol_l.isra.0+0xc6>
 801646a:	1c57      	adds	r7, r2, #1
 801646c:	d007      	beq.n	801647e <_strtol_l.isra.0+0xa2>
 801646e:	4581      	cmp	r9, r0
 8016470:	d314      	bcc.n	801649c <_strtol_l.isra.0+0xc0>
 8016472:	d101      	bne.n	8016478 <_strtol_l.isra.0+0x9c>
 8016474:	45a2      	cmp	sl, r4
 8016476:	db11      	blt.n	801649c <_strtol_l.isra.0+0xc0>
 8016478:	fb00 4003 	mla	r0, r0, r3, r4
 801647c:	2201      	movs	r2, #1
 801647e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016482:	e7eb      	b.n	801645c <_strtol_l.isra.0+0x80>
 8016484:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8016488:	2f19      	cmp	r7, #25
 801648a:	d801      	bhi.n	8016490 <_strtol_l.isra.0+0xb4>
 801648c:	3c37      	subs	r4, #55	@ 0x37
 801648e:	e7ea      	b.n	8016466 <_strtol_l.isra.0+0x8a>
 8016490:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8016494:	2f19      	cmp	r7, #25
 8016496:	d804      	bhi.n	80164a2 <_strtol_l.isra.0+0xc6>
 8016498:	3c57      	subs	r4, #87	@ 0x57
 801649a:	e7e4      	b.n	8016466 <_strtol_l.isra.0+0x8a>
 801649c:	f04f 32ff 	mov.w	r2, #4294967295
 80164a0:	e7ed      	b.n	801647e <_strtol_l.isra.0+0xa2>
 80164a2:	1c53      	adds	r3, r2, #1
 80164a4:	d108      	bne.n	80164b8 <_strtol_l.isra.0+0xdc>
 80164a6:	2322      	movs	r3, #34	@ 0x22
 80164a8:	f8ce 3000 	str.w	r3, [lr]
 80164ac:	4660      	mov	r0, ip
 80164ae:	f1b8 0f00 	cmp.w	r8, #0
 80164b2:	d0a0      	beq.n	80163f6 <_strtol_l.isra.0+0x1a>
 80164b4:	1e69      	subs	r1, r5, #1
 80164b6:	e006      	b.n	80164c6 <_strtol_l.isra.0+0xea>
 80164b8:	b106      	cbz	r6, 80164bc <_strtol_l.isra.0+0xe0>
 80164ba:	4240      	negs	r0, r0
 80164bc:	f1b8 0f00 	cmp.w	r8, #0
 80164c0:	d099      	beq.n	80163f6 <_strtol_l.isra.0+0x1a>
 80164c2:	2a00      	cmp	r2, #0
 80164c4:	d1f6      	bne.n	80164b4 <_strtol_l.isra.0+0xd8>
 80164c6:	f8c8 1000 	str.w	r1, [r8]
 80164ca:	e794      	b.n	80163f6 <_strtol_l.isra.0+0x1a>
 80164cc:	08018027 	.word	0x08018027

080164d0 <_strtol_r>:
 80164d0:	f7ff bf84 	b.w	80163dc <_strtol_l.isra.0>

080164d4 <strtol>:
 80164d4:	4613      	mov	r3, r2
 80164d6:	460a      	mov	r2, r1
 80164d8:	4601      	mov	r1, r0
 80164da:	4802      	ldr	r0, [pc, #8]	@ (80164e4 <strtol+0x10>)
 80164dc:	6800      	ldr	r0, [r0, #0]
 80164de:	f7ff bf7d 	b.w	80163dc <_strtol_l.isra.0>
 80164e2:	bf00      	nop
 80164e4:	20000034 	.word	0x20000034

080164e8 <siprintf>:
 80164e8:	b40e      	push	{r1, r2, r3}
 80164ea:	b510      	push	{r4, lr}
 80164ec:	b09d      	sub	sp, #116	@ 0x74
 80164ee:	ab1f      	add	r3, sp, #124	@ 0x7c
 80164f0:	9002      	str	r0, [sp, #8]
 80164f2:	9006      	str	r0, [sp, #24]
 80164f4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80164f8:	480a      	ldr	r0, [pc, #40]	@ (8016524 <siprintf+0x3c>)
 80164fa:	9107      	str	r1, [sp, #28]
 80164fc:	9104      	str	r1, [sp, #16]
 80164fe:	490a      	ldr	r1, [pc, #40]	@ (8016528 <siprintf+0x40>)
 8016500:	f853 2b04 	ldr.w	r2, [r3], #4
 8016504:	9105      	str	r1, [sp, #20]
 8016506:	2400      	movs	r4, #0
 8016508:	a902      	add	r1, sp, #8
 801650a:	6800      	ldr	r0, [r0, #0]
 801650c:	9301      	str	r3, [sp, #4]
 801650e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8016510:	f000 fa30 	bl	8016974 <_svfiprintf_r>
 8016514:	9b02      	ldr	r3, [sp, #8]
 8016516:	701c      	strb	r4, [r3, #0]
 8016518:	b01d      	add	sp, #116	@ 0x74
 801651a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801651e:	b003      	add	sp, #12
 8016520:	4770      	bx	lr
 8016522:	bf00      	nop
 8016524:	20000034 	.word	0x20000034
 8016528:	ffff0208 	.word	0xffff0208

0801652c <siscanf>:
 801652c:	b40e      	push	{r1, r2, r3}
 801652e:	b570      	push	{r4, r5, r6, lr}
 8016530:	b09d      	sub	sp, #116	@ 0x74
 8016532:	ac21      	add	r4, sp, #132	@ 0x84
 8016534:	2500      	movs	r5, #0
 8016536:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801653a:	f854 6b04 	ldr.w	r6, [r4], #4
 801653e:	f8ad 2014 	strh.w	r2, [sp, #20]
 8016542:	951b      	str	r5, [sp, #108]	@ 0x6c
 8016544:	9002      	str	r0, [sp, #8]
 8016546:	9006      	str	r0, [sp, #24]
 8016548:	f7e9 fe4c 	bl	80001e4 <strlen>
 801654c:	4b0b      	ldr	r3, [pc, #44]	@ (801657c <siscanf+0x50>)
 801654e:	9003      	str	r0, [sp, #12]
 8016550:	9007      	str	r0, [sp, #28]
 8016552:	480b      	ldr	r0, [pc, #44]	@ (8016580 <siscanf+0x54>)
 8016554:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016556:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801655a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801655e:	4632      	mov	r2, r6
 8016560:	4623      	mov	r3, r4
 8016562:	a902      	add	r1, sp, #8
 8016564:	6800      	ldr	r0, [r0, #0]
 8016566:	950f      	str	r5, [sp, #60]	@ 0x3c
 8016568:	9514      	str	r5, [sp, #80]	@ 0x50
 801656a:	9401      	str	r4, [sp, #4]
 801656c:	f000 fb58 	bl	8016c20 <__ssvfiscanf_r>
 8016570:	b01d      	add	sp, #116	@ 0x74
 8016572:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016576:	b003      	add	sp, #12
 8016578:	4770      	bx	lr
 801657a:	bf00      	nop
 801657c:	08016585 	.word	0x08016585
 8016580:	20000034 	.word	0x20000034

08016584 <__seofread>:
 8016584:	2000      	movs	r0, #0
 8016586:	4770      	bx	lr

08016588 <memcmp>:
 8016588:	b510      	push	{r4, lr}
 801658a:	3901      	subs	r1, #1
 801658c:	4402      	add	r2, r0
 801658e:	4290      	cmp	r0, r2
 8016590:	d101      	bne.n	8016596 <memcmp+0xe>
 8016592:	2000      	movs	r0, #0
 8016594:	e005      	b.n	80165a2 <memcmp+0x1a>
 8016596:	7803      	ldrb	r3, [r0, #0]
 8016598:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801659c:	42a3      	cmp	r3, r4
 801659e:	d001      	beq.n	80165a4 <memcmp+0x1c>
 80165a0:	1b18      	subs	r0, r3, r4
 80165a2:	bd10      	pop	{r4, pc}
 80165a4:	3001      	adds	r0, #1
 80165a6:	e7f2      	b.n	801658e <memcmp+0x6>

080165a8 <memset>:
 80165a8:	4402      	add	r2, r0
 80165aa:	4603      	mov	r3, r0
 80165ac:	4293      	cmp	r3, r2
 80165ae:	d100      	bne.n	80165b2 <memset+0xa>
 80165b0:	4770      	bx	lr
 80165b2:	f803 1b01 	strb.w	r1, [r3], #1
 80165b6:	e7f9      	b.n	80165ac <memset+0x4>

080165b8 <strchr>:
 80165b8:	b2c9      	uxtb	r1, r1
 80165ba:	4603      	mov	r3, r0
 80165bc:	4618      	mov	r0, r3
 80165be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80165c2:	b112      	cbz	r2, 80165ca <strchr+0x12>
 80165c4:	428a      	cmp	r2, r1
 80165c6:	d1f9      	bne.n	80165bc <strchr+0x4>
 80165c8:	4770      	bx	lr
 80165ca:	2900      	cmp	r1, #0
 80165cc:	bf18      	it	ne
 80165ce:	2000      	movne	r0, #0
 80165d0:	4770      	bx	lr

080165d2 <strncmp>:
 80165d2:	b510      	push	{r4, lr}
 80165d4:	b16a      	cbz	r2, 80165f2 <strncmp+0x20>
 80165d6:	3901      	subs	r1, #1
 80165d8:	1884      	adds	r4, r0, r2
 80165da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80165de:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80165e2:	429a      	cmp	r2, r3
 80165e4:	d103      	bne.n	80165ee <strncmp+0x1c>
 80165e6:	42a0      	cmp	r0, r4
 80165e8:	d001      	beq.n	80165ee <strncmp+0x1c>
 80165ea:	2a00      	cmp	r2, #0
 80165ec:	d1f5      	bne.n	80165da <strncmp+0x8>
 80165ee:	1ad0      	subs	r0, r2, r3
 80165f0:	bd10      	pop	{r4, pc}
 80165f2:	4610      	mov	r0, r2
 80165f4:	e7fc      	b.n	80165f0 <strncmp+0x1e>

080165f6 <strncpy>:
 80165f6:	b510      	push	{r4, lr}
 80165f8:	3901      	subs	r1, #1
 80165fa:	4603      	mov	r3, r0
 80165fc:	b132      	cbz	r2, 801660c <strncpy+0x16>
 80165fe:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8016602:	f803 4b01 	strb.w	r4, [r3], #1
 8016606:	3a01      	subs	r2, #1
 8016608:	2c00      	cmp	r4, #0
 801660a:	d1f7      	bne.n	80165fc <strncpy+0x6>
 801660c:	441a      	add	r2, r3
 801660e:	2100      	movs	r1, #0
 8016610:	4293      	cmp	r3, r2
 8016612:	d100      	bne.n	8016616 <strncpy+0x20>
 8016614:	bd10      	pop	{r4, pc}
 8016616:	f803 1b01 	strb.w	r1, [r3], #1
 801661a:	e7f9      	b.n	8016610 <strncpy+0x1a>

0801661c <strstr>:
 801661c:	780a      	ldrb	r2, [r1, #0]
 801661e:	b570      	push	{r4, r5, r6, lr}
 8016620:	b96a      	cbnz	r2, 801663e <strstr+0x22>
 8016622:	bd70      	pop	{r4, r5, r6, pc}
 8016624:	429a      	cmp	r2, r3
 8016626:	d109      	bne.n	801663c <strstr+0x20>
 8016628:	460c      	mov	r4, r1
 801662a:	4605      	mov	r5, r0
 801662c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8016630:	2b00      	cmp	r3, #0
 8016632:	d0f6      	beq.n	8016622 <strstr+0x6>
 8016634:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8016638:	429e      	cmp	r6, r3
 801663a:	d0f7      	beq.n	801662c <strstr+0x10>
 801663c:	3001      	adds	r0, #1
 801663e:	7803      	ldrb	r3, [r0, #0]
 8016640:	2b00      	cmp	r3, #0
 8016642:	d1ef      	bne.n	8016624 <strstr+0x8>
 8016644:	4618      	mov	r0, r3
 8016646:	e7ec      	b.n	8016622 <strstr+0x6>

08016648 <__errno>:
 8016648:	4b01      	ldr	r3, [pc, #4]	@ (8016650 <__errno+0x8>)
 801664a:	6818      	ldr	r0, [r3, #0]
 801664c:	4770      	bx	lr
 801664e:	bf00      	nop
 8016650:	20000034 	.word	0x20000034

08016654 <__libc_init_array>:
 8016654:	b570      	push	{r4, r5, r6, lr}
 8016656:	4d0d      	ldr	r5, [pc, #52]	@ (801668c <__libc_init_array+0x38>)
 8016658:	4c0d      	ldr	r4, [pc, #52]	@ (8016690 <__libc_init_array+0x3c>)
 801665a:	1b64      	subs	r4, r4, r5
 801665c:	10a4      	asrs	r4, r4, #2
 801665e:	2600      	movs	r6, #0
 8016660:	42a6      	cmp	r6, r4
 8016662:	d109      	bne.n	8016678 <__libc_init_array+0x24>
 8016664:	4d0b      	ldr	r5, [pc, #44]	@ (8016694 <__libc_init_array+0x40>)
 8016666:	4c0c      	ldr	r4, [pc, #48]	@ (8016698 <__libc_init_array+0x44>)
 8016668:	f001 f86e 	bl	8017748 <_init>
 801666c:	1b64      	subs	r4, r4, r5
 801666e:	10a4      	asrs	r4, r4, #2
 8016670:	2600      	movs	r6, #0
 8016672:	42a6      	cmp	r6, r4
 8016674:	d105      	bne.n	8016682 <__libc_init_array+0x2e>
 8016676:	bd70      	pop	{r4, r5, r6, pc}
 8016678:	f855 3b04 	ldr.w	r3, [r5], #4
 801667c:	4798      	blx	r3
 801667e:	3601      	adds	r6, #1
 8016680:	e7ee      	b.n	8016660 <__libc_init_array+0xc>
 8016682:	f855 3b04 	ldr.w	r3, [r5], #4
 8016686:	4798      	blx	r3
 8016688:	3601      	adds	r6, #1
 801668a:	e7f2      	b.n	8016672 <__libc_init_array+0x1e>
 801668c:	08018180 	.word	0x08018180
 8016690:	08018180 	.word	0x08018180
 8016694:	08018180 	.word	0x08018180
 8016698:	08018184 	.word	0x08018184

0801669c <__retarget_lock_acquire_recursive>:
 801669c:	4770      	bx	lr

0801669e <__retarget_lock_release_recursive>:
 801669e:	4770      	bx	lr

080166a0 <strcpy>:
 80166a0:	4603      	mov	r3, r0
 80166a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80166a6:	f803 2b01 	strb.w	r2, [r3], #1
 80166aa:	2a00      	cmp	r2, #0
 80166ac:	d1f9      	bne.n	80166a2 <strcpy+0x2>
 80166ae:	4770      	bx	lr

080166b0 <memcpy>:
 80166b0:	440a      	add	r2, r1
 80166b2:	4291      	cmp	r1, r2
 80166b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80166b8:	d100      	bne.n	80166bc <memcpy+0xc>
 80166ba:	4770      	bx	lr
 80166bc:	b510      	push	{r4, lr}
 80166be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80166c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80166c6:	4291      	cmp	r1, r2
 80166c8:	d1f9      	bne.n	80166be <memcpy+0xe>
 80166ca:	bd10      	pop	{r4, pc}

080166cc <_free_r>:
 80166cc:	b538      	push	{r3, r4, r5, lr}
 80166ce:	4605      	mov	r5, r0
 80166d0:	2900      	cmp	r1, #0
 80166d2:	d041      	beq.n	8016758 <_free_r+0x8c>
 80166d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80166d8:	1f0c      	subs	r4, r1, #4
 80166da:	2b00      	cmp	r3, #0
 80166dc:	bfb8      	it	lt
 80166de:	18e4      	addlt	r4, r4, r3
 80166e0:	f000 f8e0 	bl	80168a4 <__malloc_lock>
 80166e4:	4a1d      	ldr	r2, [pc, #116]	@ (801675c <_free_r+0x90>)
 80166e6:	6813      	ldr	r3, [r2, #0]
 80166e8:	b933      	cbnz	r3, 80166f8 <_free_r+0x2c>
 80166ea:	6063      	str	r3, [r4, #4]
 80166ec:	6014      	str	r4, [r2, #0]
 80166ee:	4628      	mov	r0, r5
 80166f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80166f4:	f000 b8dc 	b.w	80168b0 <__malloc_unlock>
 80166f8:	42a3      	cmp	r3, r4
 80166fa:	d908      	bls.n	801670e <_free_r+0x42>
 80166fc:	6820      	ldr	r0, [r4, #0]
 80166fe:	1821      	adds	r1, r4, r0
 8016700:	428b      	cmp	r3, r1
 8016702:	bf01      	itttt	eq
 8016704:	6819      	ldreq	r1, [r3, #0]
 8016706:	685b      	ldreq	r3, [r3, #4]
 8016708:	1809      	addeq	r1, r1, r0
 801670a:	6021      	streq	r1, [r4, #0]
 801670c:	e7ed      	b.n	80166ea <_free_r+0x1e>
 801670e:	461a      	mov	r2, r3
 8016710:	685b      	ldr	r3, [r3, #4]
 8016712:	b10b      	cbz	r3, 8016718 <_free_r+0x4c>
 8016714:	42a3      	cmp	r3, r4
 8016716:	d9fa      	bls.n	801670e <_free_r+0x42>
 8016718:	6811      	ldr	r1, [r2, #0]
 801671a:	1850      	adds	r0, r2, r1
 801671c:	42a0      	cmp	r0, r4
 801671e:	d10b      	bne.n	8016738 <_free_r+0x6c>
 8016720:	6820      	ldr	r0, [r4, #0]
 8016722:	4401      	add	r1, r0
 8016724:	1850      	adds	r0, r2, r1
 8016726:	4283      	cmp	r3, r0
 8016728:	6011      	str	r1, [r2, #0]
 801672a:	d1e0      	bne.n	80166ee <_free_r+0x22>
 801672c:	6818      	ldr	r0, [r3, #0]
 801672e:	685b      	ldr	r3, [r3, #4]
 8016730:	6053      	str	r3, [r2, #4]
 8016732:	4408      	add	r0, r1
 8016734:	6010      	str	r0, [r2, #0]
 8016736:	e7da      	b.n	80166ee <_free_r+0x22>
 8016738:	d902      	bls.n	8016740 <_free_r+0x74>
 801673a:	230c      	movs	r3, #12
 801673c:	602b      	str	r3, [r5, #0]
 801673e:	e7d6      	b.n	80166ee <_free_r+0x22>
 8016740:	6820      	ldr	r0, [r4, #0]
 8016742:	1821      	adds	r1, r4, r0
 8016744:	428b      	cmp	r3, r1
 8016746:	bf04      	itt	eq
 8016748:	6819      	ldreq	r1, [r3, #0]
 801674a:	685b      	ldreq	r3, [r3, #4]
 801674c:	6063      	str	r3, [r4, #4]
 801674e:	bf04      	itt	eq
 8016750:	1809      	addeq	r1, r1, r0
 8016752:	6021      	streq	r1, [r4, #0]
 8016754:	6054      	str	r4, [r2, #4]
 8016756:	e7ca      	b.n	80166ee <_free_r+0x22>
 8016758:	bd38      	pop	{r3, r4, r5, pc}
 801675a:	bf00      	nop
 801675c:	20005da4 	.word	0x20005da4

08016760 <sbrk_aligned>:
 8016760:	b570      	push	{r4, r5, r6, lr}
 8016762:	4e0f      	ldr	r6, [pc, #60]	@ (80167a0 <sbrk_aligned+0x40>)
 8016764:	460c      	mov	r4, r1
 8016766:	6831      	ldr	r1, [r6, #0]
 8016768:	4605      	mov	r5, r0
 801676a:	b911      	cbnz	r1, 8016772 <sbrk_aligned+0x12>
 801676c:	f000 ff36 	bl	80175dc <_sbrk_r>
 8016770:	6030      	str	r0, [r6, #0]
 8016772:	4621      	mov	r1, r4
 8016774:	4628      	mov	r0, r5
 8016776:	f000 ff31 	bl	80175dc <_sbrk_r>
 801677a:	1c43      	adds	r3, r0, #1
 801677c:	d103      	bne.n	8016786 <sbrk_aligned+0x26>
 801677e:	f04f 34ff 	mov.w	r4, #4294967295
 8016782:	4620      	mov	r0, r4
 8016784:	bd70      	pop	{r4, r5, r6, pc}
 8016786:	1cc4      	adds	r4, r0, #3
 8016788:	f024 0403 	bic.w	r4, r4, #3
 801678c:	42a0      	cmp	r0, r4
 801678e:	d0f8      	beq.n	8016782 <sbrk_aligned+0x22>
 8016790:	1a21      	subs	r1, r4, r0
 8016792:	4628      	mov	r0, r5
 8016794:	f000 ff22 	bl	80175dc <_sbrk_r>
 8016798:	3001      	adds	r0, #1
 801679a:	d1f2      	bne.n	8016782 <sbrk_aligned+0x22>
 801679c:	e7ef      	b.n	801677e <sbrk_aligned+0x1e>
 801679e:	bf00      	nop
 80167a0:	20005da0 	.word	0x20005da0

080167a4 <_malloc_r>:
 80167a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80167a8:	1ccd      	adds	r5, r1, #3
 80167aa:	f025 0503 	bic.w	r5, r5, #3
 80167ae:	3508      	adds	r5, #8
 80167b0:	2d0c      	cmp	r5, #12
 80167b2:	bf38      	it	cc
 80167b4:	250c      	movcc	r5, #12
 80167b6:	2d00      	cmp	r5, #0
 80167b8:	4606      	mov	r6, r0
 80167ba:	db01      	blt.n	80167c0 <_malloc_r+0x1c>
 80167bc:	42a9      	cmp	r1, r5
 80167be:	d904      	bls.n	80167ca <_malloc_r+0x26>
 80167c0:	230c      	movs	r3, #12
 80167c2:	6033      	str	r3, [r6, #0]
 80167c4:	2000      	movs	r0, #0
 80167c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80167ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80168a0 <_malloc_r+0xfc>
 80167ce:	f000 f869 	bl	80168a4 <__malloc_lock>
 80167d2:	f8d8 3000 	ldr.w	r3, [r8]
 80167d6:	461c      	mov	r4, r3
 80167d8:	bb44      	cbnz	r4, 801682c <_malloc_r+0x88>
 80167da:	4629      	mov	r1, r5
 80167dc:	4630      	mov	r0, r6
 80167de:	f7ff ffbf 	bl	8016760 <sbrk_aligned>
 80167e2:	1c43      	adds	r3, r0, #1
 80167e4:	4604      	mov	r4, r0
 80167e6:	d158      	bne.n	801689a <_malloc_r+0xf6>
 80167e8:	f8d8 4000 	ldr.w	r4, [r8]
 80167ec:	4627      	mov	r7, r4
 80167ee:	2f00      	cmp	r7, #0
 80167f0:	d143      	bne.n	801687a <_malloc_r+0xd6>
 80167f2:	2c00      	cmp	r4, #0
 80167f4:	d04b      	beq.n	801688e <_malloc_r+0xea>
 80167f6:	6823      	ldr	r3, [r4, #0]
 80167f8:	4639      	mov	r1, r7
 80167fa:	4630      	mov	r0, r6
 80167fc:	eb04 0903 	add.w	r9, r4, r3
 8016800:	f000 feec 	bl	80175dc <_sbrk_r>
 8016804:	4581      	cmp	r9, r0
 8016806:	d142      	bne.n	801688e <_malloc_r+0xea>
 8016808:	6821      	ldr	r1, [r4, #0]
 801680a:	1a6d      	subs	r5, r5, r1
 801680c:	4629      	mov	r1, r5
 801680e:	4630      	mov	r0, r6
 8016810:	f7ff ffa6 	bl	8016760 <sbrk_aligned>
 8016814:	3001      	adds	r0, #1
 8016816:	d03a      	beq.n	801688e <_malloc_r+0xea>
 8016818:	6823      	ldr	r3, [r4, #0]
 801681a:	442b      	add	r3, r5
 801681c:	6023      	str	r3, [r4, #0]
 801681e:	f8d8 3000 	ldr.w	r3, [r8]
 8016822:	685a      	ldr	r2, [r3, #4]
 8016824:	bb62      	cbnz	r2, 8016880 <_malloc_r+0xdc>
 8016826:	f8c8 7000 	str.w	r7, [r8]
 801682a:	e00f      	b.n	801684c <_malloc_r+0xa8>
 801682c:	6822      	ldr	r2, [r4, #0]
 801682e:	1b52      	subs	r2, r2, r5
 8016830:	d420      	bmi.n	8016874 <_malloc_r+0xd0>
 8016832:	2a0b      	cmp	r2, #11
 8016834:	d917      	bls.n	8016866 <_malloc_r+0xc2>
 8016836:	1961      	adds	r1, r4, r5
 8016838:	42a3      	cmp	r3, r4
 801683a:	6025      	str	r5, [r4, #0]
 801683c:	bf18      	it	ne
 801683e:	6059      	strne	r1, [r3, #4]
 8016840:	6863      	ldr	r3, [r4, #4]
 8016842:	bf08      	it	eq
 8016844:	f8c8 1000 	streq.w	r1, [r8]
 8016848:	5162      	str	r2, [r4, r5]
 801684a:	604b      	str	r3, [r1, #4]
 801684c:	4630      	mov	r0, r6
 801684e:	f000 f82f 	bl	80168b0 <__malloc_unlock>
 8016852:	f104 000b 	add.w	r0, r4, #11
 8016856:	1d23      	adds	r3, r4, #4
 8016858:	f020 0007 	bic.w	r0, r0, #7
 801685c:	1ac2      	subs	r2, r0, r3
 801685e:	bf1c      	itt	ne
 8016860:	1a1b      	subne	r3, r3, r0
 8016862:	50a3      	strne	r3, [r4, r2]
 8016864:	e7af      	b.n	80167c6 <_malloc_r+0x22>
 8016866:	6862      	ldr	r2, [r4, #4]
 8016868:	42a3      	cmp	r3, r4
 801686a:	bf0c      	ite	eq
 801686c:	f8c8 2000 	streq.w	r2, [r8]
 8016870:	605a      	strne	r2, [r3, #4]
 8016872:	e7eb      	b.n	801684c <_malloc_r+0xa8>
 8016874:	4623      	mov	r3, r4
 8016876:	6864      	ldr	r4, [r4, #4]
 8016878:	e7ae      	b.n	80167d8 <_malloc_r+0x34>
 801687a:	463c      	mov	r4, r7
 801687c:	687f      	ldr	r7, [r7, #4]
 801687e:	e7b6      	b.n	80167ee <_malloc_r+0x4a>
 8016880:	461a      	mov	r2, r3
 8016882:	685b      	ldr	r3, [r3, #4]
 8016884:	42a3      	cmp	r3, r4
 8016886:	d1fb      	bne.n	8016880 <_malloc_r+0xdc>
 8016888:	2300      	movs	r3, #0
 801688a:	6053      	str	r3, [r2, #4]
 801688c:	e7de      	b.n	801684c <_malloc_r+0xa8>
 801688e:	230c      	movs	r3, #12
 8016890:	6033      	str	r3, [r6, #0]
 8016892:	4630      	mov	r0, r6
 8016894:	f000 f80c 	bl	80168b0 <__malloc_unlock>
 8016898:	e794      	b.n	80167c4 <_malloc_r+0x20>
 801689a:	6005      	str	r5, [r0, #0]
 801689c:	e7d6      	b.n	801684c <_malloc_r+0xa8>
 801689e:	bf00      	nop
 80168a0:	20005da4 	.word	0x20005da4

080168a4 <__malloc_lock>:
 80168a4:	4801      	ldr	r0, [pc, #4]	@ (80168ac <__malloc_lock+0x8>)
 80168a6:	f7ff bef9 	b.w	801669c <__retarget_lock_acquire_recursive>
 80168aa:	bf00      	nop
 80168ac:	20005d9c 	.word	0x20005d9c

080168b0 <__malloc_unlock>:
 80168b0:	4801      	ldr	r0, [pc, #4]	@ (80168b8 <__malloc_unlock+0x8>)
 80168b2:	f7ff bef4 	b.w	801669e <__retarget_lock_release_recursive>
 80168b6:	bf00      	nop
 80168b8:	20005d9c 	.word	0x20005d9c

080168bc <__ssputs_r>:
 80168bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80168c0:	688e      	ldr	r6, [r1, #8]
 80168c2:	461f      	mov	r7, r3
 80168c4:	42be      	cmp	r6, r7
 80168c6:	680b      	ldr	r3, [r1, #0]
 80168c8:	4682      	mov	sl, r0
 80168ca:	460c      	mov	r4, r1
 80168cc:	4690      	mov	r8, r2
 80168ce:	d82d      	bhi.n	801692c <__ssputs_r+0x70>
 80168d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80168d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80168d8:	d026      	beq.n	8016928 <__ssputs_r+0x6c>
 80168da:	6965      	ldr	r5, [r4, #20]
 80168dc:	6909      	ldr	r1, [r1, #16]
 80168de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80168e2:	eba3 0901 	sub.w	r9, r3, r1
 80168e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80168ea:	1c7b      	adds	r3, r7, #1
 80168ec:	444b      	add	r3, r9
 80168ee:	106d      	asrs	r5, r5, #1
 80168f0:	429d      	cmp	r5, r3
 80168f2:	bf38      	it	cc
 80168f4:	461d      	movcc	r5, r3
 80168f6:	0553      	lsls	r3, r2, #21
 80168f8:	d527      	bpl.n	801694a <__ssputs_r+0x8e>
 80168fa:	4629      	mov	r1, r5
 80168fc:	f7ff ff52 	bl	80167a4 <_malloc_r>
 8016900:	4606      	mov	r6, r0
 8016902:	b360      	cbz	r0, 801695e <__ssputs_r+0xa2>
 8016904:	6921      	ldr	r1, [r4, #16]
 8016906:	464a      	mov	r2, r9
 8016908:	f7ff fed2 	bl	80166b0 <memcpy>
 801690c:	89a3      	ldrh	r3, [r4, #12]
 801690e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8016912:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016916:	81a3      	strh	r3, [r4, #12]
 8016918:	6126      	str	r6, [r4, #16]
 801691a:	6165      	str	r5, [r4, #20]
 801691c:	444e      	add	r6, r9
 801691e:	eba5 0509 	sub.w	r5, r5, r9
 8016922:	6026      	str	r6, [r4, #0]
 8016924:	60a5      	str	r5, [r4, #8]
 8016926:	463e      	mov	r6, r7
 8016928:	42be      	cmp	r6, r7
 801692a:	d900      	bls.n	801692e <__ssputs_r+0x72>
 801692c:	463e      	mov	r6, r7
 801692e:	6820      	ldr	r0, [r4, #0]
 8016930:	4632      	mov	r2, r6
 8016932:	4641      	mov	r1, r8
 8016934:	f000 fe37 	bl	80175a6 <memmove>
 8016938:	68a3      	ldr	r3, [r4, #8]
 801693a:	1b9b      	subs	r3, r3, r6
 801693c:	60a3      	str	r3, [r4, #8]
 801693e:	6823      	ldr	r3, [r4, #0]
 8016940:	4433      	add	r3, r6
 8016942:	6023      	str	r3, [r4, #0]
 8016944:	2000      	movs	r0, #0
 8016946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801694a:	462a      	mov	r2, r5
 801694c:	f000 fe56 	bl	80175fc <_realloc_r>
 8016950:	4606      	mov	r6, r0
 8016952:	2800      	cmp	r0, #0
 8016954:	d1e0      	bne.n	8016918 <__ssputs_r+0x5c>
 8016956:	6921      	ldr	r1, [r4, #16]
 8016958:	4650      	mov	r0, sl
 801695a:	f7ff feb7 	bl	80166cc <_free_r>
 801695e:	230c      	movs	r3, #12
 8016960:	f8ca 3000 	str.w	r3, [sl]
 8016964:	89a3      	ldrh	r3, [r4, #12]
 8016966:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801696a:	81a3      	strh	r3, [r4, #12]
 801696c:	f04f 30ff 	mov.w	r0, #4294967295
 8016970:	e7e9      	b.n	8016946 <__ssputs_r+0x8a>
	...

08016974 <_svfiprintf_r>:
 8016974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016978:	4698      	mov	r8, r3
 801697a:	898b      	ldrh	r3, [r1, #12]
 801697c:	061b      	lsls	r3, r3, #24
 801697e:	b09d      	sub	sp, #116	@ 0x74
 8016980:	4607      	mov	r7, r0
 8016982:	460d      	mov	r5, r1
 8016984:	4614      	mov	r4, r2
 8016986:	d510      	bpl.n	80169aa <_svfiprintf_r+0x36>
 8016988:	690b      	ldr	r3, [r1, #16]
 801698a:	b973      	cbnz	r3, 80169aa <_svfiprintf_r+0x36>
 801698c:	2140      	movs	r1, #64	@ 0x40
 801698e:	f7ff ff09 	bl	80167a4 <_malloc_r>
 8016992:	6028      	str	r0, [r5, #0]
 8016994:	6128      	str	r0, [r5, #16]
 8016996:	b930      	cbnz	r0, 80169a6 <_svfiprintf_r+0x32>
 8016998:	230c      	movs	r3, #12
 801699a:	603b      	str	r3, [r7, #0]
 801699c:	f04f 30ff 	mov.w	r0, #4294967295
 80169a0:	b01d      	add	sp, #116	@ 0x74
 80169a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80169a6:	2340      	movs	r3, #64	@ 0x40
 80169a8:	616b      	str	r3, [r5, #20]
 80169aa:	2300      	movs	r3, #0
 80169ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80169ae:	2320      	movs	r3, #32
 80169b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80169b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80169b8:	2330      	movs	r3, #48	@ 0x30
 80169ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8016b58 <_svfiprintf_r+0x1e4>
 80169be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80169c2:	f04f 0901 	mov.w	r9, #1
 80169c6:	4623      	mov	r3, r4
 80169c8:	469a      	mov	sl, r3
 80169ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80169ce:	b10a      	cbz	r2, 80169d4 <_svfiprintf_r+0x60>
 80169d0:	2a25      	cmp	r2, #37	@ 0x25
 80169d2:	d1f9      	bne.n	80169c8 <_svfiprintf_r+0x54>
 80169d4:	ebba 0b04 	subs.w	fp, sl, r4
 80169d8:	d00b      	beq.n	80169f2 <_svfiprintf_r+0x7e>
 80169da:	465b      	mov	r3, fp
 80169dc:	4622      	mov	r2, r4
 80169de:	4629      	mov	r1, r5
 80169e0:	4638      	mov	r0, r7
 80169e2:	f7ff ff6b 	bl	80168bc <__ssputs_r>
 80169e6:	3001      	adds	r0, #1
 80169e8:	f000 80a7 	beq.w	8016b3a <_svfiprintf_r+0x1c6>
 80169ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80169ee:	445a      	add	r2, fp
 80169f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80169f2:	f89a 3000 	ldrb.w	r3, [sl]
 80169f6:	2b00      	cmp	r3, #0
 80169f8:	f000 809f 	beq.w	8016b3a <_svfiprintf_r+0x1c6>
 80169fc:	2300      	movs	r3, #0
 80169fe:	f04f 32ff 	mov.w	r2, #4294967295
 8016a02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016a06:	f10a 0a01 	add.w	sl, sl, #1
 8016a0a:	9304      	str	r3, [sp, #16]
 8016a0c:	9307      	str	r3, [sp, #28]
 8016a0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016a12:	931a      	str	r3, [sp, #104]	@ 0x68
 8016a14:	4654      	mov	r4, sl
 8016a16:	2205      	movs	r2, #5
 8016a18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016a1c:	484e      	ldr	r0, [pc, #312]	@ (8016b58 <_svfiprintf_r+0x1e4>)
 8016a1e:	f7e9 fbef 	bl	8000200 <memchr>
 8016a22:	9a04      	ldr	r2, [sp, #16]
 8016a24:	b9d8      	cbnz	r0, 8016a5e <_svfiprintf_r+0xea>
 8016a26:	06d0      	lsls	r0, r2, #27
 8016a28:	bf44      	itt	mi
 8016a2a:	2320      	movmi	r3, #32
 8016a2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016a30:	0711      	lsls	r1, r2, #28
 8016a32:	bf44      	itt	mi
 8016a34:	232b      	movmi	r3, #43	@ 0x2b
 8016a36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016a3a:	f89a 3000 	ldrb.w	r3, [sl]
 8016a3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8016a40:	d015      	beq.n	8016a6e <_svfiprintf_r+0xfa>
 8016a42:	9a07      	ldr	r2, [sp, #28]
 8016a44:	4654      	mov	r4, sl
 8016a46:	2000      	movs	r0, #0
 8016a48:	f04f 0c0a 	mov.w	ip, #10
 8016a4c:	4621      	mov	r1, r4
 8016a4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016a52:	3b30      	subs	r3, #48	@ 0x30
 8016a54:	2b09      	cmp	r3, #9
 8016a56:	d94b      	bls.n	8016af0 <_svfiprintf_r+0x17c>
 8016a58:	b1b0      	cbz	r0, 8016a88 <_svfiprintf_r+0x114>
 8016a5a:	9207      	str	r2, [sp, #28]
 8016a5c:	e014      	b.n	8016a88 <_svfiprintf_r+0x114>
 8016a5e:	eba0 0308 	sub.w	r3, r0, r8
 8016a62:	fa09 f303 	lsl.w	r3, r9, r3
 8016a66:	4313      	orrs	r3, r2
 8016a68:	9304      	str	r3, [sp, #16]
 8016a6a:	46a2      	mov	sl, r4
 8016a6c:	e7d2      	b.n	8016a14 <_svfiprintf_r+0xa0>
 8016a6e:	9b03      	ldr	r3, [sp, #12]
 8016a70:	1d19      	adds	r1, r3, #4
 8016a72:	681b      	ldr	r3, [r3, #0]
 8016a74:	9103      	str	r1, [sp, #12]
 8016a76:	2b00      	cmp	r3, #0
 8016a78:	bfbb      	ittet	lt
 8016a7a:	425b      	neglt	r3, r3
 8016a7c:	f042 0202 	orrlt.w	r2, r2, #2
 8016a80:	9307      	strge	r3, [sp, #28]
 8016a82:	9307      	strlt	r3, [sp, #28]
 8016a84:	bfb8      	it	lt
 8016a86:	9204      	strlt	r2, [sp, #16]
 8016a88:	7823      	ldrb	r3, [r4, #0]
 8016a8a:	2b2e      	cmp	r3, #46	@ 0x2e
 8016a8c:	d10a      	bne.n	8016aa4 <_svfiprintf_r+0x130>
 8016a8e:	7863      	ldrb	r3, [r4, #1]
 8016a90:	2b2a      	cmp	r3, #42	@ 0x2a
 8016a92:	d132      	bne.n	8016afa <_svfiprintf_r+0x186>
 8016a94:	9b03      	ldr	r3, [sp, #12]
 8016a96:	1d1a      	adds	r2, r3, #4
 8016a98:	681b      	ldr	r3, [r3, #0]
 8016a9a:	9203      	str	r2, [sp, #12]
 8016a9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016aa0:	3402      	adds	r4, #2
 8016aa2:	9305      	str	r3, [sp, #20]
 8016aa4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8016b68 <_svfiprintf_r+0x1f4>
 8016aa8:	7821      	ldrb	r1, [r4, #0]
 8016aaa:	2203      	movs	r2, #3
 8016aac:	4650      	mov	r0, sl
 8016aae:	f7e9 fba7 	bl	8000200 <memchr>
 8016ab2:	b138      	cbz	r0, 8016ac4 <_svfiprintf_r+0x150>
 8016ab4:	9b04      	ldr	r3, [sp, #16]
 8016ab6:	eba0 000a 	sub.w	r0, r0, sl
 8016aba:	2240      	movs	r2, #64	@ 0x40
 8016abc:	4082      	lsls	r2, r0
 8016abe:	4313      	orrs	r3, r2
 8016ac0:	3401      	adds	r4, #1
 8016ac2:	9304      	str	r3, [sp, #16]
 8016ac4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016ac8:	4824      	ldr	r0, [pc, #144]	@ (8016b5c <_svfiprintf_r+0x1e8>)
 8016aca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016ace:	2206      	movs	r2, #6
 8016ad0:	f7e9 fb96 	bl	8000200 <memchr>
 8016ad4:	2800      	cmp	r0, #0
 8016ad6:	d036      	beq.n	8016b46 <_svfiprintf_r+0x1d2>
 8016ad8:	4b21      	ldr	r3, [pc, #132]	@ (8016b60 <_svfiprintf_r+0x1ec>)
 8016ada:	bb1b      	cbnz	r3, 8016b24 <_svfiprintf_r+0x1b0>
 8016adc:	9b03      	ldr	r3, [sp, #12]
 8016ade:	3307      	adds	r3, #7
 8016ae0:	f023 0307 	bic.w	r3, r3, #7
 8016ae4:	3308      	adds	r3, #8
 8016ae6:	9303      	str	r3, [sp, #12]
 8016ae8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016aea:	4433      	add	r3, r6
 8016aec:	9309      	str	r3, [sp, #36]	@ 0x24
 8016aee:	e76a      	b.n	80169c6 <_svfiprintf_r+0x52>
 8016af0:	fb0c 3202 	mla	r2, ip, r2, r3
 8016af4:	460c      	mov	r4, r1
 8016af6:	2001      	movs	r0, #1
 8016af8:	e7a8      	b.n	8016a4c <_svfiprintf_r+0xd8>
 8016afa:	2300      	movs	r3, #0
 8016afc:	3401      	adds	r4, #1
 8016afe:	9305      	str	r3, [sp, #20]
 8016b00:	4619      	mov	r1, r3
 8016b02:	f04f 0c0a 	mov.w	ip, #10
 8016b06:	4620      	mov	r0, r4
 8016b08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016b0c:	3a30      	subs	r2, #48	@ 0x30
 8016b0e:	2a09      	cmp	r2, #9
 8016b10:	d903      	bls.n	8016b1a <_svfiprintf_r+0x1a6>
 8016b12:	2b00      	cmp	r3, #0
 8016b14:	d0c6      	beq.n	8016aa4 <_svfiprintf_r+0x130>
 8016b16:	9105      	str	r1, [sp, #20]
 8016b18:	e7c4      	b.n	8016aa4 <_svfiprintf_r+0x130>
 8016b1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8016b1e:	4604      	mov	r4, r0
 8016b20:	2301      	movs	r3, #1
 8016b22:	e7f0      	b.n	8016b06 <_svfiprintf_r+0x192>
 8016b24:	ab03      	add	r3, sp, #12
 8016b26:	9300      	str	r3, [sp, #0]
 8016b28:	462a      	mov	r2, r5
 8016b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8016b64 <_svfiprintf_r+0x1f0>)
 8016b2c:	a904      	add	r1, sp, #16
 8016b2e:	4638      	mov	r0, r7
 8016b30:	f3af 8000 	nop.w
 8016b34:	1c42      	adds	r2, r0, #1
 8016b36:	4606      	mov	r6, r0
 8016b38:	d1d6      	bne.n	8016ae8 <_svfiprintf_r+0x174>
 8016b3a:	89ab      	ldrh	r3, [r5, #12]
 8016b3c:	065b      	lsls	r3, r3, #25
 8016b3e:	f53f af2d 	bmi.w	801699c <_svfiprintf_r+0x28>
 8016b42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016b44:	e72c      	b.n	80169a0 <_svfiprintf_r+0x2c>
 8016b46:	ab03      	add	r3, sp, #12
 8016b48:	9300      	str	r3, [sp, #0]
 8016b4a:	462a      	mov	r2, r5
 8016b4c:	4b05      	ldr	r3, [pc, #20]	@ (8016b64 <_svfiprintf_r+0x1f0>)
 8016b4e:	a904      	add	r1, sp, #16
 8016b50:	4638      	mov	r0, r7
 8016b52:	f000 fa49 	bl	8016fe8 <_printf_i>
 8016b56:	e7ed      	b.n	8016b34 <_svfiprintf_r+0x1c0>
 8016b58:	08018127 	.word	0x08018127
 8016b5c:	08018131 	.word	0x08018131
 8016b60:	00000000 	.word	0x00000000
 8016b64:	080168bd 	.word	0x080168bd
 8016b68:	0801812d 	.word	0x0801812d

08016b6c <_sungetc_r>:
 8016b6c:	b538      	push	{r3, r4, r5, lr}
 8016b6e:	1c4b      	adds	r3, r1, #1
 8016b70:	4614      	mov	r4, r2
 8016b72:	d103      	bne.n	8016b7c <_sungetc_r+0x10>
 8016b74:	f04f 35ff 	mov.w	r5, #4294967295
 8016b78:	4628      	mov	r0, r5
 8016b7a:	bd38      	pop	{r3, r4, r5, pc}
 8016b7c:	8993      	ldrh	r3, [r2, #12]
 8016b7e:	f023 0320 	bic.w	r3, r3, #32
 8016b82:	8193      	strh	r3, [r2, #12]
 8016b84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016b86:	6852      	ldr	r2, [r2, #4]
 8016b88:	b2cd      	uxtb	r5, r1
 8016b8a:	b18b      	cbz	r3, 8016bb0 <_sungetc_r+0x44>
 8016b8c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8016b8e:	4293      	cmp	r3, r2
 8016b90:	dd08      	ble.n	8016ba4 <_sungetc_r+0x38>
 8016b92:	6823      	ldr	r3, [r4, #0]
 8016b94:	1e5a      	subs	r2, r3, #1
 8016b96:	6022      	str	r2, [r4, #0]
 8016b98:	f803 5c01 	strb.w	r5, [r3, #-1]
 8016b9c:	6863      	ldr	r3, [r4, #4]
 8016b9e:	3301      	adds	r3, #1
 8016ba0:	6063      	str	r3, [r4, #4]
 8016ba2:	e7e9      	b.n	8016b78 <_sungetc_r+0xc>
 8016ba4:	4621      	mov	r1, r4
 8016ba6:	f000 fcc4 	bl	8017532 <__submore>
 8016baa:	2800      	cmp	r0, #0
 8016bac:	d0f1      	beq.n	8016b92 <_sungetc_r+0x26>
 8016bae:	e7e1      	b.n	8016b74 <_sungetc_r+0x8>
 8016bb0:	6921      	ldr	r1, [r4, #16]
 8016bb2:	6823      	ldr	r3, [r4, #0]
 8016bb4:	b151      	cbz	r1, 8016bcc <_sungetc_r+0x60>
 8016bb6:	4299      	cmp	r1, r3
 8016bb8:	d208      	bcs.n	8016bcc <_sungetc_r+0x60>
 8016bba:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8016bbe:	42a9      	cmp	r1, r5
 8016bc0:	d104      	bne.n	8016bcc <_sungetc_r+0x60>
 8016bc2:	3b01      	subs	r3, #1
 8016bc4:	3201      	adds	r2, #1
 8016bc6:	6023      	str	r3, [r4, #0]
 8016bc8:	6062      	str	r2, [r4, #4]
 8016bca:	e7d5      	b.n	8016b78 <_sungetc_r+0xc>
 8016bcc:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8016bd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016bd4:	6363      	str	r3, [r4, #52]	@ 0x34
 8016bd6:	2303      	movs	r3, #3
 8016bd8:	63a3      	str	r3, [r4, #56]	@ 0x38
 8016bda:	4623      	mov	r3, r4
 8016bdc:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016be0:	6023      	str	r3, [r4, #0]
 8016be2:	2301      	movs	r3, #1
 8016be4:	e7dc      	b.n	8016ba0 <_sungetc_r+0x34>

08016be6 <__ssrefill_r>:
 8016be6:	b510      	push	{r4, lr}
 8016be8:	460c      	mov	r4, r1
 8016bea:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8016bec:	b169      	cbz	r1, 8016c0a <__ssrefill_r+0x24>
 8016bee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016bf2:	4299      	cmp	r1, r3
 8016bf4:	d001      	beq.n	8016bfa <__ssrefill_r+0x14>
 8016bf6:	f7ff fd69 	bl	80166cc <_free_r>
 8016bfa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016bfc:	6063      	str	r3, [r4, #4]
 8016bfe:	2000      	movs	r0, #0
 8016c00:	6360      	str	r0, [r4, #52]	@ 0x34
 8016c02:	b113      	cbz	r3, 8016c0a <__ssrefill_r+0x24>
 8016c04:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8016c06:	6023      	str	r3, [r4, #0]
 8016c08:	bd10      	pop	{r4, pc}
 8016c0a:	6923      	ldr	r3, [r4, #16]
 8016c0c:	6023      	str	r3, [r4, #0]
 8016c0e:	2300      	movs	r3, #0
 8016c10:	6063      	str	r3, [r4, #4]
 8016c12:	89a3      	ldrh	r3, [r4, #12]
 8016c14:	f043 0320 	orr.w	r3, r3, #32
 8016c18:	81a3      	strh	r3, [r4, #12]
 8016c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8016c1e:	e7f3      	b.n	8016c08 <__ssrefill_r+0x22>

08016c20 <__ssvfiscanf_r>:
 8016c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c24:	460c      	mov	r4, r1
 8016c26:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8016c2a:	2100      	movs	r1, #0
 8016c2c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8016c30:	49a6      	ldr	r1, [pc, #664]	@ (8016ecc <__ssvfiscanf_r+0x2ac>)
 8016c32:	91a0      	str	r1, [sp, #640]	@ 0x280
 8016c34:	f10d 0804 	add.w	r8, sp, #4
 8016c38:	49a5      	ldr	r1, [pc, #660]	@ (8016ed0 <__ssvfiscanf_r+0x2b0>)
 8016c3a:	4fa6      	ldr	r7, [pc, #664]	@ (8016ed4 <__ssvfiscanf_r+0x2b4>)
 8016c3c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8016c40:	4606      	mov	r6, r0
 8016c42:	91a1      	str	r1, [sp, #644]	@ 0x284
 8016c44:	9300      	str	r3, [sp, #0]
 8016c46:	f892 9000 	ldrb.w	r9, [r2]
 8016c4a:	f1b9 0f00 	cmp.w	r9, #0
 8016c4e:	f000 8158 	beq.w	8016f02 <__ssvfiscanf_r+0x2e2>
 8016c52:	f817 3009 	ldrb.w	r3, [r7, r9]
 8016c56:	f013 0308 	ands.w	r3, r3, #8
 8016c5a:	f102 0501 	add.w	r5, r2, #1
 8016c5e:	d019      	beq.n	8016c94 <__ssvfiscanf_r+0x74>
 8016c60:	6863      	ldr	r3, [r4, #4]
 8016c62:	2b00      	cmp	r3, #0
 8016c64:	dd0f      	ble.n	8016c86 <__ssvfiscanf_r+0x66>
 8016c66:	6823      	ldr	r3, [r4, #0]
 8016c68:	781a      	ldrb	r2, [r3, #0]
 8016c6a:	5cba      	ldrb	r2, [r7, r2]
 8016c6c:	0712      	lsls	r2, r2, #28
 8016c6e:	d401      	bmi.n	8016c74 <__ssvfiscanf_r+0x54>
 8016c70:	462a      	mov	r2, r5
 8016c72:	e7e8      	b.n	8016c46 <__ssvfiscanf_r+0x26>
 8016c74:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8016c76:	3201      	adds	r2, #1
 8016c78:	9245      	str	r2, [sp, #276]	@ 0x114
 8016c7a:	6862      	ldr	r2, [r4, #4]
 8016c7c:	3301      	adds	r3, #1
 8016c7e:	3a01      	subs	r2, #1
 8016c80:	6062      	str	r2, [r4, #4]
 8016c82:	6023      	str	r3, [r4, #0]
 8016c84:	e7ec      	b.n	8016c60 <__ssvfiscanf_r+0x40>
 8016c86:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016c88:	4621      	mov	r1, r4
 8016c8a:	4630      	mov	r0, r6
 8016c8c:	4798      	blx	r3
 8016c8e:	2800      	cmp	r0, #0
 8016c90:	d0e9      	beq.n	8016c66 <__ssvfiscanf_r+0x46>
 8016c92:	e7ed      	b.n	8016c70 <__ssvfiscanf_r+0x50>
 8016c94:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8016c98:	f040 8085 	bne.w	8016da6 <__ssvfiscanf_r+0x186>
 8016c9c:	9341      	str	r3, [sp, #260]	@ 0x104
 8016c9e:	9343      	str	r3, [sp, #268]	@ 0x10c
 8016ca0:	7853      	ldrb	r3, [r2, #1]
 8016ca2:	2b2a      	cmp	r3, #42	@ 0x2a
 8016ca4:	bf02      	ittt	eq
 8016ca6:	2310      	moveq	r3, #16
 8016ca8:	1c95      	addeq	r5, r2, #2
 8016caa:	9341      	streq	r3, [sp, #260]	@ 0x104
 8016cac:	220a      	movs	r2, #10
 8016cae:	46aa      	mov	sl, r5
 8016cb0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8016cb4:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8016cb8:	2b09      	cmp	r3, #9
 8016cba:	d91e      	bls.n	8016cfa <__ssvfiscanf_r+0xda>
 8016cbc:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8016ed8 <__ssvfiscanf_r+0x2b8>
 8016cc0:	2203      	movs	r2, #3
 8016cc2:	4658      	mov	r0, fp
 8016cc4:	f7e9 fa9c 	bl	8000200 <memchr>
 8016cc8:	b138      	cbz	r0, 8016cda <__ssvfiscanf_r+0xba>
 8016cca:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8016ccc:	eba0 000b 	sub.w	r0, r0, fp
 8016cd0:	2301      	movs	r3, #1
 8016cd2:	4083      	lsls	r3, r0
 8016cd4:	4313      	orrs	r3, r2
 8016cd6:	9341      	str	r3, [sp, #260]	@ 0x104
 8016cd8:	4655      	mov	r5, sl
 8016cda:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016cde:	2b78      	cmp	r3, #120	@ 0x78
 8016ce0:	d806      	bhi.n	8016cf0 <__ssvfiscanf_r+0xd0>
 8016ce2:	2b57      	cmp	r3, #87	@ 0x57
 8016ce4:	d810      	bhi.n	8016d08 <__ssvfiscanf_r+0xe8>
 8016ce6:	2b25      	cmp	r3, #37	@ 0x25
 8016ce8:	d05d      	beq.n	8016da6 <__ssvfiscanf_r+0x186>
 8016cea:	d857      	bhi.n	8016d9c <__ssvfiscanf_r+0x17c>
 8016cec:	2b00      	cmp	r3, #0
 8016cee:	d075      	beq.n	8016ddc <__ssvfiscanf_r+0x1bc>
 8016cf0:	2303      	movs	r3, #3
 8016cf2:	9347      	str	r3, [sp, #284]	@ 0x11c
 8016cf4:	230a      	movs	r3, #10
 8016cf6:	9342      	str	r3, [sp, #264]	@ 0x108
 8016cf8:	e088      	b.n	8016e0c <__ssvfiscanf_r+0x1ec>
 8016cfa:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8016cfc:	fb02 1103 	mla	r1, r2, r3, r1
 8016d00:	3930      	subs	r1, #48	@ 0x30
 8016d02:	9143      	str	r1, [sp, #268]	@ 0x10c
 8016d04:	4655      	mov	r5, sl
 8016d06:	e7d2      	b.n	8016cae <__ssvfiscanf_r+0x8e>
 8016d08:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8016d0c:	2a20      	cmp	r2, #32
 8016d0e:	d8ef      	bhi.n	8016cf0 <__ssvfiscanf_r+0xd0>
 8016d10:	a101      	add	r1, pc, #4	@ (adr r1, 8016d18 <__ssvfiscanf_r+0xf8>)
 8016d12:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8016d16:	bf00      	nop
 8016d18:	08016deb 	.word	0x08016deb
 8016d1c:	08016cf1 	.word	0x08016cf1
 8016d20:	08016cf1 	.word	0x08016cf1
 8016d24:	08016e45 	.word	0x08016e45
 8016d28:	08016cf1 	.word	0x08016cf1
 8016d2c:	08016cf1 	.word	0x08016cf1
 8016d30:	08016cf1 	.word	0x08016cf1
 8016d34:	08016cf1 	.word	0x08016cf1
 8016d38:	08016cf1 	.word	0x08016cf1
 8016d3c:	08016cf1 	.word	0x08016cf1
 8016d40:	08016cf1 	.word	0x08016cf1
 8016d44:	08016e5b 	.word	0x08016e5b
 8016d48:	08016e41 	.word	0x08016e41
 8016d4c:	08016da3 	.word	0x08016da3
 8016d50:	08016da3 	.word	0x08016da3
 8016d54:	08016da3 	.word	0x08016da3
 8016d58:	08016cf1 	.word	0x08016cf1
 8016d5c:	08016dfd 	.word	0x08016dfd
 8016d60:	08016cf1 	.word	0x08016cf1
 8016d64:	08016cf1 	.word	0x08016cf1
 8016d68:	08016cf1 	.word	0x08016cf1
 8016d6c:	08016cf1 	.word	0x08016cf1
 8016d70:	08016e6b 	.word	0x08016e6b
 8016d74:	08016e05 	.word	0x08016e05
 8016d78:	08016de3 	.word	0x08016de3
 8016d7c:	08016cf1 	.word	0x08016cf1
 8016d80:	08016cf1 	.word	0x08016cf1
 8016d84:	08016e67 	.word	0x08016e67
 8016d88:	08016cf1 	.word	0x08016cf1
 8016d8c:	08016e41 	.word	0x08016e41
 8016d90:	08016cf1 	.word	0x08016cf1
 8016d94:	08016cf1 	.word	0x08016cf1
 8016d98:	08016deb 	.word	0x08016deb
 8016d9c:	3b45      	subs	r3, #69	@ 0x45
 8016d9e:	2b02      	cmp	r3, #2
 8016da0:	d8a6      	bhi.n	8016cf0 <__ssvfiscanf_r+0xd0>
 8016da2:	2305      	movs	r3, #5
 8016da4:	e031      	b.n	8016e0a <__ssvfiscanf_r+0x1ea>
 8016da6:	6863      	ldr	r3, [r4, #4]
 8016da8:	2b00      	cmp	r3, #0
 8016daa:	dd0d      	ble.n	8016dc8 <__ssvfiscanf_r+0x1a8>
 8016dac:	6823      	ldr	r3, [r4, #0]
 8016dae:	781a      	ldrb	r2, [r3, #0]
 8016db0:	454a      	cmp	r2, r9
 8016db2:	f040 80a6 	bne.w	8016f02 <__ssvfiscanf_r+0x2e2>
 8016db6:	3301      	adds	r3, #1
 8016db8:	6862      	ldr	r2, [r4, #4]
 8016dba:	6023      	str	r3, [r4, #0]
 8016dbc:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8016dbe:	3a01      	subs	r2, #1
 8016dc0:	3301      	adds	r3, #1
 8016dc2:	6062      	str	r2, [r4, #4]
 8016dc4:	9345      	str	r3, [sp, #276]	@ 0x114
 8016dc6:	e753      	b.n	8016c70 <__ssvfiscanf_r+0x50>
 8016dc8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016dca:	4621      	mov	r1, r4
 8016dcc:	4630      	mov	r0, r6
 8016dce:	4798      	blx	r3
 8016dd0:	2800      	cmp	r0, #0
 8016dd2:	d0eb      	beq.n	8016dac <__ssvfiscanf_r+0x18c>
 8016dd4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8016dd6:	2800      	cmp	r0, #0
 8016dd8:	f040 808b 	bne.w	8016ef2 <__ssvfiscanf_r+0x2d2>
 8016ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8016de0:	e08b      	b.n	8016efa <__ssvfiscanf_r+0x2da>
 8016de2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8016de4:	f042 0220 	orr.w	r2, r2, #32
 8016de8:	9241      	str	r2, [sp, #260]	@ 0x104
 8016dea:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8016dec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8016df0:	9241      	str	r2, [sp, #260]	@ 0x104
 8016df2:	2210      	movs	r2, #16
 8016df4:	2b6e      	cmp	r3, #110	@ 0x6e
 8016df6:	9242      	str	r2, [sp, #264]	@ 0x108
 8016df8:	d902      	bls.n	8016e00 <__ssvfiscanf_r+0x1e0>
 8016dfa:	e005      	b.n	8016e08 <__ssvfiscanf_r+0x1e8>
 8016dfc:	2300      	movs	r3, #0
 8016dfe:	9342      	str	r3, [sp, #264]	@ 0x108
 8016e00:	2303      	movs	r3, #3
 8016e02:	e002      	b.n	8016e0a <__ssvfiscanf_r+0x1ea>
 8016e04:	2308      	movs	r3, #8
 8016e06:	9342      	str	r3, [sp, #264]	@ 0x108
 8016e08:	2304      	movs	r3, #4
 8016e0a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8016e0c:	6863      	ldr	r3, [r4, #4]
 8016e0e:	2b00      	cmp	r3, #0
 8016e10:	dd39      	ble.n	8016e86 <__ssvfiscanf_r+0x266>
 8016e12:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8016e14:	0659      	lsls	r1, r3, #25
 8016e16:	d404      	bmi.n	8016e22 <__ssvfiscanf_r+0x202>
 8016e18:	6823      	ldr	r3, [r4, #0]
 8016e1a:	781a      	ldrb	r2, [r3, #0]
 8016e1c:	5cba      	ldrb	r2, [r7, r2]
 8016e1e:	0712      	lsls	r2, r2, #28
 8016e20:	d438      	bmi.n	8016e94 <__ssvfiscanf_r+0x274>
 8016e22:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8016e24:	2b02      	cmp	r3, #2
 8016e26:	dc47      	bgt.n	8016eb8 <__ssvfiscanf_r+0x298>
 8016e28:	466b      	mov	r3, sp
 8016e2a:	4622      	mov	r2, r4
 8016e2c:	a941      	add	r1, sp, #260	@ 0x104
 8016e2e:	4630      	mov	r0, r6
 8016e30:	f000 f9f8 	bl	8017224 <_scanf_chars>
 8016e34:	2801      	cmp	r0, #1
 8016e36:	d064      	beq.n	8016f02 <__ssvfiscanf_r+0x2e2>
 8016e38:	2802      	cmp	r0, #2
 8016e3a:	f47f af19 	bne.w	8016c70 <__ssvfiscanf_r+0x50>
 8016e3e:	e7c9      	b.n	8016dd4 <__ssvfiscanf_r+0x1b4>
 8016e40:	220a      	movs	r2, #10
 8016e42:	e7d7      	b.n	8016df4 <__ssvfiscanf_r+0x1d4>
 8016e44:	4629      	mov	r1, r5
 8016e46:	4640      	mov	r0, r8
 8016e48:	f000 fb3a 	bl	80174c0 <__sccl>
 8016e4c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8016e4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016e52:	9341      	str	r3, [sp, #260]	@ 0x104
 8016e54:	4605      	mov	r5, r0
 8016e56:	2301      	movs	r3, #1
 8016e58:	e7d7      	b.n	8016e0a <__ssvfiscanf_r+0x1ea>
 8016e5a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8016e5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016e60:	9341      	str	r3, [sp, #260]	@ 0x104
 8016e62:	2300      	movs	r3, #0
 8016e64:	e7d1      	b.n	8016e0a <__ssvfiscanf_r+0x1ea>
 8016e66:	2302      	movs	r3, #2
 8016e68:	e7cf      	b.n	8016e0a <__ssvfiscanf_r+0x1ea>
 8016e6a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8016e6c:	06c3      	lsls	r3, r0, #27
 8016e6e:	f53f aeff 	bmi.w	8016c70 <__ssvfiscanf_r+0x50>
 8016e72:	9b00      	ldr	r3, [sp, #0]
 8016e74:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8016e76:	1d19      	adds	r1, r3, #4
 8016e78:	9100      	str	r1, [sp, #0]
 8016e7a:	681b      	ldr	r3, [r3, #0]
 8016e7c:	07c0      	lsls	r0, r0, #31
 8016e7e:	bf4c      	ite	mi
 8016e80:	801a      	strhmi	r2, [r3, #0]
 8016e82:	601a      	strpl	r2, [r3, #0]
 8016e84:	e6f4      	b.n	8016c70 <__ssvfiscanf_r+0x50>
 8016e86:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016e88:	4621      	mov	r1, r4
 8016e8a:	4630      	mov	r0, r6
 8016e8c:	4798      	blx	r3
 8016e8e:	2800      	cmp	r0, #0
 8016e90:	d0bf      	beq.n	8016e12 <__ssvfiscanf_r+0x1f2>
 8016e92:	e79f      	b.n	8016dd4 <__ssvfiscanf_r+0x1b4>
 8016e94:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8016e96:	3201      	adds	r2, #1
 8016e98:	9245      	str	r2, [sp, #276]	@ 0x114
 8016e9a:	6862      	ldr	r2, [r4, #4]
 8016e9c:	3a01      	subs	r2, #1
 8016e9e:	2a00      	cmp	r2, #0
 8016ea0:	6062      	str	r2, [r4, #4]
 8016ea2:	dd02      	ble.n	8016eaa <__ssvfiscanf_r+0x28a>
 8016ea4:	3301      	adds	r3, #1
 8016ea6:	6023      	str	r3, [r4, #0]
 8016ea8:	e7b6      	b.n	8016e18 <__ssvfiscanf_r+0x1f8>
 8016eaa:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016eac:	4621      	mov	r1, r4
 8016eae:	4630      	mov	r0, r6
 8016eb0:	4798      	blx	r3
 8016eb2:	2800      	cmp	r0, #0
 8016eb4:	d0b0      	beq.n	8016e18 <__ssvfiscanf_r+0x1f8>
 8016eb6:	e78d      	b.n	8016dd4 <__ssvfiscanf_r+0x1b4>
 8016eb8:	2b04      	cmp	r3, #4
 8016eba:	dc0f      	bgt.n	8016edc <__ssvfiscanf_r+0x2bc>
 8016ebc:	466b      	mov	r3, sp
 8016ebe:	4622      	mov	r2, r4
 8016ec0:	a941      	add	r1, sp, #260	@ 0x104
 8016ec2:	4630      	mov	r0, r6
 8016ec4:	f000 fa08 	bl	80172d8 <_scanf_i>
 8016ec8:	e7b4      	b.n	8016e34 <__ssvfiscanf_r+0x214>
 8016eca:	bf00      	nop
 8016ecc:	08016b6d 	.word	0x08016b6d
 8016ed0:	08016be7 	.word	0x08016be7
 8016ed4:	08018027 	.word	0x08018027
 8016ed8:	0801812d 	.word	0x0801812d
 8016edc:	4b0a      	ldr	r3, [pc, #40]	@ (8016f08 <__ssvfiscanf_r+0x2e8>)
 8016ede:	2b00      	cmp	r3, #0
 8016ee0:	f43f aec6 	beq.w	8016c70 <__ssvfiscanf_r+0x50>
 8016ee4:	466b      	mov	r3, sp
 8016ee6:	4622      	mov	r2, r4
 8016ee8:	a941      	add	r1, sp, #260	@ 0x104
 8016eea:	4630      	mov	r0, r6
 8016eec:	f3af 8000 	nop.w
 8016ef0:	e7a0      	b.n	8016e34 <__ssvfiscanf_r+0x214>
 8016ef2:	89a3      	ldrh	r3, [r4, #12]
 8016ef4:	065b      	lsls	r3, r3, #25
 8016ef6:	f53f af71 	bmi.w	8016ddc <__ssvfiscanf_r+0x1bc>
 8016efa:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8016efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016f02:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8016f04:	e7f9      	b.n	8016efa <__ssvfiscanf_r+0x2da>
 8016f06:	bf00      	nop
 8016f08:	00000000 	.word	0x00000000

08016f0c <_printf_common>:
 8016f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016f10:	4616      	mov	r6, r2
 8016f12:	4698      	mov	r8, r3
 8016f14:	688a      	ldr	r2, [r1, #8]
 8016f16:	690b      	ldr	r3, [r1, #16]
 8016f18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016f1c:	4293      	cmp	r3, r2
 8016f1e:	bfb8      	it	lt
 8016f20:	4613      	movlt	r3, r2
 8016f22:	6033      	str	r3, [r6, #0]
 8016f24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016f28:	4607      	mov	r7, r0
 8016f2a:	460c      	mov	r4, r1
 8016f2c:	b10a      	cbz	r2, 8016f32 <_printf_common+0x26>
 8016f2e:	3301      	adds	r3, #1
 8016f30:	6033      	str	r3, [r6, #0]
 8016f32:	6823      	ldr	r3, [r4, #0]
 8016f34:	0699      	lsls	r1, r3, #26
 8016f36:	bf42      	ittt	mi
 8016f38:	6833      	ldrmi	r3, [r6, #0]
 8016f3a:	3302      	addmi	r3, #2
 8016f3c:	6033      	strmi	r3, [r6, #0]
 8016f3e:	6825      	ldr	r5, [r4, #0]
 8016f40:	f015 0506 	ands.w	r5, r5, #6
 8016f44:	d106      	bne.n	8016f54 <_printf_common+0x48>
 8016f46:	f104 0a19 	add.w	sl, r4, #25
 8016f4a:	68e3      	ldr	r3, [r4, #12]
 8016f4c:	6832      	ldr	r2, [r6, #0]
 8016f4e:	1a9b      	subs	r3, r3, r2
 8016f50:	42ab      	cmp	r3, r5
 8016f52:	dc26      	bgt.n	8016fa2 <_printf_common+0x96>
 8016f54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8016f58:	6822      	ldr	r2, [r4, #0]
 8016f5a:	3b00      	subs	r3, #0
 8016f5c:	bf18      	it	ne
 8016f5e:	2301      	movne	r3, #1
 8016f60:	0692      	lsls	r2, r2, #26
 8016f62:	d42b      	bmi.n	8016fbc <_printf_common+0xb0>
 8016f64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8016f68:	4641      	mov	r1, r8
 8016f6a:	4638      	mov	r0, r7
 8016f6c:	47c8      	blx	r9
 8016f6e:	3001      	adds	r0, #1
 8016f70:	d01e      	beq.n	8016fb0 <_printf_common+0xa4>
 8016f72:	6823      	ldr	r3, [r4, #0]
 8016f74:	6922      	ldr	r2, [r4, #16]
 8016f76:	f003 0306 	and.w	r3, r3, #6
 8016f7a:	2b04      	cmp	r3, #4
 8016f7c:	bf02      	ittt	eq
 8016f7e:	68e5      	ldreq	r5, [r4, #12]
 8016f80:	6833      	ldreq	r3, [r6, #0]
 8016f82:	1aed      	subeq	r5, r5, r3
 8016f84:	68a3      	ldr	r3, [r4, #8]
 8016f86:	bf0c      	ite	eq
 8016f88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016f8c:	2500      	movne	r5, #0
 8016f8e:	4293      	cmp	r3, r2
 8016f90:	bfc4      	itt	gt
 8016f92:	1a9b      	subgt	r3, r3, r2
 8016f94:	18ed      	addgt	r5, r5, r3
 8016f96:	2600      	movs	r6, #0
 8016f98:	341a      	adds	r4, #26
 8016f9a:	42b5      	cmp	r5, r6
 8016f9c:	d11a      	bne.n	8016fd4 <_printf_common+0xc8>
 8016f9e:	2000      	movs	r0, #0
 8016fa0:	e008      	b.n	8016fb4 <_printf_common+0xa8>
 8016fa2:	2301      	movs	r3, #1
 8016fa4:	4652      	mov	r2, sl
 8016fa6:	4641      	mov	r1, r8
 8016fa8:	4638      	mov	r0, r7
 8016faa:	47c8      	blx	r9
 8016fac:	3001      	adds	r0, #1
 8016fae:	d103      	bne.n	8016fb8 <_printf_common+0xac>
 8016fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8016fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016fb8:	3501      	adds	r5, #1
 8016fba:	e7c6      	b.n	8016f4a <_printf_common+0x3e>
 8016fbc:	18e1      	adds	r1, r4, r3
 8016fbe:	1c5a      	adds	r2, r3, #1
 8016fc0:	2030      	movs	r0, #48	@ 0x30
 8016fc2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8016fc6:	4422      	add	r2, r4
 8016fc8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8016fcc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8016fd0:	3302      	adds	r3, #2
 8016fd2:	e7c7      	b.n	8016f64 <_printf_common+0x58>
 8016fd4:	2301      	movs	r3, #1
 8016fd6:	4622      	mov	r2, r4
 8016fd8:	4641      	mov	r1, r8
 8016fda:	4638      	mov	r0, r7
 8016fdc:	47c8      	blx	r9
 8016fde:	3001      	adds	r0, #1
 8016fe0:	d0e6      	beq.n	8016fb0 <_printf_common+0xa4>
 8016fe2:	3601      	adds	r6, #1
 8016fe4:	e7d9      	b.n	8016f9a <_printf_common+0x8e>
	...

08016fe8 <_printf_i>:
 8016fe8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016fec:	7e0f      	ldrb	r7, [r1, #24]
 8016fee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8016ff0:	2f78      	cmp	r7, #120	@ 0x78
 8016ff2:	4691      	mov	r9, r2
 8016ff4:	4680      	mov	r8, r0
 8016ff6:	460c      	mov	r4, r1
 8016ff8:	469a      	mov	sl, r3
 8016ffa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8016ffe:	d807      	bhi.n	8017010 <_printf_i+0x28>
 8017000:	2f62      	cmp	r7, #98	@ 0x62
 8017002:	d80a      	bhi.n	801701a <_printf_i+0x32>
 8017004:	2f00      	cmp	r7, #0
 8017006:	f000 80d1 	beq.w	80171ac <_printf_i+0x1c4>
 801700a:	2f58      	cmp	r7, #88	@ 0x58
 801700c:	f000 80b8 	beq.w	8017180 <_printf_i+0x198>
 8017010:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017014:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8017018:	e03a      	b.n	8017090 <_printf_i+0xa8>
 801701a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801701e:	2b15      	cmp	r3, #21
 8017020:	d8f6      	bhi.n	8017010 <_printf_i+0x28>
 8017022:	a101      	add	r1, pc, #4	@ (adr r1, 8017028 <_printf_i+0x40>)
 8017024:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017028:	08017081 	.word	0x08017081
 801702c:	08017095 	.word	0x08017095
 8017030:	08017011 	.word	0x08017011
 8017034:	08017011 	.word	0x08017011
 8017038:	08017011 	.word	0x08017011
 801703c:	08017011 	.word	0x08017011
 8017040:	08017095 	.word	0x08017095
 8017044:	08017011 	.word	0x08017011
 8017048:	08017011 	.word	0x08017011
 801704c:	08017011 	.word	0x08017011
 8017050:	08017011 	.word	0x08017011
 8017054:	08017193 	.word	0x08017193
 8017058:	080170bf 	.word	0x080170bf
 801705c:	0801714d 	.word	0x0801714d
 8017060:	08017011 	.word	0x08017011
 8017064:	08017011 	.word	0x08017011
 8017068:	080171b5 	.word	0x080171b5
 801706c:	08017011 	.word	0x08017011
 8017070:	080170bf 	.word	0x080170bf
 8017074:	08017011 	.word	0x08017011
 8017078:	08017011 	.word	0x08017011
 801707c:	08017155 	.word	0x08017155
 8017080:	6833      	ldr	r3, [r6, #0]
 8017082:	1d1a      	adds	r2, r3, #4
 8017084:	681b      	ldr	r3, [r3, #0]
 8017086:	6032      	str	r2, [r6, #0]
 8017088:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801708c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8017090:	2301      	movs	r3, #1
 8017092:	e09c      	b.n	80171ce <_printf_i+0x1e6>
 8017094:	6833      	ldr	r3, [r6, #0]
 8017096:	6820      	ldr	r0, [r4, #0]
 8017098:	1d19      	adds	r1, r3, #4
 801709a:	6031      	str	r1, [r6, #0]
 801709c:	0606      	lsls	r6, r0, #24
 801709e:	d501      	bpl.n	80170a4 <_printf_i+0xbc>
 80170a0:	681d      	ldr	r5, [r3, #0]
 80170a2:	e003      	b.n	80170ac <_printf_i+0xc4>
 80170a4:	0645      	lsls	r5, r0, #25
 80170a6:	d5fb      	bpl.n	80170a0 <_printf_i+0xb8>
 80170a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80170ac:	2d00      	cmp	r5, #0
 80170ae:	da03      	bge.n	80170b8 <_printf_i+0xd0>
 80170b0:	232d      	movs	r3, #45	@ 0x2d
 80170b2:	426d      	negs	r5, r5
 80170b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80170b8:	4858      	ldr	r0, [pc, #352]	@ (801721c <_printf_i+0x234>)
 80170ba:	230a      	movs	r3, #10
 80170bc:	e011      	b.n	80170e2 <_printf_i+0xfa>
 80170be:	6821      	ldr	r1, [r4, #0]
 80170c0:	6833      	ldr	r3, [r6, #0]
 80170c2:	0608      	lsls	r0, r1, #24
 80170c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80170c8:	d402      	bmi.n	80170d0 <_printf_i+0xe8>
 80170ca:	0649      	lsls	r1, r1, #25
 80170cc:	bf48      	it	mi
 80170ce:	b2ad      	uxthmi	r5, r5
 80170d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80170d2:	4852      	ldr	r0, [pc, #328]	@ (801721c <_printf_i+0x234>)
 80170d4:	6033      	str	r3, [r6, #0]
 80170d6:	bf14      	ite	ne
 80170d8:	230a      	movne	r3, #10
 80170da:	2308      	moveq	r3, #8
 80170dc:	2100      	movs	r1, #0
 80170de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80170e2:	6866      	ldr	r6, [r4, #4]
 80170e4:	60a6      	str	r6, [r4, #8]
 80170e6:	2e00      	cmp	r6, #0
 80170e8:	db05      	blt.n	80170f6 <_printf_i+0x10e>
 80170ea:	6821      	ldr	r1, [r4, #0]
 80170ec:	432e      	orrs	r6, r5
 80170ee:	f021 0104 	bic.w	r1, r1, #4
 80170f2:	6021      	str	r1, [r4, #0]
 80170f4:	d04b      	beq.n	801718e <_printf_i+0x1a6>
 80170f6:	4616      	mov	r6, r2
 80170f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80170fc:	fb03 5711 	mls	r7, r3, r1, r5
 8017100:	5dc7      	ldrb	r7, [r0, r7]
 8017102:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8017106:	462f      	mov	r7, r5
 8017108:	42bb      	cmp	r3, r7
 801710a:	460d      	mov	r5, r1
 801710c:	d9f4      	bls.n	80170f8 <_printf_i+0x110>
 801710e:	2b08      	cmp	r3, #8
 8017110:	d10b      	bne.n	801712a <_printf_i+0x142>
 8017112:	6823      	ldr	r3, [r4, #0]
 8017114:	07df      	lsls	r7, r3, #31
 8017116:	d508      	bpl.n	801712a <_printf_i+0x142>
 8017118:	6923      	ldr	r3, [r4, #16]
 801711a:	6861      	ldr	r1, [r4, #4]
 801711c:	4299      	cmp	r1, r3
 801711e:	bfde      	ittt	le
 8017120:	2330      	movle	r3, #48	@ 0x30
 8017122:	f806 3c01 	strble.w	r3, [r6, #-1]
 8017126:	f106 36ff 	addle.w	r6, r6, #4294967295
 801712a:	1b92      	subs	r2, r2, r6
 801712c:	6122      	str	r2, [r4, #16]
 801712e:	f8cd a000 	str.w	sl, [sp]
 8017132:	464b      	mov	r3, r9
 8017134:	aa03      	add	r2, sp, #12
 8017136:	4621      	mov	r1, r4
 8017138:	4640      	mov	r0, r8
 801713a:	f7ff fee7 	bl	8016f0c <_printf_common>
 801713e:	3001      	adds	r0, #1
 8017140:	d14a      	bne.n	80171d8 <_printf_i+0x1f0>
 8017142:	f04f 30ff 	mov.w	r0, #4294967295
 8017146:	b004      	add	sp, #16
 8017148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801714c:	6823      	ldr	r3, [r4, #0]
 801714e:	f043 0320 	orr.w	r3, r3, #32
 8017152:	6023      	str	r3, [r4, #0]
 8017154:	4832      	ldr	r0, [pc, #200]	@ (8017220 <_printf_i+0x238>)
 8017156:	2778      	movs	r7, #120	@ 0x78
 8017158:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801715c:	6823      	ldr	r3, [r4, #0]
 801715e:	6831      	ldr	r1, [r6, #0]
 8017160:	061f      	lsls	r7, r3, #24
 8017162:	f851 5b04 	ldr.w	r5, [r1], #4
 8017166:	d402      	bmi.n	801716e <_printf_i+0x186>
 8017168:	065f      	lsls	r7, r3, #25
 801716a:	bf48      	it	mi
 801716c:	b2ad      	uxthmi	r5, r5
 801716e:	6031      	str	r1, [r6, #0]
 8017170:	07d9      	lsls	r1, r3, #31
 8017172:	bf44      	itt	mi
 8017174:	f043 0320 	orrmi.w	r3, r3, #32
 8017178:	6023      	strmi	r3, [r4, #0]
 801717a:	b11d      	cbz	r5, 8017184 <_printf_i+0x19c>
 801717c:	2310      	movs	r3, #16
 801717e:	e7ad      	b.n	80170dc <_printf_i+0xf4>
 8017180:	4826      	ldr	r0, [pc, #152]	@ (801721c <_printf_i+0x234>)
 8017182:	e7e9      	b.n	8017158 <_printf_i+0x170>
 8017184:	6823      	ldr	r3, [r4, #0]
 8017186:	f023 0320 	bic.w	r3, r3, #32
 801718a:	6023      	str	r3, [r4, #0]
 801718c:	e7f6      	b.n	801717c <_printf_i+0x194>
 801718e:	4616      	mov	r6, r2
 8017190:	e7bd      	b.n	801710e <_printf_i+0x126>
 8017192:	6833      	ldr	r3, [r6, #0]
 8017194:	6825      	ldr	r5, [r4, #0]
 8017196:	6961      	ldr	r1, [r4, #20]
 8017198:	1d18      	adds	r0, r3, #4
 801719a:	6030      	str	r0, [r6, #0]
 801719c:	062e      	lsls	r6, r5, #24
 801719e:	681b      	ldr	r3, [r3, #0]
 80171a0:	d501      	bpl.n	80171a6 <_printf_i+0x1be>
 80171a2:	6019      	str	r1, [r3, #0]
 80171a4:	e002      	b.n	80171ac <_printf_i+0x1c4>
 80171a6:	0668      	lsls	r0, r5, #25
 80171a8:	d5fb      	bpl.n	80171a2 <_printf_i+0x1ba>
 80171aa:	8019      	strh	r1, [r3, #0]
 80171ac:	2300      	movs	r3, #0
 80171ae:	6123      	str	r3, [r4, #16]
 80171b0:	4616      	mov	r6, r2
 80171b2:	e7bc      	b.n	801712e <_printf_i+0x146>
 80171b4:	6833      	ldr	r3, [r6, #0]
 80171b6:	1d1a      	adds	r2, r3, #4
 80171b8:	6032      	str	r2, [r6, #0]
 80171ba:	681e      	ldr	r6, [r3, #0]
 80171bc:	6862      	ldr	r2, [r4, #4]
 80171be:	2100      	movs	r1, #0
 80171c0:	4630      	mov	r0, r6
 80171c2:	f7e9 f81d 	bl	8000200 <memchr>
 80171c6:	b108      	cbz	r0, 80171cc <_printf_i+0x1e4>
 80171c8:	1b80      	subs	r0, r0, r6
 80171ca:	6060      	str	r0, [r4, #4]
 80171cc:	6863      	ldr	r3, [r4, #4]
 80171ce:	6123      	str	r3, [r4, #16]
 80171d0:	2300      	movs	r3, #0
 80171d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80171d6:	e7aa      	b.n	801712e <_printf_i+0x146>
 80171d8:	6923      	ldr	r3, [r4, #16]
 80171da:	4632      	mov	r2, r6
 80171dc:	4649      	mov	r1, r9
 80171de:	4640      	mov	r0, r8
 80171e0:	47d0      	blx	sl
 80171e2:	3001      	adds	r0, #1
 80171e4:	d0ad      	beq.n	8017142 <_printf_i+0x15a>
 80171e6:	6823      	ldr	r3, [r4, #0]
 80171e8:	079b      	lsls	r3, r3, #30
 80171ea:	d413      	bmi.n	8017214 <_printf_i+0x22c>
 80171ec:	68e0      	ldr	r0, [r4, #12]
 80171ee:	9b03      	ldr	r3, [sp, #12]
 80171f0:	4298      	cmp	r0, r3
 80171f2:	bfb8      	it	lt
 80171f4:	4618      	movlt	r0, r3
 80171f6:	e7a6      	b.n	8017146 <_printf_i+0x15e>
 80171f8:	2301      	movs	r3, #1
 80171fa:	4632      	mov	r2, r6
 80171fc:	4649      	mov	r1, r9
 80171fe:	4640      	mov	r0, r8
 8017200:	47d0      	blx	sl
 8017202:	3001      	adds	r0, #1
 8017204:	d09d      	beq.n	8017142 <_printf_i+0x15a>
 8017206:	3501      	adds	r5, #1
 8017208:	68e3      	ldr	r3, [r4, #12]
 801720a:	9903      	ldr	r1, [sp, #12]
 801720c:	1a5b      	subs	r3, r3, r1
 801720e:	42ab      	cmp	r3, r5
 8017210:	dcf2      	bgt.n	80171f8 <_printf_i+0x210>
 8017212:	e7eb      	b.n	80171ec <_printf_i+0x204>
 8017214:	2500      	movs	r5, #0
 8017216:	f104 0619 	add.w	r6, r4, #25
 801721a:	e7f5      	b.n	8017208 <_printf_i+0x220>
 801721c:	08018138 	.word	0x08018138
 8017220:	08018149 	.word	0x08018149

08017224 <_scanf_chars>:
 8017224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017228:	4615      	mov	r5, r2
 801722a:	688a      	ldr	r2, [r1, #8]
 801722c:	4680      	mov	r8, r0
 801722e:	460c      	mov	r4, r1
 8017230:	b932      	cbnz	r2, 8017240 <_scanf_chars+0x1c>
 8017232:	698a      	ldr	r2, [r1, #24]
 8017234:	2a00      	cmp	r2, #0
 8017236:	bf14      	ite	ne
 8017238:	f04f 32ff 	movne.w	r2, #4294967295
 801723c:	2201      	moveq	r2, #1
 801723e:	608a      	str	r2, [r1, #8]
 8017240:	6822      	ldr	r2, [r4, #0]
 8017242:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80172d4 <_scanf_chars+0xb0>
 8017246:	06d1      	lsls	r1, r2, #27
 8017248:	bf5f      	itttt	pl
 801724a:	681a      	ldrpl	r2, [r3, #0]
 801724c:	1d11      	addpl	r1, r2, #4
 801724e:	6019      	strpl	r1, [r3, #0]
 8017250:	6816      	ldrpl	r6, [r2, #0]
 8017252:	2700      	movs	r7, #0
 8017254:	69a0      	ldr	r0, [r4, #24]
 8017256:	b188      	cbz	r0, 801727c <_scanf_chars+0x58>
 8017258:	2801      	cmp	r0, #1
 801725a:	d107      	bne.n	801726c <_scanf_chars+0x48>
 801725c:	682b      	ldr	r3, [r5, #0]
 801725e:	781a      	ldrb	r2, [r3, #0]
 8017260:	6963      	ldr	r3, [r4, #20]
 8017262:	5c9b      	ldrb	r3, [r3, r2]
 8017264:	b953      	cbnz	r3, 801727c <_scanf_chars+0x58>
 8017266:	2f00      	cmp	r7, #0
 8017268:	d031      	beq.n	80172ce <_scanf_chars+0xaa>
 801726a:	e022      	b.n	80172b2 <_scanf_chars+0x8e>
 801726c:	2802      	cmp	r0, #2
 801726e:	d120      	bne.n	80172b2 <_scanf_chars+0x8e>
 8017270:	682b      	ldr	r3, [r5, #0]
 8017272:	781b      	ldrb	r3, [r3, #0]
 8017274:	f819 3003 	ldrb.w	r3, [r9, r3]
 8017278:	071b      	lsls	r3, r3, #28
 801727a:	d41a      	bmi.n	80172b2 <_scanf_chars+0x8e>
 801727c:	6823      	ldr	r3, [r4, #0]
 801727e:	06da      	lsls	r2, r3, #27
 8017280:	bf5e      	ittt	pl
 8017282:	682b      	ldrpl	r3, [r5, #0]
 8017284:	781b      	ldrbpl	r3, [r3, #0]
 8017286:	f806 3b01 	strbpl.w	r3, [r6], #1
 801728a:	682a      	ldr	r2, [r5, #0]
 801728c:	686b      	ldr	r3, [r5, #4]
 801728e:	3201      	adds	r2, #1
 8017290:	602a      	str	r2, [r5, #0]
 8017292:	68a2      	ldr	r2, [r4, #8]
 8017294:	3b01      	subs	r3, #1
 8017296:	3a01      	subs	r2, #1
 8017298:	606b      	str	r3, [r5, #4]
 801729a:	3701      	adds	r7, #1
 801729c:	60a2      	str	r2, [r4, #8]
 801729e:	b142      	cbz	r2, 80172b2 <_scanf_chars+0x8e>
 80172a0:	2b00      	cmp	r3, #0
 80172a2:	dcd7      	bgt.n	8017254 <_scanf_chars+0x30>
 80172a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80172a8:	4629      	mov	r1, r5
 80172aa:	4640      	mov	r0, r8
 80172ac:	4798      	blx	r3
 80172ae:	2800      	cmp	r0, #0
 80172b0:	d0d0      	beq.n	8017254 <_scanf_chars+0x30>
 80172b2:	6823      	ldr	r3, [r4, #0]
 80172b4:	f013 0310 	ands.w	r3, r3, #16
 80172b8:	d105      	bne.n	80172c6 <_scanf_chars+0xa2>
 80172ba:	68e2      	ldr	r2, [r4, #12]
 80172bc:	3201      	adds	r2, #1
 80172be:	60e2      	str	r2, [r4, #12]
 80172c0:	69a2      	ldr	r2, [r4, #24]
 80172c2:	b102      	cbz	r2, 80172c6 <_scanf_chars+0xa2>
 80172c4:	7033      	strb	r3, [r6, #0]
 80172c6:	6923      	ldr	r3, [r4, #16]
 80172c8:	443b      	add	r3, r7
 80172ca:	6123      	str	r3, [r4, #16]
 80172cc:	2000      	movs	r0, #0
 80172ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80172d2:	bf00      	nop
 80172d4:	08018027 	.word	0x08018027

080172d8 <_scanf_i>:
 80172d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80172dc:	4698      	mov	r8, r3
 80172de:	4b74      	ldr	r3, [pc, #464]	@ (80174b0 <_scanf_i+0x1d8>)
 80172e0:	460c      	mov	r4, r1
 80172e2:	4682      	mov	sl, r0
 80172e4:	4616      	mov	r6, r2
 80172e6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80172ea:	b087      	sub	sp, #28
 80172ec:	ab03      	add	r3, sp, #12
 80172ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80172f2:	4b70      	ldr	r3, [pc, #448]	@ (80174b4 <_scanf_i+0x1dc>)
 80172f4:	69a1      	ldr	r1, [r4, #24]
 80172f6:	4a70      	ldr	r2, [pc, #448]	@ (80174b8 <_scanf_i+0x1e0>)
 80172f8:	2903      	cmp	r1, #3
 80172fa:	bf08      	it	eq
 80172fc:	461a      	moveq	r2, r3
 80172fe:	68a3      	ldr	r3, [r4, #8]
 8017300:	9201      	str	r2, [sp, #4]
 8017302:	1e5a      	subs	r2, r3, #1
 8017304:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8017308:	bf88      	it	hi
 801730a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801730e:	4627      	mov	r7, r4
 8017310:	bf82      	ittt	hi
 8017312:	eb03 0905 	addhi.w	r9, r3, r5
 8017316:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801731a:	60a3      	strhi	r3, [r4, #8]
 801731c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8017320:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8017324:	bf98      	it	ls
 8017326:	f04f 0900 	movls.w	r9, #0
 801732a:	6023      	str	r3, [r4, #0]
 801732c:	463d      	mov	r5, r7
 801732e:	f04f 0b00 	mov.w	fp, #0
 8017332:	6831      	ldr	r1, [r6, #0]
 8017334:	ab03      	add	r3, sp, #12
 8017336:	7809      	ldrb	r1, [r1, #0]
 8017338:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801733c:	2202      	movs	r2, #2
 801733e:	f7e8 ff5f 	bl	8000200 <memchr>
 8017342:	b328      	cbz	r0, 8017390 <_scanf_i+0xb8>
 8017344:	f1bb 0f01 	cmp.w	fp, #1
 8017348:	d159      	bne.n	80173fe <_scanf_i+0x126>
 801734a:	6862      	ldr	r2, [r4, #4]
 801734c:	b92a      	cbnz	r2, 801735a <_scanf_i+0x82>
 801734e:	6822      	ldr	r2, [r4, #0]
 8017350:	2108      	movs	r1, #8
 8017352:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8017356:	6061      	str	r1, [r4, #4]
 8017358:	6022      	str	r2, [r4, #0]
 801735a:	6822      	ldr	r2, [r4, #0]
 801735c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8017360:	6022      	str	r2, [r4, #0]
 8017362:	68a2      	ldr	r2, [r4, #8]
 8017364:	1e51      	subs	r1, r2, #1
 8017366:	60a1      	str	r1, [r4, #8]
 8017368:	b192      	cbz	r2, 8017390 <_scanf_i+0xb8>
 801736a:	6832      	ldr	r2, [r6, #0]
 801736c:	1c51      	adds	r1, r2, #1
 801736e:	6031      	str	r1, [r6, #0]
 8017370:	7812      	ldrb	r2, [r2, #0]
 8017372:	f805 2b01 	strb.w	r2, [r5], #1
 8017376:	6872      	ldr	r2, [r6, #4]
 8017378:	3a01      	subs	r2, #1
 801737a:	2a00      	cmp	r2, #0
 801737c:	6072      	str	r2, [r6, #4]
 801737e:	dc07      	bgt.n	8017390 <_scanf_i+0xb8>
 8017380:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8017384:	4631      	mov	r1, r6
 8017386:	4650      	mov	r0, sl
 8017388:	4790      	blx	r2
 801738a:	2800      	cmp	r0, #0
 801738c:	f040 8085 	bne.w	801749a <_scanf_i+0x1c2>
 8017390:	f10b 0b01 	add.w	fp, fp, #1
 8017394:	f1bb 0f03 	cmp.w	fp, #3
 8017398:	d1cb      	bne.n	8017332 <_scanf_i+0x5a>
 801739a:	6863      	ldr	r3, [r4, #4]
 801739c:	b90b      	cbnz	r3, 80173a2 <_scanf_i+0xca>
 801739e:	230a      	movs	r3, #10
 80173a0:	6063      	str	r3, [r4, #4]
 80173a2:	6863      	ldr	r3, [r4, #4]
 80173a4:	4945      	ldr	r1, [pc, #276]	@ (80174bc <_scanf_i+0x1e4>)
 80173a6:	6960      	ldr	r0, [r4, #20]
 80173a8:	1ac9      	subs	r1, r1, r3
 80173aa:	f000 f889 	bl	80174c0 <__sccl>
 80173ae:	f04f 0b00 	mov.w	fp, #0
 80173b2:	68a3      	ldr	r3, [r4, #8]
 80173b4:	6822      	ldr	r2, [r4, #0]
 80173b6:	2b00      	cmp	r3, #0
 80173b8:	d03d      	beq.n	8017436 <_scanf_i+0x15e>
 80173ba:	6831      	ldr	r1, [r6, #0]
 80173bc:	6960      	ldr	r0, [r4, #20]
 80173be:	f891 c000 	ldrb.w	ip, [r1]
 80173c2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80173c6:	2800      	cmp	r0, #0
 80173c8:	d035      	beq.n	8017436 <_scanf_i+0x15e>
 80173ca:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80173ce:	d124      	bne.n	801741a <_scanf_i+0x142>
 80173d0:	0510      	lsls	r0, r2, #20
 80173d2:	d522      	bpl.n	801741a <_scanf_i+0x142>
 80173d4:	f10b 0b01 	add.w	fp, fp, #1
 80173d8:	f1b9 0f00 	cmp.w	r9, #0
 80173dc:	d003      	beq.n	80173e6 <_scanf_i+0x10e>
 80173de:	3301      	adds	r3, #1
 80173e0:	f109 39ff 	add.w	r9, r9, #4294967295
 80173e4:	60a3      	str	r3, [r4, #8]
 80173e6:	6873      	ldr	r3, [r6, #4]
 80173e8:	3b01      	subs	r3, #1
 80173ea:	2b00      	cmp	r3, #0
 80173ec:	6073      	str	r3, [r6, #4]
 80173ee:	dd1b      	ble.n	8017428 <_scanf_i+0x150>
 80173f0:	6833      	ldr	r3, [r6, #0]
 80173f2:	3301      	adds	r3, #1
 80173f4:	6033      	str	r3, [r6, #0]
 80173f6:	68a3      	ldr	r3, [r4, #8]
 80173f8:	3b01      	subs	r3, #1
 80173fa:	60a3      	str	r3, [r4, #8]
 80173fc:	e7d9      	b.n	80173b2 <_scanf_i+0xda>
 80173fe:	f1bb 0f02 	cmp.w	fp, #2
 8017402:	d1ae      	bne.n	8017362 <_scanf_i+0x8a>
 8017404:	6822      	ldr	r2, [r4, #0]
 8017406:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801740a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801740e:	d1c4      	bne.n	801739a <_scanf_i+0xc2>
 8017410:	2110      	movs	r1, #16
 8017412:	6061      	str	r1, [r4, #4]
 8017414:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8017418:	e7a2      	b.n	8017360 <_scanf_i+0x88>
 801741a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801741e:	6022      	str	r2, [r4, #0]
 8017420:	780b      	ldrb	r3, [r1, #0]
 8017422:	f805 3b01 	strb.w	r3, [r5], #1
 8017426:	e7de      	b.n	80173e6 <_scanf_i+0x10e>
 8017428:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801742c:	4631      	mov	r1, r6
 801742e:	4650      	mov	r0, sl
 8017430:	4798      	blx	r3
 8017432:	2800      	cmp	r0, #0
 8017434:	d0df      	beq.n	80173f6 <_scanf_i+0x11e>
 8017436:	6823      	ldr	r3, [r4, #0]
 8017438:	05d9      	lsls	r1, r3, #23
 801743a:	d50d      	bpl.n	8017458 <_scanf_i+0x180>
 801743c:	42bd      	cmp	r5, r7
 801743e:	d909      	bls.n	8017454 <_scanf_i+0x17c>
 8017440:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8017444:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8017448:	4632      	mov	r2, r6
 801744a:	4650      	mov	r0, sl
 801744c:	4798      	blx	r3
 801744e:	f105 39ff 	add.w	r9, r5, #4294967295
 8017452:	464d      	mov	r5, r9
 8017454:	42bd      	cmp	r5, r7
 8017456:	d028      	beq.n	80174aa <_scanf_i+0x1d2>
 8017458:	6822      	ldr	r2, [r4, #0]
 801745a:	f012 0210 	ands.w	r2, r2, #16
 801745e:	d113      	bne.n	8017488 <_scanf_i+0x1b0>
 8017460:	702a      	strb	r2, [r5, #0]
 8017462:	6863      	ldr	r3, [r4, #4]
 8017464:	9e01      	ldr	r6, [sp, #4]
 8017466:	4639      	mov	r1, r7
 8017468:	4650      	mov	r0, sl
 801746a:	47b0      	blx	r6
 801746c:	f8d8 3000 	ldr.w	r3, [r8]
 8017470:	6821      	ldr	r1, [r4, #0]
 8017472:	1d1a      	adds	r2, r3, #4
 8017474:	f8c8 2000 	str.w	r2, [r8]
 8017478:	f011 0f20 	tst.w	r1, #32
 801747c:	681b      	ldr	r3, [r3, #0]
 801747e:	d00f      	beq.n	80174a0 <_scanf_i+0x1c8>
 8017480:	6018      	str	r0, [r3, #0]
 8017482:	68e3      	ldr	r3, [r4, #12]
 8017484:	3301      	adds	r3, #1
 8017486:	60e3      	str	r3, [r4, #12]
 8017488:	6923      	ldr	r3, [r4, #16]
 801748a:	1bed      	subs	r5, r5, r7
 801748c:	445d      	add	r5, fp
 801748e:	442b      	add	r3, r5
 8017490:	6123      	str	r3, [r4, #16]
 8017492:	2000      	movs	r0, #0
 8017494:	b007      	add	sp, #28
 8017496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801749a:	f04f 0b00 	mov.w	fp, #0
 801749e:	e7ca      	b.n	8017436 <_scanf_i+0x15e>
 80174a0:	07ca      	lsls	r2, r1, #31
 80174a2:	bf4c      	ite	mi
 80174a4:	8018      	strhmi	r0, [r3, #0]
 80174a6:	6018      	strpl	r0, [r3, #0]
 80174a8:	e7eb      	b.n	8017482 <_scanf_i+0x1aa>
 80174aa:	2001      	movs	r0, #1
 80174ac:	e7f2      	b.n	8017494 <_scanf_i+0x1bc>
 80174ae:	bf00      	nop
 80174b0:	08017c7c 	.word	0x08017c7c
 80174b4:	080164d1 	.word	0x080164d1
 80174b8:	08017735 	.word	0x08017735
 80174bc:	0801816a 	.word	0x0801816a

080174c0 <__sccl>:
 80174c0:	b570      	push	{r4, r5, r6, lr}
 80174c2:	780b      	ldrb	r3, [r1, #0]
 80174c4:	4604      	mov	r4, r0
 80174c6:	2b5e      	cmp	r3, #94	@ 0x5e
 80174c8:	bf0b      	itete	eq
 80174ca:	784b      	ldrbeq	r3, [r1, #1]
 80174cc:	1c4a      	addne	r2, r1, #1
 80174ce:	1c8a      	addeq	r2, r1, #2
 80174d0:	2100      	movne	r1, #0
 80174d2:	bf08      	it	eq
 80174d4:	2101      	moveq	r1, #1
 80174d6:	3801      	subs	r0, #1
 80174d8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80174dc:	f800 1f01 	strb.w	r1, [r0, #1]!
 80174e0:	42a8      	cmp	r0, r5
 80174e2:	d1fb      	bne.n	80174dc <__sccl+0x1c>
 80174e4:	b90b      	cbnz	r3, 80174ea <__sccl+0x2a>
 80174e6:	1e50      	subs	r0, r2, #1
 80174e8:	bd70      	pop	{r4, r5, r6, pc}
 80174ea:	f081 0101 	eor.w	r1, r1, #1
 80174ee:	54e1      	strb	r1, [r4, r3]
 80174f0:	4610      	mov	r0, r2
 80174f2:	4602      	mov	r2, r0
 80174f4:	f812 5b01 	ldrb.w	r5, [r2], #1
 80174f8:	2d2d      	cmp	r5, #45	@ 0x2d
 80174fa:	d005      	beq.n	8017508 <__sccl+0x48>
 80174fc:	2d5d      	cmp	r5, #93	@ 0x5d
 80174fe:	d016      	beq.n	801752e <__sccl+0x6e>
 8017500:	2d00      	cmp	r5, #0
 8017502:	d0f1      	beq.n	80174e8 <__sccl+0x28>
 8017504:	462b      	mov	r3, r5
 8017506:	e7f2      	b.n	80174ee <__sccl+0x2e>
 8017508:	7846      	ldrb	r6, [r0, #1]
 801750a:	2e5d      	cmp	r6, #93	@ 0x5d
 801750c:	d0fa      	beq.n	8017504 <__sccl+0x44>
 801750e:	42b3      	cmp	r3, r6
 8017510:	dcf8      	bgt.n	8017504 <__sccl+0x44>
 8017512:	3002      	adds	r0, #2
 8017514:	461a      	mov	r2, r3
 8017516:	3201      	adds	r2, #1
 8017518:	4296      	cmp	r6, r2
 801751a:	54a1      	strb	r1, [r4, r2]
 801751c:	dcfb      	bgt.n	8017516 <__sccl+0x56>
 801751e:	1af2      	subs	r2, r6, r3
 8017520:	3a01      	subs	r2, #1
 8017522:	1c5d      	adds	r5, r3, #1
 8017524:	42b3      	cmp	r3, r6
 8017526:	bfa8      	it	ge
 8017528:	2200      	movge	r2, #0
 801752a:	18ab      	adds	r3, r5, r2
 801752c:	e7e1      	b.n	80174f2 <__sccl+0x32>
 801752e:	4610      	mov	r0, r2
 8017530:	e7da      	b.n	80174e8 <__sccl+0x28>

08017532 <__submore>:
 8017532:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017536:	460c      	mov	r4, r1
 8017538:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801753a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801753e:	4299      	cmp	r1, r3
 8017540:	d11d      	bne.n	801757e <__submore+0x4c>
 8017542:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8017546:	f7ff f92d 	bl	80167a4 <_malloc_r>
 801754a:	b918      	cbnz	r0, 8017554 <__submore+0x22>
 801754c:	f04f 30ff 	mov.w	r0, #4294967295
 8017550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017554:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017558:	63a3      	str	r3, [r4, #56]	@ 0x38
 801755a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801755e:	6360      	str	r0, [r4, #52]	@ 0x34
 8017560:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8017564:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8017568:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 801756c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8017570:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8017574:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8017578:	6020      	str	r0, [r4, #0]
 801757a:	2000      	movs	r0, #0
 801757c:	e7e8      	b.n	8017550 <__submore+0x1e>
 801757e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8017580:	0077      	lsls	r7, r6, #1
 8017582:	463a      	mov	r2, r7
 8017584:	f000 f83a 	bl	80175fc <_realloc_r>
 8017588:	4605      	mov	r5, r0
 801758a:	2800      	cmp	r0, #0
 801758c:	d0de      	beq.n	801754c <__submore+0x1a>
 801758e:	eb00 0806 	add.w	r8, r0, r6
 8017592:	4601      	mov	r1, r0
 8017594:	4632      	mov	r2, r6
 8017596:	4640      	mov	r0, r8
 8017598:	f7ff f88a 	bl	80166b0 <memcpy>
 801759c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80175a0:	f8c4 8000 	str.w	r8, [r4]
 80175a4:	e7e9      	b.n	801757a <__submore+0x48>

080175a6 <memmove>:
 80175a6:	4288      	cmp	r0, r1
 80175a8:	b510      	push	{r4, lr}
 80175aa:	eb01 0402 	add.w	r4, r1, r2
 80175ae:	d902      	bls.n	80175b6 <memmove+0x10>
 80175b0:	4284      	cmp	r4, r0
 80175b2:	4623      	mov	r3, r4
 80175b4:	d807      	bhi.n	80175c6 <memmove+0x20>
 80175b6:	1e43      	subs	r3, r0, #1
 80175b8:	42a1      	cmp	r1, r4
 80175ba:	d008      	beq.n	80175ce <memmove+0x28>
 80175bc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80175c0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80175c4:	e7f8      	b.n	80175b8 <memmove+0x12>
 80175c6:	4402      	add	r2, r0
 80175c8:	4601      	mov	r1, r0
 80175ca:	428a      	cmp	r2, r1
 80175cc:	d100      	bne.n	80175d0 <memmove+0x2a>
 80175ce:	bd10      	pop	{r4, pc}
 80175d0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80175d4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80175d8:	e7f7      	b.n	80175ca <memmove+0x24>
	...

080175dc <_sbrk_r>:
 80175dc:	b538      	push	{r3, r4, r5, lr}
 80175de:	4d06      	ldr	r5, [pc, #24]	@ (80175f8 <_sbrk_r+0x1c>)
 80175e0:	2300      	movs	r3, #0
 80175e2:	4604      	mov	r4, r0
 80175e4:	4608      	mov	r0, r1
 80175e6:	602b      	str	r3, [r5, #0]
 80175e8:	f7f0 fdaa 	bl	8008140 <_sbrk>
 80175ec:	1c43      	adds	r3, r0, #1
 80175ee:	d102      	bne.n	80175f6 <_sbrk_r+0x1a>
 80175f0:	682b      	ldr	r3, [r5, #0]
 80175f2:	b103      	cbz	r3, 80175f6 <_sbrk_r+0x1a>
 80175f4:	6023      	str	r3, [r4, #0]
 80175f6:	bd38      	pop	{r3, r4, r5, pc}
 80175f8:	20005d98 	.word	0x20005d98

080175fc <_realloc_r>:
 80175fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017600:	4607      	mov	r7, r0
 8017602:	4614      	mov	r4, r2
 8017604:	460d      	mov	r5, r1
 8017606:	b921      	cbnz	r1, 8017612 <_realloc_r+0x16>
 8017608:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801760c:	4611      	mov	r1, r2
 801760e:	f7ff b8c9 	b.w	80167a4 <_malloc_r>
 8017612:	b92a      	cbnz	r2, 8017620 <_realloc_r+0x24>
 8017614:	f7ff f85a 	bl	80166cc <_free_r>
 8017618:	4625      	mov	r5, r4
 801761a:	4628      	mov	r0, r5
 801761c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017620:	f000 f88a 	bl	8017738 <_malloc_usable_size_r>
 8017624:	4284      	cmp	r4, r0
 8017626:	4606      	mov	r6, r0
 8017628:	d802      	bhi.n	8017630 <_realloc_r+0x34>
 801762a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801762e:	d8f4      	bhi.n	801761a <_realloc_r+0x1e>
 8017630:	4621      	mov	r1, r4
 8017632:	4638      	mov	r0, r7
 8017634:	f7ff f8b6 	bl	80167a4 <_malloc_r>
 8017638:	4680      	mov	r8, r0
 801763a:	b908      	cbnz	r0, 8017640 <_realloc_r+0x44>
 801763c:	4645      	mov	r5, r8
 801763e:	e7ec      	b.n	801761a <_realloc_r+0x1e>
 8017640:	42b4      	cmp	r4, r6
 8017642:	4622      	mov	r2, r4
 8017644:	4629      	mov	r1, r5
 8017646:	bf28      	it	cs
 8017648:	4632      	movcs	r2, r6
 801764a:	f7ff f831 	bl	80166b0 <memcpy>
 801764e:	4629      	mov	r1, r5
 8017650:	4638      	mov	r0, r7
 8017652:	f7ff f83b 	bl	80166cc <_free_r>
 8017656:	e7f1      	b.n	801763c <_realloc_r+0x40>

08017658 <_strtoul_l.isra.0>:
 8017658:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801765c:	4e34      	ldr	r6, [pc, #208]	@ (8017730 <_strtoul_l.isra.0+0xd8>)
 801765e:	4686      	mov	lr, r0
 8017660:	460d      	mov	r5, r1
 8017662:	4628      	mov	r0, r5
 8017664:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017668:	5d37      	ldrb	r7, [r6, r4]
 801766a:	f017 0708 	ands.w	r7, r7, #8
 801766e:	d1f8      	bne.n	8017662 <_strtoul_l.isra.0+0xa>
 8017670:	2c2d      	cmp	r4, #45	@ 0x2d
 8017672:	d110      	bne.n	8017696 <_strtoul_l.isra.0+0x3e>
 8017674:	782c      	ldrb	r4, [r5, #0]
 8017676:	2701      	movs	r7, #1
 8017678:	1c85      	adds	r5, r0, #2
 801767a:	f033 0010 	bics.w	r0, r3, #16
 801767e:	d115      	bne.n	80176ac <_strtoul_l.isra.0+0x54>
 8017680:	2c30      	cmp	r4, #48	@ 0x30
 8017682:	d10d      	bne.n	80176a0 <_strtoul_l.isra.0+0x48>
 8017684:	7828      	ldrb	r0, [r5, #0]
 8017686:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801768a:	2858      	cmp	r0, #88	@ 0x58
 801768c:	d108      	bne.n	80176a0 <_strtoul_l.isra.0+0x48>
 801768e:	786c      	ldrb	r4, [r5, #1]
 8017690:	3502      	adds	r5, #2
 8017692:	2310      	movs	r3, #16
 8017694:	e00a      	b.n	80176ac <_strtoul_l.isra.0+0x54>
 8017696:	2c2b      	cmp	r4, #43	@ 0x2b
 8017698:	bf04      	itt	eq
 801769a:	782c      	ldrbeq	r4, [r5, #0]
 801769c:	1c85      	addeq	r5, r0, #2
 801769e:	e7ec      	b.n	801767a <_strtoul_l.isra.0+0x22>
 80176a0:	2b00      	cmp	r3, #0
 80176a2:	d1f6      	bne.n	8017692 <_strtoul_l.isra.0+0x3a>
 80176a4:	2c30      	cmp	r4, #48	@ 0x30
 80176a6:	bf14      	ite	ne
 80176a8:	230a      	movne	r3, #10
 80176aa:	2308      	moveq	r3, #8
 80176ac:	f04f 38ff 	mov.w	r8, #4294967295
 80176b0:	2600      	movs	r6, #0
 80176b2:	fbb8 f8f3 	udiv	r8, r8, r3
 80176b6:	fb03 f908 	mul.w	r9, r3, r8
 80176ba:	ea6f 0909 	mvn.w	r9, r9
 80176be:	4630      	mov	r0, r6
 80176c0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80176c4:	f1bc 0f09 	cmp.w	ip, #9
 80176c8:	d810      	bhi.n	80176ec <_strtoul_l.isra.0+0x94>
 80176ca:	4664      	mov	r4, ip
 80176cc:	42a3      	cmp	r3, r4
 80176ce:	dd1e      	ble.n	801770e <_strtoul_l.isra.0+0xb6>
 80176d0:	f1b6 3fff 	cmp.w	r6, #4294967295
 80176d4:	d007      	beq.n	80176e6 <_strtoul_l.isra.0+0x8e>
 80176d6:	4580      	cmp	r8, r0
 80176d8:	d316      	bcc.n	8017708 <_strtoul_l.isra.0+0xb0>
 80176da:	d101      	bne.n	80176e0 <_strtoul_l.isra.0+0x88>
 80176dc:	45a1      	cmp	r9, r4
 80176de:	db13      	blt.n	8017708 <_strtoul_l.isra.0+0xb0>
 80176e0:	fb00 4003 	mla	r0, r0, r3, r4
 80176e4:	2601      	movs	r6, #1
 80176e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80176ea:	e7e9      	b.n	80176c0 <_strtoul_l.isra.0+0x68>
 80176ec:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80176f0:	f1bc 0f19 	cmp.w	ip, #25
 80176f4:	d801      	bhi.n	80176fa <_strtoul_l.isra.0+0xa2>
 80176f6:	3c37      	subs	r4, #55	@ 0x37
 80176f8:	e7e8      	b.n	80176cc <_strtoul_l.isra.0+0x74>
 80176fa:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80176fe:	f1bc 0f19 	cmp.w	ip, #25
 8017702:	d804      	bhi.n	801770e <_strtoul_l.isra.0+0xb6>
 8017704:	3c57      	subs	r4, #87	@ 0x57
 8017706:	e7e1      	b.n	80176cc <_strtoul_l.isra.0+0x74>
 8017708:	f04f 36ff 	mov.w	r6, #4294967295
 801770c:	e7eb      	b.n	80176e6 <_strtoul_l.isra.0+0x8e>
 801770e:	1c73      	adds	r3, r6, #1
 8017710:	d106      	bne.n	8017720 <_strtoul_l.isra.0+0xc8>
 8017712:	2322      	movs	r3, #34	@ 0x22
 8017714:	f8ce 3000 	str.w	r3, [lr]
 8017718:	4630      	mov	r0, r6
 801771a:	b932      	cbnz	r2, 801772a <_strtoul_l.isra.0+0xd2>
 801771c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017720:	b107      	cbz	r7, 8017724 <_strtoul_l.isra.0+0xcc>
 8017722:	4240      	negs	r0, r0
 8017724:	2a00      	cmp	r2, #0
 8017726:	d0f9      	beq.n	801771c <_strtoul_l.isra.0+0xc4>
 8017728:	b106      	cbz	r6, 801772c <_strtoul_l.isra.0+0xd4>
 801772a:	1e69      	subs	r1, r5, #1
 801772c:	6011      	str	r1, [r2, #0]
 801772e:	e7f5      	b.n	801771c <_strtoul_l.isra.0+0xc4>
 8017730:	08018027 	.word	0x08018027

08017734 <_strtoul_r>:
 8017734:	f7ff bf90 	b.w	8017658 <_strtoul_l.isra.0>

08017738 <_malloc_usable_size_r>:
 8017738:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801773c:	1f18      	subs	r0, r3, #4
 801773e:	2b00      	cmp	r3, #0
 8017740:	bfbc      	itt	lt
 8017742:	580b      	ldrlt	r3, [r1, r0]
 8017744:	18c0      	addlt	r0, r0, r3
 8017746:	4770      	bx	lr

08017748 <_init>:
 8017748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801774a:	bf00      	nop
 801774c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801774e:	bc08      	pop	{r3}
 8017750:	469e      	mov	lr, r3
 8017752:	4770      	bx	lr

08017754 <_fini>:
 8017754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017756:	bf00      	nop
 8017758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801775a:	bc08      	pop	{r3}
 801775c:	469e      	mov	lr, r3
 801775e:	4770      	bx	lr
