
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : ADV-LINT
#     Report Created by: ICer
#     Report Created on:  Mon Nov 13 04:42:10 2023
#     Working Directory: /home/ICer/Projects/MOD_ADD_SUB/spyglass
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : auto-verify(SpyGlass_vL-2016.06)
#     Comment          : ADV-LINT setup and Analysis Report 
#
################################################################################

################################################################################
# 
# This report consists of the following sections:
# A. Setup and Design Audit: To be reviewed for correctness and signoff. 
#    This section is composed of following data:
#       a. Parameters used in this run that impact run time and quality of results. 
#       b. Run Information 
#       c. Design Statistics 
#       d. Design Setup 
#       E. FSM Information 
#     === What to do: 
#       Review tool setup to make sure all assumptions and definitions are correct.
#       Review design audit as needed.
# B. Analysis and Verification: To be reviewed for verification signoff 
#     === What to do: 
#       User should Analyze violations reported in this section to ensure design
#       correction.
################################################################################

================================================================================
A. Setup and Design audit: To be reviewed for correctness and signoff.
================================================================================

  Parameters used in this run that impact run time and quality of results:
  ------------------------------------------------------------------------------
    audit                                                        : yes


  Run Information:
  ------------------------------------------------------------------------------
    Total Time (in sec)                                          : 11
    Total Memory (in KB)                                         : 296631
    Peak Memory (in KB)                                          : 1136872


  Design Statistics:
  ------------------------------------------------------------------------------
    Total Flat Instances                                         : 6923
    Total Flop                                                   : 2053
    Total Latches                                                : 0
    Total Sequential Library Cell                                : 0
    Number of Modules                                            : 2
    Maximum Cyclomatic complexity                                : 7
    Average Cyclomatic complexity                                : 4


  Design Setup:
  ------------------------------------------------------------------------------

     Clocks:
     ---------------------------------------
       Number of user-defined clocks                             : 1
       Number of Black-box clocks                                : 0


     Incomplete/Modified Clock Constraints:
     ---------------------------------------
       Clocks with undefined periods (period of 10ns assumed)    : 0
       Clocks with undefined edges (50% duty cycle assumed)      : 0
       Clocks with rounded period for functional verification    : 0


     Resets:
     ---------------------------------------
       Number of user-defined asynchronous resets                : 1
       Number of user-defined synchronous resets                 : 0
       Number of black box resets                                : 0


     Incomplete Reset Constraints:
     ---------------------------------------
       Asynchronous resets with undefined active value (active value 1 assumed) : 0
       Synchronous resets with undefined active value (active value 1 assumed)  : 0


     Constraints making assumptions on design execution that should be reviewed
     --------------------------------------------------------------------------
       Number of set_case_analysis constraints                   : 0
       Number of assume_path constraints                         : 0


     Initialization
     ---------------------------------------
       Number and percentage of flops uninitialized              : 0(0.00 %)
       Number and percentage of latches uninitialized            : 0(0.00 %)



================================================================================
B. Analysis and Verification: To be reviewed for verification signoff.
================================================================================

  Analysis and Verification                                      : Current   
  --------------------------------------------------------------------------------------
    Not applicable as none of the generated properties has failed.           



################################################################################
#                               End Of Report                                   
################################################################################

