[{"DBLP title": "Program-Invariant Checking for Soft-Error Detection using Reconfigurable Hardware.", "DBLP authors": ["Joonseok Park", "Pedro C. Diniz"], "year": 2015, "doi": "https://doi.org/10.1145/2751563", "OA papers": [{"PaperId": "https://openalex.org/W2295476163", "PaperTitle": "Program-Invariant Checking for Soft-Error Detection using Reconfigurable Hardware", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Inha University": 1.0, "University of Southern California": 1.0}, "Authors": ["Joonseok Park", "Pedro C. Diniz"]}]}, {"DBLP title": "ARC 2014: A Multidimensional FPGA-Based Parallel DBSCAN Architecture.", "DBLP authors": ["Neil Scicluna", "Christos-Savvas Bouganis"], "year": 2015, "doi": "https://doi.org/10.1145/2724722", "OA papers": [{"PaperId": "https://openalex.org/W2295513314", "PaperTitle": "ARC 2014", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Neil Scicluna", "Christos-Savvas Bouganis"]}]}, {"DBLP title": "Implementing Curve25519 for Side-Channel-Protected Elliptic Curve Cryptography.", "DBLP authors": ["Pascal Sasdrich", "Tim G\u00fcneysu"], "year": 2015, "doi": "https://doi.org/10.1145/2700834", "OA papers": [{"PaperId": "https://openalex.org/W2294895936", "PaperTitle": "Implementing Curve25519 for Side-Channel--Protected Elliptic Curve Cryptography", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Ruhr University Bochum": 2.0}, "Authors": ["Pascal Sasdrich", "Tim G\u00fcneysu"]}]}, {"DBLP title": "An Enhanced Adaptive Recoding Rotation CORDIC.", "DBLP authors": ["Jianfeng Zhang", "Paul Chow", "Hengzhu Liu"], "year": 2015, "doi": "https://doi.org/10.1145/2812813", "OA papers": [{"PaperId": "https://openalex.org/W2296058057", "PaperTitle": "An Enhanced Adaptive Recoding Rotation CORDIC", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National University of Defense Technology": 2.0, "University of Toronto": 1.0}, "Authors": ["Jianfeng Zhang", "Paul Chow", "Hengzhu Liu"]}]}, {"DBLP title": "On the Impact of Replacing Low-Speed Configuration Buses on FPGAs with the Chip's Internal Configuration Infrastructure.", "DBLP authors": ["Karel Heyse", "Jente Basteleus", "Brahim Al Farisi", "Dirk Stroobandt", "Oliver Kadlcek", "Oliver Pell"], "year": 2015, "doi": "https://doi.org/10.1145/2700835", "OA papers": [{"PaperId": "https://openalex.org/W2075557986", "PaperTitle": "On the Impact of Replacing Low-Speed Configuration Buses on FPGAs with the Chip\u2019s Internal Configuration Infrastructure", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ghent University": 4.0, "Maxeler Technologies (United Kingdom)": 2.0}, "Authors": ["Karel Heyse", "Jente Basteleus", "Brahim Al Farisi", "Dirk Stroobandt", "Oliver Kadlcek", "Oliver Pell"]}]}, {"DBLP title": "ARC 2014 Over-Clocking KLT Designs on FPGAs under Process, Voltage, and Temperature Variation.", "DBLP authors": ["Rui Policarpo Duarte", "Christos-Savvas Bouganis"], "year": 2015, "doi": "https://doi.org/10.1145/2818380", "OA papers": [{"PaperId": "https://openalex.org/W2293975354", "PaperTitle": "ARC 2014 Over-Clocking KLT Designs on FPGAs under Process, Voltage, and Temperature Variation", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Rui V. Duarte", "Christos-Savvas Bouganis"]}]}, {"DBLP title": "ARC 2014: Towards a Fast FPGA Implementation of a Heap-Based Priority Queue for Image Coding Using a Parallel Index-Aware Tree.", "DBLP authors": ["Yuhui Bai", "Syed Zahid Ahmed", "Bertrand Granado"], "year": 2015, "doi": "https://doi.org/10.1145/2766454", "OA papers": [{"PaperId": "https://openalex.org/W2196080855", "PaperTitle": "ARC 2014", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"CY Cergy Paris University": 1.0, "Sorbonne University": 2.0}, "Authors": ["Yuhui Bai", "Syed Hassan Ahmed", "Bertrand Granado"]}]}, {"DBLP title": "SATTA: A Self-Adaptive Temperature-Based TDF Awareness Methodology for Dynamically Reconfigurable FPGAs.", "DBLP authors": ["Stefano Di Carlo", "Giulio Gambardella", "Paolo Prinetto", "Daniele Rolfo", "Pascal Trotta"], "year": 2015, "doi": "https://doi.org/10.1145/2659001", "OA papers": [{"PaperId": "https://openalex.org/W2044042022", "PaperTitle": "SATTA", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Polytechnic University of Turin": 5.0}, "Authors": ["Stefano Di Carlo", "Giulio Gambardella", "Paolo Prinetto", "Daniele Rolfo", "Pascal Trotta"]}]}, {"DBLP title": "A Tradeoff Analysis of FPGAs, GPUs, and Multicores for Sliding-Window Applications.", "DBLP authors": ["Patrick Cooke", "Jeremy Fowers", "Greg Brown", "Greg Stitt"], "year": 2015, "doi": "https://doi.org/10.1145/2659000", "OA papers": [{"PaperId": "https://openalex.org/W1995926296", "PaperTitle": "A Tradeoff Analysis of FPGAs, GPUs, and Multicores for Sliding-Window Applications", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Patrick Cooke", "Jeremy Fowers", "Greg Brown", "Greg Stitt"]}]}, {"DBLP title": "The Cibola Flight Experiment.", "DBLP authors": ["Heather M. Quinn", "Diane Roussel-Dupre", "Michael P. Caffrey", "Paul S. Graham", "Michael J. Wirthlin", "Keith Morgan", "Anthony Salazar", "Tony Nelson", "William Howes", "Darrel Eric Johnson", "Jonathan M. Johnson", "Brian H. Pratt", "Nathan Rollins", "Jim Krone"], "year": 2015, "doi": "https://doi.org/10.1145/2629556", "OA papers": [{"PaperId": "https://openalex.org/W2093412576", "PaperTitle": "The Cibola Flight Experiment", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Los Alamos National Laboratory": 8.0, "Brigham Young University": 1.0, "Lawrence Livermore National Laboratory": 1.0, "Software (Spain)": 1.0, "Centaur Technology, Austin, USA#TAB#": 1.0, "L-3 Communications (United States)": 1.0, "Canadian Department of National Defense, Ottawa, Ontario": 1.0}, "Authors": ["Heather Quinn", "Diane Roussel-Dupre", "Mike Caffrey", "Paul Graham", "Michael Wirthlin", "Keith M. Morgan", "Anthony Salazar", "T. Nelson", "Will Howes", "Eric Johnson", "Jon W. Johnson", "Brian R. Pratt", "Nathan J Rollins", "J. Krone"]}]}, {"DBLP title": "Identification of Dynamic Circuit Specialization Opportunities in RTL Code.", "DBLP authors": ["Tom Davidson", "Elias Vansteenkiste", "Karel Heyse", "Karel Bruneel", "Dirk Stroobandt"], "year": 2015, "doi": "https://doi.org/10.1145/2629640", "OA papers": [{"PaperId": "https://openalex.org/W1978323085", "PaperTitle": "Identification of Dynamic Circuit Specialization Opportunities in RTL Code", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ghent University": 5.0}, "Authors": ["Tom B. Davidson", "Elias Vansteenkiste", "Karel Heyse", "Karel Bruneel", "Dirk Stroobandt"]}]}, {"DBLP title": "Microkernel Architecture and Hardware Abstraction Layer of a Reliable Reconfigurable Real-Time Operating System (R3TOS).", "DBLP authors": ["Xabier Iturbe", "Khaled Benkrid", "Chuan Hong", "Ali Ebrahim", "Raul Torrego", "Tughrul Arslan"], "year": 2015, "doi": "https://doi.org/10.1145/2629639", "OA papers": [{"PaperId": "https://openalex.org/W2057340342", "PaperTitle": "Microkernel Architecture and Hardware Abstraction Layer of a Reliable Reconfigurable Real-Time Operating System (R3TOS)", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Edinburgh": 4.5, "Ikerlan": 1.5}, "Authors": ["Xabier Iturbe", "Khaled Benkrid", "Chuan Hong", "Ali Ebrahim", "Raul Torrego", "Tughrul Arslan"]}]}, {"DBLP title": "Imprecise Datapath Design: An Overclocking Approach.", "DBLP authors": ["Kan Shi", "David Boland", "George A. Constantinides"], "year": 2015, "doi": "https://doi.org/10.1145/2629527", "OA papers": [{"PaperId": "https://openalex.org/W1994365239", "PaperTitle": "Imprecise Datapath Design", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Kan Shi", "David Boland", "George A. Constantinides"]}]}, {"DBLP title": "Parallelizing Data Processing on FPGAs with Shifter Lists.", "DBLP authors": ["Louis Woods", "Gustavo Alonso", "Jens Teubner"], "year": 2015, "doi": "https://doi.org/10.1145/2629551", "OA papers": [{"PaperId": "https://openalex.org/W2052166264", "PaperTitle": "Parallelizing Data Processing on FPGAs with Shifter Lists", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ETH Zurich": 2.0, "TU Dortmund University": 1.0}, "Authors": ["Louis Woods", "Gustavo Alonso", "Jens Teubner"]}]}, {"DBLP title": "A Runtime FPGA Placement and Routing Using Low-Complexity Graph Traversal.", "DBLP authors": ["Ricardo S. Ferreira", "Luciana Rocha", "Andr\u00e9 G. Santos", "Jos\u00e9 Augusto Miranda Nacif", "Stephan Wong", "Luigi Carro"], "year": 2015, "doi": "https://doi.org/10.1145/2660775", "OA papers": [{"PaperId": "https://openalex.org/W2112872614", "PaperTitle": "A Runtime FPGA Placement and Routing Using Low-Complexity Graph Traversal", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universidade Federal de Vi\u00e7osa": 4.0, "Delft University of Technology": 1.0, "Federal University of Rio Grande do Sul": 1.0}, "Authors": ["Ricardo B. Ferreira", "Luciana S. Rocha", "Andr\u00e9 Luiz Quagliatto Santos", "Jose Augusto M. Nacif", "Stephan Wong", "Luigi Carro"]}]}, {"DBLP title": "Timing-Driven Titan: Enabling Large Benchmarks and Exploring the Gap between Academic and Commercial CAD.", "DBLP authors": ["Kevin E. Murray", "Scott Whitty", "Suya Liu", "Jason Luu", "Vaughn Betz"], "year": 2015, "doi": "https://doi.org/10.1145/2629579", "OA papers": [{"PaperId": "https://openalex.org/W2023428606", "PaperTitle": "Timing-Driven Titan", "Year": 2015, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"University of Toronto": 5.0}, "Authors": ["Kevin Murray", "Scott Whitty", "Suya Liu", "Jason Luu", "Vaughn Betz"]}]}, {"DBLP title": "Solving the Global Atmospheric Equations through Heterogeneous Reconfigurable Platforms.", "DBLP authors": ["Lin Gan", "Haohuan Fu", "Wayne Luk", "Chao Yang", "Wei Xue", "Xiaomeng Huang", "Youhui Zhang", "Guangwen Yang"], "year": 2015, "doi": "https://doi.org/10.1145/2629581", "OA papers": [{"PaperId": "https://openalex.org/W2076377833", "PaperTitle": "Solving the Global Atmospheric Equations through Heterogeneous Reconfigurable Platforms", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Tsinghua University": 6.0, "Imperial College London": 1.0, "Institute of Software": 0.5, "Chinese Academy of Sciences": 0.5}, "Authors": ["Lin Gan", "Haohuan Fu", "Wayne Luk", "Chao Yang", "Wei Xue", "Xiaomeng Huang", "Youhui Zhang", "Guangwen Yang"]}]}, {"DBLP title": "Autonomous Soft-Error Tolerance of FPGA Configuration Bits.", "DBLP authors": ["Anup Das", "Shyamsundar Venkataraman", "Akash Kumar"], "year": 2015, "doi": "https://doi.org/10.1145/2629580", "OA papers": [{"PaperId": "https://openalex.org/W2007876688", "PaperTitle": "Autonomous Soft-Error Tolerance of FPGA Configuration Bits", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Anup Das", "Shyamsundar Venkataraman", "Akash Kumar"]}]}, {"DBLP title": "A Hash Table for Line-Rate Data Processing.", "DBLP authors": ["Zsolt Istv\u00e1n", "Gustavo Alonso", "Michaela Blott", "Kees A. Vissers"], "year": 2015, "doi": "https://doi.org/10.1145/2629582", "OA papers": [{"PaperId": "https://openalex.org/W2036940992", "PaperTitle": "A Hash Table for Line-Rate Data Processing", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Systems Group, Department of Computer Science, ETH Z\u00fcrich, Switzerland": 2.0, "Xilinx (Ireland)": 1.0, "Xilinx (United States)": 1.0}, "Authors": ["Zsolt Istv\u00e1n", "Gustavo Alonso", "Michaela Blott", "Kees Vissers"]}]}, {"DBLP title": "The Effect of Compiler Optimizations on High-Level Synthesis-Generated Hardware.", "DBLP authors": ["Qijing Huang", "Ruolong Lian", "Andrew Canis", "Jongsok Choi", "Ryan Xi", "Nazanin Calagar", "Stephen Dean Brown", "Jason Helge Anderson"], "year": 2015, "doi": "https://doi.org/10.1145/2629547", "OA papers": [{"PaperId": "https://openalex.org/W1884563702", "PaperTitle": "The Effect of Compiler Optimizations on High-Level Synthesis-Generated Hardware", "Year": 2015, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Toronto": 8.0}, "Authors": ["Qijing Huang", "Ruolong Lian", "Andrew Canis", "Jongsok Choi", "Ryan Xi", "Nazanin Calagar", "Stephen J. Brown", "Jason H. Anderson"]}]}, {"DBLP title": "Automating Elimination of Idle Functions by Runtime Reconfiguration.", "DBLP authors": ["Xinyu Niu", "Thomas C. P. Chau", "Qiwei Jin", "Wayne Luk", "Qiang Liu", "Oliver Pell"], "year": 2015, "doi": "https://doi.org/10.1145/2700415", "OA papers": [{"PaperId": "https://openalex.org/W2248318413", "PaperTitle": "Automating Elimination of Idle Functions by Runtime Reconfiguration", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Imperial College London": 4.0, "Tianjin University": 1.0, "Maxeler Technologies (United Kingdom)": 1.0}, "Authors": ["Xinyu Niu", "Thomas C. P. Chau", "Qiwei Jin", "Wayne Luk", "Qiang Liu", "Oliver Pell"]}]}, {"DBLP title": "Exploiting FPGA Block Memories for Protected Cryptographic Implementations.", "DBLP authors": ["Shivam Bhasin", "Jean-Luc Danger", "Sylvain Guilley", "Wei He"], "year": 2015, "doi": "https://doi.org/10.1145/2629552", "OA papers": [{"PaperId": "https://openalex.org/W2294130056", "PaperTitle": "Exploiting FPGA Block Memories for Protected Cryptographic Implementations", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"T\u00e9l\u00e9com Paris": 3.0, "Technical University of Madrid": 1.0}, "Authors": ["Shivam Bhasin", "Jean-Luc Danger", "Sylvain Guilley", "Wei He"]}]}, {"DBLP title": "CoEx: A Novel Profiling-Based Algorithm/Architecture Co-Exploration for ASIP Design.", "DBLP authors": ["Juan Fernando Eusse Giraldo", "Christopher Williams", "Rainer Leupers"], "year": 2015, "doi": "https://doi.org/10.1145/2629563", "OA papers": [{"PaperId": "https://openalex.org/W2201491784", "PaperTitle": "CoEx", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"RWTH Aachen University": 3.0}, "Authors": ["Juan Fernando Eusse", "Christopher Williams", "Rainer Leupers"]}]}, {"DBLP title": "Execution Trace-Driven Energy-Reliability Optimization for Multimedia MPSoCs.", "DBLP authors": ["Anup Das", "Amit Kumar Singh", "Akash Kumar"], "year": 2015, "doi": "https://doi.org/10.1145/2665071", "OA papers": [{"PaperId": "https://openalex.org/W1848619664", "PaperTitle": "Execution Trace--Driven Energy-Reliability Optimization for Multimedia MPSoCs", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Anup Das", "Amit Singh", "Akash Kumar"]}]}, {"DBLP title": "Efficient Fault-Tolerant Topology Reconfiguration Using a Maximum Flow Algorithm.", "DBLP authors": ["Yu Ren", "Leibo Liu", "Shouyi Yin", "Jie Han", "Shaojun Wei"], "year": 2015, "doi": "https://doi.org/10.1145/2700417", "OA papers": [{"PaperId": "https://openalex.org/W2197062872", "PaperTitle": "Efficient Fault-Tolerant Topology Reconfiguration Using a Maximum Flow Algorithm", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tsinghua University": 4.0, "University of Alberta": 1.0}, "Authors": ["Yu Ren", "Leibo Liu", "Shouyi Yin", "Jie Han", "Shaojun Wei"]}]}, {"DBLP title": "Low-Level Flexible Architecture with Hybrid Reconfiguration for Evolvable Hardware.", "DBLP authors": ["Roland Dobai", "Luk\u00e1s Sekanina"], "year": 2015, "doi": "https://doi.org/10.1145/2700414", "OA papers": [{"PaperId": "https://openalex.org/W2270187207", "PaperTitle": "Low-Level Flexible Architecture with Hybrid Reconfiguration for Evolvable Hardware", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Brno University of Technology": 2.0}, "Authors": ["Roland Dobai", "Lukas Sekanina"]}]}, {"DBLP title": "Low-Overhead FPGA Middleware for Application Portability and Productivity.", "DBLP authors": ["Robert Kirchgessner", "Alan D. George", "Greg Stitt"], "year": 2015, "doi": "https://doi.org/10.1145/2746404", "OA papers": [{"PaperId": "https://openalex.org/W1981869558", "PaperTitle": "Low-Overhead FPGA Middleware for Application Portability and Productivity", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Robert Kirchgessner", "Alan D. George", "Greg Stitt"]}]}, {"DBLP title": "RIFFA 2.1: A Reusable Integration Framework for FPGA Accelerators.", "DBLP authors": ["Matthew Jacobsen", "Dustin Richmond", "Matthew Hogains", "Ryan Kastner"], "year": 2015, "doi": "https://doi.org/10.1145/2815631", "OA papers": [{"PaperId": "https://openalex.org/W2125703639", "PaperTitle": "RIFFA 2.1", "Year": 2015, "CitationCount": 99, "EstimatedCitation": 99, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Matthew Jacobsen", "Dustin Richmond", "Matthew Hogains", "Ryan Kastner"]}]}, {"DBLP title": "The Table-Hadamard GRNG: An Area-Efficient FPGA Gaussian Random Number Generator.", "DBLP authors": ["David B. Thomas"], "year": 2015, "doi": "https://doi.org/10.1145/2629607", "OA papers": [{"PaperId": "https://openalex.org/W2060615856", "PaperTitle": "The Table-Hadamard GRNG", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Imperial College London": 1.0}, "Authors": ["David Thomas"]}]}, {"DBLP title": "Memory Interface Design for 3D Stencil Kernels on a Massively Parallel Memory System.", "DBLP authors": ["Zheming Jin", "Jason D. Bakos"], "year": 2015, "doi": "https://doi.org/10.1145/2800788", "OA papers": [{"PaperId": "https://openalex.org/W2146141543", "PaperTitle": "Memory Interface Design for 3D Stencil Kernels on a Massively Parallel Memory System", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of South Carolina": 2.0}, "Authors": ["Zheming Jin", "Jason D. Bakos"]}]}, {"DBLP title": "SuperDragon: A Heterogeneous Parallel System for Accelerating 3D Reconstruction of Cryo-Electron Microscopy Images.", "DBLP authors": ["Guangming Tan", "Chunming Zhang", "Wendi Wang", "Peiheng Zhang"], "year": 2015, "doi": "https://doi.org/10.1145/2740966", "OA papers": [{"PaperId": "https://openalex.org/W1980934908", "PaperTitle": "SuperDragon", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute of Computing Technology": 2.0, "Chinese Academy of Sciences": 2.0}, "Authors": ["Guangming Tan", "Chunming Zhang", "Wendi Wang", "Peiheng Zhang"]}]}, {"DBLP title": "Safe Dynamic Reshaping of Reconfigurable MPSoC Embedded Systems for Self-Healing and Self-Adaption Purposes.", "DBLP authors": ["Alexander Biedermann", "Sorin A. Huss", "Adeel Israr"], "year": 2015, "doi": "https://doi.org/10.1145/2700416", "OA papers": [{"PaperId": "https://openalex.org/W2068098775", "PaperTitle": "Safe Dynamic Reshaping of Reconfigurable MPSoC Embedded Systems for Self-Healing and Self-Adaption Purposes", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Technical University of Darmstadt": 2.0, "COMSATS University Islamabad": 1.0}, "Authors": ["Alexander Biedermann", "Sorin A. Huss", "Adeel Israr"]}]}, {"DBLP title": "High-Speed Hardware Partition Generation.", "DBLP authors": ["Jon T. Butler", "Tsutomu Sasao"], "year": 2015, "doi": "https://doi.org/10.1145/2629472", "OA papers": [{"PaperId": "https://openalex.org/W2066376256", "PaperTitle": "High-Speed Hardware Partition Generation", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Naval Postgraduate School": 1.0, "Meiji University": 1.0}, "Authors": ["Jon T. Butler", "Tsutomu Sasao"]}]}, {"DBLP title": "A Reconfigurable Architecture for Binary Acceleration of Loops with Memory Accesses.", "DBLP authors": ["Nuno Miguel Cardanha Paulino", "Jo\u00e3o Canas Ferreira", "Jo\u00e3o M. P. Cardoso"], "year": 2015, "doi": "https://doi.org/10.1145/2629468", "OA papers": [{"PaperId": "https://openalex.org/W2094835990", "PaperTitle": "A Reconfigurable Architecture for Binary Acceleration of Loops with Memory Accesses", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute for Systems and Computer Engineering of Porto": 1.5, "University of Porto": 1.5}, "Authors": ["Nuno Paulino", "Jo\u00e3o J. Ferreira", "Jo\u00e3o Lu\u00eds Cardoso"]}]}, {"DBLP title": "Area-Efficient Near-Associative Memories on FPGAs.", "DBLP authors": ["Udit Dhawan", "Andr\u00e9 DeHon"], "year": 2015, "doi": "https://doi.org/10.1145/2629471", "OA papers": [{"PaperId": "https://openalex.org/W2049489754", "PaperTitle": "Area-Efficient Near-Associative Memories on FPGAs", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Pennsylvania, Philadelphia PA.": 2.0}, "Authors": ["Udit Dhawan", "Andr\u00e9 DeHon"]}]}, {"DBLP title": "Dynamic Energy, Performance, and Accuracy Optimization and Management Using Automatically Generated Constraints for Separable 2D FIR Filtering for Digital Video Processing.", "DBLP authors": ["Daniel Llamocca", "Marios S. Pattichis"], "year": 2015, "doi": "https://doi.org/10.1145/2629623", "OA papers": [{"PaperId": "https://openalex.org/W2085256114", "PaperTitle": "Dynamic Energy, Performance, and Accuracy Optimization and Management Using Automatically Generated Constraints for Separable 2D FIR Filtering for Digital Video Processing", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Oakland University": 1.0, "University of New Mexico": 1.0}, "Authors": ["Daniel Llamocca", "Marios S. Pattichis"]}]}, {"DBLP title": "GROK-LAB: Generating Real On-chip Knowledge for Intra-cluster Delays Using Timing Extraction.", "DBLP authors": ["Benjamin Gojman", "Sirisha Nalmela", "Nikil Mehta", "Nicholas Howarth", "Andr\u00e9 DeHon"], "year": 2015, "doi": "https://doi.org/10.1145/2597889", "OA papers": [{"PaperId": "https://openalex.org/W2006434824", "PaperTitle": "GROK-LAB", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Pennsylvania, Philadelphia PA.": 3.0, "Juniper Networks (United States)": 1.0, "California Institute of Technology": 1.0}, "Authors": ["Benjamin Gojman", "Sirisha Nalmela", "Nikil Mehta", "Nicholas Howarth", "Andr\u00e9 DeHon"]}]}, {"DBLP title": "NCBI BLASTP on High-Performance Reconfigurable Computing Systems.", "DBLP authors": ["Atabak Mahram", "Martin C. Herbordt"], "year": 2015, "doi": "https://doi.org/10.1145/2629691", "OA papers": [{"PaperId": "https://openalex.org/W2083564022", "PaperTitle": "NCBI BLASTP on High-Performance Reconfigurable Computing Systems", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Boston University": 2.0}, "Authors": ["Atabak Mahram", "Martin C. Herbordt"]}]}, {"DBLP title": "Physical Security Evaluation of the Bitstream Encryption Mechanism of Altera Stratix II and Stratix III FPGAs.", "DBLP authors": ["Pawel Swierczynski", "Amir Moradi", "David F. Oswald", "Christof Paar"], "year": 2015, "doi": "https://doi.org/10.1145/2629462", "OA papers": [{"PaperId": "https://openalex.org/W1995447946", "PaperTitle": "Physical Security Evaluation of the Bitstream Encryption Mechanism of Altera Stratix II and Stratix III FPGAs", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Ruhr University Bochum": 4.0}, "Authors": ["Pawel Swierczynski", "Amir Moradi", "David Oswald", "Christof Paar"]}]}, {"DBLP title": "Secure, Remote, Dynamic Reconfiguration of FPGAs.", "DBLP authors": ["Jo Vliegen", "Nele Mentens", "Ingrid Verbauwhede"], "year": 2015, "doi": "https://doi.org/10.1145/2629423", "OA papers": [{"PaperId": "https://openalex.org/W2162634789", "PaperTitle": "Secure, Remote, Dynamic Reconfiguration of FPGAs", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"KU Leuven": 1.5, "iMinds": 1.5}, "Authors": ["Jo Vliegen", "Nele Mentens", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Mapping Adaptive Particle Filters to Heterogeneous Reconfigurable Systems.", "DBLP authors": ["Thomas C. P. Chau", "Xinyu Niu", "Alison Eele", "Jan M. Maciejowski", "Peter Y. K. Cheung", "Wayne Luk"], "year": 2015, "doi": "https://doi.org/10.1145/2629469", "OA papers": [{"PaperId": "https://openalex.org/W2143556363", "PaperTitle": "Mapping Adaptive Particle Filters to Heterogeneous Reconfigurable Systems", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Imperial College London": 4.0, "University of Cambridge": 2.0}, "Authors": ["Thomas C. P. Chau", "Xinyu Niu", "Alison Eele", "Jan M. Maciejowski", "Peter Y. K. Cheung", "Wayne Luk"]}]}, {"DBLP title": "Graph-Based Approaches to Placement of Processing Element Networks on FPGAs for Physical Model Simulation.", "DBLP authors": ["Bailey Miller", "Frank Vahid", "Tony Givargis", "Philip Brisk"], "year": 2015, "doi": "https://doi.org/10.1145/2629521", "OA papers": [{"PaperId": "https://openalex.org/W2033648414", "PaperTitle": "Graph-Based Approaches to Placement of Processing Element Networks on FPGAs for Physical Model Simulation", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Riverside": 3.0, "University of California, Irvine": 1.0}, "Authors": ["Bailey W. Miller", "Frank Vahid", "Tony Givargis", "Philip Brisk"]}]}]