{"vcs1":{"timestamp_begin":1681601650.907204928, "rt":0.69, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1681601651.634937426, "rt":1.00, "ut":0.20, "st":0.14}}
{"link":{"timestamp_begin":1681601652.658910701, "rt":0.59, "ut":0.08, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681601650.622317393}
{"VCS_COMP_START_TIME": 1681601650.622317393}
{"VCS_COMP_END_TIME": 1681601653.823934025}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338292}}
{"stitch_vcselab": {"peak_mem": 238992}}
