`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2023/11/14 14:47:54
// Design Name: 
// Module Name: Zds_LTE_1B_Module
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Zds_LTE_1B_Module(
input             clk40M               ,
input	     	  rf0_DATA_CLK_N       ,
input             rf0_DATA_CLK_P       ,
input    [5:0]    rf0_RX_N_D           ,
input    [5:0]    rf0_RX_P_D           ,
input             rf0_RX_FRAME_N       ,
input             rf0_RX_FRAME_P       ,
output   [5:0]    rf0_TX_N_D           ,
output   [5:0]    rf0_TX_P_D           ,
output            rf0_TX_FRAME_N       ,
output            rf0_TX_FRAME_P       ,
output            rf0_FB_CLK_N         ,
output            rf0_FB_CLK_P         ,
input	     	  rf1_DATA_CLK_N       ,
input             rf1_DATA_CLK_P       ,
input    [5:0]    rf1_RX_N_D           ,
input    [5:0]    rf1_RX_P_D           ,
input             rf1_RX_FRAME_N       ,
input             rf1_RX_FRAME_P       ,
output   [5:0]    rf1_TX_N_D           ,
output   [5:0]    rf1_TX_P_D           ,
output            rf1_TX_FRAME_N       ,
output            rf1_TX_FRAME_P       ,
output            rf1_FB_CLK_N         ,
output            rf1_FB_CLK_P         , 
input             Valid_DW_Pass        ,
input             Valid_QH_Pass        ,
input             fclk_100m            ,
input             fclk_reset0_n        ,
input    [63:0]   r_RomID_lat          ,
output            led_V22               ,
output            irq_61                ,
output            irq_62                ,
output reg       irq_63                ,
output reg       irq_64                ,
input            FCLK_CLK1_200M        ,
input            axi_rd_ack_SC0        ,
output           axi_rd_stb_SC0        ,
output           axi_wr_ack_SC0        ,
input            axi_wr_stb_SC0        ,
input   [11:0]   axi_rd_addr_SC0       ,
input   [11:0]   axi_wr_addr_SC0       ,
output  [31:0]   axi_rd_data_SC0       ,
input   [31:0]   axi_wr_data_SC0       ,
input            axi_rd_ack_SC1        ,
output           axi_rd_stb_SC1        ,
output           axi_wr_ack_SC1        ,
input            axi_wr_stb_SC1        ,
input  [11:0]   axi_rd_addr_SC1        ,
input  [11:0]   axi_wr_addr_SC1        ,
output [31:0]   axi_rd_data_SC1        ,
input  [31:0]   axi_wr_data_SC1        ,
input  [31:0]   Bs_info_2              ,
input  [31:0]   Bs_info_1              ,
input  [31:0]   Bs_info_0              ,
input  [31:0]   sdr_info               ,
input           PA_CNT_pudc            ,
input           rf1_pps_1s             ,
input           rf1_pps_1s_ext         ,
input           trig_10ms_SC01_in      ,
output          trig_10ms_SC0          ,
output          trig_10ms_SC1          ,
output          PA_Tdd_Tx_new_SC0      ,
output          PA_Tdd_Rx_new_SC0      ,
output          PA_Tdd_Tx_new_SC1      ,
output          PA_Tdd_Rx_new_SC1      ,
output          PA_Fdd_N1_new          ,
output          PA_Fdd_N3_new          ,
output          PA_Fdd_N5_new          ,
output          PA_Fdd_N8_new          ,
input  [3 :0]   Band_Contrl_4B         ,
input  [7 :0]   Band_Inter_Ack_8C      ,
output [3 :0]   Band_Inter_4B      

    );
 
wire rf0_data_clk_s1;
wire rf0_rx_clk_61p44M;
IBUFDS IBUFDS1(.I(rf0_DATA_CLK_P),.IB(rf0_DATA_CLK_N),.O(rf0_data_clk_s1));
BUFG BUFG1(.I(rf0_data_clk_s1),.O(rf0_rx_clk_61p44M));

wire rf1_data_clk_s1;
wire rf1_rx_clk_61p44M;
IBUFDS IBUFDS2(.I(rf1_DATA_CLK_P),.IB(rf1_DATA_CLK_N),.O(rf1_data_clk_s1));
BUFG BUFG2(.I(rf1_data_clk_s1),.O(rf1_rx_clk_61p44M));
 

wire    CLK_100M_rf;   
wire    mtime_start;
wire    CLK_12288M_SC1;
wire    CLK_7p68M_SC1;
wire    Lock_gsm_SC1;  


wire    CLK_12288M_SC0;
wire    CLK_7p68M_SC0; 
wire    Lock_gsm_SC0;     
Clk_122p88_122p88_100 Clk_122p88_122p88_100_SC0
(
// Clock out ports
.clk_out1(CLK_12288M_SC0),     // output clk_out1
.clk_out2(CLK_100M_rf),     // output clk_out2
.clk_out3(CLK_7p68M_SC0),     // output clk_out2
// Status and control signals
.reset(~mtime_start), // input reset
.locked(Lock_gsm_SC0),       // output locked
// Clock in ports
.clk_in1(rf0_rx_clk_61p44M));      // input clk_in1    

//Clk_122p88_122p88_100 Clk_122p88_122p88_100_SC1
//(
//// Clock out ports
//.clk_out1(CLK_12288M_SC1),     // output clk_out1
//.clk_out2(CLK_7p68M_SC1),     // output clk_out2
////.clk_out3(CLK_7p68M_SC1),     // output clk_out2
//// Status and control signals
//.reset(~mtime_start), // input reset
//.locked(Lock_gsm_SC1),       // output locked
//// Clock in ports
//.clk_in1(rf1_rx_clk_61p44M));      // input clk_in1    

 

wire    Clk_TorF_SC0;
wire    TorF_SC0;    
wire    Clk_TorF_SC1;
wire    TorF_SC1;     
assign   Clk_TorF_SC0=CLK_12288M_SC0;
assign   Clk_TorF_SC1=CLK_12288M_SC1;

wire    CLK_12288M;
assign   CLK_12288M=CLK_12288M_SC0;


wire  [7:0]         cell_status_rd_SC0_0;
wire  [31:0]        Rsrp_High_SC0_0;
wire  [31:0]        Rsrp_Low_SC0_0;
wire  [16:0]        peak_max_to_dsp_SC0_0;
wire                Slot_18_19_Fifo_rst_SC0_0;
wire  [3 :0]        PA_N8N5N3N1_SC0_0;
wire  [0 :0]        PA_Tx_on_arm_SC0_0;
wire  [0 :0]        PA_Rx_on_arm_SC0_0;
wire                ssb_up_shift_SC0_0;
wire  [11:0]        ssb_dds_config_SC0_0;
wire  [19:0]        dds_config_fir_SC0_0;
wire  [2 :0]        Gscn_Mode_SC0_0;
wire  [7 :0]        SSB_Bitmap_Arm_SC0_0;
wire  [4 :0]        mib_kssb_arm_SC0_0;
wire  [11:0]        SSB_start_sc_lat_arm_SC0_0;
wire  [11:0]        coreset0_start_sc_lat_arm_SC0_0;
wire  [8 :0]        n_PRB_RA_Gscn_arm_SC0_0;
wire  [15:0]        BWP0_start_RB_Gscn_arm_SC0_0;
wire  [1 :0]        N_ta_reg_SC0_0;
wire  [15 :0]        rach_cp_py_SC0_0;
wire  [9 :0]        PCI_Arm_SC0_0;
wire  [0 :0]        FIFO_Rst_SC0_0;
wire  [0 :0]        CellSync_Rst_SC0_0;
wire  [2 :0]        Rf_TR_Choose_SC0_0;
wire  [1 :0]        Rf_LNA_17dB_SC0_0;
wire  [31:0]        UE0_State_Wr_SC0_0;
wire  [31:0]        UE1_State_Wr_SC0_0;
wire  [31:0]        UE2_State_Wr_SC0_0;
wire  [31:0]        UE3_State_Wr_SC0_0;
wire  [0 :0]        Sib1_State_Wr_SC0_0;
wire  [63:0]        State_Flag_Wr_SC0_0;
wire  [2 :0]        Cell_State_Set_SC0_0;
wire  [7 :0]        Cell_DW_indic_SC0_0;
wire                SIBs_Enable_SC0_0;
wire  [31:0]        Msg4_PDU_wr_data_SC0_0;
wire  [15:0]        Msg4_PDU_wr_data_addra_SC0_0;
wire                Msg4_PDU_wr_data_ena_SC0_0;
wire  [31:0]        sib1_wr_data_SC0_0;
wire  [15:0]        sib1_wr_data_addra_SC0_0;
wire                Previos_sib1_wr_data_ena_SC0_0;
wire                Later_sib1_wr_data_ena_SC0_0;
wire  [31:0]        sibn_wr_data_SC0_0;
wire  [15:0]        sibn_wr_data_addra_SC0_0;
wire                sibn_wr_data_ena_SC0_0;
wire  [31:0]        UE0_PDU_wr_data_SC0_0;
wire  [15:0]        UE0_PDU_wr_data_addra_SC0_0;
wire                UE0_PDU_wr_data_ena_SC0_0;
wire  [31:0]        UE1_PDU_wr_data_SC0_0;
wire  [15:0]        UE1_PDU_wr_data_addra_SC0_0;
wire                UE1_PDU_wr_data_ena_SC0_0;
wire  [31:0]        UE2_PDU_wr_data_SC0_0;
wire  [15:0]        UE2_PDU_wr_data_addra_SC0_0;
wire                UE2_PDU_wr_data_ena_SC0_0;
wire  [31:0]        UE3_PDU_wr_data_SC0_0;
wire  [15:0]        UE3_PDU_wr_data_addra_SC0_0;
wire                UE3_PDU_wr_data_ena_SC0_0;
wire                UE_State_Wr_finish_SC0_0;
wire  [255:0]       Rx_Phase_Shift_Table_doutb_SC0_0;
wire  [31:0]        Tx_Phshit_wr_data_SC0_0;
wire  [3 :0]        Tx_Phshit_wr_data_addra_SC0_0;
wire                Tx_Phshit_wr_data_ena_SC0_0;
wire      [3 :0]    LTE_Pusch_Dmrs_Bitmap_SC0_0;
wire      [31:0]    LTE_Pusch_Dmrs_Data_SC0_0;
wire      [7 :0]    LTE_Pusch_Dmrs_Data_addra_SC0_0;
wire                LTE_Pusch_Dmrs_Data_ena_SC0_0;
wire                mib_crc_pass_new_SC0_0;
wire  [15:0]        s_config_data_r_SC0_0;
wire  [39:0]        Pbch_Rsrp_Energy_Lat_SC0_0;
wire  [2 :0]        dmrs_max_index_f_delay_SC0_0;
wire  [9 :0]        PCI_crc_Lat_SC0_0;
wire  [31:0]        pss_noise_lat_SC0_0;
wire  [31:0]        pss_peak_data_lat_SC0_0;
wire  [43:0]        Msg3_Rsrp_Energy_lat_SC0_0;
wire  [43:0]        UE0_Rsrp_Energy_lat_SC0_0;
wire  [43:0]        UE1_Rsrp_Energy_lat_SC0_0;
wire  [43:0]        UE2_Rsrp_Energy_lat_SC0_0; 
wire  [11:0]        UE_Ta_12_SC0_0;
wire       [0 :0]   Rach_Find_Flag_SC0_0;
wire       [15:0]   tdd_tx_dly_SC0_0;
wire       [15:0]   fdd_tx_dly_SC0_0; 
wire  [31:0]        cnt_gps_1s_counter_SC0_0;
wire  [31:0]        gps_delay_lat_SC0_0;
wire  [31:0]        cnt_gps_time_1s_lat_SC0_0;
wire  [31:0]        gps_delay_arm_in_SC0_0;
wire  [19:0]        fddslot0_delay_arm_in_SC0_0;
wire  [15:0]        UE3_Pool_Crnti_SC0_0;
wire  [9 :0]        mib_sfn_fpga_SC0_0;
wire  [15:0]        Tmp_CRnti_armnew_SC0_0;
wire  [2 :0]        slot_50ms_index_SC0_0;
wire                msg3_UE23_Flag_SC0_0  ;


wire  [7:0]         cell_status_rd_SC0_1;
wire  [31:0]        Rsrp_High_SC0_1;
wire  [31:0]        Rsrp_Low_SC0_1;
wire  [16:0]        peak_max_to_dsp_SC0_1;
wire                Slot_18_19_Fifo_rst_SC0_1;
wire  [3 :0]        PA_N8N5N3N1_SC0_1;
wire  [0 :0]        PA_Tx_on_arm_SC0_1;
wire  [0 :0]        PA_Rx_on_arm_SC0_1;
wire                ssb_up_shift_SC0_1;
wire  [11:0]        ssb_dds_config_SC0_1;
wire  [19:0]        dds_config_fir_SC0_1;
wire  [2 :0]        Gscn_Mode_SC0_1;
wire  [7 :0]        SSB_Bitmap_Arm_SC0_1;
wire  [4 :0]        mib_kssb_arm_SC0_1;
wire  [11:0]        SSB_start_sc_lat_arm_SC0_1;
wire  [11:0]        coreset0_start_sc_lat_arm_SC0_1;
wire  [8 :0]        n_PRB_RA_Gscn_arm_SC0_1;
wire  [15:0]        BWP0_start_RB_Gscn_arm_SC0_1;
wire  [1 :0]        N_ta_reg_SC0_1;
wire  [15 :0]        rach_cp_py_SC0_1;
wire  [9 :0]        PCI_Arm_SC0_1;
wire  [0 :0]        FIFO_Rst_SC0_1;
wire  [0 :0]        CellSync_Rst_SC0_1;
wire  [2 :0]        Rf_TR_Choose_SC0_1;
wire  [1 :0]        Rf_LNA_17dB_SC0_1;
wire  [31:0]        UE0_State_Wr_SC0_1;
wire  [31:0]        UE1_State_Wr_SC0_1;
wire  [31:0]        UE2_State_Wr_SC0_1;
wire  [31:0]        UE3_State_Wr_SC0_1;
wire  [0 :0]        Sib1_State_Wr_SC0_1;
wire  [63:0]        State_Flag_Wr_SC0_1;
wire  [2 :0]        Cell_State_Set_SC0_1;
wire  [7 :0]        Cell_DW_indic_SC0_1;
wire                SIBs_Enable_SC0_1;
wire  [31:0]        Msg4_PDU_wr_data_SC0_1;
wire  [15:0]        Msg4_PDU_wr_data_addra_SC0_1;
wire                Msg4_PDU_wr_data_ena_SC0_1;
wire  [31:0]        sib1_wr_data_SC0_1;
wire  [15:0]        sib1_wr_data_addra_SC0_1;
wire                Previos_sib1_wr_data_ena_SC0_1;
wire                Later_sib1_wr_data_ena_SC0_1;
wire  [31:0]        sibn_wr_data_SC0_1;
wire  [15:0]        sibn_wr_data_addra_SC0_1;
wire                sibn_wr_data_ena_SC0_1;
wire  [31:0]        UE0_PDU_wr_data_SC0_1;
wire  [15:0]        UE0_PDU_wr_data_addra_SC0_1;
wire                UE0_PDU_wr_data_ena_SC0_1;
wire  [31:0]        UE1_PDU_wr_data_SC0_1;
wire  [15:0]        UE1_PDU_wr_data_addra_SC0_1;
wire                UE1_PDU_wr_data_ena_SC0_1;
wire  [31:0]        UE2_PDU_wr_data_SC0_1;
wire  [15:0]        UE2_PDU_wr_data_addra_SC0_1;
wire                UE2_PDU_wr_data_ena_SC0_1;
wire  [31:0]        UE3_PDU_wr_data_SC0_1;
wire  [15:0]        UE3_PDU_wr_data_addra_SC0_1;
wire                UE3_PDU_wr_data_ena_SC0_1;
wire                UE_State_Wr_finish_SC0_1;
wire  [255:0]       Rx_Phase_Shift_Table_doutb_SC0_1;
wire  [31:0]        Tx_Phshit_wr_data_SC0_1;
wire  [3 :0]        Tx_Phshit_wr_data_addra_SC0_1;
wire                Tx_Phshit_wr_data_ena_SC0_1;
wire      [3 :0]    LTE_Pusch_Dmrs_Bitmap_SC0_1;
wire      [31:0]    LTE_Pusch_Dmrs_Data_SC0_1;
wire      [7 :0]    LTE_Pusch_Dmrs_Data_addra_SC0_1;
wire                LTE_Pusch_Dmrs_Data_ena_SC0_1;
wire                mib_crc_pass_new_SC0_1;
wire  [15:0]        s_config_data_r_SC0_1;
wire  [39:0]        Pbch_Rsrp_Energy_Lat_SC0_1;
wire  [2 :0]        dmrs_max_index_f_delay_SC0_1;
wire  [9 :0]        PCI_crc_Lat_SC0_1;
wire  [31:0]        pss_noise_lat_SC0_1;
wire  [31:0]        pss_peak_data_lat_SC0_1;
wire  [43:0]        Msg3_Rsrp_Energy_lat_SC0_1;
wire  [43:0]        UE0_Rsrp_Energy_lat_SC0_1;
wire  [43:0]        UE1_Rsrp_Energy_lat_SC0_1;
wire  [43:0]        UE2_Rsrp_Energy_lat_SC0_1; 
wire  [11:0]        UE_Ta_12_SC0_1;
wire       [0 :0]   Rach_Find_Flag_SC0_1;
wire       [15:0]   tdd_tx_dly_SC0_1;
wire       [15:0]   fdd_tx_dly_SC0_1; 
wire  [31:0]        cnt_gps_1s_counter_SC0_1;
wire  [31:0]        gps_delay_lat_SC0_1;
wire  [31:0]        cnt_gps_time_1s_lat_SC0_1;
wire  [31:0]        gps_delay_arm_in_SC0_1;
wire  [19:0]        fddslot0_delay_arm_in_SC0_1;
wire  [15:0]        UE3_Pool_Crnti_SC0_1;
wire  [9 :0]        mib_sfn_fpga_SC0_1;
wire  [15:0]        Tmp_CRnti_armnew_SC0_1;
wire  [2 :0]        slot_50ms_index_SC0_1;
wire                msg3_UE23_Flag_SC0_1  ;


wire  [7:0]         cell_status_rd_SC1_0;
wire  [31:0]        Rsrp_High_SC1_0;
wire  [31:0]        Rsrp_Low_SC1_0;
wire  [16:0]        peak_max_to_dsp_SC1_0;
wire                Slot_18_19_Fifo_rst_SC1_0;
wire  [3 :0]        PA_N8N5N3N1_SC1_0;
wire  [0 :0]        PA_Tx_on_arm_SC1_0;
wire  [0 :0]        PA_Rx_on_arm_SC1_0;
wire                ssb_up_shift_SC1_0;
wire  [11:0]        ssb_dds_config_SC1_0;
wire  [19:0]        dds_config_fir_SC1_0;
wire  [2 :0]        Gscn_Mode_SC1_0;
wire  [7 :0]        SSB_Bitmap_Arm_SC1_0;
wire  [4 :0]        mib_kssb_arm_SC1_0;
wire  [11:0]        SSB_start_sc_lat_arm_SC1_0;
wire  [11:0]        coreset0_start_sc_lat_arm_SC1_0;
wire  [8 :0]        n_PRB_RA_Gscn_arm_SC1_0;
wire  [15:0]        BWP0_start_RB_Gscn_arm_SC1_0;
wire  [1 :0]        N_ta_reg_SC1_0;
wire  [15 :0]        rach_cp_py_SC1_0;
wire  [9 :0]        PCI_Arm_SC1_0; 
wire  [0 :0]        FIFO_Rst_SC1_0;
wire  [0 :0]        CellSync_Rst_SC1_0;
wire  [2 :0]        Rf_TR_Choose_SC1_0;
wire  [1 :0]        Rf_LNA_17dB_SC1_0;
wire  [31:0]        UE0_State_Wr_SC1_0;
wire  [31:0]        UE1_State_Wr_SC1_0;
wire  [31:0]        UE2_State_Wr_SC1_0;
wire  [31:0]        UE3_State_Wr_SC1_0;
wire  [0 :0]        Sib1_State_Wr_SC1_0;
wire  [63:0]        State_Flag_Wr_SC1_0;
wire  [2 :0]        Cell_State_Set_SC1_0;
wire  [7 :0]        Cell_DW_indic_SC1_0;
wire                SIBs_Enable_SC1_0;
wire  [31:0]        Msg4_PDU_wr_data_SC1_0;
wire  [15:0]        Msg4_PDU_wr_data_addra_SC1_0;
wire                Msg4_PDU_wr_data_ena_SC1_0;
wire  [31:0]        sib1_wr_data_SC1_0;
wire  [15:0]        sib1_wr_data_addra_SC1_0;
wire                Previos_sib1_wr_data_ena_SC1_0;
wire                Later_sib1_wr_data_ena_SC1_0;
wire  [31:0]        sibn_wr_data_SC1_0;
wire  [15:0]        sibn_wr_data_addra_SC1_0;
wire                sibn_wr_data_ena_SC1_0;
wire  [31:0]        UE0_PDU_wr_data_SC1_0;
wire  [15:0]        UE0_PDU_wr_data_addra_SC1_0;
wire                UE0_PDU_wr_data_ena_SC1_0;
wire  [31:0]        UE1_PDU_wr_data_SC1_0;
wire  [15:0]        UE1_PDU_wr_data_addra_SC1_0;
wire                UE1_PDU_wr_data_ena_SC1_0;
wire  [31:0]        UE2_PDU_wr_data_SC1_0;
wire  [15:0]        UE2_PDU_wr_data_addra_SC1_0;
wire                UE2_PDU_wr_data_ena_SC1_0;
wire  [31:0]        UE3_PDU_wr_data_SC1_0;
wire  [15:0]        UE3_PDU_wr_data_addra_SC1_0;
wire                UE3_PDU_wr_data_ena_SC1_0;
wire                UE_State_Wr_finish_SC1_0;
wire  [255:0]       Rx_Phase_Shift_Table_doutb_SC1_0;
wire  [31:0]        Tx_Phshit_wr_data_SC1_0;
wire  [3 :0]        Tx_Phshit_wr_data_addra_SC1_0;
wire                Tx_Phshit_wr_data_ena_SC1_0;
wire      [3 :0]    LTE_Pusch_Dmrs_Bitmap_SC1_0;
wire      [31:0]    LTE_Pusch_Dmrs_Data_SC1_0;
wire      [7 :0]    LTE_Pusch_Dmrs_Data_addra_SC1_0;
wire                LTE_Pusch_Dmrs_Data_ena_SC1_0;
wire                mib_crc_pass_new_SC1_0;
wire  [15:0]        s_config_data_r_SC1_0;
wire  [39:0]        Pbch_Rsrp_Energy_Lat_SC1_0;
wire  [2 :0]        dmrs_max_index_f_delay_SC1_0;
wire  [9 :0]        PCI_crc_Lat_SC1_0;
wire  [31:0]        pss_noise_lat_SC1_0;
wire  [31:0]        pss_peak_data_lat_SC1_0;
wire  [43:0]        Msg3_Rsrp_Energy_lat_SC1_0;
wire  [43:0]        UE0_Rsrp_Energy_lat_SC1_0;
wire  [43:0]        UE1_Rsrp_Energy_lat_SC1_0;
wire  [43:0]        UE2_Rsrp_Energy_lat_SC1_0; 
wire  [11:0]        UE_Ta_12_SC1_0;
wire       [0 :0]   Rach_Find_Flag_SC1_0;
wire       [15:0]   tdd_tx_dly_SC1_0;
wire       [15:0]   fdd_tx_dly_SC1_0; 
wire  [31:0]        cnt_gps_1s_counter_SC1_0;
wire  [31:0]        gps_delay_lat_SC1_0;
wire  [31:0]        cnt_gps_time_1s_lat_SC1_0;
wire  [31:0]        gps_delay_arm_in_SC1_0;
wire  [19:0]        fddslot0_delay_arm_in_SC1_0;
wire  [15:0]        UE3_Pool_Crnti_SC1_0;
wire  [9 :0]        mib_sfn_fpga_SC1_0;
wire  [15:0]        Tmp_CRnti_armnew_SC1_0;
wire  [2 :0]        slot_50ms_index_SC1_0;
wire                msg3_UE23_Flag_SC1_0  ;
 

wire  [7:0]         cell_status_rd_SC1_1;
wire  [31:0]        Rsrp_High_SC1_1;
wire  [31:0]        Rsrp_Low_SC1_1;
wire  [16:0]        peak_max_to_dsp_SC1_1;
wire                Slot_18_19_Fifo_rst_SC1_1;
wire  [3 :0]        PA_N8N5N3N1_SC1_1;
wire  [0 :0]        PA_Tx_on_arm_SC1_1;
wire  [0 :0]        PA_Rx_on_arm_SC1_1;
wire                ssb_up_shift_SC1_1;
wire  [11:0]        ssb_dds_config_SC1_1;
wire  [19:0]        dds_config_fir_SC1_1;
wire  [2 :0]        Gscn_Mode_SC1_1;
wire  [7 :0]        SSB_Bitmap_Arm_SC1_1;
wire  [4 :0]        mib_kssb_arm_SC1_1;
wire  [11:0]        SSB_start_sc_lat_arm_SC1_1;
wire  [11:0]        coreset0_start_sc_lat_arm_SC1_1;
wire  [8 :0]        n_PRB_RA_Gscn_arm_SC1_1;
wire  [15:0]        BWP0_start_RB_Gscn_arm_SC1_1;
wire  [1 :0]        N_ta_reg_SC1_1;
wire  [15 :0]        rach_cp_py_SC1_1;
wire  [9 :0]        PCI_Arm_SC1_1; 
wire  [0 :0]        FIFO_Rst_SC1_1;
wire  [0 :0]        CellSync_Rst_SC1_1;
wire  [2 :0]        Rf_TR_Choose_SC1_1;
wire  [1 :0]        Rf_LNA_17dB_SC1_1;
wire  [31:0]        UE0_State_Wr_SC1_1;
wire  [31:0]        UE1_State_Wr_SC1_1;
wire  [31:0]        UE2_State_Wr_SC1_1;
wire  [31:0]        UE3_State_Wr_SC1_1;
wire  [0 :0]        Sib1_State_Wr_SC1_1;
wire  [63:0]        State_Flag_Wr_SC1_1;
wire  [2 :0]        Cell_State_Set_SC1_1;
wire  [7 :0]        Cell_DW_indic_SC1_1;
wire                SIBs_Enable_SC1_1;
wire  [31:0]        Msg4_PDU_wr_data_SC1_1;
wire  [15:0]        Msg4_PDU_wr_data_addra_SC1_1;
wire                Msg4_PDU_wr_data_ena_SC1_1;
wire  [31:0]        sib1_wr_data_SC1_1;
wire  [15:0]        sib1_wr_data_addra_SC1_1;
wire                Previos_sib1_wr_data_ena_SC1_1;
wire                Later_sib1_wr_data_ena_SC1_1;
wire  [31:0]        sibn_wr_data_SC1_1;
wire  [15:0]        sibn_wr_data_addra_SC1_1;
wire                sibn_wr_data_ena_SC1_1;
wire  [31:0]        UE0_PDU_wr_data_SC1_1;
wire  [15:0]        UE0_PDU_wr_data_addra_SC1_1;
wire                UE0_PDU_wr_data_ena_SC1_1;
wire  [31:0]        UE1_PDU_wr_data_SC1_1;
wire  [15:0]        UE1_PDU_wr_data_addra_SC1_1;
wire                UE1_PDU_wr_data_ena_SC1_1;
wire  [31:0]        UE2_PDU_wr_data_SC1_1;
wire  [15:0]        UE2_PDU_wr_data_addra_SC1_1;
wire                UE2_PDU_wr_data_ena_SC1_1;
wire  [31:0]        UE3_PDU_wr_data_SC1_1;
wire  [15:0]        UE3_PDU_wr_data_addra_SC1_1;
wire                UE3_PDU_wr_data_ena_SC1_1;
wire                UE_State_Wr_finish_SC1_1;
wire  [255:0]       Rx_Phase_Shift_Table_doutb_SC1_1;
wire  [31:0]        Tx_Phshit_wr_data_SC1_1;
wire  [3 :0]        Tx_Phshit_wr_data_addra_SC1_1;
wire                Tx_Phshit_wr_data_ena_SC1_1;
wire      [3 :0]    LTE_Pusch_Dmrs_Bitmap_SC1_1;
wire      [31:0]    LTE_Pusch_Dmrs_Data_SC1_1;
wire      [7 :0]    LTE_Pusch_Dmrs_Data_addra_SC1_1;
wire                LTE_Pusch_Dmrs_Data_ena_SC1_1;
wire                mib_crc_pass_new_SC1_1;
wire  [15:0]        s_config_data_r_SC1_1;
wire  [39:0]        Pbch_Rsrp_Energy_Lat_SC1_1;
wire  [2 :0]        dmrs_max_index_f_delay_SC1_1;
wire  [9 :0]        PCI_crc_Lat_SC1_1;
wire  [31:0]        pss_noise_lat_SC1_1;
wire  [31:0]        pss_peak_data_lat_SC1_1;
wire  [43:0]        Msg3_Rsrp_Energy_lat_SC1_1;
wire  [43:0]        UE0_Rsrp_Energy_lat_SC1_1;
wire  [43:0]        UE1_Rsrp_Energy_lat_SC1_1;
wire  [43:0]        UE2_Rsrp_Energy_lat_SC1_1; 
wire  [11:0]        UE_Ta_12_SC1_1;
wire       [0 :0]   Rach_Find_Flag_SC1_1;
wire       [15:0]   tdd_tx_dly_SC1_1;
wire       [15:0]   fdd_tx_dly_SC1_1; 
wire  [31:0]        cnt_gps_1s_counter_SC1_1;
wire  [31:0]        gps_delay_lat_SC1_1;
wire  [31:0]        cnt_gps_time_1s_lat_SC1_1;
wire  [31:0]        gps_delay_arm_in_SC1_1;
wire  [19:0]        fddslot0_delay_arm_in_SC1_1;
wire  [15:0]        UE3_Pool_Crnti_SC1_1;
wire  [9 :0]        mib_sfn_fpga_SC1_1;
wire  [15:0]        Tmp_CRnti_armnew_SC1_1;
wire  [2 :0]        slot_50ms_index_SC1_1;
wire                msg3_UE23_Flag_SC1_1  ;

 
wire [19:0]   cnt25M_20ms_SC0_0_lat; 
wire [19:0]   cnt25M_20ms_SC1_0_lat; 
wire          fddslot0_begin_triger_SC0_0;
wire          fdd_slot0_begin_SC0_0;
wire          fddslot0_begin_triger_SC1_0;
wire          fdd_slot0_begin_SC1_0;
Sync_40M_LTE_Module Sync_40M_LTE_Module_0(
 . clk40M                       (clk40M                     ),
 . rf1_pps_1s                   (rf1_pps_1s  ),
 . fdd_slot0_begin_SC0          (fdd_slot0_begin_SC0_0        ),
 . fdd_slot0_begin_SC1          (fdd_slot0_begin_SC1_0        ),
 . fddslot0_delay_arm_in_SC0    (fddslot0_delay_arm_in_SC0_0  ),
 . fddslot0_delay_arm_in_SC1    (fddslot0_delay_arm_in_SC1_0  ),
 . cnt25M_20ms_SC0_lat          (cnt25M_20ms_SC0_0_lat        ),
 . cnt25M_20ms_SC1_lat          (cnt25M_20ms_SC1_0_lat        ),
 . fddslot0_begin_triger_SC0    (fddslot0_begin_triger_SC0_0  ),
 . fddslot0_begin_triger_SC1    (fddslot0_begin_triger_SC1_0  )
    );
  
wire [19:0]   cnt25M_20ms_SC0_1_lat; 
wire [19:0]   cnt25M_20ms_SC1_1_lat; 
wire          fddslot0_begin_triger_SC0_1;
wire          fdd_slot0_begin_SC0_1;
wire          fddslot0_begin_triger_SC1_1;
wire          fdd_slot0_begin_SC1_1;
Sync_40M_LTE_Module Sync_40M_LTE_Module_1(
 . clk40M                       (clk40M                     ),
 . rf1_pps_1s                   (rf1_pps_1s  ),
 . fdd_slot0_begin_SC0          (fdd_slot0_begin_SC0_1        ),
 . fdd_slot0_begin_SC1          (fdd_slot0_begin_SC1_1        ),
 . fddslot0_delay_arm_in_SC0    (fddslot0_delay_arm_in_SC0_1  ),
 . fddslot0_delay_arm_in_SC1    (fddslot0_delay_arm_in_SC1_1  ),
 . cnt25M_20ms_SC0_lat          (cnt25M_20ms_SC0_1_lat        ),
 . cnt25M_20ms_SC1_lat          (cnt25M_20ms_SC1_1_lat        ),
 . fddslot0_begin_triger_SC0    (fddslot0_begin_triger_SC0_1  ),
 . fddslot0_begin_triger_SC1    (fddslot0_begin_triger_SC1_1  )
    );


wire [0 :0]     TorF_Rst_SC0_0;
wire [0 :0]     TorF_Rst_SC1_0;
wire [0 :0]     TorF_Rst_SC0_1;
wire [0 :0]     TorF_Rst_SC1_1;

wire [9 :0]     Base_Time_Py_SC0_0;
wire [9 :0]     Base_Time_Py_SC1_0;
wire [9 :0]     Search_Period_SC0_0;
wire [9 :0]     Search_Period_SC1_0;
wire [0 :0]     Search_Mode_SC0_0;
wire [0 :0]     Search_Mode_SC1_0;
wire [0 :0]     tx_on_arm_SC0_0;
wire [0 :0]     WY_Dw_En_SC0_0;
wire [0 :0]     clk40or25_SC0_0;
wire [0 :0]     fdd_single_syc_SC0_0;
wire [0 :0]     tx_on_arm_SC1_0; 
wire [0 :0]     WY_Dw_En_SC1_0;
wire [0 :0]     clk40or25_SC1_0; 
wire [0 :0]     fdd_single_syc_SC1_0; 
wire  [31:0]    tc_RNTI_fpga_SC10_0;
wire  [31:0]    UE0_CRC_Status_SC10_0;
wire  [31:0]    UE1_CRC_Status_SC10_0;
wire  [31:0]    UE2_CRC_Status_SC10_0;
wire  [31:0]    UE3_CRC_Status_SC10_0;
wire  [63:0]    UE0_PDU_data_SC10_0;
wire  [63:0]    UE1_PDU_data_SC10_0;
wire  [63:0]    UE2_PDU_data_SC10_0;
wire  [63:0]    UE3_PDU_data_SC10_0;
wire  [1:0]     UE0_PDU_data_Valid_SC10_0;
wire  [1:0]     UE1_PDU_data_Valid_SC10_0;
wire  [1:0]     UE2_PDU_data_Valid_SC10_0;
wire  [1:0]     UE3_PDU_data_Valid_SC10_0;

wire [9 :0]     Base_Time_Py_SC0_1;
wire [9 :0]     Base_Time_Py_SC1_1;
wire [9 :0]     Search_Period_SC0_1;
wire [9 :0]     Search_Period_SC1_1;
wire [0 :0]     Search_Mode_SC0_1;
wire [0 :0]     Search_Mode_SC1_1;
wire [0 :0]     tx_on_arm_SC0_1;
wire [0 :0]     WY_Dw_En_SC0_1;
wire [0 :0]     clk40or25_SC0_1;
wire [0 :0]     fdd_single_syc_SC0_1;
wire [0 :0]     tx_on_arm_SC1_1; 
wire [0 :0]     WY_Dw_En_SC1_1;
wire [0 :0]     clk40or25_SC1_1; 
wire [0 :0]     fdd_single_syc_SC1_1; 
wire  [31:0]    tc_RNTI_fpga_SC10_1;
wire  [31:0]    UE0_CRC_Status_SC10_1;
wire  [31:0]    UE1_CRC_Status_SC10_1;
wire  [31:0]    UE2_CRC_Status_SC10_1;
wire  [31:0]    UE3_CRC_Status_SC10_1;
wire  [63:0]    UE0_PDU_data_SC10_1;
wire  [63:0]    UE1_PDU_data_SC10_1;
wire  [63:0]    UE2_PDU_data_SC10_1;
wire  [63:0]    UE3_PDU_data_SC10_1;
wire  [1:0]     UE0_PDU_data_Valid_SC10_1;
wire  [1:0]     UE1_PDU_data_Valid_SC10_1;
wire  [1:0]     UE2_PDU_data_Valid_SC10_1;
wire  [1:0]     UE3_PDU_data_Valid_SC10_1;


wire axi_rd_stb_SC0_0;
wire axi_wr_ack_SC0_0;
wire axi_wr_stb_SC0_0;
wire [11:0]axi_rd_addr_SC0_0;
wire [31:0]axi_rd_data_SC0_0; 
wire axi_rd_stb_SC0_1;
wire axi_wr_ack_SC0_1;
wire axi_wr_stb_SC0_1;
wire [11:0]axi_rd_addr_SC0_1;
wire [31:0]axi_rd_data_SC0_1; 
assign axi_rd_stb_SC0 = Band_Contrl_4B[0]?axi_rd_stb_SC0_1:axi_rd_stb_SC0_0;
assign axi_wr_ack_SC0 = Band_Contrl_4B[0]?axi_wr_ack_SC0_1:axi_wr_ack_SC0_0;
assign axi_wr_stb_SC0_0 = Band_Contrl_4B[0]?0:axi_wr_stb_SC0;
assign axi_wr_stb_SC0_1 = Band_Contrl_4B[0]?axi_wr_stb_SC0:0;
assign axi_rd_addr_SC0_0 = Band_Contrl_4B[0]?0:axi_rd_addr_SC0;
assign axi_rd_addr_SC0_1 = Band_Contrl_4B[0]?axi_rd_addr_SC0:0;
assign axi_rd_data_SC0 = Band_Contrl_4B[0]?axi_rd_data_SC0_1:axi_rd_data_SC0_0;

wire axi_rd_stb_SC1_0;
wire axi_wr_ack_SC1_0;
wire axi_wr_stb_SC1_0;
wire [11:0]axi_rd_addr_SC1_0;
wire [31:0]axi_rd_data_SC1_0; 
wire axi_rd_stb_SC1_1;
wire axi_wr_ack_SC1_1;
wire axi_wr_stb_SC1_1;
wire [11:0]axi_rd_addr_SC1_1;
wire [31:0]axi_rd_data_SC1_1; 
assign axi_rd_stb_SC1 = Band_Contrl_4B[1]?axi_rd_stb_SC1_1:axi_rd_stb_SC1_0;
assign axi_wr_ack_SC1 = Band_Contrl_4B[1]?axi_wr_ack_SC1_1:axi_wr_ack_SC1_0;
assign axi_wr_stb_SC1_0 = Band_Contrl_4B[1]?0:axi_wr_stb_SC1;
assign axi_wr_stb_SC1_1 = Band_Contrl_4B[1]?axi_wr_stb_SC1:0;
assign axi_rd_addr_SC1_0 = Band_Contrl_4B[1]?0:axi_rd_addr_SC1;
assign axi_rd_addr_SC1_1 = Band_Contrl_4B[1]?axi_rd_addr_SC1:0;
assign axi_rd_data_SC1 = Band_Contrl_4B[1]?axi_rd_data_SC1_1:axi_rd_data_SC1_0;



axi_lite_drv_2C_single axi_lite_drv_2C_single_0(
.fclk_100m                      (fclk_100m                                ),
.fclk_reset0_n                  (fclk_reset0_n                            ),
.rxoutclk                       (CLK_12288M                               ),
.Clk_TorF_SC0                   (CLK_7p68M_SC0                            ),
.Clk_TorF_SC1                   (CLK_7p68M_SC1                            ), 
.axi_wr_addr_SC0                (axi_wr_addr_SC0                          ),
.axi_wr_data_SC0                (axi_wr_data_SC0                          ),
.axi_wr_stb_SC0                 (axi_wr_stb_SC0_0                           ),
.axi_wr_ack_SC0                 (axi_wr_ack_SC0_0                           ),
.axi_rd_addr_SC0                (axi_rd_addr_SC0_0                          ),
.axi_rd_data_SC0                (axi_rd_data_SC0_0                          ),
.axi_rd_ack_SC0                 (1'b0                           ),
.axi_rd_stb_SC0                 (axi_rd_stb_SC0_0                           ),
.synkeep_current_state_SC0      (                                         ),
.synkeep_current_state_SC1      (                                         ),
.cnt25M_20ms_SC0_lat            (cnt25M_20ms_SC0_0_lat                      ),
.cnt25M_status5_20ms_SC0_lat    (0              ),
.cnt25M_20ms_SC1_lat            (cnt25M_20ms_SC1_0_lat                      ),
.cnt25M_status5_20ms_SC1_lat    (0              ),
.Base_Time_Py_SC0               (Base_Time_Py_SC0_0                           ),
.Base_Time_Py_SC1               (Base_Time_Py_SC1_0                           ), 
.Search_Period_SC0              (Search_Period_SC0_0  ),
.Search_Period_SC1              (Search_Period_SC1_0  ),
.Search_Mode_SC0                (Search_Mode_SC0_0    ),
.Search_Mode_SC1                (Search_Mode_SC1_0    ),
.tx_on_arm_SC0                  ( tx_on_arm_SC0_0     ),
.WY_Dw_En_SC0                   ( WY_Dw_En_SC0_0      ),
.clk40or25_SC0                  ( clk40or25_SC0_0     ),
.fdd_single_syc_SC0                  ( fdd_single_syc_SC0_0     ),
.tx_on_arm_SC1                  ( tx_on_arm_SC1_0     ),
.clk40or25_SC1                  ( clk40or25_SC1_0     ),
.fdd_single_syc_SC1                  ( fdd_single_syc_SC1_0     ),
.WY_Dw_En_SC1                   ( WY_Dw_En_SC1_0      ),

 
.mib_sfn_fpga_SC0               (mib_sfn_fpga_SC0_0                         ),
.tc_RNTI_fpga_SC0               (tc_RNTI_fpga_SC10_0[15:0]                  ),
.msg3_UE23_Flag_SC0             (msg3_UE23_Flag_SC0_0                       ),
.Tmp_CRnti_armnew_SC0           (Tmp_CRnti_armnew_SC0_0                     ),
.slot_50ms_index_SC0            (slot_50ms_index_SC0_0                      ),
.gps_delay_arm_in_SC0           (gps_delay_arm_in_SC0_0                     ),
.fddslot0_delay_arm_in_SC0           (fddslot0_delay_arm_in_SC0_0                     ),
.PA_Tx_on_arm_SC0               (PA_Tx_on_arm_SC0_0                         ),
.PA_Rx_on_arm_SC0               (PA_Rx_on_arm_SC0_0                         ),
.PA_N8N5N3N1_SC0                 (PA_N8N5N3N1_SC0_0                           ),
.ssb_up_shift_SC0               (ssb_up_shift_SC0_0                         ),
.ssb_dds_config_SC0             (ssb_dds_config_SC0_0                       ),
.dds_config_fir_SC0             (dds_config_fir_SC0_0                       ),
.TorF_SC0                       (TorF_SC0                                   ),
.TorF_Rst_SC0                   (TorF_Rst_SC0_0                              ),
.Gscn_Mode_SC0                  (Gscn_Mode_SC0_0                            ),
.SSB_Bitmap_Arm_SC0             (SSB_Bitmap_Arm_SC0_0                       ),
.mib_kssb_arm_SC0               (mib_kssb_arm_SC0_0                         ),
.SSB_start_sc_lat_arm_SC0       (SSB_start_sc_lat_arm_SC0_0                 ),
.coreset0_start_sc_lat_arm_SC0  (coreset0_start_sc_lat_arm_SC0_0            ),
.n_PRB_RA_Gscn_arm_SC0          (n_PRB_RA_Gscn_arm_SC0_0                    ),
.BWP0_start_RB_Gscn_arm_SC0     (BWP0_start_RB_Gscn_arm_SC0_0               ),
.N_ta_reg_SC0                   (N_ta_reg_SC0_0                             ),
.rach_cp_py_SC0                 (rach_cp_py_SC0_0                           ),
.PCI_Arm_SC0                    (PCI_Arm_SC0_0                              ),
.FIFO_Rst_SC0                   (FIFO_Rst_SC0_0                             ),
.CellSync_Rst_SC0               (CellSync_Rst_SC0_0                         ),
.Rf_TR_Choose_SC0               (Rf_TR_Choose_SC0_0                         ),
.Rf_LNA_17dB_SC0                (Rf_LNA_17dB_SC0_0                          ),
.State_Flag_Wr_SC0              (State_Flag_Wr_SC0_0                        ),
.Cell_State_Set_SC0             (Cell_State_Set_SC0_0                       ),
.Cell_DW_indic_SC0              (Cell_DW_indic_SC0_0                        ),
.SIBs_Enable_SC0                (SIBs_Enable_SC0_0                          ),
.UE0_State_Wr_SC0               (UE0_State_Wr_SC0_0                         ),
.UE1_State_Wr_SC0               (UE1_State_Wr_SC0_0                         ),
.UE2_State_Wr_SC0               (UE2_State_Wr_SC0_0                         ),
.UE3_State_Wr_SC0               (UE3_State_Wr_SC0_0                         ),
.Sib1_State_Wr_SC0              (Sib1_State_Wr_SC0_0                        ),
.Msg4_PDU_wr_data_SC0           (Msg4_PDU_wr_data_SC0_0                     ),
.Msg4_PDU_wr_data_addra_SC0     (Msg4_PDU_wr_data_addra_SC0_0               ),
.Msg4_PDU_wr_data_ena_SC0       (Msg4_PDU_wr_data_ena_SC0_0                 ),
.sib1_wr_data_SC0               (sib1_wr_data_SC0_0                         ),
.sib1_wr_data_addra_SC0         (sib1_wr_data_addra_SC0_0                   ),
.Previos_sib1_wr_data_ena_SC0   (Previos_sib1_wr_data_ena_SC0_0             ),
.Later_sib1_wr_data_ena_SC0     (Later_sib1_wr_data_ena_SC0_0               ),
.sibn_wr_data_SC0               (sibn_wr_data_SC0_0                         ),
.sibn_wr_data_addra_SC0         (sibn_wr_data_addra_SC0_0                   ),
.sibn_wr_data_ena_SC0           (sibn_wr_data_ena_SC0_0                     ),
.UE0_PDU_wr_data_SC0            (UE0_PDU_wr_data_SC0_0                      ),
.UE0_PDU_wr_data_addra_SC0      (UE0_PDU_wr_data_addra_SC0_0                ),
.UE0_PDU_wr_data_ena_SC0        (UE0_PDU_wr_data_ena_SC0_0                  ),
.UE1_PDU_wr_data_SC0            (UE1_PDU_wr_data_SC0_0                      ),
.UE1_PDU_wr_data_addra_SC0      (UE1_PDU_wr_data_addra_SC0_0                ),
.UE1_PDU_wr_data_ena_SC0        (UE1_PDU_wr_data_ena_SC0_0                  ),
.UE2_PDU_wr_data_SC0            (UE2_PDU_wr_data_SC0_0                      ),
.UE2_PDU_wr_data_addra_SC0      (UE2_PDU_wr_data_addra_SC0_0                ),
.UE2_PDU_wr_data_ena_SC0        (UE2_PDU_wr_data_ena_SC0_0                  ),
.UE3_PDU_wr_data_SC0            (UE3_PDU_wr_data_SC0_0                      ),
.UE3_PDU_wr_data_addra_SC0      (UE3_PDU_wr_data_addra_SC0_0                ),
.UE3_PDU_wr_data_ena_SC0        (UE3_PDU_wr_data_ena_SC0_0                  ),
.UE_State_Wr_finish_SC0         (UE_State_Wr_finish_SC0_0                   ),
.Rx_Phase_Shift_Table_doutb_SC0 (Rx_Phase_Shift_Table_doutb_SC0_0           ),
.Tx_Phshit_wr_data_SC0          (Tx_Phshit_wr_data_SC0_0                    ),
.Tx_Phshit_wr_data_addra_SC0    (Tx_Phshit_wr_data_addra_SC0_0              ),
.Tx_Phshit_wr_data_ena_SC0      (Tx_Phshit_wr_data_ena_SC0_0                ),
.LTE_Pusch_Dmrs_Bitmap_SC0      (LTE_Pusch_Dmrs_Bitmap_SC0_0                ),
.LTE_Pusch_Dmrs_Data_SC0        (LTE_Pusch_Dmrs_Data_SC0_0                  ),
.LTE_Pusch_Dmrs_Data_addra_SC0  (LTE_Pusch_Dmrs_Data_addra_SC0_0            ),
.LTE_Pusch_Dmrs_Data_ena_SC0    (LTE_Pusch_Dmrs_Data_ena_SC0_0              ),
.gps_delay_lat_SC0              (gps_delay_lat_SC0_0                        ),
.cnt_gps_time_1s_lat_SC0        (cnt_gps_time_1s_lat_SC0_0                  ),
.cell_status_rd_SC0             (cell_status_rd_SC0_0                       ),
.Msg3_Rsrp_Energy_lat_SC0       (Msg3_Rsrp_Energy_lat_SC0_0                 ),
.UE0_Rsrp_Energy_lat_SC0        (UE0_Rsrp_Energy_lat_SC0_0                  ),
.UE1_Rsrp_Energy_lat_SC0        (UE1_Rsrp_Energy_lat_SC0_0                  ),
.UE2_Rsrp_Energy_lat_SC0        (UE2_Rsrp_Energy_lat_SC0_0                  ),
.UE3_Rsrp_Energy_lat_SC0        (Msg3_Rsrp_Energy_lat_SC0_0                 ),
.peak_max_to_dsp_SC0            (peak_max_to_dsp_SC0_0                      ),
.mib_crc_pass_new_SC0           (mib_crc_pass_new_SC0_0                     ),
.s_config_data_r_SC0            (s_config_data_r_SC0_0                      ),
.dmrs_max_index_f_delay_SC0     (dmrs_max_index_f_delay_SC0_0               ),
.PCI_crc_Lat_SC0                (PCI_crc_Lat_SC0_0                          ),
.pss_noise_lat_SC0              (pss_noise_lat_SC0_0                        ),
.pss_peak_data_lat_SC0          (pss_peak_data_lat_SC0_0                    ), 
.Pbch_Rsrp_Energy_Lat_SC0       (Pbch_Rsrp_Energy_Lat_SC0_0                 ),
.cnt_gps_1s_counter_SC0         (cnt_gps_1s_counter_SC0_0                   ),
.UE3_Pool_Crnti_SC0             (UE3_Pool_Crnti_SC0_0                       ),
.Slot_18_19_Fifo_rst_SC0        (Slot_18_19_Fifo_rst_SC0_0                  ),
.UE0_Ta_12_SC0                  (UE_Ta_12_SC0_0                            ),
.Rach_Find_Flag_SC0                  (Rach_Find_Flag_SC0_0                            ),
.tdd_tx_dly_SC0                  (tdd_tx_dly_SC0_0                            ),
.fdd_tx_dly_SC0                  (fdd_tx_dly_SC0_0                            ),
.UE1_Ta_12_SC0                  (0                            ),
.UE2_Ta_12_SC0                  (0                            ),
.UE3_Ta_12_SC0                  (0                            ),
.axi_wr_addr_SC1                (axi_wr_addr_SC1                          ),
.axi_wr_data_SC1                (axi_wr_data_SC1                          ),
.axi_wr_stb_SC1                 (axi_wr_stb_SC1_0                           ),
.axi_wr_ack_SC1                 (axi_wr_ack_SC1_0                           ),
.axi_rd_addr_SC1                (axi_rd_addr_SC1_0                          ),
.axi_rd_data_SC1                (axi_rd_data_SC1_0                          ),
.axi_rd_ack_SC1                 (1'b0                           ),
.axi_rd_stb_SC1                 (axi_rd_stb_SC1_0                           ),
.mib_sfn_fpga_SC1               (mib_sfn_fpga_SC1_0                         ),
.tc_RNTI_fpga_SC1               (tc_RNTI_fpga_SC10_0[31:16]                 ),
.msg3_UE23_Flag_SC1             (msg3_UE23_Flag_SC1_0                       ),
.Tmp_CRnti_armnew_SC1           (Tmp_CRnti_armnew_SC1_0                     ),
.slot_50ms_index_SC1            (slot_50ms_index_SC1_0                      ),
.gps_delay_arm_in_SC1           (gps_delay_arm_in_SC1_0                     ),
.fddslot0_delay_arm_in_SC1           (fddslot0_delay_arm_in_SC1_0                     ),
.PA_Tx_on_arm_SC1               (PA_Tx_on_arm_SC1_0                         ),
.PA_Rx_on_arm_SC1               (PA_Rx_on_arm_SC1_0                         ),
.PA_N8N5N3N1_SC1                 (PA_N8N5N3N1_SC1_0                           ),
.ssb_up_shift_SC1               (ssb_up_shift_SC1_0                         ),
.ssb_dds_config_SC1             (ssb_dds_config_SC1_0                       ),
.dds_config_fir_SC1             (dds_config_fir_SC1_0                       ),
.TorF_SC1                       (TorF_SC1                                   ),
.TorF_Rst_SC1                   (TorF_Rst_SC1_0                             ),
.Gscn_Mode_SC1                  (Gscn_Mode_SC1_0                            ),
.SSB_Bitmap_Arm_SC1                  (SSB_Bitmap_Arm_SC1_0                            ),
.mib_kssb_arm_SC1               (mib_kssb_arm_SC1_0                         ),
.SSB_start_sc_lat_arm_SC1       (SSB_start_sc_lat_arm_SC1_0                 ),
.coreset0_start_sc_lat_arm_SC1  (coreset0_start_sc_lat_arm_SC1_0            ),
.n_PRB_RA_Gscn_arm_SC1          (n_PRB_RA_Gscn_arm_SC1_0                    ),
.BWP0_start_RB_Gscn_arm_SC1     (BWP0_start_RB_Gscn_arm_SC1_0               ),
.N_ta_reg_SC1                   (N_ta_reg_SC1_0                             ),
.rach_cp_py_SC1                   (rach_cp_py_SC1_0                             ),
.PCI_Arm_SC1                    (PCI_Arm_SC1_0                              ),
.FIFO_Rst_SC1                   (FIFO_Rst_SC1_0                             ),
.CellSync_Rst_SC1               (CellSync_Rst_SC1_0                        ),
.Rf_TR_Choose_SC1               (Rf_TR_Choose_SC1_0                        ),
.Rf_LNA_17dB_SC1                (Rf_LNA_17dB_SC1_0                          ),
.State_Flag_Wr_SC1              (State_Flag_Wr_SC1_0                        ),
.Cell_State_Set_SC1             (Cell_State_Set_SC1_0                       ),
.Cell_DW_indic_SC1              (Cell_DW_indic_SC1_0                        ),
.SIBs_Enable_SC1                (SIBs_Enable_SC1_0                          ),
.UE0_State_Wr_SC1               (UE0_State_Wr_SC1_0                         ),
.UE1_State_Wr_SC1               (UE1_State_Wr_SC1_0                         ),
.UE2_State_Wr_SC1               (UE2_State_Wr_SC1_0                         ),
.UE3_State_Wr_SC1               (UE3_State_Wr_SC1_0                         ),
.Sib1_State_Wr_SC1              (Sib1_State_Wr_SC1_0                        ),
.Msg4_PDU_wr_data_SC1           (Msg4_PDU_wr_data_SC1_0                     ),
.Msg4_PDU_wr_data_addra_SC1     (Msg4_PDU_wr_data_addra_SC1_0               ),
.Msg4_PDU_wr_data_ena_SC1       (Msg4_PDU_wr_data_ena_SC1_0                 ),
.sib1_wr_data_SC1               (sib1_wr_data_SC1_0                         ),
.sib1_wr_data_addra_SC1         (sib1_wr_data_addra_SC1_0                   ),
.Previos_sib1_wr_data_ena_SC1           (Previos_sib1_wr_data_ena_SC1_0                     ),
.Later_sib1_wr_data_ena_SC1           (Later_sib1_wr_data_ena_SC1_0                     ),
.sibn_wr_data_SC1               (sibn_wr_data_SC1_0                         ),
.sibn_wr_data_addra_SC1         (sibn_wr_data_addra_SC1_0                   ),
.sibn_wr_data_ena_SC1           (sibn_wr_data_ena_SC1_0                     ),
.UE0_PDU_wr_data_SC1            (UE0_PDU_wr_data_SC1_0                      ),
.UE0_PDU_wr_data_addra_SC1      (UE0_PDU_wr_data_addra_SC1_0                ),
.UE0_PDU_wr_data_ena_SC1        (UE0_PDU_wr_data_ena_SC1_0                  ),
.UE1_PDU_wr_data_SC1            (UE1_PDU_wr_data_SC1_0                      ),
.UE1_PDU_wr_data_addra_SC1      (UE1_PDU_wr_data_addra_SC1_0                ),
.UE1_PDU_wr_data_ena_SC1        (UE1_PDU_wr_data_ena_SC1_0                  ),
.UE2_PDU_wr_data_SC1            (UE2_PDU_wr_data_SC1_0                      ),
.UE2_PDU_wr_data_addra_SC1      (UE2_PDU_wr_data_addra_SC1_0                ),
.UE2_PDU_wr_data_ena_SC1        (UE2_PDU_wr_data_ena_SC1_0                  ),
.UE3_PDU_wr_data_SC1            (UE3_PDU_wr_data_SC1_0                      ),
.UE3_PDU_wr_data_addra_SC1      (UE3_PDU_wr_data_addra_SC1_0                ),
.UE3_PDU_wr_data_ena_SC1        (UE3_PDU_wr_data_ena_SC1_0                  ),
.UE_State_Wr_finish_SC1         (UE_State_Wr_finish_SC1_0                   ),
.Rx_Phase_Shift_Table_doutb_SC1 (Rx_Phase_Shift_Table_doutb_SC1_0           ),
.Tx_Phshit_wr_data_SC1          (Tx_Phshit_wr_data_SC1_0                    ),
.Tx_Phshit_wr_data_addra_SC1    (Tx_Phshit_wr_data_addra_SC1_0              ),
.Tx_Phshit_wr_data_ena_SC1      (Tx_Phshit_wr_data_ena_SC1_0                ),
.LTE_Pusch_Dmrs_Bitmap_SC1      (LTE_Pusch_Dmrs_Bitmap_SC1_0                ),
.LTE_Pusch_Dmrs_Data_SC1        (LTE_Pusch_Dmrs_Data_SC1_0                  ),
.LTE_Pusch_Dmrs_Data_addra_SC1  (LTE_Pusch_Dmrs_Data_addra_SC1_0            ),
.LTE_Pusch_Dmrs_Data_ena_SC1    (LTE_Pusch_Dmrs_Data_ena_SC1_0              ),
.gps_delay_lat_SC1              (gps_delay_lat_SC1_0                        ),
.cnt_gps_time_1s_lat_SC1        (cnt_gps_time_1s_lat_SC1_0                  ),
.cell_status_rd_SC1             (cell_status_rd_SC1_0                       ),
.Msg3_Rsrp_Energy_lat_SC1       (Msg3_Rsrp_Energy_lat_SC1_0                 ),
.UE0_Rsrp_Energy_lat_SC1        (UE0_Rsrp_Energy_lat_SC1_0                  ),
.UE1_Rsrp_Energy_lat_SC1        (UE1_Rsrp_Energy_lat_SC1_0                  ),
.UE2_Rsrp_Energy_lat_SC1        (UE2_Rsrp_Energy_lat_SC1_0                  ),
.UE3_Rsrp_Energy_lat_SC1        (Msg3_Rsrp_Energy_lat_SC1_0                 ),
.peak_max_to_dsp_SC1            (peak_max_to_dsp_SC1_0                     ),
.mib_crc_pass_new_SC1           (mib_crc_pass_new_SC1_0                     ),
.s_config_data_r_SC1            (s_config_data_r_SC1_0                      ),
.dmrs_max_index_f_delay_SC1     (dmrs_max_index_f_delay_SC1_0               ),
.PCI_crc_Lat_SC1                (PCI_crc_Lat_SC1_0                          ),
.pss_noise_lat_SC1              (pss_noise_lat_SC1_0                        ),
.pss_peak_data_lat_SC1          (pss_peak_data_lat_SC1_0                    ), 
.Pbch_Rsrp_Energy_Lat_SC1       (Pbch_Rsrp_Energy_Lat_SC1_0                 ),
.cnt_gps_1s_counter_SC1         (cnt_gps_1s_counter_SC1_0                   ),
.UE3_Pool_Crnti_SC1             (UE3_Pool_Crnti_SC1_0                       ),
.Slot_18_19_Fifo_rst_SC1        (Slot_18_19_Fifo_rst_SC1_0                  ),
.UE0_Ta_12_SC1                  (UE_Ta_12_SC1_0                            ),
.Rach_Find_Flag_SC1                  (Rach_Find_Flag_SC1_0                            ),
.tdd_tx_dly_SC1                  (tdd_tx_dly_SC1_0                            ),
.fdd_tx_dly_SC1                  (fdd_tx_dly_SC1_0                            ),
.UE1_Ta_12_SC1                  (0                            ),
.UE2_Ta_12_SC1                  (0                            ),
.UE3_Ta_12_SC1                  (0                            ),
.UE0_PDU_data_SC10              (UE0_PDU_data_SC10_0                        ),
.UE1_PDU_data_SC10              (UE1_PDU_data_SC10_0                        ),
.UE2_PDU_data_SC10              (UE2_PDU_data_SC10_0                        ),
.UE3_PDU_data_SC10              (UE3_PDU_data_SC10_0                        ),
.UE0_PDU_data_Valid_SC10        (UE0_PDU_data_Valid_SC10_0                  ),
.UE1_PDU_data_Valid_SC10        (UE1_PDU_data_Valid_SC10_0                  ),
.UE2_PDU_data_Valid_SC10        (UE2_PDU_data_Valid_SC10_0                  ),
.UE3_PDU_data_Valid_SC10        (UE3_PDU_data_Valid_SC10_0                  ),
.UE0_CRC_Status_SC10            (UE0_CRC_Status_SC10_0                      ),
.UE1_CRC_Status_SC10            (UE1_CRC_Status_SC10_0                      ),
.UE2_CRC_Status_SC10            (UE2_CRC_Status_SC10_0                      ),
.UE3_CRC_Status_SC10            (UE3_CRC_Status_SC10_0                      ),
.mtime_start                    (mtime_start                              ),
.mulit_ssb_flag                 (1'b0                              ),
.sdr_info                       (sdr_info                                 ),
.r_RomID_lat                    (r_RomID_lat                              ),
.Bs_info_2                      (Bs_info_2                                ),
.Bs_info_1                      (Bs_info_1                                ),
.Bs_info_0                      (Bs_info_0                                )
);


axi_lite_drv_2C_single axi_lite_drv_2C_single_1(
.fclk_100m                      (fclk_100m                                ),
.fclk_reset0_n                  (fclk_reset0_n                            ),
.rxoutclk                       (CLK_12288M                               ),
.Clk_TorF_SC0                   (CLK_7p68M_SC0                            ),
.Clk_TorF_SC1                   (CLK_7p68M_SC1                            ), 
.axi_wr_addr_SC0                (axi_wr_addr_SC0                          ),
.axi_wr_data_SC0                (axi_wr_data_SC0                          ),
.axi_wr_stb_SC0                 (axi_wr_stb_SC0_1                           ),
.axi_wr_ack_SC0                 (axi_wr_ack_SC0_1                           ),
.axi_rd_addr_SC0                (axi_rd_addr_SC0_1                          ),
.axi_rd_data_SC0                (axi_rd_data_SC0_1                          ),
.axi_rd_ack_SC0                 (1'b0                           ),
.axi_rd_stb_SC0                 (axi_rd_stb_SC0_1                           ),
.synkeep_current_state_SC0      (                                         ),
.synkeep_current_state_SC1      (                                         ),
.cnt25M_20ms_SC0_lat            (cnt25M_20ms_SC0_1_lat                      ),
.cnt25M_status5_20ms_SC0_lat    (0              ),
.cnt25M_20ms_SC1_lat            (cnt25M_20ms_SC1_1_lat                      ),
.cnt25M_status5_20ms_SC1_lat    (0              ),
.Base_Time_Py_SC0               (Base_Time_Py_SC0_1                           ),
.Base_Time_Py_SC1               (Base_Time_Py_SC1_1                           ), 
.Search_Period_SC0              (Search_Period_SC0_1  ),
.Search_Period_SC1              (Search_Period_SC1_1  ),
.Search_Mode_SC0                (Search_Mode_SC0_1    ),
.Search_Mode_SC1                (Search_Mode_SC1_1    ),
.tx_on_arm_SC0                  ( tx_on_arm_SC0_1     ),
.WY_Dw_En_SC0                   ( WY_Dw_En_SC0_1      ),
.clk40or25_SC0                  ( clk40or25_SC0_1     ),
.fdd_single_syc_SC0                  ( fdd_single_syc_SC0_1     ),
.tx_on_arm_SC1                  ( tx_on_arm_SC1_1     ),
.clk40or25_SC1                  ( clk40or25_SC1_1     ),
.fdd_single_syc_SC1                  ( fdd_single_syc_SC1_1     ),
.WY_Dw_En_SC1                   ( WY_Dw_En_SC1_1      ),

 

.mib_sfn_fpga_SC0               (mib_sfn_fpga_SC0_1                         ),
.tc_RNTI_fpga_SC0               (tc_RNTI_fpga_SC10_1[15:0]                  ),
.msg3_UE23_Flag_SC0             (msg3_UE23_Flag_SC0_1                       ),
.Tmp_CRnti_armnew_SC0           (Tmp_CRnti_armnew_SC0_1                     ),
.slot_50ms_index_SC0            (slot_50ms_index_SC0_1                      ),
.gps_delay_arm_in_SC0           (gps_delay_arm_in_SC0_1                     ),
.fddslot0_delay_arm_in_SC0           (fddslot0_delay_arm_in_SC0_1                     ),
.PA_Tx_on_arm_SC0               (PA_Tx_on_arm_SC0_1                         ),
.PA_Rx_on_arm_SC0               (PA_Rx_on_arm_SC0_1                         ),
.PA_N8N5N3N1_SC0                 (PA_N8N5N3N1_SC0_1                           ),
.ssb_up_shift_SC0               (ssb_up_shift_SC0_1                         ),
.ssb_dds_config_SC0             (ssb_dds_config_SC0_1                       ),
.dds_config_fir_SC0             (dds_config_fir_SC0_1                       ),
.TorF_SC0                       (                                   ),
.TorF_Rst_SC0                   (TorF_Rst_SC0_1                              ),
.Gscn_Mode_SC0                  (Gscn_Mode_SC0_1                            ),
.SSB_Bitmap_Arm_SC0             (SSB_Bitmap_Arm_SC0_1                       ),
.mib_kssb_arm_SC0               (mib_kssb_arm_SC0_1                         ),
.SSB_start_sc_lat_arm_SC0       (SSB_start_sc_lat_arm_SC0_1                 ),
.coreset0_start_sc_lat_arm_SC0  (coreset0_start_sc_lat_arm_SC0_1            ),
.n_PRB_RA_Gscn_arm_SC0          (n_PRB_RA_Gscn_arm_SC0_1                    ),
.BWP0_start_RB_Gscn_arm_SC0     (BWP0_start_RB_Gscn_arm_SC0_1               ),
.N_ta_reg_SC0                   (N_ta_reg_SC0_1                             ),
.rach_cp_py_SC0                 (rach_cp_py_SC0_1                           ),
.PCI_Arm_SC0                    (PCI_Arm_SC0_1                              ),
.FIFO_Rst_SC0                   (FIFO_Rst_SC0_1                             ),
.CellSync_Rst_SC0               (CellSync_Rst_SC0_1                         ),
.Rf_TR_Choose_SC0               (Rf_TR_Choose_SC0_1                         ),
.Rf_LNA_17dB_SC0                (Rf_LNA_17dB_SC0_1                          ),
.State_Flag_Wr_SC0              (State_Flag_Wr_SC0_1                        ),
.Cell_State_Set_SC0             (Cell_State_Set_SC0_1                       ),
.Cell_DW_indic_SC0              (Cell_DW_indic_SC0_1                        ),
.SIBs_Enable_SC0                (SIBs_Enable_SC0_1                          ),
.UE0_State_Wr_SC0               (UE0_State_Wr_SC0_1                         ),
.UE1_State_Wr_SC0               (UE1_State_Wr_SC0_1                         ),
.UE2_State_Wr_SC0               (UE2_State_Wr_SC0_1                         ),
.UE3_State_Wr_SC0               (UE3_State_Wr_SC0_1                         ),
.Sib1_State_Wr_SC0              (Sib1_State_Wr_SC0_1                        ),
.Msg4_PDU_wr_data_SC0           (Msg4_PDU_wr_data_SC0_1                     ),
.Msg4_PDU_wr_data_addra_SC0     (Msg4_PDU_wr_data_addra_SC0_1               ),
.Msg4_PDU_wr_data_ena_SC0       (Msg4_PDU_wr_data_ena_SC0_1                 ),
.sib1_wr_data_SC0               (sib1_wr_data_SC0_1                         ),
.sib1_wr_data_addra_SC0         (sib1_wr_data_addra_SC0_1                   ),
.Previos_sib1_wr_data_ena_SC0   (Previos_sib1_wr_data_ena_SC0_1             ),
.Later_sib1_wr_data_ena_SC0     (Later_sib1_wr_data_ena_SC0_1               ),
.sibn_wr_data_SC0               (sibn_wr_data_SC0_1                         ),
.sibn_wr_data_addra_SC0         (sibn_wr_data_addra_SC0_1                   ),
.sibn_wr_data_ena_SC0           (sibn_wr_data_ena_SC0_1                     ),
.UE0_PDU_wr_data_SC0            (UE0_PDU_wr_data_SC0_1                      ),
.UE0_PDU_wr_data_addra_SC0      (UE0_PDU_wr_data_addra_SC0_1                ),
.UE0_PDU_wr_data_ena_SC0        (UE0_PDU_wr_data_ena_SC0_1                  ),
.UE1_PDU_wr_data_SC0            (UE1_PDU_wr_data_SC0_1                      ),
.UE1_PDU_wr_data_addra_SC0      (UE1_PDU_wr_data_addra_SC0_1                ),
.UE1_PDU_wr_data_ena_SC0        (UE1_PDU_wr_data_ena_SC0_1                  ),
.UE2_PDU_wr_data_SC0            (UE2_PDU_wr_data_SC0_1                      ),
.UE2_PDU_wr_data_addra_SC0      (UE2_PDU_wr_data_addra_SC0_1                ),
.UE2_PDU_wr_data_ena_SC0        (UE2_PDU_wr_data_ena_SC0_1                  ),
.UE3_PDU_wr_data_SC0            (UE3_PDU_wr_data_SC0_1                      ),
.UE3_PDU_wr_data_addra_SC0      (UE3_PDU_wr_data_addra_SC0_1                ),
.UE3_PDU_wr_data_ena_SC0        (UE3_PDU_wr_data_ena_SC0_1                  ),
.UE_State_Wr_finish_SC0         (UE_State_Wr_finish_SC0_1                   ),
.Rx_Phase_Shift_Table_doutb_SC0 (Rx_Phase_Shift_Table_doutb_SC0_1           ),
.Tx_Phshit_wr_data_SC0          (Tx_Phshit_wr_data_SC0_1                    ),
.Tx_Phshit_wr_data_addra_SC0    (Tx_Phshit_wr_data_addra_SC0_1              ),
.Tx_Phshit_wr_data_ena_SC0      (Tx_Phshit_wr_data_ena_SC0_1                ),
.LTE_Pusch_Dmrs_Bitmap_SC0      (LTE_Pusch_Dmrs_Bitmap_SC0_1                ),
.LTE_Pusch_Dmrs_Data_SC0        (LTE_Pusch_Dmrs_Data_SC0_1                  ),
.LTE_Pusch_Dmrs_Data_addra_SC0  (LTE_Pusch_Dmrs_Data_addra_SC0_1            ),
.LTE_Pusch_Dmrs_Data_ena_SC0    (LTE_Pusch_Dmrs_Data_ena_SC0_1              ),
.gps_delay_lat_SC0              (gps_delay_lat_SC0_1                        ),
.cnt_gps_time_1s_lat_SC0        (cnt_gps_time_1s_lat_SC0_1                  ),
.cell_status_rd_SC0             (cell_status_rd_SC0_1                       ),
.Msg3_Rsrp_Energy_lat_SC0       (Msg3_Rsrp_Energy_lat_SC0_1                 ),
.UE0_Rsrp_Energy_lat_SC0        (UE0_Rsrp_Energy_lat_SC0_1                  ),
.UE1_Rsrp_Energy_lat_SC0        (UE1_Rsrp_Energy_lat_SC0_1                  ),
.UE2_Rsrp_Energy_lat_SC0        (UE2_Rsrp_Energy_lat_SC0_1                  ),
.UE3_Rsrp_Energy_lat_SC0        (Msg3_Rsrp_Energy_lat_SC0_1                 ),
.peak_max_to_dsp_SC0            (peak_max_to_dsp_SC0_1                      ),
.mib_crc_pass_new_SC0           (mib_crc_pass_new_SC0_1                     ),
.s_config_data_r_SC0            (s_config_data_r_SC0_1                      ),
.dmrs_max_index_f_delay_SC0     (dmrs_max_index_f_delay_SC0_1               ),
.PCI_crc_Lat_SC0                (PCI_crc_Lat_SC0_1                          ),
.pss_noise_lat_SC0              (pss_noise_lat_SC0_1                        ),
.pss_peak_data_lat_SC0          (pss_peak_data_lat_SC0_1                    ), 
.Pbch_Rsrp_Energy_Lat_SC0       (Pbch_Rsrp_Energy_Lat_SC0_1                 ),
.cnt_gps_1s_counter_SC0         (cnt_gps_1s_counter_SC0_1                   ),
.UE3_Pool_Crnti_SC0             (UE3_Pool_Crnti_SC0_1                       ),
.Slot_18_19_Fifo_rst_SC0        (Slot_18_19_Fifo_rst_SC0_1                  ),
.UE0_Ta_12_SC0                  (UE_Ta_12_SC0_1                            ),
.Rach_Find_Flag_SC0                  (Rach_Find_Flag_SC0_1                            ),
.tdd_tx_dly_SC0                  (tdd_tx_dly_SC0_1                            ),
.fdd_tx_dly_SC0                  (fdd_tx_dly_SC0_1                            ),
.UE1_Ta_12_SC0                  (0                            ),
.UE2_Ta_12_SC0                  (0                            ),
.UE3_Ta_12_SC0                  (0                            ),
.axi_wr_addr_SC1                (axi_wr_addr_SC1                          ),
.axi_wr_data_SC1                (axi_wr_data_SC1                          ),
.axi_wr_stb_SC1                 (axi_wr_stb_SC1_1                           ),
.axi_wr_ack_SC1                 (axi_wr_ack_SC1_1                           ),
.axi_rd_addr_SC1                (axi_rd_addr_SC1_1                          ),
.axi_rd_data_SC1                (axi_rd_data_SC1_1                          ),
.axi_rd_ack_SC1                 (1'b0                           ),
.axi_rd_stb_SC1                 (axi_rd_stb_SC1_1                           ),
.mib_sfn_fpga_SC1               (mib_sfn_fpga_SC1_1                         ),
.tc_RNTI_fpga_SC1               (tc_RNTI_fpga_SC10_1[31:16]                 ),
.msg3_UE23_Flag_SC1             (msg3_UE23_Flag_SC1_1                       ),
.Tmp_CRnti_armnew_SC1           (Tmp_CRnti_armnew_SC1_1                     ),
.slot_50ms_index_SC1            (slot_50ms_index_SC1_1                      ),
.gps_delay_arm_in_SC1           (gps_delay_arm_in_SC1_1                     ),
.fddslot0_delay_arm_in_SC1           (fddslot0_delay_arm_in_SC1_1                     ),
.PA_Tx_on_arm_SC1               (PA_Tx_on_arm_SC1_1                         ),
.PA_Rx_on_arm_SC1               (PA_Rx_on_arm_SC1_1                         ),
.PA_N8N5N3N1_SC1                 (PA_N8N5N3N1_SC1_1                           ),
.ssb_up_shift_SC1               (ssb_up_shift_SC1_1                         ),
.ssb_dds_config_SC1             (ssb_dds_config_SC1_1                       ),
.dds_config_fir_SC1             (dds_config_fir_SC1_1                       ),
.TorF_SC1                       (                                   ),
.TorF_Rst_SC1                   (TorF_Rst_SC1_1                             ),
.Gscn_Mode_SC1                  (Gscn_Mode_SC1_1                            ),
.SSB_Bitmap_Arm_SC1                  (SSB_Bitmap_Arm_SC1_1                            ),
.mib_kssb_arm_SC1               (mib_kssb_arm_SC1_1                         ),
.SSB_start_sc_lat_arm_SC1       (SSB_start_sc_lat_arm_SC1_1                 ),
.coreset0_start_sc_lat_arm_SC1  (coreset0_start_sc_lat_arm_SC1_1            ),
.n_PRB_RA_Gscn_arm_SC1          (n_PRB_RA_Gscn_arm_SC1_1                    ),
.BWP0_start_RB_Gscn_arm_SC1     (BWP0_start_RB_Gscn_arm_SC1_1               ),
.N_ta_reg_SC1                   (N_ta_reg_SC1_1                             ),
.rach_cp_py_SC1                   (rach_cp_py_SC1_1                             ),
.PCI_Arm_SC1                    (PCI_Arm_SC1_1                              ),
.FIFO_Rst_SC1                   (FIFO_Rst_SC1_1                             ),
.CellSync_Rst_SC1               (CellSync_Rst_SC1_1                        ),
.Rf_TR_Choose_SC1               (Rf_TR_Choose_SC1_1                        ),
.Rf_LNA_17dB_SC1                (Rf_LNA_17dB_SC1_1                          ),
.State_Flag_Wr_SC1              (State_Flag_Wr_SC1_1                        ),
.Cell_State_Set_SC1             (Cell_State_Set_SC1_1                       ),
.Cell_DW_indic_SC1              (Cell_DW_indic_SC1_1                        ),
.SIBs_Enable_SC1                (SIBs_Enable_SC1_1                          ),
.UE0_State_Wr_SC1               (UE0_State_Wr_SC1_1                         ),
.UE1_State_Wr_SC1               (UE1_State_Wr_SC1_1                         ),
.UE2_State_Wr_SC1               (UE2_State_Wr_SC1_1                         ),
.UE3_State_Wr_SC1               (UE3_State_Wr_SC1_1                         ),
.Sib1_State_Wr_SC1              (Sib1_State_Wr_SC1_1                        ),
.Msg4_PDU_wr_data_SC1           (Msg4_PDU_wr_data_SC1_1                     ),
.Msg4_PDU_wr_data_addra_SC1     (Msg4_PDU_wr_data_addra_SC1_1               ),
.Msg4_PDU_wr_data_ena_SC1       (Msg4_PDU_wr_data_ena_SC1_1                 ),
.sib1_wr_data_SC1               (sib1_wr_data_SC1_1                         ),
.sib1_wr_data_addra_SC1         (sib1_wr_data_addra_SC1_1                   ),
.Previos_sib1_wr_data_ena_SC1           (Previos_sib1_wr_data_ena_SC1_1                     ),
.Later_sib1_wr_data_ena_SC1           (Later_sib1_wr_data_ena_SC1_1                     ),
.sibn_wr_data_SC1               (sibn_wr_data_SC1_1                         ),
.sibn_wr_data_addra_SC1         (sibn_wr_data_addra_SC1_1                   ),
.sibn_wr_data_ena_SC1           (sibn_wr_data_ena_SC1_1                     ),
.UE0_PDU_wr_data_SC1            (UE0_PDU_wr_data_SC1_1                      ),
.UE0_PDU_wr_data_addra_SC1      (UE0_PDU_wr_data_addra_SC1_1                ),
.UE0_PDU_wr_data_ena_SC1        (UE0_PDU_wr_data_ena_SC1_1                  ),
.UE1_PDU_wr_data_SC1            (UE1_PDU_wr_data_SC1_1                      ),
.UE1_PDU_wr_data_addra_SC1      (UE1_PDU_wr_data_addra_SC1_1                ),
.UE1_PDU_wr_data_ena_SC1        (UE1_PDU_wr_data_ena_SC1_1                  ),
.UE2_PDU_wr_data_SC1            (UE2_PDU_wr_data_SC1_1                      ),
.UE2_PDU_wr_data_addra_SC1      (UE2_PDU_wr_data_addra_SC1_1                ),
.UE2_PDU_wr_data_ena_SC1        (UE2_PDU_wr_data_ena_SC1_1                  ),
.UE3_PDU_wr_data_SC1            (UE3_PDU_wr_data_SC1_1                      ),
.UE3_PDU_wr_data_addra_SC1      (UE3_PDU_wr_data_addra_SC1_1                ),
.UE3_PDU_wr_data_ena_SC1        (UE3_PDU_wr_data_ena_SC1_1                  ),
.UE_State_Wr_finish_SC1         (UE_State_Wr_finish_SC1_1                   ),
.Rx_Phase_Shift_Table_doutb_SC1 (Rx_Phase_Shift_Table_doutb_SC1_1           ),
.Tx_Phshit_wr_data_SC1          (Tx_Phshit_wr_data_SC1_1                    ),
.Tx_Phshit_wr_data_addra_SC1    (Tx_Phshit_wr_data_addra_SC1_1              ),
.Tx_Phshit_wr_data_ena_SC1      (Tx_Phshit_wr_data_ena_SC1_1                ),
.LTE_Pusch_Dmrs_Bitmap_SC1      (LTE_Pusch_Dmrs_Bitmap_SC1_1                ),
.LTE_Pusch_Dmrs_Data_SC1        (LTE_Pusch_Dmrs_Data_SC1_1                  ),
.LTE_Pusch_Dmrs_Data_addra_SC1  (LTE_Pusch_Dmrs_Data_addra_SC1_1            ),
.LTE_Pusch_Dmrs_Data_ena_SC1    (LTE_Pusch_Dmrs_Data_ena_SC1_1              ),
.gps_delay_lat_SC1              (gps_delay_lat_SC1_1                        ),
.cnt_gps_time_1s_lat_SC1        (cnt_gps_time_1s_lat_SC1_1                  ),
.cell_status_rd_SC1             (cell_status_rd_SC1_1                       ),
.Msg3_Rsrp_Energy_lat_SC1       (Msg3_Rsrp_Energy_lat_SC1_1                 ),
.UE0_Rsrp_Energy_lat_SC1        (UE0_Rsrp_Energy_lat_SC1_1                  ),
.UE1_Rsrp_Energy_lat_SC1        (UE1_Rsrp_Energy_lat_SC1_1                  ),
.UE2_Rsrp_Energy_lat_SC1        (UE2_Rsrp_Energy_lat_SC1_1                  ),
.UE3_Rsrp_Energy_lat_SC1        (Msg3_Rsrp_Energy_lat_SC1_1                 ),
.peak_max_to_dsp_SC1            (peak_max_to_dsp_SC1_1                     ),
.mib_crc_pass_new_SC1           (mib_crc_pass_new_SC1_1                     ),
.s_config_data_r_SC1            (s_config_data_r_SC1_1                      ),
.dmrs_max_index_f_delay_SC1     (dmrs_max_index_f_delay_SC1_1               ),
.PCI_crc_Lat_SC1                (PCI_crc_Lat_SC1_1                          ),
.pss_noise_lat_SC1              (pss_noise_lat_SC1_1                        ),
.pss_peak_data_lat_SC1          (pss_peak_data_lat_SC1_1                    ), 
.Pbch_Rsrp_Energy_Lat_SC1       (Pbch_Rsrp_Energy_Lat_SC1_1                 ),
.cnt_gps_1s_counter_SC1         (cnt_gps_1s_counter_SC1_1                   ),
.UE3_Pool_Crnti_SC1             (UE3_Pool_Crnti_SC1_1                       ),
.Slot_18_19_Fifo_rst_SC1        (Slot_18_19_Fifo_rst_SC1_1                  ),
.UE0_Ta_12_SC1                  (UE_Ta_12_SC1_1                            ),
.Rach_Find_Flag_SC1                  (Rach_Find_Flag_SC1_1                            ),
.tdd_tx_dly_SC1                  (tdd_tx_dly_SC1_1                            ),
.fdd_tx_dly_SC1                  (fdd_tx_dly_SC1_1                            ),
.UE1_Ta_12_SC1                  (0                            ),
.UE2_Ta_12_SC1                  (0                            ),
.UE3_Ta_12_SC1                  (0                            ),
.UE0_PDU_data_SC10              (UE0_PDU_data_SC10_1                        ),
.UE1_PDU_data_SC10              (UE1_PDU_data_SC10_1                        ),
.UE2_PDU_data_SC10              (UE2_PDU_data_SC10_1                        ),
.UE3_PDU_data_SC10              (UE3_PDU_data_SC10_1                        ),
.UE0_PDU_data_Valid_SC10        (UE0_PDU_data_Valid_SC10_1                  ),
.UE1_PDU_data_Valid_SC10        (UE1_PDU_data_Valid_SC10_1                  ),
.UE2_PDU_data_Valid_SC10        (UE2_PDU_data_Valid_SC10_1                  ),
.UE3_PDU_data_Valid_SC10        (UE3_PDU_data_Valid_SC10_1                  ),
.UE0_CRC_Status_SC10            (UE0_CRC_Status_SC10_1                      ),
.UE1_CRC_Status_SC10            (UE1_CRC_Status_SC10_1                      ),
.UE2_CRC_Status_SC10            (UE2_CRC_Status_SC10_1                      ),
.UE3_CRC_Status_SC10            (UE3_CRC_Status_SC10_1                      ),
.mtime_start                    (                              ),
.mulit_ssb_flag                 (1'b0                              ),
.sdr_info                       (sdr_info                                 ),
.r_RomID_lat                    (r_RomID_lat                              ),
.Bs_info_2                      (Bs_info_2                                ),
.Bs_info_1                      (Bs_info_1                                ),
.Bs_info_0                      (Bs_info_0                                )
);



wire rst_h;
wire rst_h_rf2; 
assign rst_h=(~(Lock_gsm_SC0 & mtime_start & (Valid_DW_Pass|Valid_QH_Pass)));
//assign rst_h_rf2=(~(Lock_gsm_SC1 & mtime_start  & (Valid_DW_Pass|Valid_QH_Pass)));


wire            inter_on_SC0_0;
wire [15:0]     Cnt3840_Slot_SC0_0;
wire [4 :0]     Slot_T20F20_Num_SC0_0;  
wire            inter_on_SC1_0;
wire [15:0]     Cnt3840_Slot_SC1_0;
wire [4 :0]     Slot_T20F20_Num_SC1_0;  
PA_Cntrl_Module_2C_single PA_Cntrl_Module_2C_single_0(
.aclk_SC0               (CLK_7p68M_SC0               ),
.aclk_SC1               (CLK_7p68M_SC1               ),
.TorF_SC0               (TorF_SC0                 ),
.TorF_SC1               (TorF_SC1                 ),
.PA_CNT_pudc            (PA_CNT_pudc              ),
.inter_on_SC0           (inter_on_SC0_0             ),
.SSB_Bitmap_Arm_SC0     (SSB_Bitmap_Arm_SC0_0       ),
.PA_Tx_on_arm_SC0       (PA_Tx_on_arm_SC0_0         ),
.PA_Rx_on_arm_SC0       (PA_Rx_on_arm_SC0_0         ),
.PA_N8N5N3N1_SC0         (PA_N8N5N3N1_SC0_0           ),
.Cell_State_Set_SC0     (Cell_State_Set_SC0_0       ),
.cell_status_rd_SC0     (cell_status_rd_SC0_0       ),
.Cnt3840_Slot_SC0       (Cnt3840_Slot_SC0_0         ),
.Slot_20_Num_SC0        (Slot_T20F20_Num_SC0_0      ), 
.mib_sfn_fpga_SC0       (mib_sfn_fpga_SC0_0         ),
.trig_10ms_SC0          (trig_10ms_SC0              ),
.Slot_18_19_Fifo_rst_SC0(Slot_18_19_Fifo_rst_SC0_0  ),
.PA_Tdd_Tx_new_SC0      (PA_Tdd_Tx_new_SC0             ),
.PA_Tdd_Rx_new_SC0      (PA_Tdd_Rx_new_SC0             ),
.inter_on_SC1           (inter_on_SC1_0             ),
.SSB_Bitmap_Arm_SC1    (SSB_Bitmap_Arm_SC1_0             ),
.PA_Tx_on_arm_SC1       (PA_Tx_on_arm_SC1_0         ),
.PA_Rx_on_arm_SC1       (PA_Rx_on_arm_SC1_0         ),
.PA_N8N5N3N1_SC1         (PA_N8N5N3N1_SC1_0           ),
.Cell_State_Set_SC1     (Cell_State_Set_SC1_0       ),
.cell_status_rd_SC1     (cell_status_rd_SC1_0       ),
.Cnt3840_Slot_SC1       (Cnt3840_Slot_SC1_0         ),
.Slot_20_Num_SC1        (Slot_T20F20_Num_SC1_0      ), 
.mib_sfn_fpga_SC1       (mib_sfn_fpga_SC1_0         ),
.trig_10ms_SC1          (trig_10ms_SC1              ),
.Slot_18_19_Fifo_rst_SC1(Slot_18_19_Fifo_rst_SC1_0  ),
.PA_Tdd_Tx_new_SC1      (PA_Tdd_Tx_new_SC1             ),
.PA_Tdd_Rx_new_SC1      (PA_Tdd_Rx_new_SC1             ),
.PA_Fdd_N1_new          (PA_Fdd_N1_new            ),
.PA_Fdd_N3_new          (PA_Fdd_N3_new            ),
.PA_Fdd_N5_new          (PA_Fdd_N5_new            ),
.PA_Fdd_N8_new          (PA_Fdd_N8_new            )
 );



wire            inter_on_SC0_1;
wire [15:0]     Cnt3840_Slot_SC0_1;
wire [4 :0]     Slot_T20F20_Num_SC0_1;  
wire            inter_on_SC1_1;
wire [15:0]     Cnt3840_Slot_SC1_1;
wire [4 :0]     Slot_T20F20_Num_SC1_1;  
PA_Cntrl_Module_2C_single PA_Cntrl_Module_2C_single_1(
.aclk_SC0               (CLK_7p68M_SC0               ),
.aclk_SC1               (CLK_7p68M_SC1               ),
.TorF_SC0               (TorF_SC0                 ),
.TorF_SC1               (TorF_SC1                 ),
.PA_CNT_pudc            (PA_CNT_pudc              ),
.inter_on_SC0           (inter_on_SC0_1             ),
.SSB_Bitmap_Arm_SC0     (SSB_Bitmap_Arm_SC0_1       ),
.PA_Tx_on_arm_SC0       (PA_Tx_on_arm_SC0_1         ),
.PA_Rx_on_arm_SC0       (PA_Rx_on_arm_SC0_1         ),
.PA_N8N5N3N1_SC0         (PA_N8N5N3N1_SC0_1           ),
.Cell_State_Set_SC0     (Cell_State_Set_SC0_1       ),
.cell_status_rd_SC0     (cell_status_rd_SC0_1       ),
.Cnt3840_Slot_SC0       (Cnt3840_Slot_SC0_1         ),
.Slot_20_Num_SC0        (Slot_T20F20_Num_SC0_1      ), 
.mib_sfn_fpga_SC0       (mib_sfn_fpga_SC0_1         ),
.trig_10ms_SC0          (             ),
.Slot_18_19_Fifo_rst_SC0(Slot_18_19_Fifo_rst_SC0_1  ),
.PA_Tdd_Tx_new_SC0      (             ),
.PA_Tdd_Rx_new_SC0      (             ),
.inter_on_SC1           (inter_on_SC1_1             ),
.SSB_Bitmap_Arm_SC1    (SSB_Bitmap_Arm_SC1_1             ),
.PA_Tx_on_arm_SC1       (PA_Tx_on_arm_SC1_1         ),
.PA_Rx_on_arm_SC1       (PA_Rx_on_arm_SC1_1         ),
.PA_N8N5N3N1_SC1         (PA_N8N5N3N1_SC1_1           ),
.Cell_State_Set_SC1     (Cell_State_Set_SC1_1       ),
.cell_status_rd_SC1     (cell_status_rd_SC1_1       ),
.Cnt3840_Slot_SC1       (Cnt3840_Slot_SC1_1         ),
.Slot_20_Num_SC1        (Slot_T20F20_Num_SC1_1      ), 
.mib_sfn_fpga_SC1       (mib_sfn_fpga_SC1_1         ),
.trig_10ms_SC1          (             ),
.Slot_18_19_Fifo_rst_SC1(Slot_18_19_Fifo_rst_SC1_1  ),
.PA_Tdd_Tx_new_SC1      (             ),
.PA_Tdd_Rx_new_SC1      (             ),
.PA_Fdd_N1_new          (             ),
.PA_Fdd_N3_new          (             ),
.PA_Fdd_N5_new          (             ),
.PA_Fdd_N8_new          (             )
 );
 
 
wire gps_20ms_triger_SC0_0;
wire lmd_tst_triger_SC0_0;
wire gps_20ms_triger_SC1_0;
wire lmd_tst_triger_SC1_0;
GPS_Cntrl_Module_2C_single GPS_Cntrl_Module_2C_single_0(
.aclk_SC0               (CLK_7p68M_SC0               ),
.aclk_SC1               (CLK_7p68M_SC1               ),
.rf1_pps_1s              (rf1_pps_1s|rf1_pps_1s_ext ),
//.rf1_pps_1s              (rf1_pps_1s ),
.trig_10ms_SC01_in       (trig_10ms_SC01_in       ),
.gps_delay_arm_in_SC0    (gps_delay_arm_in_SC0_0    ),
.cell_status_rd_SC0      (cell_status_rd_SC0_0      ),
.Cnt3840_Slot_SC0       (Cnt3840_Slot_SC0_0       ),
.Slot_20_Num_SC0         (Slot_T20F20_Num_SC0_0         ),
.cell_led1_SC0           (           ),
.gps_led2_SC0            (            ),
.tiktok_led4_SC0         (         ),
.gps_20ms_triger_SC0     (gps_20ms_triger_SC0_0     ),
.lmd_tst_triger_SC0      (lmd_tst_triger_SC0_0      ),
.cnt_gps_1s_counter_SC0  (cnt_gps_1s_counter_SC0_0  ),
.gps_delay_lat_SC0       (gps_delay_lat_SC0_0       ),
.cnt_gps_time_1s_lat_SC0 (cnt_gps_time_1s_lat_SC0_0 ),
.gps_delay_arm_in_SC1    (gps_delay_arm_in_SC1_0    ),
.cell_status_rd_SC1      (cell_status_rd_SC1_0      ),
.Cnt3840_Slot_SC1       (Cnt3840_Slot_SC1_0      ),
.Slot_20_Num_SC1         (Slot_T20F20_Num_SC1_0         ),
.cell_led1_SC1           (           ),
.gps_led2_SC1            (            ),
.tiktok_led4_SC1         (         ),
.gps_20ms_triger_SC1     (gps_20ms_triger_SC1_0     ),
.lmd_tst_triger_SC1      (lmd_tst_triger_SC1_0      ),
.cnt_gps_1s_counter_SC1  (cnt_gps_1s_counter_SC1_0  ),
.gps_delay_lat_SC1       (gps_delay_lat_SC1_0       ),
.cnt_gps_time_1s_lat_SC1 (cnt_gps_time_1s_lat_SC1_0 )
    );


wire gps_20ms_triger_SC0_1;
wire lmd_tst_triger_SC0_1;
wire gps_20ms_triger_SC1_1;
wire lmd_tst_triger_SC1_1;
GPS_Cntrl_Module_2C_single GPS_Cntrl_Module_2C_single_1(
.aclk_SC0               (CLK_7p68M_SC0               ),
.aclk_SC1               (CLK_7p68M_SC1               ),
.rf1_pps_1s              (rf1_pps_1s|rf1_pps_1s_ext ),
//.rf1_pps_1s              (rf1_pps_1s ),
.trig_10ms_SC01_in       (trig_10ms_SC01_in       ),
.gps_delay_arm_in_SC0    (gps_delay_arm_in_SC0_1    ),
.cell_status_rd_SC0      (cell_status_rd_SC0_1      ),
.Cnt3840_Slot_SC0       (Cnt3840_Slot_SC0_1       ),
.Slot_20_Num_SC0         (Slot_T20F20_Num_SC0_1         ),
.cell_led1_SC0           (           ),
.gps_led2_SC0            (            ),
.tiktok_led4_SC0         (         ),
.gps_20ms_triger_SC0     (gps_20ms_triger_SC0_1     ),
.lmd_tst_triger_SC0      (lmd_tst_triger_SC0_1      ),
.cnt_gps_1s_counter_SC0  (cnt_gps_1s_counter_SC0_1  ),
.gps_delay_lat_SC0       (gps_delay_lat_SC0_1       ),
.cnt_gps_time_1s_lat_SC0 (cnt_gps_time_1s_lat_SC0_1 ),
.gps_delay_arm_in_SC1    (gps_delay_arm_in_SC1_1    ),
.cell_status_rd_SC1      (cell_status_rd_SC1_1      ),
.Cnt3840_Slot_SC1       (Cnt3840_Slot_SC1_1      ),
.Slot_20_Num_SC1         (Slot_T20F20_Num_SC1_1         ),
.cell_led1_SC1           (           ),
.gps_led2_SC1            (            ),
.tiktok_led4_SC1         (         ),
.gps_20ms_triger_SC1     (gps_20ms_triger_SC1_1     ),
.lmd_tst_triger_SC1      (lmd_tst_triger_SC1_1      ),
.cnt_gps_1s_counter_SC1  (cnt_gps_1s_counter_SC1_1  ),
.gps_delay_lat_SC1       (gps_delay_lat_SC1_1       ),
.cnt_gps_time_1s_lat_SC1 (cnt_gps_time_1s_lat_SC1_1 )
    );


wire [1:0]         UE_done_finish_SC10_0;
wire [127:0]       msg3_first_data_SC10_0; 
wire [0:0]         msg3_crc_valid_SC0_0_7p68;
wire [0:0]         msg3_crc_valid_SC1_0_7p68; 
wire               Prach_Find_SC0_0_7p68;
wire  [15:0]       UE0_Pool_Crnti_SC0_0;
wire  [15:0]       UE1_Pool_Crnti_SC0_0;
wire  [15:0]       UE2_Pool_Crnti_SC0_0; 
wire  [7:0]        Cell_DW_indic_SC0_0_ds;
wire  [7:0]        Cell_DW_indic_lat_SC0_0;
wire  [5:0]        Rapid_SC0_0;
wire  [11:0]       Ta_32_bit_SC0_0;
wire  [31:0]       tx_data_new_t_SC0_0; 
wire               Prach_Find_SC1_0_7p68;
wire  [15:0]       UE0_Pool_Crnti_SC1_0;
wire  [15:0]       UE1_Pool_Crnti_SC1_0;
wire  [15:0]       UE2_Pool_Crnti_SC1_0; 
wire  [7:0]        Cell_DW_indic_SC1_0_ds;
wire  [7:0]        Cell_DW_indic_lat_SC1_0;
wire  [5:0]        Rapid_SC1_0;
wire  [11:0]       Ta_32_bit_SC1_0;
wire  [31:0]       tx_data_new_t_SC1_0;

wire [1:0]         UE_done_finish_SC10_1;
wire [127:0]       msg3_first_data_SC10_1; 
wire [0:0]         msg3_crc_valid_SC0_1_7p68;
wire [0:0]         msg3_crc_valid_SC1_1_7p68; 
wire               Prach_Find_SC0_1_7p68;
wire  [15:0]       UE0_Pool_Crnti_SC0_1;
wire  [15:0]       UE1_Pool_Crnti_SC0_1;
wire  [15:0]       UE2_Pool_Crnti_SC0_1; 
wire  [7:0]        Cell_DW_indic_SC0_1_ds;
wire  [7:0]        Cell_DW_indic_lat_SC0_1;
wire  [5:0]        Rapid_SC0_1;
wire  [11:0]       Ta_32_bit_SC0_1;
wire  [31:0]       tx_data_new_t_SC0_1; 
wire               Prach_Find_SC1_1_7p68;
wire  [15:0]       UE0_Pool_Crnti_SC1_1;
wire  [15:0]       UE1_Pool_Crnti_SC1_1;
wire  [15:0]       UE2_Pool_Crnti_SC1_1; 
wire  [7:0]        Cell_DW_indic_SC1_1_ds;
wire  [7:0]        Cell_DW_indic_lat_SC1_1;
wire  [5:0]        Rapid_SC1_1;
wire  [11:0]       Ta_32_bit_SC1_1;
wire  [31:0]       tx_data_new_t_SC1_1;
 
assign Cell_DW_indic_SC0_0_ds= Valid_DW_Pass?Cell_DW_indic_SC0_0:
                             (Cell_State_Set_SC0_0==4)?Cell_DW_indic_SC0_0:
                             (Cell_DW_indic_SC0_0!=0)?8'hff:0;
assign Cell_DW_indic_SC1_0_ds= Valid_DW_Pass?Cell_DW_indic_SC1_0:
                             (Cell_State_Set_SC1_0==4)?Cell_DW_indic_SC1_0:
                             (Cell_DW_indic_SC1_0!=0)?8'hff:0;

assign Cell_DW_indic_SC0_1_ds= Valid_DW_Pass?Cell_DW_indic_SC0_1:
                             (Cell_State_Set_SC0_1==4)?Cell_DW_indic_SC0_1:
                             (Cell_DW_indic_SC0_1!=0)?8'hff:0;
assign Cell_DW_indic_SC1_1_ds= Valid_DW_Pass?Cell_DW_indic_SC1_1:
                             (Cell_State_Set_SC1_1==4)?Cell_DW_indic_SC1_1:
                             (Cell_DW_indic_SC1_1!=0)?8'hff:0;                             
 
 
LTE_Tx_Control_Data_Module_2C_single LTE_Tx_Control_Data_Module_2C_single_0(
.aclk_SC0                      (Clk_TorF_SC0                ),
.aclk_SC1                      (Clk_TorF_SC1                ),
.bclk_SC0                      (CLK_7p68M_SC0                   ),
.bclk_SC1                      (CLK_7p68M_SC1                   ), 
.TorF_SC0                      (TorF_SC0                    ),
.TorF_SC1                      (TorF_SC1                    ),
.fclk_100m                     (fclk_100m                   ),
.rst                           (rst_h          ),
.rstrf2                        (rst_h_rf2      ),  
.msg3_first_data_SC10          (msg3_first_data_SC10_0        ), 
.msg3_crc_valid_SC0           (msg3_crc_valid_SC0_0_7p68         ),
.msg3_crc_valid_SC1           (msg3_crc_valid_SC1_0_7p68         ),
.msg4_RNTI_SC10                (tc_RNTI_fpga_SC10_0           ),
.tx_on_arm_SC0                 (tx_on_arm_SC0_0               ),
.cell_status_rd_SC0            (cell_status_rd_SC0_0          ),
.Cell_DW_indic_SC0             (Cell_DW_indic_SC0_0_ds           ),
.Cell_DW_indic_lat_SC0         (Cell_DW_indic_lat_SC0_0       ),
.Prach_Find_SC0                (Prach_Find_SC0_0_7p68              ),
.UE0_State_Wr_SC0              (UE0_State_Wr_SC0_0            ), 
.UE1_State_Wr_SC0              (UE1_State_Wr_SC0_0            ),
.UE2_State_Wr_SC0              (UE2_State_Wr_SC0_0            ),
.UE3_State_Wr_SC0              (UE3_State_Wr_SC0_0            ),
.Sib1_State_Wr_SC0             (Sib1_State_Wr_SC0_0           ),
.Msg4_PDU_wr_data_SC0          (Msg4_PDU_wr_data_SC0_0        ),
.Msg4_PDU_wr_data_addra_SC0    (Msg4_PDU_wr_data_addra_SC0_0  ),
.Msg4_PDU_wr_data_ena_SC0      (Msg4_PDU_wr_data_ena_SC0_0    ),
.sib1_wr_data_SC0              (sib1_wr_data_SC0_0            ),
.sib1_wr_data_addra_SC0        (sib1_wr_data_addra_SC0_0      ),
.sib1_wr_data_ena_SC0          (Later_sib1_wr_data_ena_SC0_0        ),
.sibn_wr_data_SC0              (sibn_wr_data_SC0_0            ),
.sibn_wr_data_addra_SC0        (sibn_wr_data_addra_SC0_0      ),
.sibn_wr_data_ena_SC0          (sibn_wr_data_ena_SC0_0        ),
.UE0_PDU_wr_data_SC0           (UE0_PDU_wr_data_SC0_0         ),
.UE0_PDU_wr_data_addra_SC0     (UE0_PDU_wr_data_addra_SC0_0   ),
.UE0_PDU_wr_data_ena_SC0       (UE0_PDU_wr_data_ena_SC0_0     ),
.UE1_PDU_wr_data_SC0           (UE1_PDU_wr_data_SC0_0         ),
.UE1_PDU_wr_data_addra_SC0     (UE1_PDU_wr_data_addra_SC0_0   ),
.UE1_PDU_wr_data_ena_SC0       (UE1_PDU_wr_data_ena_SC0_0     ),
.UE2_PDU_wr_data_SC0           (UE2_PDU_wr_data_SC0_0         ),
.UE2_PDU_wr_data_addra_SC0     (UE2_PDU_wr_data_addra_SC0_0   ),
.UE2_PDU_wr_data_ena_SC0       (UE2_PDU_wr_data_ena_SC0_0     ),
.UE3_PDU_wr_data_SC0           (UE3_PDU_wr_data_SC0_0         ),
.UE3_PDU_wr_data_addra_SC0     (UE3_PDU_wr_data_addra_SC0_0   ),
.UE3_PDU_wr_data_ena_SC0       (UE3_PDU_wr_data_ena_SC0_0     ),
.Slot_T20F20_Num_SC0           (Slot_T20F20_Num_SC0_0         ),
.Cnt3840_Slot_SC0              (Cnt3840_Slot_SC0_0            ),
.Ofdm_14_Sym_SC0               (Ofdm_14_Sym_SC0_0             ),
.UE0_Pool_Crnti_SC0            (UE0_Pool_Crnti_SC0_0          ),
.UE1_Pool_Crnti_SC0            (UE1_Pool_Crnti_SC0_0          ),
.UE2_Pool_Crnti_SC0            (UE2_Pool_Crnti_SC0_0          ),
.UE3_Pool_Crnti_SC0            (UE3_Pool_Crnti_SC0_0          ),
.Tmp_CRnti_armnew_SC0          (Tmp_CRnti_armnew_SC0_0        ),
.slot_50ms_index_SC0           (slot_50ms_index_SC0_0         ),
.UE_Ta_12_SC0                  (UE_Ta_12_SC0_0                ),
.Rach_Find_Flag_SC0            (Rach_Find_Flag_SC0_0          ),
.tdd_tx_dly_SC0                (tdd_tx_dly_SC0_0              ),
.fdd_tx_dly_SC0                (fdd_tx_dly_SC0_0              ),
.Rapid_SC0                     (Rapid_SC0_0                   ),
.Ta_32_bit_SC0                 (Ta_32_bit_SC0_0               ),
.tx_data_new_t_SC0             (tx_data_new_t_SC0_0           ),
.PCI_Arm_SC0                   (PCI_Arm_SC0_0                 ),
.GSCN_Mode_SC0                 (Gscn_Mode_SC0_0               ),
.inter_on_SC0                  (inter_on_SC0_0                ),

.tx_on_arm_SC1                 (tx_on_arm_SC1_0               ),
.cell_status_rd_SC1            (cell_status_rd_SC1_0          ),
.Cell_DW_indic_SC1             (Cell_DW_indic_SC1_0_ds           ),
.Cell_DW_indic_lat_SC1         (Cell_DW_indic_lat_SC1_0       ),
.Prach_Find_SC1                (Prach_Find_SC1_0_7p68              ),
.UE0_State_Wr_SC1              (UE0_State_Wr_SC1_0            ), 
.UE1_State_Wr_SC1              (UE1_State_Wr_SC1_0            ),
.UE2_State_Wr_SC1              (UE2_State_Wr_SC1_0            ),
.UE3_State_Wr_SC1              (UE3_State_Wr_SC1_0            ),
.Sib1_State_Wr_SC1             (Sib1_State_Wr_SC1_0           ),
.Msg4_PDU_wr_data_SC1          (Msg4_PDU_wr_data_SC1_0        ),
.Msg4_PDU_wr_data_addra_SC1    (Msg4_PDU_wr_data_addra_SC1_0  ),
.Msg4_PDU_wr_data_ena_SC1      (Msg4_PDU_wr_data_ena_SC1_0    ),
.sib1_wr_data_SC1              (sib1_wr_data_SC1_0            ),
.sib1_wr_data_addra_SC1        (sib1_wr_data_addra_SC1_0      ),
.sib1_wr_data_ena_SC1          (Later_sib1_wr_data_ena_SC1_0        ),
.sibn_wr_data_SC1              (sibn_wr_data_SC1_0            ),
.sibn_wr_data_addra_SC1        (sibn_wr_data_addra_SC1_0      ),
.sibn_wr_data_ena_SC1          (sibn_wr_data_ena_SC1_0        ),
.UE0_PDU_wr_data_SC1           (UE0_PDU_wr_data_SC1_0         ),
.UE0_PDU_wr_data_addra_SC1     (UE0_PDU_wr_data_addra_SC1_0   ),
.UE0_PDU_wr_data_ena_SC1       (UE0_PDU_wr_data_ena_SC1_0     ),
.UE1_PDU_wr_data_SC1           (UE1_PDU_wr_data_SC1_0         ),
.UE1_PDU_wr_data_addra_SC1     (UE1_PDU_wr_data_addra_SC1_0   ),
.UE1_PDU_wr_data_ena_SC1       (UE1_PDU_wr_data_ena_SC1_0     ),
.UE2_PDU_wr_data_SC1           (UE2_PDU_wr_data_SC1_0         ),
.UE2_PDU_wr_data_addra_SC1     (UE2_PDU_wr_data_addra_SC1_0   ),
.UE2_PDU_wr_data_ena_SC1       (UE2_PDU_wr_data_ena_SC1_0     ),
.UE3_PDU_wr_data_SC1           (UE3_PDU_wr_data_SC1_0         ),
.UE3_PDU_wr_data_addra_SC1     (UE3_PDU_wr_data_addra_SC1_0   ),
.UE3_PDU_wr_data_ena_SC1       (UE3_PDU_wr_data_ena_SC1_0     ),
.Slot_T20F20_Num_SC1           (Slot_T20F20_Num_SC1_0         ),
.Cnt3840_Slot_SC1              (Cnt3840_Slot_SC1_0            ),
.Ofdm_14_Sym_SC1               (Ofdm_14_Sym_SC1_0             ),
.UE0_Pool_Crnti_SC1            (UE0_Pool_Crnti_SC1_0          ),
.UE1_Pool_Crnti_SC1            (UE1_Pool_Crnti_SC1_0          ),
.UE2_Pool_Crnti_SC1            (UE2_Pool_Crnti_SC1_0          ),
.UE3_Pool_Crnti_SC1            (UE3_Pool_Crnti_SC1_0          ),
.Tmp_CRnti_armnew_SC1          (Tmp_CRnti_armnew_SC1_0        ),
.slot_50ms_index_SC1           (slot_50ms_index_SC1_0         ),
.UE_Ta_12_SC1                  (UE_Ta_12_SC1_0                ),
.Rach_Find_Flag_SC1            (Rach_Find_Flag_SC1_0          ),
.tdd_tx_dly_SC1                (tdd_tx_dly_SC1_0              ),
.fdd_tx_dly_SC1                (fdd_tx_dly_SC1_0              ),
.Rapid_SC1                     (Rapid_SC1_0                   ),
.Ta_32_bit_SC1                 (Ta_32_bit_SC1_0               ),
.tx_data_new_t_SC1             (tx_data_new_t_SC1_0           ),
.PCI_Arm_SC1                   (PCI_Arm_SC1_0                 ),
.GSCN_Mode_SC1                 (Gscn_Mode_SC1_0               ),
.inter_on_SC1                  (inter_on_SC1_0                )
    );
 

LTE_Tx_Control_Data_Module_2C_single LTE_Tx_Control_Data_Module_2C_single_1(
.aclk_SC0                      (Clk_TorF_SC0                ),
.aclk_SC1                      (Clk_TorF_SC1                ),
.bclk_SC0                      (CLK_7p68M_SC0                   ),
.bclk_SC1                      (CLK_7p68M_SC1                   ), 
.TorF_SC0                      (TorF_SC0                    ),
.TorF_SC1                      (TorF_SC1                    ),
.fclk_100m                     (fclk_100m                   ),
.rst                           (rst_h          ),
.rstrf2                        (rst_h_rf2      ),  
.msg3_first_data_SC10          (msg3_first_data_SC10_1        ), 
.msg3_crc_valid_SC0           (msg3_crc_valid_SC0_1_7p68         ),
.msg3_crc_valid_SC1           (msg3_crc_valid_SC1_1_7p68         ),
.msg4_RNTI_SC10                (tc_RNTI_fpga_SC10_1           ),
.tx_on_arm_SC0                 (tx_on_arm_SC0_1               ),
.cell_status_rd_SC0            (cell_status_rd_SC0_1          ),
.Cell_DW_indic_SC0             (Cell_DW_indic_SC0_1_ds           ),
.Cell_DW_indic_lat_SC0         (Cell_DW_indic_lat_SC0_1       ),
.Prach_Find_SC0                (Prach_Find_SC0_1_7p68              ),
.UE0_State_Wr_SC0              (UE0_State_Wr_SC0_1            ), 
.UE1_State_Wr_SC0              (UE1_State_Wr_SC0_1            ),
.UE2_State_Wr_SC0              (UE2_State_Wr_SC0_1            ),
.UE3_State_Wr_SC0              (UE3_State_Wr_SC0_1            ),
.Sib1_State_Wr_SC0             (Sib1_State_Wr_SC0_1           ),
.Msg4_PDU_wr_data_SC0          (Msg4_PDU_wr_data_SC0_1        ),
.Msg4_PDU_wr_data_addra_SC0    (Msg4_PDU_wr_data_addra_SC0_1  ),
.Msg4_PDU_wr_data_ena_SC0      (Msg4_PDU_wr_data_ena_SC0_1    ),
.sib1_wr_data_SC0              (sib1_wr_data_SC0_1            ),
.sib1_wr_data_addra_SC0        (sib1_wr_data_addra_SC0_1      ),
.sib1_wr_data_ena_SC0          (Later_sib1_wr_data_ena_SC0_1        ),
.sibn_wr_data_SC0              (sibn_wr_data_SC0_1            ),
.sibn_wr_data_addra_SC0        (sibn_wr_data_addra_SC0_1      ),
.sibn_wr_data_ena_SC0          (sibn_wr_data_ena_SC0_1        ),
.UE0_PDU_wr_data_SC0           (UE0_PDU_wr_data_SC0_1         ),
.UE0_PDU_wr_data_addra_SC0     (UE0_PDU_wr_data_addra_SC0_1   ),
.UE0_PDU_wr_data_ena_SC0       (UE0_PDU_wr_data_ena_SC0_1     ),
.UE1_PDU_wr_data_SC0           (UE1_PDU_wr_data_SC0_1         ),
.UE1_PDU_wr_data_addra_SC0     (UE1_PDU_wr_data_addra_SC0_1   ),
.UE1_PDU_wr_data_ena_SC0       (UE1_PDU_wr_data_ena_SC0_1     ),
.UE2_PDU_wr_data_SC0           (UE2_PDU_wr_data_SC0_1         ),
.UE2_PDU_wr_data_addra_SC0     (UE2_PDU_wr_data_addra_SC0_1   ),
.UE2_PDU_wr_data_ena_SC0       (UE2_PDU_wr_data_ena_SC0_1     ),
.UE3_PDU_wr_data_SC0           (UE3_PDU_wr_data_SC0_1         ),
.UE3_PDU_wr_data_addra_SC0     (UE3_PDU_wr_data_addra_SC0_1   ),
.UE3_PDU_wr_data_ena_SC0       (UE3_PDU_wr_data_ena_SC0_1     ),
.Slot_T20F20_Num_SC0           (Slot_T20F20_Num_SC0_1         ),
.Cnt3840_Slot_SC0              (Cnt3840_Slot_SC0_1            ),
.Ofdm_14_Sym_SC0               (Ofdm_14_Sym_SC0_1             ),
.UE0_Pool_Crnti_SC0            (UE0_Pool_Crnti_SC0_1          ),
.UE1_Pool_Crnti_SC0            (UE1_Pool_Crnti_SC0_1          ),
.UE2_Pool_Crnti_SC0            (UE2_Pool_Crnti_SC0_1          ),
.UE3_Pool_Crnti_SC0            (UE3_Pool_Crnti_SC0_1          ),
.Tmp_CRnti_armnew_SC0          (Tmp_CRnti_armnew_SC0_1        ),
.slot_50ms_index_SC0           (slot_50ms_index_SC0_1         ),
.UE_Ta_12_SC0                  (UE_Ta_12_SC0_1                ),
.Rach_Find_Flag_SC0            (Rach_Find_Flag_SC0_1          ),
.tdd_tx_dly_SC0                (tdd_tx_dly_SC0_1              ),
.fdd_tx_dly_SC0                (fdd_tx_dly_SC0_1              ),
.Rapid_SC0                     (Rapid_SC0_1                   ),
.Ta_32_bit_SC0                 (Ta_32_bit_SC0_1               ),
.tx_data_new_t_SC0             (tx_data_new_t_SC0_1           ),
.PCI_Arm_SC0                   (PCI_Arm_SC0_1                 ),
.GSCN_Mode_SC0                 (Gscn_Mode_SC0_1               ),
.inter_on_SC0                  (inter_on_SC0_1                ),

.tx_on_arm_SC1                 (tx_on_arm_SC1_1               ),
.cell_status_rd_SC1            (cell_status_rd_SC1_1          ),
.Cell_DW_indic_SC1             (Cell_DW_indic_SC1_1_ds           ),
.Cell_DW_indic_lat_SC1         (Cell_DW_indic_lat_SC1_1       ),
.Prach_Find_SC1                (Prach_Find_SC1_1_7p68              ),
.UE0_State_Wr_SC1              (UE0_State_Wr_SC1_1            ), 
.UE1_State_Wr_SC1              (UE1_State_Wr_SC1_1            ),
.UE2_State_Wr_SC1              (UE2_State_Wr_SC1_1            ),
.UE3_State_Wr_SC1              (UE3_State_Wr_SC1_1            ),
.Sib1_State_Wr_SC1             (Sib1_State_Wr_SC1_1           ),
.Msg4_PDU_wr_data_SC1          (Msg4_PDU_wr_data_SC1_1        ),
.Msg4_PDU_wr_data_addra_SC1    (Msg4_PDU_wr_data_addra_SC1_1  ),
.Msg4_PDU_wr_data_ena_SC1      (Msg4_PDU_wr_data_ena_SC1_1    ),
.sib1_wr_data_SC1              (sib1_wr_data_SC1_1            ),
.sib1_wr_data_addra_SC1        (sib1_wr_data_addra_SC1_1      ),
.sib1_wr_data_ena_SC1          (Later_sib1_wr_data_ena_SC1_1        ),
.sibn_wr_data_SC1              (sibn_wr_data_SC1_1            ),
.sibn_wr_data_addra_SC1        (sibn_wr_data_addra_SC1_1      ),
.sibn_wr_data_ena_SC1          (sibn_wr_data_ena_SC1_1        ),
.UE0_PDU_wr_data_SC1           (UE0_PDU_wr_data_SC1_1         ),
.UE0_PDU_wr_data_addra_SC1     (UE0_PDU_wr_data_addra_SC1_1   ),
.UE0_PDU_wr_data_ena_SC1       (UE0_PDU_wr_data_ena_SC1_1     ),
.UE1_PDU_wr_data_SC1           (UE1_PDU_wr_data_SC1_1         ),
.UE1_PDU_wr_data_addra_SC1     (UE1_PDU_wr_data_addra_SC1_1   ),
.UE1_PDU_wr_data_ena_SC1       (UE1_PDU_wr_data_ena_SC1_1     ),
.UE2_PDU_wr_data_SC1           (UE2_PDU_wr_data_SC1_1         ),
.UE2_PDU_wr_data_addra_SC1     (UE2_PDU_wr_data_addra_SC1_1   ),
.UE2_PDU_wr_data_ena_SC1       (UE2_PDU_wr_data_ena_SC1_1     ),
.UE3_PDU_wr_data_SC1           (UE3_PDU_wr_data_SC1_1         ),
.UE3_PDU_wr_data_addra_SC1     (UE3_PDU_wr_data_addra_SC1_1   ),
.UE3_PDU_wr_data_ena_SC1       (UE3_PDU_wr_data_ena_SC1_1     ),
.Slot_T20F20_Num_SC1           (Slot_T20F20_Num_SC1_1         ),
.Cnt3840_Slot_SC1              (Cnt3840_Slot_SC1_1            ),
.Ofdm_14_Sym_SC1               (Ofdm_14_Sym_SC1_1             ),
.UE0_Pool_Crnti_SC1            (UE0_Pool_Crnti_SC1_1          ),
.UE1_Pool_Crnti_SC1            (UE1_Pool_Crnti_SC1_1          ),
.UE2_Pool_Crnti_SC1            (UE2_Pool_Crnti_SC1_1          ),
.UE3_Pool_Crnti_SC1            (UE3_Pool_Crnti_SC1_1          ),
.Tmp_CRnti_armnew_SC1          (Tmp_CRnti_armnew_SC1_1        ),
.slot_50ms_index_SC1           (slot_50ms_index_SC1_1         ),
.UE_Ta_12_SC1                  (UE_Ta_12_SC1_1                ),
.Rach_Find_Flag_SC1            (Rach_Find_Flag_SC1_1          ),
.tdd_tx_dly_SC1                (tdd_tx_dly_SC1_1              ),
.fdd_tx_dly_SC1                (fdd_tx_dly_SC1_1              ),
.Rapid_SC1                     (Rapid_SC1_1                   ),
.Ta_32_bit_SC1                 (Ta_32_bit_SC1_1               ),
.tx_data_new_t_SC1             (tx_data_new_t_SC1_1           ),
.PCI_Arm_SC1                   (PCI_Arm_SC1_1                 ),
.GSCN_Mode_SC1                 (Gscn_Mode_SC1_1               ),
.inter_on_SC1                  (inter_on_SC1_1                )
    ); 

wire[31:0]tx_data_new_t_SC0_0_new;
wire[31:0]tx_data_new_t_SC1_0_new;
  
Tx_Rom_Tst_Module Tx_Rom_Tst_Module_SC0_0(
.CLK_7p68M         (CLK_7p68M_SC0      ),
.aclk              (rf0_rx_clk_61p44M           ),
.rst               (rst_h | TorF_Rst_SC0_0            ),
.tx_data_new_t     (tx_data_new_t_SC0_0  ),
.tx_data_new_t_new     (tx_data_new_t_SC0_0_new  )
    );
  
//Tx_Rom_Tst_Module Tx_Rom_Tst_Module_SC1_0(
//.CLK_7p68M         (CLK_7p68M_SC1      ),
//.aclk              (rf1_rx_clk_61p44M           ),
//.rst               (rst_h_rf2 | TorF_Rst_SC1_0            ),
//.tx_data_new_t     (tx_data_new_t_SC1_0  ),
//.tx_data_new_t_new     (tx_data_new_t_SC1_0_new  )
//    );

wire[31:0]tx_data_new_t_SC0_1_new;
wire[31:0]tx_data_new_t_SC1_1_new;
  
Tx_Rom_Tst_Module Tx_Rom_Tst_Module_SC0_1(
.CLK_7p68M         (CLK_7p68M_SC0      ),
.aclk              (rf0_rx_clk_61p44M           ),
.rst               (rst_h | TorF_Rst_SC0_1            ),
.tx_data_new_t     (tx_data_new_t_SC0_1  ),
.tx_data_new_t_new     (tx_data_new_t_SC0_1_new  )
    );
  
//Tx_Rom_Tst_Module Tx_Rom_Tst_Module_SC1_1(
//.CLK_7p68M         (CLK_7p68M_SC1      ),
//.aclk              (rf1_rx_clk_61p44M           ),
//.rst               (rst_h_rf2 | TorF_Rst_SC1_1            ),
//.tx_data_new_t     (tx_data_new_t_SC1_1  ),
//.tx_data_new_t_new     (tx_data_new_t_SC1_1_new  )
//    );





wire  [31:0]       Rf_Data_122p88_7p68_SC0_0;
wire  [31:0]       Rf_Data_122p88_7p68_SC1_0;
wire               Rf_Data_122p88_7p68_valid_SC0_0;
wire               Rf_Data_122p88_7p68_valid_SC1_0;
wire  [31:0]       Rf_Data_122p88_7p68_SC0_1;
wire  [31:0]       Rf_Data_122p88_7p68_SC1_1;
wire               Rf_Data_122p88_7p68_valid_SC0_1;
wire               Rf_Data_122p88_7p68_valid_SC1_1;


   
AD9361_DLTE_RF_100M_Module AD9361_DLTE_RF_100M_Module_B0(
.aclk_SC0                       (Clk_TorF_SC0         ),
.aclk_SC1                       (Clk_TorF_SC0         ),
.TorF_SC0                       (TorF_SC0         ),
.TorF_SC1                       (TorF_SC0         ),
.FCLK_CLK1_200M                 (CLK_100M_rf     ),
.rf_rx_clk_61p44M               (rf0_rx_clk_61p44M   ),
.rst_h                         (rst_h | TorF_Rst_SC0_0               ),       
.rst_h_rf2                     (rst_h | TorF_Rst_SC0_1               ),       
.fclk_reset0_n                  (fclk_reset0_n      ), 
.ssb_up_shift_SC0               (ssb_up_shift_SC0_0       ),
.dds_config_fir_SC0             (dds_config_fir_SC0_0     ),
.ssb_up_shift_SC1               (ssb_up_shift_SC0_1       ),
.dds_config_fir_SC1             (dds_config_fir_SC0_1     ),
.tx_data_new_t_SC0              (tx_data_new_t_SC0_0_new      ), 
.tx_data_new_t_SC1              (tx_data_new_t_SC0_1_new      ), 
.G_DATA_CLK_N                   (rf0_DATA_CLK_N       ),  
.G_DATA_CLK_P                   (rf0_DATA_CLK_P       ),  
.G_RX_N_D                       (rf0_RX_N_D           ),  
.G_RX_P_D                       (rf0_RX_P_D           ),  
.G_RX_FRAME_N                   (rf0_RX_FRAME_N       ),  
.G_RX_FRAME_P                   (rf0_RX_FRAME_P       ),  
.G_TX_N_D                       (rf0_TX_N_D           ),  
.G_TX_P_D                       (rf0_TX_P_D           ),  
.G_TX_FRAME_N                   (rf0_TX_FRAME_N       ),  
.G_TX_FRAME_P                   (rf0_TX_FRAME_P       ),  
.G_FB_CLK_N                     (rf0_FB_CLK_N         ),  
.G_FB_CLK_P                     (rf0_FB_CLK_P         ),
.Rf_Data_122p88_7p68_SC0        (Rf_Data_122p88_7p68_SC0_0         ),
.Rf_Data_122p88_7p68_valid_SC0  (Rf_Data_122p88_7p68_valid_SC0_0   ),
.Rf_Data_122p88_7p68_SC1        (Rf_Data_122p88_7p68_SC0_1         ),
.Rf_Data_122p88_7p68_valid_SC1  (Rf_Data_122p88_7p68_valid_SC0_1   )
    );
   
//AD9361_DLTE_RF_100M_Module AD9361_DLTE_RF_100M_Module_B1(
//.aclk_SC0                       (Clk_TorF_SC1         ),
//.aclk_SC1                       (Clk_TorF_SC1         ),
//.TorF_SC0                       (TorF_SC1          ),
//.TorF_SC1                       (TorF_SC1          ),
//.FCLK_CLK1_200M                 (CLK_100M_rf     ),
//.rf_rx_clk_61p44M               (rf1_rx_clk_61p44M   ),
//.rst_h                          (rst_h_rf2 |TorF_Rst_SC1_0           ),
//.rst_h_rf2                      (rst_h_rf2 |TorF_Rst_SC1_1           ),
//.fclk_reset0_n                  (fclk_reset0_n      ), 
//.ssb_up_shift_SC0               (ssb_up_shift_SC1_0       ),
//.dds_config_fir_SC0             (dds_config_fir_SC1_0     ),
//.ssb_up_shift_SC1               (ssb_up_shift_SC1_1       ),
//.dds_config_fir_SC1             (dds_config_fir_SC1_1     ),
//.tx_data_new_t_SC0              (tx_data_new_t_SC1_0_new      ), 
//.tx_data_new_t_SC1              (tx_data_new_t_SC1_1_new      ), 
//.G_DATA_CLK_N                   (rf1_DATA_CLK_N       ),  
//.G_DATA_CLK_P                   (rf1_DATA_CLK_P       ),  
//.G_RX_N_D                       (rf1_RX_N_D           ),  
//.G_RX_P_D                       (rf1_RX_P_D           ),  
//.G_RX_FRAME_N                   (rf1_RX_FRAME_N       ),  
//.G_RX_FRAME_P                   (rf1_RX_FRAME_P       ),  
//.G_TX_N_D                       (rf1_TX_N_D           ),  
//.G_TX_P_D                       (rf1_TX_P_D           ),  
//.G_TX_FRAME_N                   (rf1_TX_FRAME_N       ),  
//.G_TX_FRAME_P                   (rf1_TX_FRAME_P       ),  
//.G_FB_CLK_N                     (rf1_FB_CLK_N         ),  
//.G_FB_CLK_P                     (rf1_FB_CLK_P         ),
//.Rf_Data_122p88_7p68_SC0        (Rf_Data_122p88_7p68_SC1_0         ),
//.Rf_Data_122p88_7p68_valid_SC0  (Rf_Data_122p88_7p68_valid_SC1_0   ),
//.Rf_Data_122p88_7p68_SC1        (Rf_Data_122p88_7p68_SC1_1         ),
//.Rf_Data_122p88_7p68_valid_SC1  (Rf_Data_122p88_7p68_valid_SC1_1   )
//    ); 


 
    
 
wire [31:0] Rf_Data_7p68_7p68_SC0_0;
LTE_RX_Data_Change_Module LTE_RX_Data_Change_Module_SC0_0(
.aclk                       (Clk_TorF_SC0                ),
.CLK_7p68M                  (CLK_7p68M_SC0               ),
.rst                        (rst_h | TorF_Rst_SC0_0                       ),
.rx_rf_data_7p68M_16x       (Rf_Data_122p88_7p68_SC0_0      ),
.rx_rf_data_7p68M_16x_valid (Rf_Data_122p88_7p68_valid_SC0_0),
.rx_rf_data_7p68M_1x        (Rf_Data_7p68_7p68_SC0_0      )
    ); 

wire [31:0] Rf_Data_7p68_7p68_SC1_0;
//LTE_RX_Data_Change_Module LTE_RX_Data_Change_Module_SC1_0(
//.aclk                       (Clk_TorF_SC1                ),
//.CLK_7p68M                  (CLK_7p68M_SC1               ),
//.rst                        (rst_h_rf2  | TorF_Rst_SC1_0                  ),
//.rx_rf_data_7p68M_16x       (Rf_Data_122p88_7p68_SC1_0      ),
//.rx_rf_data_7p68M_16x_valid (Rf_Data_122p88_7p68_valid_SC1_0),
//.rx_rf_data_7p68M_1x        (Rf_Data_7p68_7p68_SC1_0      )
//    );  
    
wire [31:0] Rf_Data_7p68_7p68_SC0_1;
LTE_RX_Data_Change_Module LTE_RX_Data_Change_Module_SC0_1(
.aclk                       (Clk_TorF_SC0                ),
.CLK_7p68M                  (CLK_7p68M_SC0               ),
.rst                        (rst_h | TorF_Rst_SC0_1                       ),
.rx_rf_data_7p68M_16x       (Rf_Data_122p88_7p68_SC0_1      ),
.rx_rf_data_7p68M_16x_valid (Rf_Data_122p88_7p68_valid_SC0_1),
.rx_rf_data_7p68M_1x        (Rf_Data_7p68_7p68_SC0_1      )
    ); 

wire [31:0] Rf_Data_7p68_7p68_SC1_1;
//LTE_RX_Data_Change_Module LTE_RX_Data_Change_Module_SC1_1(
//.aclk                       (Clk_TorF_SC1                ),
//.CLK_7p68M                  (CLK_7p68M_SC1               ),
//.rst                        (rst_h_rf2  | TorF_Rst_SC1_1                  ),
//.rx_rf_data_7p68M_16x       (Rf_Data_122p88_7p68_SC1_1      ),
//.rx_rf_data_7p68M_16x_valid (Rf_Data_122p88_7p68_valid_SC1_1),
//.rx_rf_data_7p68M_1x        (Rf_Data_7p68_7p68_SC1_1      )
//    );  



 
LTE_Rx_1B_4C_Proc_Module LTE_Rx_1B_4C_Proc_Module(
. Clk_TorF_SC0                       (Clk_TorF_SC0                    ),
. Clk_TorF_SC1                       (Clk_TorF_SC1                    ),
. CLK_7p68M_SC0                      (CLK_7p68M_SC0                   ),
. CLK_7p68M_SC1                      (CLK_7p68M_SC1                   ),
. fclk_100m                          (fclk_100m                       ),
. TorF_SC0                           (TorF_SC0                        ),
. TorF_SC1                           (TorF_SC1                        ),
. inter_on_SC0                       (inter_on_SC0_0                    ),
. inter_on_SC1                       (inter_on_SC1_0                    ),
. aclk_122p88                        (CLK_12288M                      ),
. sys_rst_SC0                        (rst_h  | TorF_Rst_SC0_0              ),  
. sys_rst_SC1                        (rst_h_rf2 | TorF_Rst_SC1_0         ),  
. Rf_Data_122p88_7p68_SC0            (Rf_Data_122p88_7p68_SC0_0          ),
. Rf_Data_122p88_7p68_SC1            (Rf_Data_122p88_7p68_SC1_0          ),
. Rf_Data_7p68_7p68_SC0              (Rf_Data_7p68_7p68_SC0_0            ),
. Rf_Data_7p68_7p68_SC1              (Rf_Data_7p68_7p68_SC1_0            ),
. Rf_Data_122p88_7p68_valid_SC0      (Rf_Data_122p88_7p68_valid_SC0_0    ),
. Rf_Data_122p88_7p68_valid_SC1      (Rf_Data_122p88_7p68_valid_SC1_0    ), 
.LTE_Pusch_Dmrs_Bitmap_SC0           (LTE_Pusch_Dmrs_Bitmap_SC0_0                ),
.LTE_Pusch_Dmrs_Data_SC0             (LTE_Pusch_Dmrs_Data_SC0_0                  ),
.LTE_Pusch_Dmrs_Data_addra_SC0       (LTE_Pusch_Dmrs_Data_addra_SC0_0            ),
.LTE_Pusch_Dmrs_Data_ena_SC0         (LTE_Pusch_Dmrs_Data_ena_SC0_0              ),
.LTE_Pusch_Dmrs_Bitmap_SC1           (LTE_Pusch_Dmrs_Bitmap_SC1_0                ),
.LTE_Pusch_Dmrs_Data_SC1             (LTE_Pusch_Dmrs_Data_SC1_0                  ),
.LTE_Pusch_Dmrs_Data_addra_SC1       (LTE_Pusch_Dmrs_Data_addra_SC1_0            ),
.LTE_Pusch_Dmrs_Data_ena_SC1         (LTE_Pusch_Dmrs_Data_ena_SC1_0              ),
. Cell_DW_indic_SC0                  (Cell_DW_indic_SC0_0               ),
. Cell_DW_indic_SC1                  (Cell_DW_indic_SC1_0               ),
. gps_20ms_triger_SC0                (gps_20ms_triger_SC0_0             ),
. gps_20ms_triger_SC1                (gps_20ms_triger_SC1_0             ),
. fddslot0_begin_triger_SC0          (fddslot0_begin_triger_SC0_0       ),
. fddslot0_begin_triger_SC1          (fddslot0_begin_triger_SC1_0       ),
. lmd_tst_triger_SC0                 (lmd_tst_triger_SC0_0              ),
. lmd_tst_triger_SC1                 (lmd_tst_triger_SC1_0              ),
. Cell_State_Set_SC0                 (Cell_State_Set_SC0_0              ),
. Cell_State_Set_SC1                 (Cell_State_Set_SC1_0              ),
. cell_status_rd_SC0                 (cell_status_rd_SC0_0              ),
. cell_status_rd_SC1                 (cell_status_rd_SC1_0              ),
. n_PRB_RA_Gscn_arm_SC0              (6           ),
. n_PRB_RA_Gscn_arm_SC1              (6           ),
. rach_cp_py_SC0                     (rach_cp_py_SC0_0                  ),
. rach_cp_py_SC1                     (rach_cp_py_SC1_0                  ),
. PCI_input_SC0                      (PCI_Arm_SC0_0                     ),
. PCI_input_SC1                      (PCI_Arm_SC1_0                     ),
. PCI_crc_Lat_SC0                    (PCI_crc_Lat_SC0_0                 ),
. PCI_crc_Lat_SC1                    (PCI_crc_Lat_SC1_0                 ),
.pss_noise_lat_SC0                   (pss_noise_lat_SC0_0                        ),
.pss_peak_data_lat_SC0               (pss_peak_data_lat_SC0_0                    ), 
.pss_noise_lat_SC1                   (pss_noise_lat_SC1_0                        ),
.pss_peak_data_lat_SC1               (pss_peak_data_lat_SC1_0                    ), 
.Pbch_Rsrp_Energy_Lat_SC0            (Pbch_Rsrp_Energy_Lat_SC0_0                 ),
.Pbch_Rsrp_Energy_Lat_SC1            (Pbch_Rsrp_Energy_Lat_SC1_0                 ),
. mib_crc_pass_new_SC0               (mib_crc_pass_new_SC0_0            ),
. mib_crc_pass_new_SC1               (mib_crc_pass_new_SC1_0            ), 
. Cnt3840_Slot_SC0                   (Cnt3840_Slot_SC0_0                ),
. Cnt3840_Slot_SC1                   (Cnt3840_Slot_SC1_0                ),
. Slot_T20F20_Num_SC0                (Slot_T20F20_Num_SC0_0             ),
. Slot_T20F20_Num_SC1                (Slot_T20F20_Num_SC1_0             ),
. synkeep_current_state_SC0          (        ),
. synkeep_current_state_SC1          (        ),
. fdd_slot0_begin_SC0                (fdd_slot0_begin_SC0_0             ),
. fdd_status5_slot0_begin_SC0        (      ),
. fdd_slot0_begin_SC1                (fdd_slot0_begin_SC1_0             ),
. fdd_status5_slot0_begin_SC1        (      ),
. Base_Time_Py_SC0                   (Base_Time_Py_SC0_0                ),
. Base_Time_Py_SC1                   (Base_Time_Py_SC1_0                ),
. Ofdm_14_Sym_SC0                    (Ofdm_14_Sym_SC0_0                 ),
. Ofdm_14_Sym_SC1                    (Ofdm_14_Sym_SC1_0                 ),
. slot_50ms_index_SC0                (slot_50ms_index_SC0_0             ),
. slot_50ms_index_SC1                (slot_50ms_index_SC1_0             ), 
. Tmp_CRnti_armnew_SC10              ({Tmp_CRnti_armnew_SC1_0,Tmp_CRnti_armnew_SC0_0}           ),
. Prach_Find_SC0_7p68                (Prach_Find_SC0_0_7p68                  ),
. Prach_Find_SC1_7p68                (Prach_Find_SC1_0_7p68                  ),
. peak_max_to_dsp_SC0                (peak_max_to_dsp_SC0_0             ),
. peak_max_to_dsp_SC1                (peak_max_to_dsp_SC1_0             ),
. Rapid_SC0                          (Rapid_SC0_0                       ),
. Rapid_SC1                          (Rapid_SC1_0                       ),
. Ta_32_bit_SC0                      (Ta_32_bit_SC0_0                   ),
. Ta_32_bit_SC1                      (Ta_32_bit_SC1_0                   ),
. tc_RNTI_fpga_SC10                  (tc_RNTI_fpga_SC10_0               ),
. msg3_first_data_SC10               (msg3_first_data_SC10_0            ), 
.msg3_crc_valid_SC0_7p68             (msg3_crc_valid_SC0_0_7p68         ),
.msg3_crc_valid_SC1_7p68             (msg3_crc_valid_SC1_0_7p68         ),
 .UE0_Pool_Crnti_SC10                ({UE0_Pool_Crnti_SC1_0,UE0_Pool_Crnti_SC0_0}), 
 .UE1_Pool_Crnti_SC10                ({UE1_Pool_Crnti_SC1_0,UE1_Pool_Crnti_SC0_0}),
 .UE2_Pool_Crnti_SC10                ({UE2_Pool_Crnti_SC1_0,UE2_Pool_Crnti_SC0_0}),
 .UE3_Pool_Crnti_SC10                ({UE3_Pool_Crnti_SC1_0,UE3_Pool_Crnti_SC0_0}),
. UE0_CRC_Status_SC10                (UE0_CRC_Status_SC10_0             ),
. UE1_CRC_Status_SC10                (UE1_CRC_Status_SC10_0             ),
. UE2_CRC_Status_SC10                (UE2_CRC_Status_SC10_0             ),
. UE3_CRC_Status_SC10                (UE3_CRC_Status_SC10_0             ),
. UE0_PDU_data_SC10                  (UE0_PDU_data_SC10_0               ),
. UE1_PDU_data_SC10                  (UE1_PDU_data_SC10_0               ),
. UE2_PDU_data_SC10                  (UE2_PDU_data_SC10_0               ),
. UE3_PDU_data_SC10                  (UE3_PDU_data_SC10_0               ),
. UE0_Rsrp_Energy_lat_SC0            (UE0_Rsrp_Energy_lat_SC0_0         ),
. UE0_Rsrp_Energy_lat_SC1            (UE0_Rsrp_Energy_lat_SC1_0         ),
. UE1_Rsrp_Energy_lat_SC0            (UE1_Rsrp_Energy_lat_SC0_0         ),
. UE1_Rsrp_Energy_lat_SC1            (UE1_Rsrp_Energy_lat_SC1_0         ),
. UE2_Rsrp_Energy_lat_SC0            (UE2_Rsrp_Energy_lat_SC0_0         ),
. UE2_Rsrp_Energy_lat_SC1            (UE2_Rsrp_Energy_lat_SC1_0         ),
. Msg3_Rsrp_Energy_lat_SC0           (Msg3_Rsrp_Energy_lat_SC0_0        ),
. Msg3_Rsrp_Energy_lat_SC1           (Msg3_Rsrp_Energy_lat_SC1_0        ),
. UE0_PDU_data_Valid_SC10            (UE0_PDU_data_Valid_SC10_0         ),
. UE1_PDU_data_Valid_SC10            (UE1_PDU_data_Valid_SC10_0         ),
. UE2_PDU_data_Valid_SC10            (UE2_PDU_data_Valid_SC10_0         ),
. UE3_PDU_data_Valid_SC10            (UE3_PDU_data_Valid_SC10_0         ),
. msg3_UE23_Flag_SC0                 (msg3_UE23_Flag_SC0_0              ),
. msg3_UE23_Flag_SC1                 (msg3_UE23_Flag_SC1_0              ),   
. UE_done_finish_SC10                (UE_done_finish_SC10_0             ),


. Clk_TorF_SC2                       (Clk_TorF_SC0                    ),
. Clk_TorF_SC3                       (Clk_TorF_SC1                    ),
. CLK_7p68M_SC2                      (CLK_7p68M_SC0                   ),
. CLK_7p68M_SC3                      (CLK_7p68M_SC1                   ), 
. TorF_SC2                           (TorF_SC0                        ),
. TorF_SC3                           (TorF_SC1                        ),
. inter_on_SC2                       (inter_on_SC0_1                    ),
. inter_on_SC3                       (inter_on_SC1_1                    ), 
. sys_rst_SC2                        (rst_h  | TorF_Rst_SC0_1              ),                     
. sys_rst_SC3                        (rst_h_rf2 | TorF_Rst_SC1_1         ),                       
. Rf_Data_122p88_7p68_SC2            (Rf_Data_122p88_7p68_SC0_1          ),                       
. Rf_Data_122p88_7p68_SC3            (Rf_Data_122p88_7p68_SC1_1          ),                       
. Rf_Data_7p68_7p68_SC2              (Rf_Data_7p68_7p68_SC0_1            ),                       
. Rf_Data_7p68_7p68_SC3              (Rf_Data_7p68_7p68_SC1_1            ),                       
. Rf_Data_122p88_7p68_valid_SC2      (Rf_Data_122p88_7p68_valid_SC0_1    ),                       
. Rf_Data_122p88_7p68_valid_SC3      (Rf_Data_122p88_7p68_valid_SC1_1    ),                       
.LTE_Pusch_Dmrs_Bitmap_SC2           (LTE_Pusch_Dmrs_Bitmap_SC0_1                ),               
.LTE_Pusch_Dmrs_Data_SC2             (LTE_Pusch_Dmrs_Data_SC0_1                  ),               
.LTE_Pusch_Dmrs_Data_addra_SC2       (LTE_Pusch_Dmrs_Data_addra_SC0_1            ),               
.LTE_Pusch_Dmrs_Data_ena_SC2         (LTE_Pusch_Dmrs_Data_ena_SC0_1              ),               
.LTE_Pusch_Dmrs_Bitmap_SC3           (LTE_Pusch_Dmrs_Bitmap_SC1_1                ),               
.LTE_Pusch_Dmrs_Data_SC3             (LTE_Pusch_Dmrs_Data_SC1_1                  ),               
.LTE_Pusch_Dmrs_Data_addra_SC3       (LTE_Pusch_Dmrs_Data_addra_SC1_1            ),               
.LTE_Pusch_Dmrs_Data_ena_SC3         (LTE_Pusch_Dmrs_Data_ena_SC1_1              ),               
. Cell_DW_indic_SC2                  (Cell_DW_indic_SC0_1               ),                        
. Cell_DW_indic_SC3                  (Cell_DW_indic_SC1_1               ),                        
. gps_20ms_triger_SC2                (gps_20ms_triger_SC0_1             ),                        
. gps_20ms_triger_SC3                (gps_20ms_triger_SC1_1             ),                        
. fddslot0_begin_triger_SC2          (fddslot0_begin_triger_SC0_1       ),                        
. fddslot0_begin_triger_SC3          (fddslot0_begin_triger_SC1_1       ),                        
. lmd_tst_triger_SC2                 (lmd_tst_triger_SC0_1              ),                        
. lmd_tst_triger_SC3                 (lmd_tst_triger_SC1_1              ),                        
. Cell_State_Set_SC2                 (Cell_State_Set_SC0_1              ),                        
. Cell_State_Set_SC3                 (Cell_State_Set_SC1_1              ),                        
. cell_status_rd_SC2                 (cell_status_rd_SC0_1              ),                        
. cell_status_rd_SC3                 (cell_status_rd_SC1_1              ),                        
. n_PRB_RA_Gscn_arm_SC2              (6           ),                                              
. n_PRB_RA_Gscn_arm_SC3              (6           ),                                              
. rach_cp_py_SC2                     (rach_cp_py_SC0_1                  ),                        
. rach_cp_py_SC3                     (rach_cp_py_SC1_1                  ),                        
. PCI_input_SC2                      (PCI_Arm_SC0_1                     ),                        
. PCI_input_SC3                      (PCI_Arm_SC1_1                     ),                        
. PCI_crc_Lat_SC2                    (PCI_crc_Lat_SC0_1                 ),                        
. PCI_crc_Lat_SC3                    (PCI_crc_Lat_SC1_1                 ),                        
.pss_noise_lat_SC2                   (pss_noise_lat_SC0_1                        ),               
.pss_peak_data_lat_SC2               (pss_peak_data_lat_SC0_1                    ),               
.pss_noise_lat_SC3                   (pss_noise_lat_SC1_1                        ),               
.pss_peak_data_lat_SC3               (pss_peak_data_lat_SC1_1                    ),               
.Pbch_Rsrp_Energy_Lat_SC2            (Pbch_Rsrp_Energy_Lat_SC0_1                 ),               
.Pbch_Rsrp_Energy_Lat_SC3            (Pbch_Rsrp_Energy_Lat_SC1_1                 ),               
. mib_crc_pass_new_SC2               (mib_crc_pass_new_SC0_1            ),                        
. mib_crc_pass_new_SC3               (mib_crc_pass_new_SC1_1            ),                        
. Cnt3840_Slot_SC2                   (Cnt3840_Slot_SC0_1                ),                        
. Cnt3840_Slot_SC3                   (Cnt3840_Slot_SC1_1                ),                        
. Slot_T20F20_Num_SC2                (Slot_T20F20_Num_SC0_1             ),                        
. Slot_T20F20_Num_SC3                (Slot_T20F20_Num_SC1_1             ),                        
. synkeep_current_state_SC2          (        ),                                                  
. synkeep_current_state_SC3          (        ),                                                  
. fdd_slot0_begin_SC2                (fdd_slot0_begin_SC0_1             ),                        
. fdd_status5_slot0_begin_SC2        (      ),                                                    
. fdd_slot0_begin_SC3                (fdd_slot0_begin_SC1_1             ),                        
. fdd_status5_slot0_begin_SC3        (      ),                                                    
. Base_Time_Py_SC2                   (Base_Time_Py_SC0_1                ),                        
. Base_Time_Py_SC3                   (Base_Time_Py_SC1_1                ),                        
. Ofdm_14_Sym_SC2                    (Ofdm_14_Sym_SC0_1                 ),                        
. Ofdm_14_Sym_SC3                    (Ofdm_14_Sym_SC1_1                 ),                        
. slot_50ms_index_SC2                (slot_50ms_index_SC0_1             ),                        
. slot_50ms_index_SC3                (slot_50ms_index_SC1_1             ),                        
. Tmp_CRnti_armnew_SC32              ({Tmp_CRnti_armnew_SC1_1,Tmp_CRnti_armnew_SC0_1}           ),
. Prach_Find_SC2_7p68                (Prach_Find_SC0_1_7p68                  ),                   
. Prach_Find_SC3_7p68                (Prach_Find_SC1_1_7p68                  ),                   
. peak_max_to_dsp_SC2                (peak_max_to_dsp_SC0_1             ),                        
. peak_max_to_dsp_SC3                (peak_max_to_dsp_SC1_1             ),                        
. Rapid_SC2                          (Rapid_SC0_1                       ),                        
. Rapid_SC3                          (Rapid_SC1_1                       ),                        
. Ta_32_bit_SC2                      (Ta_32_bit_SC0_1                   ),                        
. Ta_32_bit_SC3                      (Ta_32_bit_SC1_1                   ),                        
. tc_RNTI_fpga_SC32                  (tc_RNTI_fpga_SC10_1               ),                        
. msg3_first_data_SC32               (msg3_first_data_SC10_1            ),                        
.msg3_crc_valid_SC2_7p68             (msg3_crc_valid_SC0_1_7p68         ),                        
.msg3_crc_valid_SC3_7p68             (msg3_crc_valid_SC1_1_7p68         ),                        
 .UE0_Pool_Crnti_SC32                ({UE0_Pool_Crnti_SC1_1,UE0_Pool_Crnti_SC0_1}),               
 .UE1_Pool_Crnti_SC32                ({UE1_Pool_Crnti_SC1_1,UE1_Pool_Crnti_SC0_1}),               
 .UE2_Pool_Crnti_SC32                ({UE2_Pool_Crnti_SC1_1,UE2_Pool_Crnti_SC0_1}),               
 .UE3_Pool_Crnti_SC32                ({UE3_Pool_Crnti_SC1_1,UE3_Pool_Crnti_SC0_1}),               
. UE0_CRC_Status_SC32                (UE0_CRC_Status_SC10_1             ),                        
. UE1_CRC_Status_SC32                (UE1_CRC_Status_SC10_1             ),                        
. UE2_CRC_Status_SC32                (UE2_CRC_Status_SC10_1             ),                        
. UE3_CRC_Status_SC32                (UE3_CRC_Status_SC10_1             ),                        
. UE0_PDU_data_SC32                  (UE0_PDU_data_SC10_1               ),                        
. UE1_PDU_data_SC32                  (UE1_PDU_data_SC10_1               ),                        
. UE2_PDU_data_SC32                  (UE2_PDU_data_SC10_1               ),                        
. UE3_PDU_data_SC32                  (UE3_PDU_data_SC10_1               ),                        
. UE0_Rsrp_Energy_lat_SC2            (UE0_Rsrp_Energy_lat_SC0_1         ),                        
. UE0_Rsrp_Energy_lat_SC3            (UE0_Rsrp_Energy_lat_SC1_1         ),                        
. UE1_Rsrp_Energy_lat_SC2            (UE1_Rsrp_Energy_lat_SC0_1         ),                        
. UE1_Rsrp_Energy_lat_SC3            (UE1_Rsrp_Energy_lat_SC1_1         ),                        
. UE2_Rsrp_Energy_lat_SC2            (UE2_Rsrp_Energy_lat_SC0_1         ),                        
. UE2_Rsrp_Energy_lat_SC3            (UE2_Rsrp_Energy_lat_SC1_1         ),                        
. Msg3_Rsrp_Energy_lat_SC2           (Msg3_Rsrp_Energy_lat_SC0_1        ),                        
. Msg3_Rsrp_Energy_lat_SC3           (Msg3_Rsrp_Energy_lat_SC1_1        ),                        
. UE0_PDU_data_Valid_SC32            (UE0_PDU_data_Valid_SC10_1         ),                        
. UE1_PDU_data_Valid_SC32            (UE1_PDU_data_Valid_SC10_1         ),                        
. UE2_PDU_data_Valid_SC32            (UE2_PDU_data_Valid_SC10_1         ),                        
. UE3_PDU_data_Valid_SC32            (UE3_PDU_data_Valid_SC10_1         ),                        
. msg3_UE23_Flag_SC2                 (msg3_UE23_Flag_SC0_1              ),                        
. msg3_UE23_Flag_SC3                 (msg3_UE23_Flag_SC1_1              ),                        
. UE_done_finish_SC32                (UE_done_finish_SC10_1             )                        
    );



reg [27:0] cnt=0;
always @(posedge CLK_12288M )
    cnt<= cnt +1;
assign led_V22 =cnt[27]; 
 
reg [17:0] cnt_61440_122880_SC0;
reg [4 :0] cnt_20_SC0;    
reg [3 :0] cnt_16_sc0;    
always@(posedge Clk_TorF_SC0)
if(TorF_Rst_SC0_0|TorF_Rst_SC1_0)begin
    cnt_61440_122880_SC0 <= 0;
    cnt_20_SC0 <= 0;  
end
else begin 
    
    if(cnt_61440_122880_SC0>=122880-1 & cnt_20_SC0==9)begin
        cnt_61440_122880_SC0 <= 0;
        cnt_20_SC0 <= 0;  
    end
    else if(cnt_61440_122880_SC0>=122880-1)begin
        cnt_20_SC0 <= cnt_20_SC0 + 1;
        cnt_61440_122880_SC0 <= 0; 
    end
    else begin
        cnt_61440_122880_SC0 <= cnt_61440_122880_SC0 + 1; 
    end
    
    if(cnt_20_SC0==1 & cnt_61440_122880_SC0<100) irq_63 <= 1;
    else irq_63 <= 0; 
    
end
 
reg [17:0] cnt_61440_122880_SC1;
reg [4 :0] cnt_20_SC1;  
reg [3 :0] cnt_16_sc1;  
always@(posedge Clk_TorF_SC1)
if(TorF_Rst_SC0_1|TorF_Rst_SC1_1)begin
    cnt_61440_122880_SC1 <= 0;
    cnt_20_SC1 <= 0;  
end
else begin 
    
    if(cnt_61440_122880_SC1>=122880-1 & cnt_20_SC1==9)begin
        cnt_61440_122880_SC1 <= 0;
        cnt_20_SC1 <= 0;  
    end
    else if(cnt_61440_122880_SC1>=122880-1)begin
        cnt_20_SC1 <= cnt_20_SC1 + 1;
        cnt_61440_122880_SC1 <= 0; 
    end
    else begin
        cnt_61440_122880_SC1 <= cnt_61440_122880_SC1 + 1; 
    end 
    
    if(cnt_20_SC1==1 & cnt_61440_122880_SC1<100) irq_64 <= 1;
    else irq_64 <= 0;
     
end

reg irq_61_0;
reg irq_61_1;

wire irq_61_inter_type;
LTE_Interupt_Multplex LTE_Interupt_Multplex_irq_61(
.aclk                (CLK_7p68M_SC0                ),
.rst                 (~mtime_start                 ),
.irq_61_0            (irq_61_0            ),
.irq_61_1            (irq_61_1            ),
.irq_61_ack_0        (Band_Inter_Ack_8C[0]        ),
.irq_61_ack_1        (Band_Inter_Ack_8C[1]        ),
.irq_61              (irq_61              ),
.irq_61_inter_type   (irq_61_inter_type   )
    );


reg irq_62_0;
reg irq_62_1;    
wire irq_62_inter_type;
LTE_Interupt_Multplex LTE_Interupt_Multplex_irq_62(
.aclk                (CLK_7p68M_SC0                ),
.rst                 (~mtime_start                 ),
.irq_61_0            (irq_62_0            ),
.irq_61_1            (irq_62_1            ),
.irq_61_ack_0        (Band_Inter_Ack_8C[2]        ),
.irq_61_ack_1        (Band_Inter_Ack_8C[3]        ),
.irq_61              (irq_62              ),
.irq_61_inter_type   (irq_62_inter_type   )
    );
     

assign Band_Inter_4B={2'd0,irq_62_inter_type,irq_61_inter_type};
 
reg [31:0] cnt_100;
reg [31:0] cnt_100_2;
reg [31:0] cnt_100_3;
reg [31:0] cnt_100_4; 
reg UE_done_finish_SC0_0_d1;
reg UE_done_finish_SC0_1_d1;
reg UE_done_finish_SC1_0_d1;  
reg UE_done_finish_SC1_1_d1;  
always@(posedge CLK_12288M)
if(rst_h)begin
    cnt_100 <= 0;
    cnt_100_2 <= 0; 
    cnt_100_3 <= 0; 
    cnt_100_4 <= 0; 
end
else begin    
    UE_done_finish_SC0_0_d1 <= UE_done_finish_SC10_0[0];
    if(!UE_done_finish_SC0_0_d1 & UE_done_finish_SC10_0[0])cnt_100 <= 1;
    else if(cnt_100 > 0)begin
        if(cnt_100==99)cnt_100 <= 0;
        else cnt_100 <= cnt_100 + 1;
        irq_61_0 <= 1;
    end
    else irq_61_0 <= 0;
    
    UE_done_finish_SC1_0_d1 <= UE_done_finish_SC10_0[1];
    if(!UE_done_finish_SC1_0_d1 & UE_done_finish_SC10_0[1])cnt_100_2 <= 1;
    else if(cnt_100_2 > 0)begin
        if(cnt_100_2==99)cnt_100_2 <= 0;
        else cnt_100_2 <= cnt_100_2 + 1;
        irq_62_0 <= 1;
    end
    else irq_62_0 <= 0;

    UE_done_finish_SC0_1_d1 <= UE_done_finish_SC10_1[0];
    if(!UE_done_finish_SC0_1_d1 & UE_done_finish_SC10_1[0])cnt_100_3 <= 1;
    else if(cnt_100_3 > 0)begin
        if(cnt_100_3==99)cnt_100_3 <= 0;
        else cnt_100_3 <= cnt_100_3 + 1;
        irq_61_1 <= 1;
    end
    else irq_61_1 <= 0;
    
    UE_done_finish_SC1_1_d1 <= UE_done_finish_SC10_1[1];
    if(!UE_done_finish_SC1_1_d1 & UE_done_finish_SC10_1[1])cnt_100_4 <= 1;
    else if(cnt_100_4 > 0)begin
        if(cnt_100_4==99)cnt_100_4 <= 0;
        else cnt_100_4 <= cnt_100_4 + 1;
        irq_62_1 <= 1;
    end
    else irq_62_1 <= 0;
    
end

endmodule 
