$date
	Sat Aug 08 21:57:39 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out8 $end
$var wire 1 " out7 $end
$var wire 1 # out6 $end
$var wire 1 $ out5 $end
$var wire 1 % out4 $end
$var wire 1 & out3 $end
$var wire 1 ' out2 $end
$var wire 1 ( out1 $end
$var reg 1 ) p1 $end
$var reg 1 * p10 $end
$var reg 1 + p11 $end
$var reg 1 , p12 $end
$var reg 1 - p13 $end
$var reg 1 . p14 $end
$var reg 1 / p15 $end
$var reg 1 0 p16 $end
$var reg 1 1 p17 $end
$var reg 1 2 p18 $end
$var reg 1 3 p19 $end
$var reg 1 4 p2 $end
$var reg 1 5 p20 $end
$var reg 1 6 p21 $end
$var reg 1 7 p22 $end
$var reg 1 8 p23 $end
$var reg 1 9 p24 $end
$var reg 1 : p25 $end
$var reg 1 ; p26 $end
$var reg 1 < p27 $end
$var reg 1 = p28 $end
$var reg 1 > p3 $end
$var reg 1 ? p4 $end
$var reg 1 @ p5 $end
$var reg 1 A p6 $end
$var reg 1 B p7 $end
$var reg 1 C p8 $end
$var reg 1 D p9 $end
$scope module BM1 $end
$var wire 1 ) A $end
$var wire 1 4 B $end
$var wire 1 > C $end
$var wire 1 ( Y $end
$upscope $end
$scope module BM2 $end
$var wire 1 ? A $end
$var wire 1 @ B $end
$var wire 1 A C $end
$var wire 1 ' Y $end
$upscope $end
$scope module BM3 $end
$var wire 1 B A $end
$var wire 1 C B $end
$var wire 1 D C $end
$var wire 1 * D $end
$var wire 1 & Y $end
$upscope $end
$scope module BM4 $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - C $end
$var wire 1 . D $end
$var wire 1 % Y $end
$upscope $end
$scope module GL1 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 1 C $end
$var wire 1 2 D $end
$var wire 1 $ Y $end
$var wire 1 E andA $end
$var wire 1 F andB $end
$var wire 1 G andC $end
$var wire 1 H andD $end
$var wire 1 I notA $end
$var wire 1 J notB $end
$var wire 1 K notC $end
$var wire 1 L notD $end
$upscope $end
$scope module GL2 $end
$var wire 1 3 A $end
$var wire 1 5 B $end
$var wire 1 6 C $end
$var wire 1 # Y $end
$var wire 1 M notB $end
$upscope $end
$scope module GL3 $end
$var wire 1 7 A $end
$var wire 1 8 B $end
$var wire 1 9 C $end
$var wire 1 : D $end
$var wire 1 " Y $end
$var wire 1 N andA $end
$var wire 1 O andB $end
$var wire 1 P notC $end
$upscope $end
$scope module GL4 $end
$var wire 1 ; A $end
$var wire 1 < B $end
$var wire 1 = C $end
$var wire 1 ! Y $end
$var wire 1 Q and1 $end
$var wire 1 R notA $end
$var wire 1 S notC $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
0>
x=
x<
x;
x:
x9
x8
x7
x6
x5
04
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
0)
1(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0(
1>
#2
1(
0>
14
#3
0(
1>
#4
1(
0>
04
1)
#5
1>
#6
0(
0>
14
#7
1(
1>
#8
1'
0A
0@
0?
#9
1A
#10
0'
0A
1@
#11
1A
#12
1'
0A
0@
1?
#13
1A
#14
0'
0A
1@
#15
1A
#16
1&
0*
0D
0C
0B
#17
0&
1*
#18
0*
1D
#19
1&
1*
#20
0&
0*
0D
1C
#21
1&
1*
#22
0*
1D
#23
0&
1*
#24
0*
0D
0C
1B
#25
1&
1*
#26
0*
1D
#27
0&
1*
#28
1&
0*
0D
1C
#29
0&
1*
#30
0*
1D
#31
1&
1*
#32
0%
0.
0-
0,
0+
#33
1.
#34
0.
1-
#35
1.
#36
0.
0-
1,
#37
1.
#38
0.
1-
#39
1.
#40
1%
0.
0-
0,
1+
#41
0%
1.
#42
1%
0.
1-
#43
1.
#44
0.
0-
1,
#45
1.
#46
0.
1-
#47
1.
#48
1$
1H
1L
1K
1J
0E
0F
0G
1I
02
01
00
0/
#49
0$
0H
0L
12
#50
1L
0K
02
11
#51
0L
12
#52
1L
1K
0J
02
01
10
#53
0L
12
#54
1L
02
#55
0L
0K
12
11
#56
1$
1G
1E
1H
1F
1L
1K
1J
0I
02
01
00
1/
#57
0H
0G
0L
12
#58
1G
0E
1L
0K
02
11
#59
0G
0L
12
#60
1G
1E
0F
1L
1K
0J
02
01
10
#61
0G
0L
12
#62
1G
0E
1L
0K
02
11
#63
0$
0G
0L
12
#64
1#
1M
06
05
03
#65
16
#66
0#
0M
06
15
#67
1#
16
#68
1M
06
05
13
#69
16
#70
0#
0M
06
15
#71
1#
16
#72
0"
0N
1P
0O
0:
09
08
07
#73
1"
1N
1:
#74
0"
0N
0P
0:
19
#75
1:
#76
1P
1"
0:
09
18
#77
1N
1:
#78
0N
0P
0:
19
#79
1:
#80
1P
0"
0:
09
08
17
#81
1"
1N
1O
1:
#82
0"
0N
0O
0P
0:
19
#83
1"
1O
1:
#84
0O
1P
0:
09
18
#85
1N
1O
1:
#86
0N
0O
0P
0:
19
#87
1O
1:
#88
1!
1Q
1S
1R
0=
0<
0;
#89
0!
0Q
0S
1=
#90
1Q
1S
1!
0=
1<
#91
0Q
0S
1=
#92
1S
0!
0R
0=
0<
1;
#93
0S
1=
#94
1S
1!
0=
1<
#95
0S
1=
#100
