{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589186040002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589186040002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 18:33:59 2020 " "Processing started: Mon May 11 18:33:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589186040002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1589186040002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exercise3 -c Exercise3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exercise3 -c Exercise3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1589186040002 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1589186040362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1589186040362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise3.v 5 5 " "Found 5 design units, including 5 entities, in source file exercise3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Synchroniser " "Found entity 1: Synchroniser" {  } { { "Exercise3.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/Exercise3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589186047654 ""} { "Info" "ISGN_ENTITY_NAME" "2 EdgeDetector " "Found entity 2: EdgeDetector" {  } { { "Exercise3.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/Exercise3.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589186047654 ""} { "Info" "ISGN_ENTITY_NAME" "3 EdgeDetectors " "Found entity 3: EdgeDetectors" {  } { { "Exercise3.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/Exercise3.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589186047654 ""} { "Info" "ISGN_ENTITY_NAME" "4 MyFSM " "Found entity 4: MyFSM" {  } { { "Exercise3.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/Exercise3.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589186047654 ""} { "Info" "ISGN_ENTITY_NAME" "5 MyLock " "Found entity 5: MyLock" {  } { { "Exercise3.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/Exercise3.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589186047654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589186047654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_exercise3.v 1 1 " "Found 1 design units, including 1 entities, in source file test_exercise3.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_MyLock " "Found entity 1: test_MyLock" {  } { { "test_Exercise3.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/test_Exercise3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589186047655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589186047655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyLock " "Elaborating entity \"MyLock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1589186047675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchroniser Synchroniser:s " "Elaborating entity \"Synchroniser\" for hierarchy \"Synchroniser:s\"" {  } { { "Exercise3.v" "s" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/Exercise3.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589186047676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetectors EdgeDetectors:e " "Elaborating entity \"EdgeDetectors\" for hierarchy \"EdgeDetectors:e\"" {  } { { "Exercise3.v" "e" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/Exercise3.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589186047677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetector EdgeDetectors:e\|EdgeDetector:EdgeD\[0\].ED " "Elaborating entity \"EdgeDetector\" for hierarchy \"EdgeDetectors:e\|EdgeDetector:EdgeD\[0\].ED\"" {  } { { "Exercise3.v" "EdgeD\[0\].ED" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/Exercise3.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589186047677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyFSM MyFSM:FSM " "Elaborating entity \"MyFSM\" for hierarchy \"MyFSM:FSM\"" {  } { { "Exercise3.v" "FSM" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/Exercise3.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589186047678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Exercise3.v(74) " "Verilog HDL assignment warning at Exercise3.v(74): truncated value with size 3 to match size of target (1)" {  } { { "Exercise3.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/Exercise3.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1589186047679 "|MyLock|MyFSM:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Exercise3.v(75) " "Verilog HDL assignment warning at Exercise3.v(75): truncated value with size 3 to match size of target (1)" {  } { { "Exercise3.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/Exercise3.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1589186047679 "|MyLock|MyFSM:FSM"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589186047724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 18:34:07 2020 " "Processing ended: Mon May 11 18:34:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589186047724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589186047724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589186047724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1589186047724 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1589186048432 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589186049233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589186049233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 18:34:09 2020 " "Processing started: Mon May 11 18:34:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589186049233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1589186049233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/downloads(d)/quartus/quartuslite/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Exercise3 Exercise3 " "Command: quartus_sh -t d:/downloads(d)/quartus/quartuslite/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Exercise3 Exercise3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1589186049233 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Exercise3 Exercise3 " "Quartus(args): --rtl_sim Exercise3 Exercise3" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1589186049233 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1589186049861 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1589186050158 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1589186050158 ""}
{ "Warning" "0" "" "Warning: File Exercise3_run_msim_rtl_verilog.do already exists - backing up current file as Exercise3_run_msim_rtl_verilog.do.bak8" {  } {  } 0 0 "Warning: File Exercise3_run_msim_rtl_verilog.do already exists - backing up current file as Exercise3_run_msim_rtl_verilog.do.bak8" 0 0 "Shell" 0 0 1589186051383 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/simulation/modelsim/Exercise3_run_msim_rtl_verilog.do" {  } { { "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/simulation/modelsim/Exercise3_run_msim_rtl_verilog.do" "0" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/simulation/modelsim/Exercise3_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/simulation/modelsim/Exercise3_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1589186051389 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1589186051390 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1589186051396 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1589186051396 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/Exercise3_nativelink_simulation.rpt" {  } { { "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/Exercise3_nativelink_simulation.rpt" "0" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/Exercise3_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise3/Exercise3_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1589186051396 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/downloads(d)/quartus/quartuslite/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/downloads(d)/quartus/quartuslite/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1589186051396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589186051397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 18:34:11 2020 " "Processing ended: Mon May 11 18:34:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589186051397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589186051397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589186051397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1589186051397 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 4 s " "Quartus Prime Flow was successful. 0 errors, 4 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1589188410974 ""}
