{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685699361358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685699361358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 13:19:21 2023 " "Processing started: Fri Jun 02 13:19:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685699361358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685699361358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arm -c arm " "Command: quartus_map --read_settings_files=on --write_settings_files=off arm -c arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685699361358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1685699362105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_stage " "Found entity 1: WB_stage" {  } { { "../SRAM_Files/WB_Stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362179 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Val2_Gen2.v(35) " "Verilog HDL warning at Val2_Gen2.v(35): extended using \"x\" or \"z\"" {  } { { "../SRAM_Files/Val2_Gen2.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/Val2_Gen2.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1685699362190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/val2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/val2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2Gen " "Found entity 1: Val2Gen" {  } { { "../SRAM_Files/Val2_Gen2.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/Val2_Gen2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/status_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/status_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 status_register " "Found entity 1: status_register" {  } { { "../SRAM_Files/status_register.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/status_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362197 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(79) " "Verilog HDL warning at SRAM_Controller.v(79): extended using \"x\" or \"z\"" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1685699362202 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(83) " "Verilog HDL warning at SRAM_Controller.v(83): extended using \"x\" or \"z\"" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1685699362202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../SRAM_Files/Reg_File.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/Reg_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_stage " "Found entity 1: MEM_stage" {  } { { "../SRAM_Files/MEM_Stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/MEM_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/mem_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/mem_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_stage_reg " "Found entity 1: MEM_stage_reg" {  } { { "../SRAM_Files/MEM_Reg.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/MEM_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/if_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/if_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage_reg " "Found entity 1: IF_stage_reg" {  } { { "../SRAM_Files/IF_stage_reg.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/IF_stage_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage " "Found entity 1: IF_stage" {  } { { "../SRAM_Files/IF_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/IF_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/id_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/id_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_stage_reg " "Found entity 1: ID_stage_reg" {  } { { "../SRAM_Files/ID_stage_reg.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ID_stage_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WB_EN wb_en ID_stage.v(13) " "Verilog HDL Declaration information at ID_stage.v(13): object \"WB_EN\" differs only in case from object \"wb_en\" in the same scope" {  } { { "../SRAM_Files/ID_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ID_stage.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1685699362244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch branch ID_stage.v(13) " "Verilog HDL Declaration information at ID_stage.v(13): object \"Branch\" differs only in case from object \"branch\" in the same scope" {  } { { "../SRAM_Files/ID_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ID_stage.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1685699362244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXE_CMD exe_cmd ID_stage.v(14) " "Verilog HDL Declaration information at ID_stage.v(14): object \"EXE_CMD\" differs only in case from object \"exe_cmd\" in the same scope" {  } { { "../SRAM_Files/ID_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ID_stage.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1685699362244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dest dest ID_stage.v(19) " "Verilog HDL Declaration information at ID_stage.v(19): object \"Dest\" differs only in case from object \"dest\" in the same scope" {  } { { "../SRAM_Files/ID_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ID_stage.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1685699362244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_stage " "Found entity 1: ID_stage" {  } { { "../SRAM_Files/ID_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ID_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_Detection_Unit " "Found entity 1: hazard_Detection_Unit" {  } { { "../SRAM_Files/hazard_Detection_Unit.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_unit " "Found entity 1: Forwarding_unit" {  } { { "../SRAM_Files/Forwarding_Unit.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/Forwarding_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/exe_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/exe_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_stage " "Found entity 1: EXE_stage" {  } { { "../SRAM_Files/EXE_Stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/EXE_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/exe_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/exe_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_stage_reg " "Found entity 1: EXE_stage_reg" {  } { { "../SRAM_Files/EXE_Reg.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/EXE_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../SRAM_Files/Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../SRAM_Files/Control_Unit.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/condition_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/condition_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Check " "Found entity 1: Condition_Check" {  } { { "../SRAM_Files/Condition_Check.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/Condition_Check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/arm_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/arm_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARMss " "Found entity 1: ARMss" {  } { { "../SRAM_Files/ARM_Processor.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362290 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(18) " "Verilog HDL warning at ALU.v(18): extended using \"x\" or \"z\"" {  } { { "../SRAM_Files/ALU.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ALU.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1685699362295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase iii - sram/sram_files/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../SRAM_Files/ALU.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.v 1 1 " "Found 1 design units, including 1 entities, in source file arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699362297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699362297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SR_cin ARM_Processor.v(64) " "Verilog HDL Implicit Net warning at ARM_Processor.v(64): created implicit net for \"SR_cin\"" {  } { { "../SRAM_Files/ARM_Processor.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699362297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SR_ov_in ARM_Processor.v(65) " "Verilog HDL Implicit Net warning at ARM_Processor.v(65): created implicit net for \"SR_ov_in\"" {  } { { "../SRAM_Files/ARM_Processor.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699362297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arm " "Elaborating entity \"arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685699363003 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 arm.v(187) " "Output port \"HEX0\" at arm.v(187) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 arm.v(188) " "Output port \"HEX1\" at arm.v(188) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 arm.v(189) " "Output port \"HEX2\" at arm.v(189) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 arm.v(190) " "Output port \"HEX3\" at arm.v(190) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 arm.v(191) " "Output port \"HEX4\" at arm.v(191) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 arm.v(192) " "Output port \"HEX5\" at arm.v(192) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 arm.v(193) " "Output port \"HEX6\" at arm.v(193) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 arm.v(194) " "Output port \"HEX7\" at arm.v(194) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG arm.v(196) " "Output port \"LEDG\" at arm.v(196) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR arm.v(197) " "Output port \"LEDR\" at arm.v(197) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR arm.v(206) " "Output port \"DRAM_ADDR\" at arm.v(206) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR arm.v(219) " "Output port \"FL_ADDR\" at arm.v(219) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR arm.v(234) " "Output port \"OTG_ADDR\" at arm.v(234) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R arm.v(276) " "Output port \"VGA_R\" at arm.v(276) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G arm.v(277) " "Output port \"VGA_G\" at arm.v(277) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B arm.v(278) " "Output port \"VGA_B\" at arm.v(278) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM arm.v(207) " "Output port \"DRAM_LDQM\" at arm.v(207) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM arm.v(208) " "Output port \"DRAM_UDQM\" at arm.v(208) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N arm.v(209) " "Output port \"DRAM_WE_N\" at arm.v(209) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N arm.v(210) " "Output port \"DRAM_CAS_N\" at arm.v(210) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N arm.v(211) " "Output port \"DRAM_RAS_N\" at arm.v(211) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N arm.v(212) " "Output port \"DRAM_CS_N\" at arm.v(212) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 arm.v(213) " "Output port \"DRAM_BA_0\" at arm.v(213) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 arm.v(214) " "Output port \"DRAM_BA_1\" at arm.v(214) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK arm.v(215) " "Output port \"DRAM_CLK\" at arm.v(215) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE arm.v(216) " "Output port \"DRAM_CKE\" at arm.v(216) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N arm.v(220) " "Output port \"FL_WE_N\" at arm.v(220) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N arm.v(221) " "Output port \"FL_RST_N\" at arm.v(221) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N arm.v(222) " "Output port \"FL_OE_N\" at arm.v(222) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N arm.v(223) " "Output port \"FL_CE_N\" at arm.v(223) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N arm.v(235) " "Output port \"OTG_CS_N\" at arm.v(235) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N arm.v(236) " "Output port \"OTG_RD_N\" at arm.v(236) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N arm.v(237) " "Output port \"OTG_WR_N\" at arm.v(237) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N arm.v(238) " "Output port \"OTG_RST_N\" at arm.v(238) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED arm.v(239) " "Output port \"OTG_FSPEED\" at arm.v(239) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED arm.v(240) " "Output port \"OTG_LSPEED\" at arm.v(240) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N arm.v(245) " "Output port \"OTG_DACK0_N\" at arm.v(245) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N arm.v(246) " "Output port \"OTG_DACK1_N\" at arm.v(246) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON arm.v(249) " "Output port \"LCD_ON\" at arm.v(249) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON arm.v(250) " "Output port \"LCD_BLON\" at arm.v(250) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW arm.v(251) " "Output port \"LCD_RW\" at arm.v(251) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN arm.v(252) " "Output port \"LCD_EN\" at arm.v(252) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS arm.v(253) " "Output port \"LCD_RS\" at arm.v(253) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO arm.v(269) " "Output port \"TDO\" at arm.v(269) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK arm.v(261) " "Output port \"I2C_SCLK\" at arm.v(261) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK arm.v(271) " "Output port \"VGA_CLK\" at arm.v(271) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS arm.v(272) " "Output port \"VGA_HS\" at arm.v(272) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS arm.v(273) " "Output port \"VGA_VS\" at arm.v(273) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK arm.v(274) " "Output port \"VGA_BLANK\" at arm.v(274) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC arm.v(275) " "Output port \"VGA_SYNC\" at arm.v(275) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363003 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD arm.v(281) " "Output port \"ENET_CMD\" at arm.v(281) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363018 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N arm.v(282) " "Output port \"ENET_CS_N\" at arm.v(282) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363018 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N arm.v(283) " "Output port \"ENET_WR_N\" at arm.v(283) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363018 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N arm.v(284) " "Output port \"ENET_RD_N\" at arm.v(284) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363018 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N arm.v(285) " "Output port \"ENET_RST_N\" at arm.v(285) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363018 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK arm.v(287) " "Output port \"ENET_CLK\" at arm.v(287) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363018 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT arm.v(292) " "Output port \"AUD_DACDAT\" at arm.v(292) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363018 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK arm.v(294) " "Output port \"AUD_XCK\" at arm.v(294) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363018 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET arm.v(299) " "Output port \"TD_RESET\" at arm.v(299) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685699363018 "|arm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARMss ARMss:ARMtest " "Elaborating entity \"ARMss\" for hierarchy \"ARMss:ARMtest\"" {  } { { "arm.v" "ARMtest" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363018 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SR_cin ARM_Processor.v(64) " "Verilog HDL or VHDL warning at ARM_Processor.v(64): object \"SR_cin\" assigned a value but never read" {  } { { "../SRAM_Files/ARM_Processor.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685699363018 "|arm|ARMss:ARMtest"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SR_ov_in ARM_Processor.v(65) " "Verilog HDL or VHDL warning at ARM_Processor.v(65): object \"SR_ov_in\" assigned a value but never read" {  } { { "../SRAM_Files/ARM_Processor.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685699363018 "|arm|ARMss:ARMtest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_stage ARMss:ARMtest\|IF_stage:IF " "Elaborating entity \"IF_stage\" for hierarchy \"ARMss:ARMtest\|IF_stage:IF\"" {  } { { "../SRAM_Files/ARM_Processor.v" "IF" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363050 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "IF_stage.v(26) " "Verilog HDL Case Statement warning at IF_stage.v(26): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../SRAM_Files/IF_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/IF_stage.v" 26 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1685699363050 "|arm|ARMss:ARMtest|IF_stage:IF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_stage_reg ARMss:ARMtest\|IF_stage_reg:IF_Reg " "Elaborating entity \"IF_stage_reg\" for hierarchy \"ARMss:ARMtest\|IF_stage_reg:IF_Reg\"" {  } { { "../SRAM_Files/ARM_Processor.v" "IF_Reg" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_stage ARMss:ARMtest\|ID_stage:ID " "Elaborating entity \"ID_stage\" for hierarchy \"ARMss:ARMtest\|ID_stage:ID\"" {  } { { "../SRAM_Files/ARM_Processor.v" "ID" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ARMss:ARMtest\|ID_stage:ID\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"ARMss:ARMtest\|ID_stage:ID\|RegisterFile:RF\"" {  } { { "../SRAM_Files/ID_stage.v" "RF" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ID_stage.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363065 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Reg_File.v(15) " "Verilog HDL Always Construct warning at Reg_File.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../SRAM_Files/Reg_File.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/Reg_File.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1685699363082 "|arm|ARMss:ARMtest|ID_stage:ID|RegisterFile:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check ARMss:ARMtest\|ID_stage:ID\|Condition_Check:Cond_check " "Elaborating entity \"Condition_Check\" for hierarchy \"ARMss:ARMtest\|ID_stage:ID\|Condition_Check:Cond_check\"" {  } { { "../SRAM_Files/ID_stage.v" "Cond_check" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ID_stage.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit ARMss:ARMtest\|ID_stage:ID\|Control_Unit:CU " "Elaborating entity \"Control_Unit\" for hierarchy \"ARMss:ARMtest\|ID_stage:ID\|Control_Unit:CU\"" {  } { { "../SRAM_Files/ID_stage.v" "CU" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ID_stage.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363113 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control_Unit.v(13) " "Verilog HDL Case Statement warning at Control_Unit.v(13): incomplete case statement has no default case item" {  } { { "../SRAM_Files/Control_Unit.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/Control_Unit.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1685699363113 "|arm|ARMss:ARMtest|ID_stage:ID|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control_Unit.v(10) " "Verilog HDL Case Statement warning at Control_Unit.v(10): incomplete case statement has no default case item" {  } { { "../SRAM_Files/Control_Unit.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/Control_Unit.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1685699363113 "|arm|ARMss:ARMtest|ID_stage:ID|Control_Unit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_stage_reg ARMss:ARMtest\|ID_stage_reg:ID_Reg " "Elaborating entity \"ID_stage_reg\" for hierarchy \"ARMss:ARMtest\|ID_stage_reg:ID_Reg\"" {  } { { "../SRAM_Files/ARM_Processor.v" "ID_Reg" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_stage ARMss:ARMtest\|EXE_stage:EXE " "Elaborating entity \"EXE_stage\" for hierarchy \"ARMss:ARMtest\|EXE_stage:EXE\"" {  } { { "../SRAM_Files/ARM_Processor.v" "EXE" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val2Gen ARMss:ARMtest\|EXE_stage:EXE\|Val2Gen:v2g " "Elaborating entity \"Val2Gen\" for hierarchy \"ARMss:ARMtest\|EXE_stage:EXE\|Val2Gen:v2g\"" {  } { { "../SRAM_Files/EXE_Stage.v" "v2g" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/EXE_Stage.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ARMss:ARMtest\|EXE_stage:EXE\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ARMss:ARMtest\|EXE_stage:EXE\|ALU:alu\"" {  } { { "../SRAM_Files/EXE_Stage.v" "alu" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/EXE_Stage.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363144 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neg_in ALU.v(9) " "Verilog HDL or VHDL warning at ALU.v(9): object \"neg_in\" assigned a value but never read" {  } { { "../SRAM_Files/ALU.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ALU.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685699363144 "|arm|ARMss:ARMtest|EXE_stage:EXE|ALU:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zer_in ALU.v(9) " "Verilog HDL or VHDL warning at ALU.v(9): object \"zer_in\" assigned a value but never read" {  } { { "../SRAM_Files/ALU.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ALU.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685699363144 "|arm|ARMss:ARMtest|EXE_stage:EXE|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin ALU.v(19) " "Verilog HDL Always Construct warning at ALU.v(19): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../SRAM_Files/ALU.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ALU.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685699363144 "|arm|ARMss:ARMtest|EXE_stage:EXE|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ov_in ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"ov_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../SRAM_Files/ALU.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685699363144 "|arm|ARMss:ARMtest|EXE_stage:EXE|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin ALU.v(29) " "Verilog HDL Always Construct warning at ALU.v(29): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../SRAM_Files/ALU.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ALU.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685699363144 "|arm|ARMss:ARMtest|EXE_stage:EXE|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin ALU.v(37) " "Verilog HDL Always Construct warning at ALU.v(37): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../SRAM_Files/ALU.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ALU.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685699363144 "|arm|ARMss:ARMtest|EXE_stage:EXE|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_stage_reg ARMss:ARMtest\|EXE_stage_reg:EXE_Reg " "Elaborating entity \"EXE_stage_reg\" for hierarchy \"ARMss:ARMtest\|EXE_stage_reg:EXE_Reg\"" {  } { { "../SRAM_Files/ARM_Processor.v" "EXE_Reg" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_stage ARMss:ARMtest\|MEM_stage:MEM " "Elaborating entity \"MEM_stage\" for hierarchy \"ARMss:ARMtest\|MEM_stage:MEM\"" {  } { { "../SRAM_Files/ARM_Processor.v" "MEM" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU " "Elaborating entity \"SRAM_Controller\" for hierarchy \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\"" {  } { { "../SRAM_Files/MEM_Stage.v" "SRAM_CU" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/MEM_Stage.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363175 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(51) " "Verilog HDL Always Construct warning at SRAM_Controller.v(51): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685699363175 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(55) " "Verilog HDL Always Construct warning at SRAM_Controller.v(55): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685699363175 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(59) " "Verilog HDL Always Construct warning at SRAM_Controller.v(59): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685699363175 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(62) " "Verilog HDL Always Construct warning at SRAM_Controller.v(62): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685699363175 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_DQ SRAM_Controller.v(63) " "Verilog HDL Always Construct warning at SRAM_Controller.v(63): variable \"SRAM_DQ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685699363175 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_DQ SRAM_Controller.v(66) " "Verilog HDL Always Construct warning at SRAM_Controller.v(66): variable \"SRAM_DQ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685699363175 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SRAM_Controller.v(49) " "Verilog HDL Case Statement warning at SRAM_Controller.v(49): incomplete case statement has no default case item" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1685699363175 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SRAM_Controller.v(49) " "Verilog HDL Case Statement information at SRAM_Controller.v(49): all case item expressions in this case statement are onehot" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 49 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1685699363175 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readLSB SRAM_Controller.v(47) " "Verilog HDL Always Construct warning at SRAM_Controller.v(47): inferring latch(es) for variable \"readLSB\", which holds its previous value in one or more paths through the always construct" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1685699363175 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readMSB SRAM_Controller.v(47) " "Verilog HDL Always Construct warning at SRAM_Controller.v(47): inferring latch(es) for variable \"readMSB\", which holds its previous value in one or more paths through the always construct" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1685699363175 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMSB\[0\] SRAM_Controller.v(47) " "Inferred latch for \"readMSB\[0\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMSB\[1\] SRAM_Controller.v(47) " "Inferred latch for \"readMSB\[1\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMSB\[2\] SRAM_Controller.v(47) " "Inferred latch for \"readMSB\[2\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMSB\[3\] SRAM_Controller.v(47) " "Inferred latch for \"readMSB\[3\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMSB\[4\] SRAM_Controller.v(47) " "Inferred latch for \"readMSB\[4\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMSB\[5\] SRAM_Controller.v(47) " "Inferred latch for \"readMSB\[5\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMSB\[6\] SRAM_Controller.v(47) " "Inferred latch for \"readMSB\[6\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMSB\[7\] SRAM_Controller.v(47) " "Inferred latch for \"readMSB\[7\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMSB\[8\] SRAM_Controller.v(47) " "Inferred latch for \"readMSB\[8\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMSB\[9\] SRAM_Controller.v(47) " "Inferred latch for \"readMSB\[9\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMSB\[10\] SRAM_Controller.v(47) " "Inferred latch for \"readMSB\[10\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMSB\[11\] SRAM_Controller.v(47) " "Inferred latch for \"readMSB\[11\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMSB\[12\] SRAM_Controller.v(47) " "Inferred latch for \"readMSB\[12\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMSB\[13\] SRAM_Controller.v(47) " "Inferred latch for \"readMSB\[13\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMSB\[14\] SRAM_Controller.v(47) " "Inferred latch for \"readMSB\[14\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMSB\[15\] SRAM_Controller.v(47) " "Inferred latch for \"readMSB\[15\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readLSB\[0\] SRAM_Controller.v(47) " "Inferred latch for \"readLSB\[0\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readLSB\[1\] SRAM_Controller.v(47) " "Inferred latch for \"readLSB\[1\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readLSB\[2\] SRAM_Controller.v(47) " "Inferred latch for \"readLSB\[2\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readLSB\[3\] SRAM_Controller.v(47) " "Inferred latch for \"readLSB\[3\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readLSB\[4\] SRAM_Controller.v(47) " "Inferred latch for \"readLSB\[4\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readLSB\[5\] SRAM_Controller.v(47) " "Inferred latch for \"readLSB\[5\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readLSB\[6\] SRAM_Controller.v(47) " "Inferred latch for \"readLSB\[6\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readLSB\[7\] SRAM_Controller.v(47) " "Inferred latch for \"readLSB\[7\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readLSB\[8\] SRAM_Controller.v(47) " "Inferred latch for \"readLSB\[8\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readLSB\[9\] SRAM_Controller.v(47) " "Inferred latch for \"readLSB\[9\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readLSB\[10\] SRAM_Controller.v(47) " "Inferred latch for \"readLSB\[10\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readLSB\[11\] SRAM_Controller.v(47) " "Inferred latch for \"readLSB\[11\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readLSB\[12\] SRAM_Controller.v(47) " "Inferred latch for \"readLSB\[12\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readLSB\[13\] SRAM_Controller.v(47) " "Inferred latch for \"readLSB\[13\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readLSB\[14\] SRAM_Controller.v(47) " "Inferred latch for \"readLSB\[14\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readLSB\[15\] SRAM_Controller.v(47) " "Inferred latch for \"readLSB\[15\]\" at SRAM_Controller.v(47)" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685699363182 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_stage_reg ARMss:ARMtest\|MEM_stage_reg:MEM_Reg " "Elaborating entity \"MEM_stage_reg\" for hierarchy \"ARMss:ARMtest\|MEM_stage_reg:MEM_Reg\"" {  } { { "../SRAM_Files/ARM_Processor.v" "MEM_Reg" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_stage ARMss:ARMtest\|WB_stage:WB " "Elaborating entity \"WB_stage\" for hierarchy \"ARMss:ARMtest\|WB_stage:WB\"" {  } { { "../SRAM_Files/ARM_Processor.v" "WB" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_register ARMss:ARMtest\|status_register:SR " "Elaborating entity \"status_register\" for hierarchy \"ARMss:ARMtest\|status_register:SR\"" {  } { { "../SRAM_Files/ARM_Processor.v" "SR" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_Detection_Unit ARMss:ARMtest\|hazard_Detection_Unit:HU " "Elaborating entity \"hazard_Detection_Unit\" for hierarchy \"ARMss:ARMtest\|hazard_Detection_Unit:HU\"" {  } { { "../SRAM_Files/ARM_Processor.v" "HU" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_unit ARMss:ARMtest\|Forwarding_unit:FU " "Elaborating entity \"Forwarding_unit\" for hierarchy \"ARMss:ARMtest\|Forwarding_unit:FU\"" {  } { { "../SRAM_Files/ARM_Processor.v" "FU" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ARM_Processor.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685699363207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cv14 " "Found entity 1: altsyncram_cv14" {  } { { "db/altsyncram_cv14.tdf" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/db/altsyncram_cv14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699364760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699364760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kjq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kjq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kjq1 " "Found entity 1: altsyncram_kjq1" {  } { { "db/altsyncram_kjq1.tdf" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/db/altsyncram_kjq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699364823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699364823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7oc " "Found entity 1: mux_7oc" {  } { { "db/mux_7oc.tdf" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/db/mux_7oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699364949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699364949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699365027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699365027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fdi " "Found entity 1: cntr_fdi" {  } { { "db/cntr_fdi.tdf" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/db/cntr_fdi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699365121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699365121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Found entity 1: cmpr_ccc" {  } { { "db/cmpr_ccc.tdf" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699365168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699365168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m4j " "Found entity 1: cntr_m4j" {  } { { "db/cntr_m4j.tdf" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/db/cntr_m4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699365231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699365231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/db/cntr_qbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699365341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699365341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699365388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699365388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699365450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699365450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685699365498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685699365498 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699365624 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[31\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[31\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[30\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[30\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[29\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[29\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[28\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[28\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[27\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[27\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[26\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[26\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[25\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[25\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[24\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[24\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[23\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[23\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[22\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[22\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[21\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[21\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[20\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[20\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[19\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[19\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[18\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[18\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[17\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[17\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[16\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[16\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[15\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[15\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[14\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[14\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[13\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[13\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[12\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[12\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[11\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[11\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[10\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[10\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[9\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[9\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[8\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[8\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[7\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[7\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[6\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[6\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[5\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[5\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[4\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[4\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[3\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[3\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[2\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[2\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[1\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[1\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[0\] " "Converted tri-state buffer \"ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ReadData\[0\]\" feeding internal logic into a wire" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685699366063 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1685699366063 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 260 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[0\] " "Bidir \"ENET_DATA\[0\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[1\] " "Bidir \"ENET_DATA\[1\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[2\] " "Bidir \"ENET_DATA\[2\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[3\] " "Bidir \"ENET_DATA\[3\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[4\] " "Bidir \"ENET_DATA\[4\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[5\] " "Bidir \"ENET_DATA\[5\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[6\] " "Bidir \"ENET_DATA\[6\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[7\] " "Bidir \"ENET_DATA\[7\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[8\] " "Bidir \"ENET_DATA\[8\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[9\] " "Bidir \"ENET_DATA\[9\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[10\] " "Bidir \"ENET_DATA\[10\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[11\] " "Bidir \"ENET_DATA\[11\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[12\] " "Bidir \"ENET_DATA\[12\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[13\] " "Bidir \"ENET_DATA\[13\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[14\] " "Bidir \"ENET_DATA\[14\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[15\] " "Bidir \"ENET_DATA\[15\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 289 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 293 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685699367121 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1685699367121 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../SRAM_Files/Reg_File.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/Reg_File.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1685699367153 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1685699367153 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED GND " "Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_LSPEED GND " "Pin \"OTG_LSPEED\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|OTG_LSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Pin \"VGA_BLANK\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 294 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET GND " "Pin \"TD_RESET\" is stuck at GND" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685699368012 "|arm|TD_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1685699368012 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1685699370136 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/output_files/arm.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/output_files/arm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1685699370262 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 391 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 391 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1685699370843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685699370906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699370906 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "44 " "Design contains 44 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 181 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 243 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 266 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 267 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 268 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 263 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 264 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 290 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 298 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699371424 "|arm|TD_CLK27"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1685699371424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6571 " "Implemented 6571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685699371424 ""} { "Info" "ICUT_CUT_TM_OPINS" "216 " "Implemented 216 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685699371424 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "156 " "Implemented 156 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1685699371424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6017 " "Implemented 6017 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685699371424 ""} { "Info" "ICUT_CUT_TM_RAMS" "131 " "Implemented 131 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1685699371424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685699371424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 498 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 498 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685699371471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 13:19:31 2023 " "Processing ended: Fri Jun 02 13:19:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685699371471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685699371471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685699371471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685699371471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685699372444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685699372444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 13:19:32 2023 " "Processing started: Fri Jun 02 13:19:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685699372444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685699372444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off arm -c arm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off arm -c arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685699372444 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685699372507 ""}
{ "Info" "0" "" "Project  = arm" {  } {  } 0 0 "Project  = arm" 0 0 "Fitter" 0 0 1685699372507 ""}
{ "Info" "0" "" "Revision = arm" {  } {  } 0 0 "Revision = arm" 0 0 "Fitter" 0 0 1685699372507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685699372774 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "arm EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"arm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685699372805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685699372820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685699372820 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685699373107 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685699373122 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1685699373530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1685699373530 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1685699373530 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 13317 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685699373546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 13318 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685699373546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 13319 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685699373546 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1685699373546 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1685699373562 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 418 " "No exact pin location assignment(s) for 1 pins of 418 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TD_CLK27 " "Pin TD_CLK27 not assigned to an exact location on the device" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 300 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685699373719 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1685699373719 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1685699374056 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1685699374072 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1685699374072 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1685699374072 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1685699374072 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "arm.sdc " "Synopsys Design Constraints File file not found: 'arm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685699374107 ""}
{ "Warning" "WSTA_SCC_LOOP" "40 " "Found combinational loop of 40 nodes" { { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|src2\[2\]~4\|combout " "Node \"ARMtest\|ID\|src2\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~2\|datad " "Node \"ARMtest\|HU\|always0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~2\|combout " "Node \"ARMtest\|HU\|always0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~3\|datac " "Node \"ARMtest\|HU\|always0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~3\|combout " "Node \"ARMtest\|HU\|always0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|hazard~12\|datab " "Node \"ARMtest\|HU\|hazard~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|hazard~12\|combout " "Node \"ARMtest\|HU\|hazard~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|hazard~13\|datac " "Node \"ARMtest\|HU\|hazard~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|hazard~13\|combout " "Node \"ARMtest\|HU\|hazard~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|MEM_W_EN~1\|datab " "Node \"ARMtest\|ID\|MEM_W_EN~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|MEM_W_EN~1\|combout " "Node \"ARMtest\|ID\|MEM_W_EN~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|Equal1~0\|dataa " "Node \"ARMtest\|HU\|Equal1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|Equal1~0\|combout " "Node \"ARMtest\|HU\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~0\|dataa " "Node \"ARMtest\|HU\|always0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~0\|combout " "Node \"ARMtest\|HU\|always0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|hazard~5\|datac " "Node \"ARMtest\|HU\|hazard~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|hazard~5\|combout " "Node \"ARMtest\|HU\|hazard~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|hazard~13\|dataa " "Node \"ARMtest\|HU\|hazard~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|hazard~12\|datad " "Node \"ARMtest\|HU\|hazard~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|Equal1~1\|dataa " "Node \"ARMtest\|HU\|Equal1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|Equal1~1\|combout " "Node \"ARMtest\|HU\|Equal1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~0\|datab " "Node \"ARMtest\|HU\|always0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|Equal1~2\|dataa " "Node \"ARMtest\|HU\|Equal1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|Equal1~2\|combout " "Node \"ARMtest\|HU\|Equal1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~0\|datac " "Node \"ARMtest\|HU\|always0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|Equal1~3\|dataa " "Node \"ARMtest\|HU\|Equal1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|Equal1~3\|combout " "Node \"ARMtest\|HU\|Equal1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~0\|datad " "Node \"ARMtest\|HU\|always0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|src2\[3\]~3\|datad " "Node \"ARMtest\|ID\|src2\[3\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|src2\[3\]~3\|combout " "Node \"ARMtest\|ID\|src2\[3\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~2\|datac " "Node \"ARMtest\|HU\|always0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|src2\[2\]~4\|datad " "Node \"ARMtest\|ID\|src2\[2\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|src2\[0\]~2\|datad " "Node \"ARMtest\|ID\|src2\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|src2\[0\]~2\|combout " "Node \"ARMtest\|ID\|src2\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~1\|datad " "Node \"ARMtest\|HU\|always0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~1\|combout " "Node \"ARMtest\|HU\|always0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~3\|datab " "Node \"ARMtest\|HU\|always0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|src2\[1\]~1\|datad " "Node \"ARMtest\|ID\|src2\[1\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|src2\[1\]~1\|combout " "Node \"ARMtest\|ID\|src2\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~1\|datac " "Node \"ARMtest\|HU\|always0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699374107 ""}  } { { "../SRAM_Files/ID_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ID_stage.v" 20 -1 0 } } { "../SRAM_Files/hazard_Detection_Unit.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/hazard_Detection_Unit.v" 13 -1 0 } } { "../SRAM_Files/ID_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ID_stage.v" 13 -1 0 } } { "../SRAM_Files/hazard_Detection_Unit.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/hazard_Detection_Unit.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1685699374107 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685699374119 "|arm|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read2 " "Node: ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685699374119 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU|ps.read2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read3 " "Node: ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685699374119 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU|ps.read3"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1685699374150 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1685699374150 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1685699374150 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1685699374150 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1685699374150 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""}  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 180 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 533 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685699374323 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""}  } { { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 4685 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685699374323 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read2  " "Automatically promoted node ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|SRAM_ADDR\[0\] " "Destination node ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|SRAM_ADDR\[0\]" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 11 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU|SRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 1090 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read3 " "Destination node ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read3" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 21 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU|ps.read3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 1117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1685699374323 ""}  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 21 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU|ps.read2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 1116 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685699374323 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read3  " "Automatically promoted node ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|SRAM_ADDR~0 " "Destination node ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|SRAM_ADDR~0" {  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 11 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU|SRAM_ADDR~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 2197 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ns~0 " "Destination node ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ns~0" {  } { { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU|ns~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 2536 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1685699374323 ""}  } { { "../SRAM_Files/SRAM_Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/SRAM_Controller.v" 21 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU|ps.read3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 1117 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685699374323 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node SW\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[128\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[128\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/quartus13/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[128] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 6899 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[128\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[128\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/quartus13/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[128] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 7029 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1\|holdff " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1\|holdff" {  } { { "sld_mbpmg.vhd" "" { Text "c:/quartus13/quartus/libraries/megafunctions/sld_mbpmg.vhd" 312 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|holdff } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 8133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1\|p_match_out~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1\|p_match_out~0" {  } { { "sld_mbpmg.vhd" "" { Text "c:/quartus13/quartus/libraries/megafunctions/sld_mbpmg.vhd" 314 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|p_match_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 9625 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1\|p_match_out~1 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1\|p_match_out~1" {  } { { "sld_mbpmg.vhd" "" { Text "c:/quartus13/quartus/libraries/megafunctions/sld_mbpmg.vhd" 314 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|p_match_out~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 9626 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1685699374323 ""}  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 185 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685699374323 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/quartus13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 9072 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/quartus13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 5323 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685699374323 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1685699374323 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/quartus13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 6750 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685699374323 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685699374339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 5004 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685699374339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/quartus13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 8937 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685699374339 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1685699374339 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 4800 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685699374339 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685699374339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 4903 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685699374339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 4904 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685699374339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 5005 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685699374339 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1685699374339 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 4709 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685699374339 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685699374731 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685699374731 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685699374731 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685699374731 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685699374746 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685699374746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685699374746 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685699374746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685699374762 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1685699374762 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685699374762 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1685699374825 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1685699374825 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1685699374825 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 62 2 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685699374825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 62 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685699374825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 56 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685699374825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 28 30 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685699374825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 54 11 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 54 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685699374825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 51 8 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 51 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685699374825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 58 0 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 58 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685699374825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 53 3 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 53 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685699374825 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1685699374825 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1685699374825 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1685699374950 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1685699374950 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1685699374950 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1685699374950 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1685699374950 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1685699374950 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1685699374950 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1685699374950 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1685699374950 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685699374950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685699375814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685699376457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685699376488 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685699377416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685699377416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685699377841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1685699379590 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685699379590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685699380108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1685699380108 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1685699380108 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685699380108 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1685699380249 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685699380265 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "371 " "Found 371 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685699380328 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1685699380328 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685699380563 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685699380798 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685699381065 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685699381442 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1685699381504 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1685699381708 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "140 " "Following 140 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 205 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 218 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 218 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 218 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 218 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 218 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 218 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 218 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 218 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 233 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 248 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 248 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 248 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 248 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 248 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 248 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 248 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 248 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 260 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 575 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 280 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 289 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 591 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 291 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 593 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 293 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 595 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 469 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 302 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/arm.v" 303 0 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1685699381708 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1685699381708 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1685699381724 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/output_files/arm.fit.smsg " "Generated suppressed messages file C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/output_files/arm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685699382148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5852 " "Peak virtual memory: 5852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685699383058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 13:19:43 2023 " "Processing ended: Fri Jun 02 13:19:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685699383058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685699383058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685699383058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685699383058 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685699383947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685699383947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 13:19:43 2023 " "Processing started: Fri Jun 02 13:19:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685699383947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685699383947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off arm -c arm " "Command: quartus_asm --read_settings_files=off --write_settings_files=off arm -c arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685699383947 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1685699386253 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685699386284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685699386677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 13:19:46 2023 " "Processing ended: Fri Jun 02 13:19:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685699386677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685699386677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685699386677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685699386677 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1685699387272 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685699387664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685699387664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 13:19:47 2023 " "Processing started: Fri Jun 02 13:19:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685699387664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685699387664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta arm -c arm " "Command: quartus_sta arm -c arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685699387664 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1685699387727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1685699387947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1685699387962 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1685699387962 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1685699388182 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1685699388229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1685699388229 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1685699388229 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1685699388229 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "arm.sdc " "Synopsys Design Constraints File file not found: 'arm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1685699388261 ""}
{ "Warning" "WSTA_SCC_LOOP" "40 " "Found combinational loop of 40 nodes" { { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|src2\[0\]~2\|combout " "Node \"ARMtest\|ID\|src2\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~1\|datac " "Node \"ARMtest\|HU\|always0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~1\|combout " "Node \"ARMtest\|HU\|always0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~3\|datac " "Node \"ARMtest\|HU\|always0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~3\|combout " "Node \"ARMtest\|HU\|always0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|hazard~12\|datab " "Node \"ARMtest\|HU\|hazard~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|hazard~12\|combout " "Node \"ARMtest\|HU\|hazard~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|hazard~13\|dataa " "Node \"ARMtest\|HU\|hazard~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|hazard~13\|combout " "Node \"ARMtest\|HU\|hazard~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|MEM_W_EN~1\|datab " "Node \"ARMtest\|ID\|MEM_W_EN~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|MEM_W_EN~1\|combout " "Node \"ARMtest\|ID\|MEM_W_EN~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|src2\[3\]~3\|datab " "Node \"ARMtest\|ID\|src2\[3\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|src2\[3\]~3\|combout " "Node \"ARMtest\|ID\|src2\[3\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~2\|dataa " "Node \"ARMtest\|HU\|always0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~2\|combout " "Node \"ARMtest\|HU\|always0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~3\|dataa " "Node \"ARMtest\|HU\|always0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|src2\[2\]~4\|datab " "Node \"ARMtest\|ID\|src2\[2\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|src2\[2\]~4\|combout " "Node \"ARMtest\|ID\|src2\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~2\|datad " "Node \"ARMtest\|HU\|always0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|src2\[1\]~1\|datab " "Node \"ARMtest\|ID\|src2\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|src2\[1\]~1\|combout " "Node \"ARMtest\|ID\|src2\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~1\|dataa " "Node \"ARMtest\|HU\|always0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|ID\|src2\[0\]~2\|datab " "Node \"ARMtest\|ID\|src2\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|Equal1~1\|datab " "Node \"ARMtest\|HU\|Equal1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|Equal1~1\|combout " "Node \"ARMtest\|HU\|Equal1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~0\|dataa " "Node \"ARMtest\|HU\|always0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~0\|combout " "Node \"ARMtest\|HU\|always0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|hazard~12\|dataa " "Node \"ARMtest\|HU\|hazard~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|hazard~5\|datad " "Node \"ARMtest\|HU\|hazard~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|hazard~5\|combout " "Node \"ARMtest\|HU\|hazard~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|hazard~13\|datac " "Node \"ARMtest\|HU\|hazard~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|Equal1~2\|datab " "Node \"ARMtest\|HU\|Equal1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|Equal1~2\|combout " "Node \"ARMtest\|HU\|Equal1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~0\|datab " "Node \"ARMtest\|HU\|always0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|Equal1~0\|datab " "Node \"ARMtest\|HU\|Equal1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|Equal1~0\|combout " "Node \"ARMtest\|HU\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~0\|datac " "Node \"ARMtest\|HU\|always0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|Equal1~3\|datab " "Node \"ARMtest\|HU\|Equal1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|Equal1~3\|combout " "Node \"ARMtest\|HU\|Equal1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""} { "Warning" "WSTA_SCC_NODE" "ARMtest\|HU\|always0~0\|datad " "Node \"ARMtest\|HU\|always0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699388261 ""}  } { { "../SRAM_Files/ID_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ID_stage.v" 20 -1 0 } } { "../SRAM_Files/hazard_Detection_Unit.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/hazard_Detection_Unit.v" 13 -1 0 } } { "../SRAM_Files/ID_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ID_stage.v" 13 -1 0 } } { "../SRAM_Files/hazard_Detection_Unit.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/hazard_Detection_Unit.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1685699388261 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1685699388276 "|arm|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read2 " "Node: ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1685699388276 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU|ps.read2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read3 " "Node: ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1685699388276 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU|ps.read3"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1685699388292 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1685699388308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699388308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699388323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699388323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699388323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699388323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685699388323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685699388323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685699388323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685699388323 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1685699388355 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1685699388355 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1685699388465 "|arm|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read2 " "Node: ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1685699388465 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU|ps.read2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read3 " "Node: ARMss:ARMtest\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1685699388465 "|arm|ARMss:ARMtest|MEM_stage:MEM|SRAM_Controller:SRAM_CU|ps.read3"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699388480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699388480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699388480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699388496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685699388496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685699388496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685699388496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685699388496 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1685699388496 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1685699388527 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1685699388527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685699388621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 13:19:48 2023 " "Processing ended: Fri Jun 02 13:19:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685699388621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685699388621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685699388621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685699388621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685699389469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685699389469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 13:19:49 2023 " "Processing started: Fri Jun 02 13:19:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685699389469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685699389469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off arm -c arm " "Command: quartus_eda --read_settings_files=off --write_settings_files=off arm -c arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685699389469 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "arm.vo\", \"arm_fast.vo arm_v.sdo arm_v_fast.sdo C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/simulation/modelsim/ simulation " "Generated files \"arm.vo\", \"arm_fast.vo\", \"arm_v.sdo\" and \"arm_v_fast.sdo\" in directory \"C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Synthesis/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1685699396561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685699396714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 13:19:56 2023 " "Processing ended: Fri Jun 02 13:19:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685699396714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685699396714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685699396714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685699396714 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 608 s " "Quartus II Full Compilation was successful. 0 errors, 608 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685699397404 ""}
