<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="divided4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Divided4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Divided4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Divided4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Divided4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Divided4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Divided4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Divided4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Divided4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Divided4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Divided4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Divided4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Divided4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Divided4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Divided4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Divided4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Divided4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Divided4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Divided4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Divided4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Divided4_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Divided4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Divided4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Divided4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Divided4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Divided4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Divided4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Divided4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Divided4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Divided4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Divided4_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Divided4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Divided4_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Divided4_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Divided4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="test2Divided4.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="testDivided4.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1606844722" xil_pn:in_ck="-1910925666275028923" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1606844722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Divided4.v"/>
      <outfile xil_pn:name="test2Divided4.v"/>
      <outfile xil_pn:name="testDivided4.v"/>
    </transform>
    <transform xil_pn:end_ts="1606839910" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7645149364548173009" xil_pn:start_ts="1606839910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606839910" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7664337152096739987" xil_pn:start_ts="1606839910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606844388" xil_pn:in_ck="7486198131430757290" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7374469481963441485" xil_pn:start_ts="1606844388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ClockGeneratore.v"/>
      <outfile xil_pn:name="ipcore_dir/FIFO.ngc"/>
      <outfile xil_pn:name="ipcore_dir/FIFO.v"/>
    </transform>
    <transform xil_pn:end_ts="1606844722" xil_pn:in_ck="8457213195681568935" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1606844722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Divided4.v"/>
      <outfile xil_pn:name="ipcore_dir/ClockGeneratore.v"/>
      <outfile xil_pn:name="ipcore_dir/FIFO.v"/>
      <outfile xil_pn:name="test2Divided4.v"/>
      <outfile xil_pn:name="testDivided4.v"/>
    </transform>
    <transform xil_pn:end_ts="1606844723" xil_pn:in_ck="8457213195681568935" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="8499606024003363967" xil_pn:start_ts="1606844722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="test2Divided4.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1606839681" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1086740756732107483" xil_pn:start_ts="1606839681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606844137" xil_pn:in_ck="7486198131430757290" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7374469481963441485" xil_pn:start_ts="1606844137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ClockGeneratore.v"/>
      <outfile xil_pn:name="ipcore_dir/FIFO.ngc"/>
      <outfile xil_pn:name="ipcore_dir/FIFO.v"/>
    </transform>
    <transform xil_pn:end_ts="1606838690" xil_pn:in_ck="7149006791527088936" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1606838690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606839681" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3572477195316906403" xil_pn:start_ts="1606839681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606839681" xil_pn:in_ck="7149006791527088936" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1606839681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606839681" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2069513279793696489" xil_pn:start_ts="1606839681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606845210" xil_pn:in_ck="8870330974932070771" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7774381638366949589" xil_pn:start_ts="1606845197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Divided4.lso"/>
      <outfile xil_pn:name="Divided4.ngc"/>
      <outfile xil_pn:name="Divided4.ngr"/>
      <outfile xil_pn:name="Divided4.prj"/>
      <outfile xil_pn:name="Divided4.stx"/>
      <outfile xil_pn:name="Divided4.syr"/>
      <outfile xil_pn:name="Divided4.xst"/>
      <outfile xil_pn:name="Divided4_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1606839694" xil_pn:in_ck="8646015252626410739" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892179174762543" xil_pn:start_ts="1606839694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606845219" xil_pn:in_ck="-8649837100194002036" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5215379860017490194" xil_pn:start_ts="1606845210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Divided4.bld"/>
      <outfile xil_pn:name="Divided4.ngd"/>
      <outfile xil_pn:name="Divided4_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1606845234" xil_pn:in_ck="3603307660710082612" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="304711778406361947" xil_pn:start_ts="1606845219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Divided4.pcf"/>
      <outfile xil_pn:name="Divided4_map.map"/>
      <outfile xil_pn:name="Divided4_map.mrp"/>
      <outfile xil_pn:name="Divided4_map.ncd"/>
      <outfile xil_pn:name="Divided4_map.ngm"/>
      <outfile xil_pn:name="Divided4_map.xrpt"/>
      <outfile xil_pn:name="Divided4_summary.xml"/>
      <outfile xil_pn:name="Divided4_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1606845253" xil_pn:in_ck="-5380607990085762739" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-5189723633469429705" xil_pn:start_ts="1606845234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Divided4.ncd"/>
      <outfile xil_pn:name="Divided4.pad"/>
      <outfile xil_pn:name="Divided4.par"/>
      <outfile xil_pn:name="Divided4.ptwx"/>
      <outfile xil_pn:name="Divided4.unroutes"/>
      <outfile xil_pn:name="Divided4.xpi"/>
      <outfile xil_pn:name="Divided4_pad.csv"/>
      <outfile xil_pn:name="Divided4_pad.txt"/>
      <outfile xil_pn:name="Divided4_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1606845253" xil_pn:in_ck="3603307660710082480" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1606845246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Divided4.twr"/>
      <outfile xil_pn:name="Divided4.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
