782|10000|Public
2500|$|The most {{commonly}} used FET is the MOSFET. The CMOS (<b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor)</b> process technology {{is the basis for}} modern digital integrated circuits. This process technology uses an arrangement where the (usually [...] "enhancement-mode") p-channel MOSFET and n-channel MOSFET are connected in series such that when one is ON, the other is OFF.|$|E
50|$|Low Voltage <b>Complementary</b> <b>Metal</b> <b>Oxide</b> <b>Semiconductor</b> (LVCMOS) is a {{low voltage}} class of CMOS {{technology}} integrated circuits.|$|E
50|$|The {{on-board}} camera (CAM) {{is based}} on a colour <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor</b> (CMOS) sensor and an instrument control unit.|$|E
40|$|The {{design and}} test of three prototypes of the CERN and Rio Current- mode Amplifier (CARIOCA) {{front-end}} chips for the LHCb muon wire chambers was presented. These prototypes included {{positive and negative}} pre-amplifier, differential shaper, differential discriminator and LVDS driver currents, designed in 0. 25 mum <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductors</b> (CMOS) radiation tolerant technology. The measured characteristics satisfied the requirements for operation in the LHCb muon systems. (Edited abstract) 6 Refs. [...] - 7 [...] - A...|$|R
40|$|AbstractBeam {{profiles}} {{are commonly}} measured with <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductors</b> (CMOS) or charge coupled devices (CCD). The devices are fast and reliable but expensive. By {{making use of}} the fact that the Bayer-filter in commercial webcams is transparent in the near infra-red (> 800 nm) and their CCD chips are sensitive up to about 1100 nm, we demonstrate a cheap and simple way to measure laser beam profiles with a resolution down to around ± 1 μm, which is close to the resolution of the knife-edge technique...|$|R
40|$|The initial results {{obtained}} from the <b>Complementary</b> <b>Metal</b> <b>Oxide</b> <b>Semiconductors</b> Radiation Effects Measurement experiment are presented. Predictions of radiation damage to C-MOS devices are based on standard environment models and computational techniques. A comparison of the shifts in CMOS threshold potentials, that is, those measured in space to those {{obtained from the}} on the ground simulation experiment with Co 60, indicated that the measured space damage is greater than predicted {{by a factor of}} two for shields thicker than 100 mils (2. 54 mm), but agrees well with predictions for the thinner shields...|$|R
50|$|Built with <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor</b> (CMOS) technology, the IBM 386SLC had a 161-square {{millimeter}} die. It {{was available}} with clock speeds of 16, 20, and 25 MHz. The 25 MHz model produced only 2.5 watts of dissipated power, making it specially {{well suited for}} laptops and other portable devices.|$|E
5000|$|The most {{commonly}} used FET is the MOSFET. The CMOS (<b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor)</b> process technology {{is the basis for}} modern digital integrated circuits. This process technology uses an arrangement where the (usually [...] "enhancement-mode") p-channel MOSFET and n-channel MOSFET are connected in series such that when one is ON, the other is OFF.|$|E
50|$|There {{are several}} logic {{families}} with different characteristics (power consumption, speed, cost, size) such as: RDL (resistor-diode logic), RTL (resistor-transistor logic), DTL (diode-transistor logic), TTL (transistor-transistor logic) and CMOS (<b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor).</b> There are also sub-variants, e.g. standard CMOS logic vs. advanced types using still CMOS technology, {{but with some}} optimizations for avoiding loss of speed due to slower PMOS transistors.|$|E
30|$|On {{the other}} hand, Sharp {{followed}} a demand approach when it translated the customer’s {{desire for a}} more powerful and sleek electronic calculator into a set of specific R&D projects for a thinner, lower powered, easy-to-read display. These R&D projects included research in LCDs and in low-powered <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductors</b> (CMOS). Sharp was quick to identify the liquid crystal display as a promising technology, {{and the fact that}} the technology was still considered exotic was not a deterrent. Instead, Sharp saw LCDs as a way to solve specific technical problems and change the rules of competition in the marketplace.|$|R
40|$|This paper {{presents}} an efficient, low power, fast-response Carbon NanoTube Field Effect Transistor (CNTFET) based comparator and shows the simulation {{results for the}} basic performance parameters for it. Due to the properties of Carbon Nanotube (CNT) the CNTFET devices show faster performance as {{compared to that of}} <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductors</b> (CMOS) devices. And hence CNTFET based comparator has to show much more improved performance compared to comparator design using CMOS. The performances such as delay, power and the transient results of the CNTFET comparator simulation are much more efficient. Both comparators are simulated in CADENCE...|$|R
40|$|We {{explore the}} {{effectiveness}} of tin (Sn), by alloying it with silicon, to use SiSn as a channel material to extend the performance of silicon based <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductors.</b> Our density functional theory based simulation shows that incorporation of tin reduces the band gap of Si(Sn). We fabricated our device with SiSn channel material using a low cost and scalable thermal diffusion process of tin into silicon. Our high-κ/metal gate based multi-gate-field-effect-transistors using SiSn as channel material show performance enhancement, which is {{in accordance with the}} theoretical analysis. © 2014 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim...|$|R
50|$|The {{strength}} of metal oxide adhesion effectively determines the wetting of the metal-oxide interface. The {{strength of}} this adhesion is important, for instance, in production of light bulbs and fiber-matrix composites that depend on the optimization of wetting to create metal-ceramic interfaces. The strength of adhesion also determines the extent of dispersion on catalytically active metal.Metal oxide adhesion is important for applications like <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor</b> devices. These devices make possible the high packing densities of modern integrated circuits.|$|E
50|$|Roose {{also noted}} that <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor</b> (CMOS) sensors, such as those found on Touch ID, {{generally}} wear out and become unusable after some period of time, and while Apple may {{have found a way}} to manufacture the sensors better, if the sensors stop working, users may just switch back to using their passcode, making fingerprint recognition a non-starter once again. Roose {{also noted that}} fingerprint technology still has some issues, such as the potential to be hacked, or of the device's not recognizing the fingerprint (for example, when the finger has been injured).|$|E
5000|$|In 1963, Hall {{designed}} and oversaw {{the construction of}} Union Carbide’s Mountain View semiconductor plant, a facility that became Intel Corporation’s first manufacturing location. When Hoerni founded Intersil in 1967, he again asked Hall to join him. [...] At Intersil, Hall invented the first practical <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor</b> (CMOS) process using phosphorus glass to coat silicon oxide gates. This process enabled ICs to run at 1.2 volts versus the then-current industry standard of 8 to 10 volts. Chips made using this process would last vastly longer than those requiring the higher voltage.|$|E
40|$|This {{annual review}} reports the center's {{activities}} and findings on very large scale integration (VLSI) systems design for 1990, including project status, financial support, publications, the NASA Space Engineering Research Center (SERC) Symposium on VLSI Design, research results, and outreach programs. Processor chips completed or under development are listed. Research results summarized include a design technique to harden <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductors</b> (CMOS) memory circuits against {{single event upset}} (SEU); improved circuit design procedures; and advances in computer aided design (CAD), communications, computer architectures, and reliability design. Also described is {{a high school teacher}} program that exposes teachers to the fundamentals of digital logic design...|$|R
40|$|The optical {{absorption}} coefficient of graphene will change after injecting carriers. Based on this principle, a high-speed double-layer graphene electro-optic modulator with a ring resonator structure was designed in this paper. From the numerical simulations, we designed a modulator. Its optical bandwidth {{is larger than}} 130 GHz, the switching energy is 0. 358 fJ per bit, and the driven voltage is less than 1. 2 V. At the same time, the footprint of the proposed modulator is less than 10 microns squared, which makes the process compatible with the <b>Complementary</b> <b>Metal</b> <b>Oxide</b> <b>Semiconductors</b> (CMOS) process. This will provide the possibility for the on-chip integration of the photoelectric device...|$|R
40|$|In {{the last}} few years, rotary {{encoders}} based on two-dimensional <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductors</b> (CMOS) Hall plates with a magnetic concentrator {{have been developed to}} measure contactless absolute angle. There are various error factors influencing the measuring accuracy, which are difficult to locate after the assembly of encoder. In this paper, a model-based rapid diagnosis method is presented. Based on an analysis of the error mechanism, an error model is built to compare minimum residual angle error and to quantify the error factors. Additionally, a modified particle swarm optimization (PSO) algorithm is used to reduce the calculated amount. The simulation and experimental results show that this diagnosis method is feasible to quantify the causes of the error and to reduce iteration significantly...|$|R
50|$|The International Technology Roadmap for Semiconductors {{suggests}} that CNTs could replace Cu in microelectronic interconnects, owing to their low scattering, high current-carrying capacity, {{and resistance to}} electromigration. For this, vias comprising tightly packed (>1013 cm−2) metallic CNTs with low defect density and low contact resistance are needed. Recently, <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor</b> (CMOS)-compatible 150-nm-diameter interconnects with a single CNT-contact hole resistance of 2.8 kOhm were demonstrated on full 200-mm-diameter wafers. Also, {{as a replacement for}} solder bumps, CNTs can function both as electrical leads and heat dissipaters for use in high-power amplifiers.|$|E
50|$|In 2014, Unisys {{phased out}} its CMOS processors, {{completing}} {{the migration of}} its ClearPath mainframes to Intel x86 chips. Clients are able to run the company’s long- established OS 2200 and MCP operating systems alongside more recent Windows and Linux workloads on Intel-based systems that support cloud and virtualization. The company announced its new ClearPath Dorado 8380 and 8390 systems in May, 2015, its most powerful Dorado systems ever. These new systems culminate the company’s decade-long initiative to transition its ClearPath server families from proprietary <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor</b> processor technology to a software-based fabric architecture running on Intel processors.|$|E
50|$|Following his PhD, Robertson {{worked at}} the Central Electricity Research Laboratories for 18 years, and in 1994 {{returned}} to Cambridge. He has published over 600 journal papers with around 33,000 citations. His main topic of research is theory of carbon materials. Other research interests include: carbon nanotubes, graphene, chemical vapour deposition, electronic applications (experimental and calculation); modelling of CVD mechanisms; carbon interconnects, carbon conductors, carbon for supercapacitors; high-κ dielectrics for <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor</b> transistors; high-κ oxides on high mobility substrates such as InGaAs, Ge (modelling); transparent conducting oxides, amorphous oxide semiconductors (AOS) such as indium gallium zinc oxide, their thin film transistors, instability mechanisms (calculations); density functional calculations of semiconductors, oxides, carbon materials, and hybrid density functional calculations for correct band gaps; functional oxides, TiO2.|$|E
40|$|The {{development}} of low temperature, {{thin film transistor}} processes that have enabled flexible displays also present opportunities for flexible electronics and flexible integrated systems. Of particular interest are possible applications in flexible sensor systems for unattended ground sensors, smart medical bandages, electronic ID tags for geo-location, conformal antennas, radiation detectors, etc. In this paper, we review the impact of gate dielectrics, contacts and semiconductor materials on thin film transistors for flexible electronics applications. We present our recent results to fully integrate hybrid <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductors</b> comprising inorganic and organic-based materials. In particular, we demonstrate novel gate dielectric stacks and semiconducting materials. The impact of source and drain contacts on device performance is also discussed. Copyright © 2011 American Scientific Publishers...|$|R
50|$|The MC88100 {{contained}} 165,000 transistors and the MC88200 750,000 transistors. Both were fabricated by Motorola in its 1.5 μm <b>complementary</b> <b>metal</b> - <b>oxide</b> - <b>semiconductor</b> process.|$|R
40|$|A {{functioning}} {{logic gate}} based on quantum-dot cellular automata is presented, where digital data are encoded in {{the positions of}} only two electrons. The logic gate consists of a cell, composed of four dots connected in a ring by tunnel junctions, and two single-dot electrometers. The device is operated by applying inputs to {{the gates of the}} cell. The logic AND and OR operations are veriÞed using the electrometer outputs. Theoretical simulations of the logic gate output characteristics are in excellent agreement with experiment. Field-effect transistors (FETs) are the founda-tion of present digital logic technologies such as <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductors.</b> Despite vast improvements in integrated circuit fabrication technology over the past three de-cades, the role played by the FET has remained that of a current switch, much like the mechan-ical relays used by Konrad Zuse in the 1930 s...|$|R
40|$|Abstract: Reduction of {{propagation}} delay {{is very important}} for high speed applications. This paper gives an idea about the delay reduction on divided-by- 4 / 5 counter. The delay is reduced by domino logic. Dynamic domino logic circuits are widely used in advanced digital Very Large Scale Integration (VLSI) circuits because it is uncomplicated to implement and low cost. Domino logic is a CMOS based approximation of the dynamic logic techniques. It was technologically advanced to speed up the circuit. Compare to static <b>Complementary</b> <b>Metal</b> <b>Oxide</b> <b>Semiconductor</b> (CMOS) logic, dynamic domino logic deals better performance. Domino gates naturally consume higher dynamic switching and leakage power and display weaker noise immunity as compared to static <b>Complementary</b> <b>Metal</b> <b>Oxide</b> <b>Semiconductor</b> (CMOS) gate. In this paper, dynamic logic flip-flop such as Extended True-Single-Phase-Clock (E-TSPC) flip-flop based divided-by-N/N+ 1 counter is used for high speed and low power applications. And the proposed work is then compared with the static <b>Complementary</b> <b>Metal</b> <b>Oxide</b> <b>Semiconductor</b> (CMOS) logic...|$|E
3000|$|... films is {{completely}} compatible with <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor</b> technology, providing {{an easy way}} for the optoelectronic integration on silicon. Several techniques have been employed to make thin SiO [...]...|$|E
40|$|Abstract: The {{design of}} {{state-of-the-art}} low-power wireless sensor nodes involves {{the convergence of}} many technologies and disciplines. Submicron <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor</b> (CMOS) devices, micro-electro-mechanical system filters, on- and off-chip electromagnetic elements, sensors and thin-film batteries {{are some of the}} technologies that will enable pervasiv...|$|E
40|$|The {{positional}} accuracy of an optical-surgery navigation system is significantly affected by two factors. One is the acquisition synchronism {{of the two}} cameras in the system, {{and the other is}} the phase difference in image transmission acquired by these cameras. To further enhance image-acquisition synchronism, a field programmable gate array (FPGA) - based synchronous-acquisition method is introduced in this paper. The FPGA control circuit board is independently designed to equalize the length of all data lines, thereby reducing differences in image transmission. Two <b>Complementary</b> <b>Metal</b> <b>Oxide</b> <b>Semiconductors</b> (CMOS) image sensor chips of MT 9 V 032 are also adopted to enable synchronous acquisition in passive acquisition mode. Moreover, the control of exposure time and frame number of MT 9 V 032 under the passive acquisition mode is discussed. Finally, the proposed method is validated and the experimental results the two cameras show...|$|R
40|$|The {{detonation}} {{temperature is}} measured both theoretically and experimentally {{by means of}} a <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductors</b> (CMOS) image sensor. An experimental system of multiwavelength temperature measurement based on CMOS image sensing technology is designed and realized. The instant spectral information of each moment is captured by row with the CMOS image sensor, depending on the unique characteristic of its rolling shutter. With the use of multiwavelength temperature measurement theory and by fitting spectrum emissivity through the regressive least square method, the color temperature of the detonation whose temperature is variable can be obtained continuously. The system is calibrated by measuring the standard spectrum of the laser. In our system, four time temperatures are measured within 10 -μs detonation. Results show that the system has a higher measuring accuracy and speed, and can be applied in high-speed spectral information collection and storage during the detonation. Research Institute of China Ordinance Industry Co., Lt...|$|R
30|$|Photonic crystal (PC)-based {{devices have}} been widely used since 1990 s, while PC has just stepped into the {{research}} area of nanofluidic. In this paper, photonic crystal had been used as a <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductors</b> (CMOS) compatible part to create a nanofluidic structure. A nanofluidic structure prototype had been fabricated with CMOS-compatible techniques. The nanofluidic channels were sealed by direct bonding polydimethylsiloxane (PDMS) and the periodic gratings on photonic crystal structure. The PC was fabricated on a 4 -in. Si wafer with Si 3 N 4 as the guided mode layer and SiO 2 film as substrate layer. The higher order mode resonance wavelength of PC-based nanofluidic structure had been selected, which can confine the enhanced electrical field located inside the nanochannel area. A design flow chart was used to guide the fabrication process. By optimizing the fabrication device parameters, the periodic grating of PC-based nanofluidic structure had a high-fidelity profile with fill factor at 0.5. The enhanced electric field was optimized and located within the channel area, and it can be used for PC-based nanofluidic applications with high performance.|$|R
40|$|Abstract A CMOS {{flip-flop}} cell {{which can}} be used in counters is designed. SPICE model, the transient response and the CMOS layout are presented. When used in counters, the flip-flop can be loaded to initialize the count. Keywords: CMOS, counters, computer aided design, SPICE, <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor...</b>|$|E
40|$|The {{development}} {{and application of}} a novel combination of electrochemical techniques and computerized field-based battery-operated instrumentation is investigated. Low-power <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor</b> technology has been utilized {{for the development of}} the field data acquisition systems and the instrumental performance of the complete analytical system is critically evaluated...|$|E
40|$|An {{imaging device}} {{formed as a}} {{monolithic}} <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor</b> integrated circuit in an industry standard <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductor</b> process, the integrated circuit including a focal plane array of pixel cells, {{each one of the}} cells including a photogate overlying the substrate for accumulating photo-generated charge in an underlying portion of the substrate, a readout circuit including at least an output field effect transistor formed in the substrate, and a charge coupled device section formed on the substrate adjacent the photogate having a sensing node connected to the output transistor and at least one charge coupled device stage for transferring charge from the underlying portion of the substrate to the sensing node and an analog-to-digital converter formed in the substrate connected to the output of the readout circuit...|$|E
40|$|Highly {{stressed}} {{silicon nitride}} thin films {{are used in}} gate first <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductors</b> to improve mobility in the silicon channel. Compressive stresses improve hole mobility in p-type MOS transistors while tensile stresses increase electron mobility in n-type MOS devices. High levels of compressive stress are easily reached in plasma enhanced chemical vapor deposited films by using the plasma power setting at a temperature compatible with the integration flow. Tensile stresses {{are more difficult to}} obtain with a plasma process because of the low temperatures required. Nevertheless, some post-treatments have been developed based on desorption of hydrogen that has been incorporated during the deposition step. The present study concerns one of those treatments consisting in a sequential deposition/nitrogen plasma treatment of elementary layers. Both nano-indentation and picosecond ultrasonic methods are used to measure the Young's modulus of the obtained silicon nitride thin films. The effect of the plasma treatment on the change in elastic modulus is investigated through the relationship with other properties like mass density and the concentration of Si-N bonds...|$|R
40|$|This paper {{describes}} {{the basics of}} single-photon counting in <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductors,</b> through single-photon avalanche diodes (SPADs), {{and the making of}} miniaturized pixels with photon-counting capability based on SPADs. Some applications, which may take advantage of SPAD image sensors, are outlined, such as fluorescence-based microscopy, three-dimensional time-of-flight imaging and biomedical imaging, to name just a few. The paper focuses on architectures that are best suited to those applications and the trade-offs they generate. In this context, architectures are described that efficiently collect the output of single pixels when designed in large arrays. Off-chip readout circuit requirements are described for a variety of applications in physics, medicine and the life sciences. Owing to the dynamic nature of SPADs, designs featuring a large number of SPADs require careful analysis of the target application for an optimal use of silicon real estate and of limited readout bandwidth. The paper also {{describes the}} main trade-offs involved in architecting such chips and the solutions adopted with focus on scalability and miniaturization. MicroelectronicsElectrical Engineering, Mathematics and Computer Scienc...|$|R
40|$|The {{availability}} of high density, radiation tolerant, nonvolatile memories {{is critical for}} space applications. Ferroelectric memories, when fabricated with radiation hardened <b>complementary</b> <b>metal</b> <b>oxide</b> <b>semiconductors</b> (CMOS), can be manufactured and packaged to provide high density replacements for Flash memory, which is not radiation tolerant. Previous work showed ferroelectric memory cells to be resistant to single event upsets and proton irradiation, and ferroelectric storage capacitors to be resistant to neutron exposure. In addition to radiation hardness, the fast programming times, virtually unlimited endurance, and low voltage, low power operation make ferroelectric memories ideal for space missions. Previously, a commercial double level metal 64 -kilobit ferroelectric memory was presented. Although the capabilities of radiation hardened wafer fabrication facilities lag behind those of the most modern commercial wafer fabrication facilities, several paths to achieving radiation tolerant, dense ferroelectric memories are emerging. Both {{short and long term}} solutions are presented in this paper. Although worldwide major semiconductor companies are introducing commercial ferroelectric memories, funding limitations must be overcome to proceed with the development of high density, radiation tolerant ferroelectric memories...|$|R
