

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Wed Jun 19 19:06:29 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.623 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  50.000 ns|  50.000 ns|    9|    9|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 9, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.04>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_r" [benchmarks/chstone/adpcm/src/adpcm.c:403]   --->   Operation 12 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.73ns)   --->   "%dec_del_bpl_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 13 'load' 'dec_del_bpl_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 14 [2/2] (0.73ns)   --->   "%dec_del_dltx_load = load i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 14 'load' 'dec_del_dltx_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 15 [2/2] (0.73ns)   --->   "%dec_del_bpl_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 15 'load' 'dec_del_bpl_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 16 [2/2] (0.73ns)   --->   "%dec_del_dltx_load_1 = load i16 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 16 'load' 'dec_del_dltx_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %input_read, i32 6, i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:412]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln425_1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %input_read, i32 2, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 18 'partselect' 'trunc_ln425_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln425 = zext i4 %trunc_ln425_1" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 19 'zext' 'zext_ln425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln425" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 20 'getelementptr' 'qq4_code4_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.73ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 21 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%il_load = load i6 %il" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 22 'load' 'il_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln428 = zext i6 %il_load" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 23 'zext' 'zext_ln428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%qq6_code6_table_addr = getelementptr i16 %qq6_code6_table, i64 0, i64 %zext_ln428" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 24 'getelementptr' 'qq6_code6_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.29ns)   --->   "%qq6_code6_table_load = load i6 %qq6_code6_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 25 'load' 'qq6_code6_table_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%wl_code_table_addr = getelementptr i13 %wl_code_table, i64 0, i64 %zext_ln425" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 26 'getelementptr' 'wl_code_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.73ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 27 'load' 'wl_code_table_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_1 : Operation 28 [2/2] (0.73ns)   --->   "%dec_del_bph_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 28 'load' 'dec_del_bph_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 29 [2/2] (0.73ns)   --->   "%dec_del_dhx_load = load i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 29 'load' 'dec_del_dhx_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_1 : Operation 30 [2/2] (0.73ns)   --->   "%dec_del_bph_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 30 'load' 'dec_del_bph_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 31 [2/2] (0.73ns)   --->   "%dec_del_dhx_load_1 = load i14 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 31 'load' 'dec_del_dhx_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dec_deth_load = load i15 %dec_deth" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 32 'load' 'dec_deth_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln472 = zext i15 %dec_deth_load" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 33 'zext' 'zext_ln472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.54ns)   --->   "%tmp_3 = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %lshr_ln" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 34 'mux' 'tmp_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln472 = sext i14 %tmp_3" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 35 'sext' 'sext_ln472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.50ns)   --->   "%mul_ln472 = mul i29 %sext_ln472, i29 %zext_ln472" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 36 'mul' 'mul_ln472' <Predicate = true> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln472_1 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln472, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 37 'partselect' 'trunc_ln472_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dec_nbh_load = load i15 %dec_nbh" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 38 'load' 'dec_nbh_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln759 = zext i15 %dec_nbh_load" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 39 'zext' 'zext_ln759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_nbh_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 40 'bitconcatenate' 'shl_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln759_2 = zext i22 %shl_ln15" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 41 'zext' 'zext_ln759_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.12ns)   --->   "%sub_ln759 = sub i23 %zext_ln759_2, i23 %zext_ln759" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 42 'sub' 'sub_ln759' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%wd = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln759, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 43 'partselect' 'wd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%sext_ln758 = sext i16 %wd" [benchmarks/chstone/adpcm/src/adpcm.c:758->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 44 'sext' 'sext_ln758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%tmp_4 = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %lshr_ln" [benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 45 'mux' 'tmp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%sext_ln760 = sext i11 %tmp_4" [benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 46 'sext' 'sext_ln760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.12ns) (out node of the LUT)   --->   "%add_ln760 = add i17 %sext_ln758, i17 %sext_ln760" [benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 47 'add' 'add_ln760' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [2/2] (0.73ns)   --->   "%accumc_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 48 'load' 'accumc_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 49 [2/2] (0.73ns)   --->   "%accumd_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 49 'load' 'accumd_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 50 [2/2] (0.73ns)   --->   "%accumd_load_9 = load i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 50 'load' 'accumd_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 51 [2/2] (0.73ns)   --->   "%accumc_load_10 = load i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 51 'load' 'accumc_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 2 <SV = 1> <Delay = 3.62>
ST_2 : Operation 52 [1/2] (0.73ns)   --->   "%dec_del_bpl_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 52 'load' 'dec_del_bpl_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln587 = sext i32 %dec_del_bpl_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 53 'sext' 'sext_ln587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln587_8 = sext i32 %dec_del_bpl_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 54 'sext' 'sext_ln587_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (0.73ns)   --->   "%dec_del_dltx_load = load i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 55 'load' 'dec_del_dltx_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln587_9 = sext i16 %dec_del_dltx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 56 'sext' 'sext_ln587_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (2.89ns)   --->   "%zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 57 'mul' 'zl' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/2] (0.73ns)   --->   "%dec_del_bpl_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 58 'load' 'dec_del_bpl_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln589 = sext i32 %dec_del_bpl_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 59 'sext' 'sext_ln589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln589_40 = sext i32 %dec_del_bpl_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 60 'sext' 'sext_ln589_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/2] (0.73ns)   --->   "%dec_del_dltx_load_1 = load i16 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 61 'load' 'dec_del_dltx_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln589_41 = sext i16 %dec_del_dltx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 62 'sext' 'sext_ln589_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (2.89ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 63 'mul' 'mul_ln589' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [2/2] (0.73ns)   --->   "%dec_del_bpl_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 64 'load' 'dec_del_bpl_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 65 [2/2] (0.73ns)   --->   "%dec_del_dltx_load_2 = load i16 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 65 'load' 'dec_del_dltx_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 66 [2/2] (0.73ns)   --->   "%dec_del_bpl_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 66 'load' 'dec_del_bpl_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 67 [2/2] (0.73ns)   --->   "%dec_del_dltx_load_3 = load i16 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 67 'load' 'dec_del_dltx_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%dec_rlt2_load = load i31 %dec_rlt2" [benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 68 'load' 'dec_rlt2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%dec_al2_load = load i15 %dec_al2" [benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 69 'load' 'dec_al2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%pl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rlt2_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:603->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 70 'bitconcatenate' 'pl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln600_7 = sext i32 %pl2" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 71 'sext' 'sext_ln600_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln604_4 = sext i15 %dec_al2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 72 'sext' 'sext_ln604_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (2.89ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 73 'mul' 'mul_ln604' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%dec_detl_load = load i15 %dec_detl" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 74 'load' 'dec_detl_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln425_1 = zext i15 %dec_detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 75 'zext' 'zext_ln425_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/2] (0.73ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 76 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln425 = sext i16 %qq4_code4_table_load" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 77 'sext' 'sext_ln425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.54ns)   --->   "%mul_ln425 = mul i31 %sext_ln425, i31 %zext_ln425_1" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 78 'mul' 'mul_ln425' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln425_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln425, i32 15, i32 30" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 79 'partselect' 'trunc_ln425_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/2] (1.29ns)   --->   "%qq6_code6_table_load = load i6 %qq6_code6_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 80 'load' 'qq6_code6_table_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%dec_nbl_load = load i15 %dec_nbl" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 81 'load' 'dec_nbl_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln639 = zext i15 %dec_nbl_load" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 82 'zext' 'zext_ln639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_nbl_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 83 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln639_2 = zext i22 %shl_ln" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 84 'zext' 'zext_ln639_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.12ns)   --->   "%sub_ln639 = sub i23 %zext_ln639_2, i23 %zext_ln639" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 85 'sub' 'sub_ln639' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln639, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 86 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln640 = sext i16 %trunc_ln13" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 87 'sext' 'sext_ln640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/2] (0.73ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 88 'load' 'wl_code_table_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln640_2 = sext i13 %wl_code_table_load" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 89 'sext' 'sext_ln640_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.12ns)   --->   "%add_ln640 = add i17 %sext_ln640_2, i17 %sext_ln640" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 90 'add' 'add_ln640' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 91 'bitconcatenate' 'shl_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.18ns)   --->   "%sub_ln672 = sub i40 %shl_ln12, i40 %sext_ln587" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 92 'sub' 'sub_ln672' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%wd3_19 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 93 'partselect' 'wd3_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln672_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_1, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 94 'bitconcatenate' 'shl_ln672_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.18ns)   --->   "%sub_ln672_12 = sub i40 %shl_ln672_s, i40 %sext_ln589" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 95 'sub' 'sub_ln672_12' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%wd3_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_12, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 96 'partselect' 'wd3_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.73ns)   --->   "%store_ln691 = store i16 %dec_del_dltx_load_1, i16 2" [benchmarks/chstone/adpcm/src/adpcm.c:691->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 97 'store' 'store_ln691' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 98 [1/2] (0.73ns)   --->   "%dec_del_bph_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 98 'load' 'dec_del_bph_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln587_11 = sext i32 %dec_del_bph_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 99 'sext' 'sext_ln587_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/2] (0.73ns)   --->   "%dec_del_dhx_load = load i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 100 'load' 'dec_del_dhx_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln587_14 = sext i14 %dec_del_dhx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 101 'sext' 'sext_ln587_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln587_12 = sext i14 %dec_del_dhx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 102 'sext' 'sext_ln587_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (2.89ns)   --->   "%zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 103 'mul' 'zl_5' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/2] (0.73ns)   --->   "%dec_del_bph_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 104 'load' 'dec_del_bph_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln589_54 = sext i32 %dec_del_bph_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 105 'sext' 'sext_ln589_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln589_55 = sext i32 %dec_del_bph_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 106 'sext' 'sext_ln589_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/2] (0.73ns)   --->   "%dec_del_dhx_load_1 = load i14 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 107 'load' 'dec_del_dhx_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln589_56 = sext i14 %dec_del_dhx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 108 'sext' 'sext_ln589_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (2.89ns)   --->   "%mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 109 'mul' 'mul_ln589_14' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [2/2] (0.73ns)   --->   "%dec_del_bph_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 110 'load' 'dec_del_bph_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 111 [2/2] (0.73ns)   --->   "%dec_del_dhx_load_2 = load i14 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 111 'load' 'dec_del_dhx_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 112 [2/2] (0.73ns)   --->   "%dec_del_bph_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 112 'load' 'dec_del_bph_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 113 [2/2] (0.73ns)   --->   "%dec_del_dhx_load_3 = load i14 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 113 'load' 'dec_del_dhx_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%dec_rh2_load = load i31 %dec_rh2" [benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 114 'load' 'dec_rh2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%dec_ah2_load = load i15 %dec_ah2" [benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 115 'load' 'dec_ah2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%pl2_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rh2_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:603->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 116 'bitconcatenate' 'pl2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln600_10 = sext i32 %pl2_2" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 117 'sext' 'sext_ln600_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln604_6 = sext i15 %dec_ah2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 118 'sext' 'sext_ln604_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (2.89ns)   --->   "%mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 119 'mul' 'mul_ln604_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln756 = sext i17 %add_ln760" [benchmarks/chstone/adpcm/src/adpcm.c:756->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 120 'sext' 'sext_ln756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln756, i32 31" [benchmarks/chstone/adpcm/src/adpcm.c:761->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 121 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.32ns)   --->   "%select_ln761 = select i1 %tmp_36, i17 0, i17 %add_ln760" [benchmarks/chstone/adpcm/src/adpcm.c:761->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 122 'select' 'select_ln761' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln756 = trunc i17 %select_ln761" [benchmarks/chstone/adpcm/src/adpcm.c:756->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 123 'trunc' 'trunc_ln756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.12ns)   --->   "%icmp_ln763 = icmp_ugt  i17 %select_ln761, i17 22528" [benchmarks/chstone/adpcm/src/adpcm.c:763->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 124 'icmp' 'icmp_ln763' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.35ns)   --->   "%select_ln763 = select i1 %icmp_ln763, i15 22528, i15 %trunc_ln756" [benchmarks/chstone/adpcm/src/adpcm.c:763->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 125 'select' 'select_ln763' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln475 = store i15 %select_ln763, i15 %dec_nbh" [benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 126 'store' 'store_ln475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%wd1_2 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln763, i32 6, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:654->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 127 'partselect' 'wd1_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln653_2 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln763, i32 11, i32 14" [benchmarks/chstone/adpcm/src/adpcm.c:653->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 128 'partselect' 'trunc_ln653_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln656_2 = zext i5 %wd1_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 129 'zext' 'zext_ln656_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%ilb_table_addr_2 = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln656_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 130 'getelementptr' 'ilb_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [2/2] (0.73ns)   --->   "%ilb_table_load_2 = load i5 %ilb_table_addr_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 131 'load' 'ilb_table_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_2 : Operation 132 [1/1] (1.05ns)   --->   "%icmp_ln668_2 = icmp_eq  i14 %trunc_ln472_1, i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 132 'icmp' 'icmp_ln668_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln672_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_1, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 133 'bitconcatenate' 'shl_ln672_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (1.18ns)   --->   "%sub_ln672_18 = sub i40 %shl_ln672_16, i40 %sext_ln589_54" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 134 'sub' 'sub_ln672_18' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%wd3_22 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_18, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 135 'partselect' 'wd3_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln668 = br i1 %icmp_ln668_2, void %upzero_label11.i122, void %for.inc.i120" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 136 'br' 'br_ln668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln679_18 = sext i14 %trunc_ln472_1" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 137 'sext' 'sext_ln679_18' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (2.46ns)   --->   "%mul_ln679_17 = mul i28 %sext_ln679_18, i28 %sext_ln587_14" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 138 'mul' 'mul_ln679_17' <Predicate = (!icmp_ln668_2)> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.73ns)   --->   "%store_ln691 = store i14 %dec_del_dhx_load_1, i14 2" [benchmarks/chstone/adpcm/src/adpcm.c:691->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 139 'store' 'store_ln691' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 140 [1/2] (0.73ns)   --->   "%accumc_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 140 'load' 'accumc_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 141 [1/2] (0.73ns)   --->   "%accumd_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 141 'load' 'accumd_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln517_1 = sext i32 %accumd_load" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 142 'sext' 'sext_ln517_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [2/2] (2.89ns)   --->   "%mul_ln517 = mul i41 %sext_ln517_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 143 'mul' 'mul_ln517' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [2/2] (0.73ns)   --->   "%accumd_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 144 'load' 'accumd_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 145 [2/2] (0.73ns)   --->   "%accumd_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 145 'load' 'accumd_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 146 [2/2] (0.73ns)   --->   "%accumc_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 146 'load' 'accumc_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 147 [2/2] (0.73ns)   --->   "%accumc_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 147 'load' 'accumc_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 148 [1/2] (0.73ns)   --->   "%accumd_load_9 = load i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 148 'load' 'accumd_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 149 [1/2] (0.73ns)   --->   "%accumc_load_10 = load i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 149 'load' 'accumc_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 150 [1/1] (0.73ns)   --->   "%store_ln533 = store i32 %accumd_load, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 150 'store' 'store_ln533' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 3 <SV = 2> <Delay = 3.62>
ST_3 : Operation 151 [1/2] (2.89ns)   --->   "%zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 151 'mul' 'zl' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/2] (2.89ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 152 'mul' 'mul_ln589' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/2] (0.73ns)   --->   "%dec_del_bpl_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 153 'load' 'dec_del_bpl_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln589_42 = sext i32 %dec_del_bpl_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 154 'sext' 'sext_ln589_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln589_43 = sext i32 %dec_del_bpl_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 155 'sext' 'sext_ln589_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/2] (0.73ns)   --->   "%dec_del_dltx_load_2 = load i16 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 156 'load' 'dec_del_dltx_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln589_44 = sext i16 %dec_del_dltx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 157 'sext' 'sext_ln589_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [2/2] (2.89ns)   --->   "%mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 158 'mul' 'mul_ln589_10' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/2] (0.73ns)   --->   "%dec_del_bpl_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 159 'load' 'dec_del_bpl_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln589_45 = sext i32 %dec_del_bpl_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 160 'sext' 'sext_ln589_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln589_46 = sext i32 %dec_del_bpl_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 161 'sext' 'sext_ln589_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/2] (0.73ns)   --->   "%dec_del_dltx_load_3 = load i16 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 162 'load' 'dec_del_dltx_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln589_47 = sext i16 %dec_del_dltx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 163 'sext' 'sext_ln589_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [2/2] (2.89ns)   --->   "%mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 164 'mul' 'mul_ln589_11' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [2/2] (0.73ns)   --->   "%dec_del_bpl_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 165 'load' 'dec_del_bpl_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 166 [2/2] (0.73ns)   --->   "%dec_del_dltx_load_4 = load i16 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 166 'load' 'dec_del_dltx_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 167 [2/2] (0.73ns)   --->   "%dec_del_bpl_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 167 'load' 'dec_del_bpl_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 168 [2/2] (0.73ns)   --->   "%dec_del_dltx_load_5 = load i16 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 168 'load' 'dec_del_dltx_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%dec_rlt1_load = load i31 %dec_rlt1" [benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 169 'load' 'dec_rlt1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%dec_al1_load = load i16 %dec_al1" [benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 170 'load' 'dec_al1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%pl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rlt1_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:601->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 171 'bitconcatenate' 'pl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln600 = sext i32 %pl" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 172 'sext' 'sext_ln600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln600_6 = sext i16 %dec_al1_load" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 173 'sext' 'sext_ln600_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [2/2] (2.89ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 174 'mul' 'mul_ln600' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/2] (2.89ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 175 'mul' 'mul_ln604' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln428 = sext i16 %qq6_code6_table_load" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 176 'sext' 'sext_ln428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (2.54ns)   --->   "%mul_ln428 = mul i31 %sext_ln428, i31 %zext_ln425_1" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 177 'mul' 'mul_ln428' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln428, i32 15, i32 30" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 178 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln636 = sext i17 %add_ln640" [benchmarks/chstone/adpcm/src/adpcm.c:636->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 179 'sext' 'sext_ln636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln636, i32 31" [benchmarks/chstone/adpcm/src/adpcm.c:641->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 180 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.32ns)   --->   "%select_ln641 = select i1 %tmp_27, i17 0, i17 %add_ln640" [benchmarks/chstone/adpcm/src/adpcm.c:641->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 181 'select' 'select_ln641' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln636 = trunc i17 %select_ln641" [benchmarks/chstone/adpcm/src/adpcm.c:636->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 182 'trunc' 'trunc_ln636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (1.12ns)   --->   "%icmp_ln643 = icmp_ugt  i17 %select_ln641, i17 18432" [benchmarks/chstone/adpcm/src/adpcm.c:643->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 183 'icmp' 'icmp_ln643' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.35ns)   --->   "%select_ln643 = select i1 %icmp_ln643, i15 18432, i15 %trunc_ln636" [benchmarks/chstone/adpcm/src/adpcm.c:643->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 184 'select' 'select_ln643' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln433 = store i15 %select_ln643, i15 %dec_nbl" [benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 185 'store' 'store_ln433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%wd1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln643, i32 6, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:654->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 186 'partselect' 'wd1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln643, i32 11, i32 14" [benchmarks/chstone/adpcm/src/adpcm.c:653->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 187 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln656 = zext i5 %wd1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 188 'zext' 'zext_ln656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%ilb_table_addr = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln656" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 189 'getelementptr' 'ilb_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [2/2] (0.73ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 190 'load' 'ilb_table_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_3 : Operation 191 [1/1] (1.12ns)   --->   "%icmp_ln668 = icmp_eq  i16 %trunc_ln425_2, i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 191 'icmp' 'icmp_ln668' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln672_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_2, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 192 'bitconcatenate' 'shl_ln672_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.18ns)   --->   "%sub_ln672_13 = sub i40 %shl_ln672_11, i40 %sext_ln589_42" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 193 'sub' 'sub_ln672_13' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%wd3_15 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_13, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 194 'partselect' 'wd3_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln672_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_3, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 195 'bitconcatenate' 'shl_ln672_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (1.18ns)   --->   "%sub_ln672_14 = sub i40 %shl_ln672_12, i40 %sext_ln589_45" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 196 'sub' 'sub_ln672_14' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%wd3_16 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_14, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 197 'partselect' 'wd3_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln668 = br i1 %icmp_ln668, void %upzero_label11.i, void %for.inc.i35" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 198 'br' 'br_ln668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.73ns)   --->   "%store_ln689 = store i16 %dec_del_dltx_load_3, i16 4" [benchmarks/chstone/adpcm/src/adpcm.c:689->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 199 'store' 'store_ln689' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln455 = store i31 %dec_rlt1_load, i31 %dec_rlt2" [benchmarks/chstone/adpcm/src/adpcm.c:455]   --->   Operation 200 'store' 'store_ln455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/2] (2.89ns)   --->   "%zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 201 'mul' 'zl_5' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/2] (2.89ns)   --->   "%mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 202 'mul' 'mul_ln589_14' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/2] (0.73ns)   --->   "%dec_del_bph_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 203 'load' 'dec_del_bph_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln589_58 = sext i32 %dec_del_bph_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 204 'sext' 'sext_ln589_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/2] (0.73ns)   --->   "%dec_del_dhx_load_2 = load i14 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 205 'load' 'dec_del_dhx_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln589_59 = sext i14 %dec_del_dhx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 206 'sext' 'sext_ln589_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [2/2] (2.89ns)   --->   "%mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 207 'mul' 'mul_ln589_15' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/2] (0.73ns)   --->   "%dec_del_bph_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 208 'load' 'dec_del_bph_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln589_61 = sext i32 %dec_del_bph_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 209 'sext' 'sext_ln589_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/2] (0.73ns)   --->   "%dec_del_dhx_load_3 = load i14 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 210 'load' 'dec_del_dhx_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln589_62 = sext i14 %dec_del_dhx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 211 'sext' 'sext_ln589_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [2/2] (2.89ns)   --->   "%mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 212 'mul' 'mul_ln589_16' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [2/2] (0.73ns)   --->   "%dec_del_bph_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 213 'load' 'dec_del_bph_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 214 [2/2] (0.73ns)   --->   "%dec_del_dhx_load_4 = load i14 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 214 'load' 'dec_del_dhx_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 215 [2/2] (0.73ns)   --->   "%dec_del_bph_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 215 'load' 'dec_del_bph_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 216 [2/2] (0.73ns)   --->   "%dec_del_dhx_load_5 = load i14 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 216 'load' 'dec_del_dhx_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%dec_rh1_load = load i31 %dec_rh1" [benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 217 'load' 'dec_rh1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%dec_ah1_load = load i16 %dec_ah1" [benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 218 'load' 'dec_ah1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%pl_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rh1_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:601->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 219 'bitconcatenate' 'pl_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln600_8 = sext i32 %pl_5" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 220 'sext' 'sext_ln600_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln600_9 = sext i16 %dec_ah1_load" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 221 'sext' 'sext_ln600_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [2/2] (2.89ns)   --->   "%mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 222 'mul' 'mul_ln600_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/2] (2.89ns)   --->   "%mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 223 'mul' 'mul_ln604_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/2] (0.73ns)   --->   "%ilb_table_load_2 = load i5 %ilb_table_addr_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 224 'load' 'ilb_table_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_3 : Operation 225 [1/1] (0.80ns)   --->   "%sub_ln656_2 = sub i4 11, i4 %trunc_ln653_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 225 'sub' 'sub_ln656_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%sub_ln656_2cast = zext i4 %sub_ln656_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 226 'zext' 'sub_ln656_2cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.90ns)   --->   "%wd3_21 = lshr i12 %ilb_table_load_2, i12 %sub_ln656_2cast" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 227 'lshr' 'wd3_21' <Predicate = true> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln657_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3_21, i3 0" [benchmarks/chstone/adpcm/src/adpcm.c:657->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 228 'bitconcatenate' 'shl_ln657_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln478 = store i15 %shl_ln657_2, i15 %dec_deth" [benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 229 'store' 'store_ln478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.73ns)   --->   "%store_ln689 = store i14 %dec_del_dhx_load_3, i14 4" [benchmarks/chstone/adpcm/src/adpcm.c:689->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 230 'store' 'store_ln689' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln496 = store i31 %dec_rh1_load, i31 %dec_rh2" [benchmarks/chstone/adpcm/src/adpcm.c:496]   --->   Operation 231 'store' 'store_ln496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/2] (2.89ns)   --->   "%mul_ln517 = mul i41 %sext_ln517_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 232 'mul' 'mul_ln517' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/2] (0.73ns)   --->   "%accumd_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 233 'load' 'accumd_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln516_4 = sext i32 %accumd_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 234 'sext' 'sext_ln516_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [2/2] (2.89ns)   --->   "%mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 235 'mul' 'mul_ln516_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/2] (0.73ns)   --->   "%accumd_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 236 'load' 'accumd_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln517_3 = sext i32 %accumd_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 237 'sext' 'sext_ln517_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [2/2] (2.89ns)   --->   "%mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 238 'mul' 'mul_ln517_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/2] (0.73ns)   --->   "%accumc_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 239 'load' 'accumc_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 240 [2/2] (0.73ns)   --->   "%accumd_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 240 'load' 'accumd_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 241 [1/2] (0.73ns)   --->   "%accumc_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 241 'load' 'accumc_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 242 [2/2] (0.73ns)   --->   "%accumd_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 242 'load' 'accumd_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 243 [2/2] (0.73ns)   --->   "%accumc_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 243 'load' 'accumc_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 244 [2/2] (0.73ns)   --->   "%accumc_load_6 = load i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 244 'load' 'accumc_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 245 [1/1] (0.73ns)   --->   "%store_ln532 = store i32 %accumc_load_4, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 245 'store' 'store_ln532' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 246 [1/1] (0.73ns)   --->   "%store_ln533 = store i32 %accumd_load_2, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 246 'store' 'store_ln533' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 4 <SV = 3> <Delay = 3.62>
ST_4 : Operation 247 [1/2] (2.89ns)   --->   "%mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 247 'mul' 'mul_ln589_10' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/2] (2.89ns)   --->   "%mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 248 'mul' 'mul_ln589_11' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/2] (0.73ns)   --->   "%dec_del_bpl_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 249 'load' 'dec_del_bpl_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln589_49 = sext i32 %dec_del_bpl_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 250 'sext' 'sext_ln589_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/2] (0.73ns)   --->   "%dec_del_dltx_load_4 = load i16 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 251 'load' 'dec_del_dltx_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln589_50 = sext i16 %dec_del_dltx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 252 'sext' 'sext_ln589_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [2/2] (2.89ns)   --->   "%mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 253 'mul' 'mul_ln589_12' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/2] (0.73ns)   --->   "%dec_del_bpl_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 254 'load' 'dec_del_bpl_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln589_52 = sext i32 %dec_del_bpl_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 255 'sext' 'sext_ln589_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/2] (0.73ns)   --->   "%dec_del_dltx_load_5 = load i16 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 256 'load' 'dec_del_dltx_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln589_53 = sext i16 %dec_del_dltx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 257 'sext' 'sext_ln589_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [2/2] (2.89ns)   --->   "%mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 258 'mul' 'mul_ln589_13' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/2] (2.89ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 259 'mul' 'mul_ln600' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/2] (0.73ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 260 'load' 'ilb_table_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_4 : Operation 261 [1/1] (0.80ns)   --->   "%sub_ln656 = sub i4 9, i4 %trunc_ln14" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 261 'sub' 'sub_ln656' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%sub_ln656cast = zext i4 %sub_ln656" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 262 'zext' 'sub_ln656cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.90ns)   --->   "%wd3 = lshr i12 %ilb_table_load, i12 %sub_ln656cast" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 263 'lshr' 'wd3' <Predicate = true> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3, i3 0" [benchmarks/chstone/adpcm/src/adpcm.c:657->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 264 'bitconcatenate' 'shl_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln436 = store i15 %shl_ln11, i15 %dec_detl" [benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 265 'store' 'store_ln436' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_19, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 266 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 267 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_14, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 267 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 268 [1/1] (0.73ns)   --->   "%store_ln688 = store i16 %dec_del_dltx_load_4, i16 5" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 268 'store' 'store_ln688' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 269 [1/1] (0.73ns)   --->   "%store_ln690 = store i16 %dec_del_dltx_load_2, i16 3" [benchmarks/chstone/adpcm/src/adpcm.c:690->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 269 'store' 'store_ln690' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln587_10 = sext i32 %dec_del_bph_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 270 'sext' 'sext_ln587_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/2] (2.89ns)   --->   "%mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 271 'mul' 'mul_ln589_15' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [1/2] (2.89ns)   --->   "%mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 272 'mul' 'mul_ln589_16' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/2] (0.73ns)   --->   "%dec_del_bph_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 273 'load' 'dec_del_bph_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln589_64 = sext i32 %dec_del_bph_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 274 'sext' 'sext_ln589_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/2] (0.73ns)   --->   "%dec_del_dhx_load_4 = load i14 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 275 'load' 'dec_del_dhx_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln589_65 = sext i14 %dec_del_dhx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 276 'sext' 'sext_ln589_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [2/2] (2.89ns)   --->   "%mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 277 'mul' 'mul_ln589_17' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/2] (0.73ns)   --->   "%dec_del_bph_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 278 'load' 'dec_del_bph_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln589_67 = sext i32 %dec_del_bph_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 279 'sext' 'sext_ln589_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/2] (0.73ns)   --->   "%dec_del_dhx_load_5 = load i14 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 280 'load' 'dec_del_dhx_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln589_68 = sext i14 %dec_del_dhx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 281 'sext' 'sext_ln589_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [2/2] (2.89ns)   --->   "%mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 282 'mul' 'mul_ln589_18' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 283 [1/2] (2.89ns)   --->   "%mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 283 'mul' 'mul_ln600_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln672_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 284 'bitconcatenate' 'shl_ln672_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (1.18ns)   --->   "%sub_ln672_17 = sub i40 %shl_ln672_15, i40 %sext_ln587_10" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 285 'sub' 'sub_ln672_17' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%wd3_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_17, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 286 'partselect' 'wd3_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_17)   --->   "%sext_ln679_19 = sext i28 %mul_ln679_17" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 287 'sext' 'sext_ln679_19' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_17)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_19, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 288 'bitselect' 'tmp_37' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_17)   --->   "%select_ln666_17 = select i1 %tmp_37, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 289 'select' 'select_ln666_17' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_17 = add i32 %select_ln666_17, i32 %wd3_27" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 290 'add' 'add_ln684_17' <Predicate = (!icmp_ln668_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_17, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 291 'store' 'store_ln684' <Predicate = (!icmp_ln668_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 292 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_27, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 292 'store' 'store_ln672' <Predicate = (icmp_ln668_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 293 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_22, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 293 'store' 'store_ln672' <Predicate = (icmp_ln668_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 294 [1/1] (0.73ns)   --->   "%store_ln688 = store i14 %dec_del_dhx_load_4, i14 5" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 294 'store' 'store_ln688' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 295 [1/1] (0.73ns)   --->   "%store_ln690 = store i14 %dec_del_dhx_load_2, i14 3" [benchmarks/chstone/adpcm/src/adpcm.c:690->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 295 'store' 'store_ln690' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln517 = sext i32 %accumc_load" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 296 'sext' 'sext_ln517' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 297 [1/2] (2.89ns)   --->   "%mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 297 'mul' 'mul_ln516_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [1/2] (2.89ns)   --->   "%mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 298 'mul' 'mul_ln517_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln516_6 = sext i32 %accumc_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 299 'sext' 'sext_ln516_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [2/2] (2.89ns)   --->   "%mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 300 'mul' 'mul_ln516' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [1/2] (0.73ns)   --->   "%accumd_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 301 'load' 'accumd_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln517_5 = sext i32 %accumd_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 302 'sext' 'sext_ln517_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [2/2] (2.89ns)   --->   "%mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 303 'mul' 'mul_ln517_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln516_8 = sext i32 %accumc_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 304 'sext' 'sext_ln516_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 305 [2/2] (2.89ns)   --->   "%mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 305 'mul' 'mul_ln516_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [1/2] (0.73ns)   --->   "%accumd_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 306 'load' 'accumd_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln516_9 = sext i32 %accumd_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 307 'sext' 'sext_ln516_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 308 [2/2] (2.89ns)   --->   "%mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 308 'mul' 'mul_ln516_5' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/2] (0.73ns)   --->   "%accumc_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 309 'load' 'accumc_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln517_6 = sext i32 %accumc_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 310 'sext' 'sext_ln517_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 311 [2/2] (2.89ns)   --->   "%mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 311 'mul' 'mul_ln517_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 312 [2/2] (0.73ns)   --->   "%accumd_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 312 'load' 'accumd_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 313 [1/2] (0.73ns)   --->   "%accumc_load_6 = load i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 313 'load' 'accumc_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 314 [2/2] (0.73ns)   --->   "%accumd_load_6 = load i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 314 'load' 'accumd_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 315 [2/2] (0.73ns)   --->   "%accumc_load_7 = load i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 315 'load' 'accumc_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 316 [2/2] (0.73ns)   --->   "%accumc_load_8 = load i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 316 'load' 'accumc_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%accumc_load_10_cast = sext i32 %accumc_load_10" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 317 'sext' 'accumc_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (1.14ns)   --->   "%tmp = add i33 %accumc_load_10_cast, i33 %sext_ln517" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 318 'add' 'tmp' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.73ns)   --->   "%store_ln532 = store i32 %accumc_load_6, i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 319 'store' 'store_ln532' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 320 [1/1] (0.73ns)   --->   "%store_ln533 = store i32 %accumd_load_4, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 320 'store' 'store_ln533' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 5 <SV = 4> <Delay = 3.62>
ST_5 : Operation 321 [1/2] (2.89ns)   --->   "%mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 321 'mul' 'mul_ln589_12' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/2] (2.89ns)   --->   "%mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 322 'mul' 'mul_ln589_13' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (1.25ns)   --->   "%add_ln589 = add i46 %zl, i46 %mul_ln589_10" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 323 'add' 'add_ln589' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 324 [1/1] (1.26ns)   --->   "%pl_4 = add i47 %mul_ln604, i47 %mul_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 324 'add' 'pl_4' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_4, i32 15, i32 46" [benchmarks/chstone/adpcm/src/adpcm.c:605->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 325 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_15, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 326 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 327 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_16, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 327 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 328 [1/1] (0.73ns)   --->   "%store_ln692 = store i16 %dec_del_dltx_load, i16 1" [benchmarks/chstone/adpcm/src/adpcm.c:692->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 328 'store' 'store_ln692' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 329 [1/1] (0.73ns)   --->   "%store_ln693 = store i16 %trunc_ln425_2, i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:693->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 329 'store' 'store_ln693' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln589_74 = sext i14 %dec_del_dhx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 330 'sext' 'sext_ln589_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln589_57 = sext i32 %dec_del_bph_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 331 'sext' 'sext_ln589_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln589_75 = sext i14 %dec_del_dhx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 332 'sext' 'sext_ln589_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln589_60 = sext i32 %dec_del_bph_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 333 'sext' 'sext_ln589_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln589_76 = sext i14 %dec_del_dhx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 334 'sext' 'sext_ln589_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 335 [1/2] (2.89ns)   --->   "%mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 335 'mul' 'mul_ln589_17' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 336 [1/2] (2.89ns)   --->   "%mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 336 'mul' 'mul_ln589_18' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 337 [1/1] (1.25ns)   --->   "%add_ln589_14 = add i46 %zl_5, i46 %mul_ln589_15" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 337 'add' 'add_ln589_14' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 338 [1/1] (1.26ns)   --->   "%pl_6 = add i47 %mul_ln604_2, i47 %mul_ln600_2" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 338 'add' 'pl_6' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln605_2 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_6, i32 15, i32 46" [benchmarks/chstone/adpcm/src/adpcm.c:605->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 339 'partselect' 'trunc_ln605_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%shl_ln672_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_2, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 340 'bitconcatenate' 'shl_ln672_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (1.18ns)   --->   "%sub_ln672_19 = sub i40 %shl_ln672_17, i40 %sext_ln589_57" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 341 'sub' 'sub_ln672_19' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%wd3_23 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_19, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 342 'partselect' 'wd3_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%shl_ln672_18 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_3, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 343 'bitconcatenate' 'shl_ln672_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (1.18ns)   --->   "%sub_ln672_20 = sub i40 %shl_ln672_18, i40 %sext_ln589_60" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 344 'sub' 'sub_ln672_20' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%wd3_24 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_20, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 345 'partselect' 'wd3_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (2.46ns)   --->   "%mul_ln679_18 = mul i28 %sext_ln679_18, i28 %sext_ln589_74" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 346 'mul' 'mul_ln679_18' <Predicate = (!icmp_ln668_2)> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_18)   --->   "%sext_ln679_20 = sext i28 %mul_ln679_18" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 347 'sext' 'sext_ln679_20' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_18)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_20, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 348 'bitselect' 'tmp_38' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_18)   --->   "%select_ln666_18 = select i1 %tmp_38, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 349 'select' 'select_ln666_18' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_18 = add i32 %select_ln666_18, i32 %wd3_22" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 350 'add' 'add_ln684_18' <Predicate = (!icmp_ln668_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 351 [1/1] (2.46ns)   --->   "%mul_ln679_19 = mul i28 %sext_ln679_18, i28 %sext_ln589_75" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 351 'mul' 'mul_ln679_19' <Predicate = (!icmp_ln668_2)> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_19)   --->   "%sext_ln679_21 = sext i28 %mul_ln679_19" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 352 'sext' 'sext_ln679_21' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_19)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_21, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 353 'bitselect' 'tmp_39' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_19)   --->   "%select_ln666_19 = select i1 %tmp_39, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 354 'select' 'select_ln666_19' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 355 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_19 = add i32 %select_ln666_19, i32 %wd3_23" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 355 'add' 'add_ln684_19' <Predicate = (!icmp_ln668_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (2.46ns)   --->   "%mul_ln679_20 = mul i28 %sext_ln679_18, i28 %sext_ln589_76" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 356 'mul' 'mul_ln679_20' <Predicate = (!icmp_ln668_2)> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_20)   --->   "%sext_ln679_22 = sext i28 %mul_ln679_20" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 357 'sext' 'sext_ln679_22' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_20)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_22, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 358 'bitselect' 'tmp_40' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_20)   --->   "%select_ln666_20 = select i1 %tmp_40, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 359 'select' 'select_ln666_20' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 360 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_20 = add i32 %select_ln666_20, i32 %wd3_24" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 360 'add' 'add_ln684_20' <Predicate = (!icmp_ln668_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_23, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 361 'store' 'store_ln672' <Predicate = (icmp_ln668_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 362 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_24, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 362 'store' 'store_ln672' <Predicate = (icmp_ln668_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 363 [1/1] (0.73ns)   --->   "%store_ln692 = store i14 %dec_del_dhx_load, i14 1" [benchmarks/chstone/adpcm/src/adpcm.c:692->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 363 'store' 'store_ln692' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_5 : Operation 364 [1/1] (0.73ns)   --->   "%store_ln693 = store i14 %trunc_ln472_1, i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:693->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 364 'store' 'store_ln693' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln516_1 = sext i41 %mul_ln517" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 365 'sext' 'sext_ln516_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 366 [2/2] (0.73ns)   --->   "%accumc_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 366 'load' 'accumc_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 367 [1/2] (2.89ns)   --->   "%mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 367 'mul' 'mul_ln516' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 368 [1/2] (2.89ns)   --->   "%mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 368 'mul' 'mul_ln517_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 369 [1/2] (2.89ns)   --->   "%mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 369 'mul' 'mul_ln516_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 370 [1/2] (2.89ns)   --->   "%mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 370 'mul' 'mul_ln516_5' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 371 [1/2] (2.89ns)   --->   "%mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 371 'mul' 'mul_ln517_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 372 [1/2] (0.73ns)   --->   "%accumd_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 372 'load' 'accumd_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln517_7 = sext i32 %accumd_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 373 'sext' 'sext_ln517_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 374 [2/2] (2.89ns)   --->   "%mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 374 'mul' 'mul_ln517_4' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln516_10 = sext i32 %accumc_load_6" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 375 'sext' 'sext_ln516_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 376 [2/2] (2.89ns)   --->   "%mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 376 'mul' 'mul_ln516_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 377 [1/2] (0.73ns)   --->   "%accumd_load_6 = load i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 377 'load' 'accumd_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln516_11 = sext i32 %accumd_load_6" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 378 'sext' 'sext_ln516_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 379 [2/2] (2.89ns)   --->   "%mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 379 'mul' 'mul_ln516_7' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 380 [1/2] (0.73ns)   --->   "%accumc_load_7 = load i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 380 'load' 'accumc_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln516_12 = sext i32 %accumc_load_7" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 381 'sext' 'sext_ln516_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 382 [2/2] (2.89ns)   --->   "%mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 382 'mul' 'mul_ln516_4' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 383 [2/2] (0.73ns)   --->   "%accumd_load_7 = load i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 383 'load' 'accumd_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 384 [1/2] (0.73ns)   --->   "%accumc_load_8 = load i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 384 'load' 'accumc_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln517_9 = sext i32 %accumc_load_8" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 385 'sext' 'sext_ln517_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 386 [2/2] (2.89ns)   --->   "%mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 386 'mul' 'mul_ln517_5' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 387 [2/2] (0.73ns)   --->   "%accumd_load_8 = load i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 387 'load' 'accumd_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 388 [2/2] (0.73ns)   --->   "%accumc_load_9 = load i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 388 'load' 'accumc_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_cast = sext i33 %tmp" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 389 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 390 [2/2] (2.88ns)   --->   "%tmp34 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 390 'mul' 'tmp34' <Predicate = true> <Delay = 2.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 391 [1/1] (1.20ns)   --->   "%add_ln521 = add i42 %mul_ln516_2, i42 %sext_ln516_1" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 391 'add' 'add_ln521' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 392 [1/1] (0.73ns)   --->   "%store_ln532 = store i32 %accumc_load_8, i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 392 'store' 'store_ln532' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 393 [1/1] (0.73ns)   --->   "%store_ln533 = store i32 %accumd_load_6, i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 393 'store' 'store_ln533' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 394 [1/1] (0.73ns)   --->   "%store_ln532 = store i32 %accumc_load, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 394 'store' 'store_ln532' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 6 <SV = 5> <Delay = 3.62>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln587_13 = sext i16 %dec_del_dltx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 395 'sext' 'sext_ln587_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln589_69 = sext i16 %dec_del_dltx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 396 'sext' 'sext_ln589_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln589_70 = sext i16 %dec_del_dltx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 397 'sext' 'sext_ln589_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln589_71 = sext i16 %dec_del_dltx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 398 'sext' 'sext_ln589_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln589_48 = sext i32 %dec_del_bpl_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 399 'sext' 'sext_ln589_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln589_72 = sext i16 %dec_del_dltx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 400 'sext' 'sext_ln589_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln589_51 = sext i32 %dec_del_bpl_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 401 'sext' 'sext_ln589_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln589_73 = sext i16 %dec_del_dltx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 402 'sext' 'sext_ln589_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln589_10 = add i46 %add_ln589, i46 %mul_ln589" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 403 'add' 'add_ln589_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln589_11 = add i46 %mul_ln589_12, i46 %mul_ln589_13" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 404 'add' 'add_ln589_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 405 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln589_12 = add i46 %add_ln589_11, i46 %mul_ln589_11" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 405 'add' 'add_ln589_12' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 406 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%zl_4 = add i46 %add_ln589_12, i46 %add_ln589_10" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 406 'add' 'zl_4' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %zl_4, i32 14, i32 45" [benchmarks/chstone/adpcm/src/adpcm.c:591->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 407 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (1.14ns)   --->   "%add_ln422 = add i32 %trunc_ln11, i32 %trunc_ln" [benchmarks/chstone/adpcm/src/adpcm.c:422]   --->   Operation 408 'add' 'add_ln422' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln425 = trunc i32 %add_ln422" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 409 'trunc' 'trunc_ln425' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln425_1 = sext i16 %trunc_ln425_2" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 410 'sext' 'sext_ln425_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (1.14ns)   --->   "%add_ln440 = add i32 %sext_ln425_1, i32 %trunc_ln" [benchmarks/chstone/adpcm/src/adpcm.c:440]   --->   Operation 411 'add' 'add_ln440' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%shl_ln672_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_4, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 412 'bitconcatenate' 'shl_ln672_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (1.18ns)   --->   "%sub_ln672_15 = sub i40 %shl_ln672_13, i40 %sext_ln589_48" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 413 'sub' 'sub_ln672_15' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%wd3_17 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_15, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 414 'partselect' 'wd3_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%shl_ln672_14 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_5, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 415 'bitconcatenate' 'shl_ln672_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (1.18ns)   --->   "%sub_ln672_16 = sub i40 %shl_ln672_14, i40 %sext_ln589_51" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 416 'sub' 'sub_ln672_16' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%wd3_18 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_16, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 417 'partselect' 'wd3_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 418 [1/1] (2.54ns)   --->   "%mul_ln679 = mul i32 %sext_ln425_1, i32 %sext_ln587_13" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 418 'mul' 'mul_ln679' <Predicate = (!icmp_ln668)> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 419 [1/1] (2.54ns)   --->   "%mul_ln679_12 = mul i32 %sext_ln425_1, i32 %sext_ln589_69" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 419 'mul' 'mul_ln679_12' <Predicate = (!icmp_ln668)> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 420 [1/1] (2.54ns)   --->   "%mul_ln679_13 = mul i32 %sext_ln425_1, i32 %sext_ln589_70" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 420 'mul' 'mul_ln679_13' <Predicate = (!icmp_ln668)> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 421 [1/1] (2.54ns)   --->   "%mul_ln679_14 = mul i32 %sext_ln425_1, i32 %sext_ln589_71" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 421 'mul' 'mul_ln679_14' <Predicate = (!icmp_ln668)> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 422 [1/1] (2.54ns)   --->   "%mul_ln679_15 = mul i32 %sext_ln425_1, i32 %sext_ln589_72" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 422 'mul' 'mul_ln679_15' <Predicate = (!icmp_ln668)> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 423 [1/1] (2.54ns)   --->   "%mul_ln679_16 = mul i32 %sext_ln425_1, i32 %sext_ln589_73" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 423 'mul' 'mul_ln679_16' <Predicate = (!icmp_ln668)> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 424 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_17, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 424 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 425 [1/1] (0.46ns)   --->   "%br_ln688 = br void %upzero.exit" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 425 'br' 'br_ln688' <Predicate = (icmp_ln668)> <Delay = 0.46>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln589_63 = sext i32 %dec_del_bph_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 426 'sext' 'sext_ln589_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln589_77 = sext i14 %dec_del_dhx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 427 'sext' 'sext_ln589_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln589_66 = sext i32 %dec_del_bph_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 428 'sext' 'sext_ln589_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln589_78 = sext i14 %dec_del_dhx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 429 'sext' 'sext_ln589_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln589_15 = add i46 %add_ln589_14, i46 %mul_ln589_14" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 430 'add' 'add_ln589_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln589_16 = add i46 %mul_ln589_17, i46 %mul_ln589_18" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 431 'add' 'add_ln589_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 432 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln589_17 = add i46 %add_ln589_16, i46 %mul_ln589_16" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 432 'add' 'add_ln589_17' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 433 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%zl_6 = add i46 %add_ln589_17, i46 %add_ln589_15" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 433 'add' 'zl_6' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln591_2 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %zl_6, i32 14, i32 45" [benchmarks/chstone/adpcm/src/adpcm.c:591->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 434 'partselect' 'trunc_ln591_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln472_1 = sext i14 %trunc_ln472_1" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 435 'sext' 'sext_ln472_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (1.14ns)   --->   "%add_ln481 = add i32 %sext_ln472_1, i32 %trunc_ln591_2" [benchmarks/chstone/adpcm/src/adpcm.c:481]   --->   Operation 436 'add' 'add_ln481' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%shl_ln672_19 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_4, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 437 'bitconcatenate' 'shl_ln672_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (1.18ns)   --->   "%sub_ln672_21 = sub i40 %shl_ln672_19, i40 %sext_ln589_63" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 438 'sub' 'sub_ln672_21' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%wd3_25 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_21, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 439 'partselect' 'wd3_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%shl_ln672_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_5, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 440 'bitconcatenate' 'shl_ln672_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (1.18ns)   --->   "%sub_ln672_22 = sub i40 %shl_ln672_20, i40 %sext_ln589_66" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 441 'sub' 'sub_ln672_22' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%wd3_26 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_22, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 442 'partselect' 'wd3_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 443 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_18, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 443 'store' 'store_ln684' <Predicate = (!icmp_ln668_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 444 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_19, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 444 'store' 'store_ln684' <Predicate = (!icmp_ln668_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 445 [1/1] (2.46ns)   --->   "%mul_ln679_21 = mul i28 %sext_ln679_18, i28 %sext_ln589_77" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 445 'mul' 'mul_ln679_21' <Predicate = (!icmp_ln668_2)> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_21)   --->   "%sext_ln679_23 = sext i28 %mul_ln679_21" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 446 'sext' 'sext_ln679_23' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_21)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_23, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 447 'bitselect' 'tmp_41' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_6 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_21)   --->   "%select_ln666_21 = select i1 %tmp_41, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 448 'select' 'select_ln666_21' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 449 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_21 = add i32 %select_ln666_21, i32 %wd3_25" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 449 'add' 'add_ln684_21' <Predicate = (!icmp_ln668_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 450 [1/1] (2.46ns)   --->   "%mul_ln679_22 = mul i28 %sext_ln679_18, i28 %sext_ln589_78" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 450 'mul' 'mul_ln679_22' <Predicate = (!icmp_ln668_2)> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 451 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_25, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 451 'store' 'store_ln672' <Predicate = (icmp_ln668_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 452 [1/1] (0.46ns)   --->   "%br_ln688 = br void %upzero.exit140" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 452 'br' 'br_ln688' <Predicate = (icmp_ln668_2)> <Delay = 0.46>
ST_6 : Operation 453 [1/2] (0.73ns)   --->   "%accumc_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 453 'load' 'accumc_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 454 [2/2] (0.73ns)   --->   "%accumc_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 454 'load' 'accumc_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln516_5 = sext i44 %mul_ln517_1" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 455 'sext' 'sext_ln516_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln517_4 = sext i43 %mul_ln516" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 456 'sext' 'sext_ln517_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln516_7 = sext i45 %mul_ln517_2" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 457 'sext' 'sext_ln516_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 458 [1/2] (2.89ns)   --->   "%mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 458 'mul' 'mul_ln517_4' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 459 [1/2] (2.89ns)   --->   "%mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 459 'mul' 'mul_ln516_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 460 [1/2] (2.89ns)   --->   "%mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 460 'mul' 'mul_ln516_7' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 461 [1/2] (2.89ns)   --->   "%mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 461 'mul' 'mul_ln516_4' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 462 [1/2] (0.73ns)   --->   "%accumd_load_7 = load i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 462 'load' 'accumd_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 463 [1/2] (2.89ns)   --->   "%mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 463 'mul' 'mul_ln517_5' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 464 [1/2] (0.73ns)   --->   "%accumd_load_8 = load i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 464 'load' 'accumd_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 465 [1/2] (0.73ns)   --->   "%accumc_load_9 = load i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 465 'load' 'accumc_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln516_15 = sext i32 %accumc_load_9" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 466 'sext' 'sext_ln516_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 467 [2/2] (2.89ns)   --->   "%mul_ln516_6 = mul i41 %sext_ln516_15, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 467 'mul' 'mul_ln516_6' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 468 [1/2] (2.88ns)   --->   "%tmp34 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 468 'mul' 'tmp34' <Predicate = true> <Delay = 2.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 469 [1/1] (1.24ns)   --->   "%add_ln520_1 = add i45 %sext_ln517_4, i45 %mul_ln516_1" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 469 'add' 'add_ln520_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 470 [2/2] (0.73ns)   --->   "%accumd_load_10 = load i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 470 'load' 'accumd_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln521_1 = add i46 %sext_ln516_7, i46 %mul_ln516_5" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 471 'add' 'add_ln521_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 472 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln521_2 = add i46 %add_ln521_1, i46 %sext_ln516_5" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 472 'add' 'add_ln521_2' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 473 [1/1] (0.73ns)   --->   "%store_ln532 = store i32 %accumc_load_9, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 473 'store' 'store_ln532' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 474 [1/1] (0.73ns)   --->   "%store_ln533 = store i32 %accumd_load_9, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 474 'store' 'store_ln533' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 475 [1/1] (0.73ns)   --->   "%store_ln533 = store i32 %accumd_load_8, i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 475 'store' 'store_ln533' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 476 [1/1] (0.73ns)   --->   "%store_ln532 = store i32 %accumc_load_1, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 476 'store' 'store_ln532' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 7 <SV = 6> <Delay = 3.44>
ST_7 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln428_1 = sext i16 %trunc_ln425_2" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 477 'sext' 'sext_ln428_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln428_2 = sext i16 %trunc_ln12" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 478 'sext' 'sext_ln428_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 479 [1/1] (1.14ns)   --->   "%add_ln430 = add i32 %sext_ln428_2, i32 %add_ln422" [benchmarks/chstone/adpcm/src/adpcm.c:430]   --->   Operation 479 'add' 'add_ln430' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node add_ln684)   --->   "%sext_ln679 = sext i32 %mul_ln679" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 480 'sext' 'sext_ln679' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node add_ln684)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 481 'bitselect' 'tmp_28' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node add_ln684)   --->   "%select_ln666 = select i1 %tmp_28, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 482 'select' 'select_ln666' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 483 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684 = add i32 %select_ln666, i32 %wd3_19" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 483 'add' 'add_ln684' <Predicate = (!icmp_ln668)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 484 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 484 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_12)   --->   "%sext_ln679_13 = sext i32 %mul_ln679_12" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 485 'sext' 'sext_ln679_13' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_12)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_13, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 486 'bitselect' 'tmp_29' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_12)   --->   "%select_ln666_12 = select i1 %tmp_29, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 487 'select' 'select_ln666_12' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 488 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_12 = add i32 %select_ln666_12, i32 %wd3_14" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 488 'add' 'add_ln684_12' <Predicate = (!icmp_ln668)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 489 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_12, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 489 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_13)   --->   "%sext_ln679_14 = sext i32 %mul_ln679_13" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 490 'sext' 'sext_ln679_14' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_13)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_14, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 491 'bitselect' 'tmp_30' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_13)   --->   "%select_ln666_13 = select i1 %tmp_30, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 492 'select' 'select_ln666_13' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 493 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_13 = add i32 %select_ln666_13, i32 %wd3_15" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 493 'add' 'add_ln684_13' <Predicate = (!icmp_ln668)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_14)   --->   "%sext_ln679_15 = sext i32 %mul_ln679_14" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 494 'sext' 'sext_ln679_15' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_14)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_15, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 495 'bitselect' 'tmp_31' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_14)   --->   "%select_ln666_14 = select i1 %tmp_31, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 496 'select' 'select_ln666_14' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 497 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_14 = add i32 %select_ln666_14, i32 %wd3_16" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 497 'add' 'add_ln684_14' <Predicate = (!icmp_ln668)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_15)   --->   "%sext_ln679_16 = sext i32 %mul_ln679_15" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 498 'sext' 'sext_ln679_16' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_15)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_16, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 499 'bitselect' 'tmp_32' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_15)   --->   "%select_ln666_15 = select i1 %tmp_32, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 500 'select' 'select_ln666_15' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 501 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_15 = add i32 %select_ln666_15, i32 %wd3_17" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 501 'add' 'add_ln684_15' <Predicate = (!icmp_ln668)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_16)   --->   "%sext_ln679_17 = sext i32 %mul_ln679_16" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 502 'sext' 'sext_ln679_17' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_16)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_17, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 503 'bitselect' 'tmp_33' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_16)   --->   "%select_ln666_16 = select i1 %tmp_33, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 504 'select' 'select_ln666_16' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 505 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_16 = add i32 %select_ln666_16, i32 %wd3_18" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 505 'add' 'add_ln684_16' <Predicate = (!icmp_ln668)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 506 [1/1] (0.46ns)   --->   "%br_ln688 = br void %upzero.exit" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 506 'br' 'br_ln688' <Predicate = (!icmp_ln668)> <Delay = 0.46>
ST_7 : Operation 507 [1/1] (0.00ns)   --->   "%dec_plt1_load = load i32 %dec_plt1" [benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 507 'load' 'dec_plt1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 508 [1/1] (0.00ns)   --->   "%dec_plt2_load = load i32 %dec_plt2" [benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 508 'load' 'dec_plt2_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln705 = sext i32 %add_ln440" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 509 'sext' 'sext_ln705' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln705_4 = sext i32 %dec_plt1_load" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 510 'sext' 'sext_ln705_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 511 [2/2] (2.89ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 511 'mul' 'mul_ln705' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i32 %dec_plt2_load" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 512 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 513 [2/2] (2.89ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 513 'mul' 'mul_ln708' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 514 [1/1] (1.14ns)   --->   "%add_ln452 = add i31 %trunc_ln425, i31 %sext_ln428_1" [benchmarks/chstone/adpcm/src/adpcm.c:452]   --->   Operation 514 'add' 'add_ln452' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 515 [1/1] (0.00ns)   --->   "%store_ln456 = store i31 %add_ln452, i31 %dec_rlt1" [benchmarks/chstone/adpcm/src/adpcm.c:456]   --->   Operation 515 'store' 'store_ln456' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 516 [1/1] (0.00ns)   --->   "%store_ln457 = store i32 %dec_plt1_load, i32 %dec_plt2" [benchmarks/chstone/adpcm/src/adpcm.c:457]   --->   Operation 516 'store' 'store_ln457' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 517 [1/1] (0.00ns)   --->   "%store_ln458 = store i32 %add_ln440, i32 %dec_plt1" [benchmarks/chstone/adpcm/src/adpcm.c:458]   --->   Operation 517 'store' 'store_ln458' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 518 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_20, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 518 'store' 'store_ln684' <Predicate = (!icmp_ln668_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 519 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_21, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 519 'store' 'store_ln684' <Predicate = (!icmp_ln668_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_22)   --->   "%sext_ln679_24 = sext i28 %mul_ln679_22" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 520 'sext' 'sext_ln679_24' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_7 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_22)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_24, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 521 'bitselect' 'tmp_42' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_7 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_22)   --->   "%select_ln666_22 = select i1 %tmp_42, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 522 'select' 'select_ln666_22' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 523 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_22 = add i32 %select_ln666_22, i32 %wd3_26" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 523 'add' 'add_ln684_22' <Predicate = (!icmp_ln668_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 524 [1/1] (0.46ns)   --->   "%br_ln688 = br void %upzero.exit140" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 524 'br' 'br_ln688' <Predicate = (!icmp_ln668_2)> <Delay = 0.46>
ST_7 : Operation 525 [1/1] (0.00ns)   --->   "%dec_ph1_load = load i32 %dec_ph1" [benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 525 'load' 'dec_ph1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%dec_ph2_load = load i32 %dec_ph2" [benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 526 'load' 'dec_ph2_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln705_5 = sext i32 %add_ln481" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 527 'sext' 'sext_ln705_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln705_6 = sext i32 %dec_ph1_load" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 528 'sext' 'sext_ln705_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 529 [2/2] (2.89ns)   --->   "%mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 529 'mul' 'mul_ln705_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i32 %dec_ph2_load" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 530 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 531 [2/2] (2.89ns)   --->   "%mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 531 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 532 [1/1] (1.14ns)   --->   "%add_ln493 = add i32 %add_ln481, i32 %trunc_ln605_2" [benchmarks/chstone/adpcm/src/adpcm.c:493]   --->   Operation 532 'add' 'add_ln493' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln496 = trunc i32 %add_ln493" [benchmarks/chstone/adpcm/src/adpcm.c:496]   --->   Operation 533 'trunc' 'trunc_ln496' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 534 [1/1] (0.00ns)   --->   "%store_ln497 = store i31 %trunc_ln496, i31 %dec_rh1" [benchmarks/chstone/adpcm/src/adpcm.c:497]   --->   Operation 534 'store' 'store_ln497' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 535 [1/1] (0.00ns)   --->   "%store_ln498 = store i32 %dec_ph1_load, i32 %dec_ph2" [benchmarks/chstone/adpcm/src/adpcm.c:498]   --->   Operation 535 'store' 'store_ln498' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 536 [1/1] (0.00ns)   --->   "%store_ln499 = store i32 %add_ln481, i32 %dec_ph1" [benchmarks/chstone/adpcm/src/adpcm.c:499]   --->   Operation 536 'store' 'store_ln499' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 537 [1/1] (1.14ns)   --->   "%sub_ln504 = sub i32 %add_ln430, i32 %add_ln493" [benchmarks/chstone/adpcm/src/adpcm.c:504]   --->   Operation 537 'sub' 'sub_ln504' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 538 [1/1] (1.14ns)   --->   "%add_ln505 = add i32 %add_ln493, i32 %add_ln430" [benchmarks/chstone/adpcm/src/adpcm.c:505]   --->   Operation 538 'add' 'add_ln505' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 539 [1/1] (0.00ns)   --->   "%shl_ln16 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %sub_ln504, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:511]   --->   Operation 539 'bitconcatenate' 'shl_ln16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln511 = sext i36 %shl_ln16" [benchmarks/chstone/adpcm/src/adpcm.c:511]   --->   Operation 540 'sext' 'sext_ln511' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 541 [1/1] (0.00ns)   --->   "%shl_ln511_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %sub_ln504, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:511]   --->   Operation 541 'bitconcatenate' 'shl_ln511_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln511_1 = sext i34 %shl_ln511_1" [benchmarks/chstone/adpcm/src/adpcm.c:511]   --->   Operation 542 'sext' 'sext_ln511_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 543 [1/1] (1.16ns)   --->   "%xa1 = sub i37 %sext_ln511, i37 %sext_ln511_1" [benchmarks/chstone/adpcm/src/adpcm.c:511]   --->   Operation 543 'sub' 'xa1' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln516 = sext i32 %add_ln505" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 544 'sext' 'sext_ln516' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 545 [1/2] (0.73ns)   --->   "%accumc_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 545 'load' 'accumc_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln517_8 = sext i44 %mul_ln516_4" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 546 'sext' 'sext_ln517_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 547 [1/1] (0.00ns)   --->   "%shl_ln18 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %accumd_load_7, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 547 'bitconcatenate' 'shl_ln18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln516_13 = sext i39 %shl_ln18" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 548 'sext' 'sext_ln516_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 549 [1/2] (2.89ns)   --->   "%mul_ln516_6 = mul i41 %sext_ln516_15, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 549 'mul' 'mul_ln516_6' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln520 = sext i32 %accumd_load_9" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 550 'sext' 'sext_ln520' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 551 [1/1] (1.24ns)   --->   "%add_ln520_4 = add i45 %mul_ln516_3, i45 %sext_ln517_8" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 551 'add' 'add_ln520_4' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln520_4 = sext i45 %add_ln520_4" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 552 'sext' 'sext_ln520_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 553 [1/1] (1.25ns)   --->   "%add_ln520_5 = add i46 %sext_ln520_4, i46 %mul_ln517_3" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 553 'add' 'add_ln520_5' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 554 [1/2] (0.73ns)   --->   "%accumd_load_10 = load i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 554 'load' 'accumd_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 555 [1/1] (1.14ns)   --->   "%tmp35 = add i33 %sext_ln520, i33 %sext_ln516" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 555 'add' 'tmp35' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 556 [1/1] (1.20ns)   --->   "%add_ln521_4 = add i42 %mul_ln516_7, i42 %sext_ln516_13" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 556 'add' 'add_ln521_4' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 557 [1/1] (0.73ns)   --->   "%store_ln532 = store i32 %accumc_load_7, i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 557 'store' 'store_ln532' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 558 [1/1] (0.73ns)   --->   "%store_ln533 = store i32 %accumd_load_7, i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 558 'store' 'store_ln533' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 559 [1/1] (0.73ns)   --->   "%store_ln532 = store i32 %accumc_load_5, i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 559 'store' 'store_ln532' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 560 [1/1] (0.73ns)   --->   "%store_ln533 = store i32 %accumd_load_5, i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 560 'store' 'store_ln533' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 8 <SV = 7> <Delay = 3.36>
ST_8 : Operation 561 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_13, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 561 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 562 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_14, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 562 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 563 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln684_16, void %upzero_label11.i, i32 %wd3_18, void %for.inc.i35"   --->   Operation 563 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 564 [1/2] (2.89ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 564 'mul' 'mul_ln705' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln705, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 565 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 566 [1/2] (2.89ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 566 'mul' 'mul_ln708' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln708, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 567 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 568 [1/1] (0.00ns)   --->   "%storemerge28 = phi i32 %add_ln684_22, void %upzero_label11.i122, i32 %wd3_26, void %for.inc.i120"   --->   Operation 568 'phi' 'storemerge28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 569 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %storemerge28, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 569 'store' 'store_ln672' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 570 [1/2] (2.89ns)   --->   "%mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 570 'mul' 'mul_ln705_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln705_2, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 571 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 572 [1/2] (2.89ns)   --->   "%mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 572 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln708_2, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 573 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln406 = sext i37 %xa1" [benchmarks/chstone/adpcm/src/adpcm.c:406]   --->   Operation 574 'sext' 'sext_ln406' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 575 [1/1] (0.00ns)   --->   "%shl_ln17 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %accumc_load_1, i6 0" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 575 'bitconcatenate' 'shl_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln516_2 = sext i38 %shl_ln17" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 576 'sext' 'sext_ln516_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 577 [1/1] (0.00ns)   --->   "%shl_ln516_1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumc_load_1, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 577 'bitconcatenate' 'shl_ln516_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln516_3 = sext i36 %shl_ln516_1" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 578 'sext' 'sext_ln516_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln516 = sub i39 %sext_ln516_2, i39 %sext_ln516_3" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 579 'sub' 'sub_ln516' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 580 [1/1] (0.00ns)   --->   "%shl_ln516_2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %accumc_load_2, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 580 'bitconcatenate' 'shl_ln516_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln517_2 = sext i39 %shl_ln516_2" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 581 'sext' 'sext_ln517_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln520_1 = sext i40 %tmp34" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 582 'sext' 'sext_ln520_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 583 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%add_ln520 = add i39 %sub_ln516, i39 %sext_ln406" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 583 'add' 'add_ln520' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln520_2 = sext i39 %add_ln520" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 584 'sext' 'sext_ln520_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln520_2 = add i45 %add_ln520_1, i45 %sext_ln517_2" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 585 'add' 'add_ln520_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 586 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln520_3 = add i45 %add_ln520_2, i45 %sext_ln520_2" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 586 'add' 'add_ln520_3' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln520_3 = sext i45 %add_ln520_3" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 587 'sext' 'sext_ln520_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 588 [1/1] (1.19ns)   --->   "%add_ln520_6 = add i41 %mul_ln516_6, i41 %sext_ln520_1" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 588 'add' 'add_ln520_6' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln520_5 = sext i41 %add_ln520_6" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 589 'sext' 'sext_ln520_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 590 [1/1] (1.20ns)   --->   "%add_ln520_7 = add i42 %sext_ln520_5, i42 %mul_ln517_5" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 590 'add' 'add_ln520_7' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln520_6 = sext i42 %add_ln520_7" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 591 'sext' 'sext_ln520_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln520_8 = add i46 %sext_ln520_6, i46 %add_ln520_5" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 592 'add' 'add_ln520_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 593 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%xa1_1 = add i46 %add_ln520_8, i46 %sext_ln520_3" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 593 'add' 'xa1_1' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln521_2 = sext i33 %tmp35" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 594 'sext' 'sext_ln521_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 595 [2/2] (2.88ns)   --->   "%mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 595 'mul' 'mul_ln521' <Predicate = true> <Delay = 2.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln18 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa1_1, i32 14, i32 45" [benchmarks/chstone/adpcm/src/adpcm.c:524]   --->   Operation 596 'partselect' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 597 [1/1] (0.00ns)   --->   "%store_ln524 = store i32 %trunc_ln18, i32 %xout1" [benchmarks/chstone/adpcm/src/adpcm.c:524]   --->   Operation 597 'store' 'store_ln524' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 598 [1/1] (0.73ns)   --->   "%store_ln532 = store i32 %accumc_load_3, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 598 'store' 'store_ln532' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 599 [1/1] (0.73ns)   --->   "%store_ln533 = store i32 %accumd_load_3, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 599 'store' 'store_ln533' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 600 [1/1] (0.73ns)   --->   "%store_ln532 = store i32 %accumc_load_2, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 600 'store' 'store_ln532' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 601 [1/1] (0.73ns)   --->   "%store_ln533 = store i32 %accumd_load_1, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 601 'store' 'store_ln533' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln604 = sext i15 %dec_al2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 602 'sext' 'sext_ln604' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 603 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_15, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 603 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 604 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %storemerge, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 604 'store' 'store_ln672' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 605 [1/1] (0.00ns)   --->   "%wd2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %dec_al1_load, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:704->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 605 'bitconcatenate' 'wd2' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln702 = sext i18 %wd2" [benchmarks/chstone/adpcm/src/adpcm.c:702->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 606 'sext' 'sext_ln702' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 607 [1/1] (1.12ns)   --->   "%sub_ln706 = sub i19 0, i19 %sext_ln702" [benchmarks/chstone/adpcm/src/adpcm.c:706->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 607 'sub' 'sub_ln706' <Predicate = (!tmp_34)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %dec_al1_load, i32 5, i32 15" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 608 'partselect' 'tmp_s' <Predicate = (tmp_34)> <Delay = 0.00>
ST_9 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln707 = sext i11 %tmp_s" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 609 'sext' 'sext_ln707' <Predicate = (tmp_34)> <Delay = 0.00>
ST_9 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln706, i32 7, i32 18" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 610 'partselect' 'tmp_1' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 611 [1/1] (0.36ns)   --->   "%select_ln705 = select i1 %tmp_34, i12 %sext_ln707, i12 %tmp_1" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 611 'select' 'select_ln705' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln708_4 = sext i12 %select_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 612 'sext' 'sext_ln708_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 613 [1/1] (0.00ns)   --->   "%shl_ln13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_al2_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 613 'bitconcatenate' 'shl_ln13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln716 = sext i22 %shl_ln13" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 614 'sext' 'sext_ln716' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 615 [1/1] (1.12ns)   --->   "%sub_ln716 = sub i23 %sext_ln716, i23 %sext_ln604" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 615 'sub' 'sub_ln716' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln716, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 616 'partselect' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln716_4 = sext i16 %trunc_ln15" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 617 'sext' 'sext_ln716_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 618 [1/1] (0.38ns)   --->   "%select_ln716 = select i1 %tmp_35, i17 130944, i17 128" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 618 'select' 'select_ln716' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln716 = add i17 %sext_ln716_4, i17 %select_ln716" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 619 'add' 'add_ln716' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 620 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%apl2 = add i17 %add_ln716, i17 %sext_ln708_4" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 620 'add' 'apl2' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 621 [1/1] (1.12ns)   --->   "%icmp_ln719 = icmp_sgt  i17 %apl2, i17 12288" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 621 'icmp' 'icmp_ln719' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln604_5 = sext i15 %dec_ah2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 622 'sext' 'sext_ln604_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 623 [1/1] (0.00ns)   --->   "%wd2_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %dec_ah1_load, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:704->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 623 'bitconcatenate' 'wd2_2' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_9 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln702_2 = sext i18 %wd2_2" [benchmarks/chstone/adpcm/src/adpcm.c:702->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 624 'sext' 'sext_ln702_2' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_9 : Operation 625 [1/1] (1.12ns)   --->   "%sub_ln706_2 = sub i19 0, i19 %sext_ln702_2" [benchmarks/chstone/adpcm/src/adpcm.c:706->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 625 'sub' 'sub_ln706_2' <Predicate = (!tmp_43)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %dec_ah1_load, i32 5, i32 15" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 626 'partselect' 'tmp_2' <Predicate = (tmp_43)> <Delay = 0.00>
ST_9 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln707_2 = sext i11 %tmp_2" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 627 'sext' 'sext_ln707_2' <Predicate = (tmp_43)> <Delay = 0.00>
ST_9 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln706_2, i32 7, i32 18" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 628 'partselect' 'tmp_5' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_9 : Operation 629 [1/1] (0.36ns)   --->   "%select_ln705_2 = select i1 %tmp_43, i12 %sext_ln707_2, i12 %tmp_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 629 'select' 'select_ln705_2' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln708_5 = sext i12 %select_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 630 'sext' 'sext_ln708_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 631 [1/1] (0.00ns)   --->   "%shl_ln716_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_ah2_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 631 'bitconcatenate' 'shl_ln716_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln716_5 = sext i22 %shl_ln716_2" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 632 'sext' 'sext_ln716_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 633 [1/1] (1.12ns)   --->   "%sub_ln716_2 = sub i23 %sext_ln716_5, i23 %sext_ln604_5" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 633 'sub' 'sub_ln716_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln716_2 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln716_2, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 634 'partselect' 'trunc_ln716_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln716_6 = sext i16 %trunc_ln716_2" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 635 'sext' 'sext_ln716_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 636 [1/1] (0.38ns)   --->   "%select_ln716_2 = select i1 %tmp_44, i17 130944, i17 128" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 636 'select' 'select_ln716_2' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln716_5 = add i17 %sext_ln716_6, i17 %select_ln716_2" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 637 'add' 'add_ln716_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 638 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%apl2_8 = add i17 %add_ln716_5, i17 %sext_ln708_5" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 638 'add' 'apl2_8' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 639 [1/1] (1.12ns)   --->   "%icmp_ln719_2 = icmp_sgt  i17 %apl2_8, i17 12288" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 639 'icmp' 'icmp_ln719_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 640 [1/1] (0.00ns)   --->   "%shl_ln19 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumd_load_10, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 640 'bitconcatenate' 'shl_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln521 = sext i36 %shl_ln19" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 641 'sext' 'sext_ln521' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 642 [1/1] (0.00ns)   --->   "%shl_ln521_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %accumd_load_10, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 642 'bitconcatenate' 'shl_ln521_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln521_1 = sext i34 %shl_ln521_1" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 643 'sext' 'sext_ln521_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 644 [1/1] (1.16ns)   --->   "%sub_ln521 = sub i37 %sext_ln521, i37 %sext_ln521_1" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 644 'sub' 'sub_ln521' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 645 [1/2] (2.88ns)   --->   "%mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 645 'mul' 'mul_ln521' <Predicate = true> <Delay = 2.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 646 [1/1] (0.73ns)   --->   "%store_ln535 = store i32 %sub_ln504, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:535]   --->   Operation 646 'store' 'store_ln535' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 647 [1/1] (0.73ns)   --->   "%store_ln536 = store i32 %add_ln505, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:536]   --->   Operation 647 'store' 'store_ln536' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 10 <SV = 9> <Delay = 3.31>
ST_10 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln602 = sext i16 %dec_al1_load" [benchmarks/chstone/adpcm/src/adpcm.c:602->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 648 'sext' 'sext_ln602' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 649 [1/1] (0.32ns)   --->   "%apl2_6 = select i1 %icmp_ln719, i17 12288, i17 %apl2" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 649 'select' 'apl2_6' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i17 %apl2_6" [benchmarks/chstone/adpcm/src/adpcm.c:703->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 650 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 651 [1/1] (1.12ns)   --->   "%icmp_ln721 = icmp_slt  i17 %apl2_6, i17 118784" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 651 'icmp' 'icmp_ln721' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 652 [1/1] (0.35ns)   --->   "%apl2_7 = select i1 %icmp_ln721, i15 20480, i15 %trunc_ln703" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 652 'select' 'apl2_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 653 [1/1] (0.00ns)   --->   "%store_ln446 = store i15 %apl2_7, i15 %dec_al2" [benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 653 'store' 'store_ln446' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 654 [1/1] (0.00ns)   --->   "%shl_ln14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %dec_al1_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 654 'bitconcatenate' 'shl_ln14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln734 = sext i24 %shl_ln14" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 655 'sext' 'sext_ln734' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 656 [1/1] (1.13ns)   --->   "%sub_ln734 = sub i25 %sext_ln734, i25 %sext_ln602" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 656 'sub' 'sub_ln734' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%trunc_ln16 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln734, i32 8, i32 24" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 657 'partselect' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%sext_ln735 = sext i17 %trunc_ln16" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 658 'sext' 'sext_ln735' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%select_ln735 = select i1 %tmp_34, i18 261952, i18 192" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 659 'select' 'select_ln735' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 660 [1/1] (1.12ns) (out node of the LUT)   --->   "%apl1 = add i18 %select_ln735, i18 %sext_ln735" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 660 'add' 'apl1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 661 [1/1] (1.08ns)   --->   "%wd3_20 = sub i15 15360, i15 %apl2_7" [benchmarks/chstone/adpcm/src/adpcm.c:744->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 661 'sub' 'wd3_20' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln602_2 = sext i16 %dec_ah1_load" [benchmarks/chstone/adpcm/src/adpcm.c:602->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 662 'sext' 'sext_ln602_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 663 [1/1] (0.32ns)   --->   "%apl2_9 = select i1 %icmp_ln719_2, i17 12288, i17 %apl2_8" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 663 'select' 'apl2_9' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln703_2 = trunc i17 %apl2_9" [benchmarks/chstone/adpcm/src/adpcm.c:703->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 664 'trunc' 'trunc_ln703_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 665 [1/1] (1.12ns)   --->   "%icmp_ln721_2 = icmp_slt  i17 %apl2_9, i17 118784" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 665 'icmp' 'icmp_ln721_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 666 [1/1] (0.35ns)   --->   "%apl2_10 = select i1 %icmp_ln721_2, i15 20480, i15 %trunc_ln703_2" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 666 'select' 'apl2_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 667 [1/1] (0.00ns)   --->   "%store_ln487 = store i15 %apl2_10, i15 %dec_ah2" [benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 667 'store' 'store_ln487' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 668 [1/1] (0.00ns)   --->   "%shl_ln734_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %dec_ah1_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 668 'bitconcatenate' 'shl_ln734_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln734_2 = sext i24 %shl_ln734_2" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 669 'sext' 'sext_ln734_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 670 [1/1] (1.13ns)   --->   "%sub_ln734_2 = sub i25 %sext_ln734_2, i25 %sext_ln602_2" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 670 'sub' 'sub_ln734_2' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node apl1_11)   --->   "%trunc_ln734_2 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln734_2, i32 8, i32 24" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 671 'partselect' 'trunc_ln734_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node apl1_11)   --->   "%sext_ln735_2 = sext i17 %trunc_ln734_2" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 672 'sext' 'sext_ln735_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node apl1_11)   --->   "%select_ln735_2 = select i1 %tmp_43, i18 261952, i18 192" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 673 'select' 'select_ln735_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 674 [1/1] (1.12ns) (out node of the LUT)   --->   "%apl1_11 = add i18 %select_ln735_2, i18 %sext_ln735_2" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 674 'add' 'apl1_11' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 675 [1/1] (1.08ns)   --->   "%wd3_28 = sub i15 15360, i15 %apl2_10" [benchmarks/chstone/adpcm/src/adpcm.c:744->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 675 'sub' 'wd3_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 676 [1/1] (0.00ns)   --->   "%shl_ln517_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %accumd_load_8, i6 0" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 676 'bitconcatenate' 'shl_ln517_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln517_10 = sext i38 %shl_ln517_1" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 677 'sext' 'sext_ln517_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 678 [1/1] (0.00ns)   --->   "%shl_ln517_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumd_load_8, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 678 'bitconcatenate' 'shl_ln517_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln517_11 = sext i36 %shl_ln517_2" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 679 'sext' 'sext_ln517_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 680 [1/1] (1.17ns)   --->   "%sub_ln517 = sub i39 %sext_ln517_10, i39 %sext_ln517_11" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 680 'sub' 'sub_ln517' <Predicate = true> <Delay = 1.17> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln516_14 = sext i39 %sub_ln517" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 681 'sext' 'sext_ln516_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 682 [1/1] (0.00ns)   --->   "%sub_ln521_cast = sext i37 %sub_ln521" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 682 'sext' 'sub_ln521_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln521_4 = sext i42 %add_ln521_4" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 683 'sext' 'sext_ln521_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln521_5 = add i45 %sext_ln521_4, i45 %mul_ln517_4" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 684 'add' 'add_ln521_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 685 [1/1] (1.17ns)   --->   "%add_ln521_6 = add i39 %mul_ln521, i39 %sub_ln521_cast" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 685 'add' 'add_ln521_6' <Predicate = true> <Delay = 1.17> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln521_5 = sext i39 %add_ln521_6" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 686 'sext' 'sext_ln521_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 687 [1/1] (1.17ns)   --->   "%add_ln521_7 = add i40 %sext_ln521_5, i40 %sext_ln516_14" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 687 'add' 'add_ln521_7' <Predicate = true> <Delay = 1.17> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln521_6 = sext i40 %add_ln521_7" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 688 'sext' 'sext_ln521_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 689 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln521_8 = add i45 %sext_ln521_6, i45 %add_ln521_5" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 689 'add' 'add_ln521_8' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.90>
ST_11 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln733 = zext i15 %wd3_20" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 690 'zext' 'zext_ln733' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln733_4 = zext i15 %wd3_20" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 691 'zext' 'zext_ln733_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 692 [1/1] (1.12ns)   --->   "%icmp_ln745 = icmp_sgt  i18 %apl1, i18 %zext_ln733" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 692 'icmp' 'icmp_ln745' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 693 [1/1] (0.35ns)   --->   "%apl1_8 = select i1 %icmp_ln745, i18 %zext_ln733, i18 %apl1" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 693 'select' 'apl1_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln733 = trunc i18 %apl1_8" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 694 'trunc' 'trunc_ln733' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 695 [1/1] (1.08ns)   --->   "%apl1_9 = sub i16 0, i16 %zext_ln733_4" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 695 'sub' 'apl1_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln747 = sext i16 %apl1_9" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 696 'sext' 'sext_ln747' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 697 [1/1] (1.12ns)   --->   "%icmp_ln747 = icmp_slt  i18 %apl1_8, i18 %sext_ln747" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 697 'icmp' 'icmp_ln747' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 698 [1/1] (0.29ns)   --->   "%apl1_10 = select i1 %icmp_ln747, i16 %apl1_9, i16 %trunc_ln733" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 698 'select' 'apl1_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 699 [1/1] (0.00ns)   --->   "%store_ln449 = store i16 %apl1_10, i16 %dec_al1" [benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 699 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln733_5 = zext i15 %wd3_28" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 700 'zext' 'zext_ln733_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln733_6 = zext i15 %wd3_28" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 701 'zext' 'zext_ln733_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 702 [1/1] (1.12ns)   --->   "%icmp_ln745_2 = icmp_sgt  i18 %apl1_11, i18 %zext_ln733_5" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 702 'icmp' 'icmp_ln745_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 703 [1/1] (0.35ns)   --->   "%apl1_12 = select i1 %icmp_ln745_2, i18 %zext_ln733_5, i18 %apl1_11" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 703 'select' 'apl1_12' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln733_2 = trunc i18 %apl1_12" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 704 'trunc' 'trunc_ln733_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 705 [1/1] (1.08ns)   --->   "%apl1_13 = sub i16 0, i16 %zext_ln733_6" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 705 'sub' 'apl1_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln747_2 = sext i16 %apl1_13" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 706 'sext' 'sext_ln747_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 707 [1/1] (1.12ns)   --->   "%icmp_ln747_2 = icmp_slt  i18 %apl1_12, i18 %sext_ln747_2" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 707 'icmp' 'icmp_ln747_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 708 [1/1] (0.29ns)   --->   "%apl1_14 = select i1 %icmp_ln747_2, i16 %apl1_13, i16 %trunc_ln733_2" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 708 'select' 'apl1_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 709 [1/1] (0.00ns)   --->   "%store_ln490 = store i16 %apl1_14, i16 %dec_ah1" [benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 709 'store' 'store_ln490' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln521_3 = sext i42 %add_ln521" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 710 'sext' 'sext_ln521_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln521_3 = add i46 %add_ln521_2, i46 %sext_ln521_3" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 711 'add' 'add_ln521_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln521_7 = sext i45 %add_ln521_8" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 712 'sext' 'sext_ln521_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 713 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%xa2 = add i46 %sext_ln521_7, i46 %add_ln521_3" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 713 'add' 'xa2' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln19 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa2, i32 14, i32 45" [benchmarks/chstone/adpcm/src/adpcm.c:525]   --->   Operation 714 'partselect' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 715 [1/1] (0.00ns)   --->   "%store_ln525 = store i32 %trunc_ln19, i32 %xout2" [benchmarks/chstone/adpcm/src/adpcm.c:525]   --->   Operation 715 'store' 'store_ln525' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 716 [1/1] (0.00ns)   --->   "%ret_ln537 = ret" [benchmarks/chstone/adpcm/src/adpcm.c:537]   --->   Operation 716 'ret' 'ret_ln537' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.048ns
The critical path consists of the following:
	wire read operation ('input', benchmarks/chstone/adpcm/src/adpcm.c:403) on port 'input_r' (benchmarks/chstone/adpcm/src/adpcm.c:403) [25]  (0.000 ns)
	'mux' operation 14 bit ('tmp_3', benchmarks/chstone/adpcm/src/adpcm.c:472) [335]  (0.544 ns)
	'mul' operation 29 bit ('mul_ln472', benchmarks/chstone/adpcm/src/adpcm.c:472) [337]  (2.504 ns)

 <State 2>: 3.623ns
The critical path consists of the following:
	'load' operation 32 bit ('dec_del_bpl_load', benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417) on array 'dec_del_bpl' [26]  (0.730 ns)
	'mul' operation 46 bit ('zl', benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417) [32]  (2.893 ns)

 <State 3>: 3.623ns
The critical path consists of the following:
	'load' operation 32 bit ('dec_del_bpl_load_2', benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417) on array 'dec_del_bpl' [40]  (0.730 ns)
	'mul' operation 46 bit ('mul_ln589_10', benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417) [46]  (2.893 ns)

 <State 4>: 3.623ns
The critical path consists of the following:
	'load' operation 32 bit ('dec_del_bpl_load_4', benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417) on array 'dec_del_bpl' [54]  (0.730 ns)
	'mul' operation 46 bit ('mul_ln589_12', benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417) [60]  (2.893 ns)

 <State 5>: 3.623ns
The critical path consists of the following:
	'load' operation 32 bit ('accumd_load_5', benchmarks/chstone/adpcm/src/adpcm.c:517) on array 'accumd' [545]  (0.730 ns)
	'mul' operation 45 bit ('mul_ln517_4', benchmarks/chstone/adpcm/src/adpcm.c:517) [547]  (2.893 ns)

 <State 6>: 3.623ns
The critical path consists of the following:
	'load' operation 32 bit ('accumc_load_9', benchmarks/chstone/adpcm/src/adpcm.c:516) on array 'accumc' [571]  (0.730 ns)
	'mul' operation 41 bit ('mul_ln516_6', benchmarks/chstone/adpcm/src/adpcm.c:516) [573]  (2.893 ns)

 <State 7>: 3.447ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln430', benchmarks/chstone/adpcm/src/adpcm.c:430) [112]  (1.142 ns)
	'sub' operation 32 bit ('sub_ln504', benchmarks/chstone/adpcm/src/adpcm.c:504) [497]  (1.142 ns)
	'sub' operation 37 bit ('xa1', benchmarks/chstone/adpcm/src/adpcm.c:511) [503]  (1.163 ns)

 <State 8>: 3.369ns
The critical path consists of the following:
	'add' operation 41 bit ('add_ln520_6', benchmarks/chstone/adpcm/src/adpcm.c:520) [591]  (1.195 ns)
	'add' operation 42 bit ('add_ln520_7', benchmarks/chstone/adpcm/src/adpcm.c:520) [593]  (1.208 ns)
	'add' operation 46 bit ('add_ln520_8', benchmarks/chstone/adpcm/src/adpcm.c:520) [595]  (0.000 ns)
	'add' operation 46 bit ('xa1', benchmarks/chstone/adpcm/src/adpcm.c:520) [596]  (0.966 ns)

 <State 9>: 3.453ns
The critical path consists of the following:
	'sub' operation 19 bit ('sub_ln706_2', benchmarks/chstone/adpcm/src/adpcm.c:706->benchmarks/chstone/adpcm/src/adpcm.c:487) [450]  (1.124 ns)
	'select' operation 12 bit ('select_ln705_2', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487) [454]  (0.369 ns)
	'add' operation 17 bit ('apl2', benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487) [466]  (0.838 ns)
	'icmp' operation 1 bit ('icmp_ln719_2', benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:487) [467]  (1.122 ns)

 <State 10>: 3.318ns
The critical path consists of the following:
	'add' operation 39 bit ('add_ln521_6', benchmarks/chstone/adpcm/src/adpcm.c:521) [615]  (1.178 ns)
	'add' operation 40 bit ('add_ln521_7', benchmarks/chstone/adpcm/src/adpcm.c:521) [617]  (1.178 ns)
	'add' operation 45 bit ('add_ln521_8', benchmarks/chstone/adpcm/src/adpcm.c:521) [619]  (0.962 ns)

 <State 11>: 2.900ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln745', benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:449) [256]  (1.124 ns)
	'select' operation 18 bit ('apl1', benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:449) [257]  (0.359 ns)
	'icmp' operation 1 bit ('icmp_ln747', benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:449) [261]  (1.124 ns)
	'select' operation 16 bit ('apl1', benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:449) [262]  (0.294 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
