$date
	Wed Sep 12 11:41:07 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0045 $end
$var wire 1 ! pulse $end
$scope module P1 $end
$var reg 1 " saida $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#24
1"
1!
#48
0"
0!
#72
1"
1!
#96
0"
0!
#120
1"
1!
#144
0"
0!
#168
1"
1!
#192
0"
0!
#216
1"
1!
#240
0"
0!
#264
1"
1!
#288
0"
0!
#312
1"
1!
#336
0"
0!
#360
1"
1!
#384
0"
0!
#408
1"
1!
#432
0"
0!
#456
1"
1!
#480
0"
0!
