regmap	,	V_180
mclk_int	,	V_187
CS42L42_SRC_IUNLK_MASK	,	V_388
cs42l42_handle_button_press	,	F_33
CS42L42_ASP_RX_STATUS	,	V_49
CS42L42_SRC_CTL	,	V_11
CS42L42_ASP_RX_DAI0_CH3_BIT_LSB	,	V_143
CS42L42_ASPRX_OVLD_SHIFT	,	V_403
cs42l42_set_sysclk	,	F_24
dev	,	V_2
CS42L42_DEVID_AB	,	V_5
CS42L42_MIXER_ADC_VOL	,	V_99
mclk_src_sel	,	V_191
"cirrus,hs-bias-ramp-rate"	,	L_23
CS42L42_OSC_SWITCH	,	V_23
CS42L42_RLA_STAT_SHIFT	,	V_283
ARRAY_SIZE	,	F_13
CS42L42_MCLKDIV_MASK	,	V_190
CS42L42_FS_EN_SHIFT	,	V_208
SND_SOC_DAPM_POST_PMU	,	V_162
CS42L42_ASPTX_EARLY_MASK	,	V_405
cs42l42_runtime_resume	,	F_61
CS42L42_ASP_RX_CH_RES_MASK	,	V_216
CS42L42_M_DETECT_TF_SHIFT	,	V_332
CS42L42_PLL_MODE_SHIFT	,	V_234
CS42L42_ADC_OVFL_MASK	,	V_376
CS42L42_ASP_FRM_CFG	,	V_41
SND_SOC_BIAS_ON	,	V_176
CS42L42_HSBIAS_SENSE_SHIFT	,	V_425
CS42L42_PLUG_OMTP	,	V_304
of_node	,	V_442
CS42L42_ASP_MODE_MASK	,	V_262
CS42L42_TS_RISE_DBNCE_TIME_MASK	,	V_459
CS42L42_M_SHORT_DET_SHIFT	,	V_336
CS42L42_TS_DBNCE_500	,	V_453
CS42L42_EQ_MUTE_CTL	,	V_112
CS42L42_PDN_MIC_LVL_DET_SHIFT	,	V_325
CS42L42_SFTRAMP_RATE	,	V_14
CS42L42_ASP_DAO_PDN_MASK	,	V_498
"Wrong cirrus,btn-det-event-dbnce DT value %d\n"	,	L_20
CS42L42_VPMON_INT_MASK	,	V_65
usleep_range	,	F_34
CS42L42_SCLK_PREDIV_MASK	,	V_223
CS42L42_DAC_HPF_EN_SHIFT	,	V_345
CS42L42_ASP_RX_DAI0_CH3_BIT_MSB	,	V_142
CS42L42_FS_EN_MASK	,	V_205
CS42L42_PLUG_CTIA	,	V_303
CS42L42_SPDIF_CLK_CFG	,	V_35
CS42L42_ASP_SCPOL_IN_DAC_MASK	,	V_263
CS42L42_ADC_PDN_SHIFT	,	V_507
of_property_read_u32	,	F_40
CS42L42_TS_RISE_DBNCE_TIME_SHIFT	,	V_460
CS42L42_DEVID_CD	,	V_6
snd_kcontrol	,	V_156
CS42L42_VPMON_SHIFT	,	V_427
pll_divout	,	V_236
CS42L42_TS_DBNCE_750	,	V_454
SND_SOC_DAIFMT_MASTER_MASK	,	V_245
CS42L42_CHIP_ID	,	V_496
CS42L42_HSBIAS_RAMP_SHIFT	,	V_483
CS42L42_ADC_OVFL_SHIFT	,	V_377
i	,	V_182
irq	,	V_361
CS42L42_ASP_RX_DAI0_CH4_AP_RES	,	V_144
CS42L42_TIP_SENSE_INV_SHIFT	,	V_437
CS42L42_TSRS_INT_DISABLE	,	V_27
i2c_set_clientdata	,	F_44
CS42L42_TS_DBNCE_1500	,	V_457
cs42l42_readable_register	,	F_1
w	,	V_155
CS42L42_SRC_OUNLK_SHIFT	,	V_393
CS42L42_RS_PLUG_MASK	,	V_347
CS42L42_SRC_INT_MASK	,	V_60
SND_SOC_DAIFMT_NB_NF	,	V_255
CS42L42_TIP_SENSE_UNPLUG_MASK	,	V_420
CS42L42_SRCPL_DAC_LK_MASK	,	V_413
CS42L42_TIP_SENSE_UNPLUG_SHIFT	,	V_423
CS42L42_HS_DET_LEVEL_MIN	,	V_470
dev_dbg	,	F_35
fmt	,	V_243
dir	,	V_274
CS42L42_PAGE_REGISTER	,	V_4
detect_status	,	V_357
reg	,	V_3
CS42L42_ASPTX_NOLRCK_MASK	,	V_404
CS42L42_HP_PDN_SHIFT	,	V_506
CS42L42_ADC_DISABLE_MUTE	,	V_81
CS42L42_SP_RX_ISOC_CTL	,	V_114
ret	,	V_175
"Function D button press\n"	,	L_6
mclk_div	,	V_193
CS42L42_HSBIAS_RAMP_MASK	,	V_482
CS42L42_SRCPL_ADC_LK_MASK	,	V_412
CS42L42_FSYNC_PULSE_WIDTH_SHIFT	,	V_200
CS42L42_PLL_DIVOUT_MASK	,	V_235
CS42L42_ASP_RX_CH_AP_MASK	,	V_215
"Function A button press\n"	,	L_7
pll_cal_ratio	,	V_239
reset_gpio	,	V_492
CS42L42_ASP_RX0_CH_EN_MASK	,	V_163
CS42L42_FS_EN_IASRC_96K	,	V_206
CS42L42_PDN_MIC_LVL_DET_MASK	,	V_322
CS42L42_ASP_TX_SZ_EN	,	V_126
CS42L42_SRCPL_ADC_UNLK_MASK	,	V_414
CS42L42_TIPSENSE_CTL	,	V_82
CS42L42_M_HSBIAS_HIZ_MASK	,	V_329
hs_bias_ramp_time	,	V_355
"CS42L42 Device ID (%X). Expected %X\n"	,	L_32
CS42L42_PLL_LOCK_SHIFT	,	V_429
cs42l42_set_interrupt_masks	,	F_37
CS42L42_SRC_SDIN_FS	,	V_120
CS42L42_CLASSH_CTL	,	V_97
CS42L42_TIP_SENSE_INV_MASK	,	V_434
SND_SOC_DAIFMT_NB_IF	,	V_256
snd_soc_register_codec	,	F_54
CS42L42_TIP_SENSE_EN_SHIFT	,	V_311
CS42L42_DETECT_MODE_SHIFT	,	V_323
CS42L42_M_HSBIAS_HIZ_SHIFT	,	V_334
CS42L42_HPOUT_CLAMP_SHIFT	,	V_344
CS42L42_SRCPL_INT_MASK	,	V_64
CS42L42_FSYNC_P_UPPER	,	V_39
CS42L42_HS_DET_LEVEL_MASK	,	V_315
CS42L42_ASP_RX_CH_RES_SHIFT	,	V_220
"Failed to request supplies: %d\n"	,	L_26
devm_gpiod_get_optional	,	F_49
snd_soc_unregister_codec	,	F_57
CS42L42_TIP_SENSE_PLUG_MASK	,	V_421
CS42L42_PLL_LOCK_MASK	,	V_428
CS42L42_M_DETECT_FT_SHIFT	,	V_333
fullScaleVol	,	V_277
ENOMEM	,	V_488
dev_get_drvdata	,	F_59
CS42L42_SRC_OUNLK_MASK	,	V_389
CS42L42_BTN_DET_EVENT_DBNCE_MAX	,	V_468
CS42L42_M_DETECT_FT_MASK	,	V_328
CS42L42_HSBIAS_RAMP_TIME2	,	V_479
CS42L42_HSBIAS_RAMP_TIME3	,	V_481
CS42L42_HS_CLAMP_DISABLE	,	V_33
CS42L42_FSYNC_P_LOWER	,	V_38
bias_thresholds	,	V_318
CS42L42_HS_CLAMP_DISABLE_MASK	,	V_431
CS42L42_SRC_SDOUT_FS	,	V_121
CS42L42_HP_CTL	,	V_96
CS42L42_ASPTX_SMERROR_SHIFT	,	V_411
CS42L42_ASPRX_NOLRCK_MASK	,	V_394
cs42l42_dai	,	V_510
supplies	,	V_181
CS42L42_HSBIAS_RAMP_TIME0	,	V_475
CS42L42_HSBIAS_RAMP_TIME1	,	V_477
CS42L42_FRAC0_VAL	,	F_17
CS42L42_EQ_PDN_MASK	,	V_499
CS42L42_MIX_CHA_OVFL_MASK	,	V_379
id	,	V_485
CS42L42_CLK_IASRC_SEL_12	,	V_210
"cirrus,bias-lvls"	,	L_21
CS42L42_ASP_RX_DAI0_CH1_AP_RES	,	V_135
CS42L42_FS_EN_OASRC_96K	,	V_207
CS42L42_ADC_OVFL_STATUS	,	V_46
"Wrong cirrus,ts-dbnc-rise DT value %d\n"	,	L_14
i2c_get_clientdata	,	F_56
CS42L42_MIX_CHB_OVFL_MASK	,	V_378
CS42L42_M_SHORT_RLS_SHIFT	,	V_335
cs42l42_codec_probe	,	F_15
SND_SOC_DAIFMT_IB_NF	,	V_259
masks	,	V_364
CS42L42_TIP_SENSE_CTRL_MASK	,	V_433
params	,	V_268
IRQ_HANDLED	,	V_375
CS42L42_HSBIAS_SENSE_MASK	,	V_422
thresholds	,	V_444
CS42L42_TS_DBNCE_1000	,	V_455
CS42L42_MIXER_STATUS	,	V_47
CS42L42_PLL_LOCK_INT_MASK	,	V_66
CS42L42_PLL_START_MASK	,	V_222
CS42L42_M_DETECT_TF_MASK	,	V_327
CS42l42_SPDIF_CH_SEL	,	V_116
SND_SOC_DAPM_PRE_PMD	,	V_170
CS42L42_ASP_MASTER_MODE	,	V_247
CS42L42_TRSENSE_STATUS	,	V_28
CS42L42_TS_INV_EN	,	V_445
CS42L42_PLL_DIV_FRAC_SHIFT	,	V_231
kcontrol	,	V_157
"cirrus,btn-det-init-dbnce"	,	L_17
CS42L42_ASP_LCPOL_IN_SHIFT	,	V_258
CS42L42_MIXER_INT_MASK	,	V_59
CS42L42_TIP_SENSE_EN_MASK	,	V_307
CS42L42_ASP_RX_CH_AP_LOW	,	V_217
CS42L42_ASPTX_LATE_MASK	,	V_406
CS42L42_SCLK_PRESENT_MASK	,	V_278
CS42L42_DAC_MON_EN_MASK	,	V_341
CS42L42_HSBIAS_REF_SHIFT	,	V_298
CS42L42_HPOUT_LOAD_MASK	,	V_338
CS42L42_HSDET_CTL1	,	V_29
srate	,	V_195
CS42L42_PDN_ALL_SHIFT	,	V_508
CS42L42_HSDET_CTL2	,	V_30
cs42l42_regmap	,	V_489
CS42L42_I2C_STRETCH	,	V_16
CS42L42_RS_UNPLUG_MASK	,	V_348
CS42L42_BTN_DET_INIT_DBNCE_MIN	,	V_464
CS42L42_ASP_FSD_MASK	,	V_202
CS42L42_ASPRX_OVLD_MASK	,	V_398
CS42L42_ASP_RX_CH_AP_SHIFT	,	V_218
CS42L42_SPDIF_SW_CTL1	,	V_119
CS42L42_HSBIAS_REF_MASK	,	V_294
"Auto detect done (%d)\n"	,	L_8
CS42L42_BTN_DET_INIT_DBNCE_DEFAULT	,	V_466
ts_dbnc_fall	,	V_461
CS42L42_FSYNC_PW_LOWER	,	V_36
cs42l42_handle_device_data	,	F_39
CS42L42_HSDET_AUTO_DONE_SHIFT	,	V_291
CS42L42_HSBIAS_SENSE_TRIP_MASK	,	V_308
SND_SOC_BIAS_PREPARE	,	V_177
CS42L42_ASP_RX_CH_AP_HI	,	V_221
CS42L42_TS_DBNCE_125	,	V_451
CS42L42_DAC_MON_EN_SHIFT	,	V_346
CS42L42_ASP_LCPOL_IN_MASK	,	V_264
mask_addr	,	V_369
CS42L42_PLL_MODE_MASK	,	V_232
CS42L42_MCLK_STATUS	,	V_12
CS42L42_ASPRX_NOLRCK_SHIFT	,	V_399
CS42L42_REVID	,	V_9
hs_det_status	,	V_286
u32	,	T_1
"Invalid event 0x%x\n"	,	L_1
CS42L42_ASPRX_EARLY_SHIFT	,	V_400
params_rate	,	F_22
CS42L42_TS_PLUG_MASK	,	V_349
CS42L42_I2C_TIMEOUT	,	V_17
CS42L42_ASP_FSD_SHIFT	,	V_204
CS42L42_RSENSE_CTL2	,	V_22
CS42L42_RSENSE_CTL1	,	V_21
level	,	V_172
CS42L42_RSENSE_CTL3	,	V_25
CS42L42_ASP_CLK_CFG	,	V_40
"cirrus,ts-dbnc-rise"	,	L_13
CS42L42_TS_DBNCE_0	,	V_450
"Failed to enable supplies: %d\n"	,	L_27
CS42L42_TSRS_PLUG_STATUS	,	V_57
ts_dbnc_rise	,	V_458
CS42L42_BTN_DET_EVENT_DBNCE_DEFAULT	,	V_469
CS42L42_HS_DET_LEVEL_MAX	,	V_471
codec	,	V_160
"reset"	,	L_28
CS42L42_ASP_TX_CH_AP_RES	,	V_128
CS42L42_HS_TRUE_MASK	,	V_359
CS42L42_LOAD_DET_DONE	,	V_77
CS42L42_ASP_RX_DAI0_CH4_BIT_MSB	,	V_145
cs42l42_set_bias_level	,	F_7
"Get Revision ID failed\n"	,	L_33
"regmap_init() failed: %d\n"	,	L_25
CS42L42_ASP_POL_INV	,	V_257
CS42L42_RS_PLUG_SHIFT	,	V_351
devm_kzalloc	,	F_43
CS42L42_ASPTX_NOLRCK_SHIFT	,	V_408
np	,	V_441
CS42L42_ASP_RX_CH_RES_32	,	V_219
CS42L42_HSDET_SET_MASK	,	V_293
CS42L42_ASP_DAI_PDN_MASK	,	V_167
CS42L42_HSDET_CTRL_SHIFT	,	V_296
fsync	,	V_183
CS42L42_HSBIAS_RAMP_FAST	,	V_476
CS42L42_HSDET_SET_SHIFT	,	V_297
snd_soc_bias_level	,	V_171
CS42L42_M_SHORT_DET_MASK	,	V_331
CS42L42_TS_PLUG	,	V_371
CS42L42_SCLK_PREDIV_SHIFT	,	V_225
CS42L42_TS_DBNCE_1250	,	V_456
regcache_sync	,	F_11
CS42L42_EQ_COEF_RW	,	V_105
CS42L42_TIP_SENSE_CTRL_SHIFT	,	V_436
CS42L42_TS_UNPLUG	,	V_373
CS42L42_NUM_BIASES	,	V_360
CS42L42_BTN_DET_EVENT_DBNCE_MIN	,	V_467
CS42L42_DET_INT1_MASK	,	V_88
CS42L42_ASP_RX_DAI0_CH4_BIT_LSB	,	V_146
CS42L42_PLL_START_SHIFT	,	V_279
pll_div_frac	,	V_230
CS42L42_FRAC2_VAL	,	F_19
btn_det_event_dbnce	,	V_358
CS42L42_ASP_DAI_PDN_SHIFT	,	V_503
snd_soc_codec	,	V_159
CS42L42_ASP_RX_DAI0_EN	,	V_134
IS_ERR	,	F_46
snd_pcm_hw_params	,	V_267
SND_SOC_BIAS_OFF	,	V_179
CS42L42_SUB_REVID	,	V_153
CS42L42_SRCPL_ADC_LK_SHIFT	,	V_416
cs42l42	,	V_174
CS42L42_ASPTX_EARLY_SHIFT	,	V_409
snd_soc_codec_get_drvdata	,	F_8
regulator_bulk_enable	,	F_12
CS42L42_RLA_STAT_MASK	,	V_282
"Unsupported sclk %d/sample rate %d\n"	,	L_3
msleep	,	F_30
supply	,	V_490
CS42L42_INTERNAL_FS_MASK	,	V_186
cs42l42_runtime_suspend	,	F_58
CS42L42_DET_INT2_MASK	,	V_89
cs42l42_cancel_hs_type_detect	,	F_32
CS42L42_AUTO_HSBIAS_HIZ_MASK	,	V_306
current_button_status	,	V_366
CS42L42_ASP_TX_HIZ_DLY_CFG	,	V_131
CS42L42_ADC_WNF_HPF_CTL	,	V_93
CS42L42_PDN_ALL_MASK	,	V_501
"Wrong cirrus,btn-det-init-dbnce DT value %d\n"	,	L_18
CS42L42_PWR_CTL3	,	V_20
CS42L42_PLL_DIV_CFG1	,	V_45
regmap_read	,	F_29
CS42L42_PWR_CTL2	,	V_19
CS42L42_PWR_CTL1	,	V_18
mute	,	V_275
CS42L42_HS_SWITCH_CTL	,	V_31
CS42L42_HSBIAS_SENSE_EN_MASK	,	V_305
CS42L42_EVENT_STAT_SEL_MASK	,	V_314
"Unplug event\n"	,	L_9
GFP_KERNEL	,	V_487
device	,	V_1
CS42L42_HPOUT_LOAD_SHIFT	,	V_343
CS42L42_ASPRX_LATE_SHIFT	,	V_401
CS42L42_PLUG_INVALID	,	V_430
devid	,	V_486
CS42L42_ASP_MODE_SHIFT	,	V_248
ts_inv	,	V_447
CS42L42_TSRS_PLUG_INT_MASK	,	V_67
SND_SOC_DAIFMT_FORMAT_MASK	,	V_251
CS42L42_ASPTX_LATE_SHIFT	,	V_410
CS42L42_HS_DET_STATUS	,	V_32
regval	,	V_276
irq_params_table	,	V_367
CS42L42_ASP_SLAVE_MODE	,	V_250
freq	,	V_273
clk_id	,	V_272
CS42L42_ASP_RX_INT_MASK	,	V_61
device_node	,	V_440
CS42L42_PDN_DONE_MASK	,	V_288
CS42L42_MCLK_SRC_SEL_MASK	,	V_189
CS42L42_PLL_DIV_INT_MASK	,	V_226
CS42L42_RS_UNPLUG_SHIFT	,	V_352
bias_level	,	V_356
"cirrus,btn-det-event-dbnce"	,	L_19
cs42l42_hpdrv_evt	,	F_3
"Function C button press\n"	,	L_4
CS42L42_FSYNC_PW_UPPER	,	V_37
CS42L42_M_SHORT_RLS_MASK	,	V_330
CS42L42_PLL_DIV_FRAC2	,	V_71
CS42L42_PLL_DIV_FRAC1	,	V_70
devm_regmap_init_i2c	,	F_45
CS42L42_PLL_DIV_FRAC0	,	V_69
CS42L42_HSBIAS_RAMP_SLOWEST	,	V_480
substream	,	V_266
SND_SOC_DAIFMT_INV_MASK	,	V_254
CS42L42_CODEC_STATUS	,	V_51
u8	,	T_2
CS42L42_SRCPL_INT_STATUS	,	V_54
CS42L42_SRCPL_DAC_UNLK_MASK	,	V_415
CS42L42_SP_RX_FS	,	V_115
"cirrus,ts-dbnc-fall"	,	L_15
CS42L42_FRAC1_VAL	,	F_18
cs42l42_pcm_hw_params	,	F_21
"Wrong cirrus,ts-dbnc-fall DT value %d\n"	,	L_16
CS42L42_TS_UNPLUG_MASK	,	V_350
regmap_update_bits	,	F_28
CS42L42_HSDET_AUTO_TIME_MASK	,	V_295
"Failed to enable regulators: %d\n"	,	L_2
CS42L42_PLL_LOCK_STATUS	,	V_56
CS42L42_HSBIAS_SENSE_TRIP_SHIFT	,	V_312
CS42L42_BTN_DET_INIT_DBNCE_MAX	,	V_465
IRQF_ONESHOT	,	V_494
CS42L42_CODEC_INT_MASK	,	V_63
CS42L42_MCLK_SRC_SEL	,	V_34
CS42L42_TSENSE_CTL	,	V_26
mdelay	,	F_51
pll_ratio_table	,	V_184
current_plug_status	,	V_365
CS42L42_ASP_RX_DAI1_CH1_BIT_LSB	,	V_149
CS42L42_ASP_TX_CH_EN	,	V_127
regulator_bulk_disable	,	F_14
CS42L42_ADC_VOLUME	,	V_92
btn_det_init_dbnce	,	V_326
CS42L42_HPOUT_PULLDOWN_MASK	,	V_337
CS42L42_EQ_COEF_IN3	,	V_104
CS42L42_MIXER_CHA_VOL	,	V_98
CS42L42_MCLKDIV_SHIFT	,	V_194
CS42L42_HSBIAS_SENSE_EN_SHIFT	,	V_309
plug_state	,	V_372
cs42l42_supply_names	,	V_491
SND_SOC_DAIFMT_IB_IF	,	V_261
CS42L42_TS_DBNCE_250	,	V_452
CS42L42_FABID	,	V_8
CS42L42_EQ_COEF_IN0	,	V_101
SND_SOC_DAIFMT_LEFT_J	,	V_253
CS42L42_EQ_COEF_IN1	,	V_102
CS42L42_EQ_COEF_IN2	,	V_103
CS42L42_MIXER_PDN_SHIFT	,	V_504
CS42L42_EQ_INIT_STAT	,	V_110
SND_SOC_DAIFMT_CBS_CFS	,	V_249
retval	,	V_270
CS42L42_HS_DET_LEVEL_SHIFT	,	V_319
CS42L42_PLL_DIV_INT	,	V_72
CS42L42_ASP_RX_DAI1_CH1_AP_RES	,	V_147
SND_SOC_DAIFMT_CBS_CFM	,	V_246
CS42L42_SRC_ILK_SHIFT	,	V_390
"Cirrus Logic CS42L42, Revision: %02X\n"	,	L_34
CS42L42_PDN_DONE_SHIFT	,	V_290
cs42l42_process_hs_type_detect	,	F_27
CS42L42_HS_CLAMP_DISABLE_SHIFT	,	V_432
status_addr	,	V_368
cs42l42_set_dai_fmt	,	F_20
CS42L42_MCLK_CTL	,	V_13
CS42L42_ASP_RX_DAI1_CH1_BIT_MSB	,	V_148
cs42l42_digital_mute	,	F_25
CS42L42_HPOUT_CLAMP_MASK	,	V_339
"cirrus,ts-inv"	,	L_11
dev_err	,	F_6
IRQF_TRIGGER_LOW	,	V_495
CS42L42_MCLK_SRC_SEL_SHIFT	,	V_192
hs_bias_ramp_rate	,	V_474
snd_soc_dapm_to_codec	,	F_4
of_property_read_u32_array	,	F_41
CS42L42_EQ_COEF_OUT2	,	V_108
hs_type	,	V_300
CS42L42_HSDET_TYPE_MASK	,	V_301
CS42L42_EQ_COEF_OUT3	,	V_109
CS42L42_SRC_OLK_SHIFT	,	V_391
"Found reset GPIO\n"	,	L_29
CS42L42_EQ_COEF_OUT0	,	V_106
CS42L42_LOAD_DET_RCSTAT	,	V_76
CS42L42_EQ_COEF_OUT1	,	V_107
gpiod_set_value_cansleep	,	F_50
CS42L42_VPMON_STATUS	,	V_55
CS42L42_HP_FULL_SCALE_VOL_MASK	,	V_285
mask	,	V_370
CS42L42_EQ_START_FILT	,	V_111
cs42l42_private	,	V_173
SND_SOC_BIAS_STANDBY	,	V_178
CS42L42_ASP_RX_DAI0_CH2_AP_RES	,	V_138
codec_dai	,	V_242
snd_soc_read	,	F_26
cs42l42_irq_thread	,	F_36
CS42L42_TS_INV_MASK	,	V_448
CS42L42_CLK_IASRC_SEL_MASK	,	V_209
CS42L42_LATCH_TO_VP_MASK	,	V_313
CS42L42_PLL_DIV_INT_SHIFT	,	V_228
CS42L42_EQ_PDN_SHIFT	,	V_505
CS42L42_IN_ASRC_CLK	,	V_43
CS42L42_ASP_TX_INT_MASK	,	V_62
CS42L42_HSBIAS_RAMP_FAST_RISE_SLOW_FALL	,	V_473
CS42L42_FS_RATE_EN	,	V_42
CS42L42_TS_FALL_DBNCE_TIME_SHIFT	,	V_463
CS42L42_FSYNC_PERIOD_SHIFT	,	V_198
CS42L42_ADC_PDN_MASK	,	V_500
CS42L42_HP_ANA_AMUTE_MASK	,	V_280
snd_soc_update_bits	,	F_5
CS42L42_DETECT_MODE_MASK	,	V_320
CS42L42_FSYNC_PULSE_WIDTH_MASK	,	V_199
snd_pcm_substream	,	V_265
CS42L42_EQ_BIQUAD_OVFL_SHIFT	,	V_385
CS42L42_ADC_OVFL_INT_MASK	,	V_58
CS42L42_MIX_CHB_OVFL_SHIFT	,	V_382
CS42L42_HPOUT_PULLDOWN_SHIFT	,	V_342
i2c_client	,	V_439
CS42L42_CLK_OASRC_SEL_SHIFT	,	V_214
CS42L42_TS_INV_DIS	,	V_446
CS42L42_AUTO_HSBIAS_HIZ_SHIFT	,	V_310
CS42L42_TS_UNPLUG_SHIFT	,	V_354
dev_info	,	F_53
CS42L42_ASP_RX_DAI0_CH2_BIT_MSB	,	V_139
stickies	,	V_363
cs42l42_setup_hs_type_detect	,	F_38
CS42L42_MIXER_CHB_VOL	,	V_100
CS42L42_VPMON_MASK	,	V_426
CS42L42_ASP_RX_DAI1_CH2_BIT_MSB	,	V_151
asp_cfg_val	,	V_244
SND_SOC_DAIFMT_I2S	,	V_252
CS42L42_EQ_OVFL_MASK	,	V_380
dapm	,	V_161
devm_request_threaded_irq	,	F_52
CS42L42_HSDET_TYPE_SHIFT	,	V_302
CS42L42_EVENT_STAT_SEL_SHIFT	,	V_317
cs42l42_init_hs_type_detect	,	F_31
CS42L42_HSDET_CTRL_MASK	,	V_292
CS42L42_ASP_FSD_1_0	,	V_203
val	,	V_443
snd_soc_dapm_widget	,	V_154
CS42L42_ADC_CTL	,	V_91
CS42L42_SRCPL_ADC_UNLK_SHIFT	,	V_418
CS42L42_ASP_RX0_CH1_EN	,	V_164
CS42L42_TS_FALL_DBNCE_TIME_MASK	,	V_462
CS42L42_OSC_SWITCH_STATUS	,	V_24
CS42L42_ASP_TX_CH2_BIT_MSB	,	V_132
CS42L42_SPDIF_CTL2	,	V_123
CS42L42_ASP_RX_DAI0_CH3_AP_RES	,	V_141
CS42L42_ASP_5050_MASK	,	V_201
CS42L42_SPDIF_CTL1	,	V_122
CS42L42_PLL_CAL_RATIO_MASK	,	V_238
CS42L42_SPDIF_CTL4	,	V_125
CS42L42_DAC_HPF_EN_MASK	,	V_340
CS42L42_SPDIF_CTL3	,	V_124
CS42L42_LATCH_TO_VP_SHIFT	,	V_316
CS42L42_SRC_ILK_MASK	,	V_386
"Wrong cirrus,ts-inv DT value %d\n"	,	L_12
CS42L42_SRC_OLK_MASK	,	V_387
CS42L42_ASPTX_SMERROR_MASK	,	V_407
CS42L42_HSDET_AUTO_DONE_MASK	,	V_289
CS42L42_HSBIAS_SC_AUTOCTL	,	V_79
ENODEV	,	V_497
CS42L42_FRZ_CTL	,	V_10
CS42L42_DAC_CTL2	,	V_95
CS42L42_DAC_CTL1	,	V_94
regcache_cache_only	,	F_10
CS42L42_MISC_DET_CTL	,	V_83
CS42L42_HSBIAS_CTL_SHIFT	,	V_324
CS42L42_ASP_RX_DAI0_CH2_BIT_LSB	,	V_140
CS42L42_ASP_RX0_CH2_EN	,	V_165
CS42L42_DET_STATUS2	,	V_87
CS42L42_DET_STATUS1	,	V_86
CS42L42_ASP_RX_DAI1_CH2_BIT_LSB	,	V_152
CS42L42_HSBIAS_CTL_MASK	,	V_321
CS42L42_DEVID_E	,	V_7
CS42L42_SRC_IUNLK_SHIFT	,	V_392
CS42L42_INTERNAL_FS_SHIFT	,	V_188
sclk_prediv	,	V_224
CS42L42_FSYNC_PERIOD_MASK	,	V_197
CS42L42_HSDET_AUTO_TIME_SHIFT	,	V_299
event	,	V_158
CS42L42_PLL_CAL_RATIO	,	V_74
CS42L42_PLL_CAL_RATIO_SHIFT	,	V_240
"Wrong cirrus,bias-lvls[%d] DT value %d\n"	,	L_22
CS42L42_ASPRX_LATE_MASK	,	V_396
CS42L42_MIXER_PDN_MASK	,	V_168
"Wrong cirrus,hs-bias-ramp-rate DT value %d\n"	,	L_24
CS42L42_ASPRX_ERROR_SHIFT	,	V_402
CS42L42_ASP_TX_CH2_BIT_LSB	,	V_133
EINVAL	,	V_196
CS42L42_WAKE_CTL	,	V_80
CS42L42_SRCPL_DAC_LK_SHIFT	,	V_417
CS42L42_SP_TX_FS	,	V_118
CS42L42_TIP_SENSE_PLUG_SHIFT	,	V_424
CS42L42_DET_INT_STATUS2	,	V_53
CS42L42_DET_INT_STATUS1	,	V_52
CS42L42_CLK_OASRC_SEL_12	,	V_213
cs42l42_i2c_probe	,	F_42
data	,	V_362
CS42L42_ASP_RX_DAI0_CH1_BIT_LSB	,	V_137
CS42L42_LOAD_DET_EN	,	V_78
"Button released\n"	,	L_10
dai	,	V_269
int_status	,	V_287
CS42L42_ASP_DAO_PDN_SHIFT	,	V_502
CS42L42_HP_ANA_BMUTE_MASK	,	V_281
err_disable	,	V_511
regcache_mark_dirty	,	F_60
CS42L42_ASP_SCPOL_IN_DAC_SHIFT	,	V_260
CS42L42_ASP_TX_STATUS	,	V_50
i2c_device_id	,	V_484
CS42L42_SP_RX_CH_SEL	,	V_113
CS42L42_PLL_DIVOUT_SHIFT	,	V_237
CS42L42_CLK_OASRC_SEL_MASK	,	V_212
CS42L42_RLA_STAT_15_OHM	,	V_284
PTR_ERR	,	F_47
pll_div_int	,	V_227
devm_regulator_bulk_get	,	F_48
CS42L42_MIC_DET_CTL2	,	V_85
CS42L42_MIC_DET_CTL1	,	V_84
CS42L42_TS_PLUG_SHIFT	,	V_353
CS42L42_CLK_IASRC_SEL_SHIFT	,	V_211
CS42L42_ASP_RX0_CH_EN_SHIFT	,	V_166
CS42L42_EQ_OVFL_SHIFT	,	V_384
CS42L42_SRCPL_DAC_UNLK_SHIFT	,	V_419
CS42L42_HSBIAS_RAMP_SLOW	,	V_478
CS42L42_ASP_RX_DAI0_CH1_BIT_MSB	,	V_136
CS42L42_SP_TX_ISOC_CTL	,	V_117
CS42L42_TS_TRANS	,	V_374
CS42L42_TS_INV_SHIFT	,	V_449
swidth	,	V_271
CS42L42_TIP_SENSE_DEBOUNCE_MASK	,	V_435
CS42L42_OUT_ASRC_CLK	,	V_44
CS42L42_PLL_CTL1	,	V_68
CS42L42_PLL_CTL4	,	V_75
"cs42l42"	,	L_30
CS42L42_PLL_CTL3	,	V_73
pll_mode	,	V_233
CS42L42_MIX_CHA_OVFL_SHIFT	,	V_383
"Failed to request IRQ: %d\n"	,	L_31
CS42L42_PLL_DIV_FRAC_MASK	,	V_229
cs42l42_volatile_register	,	F_2
CS42L42_ASP_TX_CH1_BIT_LSB	,	V_130
CS42L42_HP_PDN_MASK	,	V_169
CS42L42_ASPRX_EARLY_MASK	,	V_395
threshold_defaults	,	V_472
snd_soc_codec_get_bias_level	,	F_9
params_width	,	F_23
GPIOD_OUT_LOW	,	V_493
CS42L42_ASP_TX_CH1_BIT_MSB	,	V_129
irqreturn_t	,	T_3
CS42L42_ASPRX_ERROR_MASK	,	V_397
CS42L42_EQ_BIQUAD_OVFL_MASK	,	V_381
cs42l42_i2c_remove	,	F_55
CS42L42_SRC_STATUS	,	V_48
CS42L42_TIP_SENSE_DEBOUNCE_SHIFT	,	V_438
snd_soc_dai	,	V_241
"Function B button press\n"	,	L_5
cs42l42_pll_config	,	F_16
CS42L42_I2C_DEBOUNCE	,	V_15
sclk	,	V_185
CS42L42_HS_BIAS_CTL	,	V_90
CS42L42_ASP_RX_DAI1_CH2_AP_RES	,	V_150
soc_codec_dev_cs42l42	,	V_509
