Warning: Design 'tree_multiplier_csa' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : tree_multiplier_csa
Version: U-2022.12-SP7
Date   : Sat Dec 23 17:23:47 2023
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              66.00
  Critical Path Length:         16.98
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1956
  Hierarchical Port Count:      19714
  Leaf Cell Count:               7300
  Buf/Inv Cell Count:             261
  Buf Cell Count:                   0
  Inv Cell Count:                 261
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      7300
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    86569.575385
  Noncombinational Area:     0.000000
  Buf/Inv Area:           1443.225637
  Total Buffer Area:             0.00
  Total Inverter Area:        1443.23
  Macro/Black Box Area:      0.000000
  Net Area:               9130.773560
  -----------------------------------
  Cell Area:             86569.575385
  Design Area:           95700.348945


  Design Rules
  -----------------------------------
  Total Number of Nets:          7611
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.23
  Logic Optimization:                  4.96
  Mapping Optimization:                1.69
  -----------------------------------------
  Overall Compile Time:               11.42
  Overall Compile Wall Clock Time:    11.64

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
