/*
 * @Copyright   Copyright (c) Moorethreads Technologies Ltd. All Rights Reserved
 * @License     Dual MIT/GPLv2
 */

#include <linux/io.h>
#include <linux/wait.h>
#include <linux/workqueue.h>
#include <linux/component.h>
#include <linux/platform_device.h>

#if defined(OS_DRM_DRMP_H_EXIST)
#include <drm/drmP.h>
#endif
#include <drm/drm_atomic.h>
#include <drm/drm_atomic_helper.h>
#include <drm/drm_fourcc.h>
#include <drm/drm_plane_helper.h>
#if defined(OS_DRM_DRM_DP_HELPER_H_EXIST)
#include <drm/drm_dp_helper.h>
#elif defined(OS_DRM_DP_DRM_DP_HELPER_H_EXIST)
#include <drm/dp/drm_dp_helper.h>
#elif defined(OS_DRM_DISPLAY_DRM_DP_HELPER_H_EXIST)
#include <drm/display/drm_dp_helper.h>
#endif
#if defined(OS_DRM_DRM_PROBE_HELPER_H_EXIST)
#include <drm/drm_probe_helper.h>
#endif
#include <drm/drm_vblank.h>
#include <drm/drm_color_mgmt.h>
#include <drm/drm_framebuffer.h>
#include <drm/drm_blend.h>
#include <video/videomode.h>

#include "mtgpu_drm_gem.h"
#include "mtgpu_dispc_common.h"
#include "mtgpu_drm_debugfs.h"
#include "mtgpu_drm_internal.h"
#include "../mtgpu/mtgpu_drv.h"
#include "mtgpu_module_param.h"
#include "os-interface-drm.h"
#include "mtgpu_pstate.h"
#include "os-interface.h"
#include "mtgpu_dsc_common.h"

static
struct mtgpu_dsc *mtgpu_dispc_get_dsc(struct mtgpu_device *mtdev,
				      struct mtgpu_dispc *dispc)
{
	struct platform_device *pdev;
	struct device *dev;
	struct mtgpu_dsc *dsc = NULL;
	u32 disp;

	for (disp = 0; disp < mtdev->disp_cnt; disp++) {
		pdev = mtdev->disp_dev[disp];
		if (os_strncmp(os_get_paltform_device_name(pdev), MTGPU_DEVICE_NAME_DSC,
		    os_strlen(MTGPU_DEVICE_NAME_DSC)))
			continue;

		dev = os_get_platform_device_base(pdev);
		dsc = os_dev_get_drvdata(dev);

		if (dsc->ctx.id == dispc->ctx.id)
			return dsc;
	}

	return NULL;
}

static void mtgpu_dispc_dsc_config(struct mtgpu_dispc *dispc, bool enable)
{
	struct device *dev = os_get_dev_parent_parent(dispc->dev);
	struct mtgpu_device *mtdev = os_dev_get_drvdata(dev);
	struct mtgpu_dsc *dsc = mtgpu_dispc_get_dsc(mtdev, dispc);

	if (!dsc || !dispc->ctx.dsc_en)
		return;

	if (enable)
		mtgpu_dsc_start(dsc);
	else
		mtgpu_dsc_stop(dsc);
}

static void mtgpu_dispc_dsc_status(struct mtgpu_dispc *dispc)
{
	struct device *dev = os_get_dev_parent_parent(dispc->dev);
	struct mtgpu_device *mtdev = os_dev_get_drvdata(dev);
	struct mtgpu_dsc *dsc = mtgpu_dispc_get_dsc(mtdev, dispc);

	if (!dsc || !dispc->ctx.dsc_en)
		return;

	mtgpu_dsc_error_handle(dsc);
}

static bool mtgpu_dispc_idle_allowed(struct mtgpu_device *mtdev,
				     struct mtgpu_dispc *m_dispc)
{
	struct platform_device *pdev;
	struct device *dev;
	struct mtgpu_dispc *dispc;
	u32 disp, crtc_num = 0;
	u32 bandwidth = 0;

	for (disp = 0; disp < mtdev->disp_cnt; disp++) {
		pdev = mtdev->disp_dev[disp];
		if (os_strncmp(os_get_paltform_device_name(pdev), MTGPU_DEVICE_NAME_DISPC,
		    os_strlen(MTGPU_DEVICE_NAME_DISPC)))
			continue;

		dev = os_get_platform_device_base(pdev);
		dispc = os_dev_get_drvdata(dev);

		if (dispc && dispc->active) {
			crtc_num++;
			bandwidth += dispc->bandwidth;
		}
	}

	DRM_DEV_DEBUG(m_dispc->dev, "crtc_num:%d, total bw:%d MHz!\n", crtc_num, bandwidth);

	if (m_dispc->glb->is_idle_allowed)
		return m_dispc->glb->is_idle_allowed(&m_dispc->ctx, bandwidth, crtc_num);

	return false;
}

static void mtgpu_dispc_report_pstate(struct mtgpu_dispc *dispc)
{
	struct device *dev = os_get_dev_parent_parent(dispc->dev);
	struct mtgpu_device *mtdev = os_dev_get_drvdata(dev);

	if (!mtgpu_dispc_idle_allowed(mtdev, dispc))
		mtgpu_pstate_notifier_call_chain(mtdev, MTGPU_PSTATE_EVENT_DISP_ACTIVE, NULL);
	else
		mtgpu_pstate_notifier_call_chain(mtdev, MTGPU_PSTATE_EVENT_DISP_IDLE, NULL);
}

static inline struct mtgpu_dispc *to_mtgpu_dispc(struct drm_crtc *crtc)
{
	return os_get_drm_crtc_drvdata(crtc);
}

static inline bool mtgpu_is_crtc_active(struct drm_crtc *crtc)
{
#if defined(OS_DRM_CRTC_HELPER_FUNCS_USE_DRM_ATOMIC_STATE)
	return crtc->state->active;
#else
	return crtc->enabled;
#endif
}

static int mtgpu_plane_position_check(struct drm_plane_state *state)
{
	s16 dst_x, dst_y;
	u16 dst_w, dst_h;
	u32 hactive, vactive;

	hactive = state->crtc->mode.hdisplay;
	vactive = state->crtc->mode.vdisplay;

	/*
	 * When executing modetest, hactive = vactive = 0 will appear.
	 * In order not to affect the position check, 0 is returned.
	 */
	if (hactive == 0 || vactive == 0)
		return 0;

	dst_x = state->crtc_x;
	dst_y = state->crtc_y;
	dst_w = state->crtc_w;
	dst_h = state->crtc_h;

	/*
	 * If the intersection of the plane and the display area is less than 2,
	 * it is out of range and an error code is returned.
	 */
	if (((int)(hactive - dst_x) < 2 || (int)(vactive - dst_y) < 2) ||
	    ((int)(dst_x + dst_w) < 2   || (int)(dst_y + dst_h) < 2)) {
		DRM_DEBUG("%s() layer is out of range: dst_x:%d, dst_y:%d, dst_w:%d, dst_h:%d\n",
			  __func__, dst_x, dst_y, dst_w, dst_h);
		return -EINVAL;
	}

	return 0;
}

#if defined(OS_DRM_PLANE_HELPER_FUNCS_USE_DRM_ATOMIC_STATE)
static int mtgpu_plane_atomic_check(struct drm_plane *plane,
				    struct drm_atomic_state *atomic_state)
{
	struct drm_plane_state *state = drm_atomic_get_plane_state(atomic_state, plane);
#else
static int mtgpu_plane_atomic_check(struct drm_plane *plane,
				    struct drm_plane_state *state)
{
#endif
	int ret;

	/*
	 * When the cursor plane slides to the bottom edge of the display,
	 * the intersection of the cursor plane and the display is 1 line.
	 * This plane will be discarded as "less than 2 lines" if its
	 * position is checked, which will cause the screen to flicker.
	 * Therefore, the position of the cursor plane is not checked and
	 * 0 is returned.
	 */
	if (plane->type == DRM_PLANE_TYPE_CURSOR)
		return 0;

	if (!state || !state->fb || !state->crtc)
		return 0;

	/*
	 * If the plane type is primary or overlay, you need to check
	 * whether the intersection of these planes and the display
	 * area is less than 2.
	 */
	ret = mtgpu_plane_position_check(state);
	if (ret)
		return ret;

	return 0;
}

static void mtgpu_get_layer_config(struct drm_plane_state *state,
				   struct mtgpu_layer_config *config)
{
	struct drm_framebuffer *fb = state->fb;
	int i;

	config->src_x = state->src_x >> 16;
	config->src_y = state->src_y >> 16;
	config->src_w = state->src_w >> 16;
	config->src_h = state->src_h >> 16;
	config->dst_x = state->crtc_x;
	config->dst_y = state->crtc_y;
	config->dst_w = state->crtc_w;
	config->dst_h = state->crtc_h;
	config->alpha = state->alpha >> 8;
	config->rotation = state->rotation;
#if defined(OS_STRUCT_DRM_PLANE_STATE_HAS_PIXEL_BLEND_MODE)
	config->blend_mode = state->pixel_blend_mode;
#endif
	config->color_encoding = state->color_encoding;
	config->color_range = state->color_range;
	config->num_planes = fb->format->num_planes;
	config->format = fb->format->format;
	config->is_fbc = !!fb->modifier;

	for (i = 0; i < fb->format->num_planes; i++) {
		config->addr[i] = mtgpu_fb_get_dma_addr(fb, state, i);
		config->pitch[i] = fb->pitches[i];
	}
}

#if defined(OS_DRM_PLANE_HELPER_FUNCS_USE_DRM_ATOMIC_STATE)
static void mtgpu_plane_atomic_update(struct drm_plane *plane,
				      struct drm_atomic_state *atomic_state)
#else
static void mtgpu_plane_atomic_update(struct drm_plane *plane,
				      struct drm_plane_state *old_state)
#endif
{
	struct drm_plane_state *state = plane->state;
	struct mtgpu_dispc *dispc = to_mtgpu_dispc(state->crtc);
	struct mtgpu_layer_config layer = {};
	struct drm_framebuffer *fb = state->fb;
	u8 index = state->normalized_zpos;

	mtgpu_get_layer_config(state, &layer);

	DRM_DEV_DEBUG(dispc->dev, "SRC_X = %d, SRC_Y = %d, SRC_W = %d, SRC_H = %d\n",
		      layer.src_x, layer.src_y, layer.src_w, layer.src_h);
	DRM_DEV_DEBUG(dispc->dev, "CRTC_X = %d, CRTC_Y = %d, CRTC_W = %d, CRTC_H = %d\n",
		      layer.dst_x, layer.dst_y, layer.dst_w, layer.dst_h);
	DRM_DEV_DEBUG(dispc->dev, "layer->addr[0] = 0x%llx, layer->pitch[0] = 0x%08x\n",
		      layer.addr[0], layer.pitch[0]);

	/* first enable fbc and then dma addr, otherwise dpc may underflow */
	if (fb->modifier && dispc->glb->fbc_enable)
		dispc->glb->fbc_enable(&dispc->ctx, &layer, index);
	else if (dispc->glb->fbc_disable)
		dispc->glb->fbc_disable(&dispc->ctx, index);

	if (dispc->core->cursor_config && plane->type == DRM_PLANE_TYPE_CURSOR)
		dispc->core->cursor_config(&dispc->ctx, &layer);
	else if (dispc->core->layer_config)
		dispc->core->layer_config(&dispc->ctx, &layer, index);
}

#if defined(OS_DRM_PLANE_HELPER_FUNCS_USE_DRM_ATOMIC_STATE)
static void mtgpu_plane_atomic_disable(struct drm_plane *plane,
				       struct drm_atomic_state *state)
{
	struct drm_plane_state *old_state = drm_atomic_get_old_plane_state(state, plane);
#else
static void mtgpu_plane_atomic_disable(struct drm_plane *plane,
				       struct drm_plane_state *old_state)
{
#endif
	struct mtgpu_dispc *dispc = to_mtgpu_dispc(old_state->crtc);
	u8 index = old_state->normalized_zpos;

	DRM_DEV_INFO(dispc->dev, "%s()\n", __func__);

	if (dispc->core->cursor_config && plane->type == DRM_PLANE_TYPE_CURSOR)
		dispc->core->cursor_config(&dispc->ctx, NULL);
	else if (dispc->core->layer_disable)
		dispc->core->layer_disable(&dispc->ctx, index);

	if (dispc->glb->fbc_disable)
		dispc->glb->fbc_disable(&dispc->ctx, index);
}

static void mtgpu_plane_destroy(struct drm_plane *plane)
{
	DRM_INFO("%s()\n", __func__);

	drm_plane_cleanup(plane);
	kfree(plane);
}

static bool mtgpu_format_mod_supported(struct drm_plane *plane,
				       u32 format,
				       u64 modifier)
{
	struct drm_plane_state *state = plane->state;
	struct mtgpu_dispc *dispc;
	u8 index;

	/* before atomic commit, state or crtc is NULL */
	if (!state || !state->crtc || !plane->crtc)
		return true;

	dispc = to_mtgpu_dispc(state->crtc);
	index = state->normalized_zpos;
	if (dispc->core->fbc_validate)
		return dispc->core->fbc_validate(&dispc->ctx,
						 format,
						 modifier,
						 index);

	return true;
}

#if defined(OS_DRM_PLANE_HELPER_FUNCS_USE_DRM_ATOMIC_STATE)
static int mtgpu_plane_atomic_async_check(struct drm_plane *plane,
					  struct drm_atomic_state *atomic_state)
#else
static int mtgpu_plane_atomic_async_check(struct drm_plane *plane,
					  struct drm_plane_state *plane_state)
#endif
{
	if (plane->type == DRM_PLANE_TYPE_CURSOR)
		return 0;

	return -EINVAL;
}

#if defined(OS_DRM_PLANE_HELPER_FUNCS_USE_DRM_ATOMIC_STATE)
static void mtgpu_plane_atomic_async_update(struct drm_plane *plane,
					    struct drm_atomic_state *atomic_state)
{
	struct drm_plane_state *new_state =
		drm_atomic_get_new_plane_state(atomic_state, plane);
#else
static void mtgpu_plane_atomic_async_update(struct drm_plane *plane,
					    struct drm_plane_state *new_state)
{
#endif
	struct mtgpu_dispc *dispc = to_mtgpu_dispc(new_state->crtc);
	struct mtgpu_layer_config config = {};

	mtgpu_get_layer_config(new_state, &config);

	swap(plane->state->fb, new_state->fb);

	plane->state->src_x = new_state->src_x;
	plane->state->src_y = new_state->src_y;
	plane->state->src_w = new_state->src_w;
	plane->state->src_h = new_state->src_h;
	plane->state->crtc_x = new_state->crtc_x;
	plane->state->crtc_y = new_state->crtc_y;
	plane->state->crtc_w = new_state->crtc_w;
	plane->state->crtc_h = new_state->crtc_h;

	if (dispc->core->cursor_config) {
		if (plane->type == DRM_PLANE_TYPE_CURSOR)
			dispc->core->cursor_config(&dispc->ctx, &config);
	}
}

static const struct drm_plane_helper_funcs mtgpu_primary_helper_funcs = {
	.atomic_check		= mtgpu_plane_atomic_check,
	.atomic_update		= mtgpu_plane_atomic_update,
	.atomic_disable		= mtgpu_plane_atomic_disable,
	.atomic_async_check     = mtgpu_plane_atomic_async_check,
	.atomic_async_update    = mtgpu_plane_atomic_async_update,

};

static const struct drm_plane_funcs mtgpu_plane_funcs = {
	.update_plane		= drm_atomic_helper_update_plane,
	.disable_plane		= drm_atomic_helper_disable_plane,
	.destroy		= mtgpu_plane_destroy,
	.reset			= drm_atomic_helper_plane_reset,
	.atomic_duplicate_state = drm_atomic_helper_plane_duplicate_state,
	.atomic_destroy_state	= drm_atomic_helper_plane_destroy_state,
	.format_mod_supported   = mtgpu_format_mod_supported,
};

static void mtgpu_crtc_mode_set_nofb(struct drm_crtc *crtc)
{
	struct mtgpu_dispc *dispc = to_mtgpu_dispc(crtc);

	drm_display_mode_to_videomode(&crtc->state->adjusted_mode, dispc->ctx.vm);
}

static enum drm_mode_status
mtgpu_crtc_mode_valid(struct drm_crtc *crtc,
		      const struct drm_display_mode *mode)
{
	struct mtgpu_dispc *dispc = to_mtgpu_dispc(crtc);
	DRM_DEV_DEBUG(dispc->dev, DRM_MODE_FMT "\n", DRM_MODE_ARG(mode));

	/* check if the mode can be supported by DC. */
	if (dispc->core->mode_valid) {
		struct videomode vm;

		drm_display_mode_to_videomode(mode, &vm);
		return dispc->core->mode_valid(&dispc->ctx, &vm);
	}

	return MODE_OK;
}

static bool mtgpu_crtc_mode_fixup(struct drm_crtc *crtc,
				  const struct drm_display_mode *mode,
				  struct drm_display_mode *adjusted_mode)
{
	struct mtgpu_dispc *dispc = to_mtgpu_dispc(crtc);

	if (dispc->core->mode_fixup) {
		drm_display_mode_to_videomode(adjusted_mode, dispc->ctx.vm);

		dispc->core->mode_fixup(&dispc->ctx);

		drm_display_mode_from_videomode(dispc->ctx.vm, adjusted_mode);
	}

	DRM_DEV_DEBUG(dispc->dev, DRM_MODE_FMT "\n", DRM_MODE_ARG(adjusted_mode));

	return true;
}

static void mtgpu_crtc_atomic_enable(struct drm_crtc *crtc,
#if defined(OS_DRM_CRTC_HELPER_FUNCS_USE_DRM_ATOMIC_STATE)
				     struct drm_atomic_state *old_state)
#else
				     struct drm_crtc_state *old_state)
#endif
{
	struct mtgpu_dispc *dispc = to_mtgpu_dispc(crtc);
	u16 *red = crtc->gamma_store;
	u16 *green = red + crtc->gamma_size;
	u16 *blue = green + crtc->gamma_size;
	u64 bandwidth = 0;
	struct drm_display_mode *dmode = &crtc->state->adjusted_mode;

	DRM_DEV_INFO(dispc->dev, DRM_MODE_FMT "\n", DRM_MODE_ARG(dmode));

	if (dispc->glb->enable)
		dispc->glb->enable(&dispc->ctx);

	mtgpu_dispc_dsc_config(dispc, true);

	if (dispc->core->init)
		dispc->core->init(&dispc->ctx);

	if (dispc->core->gamma_set)
		dispc->core->gamma_set(&dispc->ctx, red, green, blue, crtc->gamma_size);

	dispc->debugfs.underrun_cnt = 0;

	bandwidth = (u64)drm_mode_vrefresh(dmode) * dmode->vdisplay * dmode->hdisplay * 4;
	dispc->bandwidth = bandwidth / 1000000;
	dispc->active = true;

	mtgpu_dispc_report_pstate(dispc);

	drm_crtc_vblank_on(crtc);
}

static void mtgpu_crtc_atomic_disable(struct drm_crtc *crtc,
#if defined(OS_DRM_CRTC_HELPER_FUNCS_USE_DRM_ATOMIC_STATE)
				      struct drm_atomic_state *old_state)
#else
				      struct drm_crtc_state *old_state)
#endif
{
	struct mtgpu_dispc *dispc = to_mtgpu_dispc(crtc);
	unsigned long flags;

	DRM_DEV_DEBUG(dispc->dev, "%s()\n", __func__);

	drm_crtc_vblank_off(crtc);

	if (dispc->core->deinit)
		dispc->core->deinit(&dispc->ctx);

	mtgpu_dispc_dsc_config(dispc, false);

	spin_lock_irqsave(&crtc->dev->event_lock, flags);
	if (crtc->state->event) {
		drm_crtc_send_vblank_event(crtc, crtc->state->event);
		crtc->state->event = NULL;
	}
	spin_unlock_irqrestore(&crtc->dev->event_lock, flags);

	if (dispc->glb->disable)
		dispc->glb->disable(&dispc->ctx);

	dispc->bandwidth = 0;
	dispc->active = false;

	mtgpu_dispc_report_pstate(dispc);
}

static void mtgpu_crtc_atomic_begin(struct drm_crtc *crtc,
#if defined(OS_DRM_CRTC_HELPER_FUNCS_USE_DRM_ATOMIC_STATE)
				    struct drm_atomic_state *old_state)
#else
				    struct drm_crtc_state *old_state)
#endif
{
	struct mtgpu_dispc *dispc = to_mtgpu_dispc(crtc);

	DRM_DEV_DEBUG(dispc->dev, "%s()\n", __func__);

	if (dispc->core->config_begin)
		dispc->core->config_begin(&dispc->ctx);
}

static void mtgpu_crtc_update_gamma(struct drm_crtc *crtc)
{
	struct mtgpu_dispc *dispc = to_mtgpu_dispc(crtc);
	struct drm_crtc_state *state = crtc->state;
	struct drm_color_lut *lut = (struct drm_color_lut *)state->gamma_lut->data;
	u16 *red = crtc->gamma_store;
	u16 *green = red + crtc->gamma_size;
	u16 *blue = green + crtc->gamma_size;
	u16 *tmp_red = red;
	u16 *tmp_green = green;
	u16 *tmp_blue = blue;
	u32 i;

	for (i = 0; i < crtc->gamma_size; i++) {
		*tmp_red   = (u16)drm_color_lut_extract(lut->red, 16);
		*tmp_green = (u16)drm_color_lut_extract(lut->green, 16);
		*tmp_blue  = (u16)drm_color_lut_extract(lut->blue, 16);

		lut++;
		tmp_red++;
		tmp_green++;
		tmp_blue++;
	}

	if (dispc->core->gamma_set)
		dispc->core->gamma_set(&dispc->ctx, red, green, blue, crtc->gamma_size);
}

static void mtgpu_crtc_atomic_flush(struct drm_crtc *crtc,
#if defined(OS_DRM_CRTC_HELPER_FUNCS_USE_DRM_ATOMIC_STATE)
				    struct drm_atomic_state *old_state)
#else
				    struct drm_crtc_state *old_state)
#endif
{
	struct mtgpu_dispc *dispc = to_mtgpu_dispc(crtc);
	unsigned long flags;

	DRM_DEV_DEBUG(dispc->dev, "%s()\n", __func__);

	if (crtc->state->color_mgmt_changed && crtc->state->gamma_lut)
		mtgpu_crtc_update_gamma(crtc);

	if (dispc->core->config_end)
		dispc->core->config_end(&dispc->ctx);

	spin_lock_irqsave(&crtc->dev->event_lock, flags);
	if (crtc->state->event) {

		if (drm_crtc_vblank_get(crtc) != 0)
			drm_crtc_send_vblank_event(crtc, crtc->state->event);
		else
			drm_crtc_arm_vblank_event(crtc, crtc->state->event);

		crtc->state->event = NULL;
	}
	spin_unlock_irqrestore(&crtc->dev->event_lock, flags);
}

static const struct drm_crtc_helper_funcs mtgpu_crtc_helper_funcs = {
	.mode_set_nofb	= mtgpu_crtc_mode_set_nofb,
	.mode_valid	= mtgpu_crtc_mode_valid,
	.mode_fixup	= mtgpu_crtc_mode_fixup,
	.atomic_begin	= mtgpu_crtc_atomic_begin,
	.atomic_flush	= mtgpu_crtc_atomic_flush,
	.atomic_enable	= mtgpu_crtc_atomic_enable,
	.atomic_disable	= mtgpu_crtc_atomic_disable,
};

static int mtgpu_crtc_enable_vblank(struct drm_crtc *crtc)
{
	struct mtgpu_dispc *dispc = to_mtgpu_dispc(crtc);

	DRM_DEV_DEBUG(dispc->dev, "%s()\n", __func__);

	if (dispc->core->vsync_on)
		dispc->core->vsync_on(&dispc->ctx);

	return 0;
}

static void mtgpu_crtc_disable_vblank(struct drm_crtc *crtc)
{
	struct mtgpu_dispc *dispc = to_mtgpu_dispc(crtc);

	DRM_DEV_DEBUG(dispc->dev, "%s()\n", __func__);

	if (dispc->core->vsync_off)
		dispc->core->vsync_off(&dispc->ctx);
}

static void mtgpu_crtc_destroy(struct drm_crtc *crtc)
{
	struct mtgpu_dispc *dispc = to_mtgpu_dispc(crtc);

	DRM_DEV_INFO(dispc->dev, "%s()\n", __func__);

	drm_crtc_cleanup(crtc);
}

static int mtgpu_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
				 u16 *blue, uint32_t size,
				 struct drm_modeset_acquire_ctx *ctx)
{
	struct mtgpu_dispc *dispc = to_mtgpu_dispc(crtc);

	if (dispc->core->gamma_set)
		dispc->core->gamma_set(&dispc->ctx, red, green, blue, size);

	return 0;
}

static const struct drm_crtc_funcs mtgpu_crtc_funcs = {
	.set_config             = drm_atomic_helper_set_config,
	.destroy                = mtgpu_crtc_destroy,
	.page_flip              = drm_atomic_helper_page_flip,
	.reset                  = drm_atomic_helper_crtc_reset,
	.atomic_duplicate_state = drm_atomic_helper_crtc_duplicate_state,
	.atomic_destroy_state   = drm_atomic_helper_crtc_destroy_state,
	.enable_vblank		= mtgpu_crtc_enable_vblank,
	.disable_vblank		= mtgpu_crtc_disable_vblank,
	.gamma_set		= mtgpu_crtc_gamma_set,
};

static void mtgpu_plane_create_properties(struct drm_plane *plane,
					  const struct mtgpu_layer_capability *layer_cap,
					  int index)
{
#if defined(OS_FUNC_DRM_PLANE_CREATE_BLEND_MODE_PROPERTY_EXIST)
	u32 supported_modes = BIT(DRM_MODE_BLEND_PIXEL_NONE) |
			      BIT(DRM_MODE_BLEND_PREMULTI) |
			      BIT(DRM_MODE_BLEND_COVERAGE);
	drm_plane_create_blend_mode_property(plane, supported_modes);
#endif

	drm_plane_create_rotation_property(plane,
					   DRM_MODE_ROTATE_0,
					   DRM_MODE_ROTATE_0);

	drm_plane_create_alpha_property(plane);

	drm_plane_create_zpos_immutable_property(plane, index);

	if (layer_cap->supported_encodings && layer_cap->supported_ranges)
		drm_plane_create_color_properties(plane,
						  layer_cap->supported_encodings,
						  layer_cap->supported_ranges,
						  DRM_COLOR_YCBCR_BT709,
						  DRM_COLOR_YCBCR_LIMITED_RANGE);
}

static void mtgpu_dispc_isr(void *data)
{
	struct mtgpu_dispc *dispc = data;
	u32 int_sts = 0;

	if (dispc->core->isr)
		int_sts = dispc->core->isr(&dispc->ctx);

	if (int_sts & DISPC_INT_BIT_VSYNC)
		drm_crtc_handle_vblank(dispc->crtc);

	if (int_sts & DISPC_INT_BIT_UNDERRUN)
		dispc->debugfs.underrun_cnt++;

	if (dispc->ctx.dsc_en)
		mtgpu_dispc_dsc_status(dispc);
}

static int mtgpu_dispc_component_bind(struct device *dev,
				      struct device *master, void *data)
{
	struct drm_device *drm = data;
	struct drm_plane *primary = NULL, *cursor = NULL;
	struct mtgpu_dispc *dispc;
	const struct mtgpu_layer_capability *layer_caps;
	struct platform_device *pdev = to_platform_device(dev);
	struct resource *res;
	struct mtgpu_dispc_platform_data *pdata = dev_get_platdata(dev);
	int i, ret;
	struct mtgpu_dispc_chip *chip;

	dispc = kzalloc(sizeof(*dispc), GFP_KERNEL);
	if (!dispc)
		return -ENOMEM;

	dispc->caps = kzalloc(sizeof(*dispc->caps), GFP_KERNEL);
	if (!dispc->caps) {
		DRM_DEV_ERROR(dev, "failed to create dispc caps\n");
		ret = -ENOMEM;
		goto err_free_dispc;
	}

	dispc->ctx.vm = kzalloc(sizeof(*dispc->ctx.vm), GFP_KERNEL);
	if (!dispc->ctx.vm) {
		DRM_DEV_ERROR(dev, "failed to create vm\n");
		ret = -ENOMEM;
		goto err_free_dispc;
	}

	dispc->ctx.waitq = kzalloc(sizeof(*dispc->ctx.waitq), GFP_KERNEL);
	if (!dispc->ctx.waitq) {
		DRM_DEV_ERROR(dev, "failed to create waitq\n");
		ret = -ENOMEM;
		goto err_free_dispc;
	}

	/* regs */
	res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "dispc-regs");
	if (res) {
		dispc->ctx.regs = devm_ioremap(dev, res->start, resource_size(res));
		if (IS_ERR(dispc->ctx.regs)) {
			ret = PTR_ERR(dispc->ctx.regs);
			goto err_free_dispc;
		}
	}

	/* pre regs */
	res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "dispc-pre-regs");
	if (res) {
		dispc->ctx.pre_regs = devm_ioremap(dev, res->start, resource_size(res));
		if (IS_ERR(dispc->ctx.pre_regs)) {
			ret = PTR_ERR(dispc->ctx.pre_regs);
			goto err_free_dispc;
		}
	}

	/* post regs */
	res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "dispc-post-regs");
	if (res) {
		dispc->ctx.post_regs = devm_ioremap(dev, res->start, resource_size(res));
		if (IS_ERR(dispc->ctx.post_regs)) {
			ret = PTR_ERR(dispc->ctx.post_regs);
			goto err_free_dispc;
		}
	}

	/* output regs */
	res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "dispc-out-regs");
	if (res) {
		dispc->ctx.out_regs = devm_ioremap(dev, res->start, resource_size(res));
		if (IS_ERR(dispc->ctx.out_regs)) {
			ret = PTR_ERR(dispc->ctx.out_regs);
			goto err_free_dispc;
		}
	}

	res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "glb-regs");
	if (!res) {
		DRM_DEV_ERROR(dev, "failed to get display glb-regs\n");
		ret = -EIO;
		goto err_free_dispc;
	}

	dispc->ctx.glb_regs = devm_ioremap(dev, res->start, resource_size(res));
	if (IS_ERR(dispc->ctx.glb_regs)) {
		ret = PTR_ERR(dispc->ctx.glb_regs);
		goto err_free_dispc;
	}

	dispc->ctx.cursor_mem_base = pdata->cursor_mem_base;
	dispc->ctx.cursor_mem_size = pdata->cursor_mem_size;
	dispc->ctx.pcie_mem_base = pdata->pcie_mem_base;

	res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
	if (!res) {
		DRM_DEV_ERROR(dev, "failed to get display irq number\n");
		ret = -EIO;
		goto err_free_dispc;
	}

	ret = mtgpu_register_interrupt(dev->parent->parent, res->start,
				       mtgpu_dispc_isr, dispc, "dispc");
	if (ret) {
		DRM_DEV_ERROR(dev, "failed to register dispc irq handler\n");
		ret = -EINVAL;
		goto err_free_dispc;
	}

	dispc->ctx.irq = res->start;
	dispc->ctx.id = pdata->id;
	dispc->dev = dev;
	dev_set_drvdata(dev, dispc);
	init_waitqueue_head(dispc->ctx.waitq);

	switch (pdata->soc_gen) {
	case GPU_SOC_GEN1:
		chip = &mtgpu_dispc_sudi;
		break;
	case GPU_SOC_GEN2:
		chip = &mtgpu_dispc_qy1;
		if (fec_display_enable)
			chip->core = &mtgpu_dispc_fec;
		break;
	case GPU_SOC_GEN3:
		chip = &mtgpu_dispc_qy2;
		break;
	case GPU_SOC_GEN4:
		chip = &mtgpu_dispc_ph1;
		break;
	default:
		DRM_DEV_ERROR(dev, "current SOC_GEN%d is not supported\n", pdata->soc_gen);
		ret = -ENOTSUPP;
		goto err_free_dispc;
	}

	dispc->core = chip->core;
	if (!dispc->core) {
		DRM_DEV_ERROR(dev, "dispc ops is null\n");
		ret = -EINVAL;
		goto err_free_dispc;
	}

	if (dispc->core->ctx_init) {
		ret = dispc->core->ctx_init(&dispc->ctx);
		if (ret)
			goto err_free_dispc;
	}

	/* disable de configs like interrupts as firmware may config them,
	 * which may lead OOPS in irq handler as drm has not finished
	 * initial.
	 */
	if (dispc->core->deinit)
		dispc->core->deinit(&dispc->ctx);

	ret = mtgpu_enable_interrupt(dev->parent->parent, res->start);
	if (ret) {
		DRM_DEV_ERROR(dev, "failed to enable dispc irq number: %d\n", (int)res->start);
		ret = -EINVAL;
		goto err_free_dispc;
	}

	dispc->glb = chip->glb;
	if (!dispc->glb) {
		DRM_ERROR("dispc glb ops is null\n");
		ret = -EINVAL;
		goto err_ctx_deinit;
	}

	if (dispc->glb->init)
		dispc->glb->init(&dispc->ctx);

	if (!dispc->core->capability) {
		DRM_DEV_ERROR(dev, "dispc capability() callback is null\n");
		ret = -EINVAL;
		goto err_ctx_deinit;
	}

	dispc->core->capability(&dispc->ctx, dispc->caps);
	if (!dispc->caps->layer_count) {
		DRM_DEV_ERROR(dev, "dispc layer count is 0\n");
		ret = -EINVAL;
		goto err_ctx_deinit;
	}

	layer_caps = dispc->caps->layer_caps;

	for (i = 0; i < dispc->caps->layer_count; i++) {
		struct drm_plane *plane;

		plane = kzalloc(sizeof(*plane), GFP_KERNEL);
		if (!plane) {
			ret = -ENOMEM;
			goto err_ctx_deinit;
		}

		ret = drm_universal_plane_init(drm, plane, (1 << dispc->ctx.id),
					       &mtgpu_plane_funcs,
					       layer_caps[i].fmts_ptr,
					       layer_caps[i].fmts_cnt,
					       layer_caps[i].modifiers,
					       layer_caps[i].type, NULL);
		if (ret) {
			DRM_DEV_ERROR(dev, "failed to create plane\n");
			kfree(plane);
			goto err_ctx_deinit;
		}

		drm_plane_helper_add(plane, &mtgpu_primary_helper_funcs);

		mtgpu_plane_create_properties(plane, &layer_caps[i], i);

		if (i == 0)
			primary = plane;
		else if (layer_caps[i].type == DRM_PLANE_TYPE_CURSOR)
			cursor = plane;
	}

	dispc->crtc = os_create_drm_crtc();
	if (!dispc->crtc)
		goto err_ctx_deinit;

	os_set_drm_crtc_drvdata(dispc->crtc, dispc);
	ret = drm_crtc_init_with_planes(drm, dispc->crtc, primary, cursor,
					&mtgpu_crtc_funcs, NULL);
	if (ret) {
		DRM_DEV_ERROR(dev, "failed to init CRTC\n");
		goto err_crtc_free;
	}

	drm_mode_crtc_set_gamma_size(dispc->crtc, dispc->caps->gamma_size);
	dispc->ctx.gamma_store = dispc->crtc->gamma_store;
	dispc->ctx.gamma_size  = dispc->crtc->gamma_size;

	drm_crtc_enable_color_mgmt(dispc->crtc, 0, false, dispc->ctx.gamma_size);

	drm_crtc_helper_add(dispc->crtc, &mtgpu_crtc_helper_funcs);

	mtgpu_dispc_debugfs_create_files(dispc);

	DRM_DEV_INFO(dev, "mtgpu display controller driver loaded successfully\n");

	return 0;

err_crtc_free:
	os_destroy_drm_crtc(dispc->crtc);

err_ctx_deinit:
	if (dispc->core->ctx_deinit)
		dispc->core->ctx_deinit(&dispc->ctx);
err_free_dispc:
	kfree(dispc->ctx.waitq);
	kfree(dispc->ctx.vm);
	kfree(dispc->caps);
	kfree(dispc);

	return ret;
}

static void mtgpu_dispc_component_unbind(struct device *dev,
					 struct device *master, void *data)
{
	int ret;
	struct mtgpu_dispc *dispc = dev_get_drvdata(dev);

	ret = mtgpu_disable_interrupt(dev->parent->parent, dispc->ctx.irq);
	if (ret)
		DRM_DEV_ERROR(dev, "failed to disable dispc irq %d\n", dispc->ctx.irq);

	ret = mtgpu_unregister_interrupt(dev->parent->parent, dispc->ctx.irq);
	if (ret)
		DRM_DEV_ERROR(dev, "failed to deregister dispc irq %d handler\n", dispc->ctx.irq);

	os_destroy_drm_crtc(dispc->crtc);

	if (dispc->core->ctx_deinit)
		dispc->core->ctx_deinit(&dispc->ctx);

	mtgpu_dispc_debugfs_remove_files(dispc);

	kfree(dispc->ctx.waitq);
	kfree(dispc->ctx.vm);
	kfree(dispc->caps);
	kfree(dispc);

	DRM_DEV_INFO(dev, "unload mtgpu display controller driver\n");
}

static const struct component_ops mtgpu_dispc_component_ops = {
	.bind   = mtgpu_dispc_component_bind,
	.unbind = mtgpu_dispc_component_unbind,
};

static int mtgpu_dispc_probe(struct platform_device *pdev)
{
	return component_add(&pdev->dev, &mtgpu_dispc_component_ops);
}

static int mtgpu_dispc_remove(struct platform_device *pdev)
{
	component_del(&pdev->dev, &mtgpu_dispc_component_ops);
	return 0;
}

static struct platform_device_id mtgpu_dispc_device_id[] = {
	{ .name = MTGPU_DEVICE_NAME_DISPC, },
	{ },
};

struct platform_driver mtgpu_dispc_driver = {
	.probe    = mtgpu_dispc_probe,
	.remove   = mtgpu_dispc_remove,
	.driver   = {
		.owner  = THIS_MODULE,
		.name   = "mtgpu-dispc-drv",
	},
	.id_table = mtgpu_dispc_device_id,
};

