head	1.2;
access;
symbols
	OPENBSD_6_2:1.2.0.20
	OPENBSD_6_2_BASE:1.2
	OPENBSD_6_1:1.2.0.18
	OPENBSD_6_1_BASE:1.2
	OPENBSD_6_0:1.2.0.16
	OPENBSD_6_0_BASE:1.2
	OPENBSD_5_9:1.2.0.14
	OPENBSD_5_9_BASE:1.2
	OPENBSD_5_8:1.2.0.12
	OPENBSD_5_8_BASE:1.2
	OPENBSD_5_7:1.2.0.10
	OPENBSD_5_7_BASE:1.2
	OPENBSD_5_6:1.2.0.8
	OPENBSD_5_6_BASE:1.2
	OPENBSD_5_5:1.2.0.6
	OPENBSD_5_5_BASE:1.2
	OPENBSD_5_4:1.2.0.4
	OPENBSD_5_4_BASE:1.2
	OPENBSD_5_3:1.2.0.2
	OPENBSD_5_3_BASE:1.2
	OPENBSD_5_2:1.1.1.1.0.18
	OPENBSD_5_2_BASE:1.1.1.1
	OPENBSD_5_1_BASE:1.1.1.1
	OPENBSD_5_1:1.1.1.1.0.16
	OPENBSD_5_0:1.1.1.1.0.14
	OPENBSD_5_0_BASE:1.1.1.1
	OPENBSD_4_9:1.1.1.1.0.10
	OPENBSD_4_9_BASE:1.1.1.1
	OPENBSD_4_8:1.1.1.1.0.12
	OPENBSD_4_8_BASE:1.1.1.1
	OPENBSD_4_7:1.1.1.1.0.8
	OPENBSD_4_7_BASE:1.1.1.1
	OPENBSD_4_6:1.1.1.1.0.6
	OPENBSD_4_6_BASE:1.1.1.1
	OPENBSD_4_5:1.1.1.1.0.4
	OPENBSD_4_5_BASE:1.1.1.1
	OPENBSD_4_4:1.1.1.1.0.2
	OPENBSD_4_4_BASE:1.1.1.1
	v2_10_0:1.1.1.1
	xorg:1.1.1;
locks; strict;
comment	@ * @;


1.2
date	2012.12.16.23.04.18;	author matthieu;	state Exp;
branches;
next	1.1;

1.1
date	2008.06.14.22.15.58;	author mbalmer;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2008.06.14.22.15.58;	author mbalmer;	state Exp;
branches;
next	;


desc
@@


1.2
log
@Update to xf86-video-geode 2.11.14
@
text
@/* Copyright (c) 2005 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to
 * deal in the Software without restriction, including without limitation the
 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 * sell copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *
 * Neither the name of the Advanced Micro Devices, Inc. nor the names of its
 * contributors may be used to endorse or promote products derived from this
 * software without specific prior written permission.
 * */

/*
 * File Contents:   This file panel functions which query for the BIOS for 
 *                  current FP Paramters.
 * 
 * SubModule:       Geode FlatPanel library
 * */

#include "panel.h"

#if defined(_WIN32)             /* windows */
extern unsigned long gfx_cpu_version;
extern void gfx_outw(unsigned short port, unsigned short data);
extern unsigned short gfx_inw(unsigned short port);
#endif

#define SOFTVGA_DISPLAY_ENABLE   0x50
#define SOFTVGA_FPRESOLUTION     0x52
#define SOFTVGA_FPCLOCKFREQUENCY 0x54

/* SOFTVG VIRTUAL REGISTER DEFINITIONS */

#define VR_INDEX                0xAC1C
#define VR_DATA                 0xAC1E
#define VR_UNLOCK               0xFC53
#define VRC_VG                  0x0002  /* SoftVG Virtual Register Class    */
#define VG_MEM_SIZE             0x0000  /* MemSize Virtual Register             */
#define FP_DETECT_MASK          0x8000

#define VG_FP_TYPE      0x0002  /* Flat Panel Info Virtual Register */

#define FP_DEV_MASK     0x0003  /* Flat Panel type                                      */
#define FP_TYPE_SSTN	0x0000  /* SSTN panel type value                        */
#define FP_TYPE_DSTN	0x0001  /* DSTN panel type value                        */
#define FP_TYPE_TFT		0x0002  /* TFT panel type value                         */
#define FP_TYPE_LVDS	0x0003  /* LVDS panel type value                        */

#define FP_RESOLUTION_MASK      0x0038
#define FP_RES_6X4		0x0000  /* 640x480 resolution value             */
#define FP_RES_8X6		0x0008  /* 800x600 resolution value             */
#define FP_RES_10X7		0x0010  /* 1024x768 resolution value            */
#define FP_RES_11X8	0x0018  /* 1152x864 resolution value            */
#define FP_RES_12X10	0x0020  /* 1280x1024 resolution value           */
#define FP_RES_16X12	0x0028  /* 1600x1200 resolution value           */

#define FP_WIDTH_MASK   0x01C0
#define FP_WIDTH_8		0x0000  /* 8 bit data bus width                         */
#define FP_WIDTH_9		0x0040  /* 9 bit data bus width                         */
#define FP_WIDTH_12		0x0080  /* 12 bit data bus width                        */
#define FP_WIDTH_18		0x00C0  /* 18 bit data bus width                        */
#define FP_WIDTH_24		0x0100  /* 24 bit data bus width                        */
#define FP_WIDTH_16		0x0140  /* 16 bit data bus width - 16 bit 
                                         * Mono DSTN only                                       */

#define FP_COLOR_MASK   0x0200
#define FP_COLOR_COLOR	0x0000  /* Color panel                                          */
#define FP_COLOR_MONO	0x0200  /* Mono Panel                                           */

#define FP_PPC_MASK     0x0400
#define FP_PPC_1PPC		0x0000  /* One pixel per clock                          */
#define FP_PPC_2PPC		0x0400  /* Two pixels per clock                         */

#define FP_HPOL_MASK    0x0800
#define	FP_H_POL_LGH	0x0000  /* HSync at panel, normally low, 
                                 * active high                                          */
#define FP_H_POL_HGL	0x0800  /* HSync at panel, normally high, 
                                 * active low                                           */

#define FP_VPOL_MASK    0x1000
#define FP_V_POL_LGH	0x0000  /* VSync at panel, normally low, 
                                 * active high                                          */
#define FP_V_POL_HGL	0x1000  /* VSync at panel, normally high, 
                                 * active low                                           */

#define FP_REF_MASK     0xE000
#define FP_REF_60		0x0000  /* 60Hz refresh rate                            */
#define FP_REF_70		0x2000  /* 70Hz refresh rate                            */
#define FP_REF_72		0x4000  /* 72Hz refresh rate                            */
#define FP_REF_75		0x6000  /* 75Hz refresh rate                            */
#define FP_REF_85		0x8000  /* 85Hz refresh rate                            */
#define FP_REF_90		0xA000  /* 90Hz refresh rate                            */
#define FP_REF_100		0xC000  /* 100Hz refresh rate                           */

/*-----------------------------------------------------------------
 * Pnl_IsPanelEnabledInBIOS
 *
 * Description:	This function specifies whether the panel is enabled
 *				by the BIOS or not.
 *  parameters: none.
 *      return: 1 - Enabled, 0 - Disabled
 *-----------------------------------------------------------------*/
int
Pnl_IsPanelEnabledInBIOS(void)
{
    unsigned char ret = 0;

    if ((gfx_cpu_version & 0xFF) == GFX_CPU_REDCLOUD) {
        unsigned short data;

        gfx_outw(VR_INDEX, VR_UNLOCK);
        gfx_outw(VR_INDEX, (VRC_VG << 8) | VG_MEM_SIZE);
        data = gfx_inw(VR_DATA);
        if (data & FP_DETECT_MASK)
            ret = 1;
    }
    else {
        unsigned short crtcindex, crtcdata;

        crtcindex = (gfx_inb(0x3CC) & 0x01) ? 0x3D4 : 0x3B4;
        crtcdata = crtcindex + 1;

        /* CHECK DisplayEnable Reg in SoftVGA */

        gfx_outb(crtcindex, (unsigned char) SOFTVGA_DISPLAY_ENABLE);
        ret = gfx_inb(crtcdata);
    }

    return (ret & 0x1);
}

/*-----------------------------------------------------------------
 * Pnl_GetPanelInfoFromBIOS
 *
 * Description:	This function queries the panel information from 
 *              the BIOS.
 *  parameters: 
 *        xres: width of the panel configured
 *        yres: height of the panel configured
 *         bpp: depth of the panel configured
 *          hz: vertical frequency of the panel configured
 *      return: none
 *-----------------------------------------------------------------*/
void
Pnl_GetPanelInfoFromBIOS(int *xres, int *yres, int *bpp, int *hz)
{
    unsigned short crtcindex, crtcdata;
    unsigned short ret;

    if ((gfx_cpu_version & 0xFF) == GFX_CPU_REDCLOUD) {
        gfx_outw(VR_INDEX, VR_UNLOCK);
        gfx_outw(VR_INDEX, (VRC_VG << 8) | VG_FP_TYPE);
        ret = gfx_inw(VR_DATA);
        switch (ret & FP_RESOLUTION_MASK) {
        case FP_RES_6X4:
            *xres = 640;
            *yres = 480;
            break;
        case FP_RES_8X6:
            *xres = 800;
            *yres = 600;
            break;
        case FP_RES_10X7:
            *xres = 1024;
            *yres = 768;
            break;
        case FP_RES_11X8:
            *xres = 1152;
            *yres = 864;
            break;
        case FP_RES_12X10:
            *xres = 1280;
            *yres = 1024;
            break;
        case FP_RES_16X12:
            *xres = 1600;
            *yres = 1200;
            break;
        }

        switch (ret & FP_WIDTH_MASK) {
        case FP_WIDTH_8:
            *bpp = 8;
            break;
        case FP_WIDTH_9:
            *bpp = 9;
            break;
        case FP_WIDTH_12:
            *bpp = 12;
            break;
        case FP_WIDTH_18:
            *bpp = 18;
            break;
        case FP_WIDTH_24:
            *bpp = 24;
            break;
        case FP_WIDTH_16:
            *bpp = 16;
            break;
        }

        switch (ret & FP_REF_MASK) {
        case FP_REF_60:
            *hz = 60;
            break;
        case FP_REF_70:
            *hz = 70;
            break;
        case FP_REF_72:
            *hz = 72;
            break;
        case FP_REF_75:
            *hz = 75;
            break;
        case FP_REF_85:
            *hz = 85;
            break;
        case FP_REF_90:
            *hz = 90;
            break;
        case FP_REF_100:
            *hz = 100;
            break;
        }

    }
    else {
        crtcindex = (gfx_inb(0x3CC) & 0x01) ? 0x3D4 : 0x3B4;
        crtcdata = crtcindex + 1;

        /* CHECK FPResolution Reg in SoftVGA */

        gfx_outb(crtcindex, (unsigned char) SOFTVGA_FPRESOLUTION);
        ret = gfx_inb(crtcdata);

        switch (ret & 0x3) {
        case 0:
            *xres = 640;
            *yres = 480;
            break;
        case 1:
            *xres = 800;
            *yres = 600;
            break;
        case 2:
            *xres = 1024;
            *yres = 768;
            break;
        }

        switch ((ret >> 4) & 0x3) {
        case 0:
            *bpp = 12;
            break;
        case 1:
            *bpp = 18;
            break;
        case 2:
            *bpp = 16;
            break;
        case 3:
            *bpp = 8;
            break;
        }

        /* CHECK FPClockFrequency Reg in SoftVGA */

        gfx_outb(crtcindex, (unsigned char) SOFTVGA_FPCLOCKFREQUENCY);
        *hz = gfx_inb(crtcdata);
    }
}
@


1.1
log
@Initial revision
@
text
@d35 1
a35 1
#if defined(_WIN32)                    /* windows */
d50 2
a51 2
#define VRC_VG                  0x0002 /* SoftVG Virtual Register Class    */
#define VG_MEM_SIZE             0x0000 /* MemSize Virtual Register             */
d54 1
a54 1
#define VG_FP_TYPE      0x0002         /* Flat Panel Info Virtual Register */
d56 5
a60 5
#define FP_DEV_MASK     0x0003         /* Flat Panel type                                      */
#define FP_TYPE_SSTN	0x0000         /* SSTN panel type value                        */
#define FP_TYPE_DSTN	0x0001         /* DSTN panel type value                        */
#define FP_TYPE_TFT		0x0002 /* TFT panel type value                         */
#define FP_TYPE_LVDS	0x0003         /* LVDS panel type value                        */
d63 6
a68 6
#define FP_RES_6X4		0x0000 /* 640x480 resolution value             */
#define FP_RES_8X6		0x0008 /* 800x600 resolution value             */
#define FP_RES_10X7		0x0010 /* 1024x768 resolution value            */
#define FP_RES_11X8	0x0018         /* 1152x864 resolution value            */
#define FP_RES_12X10	0x0020         /* 1280x1024 resolution value           */
#define FP_RES_16X12	0x0028         /* 1600x1200 resolution value           */
d71 7
a77 7
#define FP_WIDTH_8		0x0000 /* 8 bit data bus width                         */
#define FP_WIDTH_9		0x0040 /* 9 bit data bus width                         */
#define FP_WIDTH_12		0x0080 /* 12 bit data bus width                        */
#define FP_WIDTH_18		0x00C0 /* 18 bit data bus width                        */
#define FP_WIDTH_24		0x0100 /* 24 bit data bus width                        */
#define FP_WIDTH_16		0x0140 /* 16 bit data bus width - 16 bit 
                                        * Mono DSTN only                                       */
d80 2
a81 2
#define FP_COLOR_COLOR	0x0000         /* Color panel                                          */
#define FP_COLOR_MONO	0x0200         /* Mono Panel                                           */
d84 2
a85 2
#define FP_PPC_1PPC		0x0000 /* One pixel per clock                          */
#define FP_PPC_2PPC		0x0400 /* Two pixels per clock                         */
d88 4
a91 4
#define	FP_H_POL_LGH	0x0000         /* HSync at panel, normally low, 
                                        * active high                                          */
#define FP_H_POL_HGL	0x0800         /* HSync at panel, normally high, 
                                        * active low                                           */
d94 4
a97 4
#define FP_V_POL_LGH	0x0000         /* VSync at panel, normally low, 
                                        * active high                                          */
#define FP_V_POL_HGL	0x1000         /* VSync at panel, normally high, 
                                        * active low                                           */
d100 7
a106 7
#define FP_REF_60		0x0000 /* 60Hz refresh rate                            */
#define FP_REF_70		0x2000 /* 70Hz refresh rate                            */
#define FP_REF_72		0x4000 /* 72Hz refresh rate                            */
#define FP_REF_75		0x6000 /* 75Hz refresh rate                            */
#define FP_REF_85		0x8000 /* 85Hz refresh rate                            */
#define FP_REF_90		0xA000 /* 90Hz refresh rate                            */
#define FP_REF_100		0xC000 /* 100Hz refresh rate                           */
d129 2
a130 1
    } else {
d138 1
a138 1
        gfx_outb(crtcindex, (unsigned char)SOFTVGA_DISPLAY_ENABLE);
d239 2
a240 1
    } else {
d246 1
a246 1
        gfx_outb(crtcindex, (unsigned char)SOFTVGA_FPRESOLUTION);
d281 1
a281 1
        gfx_outb(crtcindex, (unsigned char)SOFTVGA_FPCLOCKFREQUENCY);
@


1.1.1.1
log
@Import the xf86-video-geode driver for the AMD Geode LX graphics processor.

with and ok matthieu
@
text
@@
