// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="computeS2,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z045ffg900-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.198500,HLS_SYN_LAT=25442976,HLS_SYN_TPT=8388741,HLS_SYN_MEM=124,HLS_SYN_DSP=0,HLS_SYN_FF=6465,HLS_SYN_LUT=20984,HLS_VERSION=2018_2}" *)

module computeS2 (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        input1_V_V_TDATA,
        s2_out_V_V_TDATA,
        input1_V_V_TVALID,
        input1_V_V_TREADY,
        s2_out_V_V_TVALID,
        s2_out_V_V_TREADY
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [63:0] input1_V_V_TDATA;
output  [63:0] s2_out_V_V_TDATA;
input   input1_V_V_TVALID;
output   input1_V_V_TREADY;
output   s2_out_V_V_TVALID;
input   s2_out_V_V_TREADY;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    loadPCL_U0_ap_start;
wire    loadPCL_U0_ap_done;
wire    loadPCL_U0_ap_continue;
wire    loadPCL_U0_ap_idle;
wire    loadPCL_U0_ap_ready;
wire   [7:0] loadPCL_U0_PCL_V_V_din;
wire    loadPCL_U0_PCL_V_V_write;
wire    ResizeStream_1_U0_ap_start;
wire    ResizeStream_1_U0_ap_done;
wire    ResizeStream_1_U0_ap_continue;
wire    ResizeStream_1_U0_ap_idle;
wire    ResizeStream_1_U0_ap_ready;
wire    ResizeStream_1_U0_start_out;
wire    ResizeStream_1_U0_start_write;
wire    ResizeStream_1_U0_in_V_V_TREADY;
wire   [7:0] ResizeStream_1_U0_out_V_V_din;
wire    ResizeStream_1_U0_out_V_V_write;
reg    CloneStreamOnce_U0_ap_start;
wire    CloneStreamOnce_U0_ap_done;
wire    CloneStreamOnce_U0_ap_continue;
wire    CloneStreamOnce_U0_ap_idle;
wire    CloneStreamOnce_U0_ap_ready;
wire    CloneStreamOnce_U0_IN_V_V_read;
wire   [7:0] CloneStreamOnce_U0_out1_V_V_din;
wire    CloneStreamOnce_U0_out1_V_V_write;
wire    grouperPE_U0_ap_start;
wire    grouperPE_U0_ap_done;
wire    grouperPE_U0_ap_continue;
wire    grouperPE_U0_ap_idle;
wire    grouperPE_U0_ap_ready;
wire    grouperPE_U0_start_out;
wire    grouperPE_U0_start_write;
wire    grouperPE_U0_inStream_V_V_read;
wire    grouperPE_U0_features_V_V_read;
wire   [7:0] grouperPE_U0_outStream_V_V_din;
wire    grouperPE_U0_outStream_V_V_write;
wire    Conv1DBuffer_new397_U0_ap_start;
wire    Conv1DBuffer_new397_U0_ap_done;
wire    Conv1DBuffer_new397_U0_ap_continue;
wire    Conv1DBuffer_new397_U0_ap_idle;
wire    Conv1DBuffer_new397_U0_ap_ready;
wire    Conv1DBuffer_new397_U0_start_out;
wire    Conv1DBuffer_new397_U0_start_write;
wire    Conv1DBuffer_new397_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new397_U0_out_V_V_din;
wire    Conv1DBuffer_new397_U0_out_V_V_write;
wire    Conv1DMac_new398_U0_ap_start;
wire    Conv1DMac_new398_U0_ap_done;
wire    Conv1DMac_new398_U0_ap_continue;
wire    Conv1DMac_new398_U0_ap_idle;
wire    Conv1DMac_new398_U0_ap_ready;
wire    Conv1DMac_new398_U0_start_out;
wire    Conv1DMac_new398_U0_start_write;
wire    Conv1DMac_new398_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new398_U0_out_V_V_din;
wire    Conv1DMac_new398_U0_out_V_V_write;
wire    Relu1D399_U0_ap_start;
wire    Relu1D399_U0_ap_done;
wire    Relu1D399_U0_ap_continue;
wire    Relu1D399_U0_ap_idle;
wire    Relu1D399_U0_ap_ready;
wire    Relu1D399_U0_start_out;
wire    Relu1D399_U0_start_write;
wire    Relu1D399_U0_in_V_V_read;
wire   [31:0] Relu1D399_U0_out_V_V_din;
wire    Relu1D399_U0_out_V_V_write;
wire    StreamingDataWidthCo_1_U0_ap_start;
wire    StreamingDataWidthCo_1_U0_ap_done;
wire    StreamingDataWidthCo_1_U0_ap_continue;
wire    StreamingDataWidthCo_1_U0_ap_idle;
wire    StreamingDataWidthCo_1_U0_ap_ready;
wire    StreamingDataWidthCo_1_U0_start_out;
wire    StreamingDataWidthCo_1_U0_start_write;
wire    StreamingDataWidthCo_1_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_1_U0_out_V_V_din;
wire    StreamingDataWidthCo_1_U0_out_V_V_write;
wire    Conv1DBuffer_new401_U0_ap_start;
wire    Conv1DBuffer_new401_U0_ap_done;
wire    Conv1DBuffer_new401_U0_ap_continue;
wire    Conv1DBuffer_new401_U0_ap_idle;
wire    Conv1DBuffer_new401_U0_ap_ready;
wire    Conv1DBuffer_new401_U0_start_out;
wire    Conv1DBuffer_new401_U0_start_write;
wire    Conv1DBuffer_new401_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new401_U0_out_V_V_din;
wire    Conv1DBuffer_new401_U0_out_V_V_write;
wire    Conv1DMac_new402_U0_ap_start;
wire    Conv1DMac_new402_U0_ap_done;
wire    Conv1DMac_new402_U0_ap_continue;
wire    Conv1DMac_new402_U0_ap_idle;
wire    Conv1DMac_new402_U0_ap_ready;
wire    Conv1DMac_new402_U0_start_out;
wire    Conv1DMac_new402_U0_start_write;
wire    Conv1DMac_new402_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new402_U0_out_V_V_din;
wire    Conv1DMac_new402_U0_out_V_V_write;
wire    Relu1D403_U0_ap_start;
wire    Relu1D403_U0_ap_done;
wire    Relu1D403_U0_ap_continue;
wire    Relu1D403_U0_ap_idle;
wire    Relu1D403_U0_ap_ready;
wire    Relu1D403_U0_start_out;
wire    Relu1D403_U0_start_write;
wire    Relu1D403_U0_in_V_V_read;
wire   [31:0] Relu1D403_U0_out_V_V_din;
wire    Relu1D403_U0_out_V_V_write;
wire    StreamingDataWidthCo_U0_ap_start;
wire    StreamingDataWidthCo_U0_ap_done;
wire    StreamingDataWidthCo_U0_ap_continue;
wire    StreamingDataWidthCo_U0_ap_idle;
wire    StreamingDataWidthCo_U0_ap_ready;
wire    StreamingDataWidthCo_U0_start_out;
wire    StreamingDataWidthCo_U0_start_write;
wire    StreamingDataWidthCo_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_U0_out_V_V_din;
wire    StreamingDataWidthCo_U0_out_V_V_write;
wire    Conv1DBuffer_new_U0_ap_start;
wire    Conv1DBuffer_new_U0_ap_done;
wire    Conv1DBuffer_new_U0_ap_continue;
wire    Conv1DBuffer_new_U0_ap_idle;
wire    Conv1DBuffer_new_U0_ap_ready;
wire    Conv1DBuffer_new_U0_start_out;
wire    Conv1DBuffer_new_U0_start_write;
wire    Conv1DBuffer_new_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new_U0_out_V_V_din;
wire    Conv1DBuffer_new_U0_out_V_V_write;
wire    Conv1DMac_new_U0_ap_start;
wire    Conv1DMac_new_U0_ap_done;
wire    Conv1DMac_new_U0_ap_continue;
wire    Conv1DMac_new_U0_ap_idle;
wire    Conv1DMac_new_U0_ap_ready;
wire    Conv1DMac_new_U0_start_out;
wire    Conv1DMac_new_U0_start_write;
wire    Conv1DMac_new_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new_U0_out_V_V_din;
wire    Conv1DMac_new_U0_out_V_V_write;
wire    Relu1D_U0_ap_start;
wire    Relu1D_U0_ap_done;
wire    Relu1D_U0_ap_continue;
wire    Relu1D_U0_ap_idle;
wire    Relu1D_U0_ap_ready;
wire    Relu1D_U0_start_out;
wire    Relu1D_U0_start_write;
wire    Relu1D_U0_in_V_V_read;
wire   [31:0] Relu1D_U0_out_V_V_din;
wire    Relu1D_U0_out_V_V_write;
wire    StreamingDataWidthCo_2_U0_ap_start;
wire    StreamingDataWidthCo_2_U0_ap_done;
wire    StreamingDataWidthCo_2_U0_ap_continue;
wire    StreamingDataWidthCo_2_U0_ap_idle;
wire    StreamingDataWidthCo_2_U0_ap_ready;
wire    StreamingDataWidthCo_2_U0_start_out;
wire    StreamingDataWidthCo_2_U0_start_write;
wire    StreamingDataWidthCo_2_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_2_U0_out_V_V_din;
wire    StreamingDataWidthCo_2_U0_out_V_V_write;
wire    StreamingMaxPool_Pre_U0_ap_start;
wire    StreamingMaxPool_Pre_U0_ap_done;
wire    StreamingMaxPool_Pre_U0_ap_continue;
wire    StreamingMaxPool_Pre_U0_ap_idle;
wire    StreamingMaxPool_Pre_U0_ap_ready;
wire    StreamingMaxPool_Pre_U0_start_out;
wire    StreamingMaxPool_Pre_U0_start_write;
wire    StreamingMaxPool_Pre_U0_in_V_V_read;
wire   [7:0] StreamingMaxPool_Pre_U0_out_V_V_din;
wire    StreamingMaxPool_Pre_U0_out_V_V_write;
wire    Conv1DBuffer_new405_U0_ap_start;
wire    Conv1DBuffer_new405_U0_ap_done;
wire    Conv1DBuffer_new405_U0_ap_continue;
wire    Conv1DBuffer_new405_U0_ap_idle;
wire    Conv1DBuffer_new405_U0_ap_ready;
wire    Conv1DBuffer_new405_U0_start_out;
wire    Conv1DBuffer_new405_U0_start_write;
wire    Conv1DBuffer_new405_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new405_U0_out_V_V_din;
wire    Conv1DBuffer_new405_U0_out_V_V_write;
wire    Conv1DMac_new406_U0_ap_start;
wire    Conv1DMac_new406_U0_ap_done;
wire    Conv1DMac_new406_U0_ap_continue;
wire    Conv1DMac_new406_U0_ap_idle;
wire    Conv1DMac_new406_U0_ap_ready;
wire    Conv1DMac_new406_U0_start_out;
wire    Conv1DMac_new406_U0_start_write;
wire    Conv1DMac_new406_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new406_U0_out_V_V_din;
wire    Conv1DMac_new406_U0_out_V_V_write;
wire    Relu1D407_U0_ap_start;
wire    Relu1D407_U0_ap_done;
wire    Relu1D407_U0_ap_continue;
wire    Relu1D407_U0_ap_idle;
wire    Relu1D407_U0_ap_ready;
wire    Relu1D407_U0_start_out;
wire    Relu1D407_U0_start_write;
wire    Relu1D407_U0_in_V_V_read;
wire   [31:0] Relu1D407_U0_out_V_V_din;
wire    Relu1D407_U0_out_V_V_write;
wire    StreamingDataWidthCo_3_U0_ap_start;
wire    StreamingDataWidthCo_3_U0_ap_done;
wire    StreamingDataWidthCo_3_U0_ap_continue;
wire    StreamingDataWidthCo_3_U0_ap_idle;
wire    StreamingDataWidthCo_3_U0_ap_ready;
wire    StreamingDataWidthCo_3_U0_start_out;
wire    StreamingDataWidthCo_3_U0_start_write;
wire    StreamingDataWidthCo_3_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_3_U0_out_V_V_din;
wire    StreamingDataWidthCo_3_U0_out_V_V_write;
wire    Conv1DBuffer_new_1_U0_ap_start;
wire    Conv1DBuffer_new_1_U0_ap_done;
wire    Conv1DBuffer_new_1_U0_ap_continue;
wire    Conv1DBuffer_new_1_U0_ap_idle;
wire    Conv1DBuffer_new_1_U0_ap_ready;
wire    Conv1DBuffer_new_1_U0_start_out;
wire    Conv1DBuffer_new_1_U0_start_write;
wire    Conv1DBuffer_new_1_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new_1_U0_out_V_V_din;
wire    Conv1DBuffer_new_1_U0_out_V_V_write;
wire    Conv1DMac_new_1_U0_ap_start;
wire    Conv1DMac_new_1_U0_ap_done;
wire    Conv1DMac_new_1_U0_ap_continue;
wire    Conv1DMac_new_1_U0_ap_idle;
wire    Conv1DMac_new_1_U0_ap_ready;
wire    Conv1DMac_new_1_U0_start_out;
wire    Conv1DMac_new_1_U0_start_write;
wire    Conv1DMac_new_1_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new_1_U0_out_V_V_din;
wire    Conv1DMac_new_1_U0_out_V_V_write;
wire    Relu1D_1_U0_ap_start;
wire    Relu1D_1_U0_ap_done;
wire    Relu1D_1_U0_ap_continue;
wire    Relu1D_1_U0_ap_idle;
wire    Relu1D_1_U0_ap_ready;
wire    Relu1D_1_U0_start_out;
wire    Relu1D_1_U0_start_write;
wire    Relu1D_1_U0_in_V_V_read;
wire   [31:0] Relu1D_1_U0_out_V_V_din;
wire    Relu1D_1_U0_out_V_V_write;
wire    StreamingDataWidthCo_4_U0_ap_start;
wire    StreamingDataWidthCo_4_U0_ap_done;
wire    StreamingDataWidthCo_4_U0_ap_continue;
wire    StreamingDataWidthCo_4_U0_ap_idle;
wire    StreamingDataWidthCo_4_U0_ap_ready;
wire    StreamingDataWidthCo_4_U0_start_out;
wire    StreamingDataWidthCo_4_U0_start_write;
wire    StreamingDataWidthCo_4_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_4_U0_out_V_V_din;
wire    StreamingDataWidthCo_4_U0_out_V_V_write;
wire    ResizeStream_U0_ap_start;
wire    ResizeStream_U0_ap_done;
wire    ResizeStream_U0_ap_continue;
wire    ResizeStream_U0_ap_idle;
wire    ResizeStream_U0_ap_ready;
wire    ResizeStream_U0_in_V_V_read;
wire   [63:0] ResizeStream_U0_out_V_V_TDATA;
wire    ResizeStream_U0_out_V_V_TVALID;
wire    ap_sync_continue;
wire    inStr_V_V_full_n;
wire   [7:0] inStr_V_V_dout;
wire    inStr_V_V_empty_n;
wire    cnv_26_V_V_full_n;
wire   [7:0] cnv_26_V_V_dout;
wire    cnv_26_V_V_empty_n;
wire    in_1_V_V_full_n;
wire   [7:0] in_1_V_V_dout;
wire    in_1_V_V_empty_n;
wire    cnv_27_V_V_full_n;
wire   [7:0] cnv_27_V_V_dout;
wire    cnv_27_V_V_empty_n;
wire    cnv_28_V_V_full_n;
wire   [7:0] cnv_28_V_V_dout;
wire    cnv_28_V_V_empty_n;
wire    cnv_29PRL_V_V_full_n;
wire   [31:0] cnv_29PRL_V_V_dout;
wire    cnv_29PRL_V_V_empty_n;
wire    cnv_30PRL_V_V_full_n;
wire   [31:0] cnv_30PRL_V_V_dout;
wire    cnv_30PRL_V_V_empty_n;
wire    cnv_31_V_V_full_n;
wire   [7:0] cnv_31_V_V_dout;
wire    cnv_31_V_V_empty_n;
wire    cnv_32_V_V_full_n;
wire   [7:0] cnv_32_V_V_dout;
wire    cnv_32_V_V_empty_n;
wire    cnv_33PRL_V_V_full_n;
wire   [31:0] cnv_33PRL_V_V_dout;
wire    cnv_33PRL_V_V_empty_n;
wire    cnv_34PRL_V_V_full_n;
wire   [31:0] cnv_34PRL_V_V_dout;
wire    cnv_34PRL_V_V_empty_n;
wire    cnv_35_V_V_full_n;
wire   [7:0] cnv_35_V_V_dout;
wire    cnv_35_V_V_empty_n;
wire    cnv_36_V_V_full_n;
wire   [7:0] cnv_36_V_V_dout;
wire    cnv_36_V_V_empty_n;
wire    cnv_37PRL_V_V_full_n;
wire   [31:0] cnv_37PRL_V_V_dout;
wire    cnv_37PRL_V_V_empty_n;
wire    cnv_38PRL_V_V_full_n;
wire   [31:0] cnv_38PRL_V_V_dout;
wire    cnv_38PRL_V_V_empty_n;
wire    cnv_39_V_V_full_n;
wire   [7:0] cnv_39_V_V_dout;
wire    cnv_39_V_V_empty_n;
wire    cnv_40_V_V_full_n;
wire   [7:0] cnv_40_V_V_dout;
wire    cnv_40_V_V_empty_n;
wire    cnv_41_V_V_full_n;
wire   [7:0] cnv_41_V_V_dout;
wire    cnv_41_V_V_empty_n;
wire    cnv_42PRL_V_V_full_n;
wire   [31:0] cnv_42PRL_V_V_dout;
wire    cnv_42PRL_V_V_empty_n;
wire    cnv_43PRL_V_V_full_n;
wire   [31:0] cnv_43PRL_V_V_dout;
wire    cnv_43PRL_V_V_empty_n;
wire    cnv_44_V_V_full_n;
wire   [7:0] cnv_44_V_V_dout;
wire    cnv_44_V_V_empty_n;
wire    cnv_45_V_V_full_n;
wire   [7:0] cnv_45_V_V_dout;
wire    cnv_45_V_V_empty_n;
wire    cnv_46PRL_V_V_full_n;
wire   [31:0] cnv_46PRL_V_V_dout;
wire    cnv_46PRL_V_V_empty_n;
wire    cnv_47PRL_V_V_full_n;
wire   [31:0] cnv_47PRL_V_V_dout;
wire    cnv_47PRL_V_V_empty_n;
wire    cnv_48_V_V_full_n;
wire   [7:0] cnv_48_V_V_dout;
wire    cnv_48_V_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    loadPCL_U0_start_full_n;
wire    loadPCL_U0_start_write;
wire   [0:0] start_for_grouperPE_U0_din;
wire    start_for_grouperPE_U0_full_n;
wire   [0:0] start_for_grouperPE_U0_dout;
wire    start_for_grouperPE_U0_empty_n;
wire    CloneStreamOnce_U0_start_full_n;
wire    CloneStreamOnce_U0_start_write;
wire   [0:0] start_for_Conv1DBuffer_new397_U0_din;
wire    start_for_Conv1DBuffer_new397_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new397_U0_dout;
wire    start_for_Conv1DBuffer_new397_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new398_U0_din;
wire    start_for_Conv1DMac_new398_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new398_U0_dout;
wire    start_for_Conv1DMac_new398_U0_empty_n;
wire   [0:0] start_for_Relu1D399_U0_din;
wire    start_for_Relu1D399_U0_full_n;
wire   [0:0] start_for_Relu1D399_U0_dout;
wire    start_for_Relu1D399_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_1_U0_din;
wire    start_for_StreamingDataWidthCo_1_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_1_U0_dout;
wire    start_for_StreamingDataWidthCo_1_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new401_U0_din;
wire    start_for_Conv1DBuffer_new401_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new401_U0_dout;
wire    start_for_Conv1DBuffer_new401_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new402_U0_din;
wire    start_for_Conv1DMac_new402_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new402_U0_dout;
wire    start_for_Conv1DMac_new402_U0_empty_n;
wire   [0:0] start_for_Relu1D403_U0_din;
wire    start_for_Relu1D403_U0_full_n;
wire   [0:0] start_for_Relu1D403_U0_dout;
wire    start_for_Relu1D403_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_U0_din;
wire    start_for_StreamingDataWidthCo_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_U0_dout;
wire    start_for_StreamingDataWidthCo_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new_U0_din;
wire    start_for_Conv1DBuffer_new_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new_U0_dout;
wire    start_for_Conv1DBuffer_new_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new_U0_din;
wire    start_for_Conv1DMac_new_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new_U0_dout;
wire    start_for_Conv1DMac_new_U0_empty_n;
wire   [0:0] start_for_Relu1D_U0_din;
wire    start_for_Relu1D_U0_full_n;
wire   [0:0] start_for_Relu1D_U0_dout;
wire    start_for_Relu1D_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_2_U0_din;
wire    start_for_StreamingDataWidthCo_2_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_2_U0_dout;
wire    start_for_StreamingDataWidthCo_2_U0_empty_n;
wire   [0:0] start_for_StreamingMaxPool_Pre_U0_din;
wire    start_for_StreamingMaxPool_Pre_U0_full_n;
wire   [0:0] start_for_StreamingMaxPool_Pre_U0_dout;
wire    start_for_StreamingMaxPool_Pre_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new405_U0_din;
wire    start_for_Conv1DBuffer_new405_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new405_U0_dout;
wire    start_for_Conv1DBuffer_new405_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new406_U0_din;
wire    start_for_Conv1DMac_new406_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new406_U0_dout;
wire    start_for_Conv1DMac_new406_U0_empty_n;
wire   [0:0] start_for_Relu1D407_U0_din;
wire    start_for_Relu1D407_U0_full_n;
wire   [0:0] start_for_Relu1D407_U0_dout;
wire    start_for_Relu1D407_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_3_U0_din;
wire    start_for_StreamingDataWidthCo_3_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_3_U0_dout;
wire    start_for_StreamingDataWidthCo_3_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new_1_U0_din;
wire    start_for_Conv1DBuffer_new_1_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new_1_U0_dout;
wire    start_for_Conv1DBuffer_new_1_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new_1_U0_din;
wire    start_for_Conv1DMac_new_1_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new_1_U0_dout;
wire    start_for_Conv1DMac_new_1_U0_empty_n;
wire   [0:0] start_for_Relu1D_1_U0_din;
wire    start_for_Relu1D_1_U0_full_n;
wire   [0:0] start_for_Relu1D_1_U0_dout;
wire    start_for_Relu1D_1_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_4_U0_din;
wire    start_for_StreamingDataWidthCo_4_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_4_U0_dout;
wire    start_for_StreamingDataWidthCo_4_U0_empty_n;
wire   [0:0] start_for_ResizeStream_U0_din;
wire    start_for_ResizeStream_U0_full_n;
wire   [0:0] start_for_ResizeStream_U0_dout;
wire    start_for_ResizeStream_U0_empty_n;
wire    ResizeStream_U0_start_full_n;
wire    ResizeStream_U0_start_write;

// power-on initialization
initial begin
#0 CloneStreamOnce_U0_ap_start = 1'b0;
end

computeS2_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
computeS2_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

loadPCL loadPCL_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(loadPCL_U0_ap_start),
    .ap_done(loadPCL_U0_ap_done),
    .ap_continue(loadPCL_U0_ap_continue),
    .ap_idle(loadPCL_U0_ap_idle),
    .ap_ready(loadPCL_U0_ap_ready),
    .PCL_V_V_din(loadPCL_U0_PCL_V_V_din),
    .PCL_V_V_full_n(inStr_V_V_full_n),
    .PCL_V_V_write(loadPCL_U0_PCL_V_V_write)
);

ResizeStream_1 ResizeStream_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ResizeStream_1_U0_ap_start),
    .start_full_n(start_for_grouperPE_U0_full_n),
    .ap_done(ResizeStream_1_U0_ap_done),
    .ap_continue(ResizeStream_1_U0_ap_continue),
    .ap_idle(ResizeStream_1_U0_ap_idle),
    .ap_ready(ResizeStream_1_U0_ap_ready),
    .start_out(ResizeStream_1_U0_start_out),
    .start_write(ResizeStream_1_U0_start_write),
    .in_V_V_TDATA(input1_V_V_TDATA),
    .in_V_V_TVALID(input1_V_V_TVALID),
    .in_V_V_TREADY(ResizeStream_1_U0_in_V_V_TREADY),
    .out_V_V_din(ResizeStream_1_U0_out_V_V_din),
    .out_V_V_full_n(cnv_26_V_V_full_n),
    .out_V_V_write(ResizeStream_1_U0_out_V_V_write)
);

CloneStreamOnce CloneStreamOnce_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(CloneStreamOnce_U0_ap_start),
    .ap_done(CloneStreamOnce_U0_ap_done),
    .ap_continue(CloneStreamOnce_U0_ap_continue),
    .ap_idle(CloneStreamOnce_U0_ap_idle),
    .ap_ready(CloneStreamOnce_U0_ap_ready),
    .IN_V_V_dout(inStr_V_V_dout),
    .IN_V_V_empty_n(inStr_V_V_empty_n),
    .IN_V_V_read(CloneStreamOnce_U0_IN_V_V_read),
    .out1_V_V_din(CloneStreamOnce_U0_out1_V_V_din),
    .out1_V_V_full_n(in_1_V_V_full_n),
    .out1_V_V_write(CloneStreamOnce_U0_out1_V_V_write)
);

grouperPE grouperPE_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grouperPE_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new397_U0_full_n),
    .ap_done(grouperPE_U0_ap_done),
    .ap_continue(grouperPE_U0_ap_continue),
    .ap_idle(grouperPE_U0_ap_idle),
    .ap_ready(grouperPE_U0_ap_ready),
    .start_out(grouperPE_U0_start_out),
    .start_write(grouperPE_U0_start_write),
    .inStream_V_V_dout(in_1_V_V_dout),
    .inStream_V_V_empty_n(in_1_V_V_empty_n),
    .inStream_V_V_read(grouperPE_U0_inStream_V_V_read),
    .features_V_V_dout(cnv_26_V_V_dout),
    .features_V_V_empty_n(cnv_26_V_V_empty_n),
    .features_V_V_read(grouperPE_U0_features_V_V_read),
    .outStream_V_V_din(grouperPE_U0_outStream_V_V_din),
    .outStream_V_V_full_n(cnv_27_V_V_full_n),
    .outStream_V_V_write(grouperPE_U0_outStream_V_V_write)
);

Conv1DBuffer_new397 Conv1DBuffer_new397_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new397_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new398_U0_full_n),
    .ap_done(Conv1DBuffer_new397_U0_ap_done),
    .ap_continue(Conv1DBuffer_new397_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new397_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new397_U0_ap_ready),
    .start_out(Conv1DBuffer_new397_U0_start_out),
    .start_write(Conv1DBuffer_new397_U0_start_write),
    .in_V_V_dout(cnv_27_V_V_dout),
    .in_V_V_empty_n(cnv_27_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new397_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new397_U0_out_V_V_din),
    .out_V_V_full_n(cnv_28_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new397_U0_out_V_V_write)
);

Conv1DMac_new398 Conv1DMac_new398_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new398_U0_ap_start),
    .start_full_n(start_for_Relu1D399_U0_full_n),
    .ap_done(Conv1DMac_new398_U0_ap_done),
    .ap_continue(Conv1DMac_new398_U0_ap_continue),
    .ap_idle(Conv1DMac_new398_U0_ap_idle),
    .ap_ready(Conv1DMac_new398_U0_ap_ready),
    .start_out(Conv1DMac_new398_U0_start_out),
    .start_write(Conv1DMac_new398_U0_start_write),
    .in_V_V_dout(cnv_28_V_V_dout),
    .in_V_V_empty_n(cnv_28_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new398_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new398_U0_out_V_V_din),
    .out_V_V_full_n(cnv_29PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new398_U0_out_V_V_write)
);

Relu1D399 Relu1D399_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D399_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_1_U0_full_n),
    .ap_done(Relu1D399_U0_ap_done),
    .ap_continue(Relu1D399_U0_ap_continue),
    .ap_idle(Relu1D399_U0_ap_idle),
    .ap_ready(Relu1D399_U0_ap_ready),
    .start_out(Relu1D399_U0_start_out),
    .start_write(Relu1D399_U0_start_write),
    .in_V_V_dout(cnv_29PRL_V_V_dout),
    .in_V_V_empty_n(cnv_29PRL_V_V_empty_n),
    .in_V_V_read(Relu1D399_U0_in_V_V_read),
    .out_V_V_din(Relu1D399_U0_out_V_V_din),
    .out_V_V_full_n(cnv_30PRL_V_V_full_n),
    .out_V_V_write(Relu1D399_U0_out_V_V_write)
);

StreamingDataWidthCo_1 StreamingDataWidthCo_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_1_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new401_U0_full_n),
    .ap_done(StreamingDataWidthCo_1_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_1_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_1_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_1_U0_ap_ready),
    .start_out(StreamingDataWidthCo_1_U0_start_out),
    .start_write(StreamingDataWidthCo_1_U0_start_write),
    .in_V_V_dout(cnv_30PRL_V_V_dout),
    .in_V_V_empty_n(cnv_30PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_1_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_1_U0_out_V_V_din),
    .out_V_V_full_n(cnv_31_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_1_U0_out_V_V_write)
);

Conv1DBuffer_new401 Conv1DBuffer_new401_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new401_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new402_U0_full_n),
    .ap_done(Conv1DBuffer_new401_U0_ap_done),
    .ap_continue(Conv1DBuffer_new401_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new401_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new401_U0_ap_ready),
    .start_out(Conv1DBuffer_new401_U0_start_out),
    .start_write(Conv1DBuffer_new401_U0_start_write),
    .in_V_V_dout(cnv_31_V_V_dout),
    .in_V_V_empty_n(cnv_31_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new401_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new401_U0_out_V_V_din),
    .out_V_V_full_n(cnv_32_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new401_U0_out_V_V_write)
);

Conv1DMac_new402 Conv1DMac_new402_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new402_U0_ap_start),
    .start_full_n(start_for_Relu1D403_U0_full_n),
    .ap_done(Conv1DMac_new402_U0_ap_done),
    .ap_continue(Conv1DMac_new402_U0_ap_continue),
    .ap_idle(Conv1DMac_new402_U0_ap_idle),
    .ap_ready(Conv1DMac_new402_U0_ap_ready),
    .start_out(Conv1DMac_new402_U0_start_out),
    .start_write(Conv1DMac_new402_U0_start_write),
    .in_V_V_dout(cnv_32_V_V_dout),
    .in_V_V_empty_n(cnv_32_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new402_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new402_U0_out_V_V_din),
    .out_V_V_full_n(cnv_33PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new402_U0_out_V_V_write)
);

Relu1D403 Relu1D403_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D403_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_U0_full_n),
    .ap_done(Relu1D403_U0_ap_done),
    .ap_continue(Relu1D403_U0_ap_continue),
    .ap_idle(Relu1D403_U0_ap_idle),
    .ap_ready(Relu1D403_U0_ap_ready),
    .start_out(Relu1D403_U0_start_out),
    .start_write(Relu1D403_U0_start_write),
    .in_V_V_dout(cnv_33PRL_V_V_dout),
    .in_V_V_empty_n(cnv_33PRL_V_V_empty_n),
    .in_V_V_read(Relu1D403_U0_in_V_V_read),
    .out_V_V_din(Relu1D403_U0_out_V_V_din),
    .out_V_V_full_n(cnv_34PRL_V_V_full_n),
    .out_V_V_write(Relu1D403_U0_out_V_V_write)
);

StreamingDataWidthCo StreamingDataWidthCo_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new_U0_full_n),
    .ap_done(StreamingDataWidthCo_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_U0_ap_ready),
    .start_out(StreamingDataWidthCo_U0_start_out),
    .start_write(StreamingDataWidthCo_U0_start_write),
    .in_V_V_dout(cnv_34PRL_V_V_dout),
    .in_V_V_empty_n(cnv_34PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_U0_out_V_V_din),
    .out_V_V_full_n(cnv_35_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_U0_out_V_V_write)
);

Conv1DBuffer_new Conv1DBuffer_new_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new_U0_full_n),
    .ap_done(Conv1DBuffer_new_U0_ap_done),
    .ap_continue(Conv1DBuffer_new_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new_U0_ap_ready),
    .start_out(Conv1DBuffer_new_U0_start_out),
    .start_write(Conv1DBuffer_new_U0_start_write),
    .in_V_V_dout(cnv_35_V_V_dout),
    .in_V_V_empty_n(cnv_35_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new_U0_out_V_V_din),
    .out_V_V_full_n(cnv_36_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new_U0_out_V_V_write)
);

Conv1DMac_new Conv1DMac_new_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new_U0_ap_start),
    .start_full_n(start_for_Relu1D_U0_full_n),
    .ap_done(Conv1DMac_new_U0_ap_done),
    .ap_continue(Conv1DMac_new_U0_ap_continue),
    .ap_idle(Conv1DMac_new_U0_ap_idle),
    .ap_ready(Conv1DMac_new_U0_ap_ready),
    .start_out(Conv1DMac_new_U0_start_out),
    .start_write(Conv1DMac_new_U0_start_write),
    .in_V_V_dout(cnv_36_V_V_dout),
    .in_V_V_empty_n(cnv_36_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new_U0_out_V_V_din),
    .out_V_V_full_n(cnv_37PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new_U0_out_V_V_write)
);

Relu1D Relu1D_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_2_U0_full_n),
    .ap_done(Relu1D_U0_ap_done),
    .ap_continue(Relu1D_U0_ap_continue),
    .ap_idle(Relu1D_U0_ap_idle),
    .ap_ready(Relu1D_U0_ap_ready),
    .start_out(Relu1D_U0_start_out),
    .start_write(Relu1D_U0_start_write),
    .in_V_V_dout(cnv_37PRL_V_V_dout),
    .in_V_V_empty_n(cnv_37PRL_V_V_empty_n),
    .in_V_V_read(Relu1D_U0_in_V_V_read),
    .out_V_V_din(Relu1D_U0_out_V_V_din),
    .out_V_V_full_n(cnv_38PRL_V_V_full_n),
    .out_V_V_write(Relu1D_U0_out_V_V_write)
);

StreamingDataWidthCo_2 StreamingDataWidthCo_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_2_U0_ap_start),
    .start_full_n(start_for_StreamingMaxPool_Pre_U0_full_n),
    .ap_done(StreamingDataWidthCo_2_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_2_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_2_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_2_U0_ap_ready),
    .start_out(StreamingDataWidthCo_2_U0_start_out),
    .start_write(StreamingDataWidthCo_2_U0_start_write),
    .in_V_V_dout(cnv_38PRL_V_V_dout),
    .in_V_V_empty_n(cnv_38PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_2_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_2_U0_out_V_V_din),
    .out_V_V_full_n(cnv_39_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_2_U0_out_V_V_write)
);

StreamingMaxPool_Pre StreamingMaxPool_Pre_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingMaxPool_Pre_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new405_U0_full_n),
    .ap_done(StreamingMaxPool_Pre_U0_ap_done),
    .ap_continue(StreamingMaxPool_Pre_U0_ap_continue),
    .ap_idle(StreamingMaxPool_Pre_U0_ap_idle),
    .ap_ready(StreamingMaxPool_Pre_U0_ap_ready),
    .start_out(StreamingMaxPool_Pre_U0_start_out),
    .start_write(StreamingMaxPool_Pre_U0_start_write),
    .in_V_V_dout(cnv_39_V_V_dout),
    .in_V_V_empty_n(cnv_39_V_V_empty_n),
    .in_V_V_read(StreamingMaxPool_Pre_U0_in_V_V_read),
    .out_V_V_din(StreamingMaxPool_Pre_U0_out_V_V_din),
    .out_V_V_full_n(cnv_40_V_V_full_n),
    .out_V_V_write(StreamingMaxPool_Pre_U0_out_V_V_write)
);

Conv1DBuffer_new405 Conv1DBuffer_new405_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new405_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new406_U0_full_n),
    .ap_done(Conv1DBuffer_new405_U0_ap_done),
    .ap_continue(Conv1DBuffer_new405_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new405_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new405_U0_ap_ready),
    .start_out(Conv1DBuffer_new405_U0_start_out),
    .start_write(Conv1DBuffer_new405_U0_start_write),
    .in_V_V_dout(cnv_40_V_V_dout),
    .in_V_V_empty_n(cnv_40_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new405_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new405_U0_out_V_V_din),
    .out_V_V_full_n(cnv_41_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new405_U0_out_V_V_write)
);

Conv1DMac_new406 Conv1DMac_new406_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new406_U0_ap_start),
    .start_full_n(start_for_Relu1D407_U0_full_n),
    .ap_done(Conv1DMac_new406_U0_ap_done),
    .ap_continue(Conv1DMac_new406_U0_ap_continue),
    .ap_idle(Conv1DMac_new406_U0_ap_idle),
    .ap_ready(Conv1DMac_new406_U0_ap_ready),
    .start_out(Conv1DMac_new406_U0_start_out),
    .start_write(Conv1DMac_new406_U0_start_write),
    .in_V_V_dout(cnv_41_V_V_dout),
    .in_V_V_empty_n(cnv_41_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new406_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new406_U0_out_V_V_din),
    .out_V_V_full_n(cnv_42PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new406_U0_out_V_V_write)
);

Relu1D407 Relu1D407_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D407_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_3_U0_full_n),
    .ap_done(Relu1D407_U0_ap_done),
    .ap_continue(Relu1D407_U0_ap_continue),
    .ap_idle(Relu1D407_U0_ap_idle),
    .ap_ready(Relu1D407_U0_ap_ready),
    .start_out(Relu1D407_U0_start_out),
    .start_write(Relu1D407_U0_start_write),
    .in_V_V_dout(cnv_42PRL_V_V_dout),
    .in_V_V_empty_n(cnv_42PRL_V_V_empty_n),
    .in_V_V_read(Relu1D407_U0_in_V_V_read),
    .out_V_V_din(Relu1D407_U0_out_V_V_din),
    .out_V_V_full_n(cnv_43PRL_V_V_full_n),
    .out_V_V_write(Relu1D407_U0_out_V_V_write)
);

StreamingDataWidthCo_3 StreamingDataWidthCo_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_3_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new_1_U0_full_n),
    .ap_done(StreamingDataWidthCo_3_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_3_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_3_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_3_U0_ap_ready),
    .start_out(StreamingDataWidthCo_3_U0_start_out),
    .start_write(StreamingDataWidthCo_3_U0_start_write),
    .in_V_V_dout(cnv_43PRL_V_V_dout),
    .in_V_V_empty_n(cnv_43PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_3_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_3_U0_out_V_V_din),
    .out_V_V_full_n(cnv_44_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_3_U0_out_V_V_write)
);

Conv1DBuffer_new_1 Conv1DBuffer_new_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new_1_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new_1_U0_full_n),
    .ap_done(Conv1DBuffer_new_1_U0_ap_done),
    .ap_continue(Conv1DBuffer_new_1_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new_1_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new_1_U0_ap_ready),
    .start_out(Conv1DBuffer_new_1_U0_start_out),
    .start_write(Conv1DBuffer_new_1_U0_start_write),
    .in_V_V_dout(cnv_44_V_V_dout),
    .in_V_V_empty_n(cnv_44_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new_1_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new_1_U0_out_V_V_din),
    .out_V_V_full_n(cnv_45_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new_1_U0_out_V_V_write)
);

Conv1DMac_new_1 Conv1DMac_new_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new_1_U0_ap_start),
    .start_full_n(start_for_Relu1D_1_U0_full_n),
    .ap_done(Conv1DMac_new_1_U0_ap_done),
    .ap_continue(Conv1DMac_new_1_U0_ap_continue),
    .ap_idle(Conv1DMac_new_1_U0_ap_idle),
    .ap_ready(Conv1DMac_new_1_U0_ap_ready),
    .start_out(Conv1DMac_new_1_U0_start_out),
    .start_write(Conv1DMac_new_1_U0_start_write),
    .in_V_V_dout(cnv_45_V_V_dout),
    .in_V_V_empty_n(cnv_45_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new_1_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new_1_U0_out_V_V_din),
    .out_V_V_full_n(cnv_46PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new_1_U0_out_V_V_write)
);

Relu1D_1 Relu1D_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D_1_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_4_U0_full_n),
    .ap_done(Relu1D_1_U0_ap_done),
    .ap_continue(Relu1D_1_U0_ap_continue),
    .ap_idle(Relu1D_1_U0_ap_idle),
    .ap_ready(Relu1D_1_U0_ap_ready),
    .start_out(Relu1D_1_U0_start_out),
    .start_write(Relu1D_1_U0_start_write),
    .in_V_V_dout(cnv_46PRL_V_V_dout),
    .in_V_V_empty_n(cnv_46PRL_V_V_empty_n),
    .in_V_V_read(Relu1D_1_U0_in_V_V_read),
    .out_V_V_din(Relu1D_1_U0_out_V_V_din),
    .out_V_V_full_n(cnv_47PRL_V_V_full_n),
    .out_V_V_write(Relu1D_1_U0_out_V_V_write)
);

StreamingDataWidthCo_4 StreamingDataWidthCo_4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_4_U0_ap_start),
    .start_full_n(start_for_ResizeStream_U0_full_n),
    .ap_done(StreamingDataWidthCo_4_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_4_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_4_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_4_U0_ap_ready),
    .start_out(StreamingDataWidthCo_4_U0_start_out),
    .start_write(StreamingDataWidthCo_4_U0_start_write),
    .in_V_V_dout(cnv_47PRL_V_V_dout),
    .in_V_V_empty_n(cnv_47PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_4_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_4_U0_out_V_V_din),
    .out_V_V_full_n(cnv_48_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_4_U0_out_V_V_write)
);

ResizeStream ResizeStream_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ResizeStream_U0_ap_start),
    .ap_done(ResizeStream_U0_ap_done),
    .ap_continue(ResizeStream_U0_ap_continue),
    .ap_idle(ResizeStream_U0_ap_idle),
    .ap_ready(ResizeStream_U0_ap_ready),
    .in_V_V_dout(cnv_48_V_V_dout),
    .in_V_V_empty_n(cnv_48_V_V_empty_n),
    .in_V_V_read(ResizeStream_U0_in_V_V_read),
    .out_V_V_TDATA(ResizeStream_U0_out_V_V_TDATA),
    .out_V_V_TVALID(ResizeStream_U0_out_V_V_TVALID),
    .out_V_V_TREADY(s2_out_V_V_TREADY)
);

fifo_w8_d2_A inStr_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadPCL_U0_PCL_V_V_din),
    .if_full_n(inStr_V_V_full_n),
    .if_write(loadPCL_U0_PCL_V_V_write),
    .if_dout(inStr_V_V_dout),
    .if_empty_n(inStr_V_V_empty_n),
    .if_read(CloneStreamOnce_U0_IN_V_V_read)
);

fifo_w8_d2_A cnv_26_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ResizeStream_1_U0_out_V_V_din),
    .if_full_n(cnv_26_V_V_full_n),
    .if_write(ResizeStream_1_U0_out_V_V_write),
    .if_dout(cnv_26_V_V_dout),
    .if_empty_n(cnv_26_V_V_empty_n),
    .if_read(grouperPE_U0_features_V_V_read)
);

fifo_w8_d2_A in_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CloneStreamOnce_U0_out1_V_V_din),
    .if_full_n(in_1_V_V_full_n),
    .if_write(CloneStreamOnce_U0_out1_V_V_write),
    .if_dout(in_1_V_V_dout),
    .if_empty_n(in_1_V_V_empty_n),
    .if_read(grouperPE_U0_inStream_V_V_read)
);

fifo_w8_d2_A cnv_27_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grouperPE_U0_outStream_V_V_din),
    .if_full_n(cnv_27_V_V_full_n),
    .if_write(grouperPE_U0_outStream_V_V_write),
    .if_dout(cnv_27_V_V_dout),
    .if_empty_n(cnv_27_V_V_empty_n),
    .if_read(Conv1DBuffer_new397_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_28_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new397_U0_out_V_V_din),
    .if_full_n(cnv_28_V_V_full_n),
    .if_write(Conv1DBuffer_new397_U0_out_V_V_write),
    .if_dout(cnv_28_V_V_dout),
    .if_empty_n(cnv_28_V_V_empty_n),
    .if_read(Conv1DMac_new398_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_29PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new398_U0_out_V_V_din),
    .if_full_n(cnv_29PRL_V_V_full_n),
    .if_write(Conv1DMac_new398_U0_out_V_V_write),
    .if_dout(cnv_29PRL_V_V_dout),
    .if_empty_n(cnv_29PRL_V_V_empty_n),
    .if_read(Relu1D399_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_30PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D399_U0_out_V_V_din),
    .if_full_n(cnv_30PRL_V_V_full_n),
    .if_write(Relu1D399_U0_out_V_V_write),
    .if_dout(cnv_30PRL_V_V_dout),
    .if_empty_n(cnv_30PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_1_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_31_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_1_U0_out_V_V_din),
    .if_full_n(cnv_31_V_V_full_n),
    .if_write(StreamingDataWidthCo_1_U0_out_V_V_write),
    .if_dout(cnv_31_V_V_dout),
    .if_empty_n(cnv_31_V_V_empty_n),
    .if_read(Conv1DBuffer_new401_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_32_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new401_U0_out_V_V_din),
    .if_full_n(cnv_32_V_V_full_n),
    .if_write(Conv1DBuffer_new401_U0_out_V_V_write),
    .if_dout(cnv_32_V_V_dout),
    .if_empty_n(cnv_32_V_V_empty_n),
    .if_read(Conv1DMac_new402_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_33PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new402_U0_out_V_V_din),
    .if_full_n(cnv_33PRL_V_V_full_n),
    .if_write(Conv1DMac_new402_U0_out_V_V_write),
    .if_dout(cnv_33PRL_V_V_dout),
    .if_empty_n(cnv_33PRL_V_V_empty_n),
    .if_read(Relu1D403_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_34PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D403_U0_out_V_V_din),
    .if_full_n(cnv_34PRL_V_V_full_n),
    .if_write(Relu1D403_U0_out_V_V_write),
    .if_dout(cnv_34PRL_V_V_dout),
    .if_empty_n(cnv_34PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_35_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_U0_out_V_V_din),
    .if_full_n(cnv_35_V_V_full_n),
    .if_write(StreamingDataWidthCo_U0_out_V_V_write),
    .if_dout(cnv_35_V_V_dout),
    .if_empty_n(cnv_35_V_V_empty_n),
    .if_read(Conv1DBuffer_new_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_36_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new_U0_out_V_V_din),
    .if_full_n(cnv_36_V_V_full_n),
    .if_write(Conv1DBuffer_new_U0_out_V_V_write),
    .if_dout(cnv_36_V_V_dout),
    .if_empty_n(cnv_36_V_V_empty_n),
    .if_read(Conv1DMac_new_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_37PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new_U0_out_V_V_din),
    .if_full_n(cnv_37PRL_V_V_full_n),
    .if_write(Conv1DMac_new_U0_out_V_V_write),
    .if_dout(cnv_37PRL_V_V_dout),
    .if_empty_n(cnv_37PRL_V_V_empty_n),
    .if_read(Relu1D_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_38PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D_U0_out_V_V_din),
    .if_full_n(cnv_38PRL_V_V_full_n),
    .if_write(Relu1D_U0_out_V_V_write),
    .if_dout(cnv_38PRL_V_V_dout),
    .if_empty_n(cnv_38PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_2_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_39_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_2_U0_out_V_V_din),
    .if_full_n(cnv_39_V_V_full_n),
    .if_write(StreamingDataWidthCo_2_U0_out_V_V_write),
    .if_dout(cnv_39_V_V_dout),
    .if_empty_n(cnv_39_V_V_empty_n),
    .if_read(StreamingMaxPool_Pre_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_40_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingMaxPool_Pre_U0_out_V_V_din),
    .if_full_n(cnv_40_V_V_full_n),
    .if_write(StreamingMaxPool_Pre_U0_out_V_V_write),
    .if_dout(cnv_40_V_V_dout),
    .if_empty_n(cnv_40_V_V_empty_n),
    .if_read(Conv1DBuffer_new405_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_41_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new405_U0_out_V_V_din),
    .if_full_n(cnv_41_V_V_full_n),
    .if_write(Conv1DBuffer_new405_U0_out_V_V_write),
    .if_dout(cnv_41_V_V_dout),
    .if_empty_n(cnv_41_V_V_empty_n),
    .if_read(Conv1DMac_new406_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_42PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new406_U0_out_V_V_din),
    .if_full_n(cnv_42PRL_V_V_full_n),
    .if_write(Conv1DMac_new406_U0_out_V_V_write),
    .if_dout(cnv_42PRL_V_V_dout),
    .if_empty_n(cnv_42PRL_V_V_empty_n),
    .if_read(Relu1D407_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_43PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D407_U0_out_V_V_din),
    .if_full_n(cnv_43PRL_V_V_full_n),
    .if_write(Relu1D407_U0_out_V_V_write),
    .if_dout(cnv_43PRL_V_V_dout),
    .if_empty_n(cnv_43PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_3_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_44_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_3_U0_out_V_V_din),
    .if_full_n(cnv_44_V_V_full_n),
    .if_write(StreamingDataWidthCo_3_U0_out_V_V_write),
    .if_dout(cnv_44_V_V_dout),
    .if_empty_n(cnv_44_V_V_empty_n),
    .if_read(Conv1DBuffer_new_1_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_45_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new_1_U0_out_V_V_din),
    .if_full_n(cnv_45_V_V_full_n),
    .if_write(Conv1DBuffer_new_1_U0_out_V_V_write),
    .if_dout(cnv_45_V_V_dout),
    .if_empty_n(cnv_45_V_V_empty_n),
    .if_read(Conv1DMac_new_1_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_46PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new_1_U0_out_V_V_din),
    .if_full_n(cnv_46PRL_V_V_full_n),
    .if_write(Conv1DMac_new_1_U0_out_V_V_write),
    .if_dout(cnv_46PRL_V_V_dout),
    .if_empty_n(cnv_46PRL_V_V_empty_n),
    .if_read(Relu1D_1_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_47PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D_1_U0_out_V_V_din),
    .if_full_n(cnv_47PRL_V_V_full_n),
    .if_write(Relu1D_1_U0_out_V_V_write),
    .if_dout(cnv_47PRL_V_V_dout),
    .if_empty_n(cnv_47PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_4_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_48_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_4_U0_out_V_V_din),
    .if_full_n(cnv_48_V_V_full_n),
    .if_write(StreamingDataWidthCo_4_U0_out_V_V_write),
    .if_dout(cnv_48_V_V_dout),
    .if_empty_n(cnv_48_V_V_empty_n),
    .if_read(ResizeStream_U0_in_V_V_read)
);

start_for_grouperUhA start_for_grouperUhA_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_grouperPE_U0_din),
    .if_full_n(start_for_grouperPE_U0_full_n),
    .if_write(ResizeStream_1_U0_start_write),
    .if_dout(start_for_grouperPE_U0_dout),
    .if_empty_n(start_for_grouperPE_U0_empty_n),
    .if_read(grouperPE_U0_ap_ready)
);

start_for_Conv1DBVhK start_for_Conv1DBVhK_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new397_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new397_U0_full_n),
    .if_write(grouperPE_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new397_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new397_U0_empty_n),
    .if_read(Conv1DBuffer_new397_U0_ap_ready)
);

start_for_Conv1DMWhU start_for_Conv1DMWhU_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new398_U0_din),
    .if_full_n(start_for_Conv1DMac_new398_U0_full_n),
    .if_write(Conv1DBuffer_new397_U0_start_write),
    .if_dout(start_for_Conv1DMac_new398_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new398_U0_empty_n),
    .if_read(Conv1DMac_new398_U0_ap_ready)
);

start_for_Relu1D3Xh4 start_for_Relu1D3Xh4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D399_U0_din),
    .if_full_n(start_for_Relu1D399_U0_full_n),
    .if_write(Conv1DMac_new398_U0_start_write),
    .if_dout(start_for_Relu1D399_U0_dout),
    .if_empty_n(start_for_Relu1D399_U0_empty_n),
    .if_read(Relu1D399_U0_ap_ready)
);

start_for_StreamiYie start_for_StreamiYie_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_1_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_1_U0_full_n),
    .if_write(Relu1D399_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_1_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_1_U0_empty_n),
    .if_read(StreamingDataWidthCo_1_U0_ap_ready)
);

start_for_Conv1DBZio start_for_Conv1DBZio_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new401_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new401_U0_full_n),
    .if_write(StreamingDataWidthCo_1_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new401_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new401_U0_empty_n),
    .if_read(Conv1DBuffer_new401_U0_ap_ready)
);

start_for_Conv1DM0iy start_for_Conv1DM0iy_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new402_U0_din),
    .if_full_n(start_for_Conv1DMac_new402_U0_full_n),
    .if_write(Conv1DBuffer_new401_U0_start_write),
    .if_dout(start_for_Conv1DMac_new402_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new402_U0_empty_n),
    .if_read(Conv1DMac_new402_U0_ap_ready)
);

start_for_Relu1D41iI start_for_Relu1D41iI_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D403_U0_din),
    .if_full_n(start_for_Relu1D403_U0_full_n),
    .if_write(Conv1DMac_new402_U0_start_write),
    .if_dout(start_for_Relu1D403_U0_dout),
    .if_empty_n(start_for_Relu1D403_U0_empty_n),
    .if_read(Relu1D403_U0_ap_ready)
);

start_for_Streami2iS start_for_Streami2iS_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_U0_full_n),
    .if_write(Relu1D403_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_U0_empty_n),
    .if_read(StreamingDataWidthCo_U0_ap_ready)
);

start_for_Conv1DB3i2 start_for_Conv1DB3i2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new_U0_full_n),
    .if_write(StreamingDataWidthCo_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new_U0_empty_n),
    .if_read(Conv1DBuffer_new_U0_ap_ready)
);

start_for_Conv1DM4jc start_for_Conv1DM4jc_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new_U0_din),
    .if_full_n(start_for_Conv1DMac_new_U0_full_n),
    .if_write(Conv1DBuffer_new_U0_start_write),
    .if_dout(start_for_Conv1DMac_new_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new_U0_empty_n),
    .if_read(Conv1DMac_new_U0_ap_ready)
);

start_for_Relu1D_U0 start_for_Relu1D_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D_U0_din),
    .if_full_n(start_for_Relu1D_U0_full_n),
    .if_write(Conv1DMac_new_U0_start_write),
    .if_dout(start_for_Relu1D_U0_dout),
    .if_empty_n(start_for_Relu1D_U0_empty_n),
    .if_read(Relu1D_U0_ap_ready)
);

start_for_Streami5jm start_for_Streami5jm_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_2_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_2_U0_full_n),
    .if_write(Relu1D_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_2_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_2_U0_empty_n),
    .if_read(StreamingDataWidthCo_2_U0_ap_ready)
);

start_for_Streami6jw start_for_Streami6jw_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingMaxPool_Pre_U0_din),
    .if_full_n(start_for_StreamingMaxPool_Pre_U0_full_n),
    .if_write(StreamingDataWidthCo_2_U0_start_write),
    .if_dout(start_for_StreamingMaxPool_Pre_U0_dout),
    .if_empty_n(start_for_StreamingMaxPool_Pre_U0_empty_n),
    .if_read(StreamingMaxPool_Pre_U0_ap_ready)
);

start_for_Conv1DB7jG start_for_Conv1DB7jG_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new405_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new405_U0_full_n),
    .if_write(StreamingMaxPool_Pre_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new405_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new405_U0_empty_n),
    .if_read(Conv1DBuffer_new405_U0_ap_ready)
);

start_for_Conv1DM8jQ start_for_Conv1DM8jQ_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new406_U0_din),
    .if_full_n(start_for_Conv1DMac_new406_U0_full_n),
    .if_write(Conv1DBuffer_new405_U0_start_write),
    .if_dout(start_for_Conv1DMac_new406_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new406_U0_empty_n),
    .if_read(Conv1DMac_new406_U0_ap_ready)
);

start_for_Relu1D49j0 start_for_Relu1D49j0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D407_U0_din),
    .if_full_n(start_for_Relu1D407_U0_full_n),
    .if_write(Conv1DMac_new406_U0_start_write),
    .if_dout(start_for_Relu1D407_U0_dout),
    .if_empty_n(start_for_Relu1D407_U0_empty_n),
    .if_read(Relu1D407_U0_ap_ready)
);

start_for_Streamibak start_for_Streamibak_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_3_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_3_U0_full_n),
    .if_write(Relu1D407_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_3_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_3_U0_empty_n),
    .if_read(StreamingDataWidthCo_3_U0_ap_ready)
);

start_for_Conv1DBbbk start_for_Conv1DBbbk_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new_1_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new_1_U0_full_n),
    .if_write(StreamingDataWidthCo_3_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new_1_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new_1_U0_empty_n),
    .if_read(Conv1DBuffer_new_1_U0_ap_ready)
);

start_for_Conv1DMbck start_for_Conv1DMbck_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new_1_U0_din),
    .if_full_n(start_for_Conv1DMac_new_1_U0_full_n),
    .if_write(Conv1DBuffer_new_1_U0_start_write),
    .if_dout(start_for_Conv1DMac_new_1_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new_1_U0_empty_n),
    .if_read(Conv1DMac_new_1_U0_ap_ready)
);

start_for_Relu1D_bdk start_for_Relu1D_bdk_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D_1_U0_din),
    .if_full_n(start_for_Relu1D_1_U0_full_n),
    .if_write(Conv1DMac_new_1_U0_start_write),
    .if_dout(start_for_Relu1D_1_U0_dout),
    .if_empty_n(start_for_Relu1D_1_U0_empty_n),
    .if_read(Relu1D_1_U0_ap_ready)
);

start_for_Streamibek start_for_Streamibek_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_4_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_4_U0_full_n),
    .if_write(Relu1D_1_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_4_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_4_U0_empty_n),
    .if_read(StreamingDataWidthCo_4_U0_ap_ready)
);

start_for_ResizeSbfk start_for_ResizeSbfk_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_ResizeStream_U0_din),
    .if_full_n(start_for_ResizeStream_U0_full_n),
    .if_write(StreamingDataWidthCo_4_U0_start_write),
    .if_dout(start_for_ResizeStream_U0_dout),
    .if_empty_n(start_for_ResizeStream_U0_empty_n),
    .if_read(ResizeStream_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        CloneStreamOnce_U0_ap_start <= 1'b0;
    end else begin
        CloneStreamOnce_U0_ap_start <= 1'b1;
    end
end

assign CloneStreamOnce_U0_ap_continue = 1'b1;

assign CloneStreamOnce_U0_start_full_n = 1'b1;

assign CloneStreamOnce_U0_start_write = 1'b0;

assign Conv1DBuffer_new397_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new397_U0_ap_start = start_for_Conv1DBuffer_new397_U0_empty_n;

assign Conv1DBuffer_new401_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new401_U0_ap_start = start_for_Conv1DBuffer_new401_U0_empty_n;

assign Conv1DBuffer_new405_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new405_U0_ap_start = start_for_Conv1DBuffer_new405_U0_empty_n;

assign Conv1DBuffer_new_1_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new_1_U0_ap_start = start_for_Conv1DBuffer_new_1_U0_empty_n;

assign Conv1DBuffer_new_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new_U0_ap_start = start_for_Conv1DBuffer_new_U0_empty_n;

assign Conv1DMac_new398_U0_ap_continue = 1'b1;

assign Conv1DMac_new398_U0_ap_start = start_for_Conv1DMac_new398_U0_empty_n;

assign Conv1DMac_new402_U0_ap_continue = 1'b1;

assign Conv1DMac_new402_U0_ap_start = start_for_Conv1DMac_new402_U0_empty_n;

assign Conv1DMac_new406_U0_ap_continue = 1'b1;

assign Conv1DMac_new406_U0_ap_start = start_for_Conv1DMac_new406_U0_empty_n;

assign Conv1DMac_new_1_U0_ap_continue = 1'b1;

assign Conv1DMac_new_1_U0_ap_start = start_for_Conv1DMac_new_1_U0_empty_n;

assign Conv1DMac_new_U0_ap_continue = 1'b1;

assign Conv1DMac_new_U0_ap_start = start_for_Conv1DMac_new_U0_empty_n;

assign Relu1D399_U0_ap_continue = 1'b1;

assign Relu1D399_U0_ap_start = start_for_Relu1D399_U0_empty_n;

assign Relu1D403_U0_ap_continue = 1'b1;

assign Relu1D403_U0_ap_start = start_for_Relu1D403_U0_empty_n;

assign Relu1D407_U0_ap_continue = 1'b1;

assign Relu1D407_U0_ap_start = start_for_Relu1D407_U0_empty_n;

assign Relu1D_1_U0_ap_continue = 1'b1;

assign Relu1D_1_U0_ap_start = start_for_Relu1D_1_U0_empty_n;

assign Relu1D_U0_ap_continue = 1'b1;

assign Relu1D_U0_ap_start = start_for_Relu1D_U0_empty_n;

assign ResizeStream_1_U0_ap_continue = 1'b1;

assign ResizeStream_1_U0_ap_start = ap_start;

assign ResizeStream_U0_ap_continue = 1'b1;

assign ResizeStream_U0_ap_start = start_for_ResizeStream_U0_empty_n;

assign ResizeStream_U0_start_full_n = 1'b1;

assign ResizeStream_U0_start_write = 1'b0;

assign StreamingDataWidthCo_1_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_1_U0_ap_start = start_for_StreamingDataWidthCo_1_U0_empty_n;

assign StreamingDataWidthCo_2_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_2_U0_ap_start = start_for_StreamingDataWidthCo_2_U0_empty_n;

assign StreamingDataWidthCo_3_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_3_U0_ap_start = start_for_StreamingDataWidthCo_3_U0_empty_n;

assign StreamingDataWidthCo_4_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_4_U0_ap_start = start_for_StreamingDataWidthCo_4_U0_empty_n;

assign StreamingDataWidthCo_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_U0_ap_start = start_for_StreamingDataWidthCo_U0_empty_n;

assign StreamingMaxPool_Pre_U0_ap_continue = 1'b1;

assign StreamingMaxPool_Pre_U0_ap_start = start_for_StreamingMaxPool_Pre_U0_empty_n;

assign ap_done = ResizeStream_U0_ap_done;

assign ap_idle = (loadPCL_U0_ap_idle & grouperPE_U0_ap_idle & StreamingMaxPool_Pre_U0_ap_idle & StreamingDataWidthCo_U0_ap_idle & StreamingDataWidthCo_4_U0_ap_idle & StreamingDataWidthCo_3_U0_ap_idle & StreamingDataWidthCo_2_U0_ap_idle & StreamingDataWidthCo_1_U0_ap_idle & ResizeStream_U0_ap_idle & ResizeStream_1_U0_ap_idle & Relu1D_U0_ap_idle & Relu1D_1_U0_ap_idle & Relu1D407_U0_ap_idle & Relu1D403_U0_ap_idle & Relu1D399_U0_ap_idle & Conv1DMac_new_U0_ap_idle & Conv1DMac_new_1_U0_ap_idle & Conv1DMac_new406_U0_ap_idle & Conv1DMac_new402_U0_ap_idle & Conv1DMac_new398_U0_ap_idle & Conv1DBuffer_new_U0_ap_idle & Conv1DBuffer_new_1_U0_ap_idle & Conv1DBuffer_new405_U0_ap_idle & Conv1DBuffer_new401_U0_ap_idle & Conv1DBuffer_new397_U0_ap_idle & CloneStreamOnce_U0_ap_idle);

assign ap_ready = ResizeStream_1_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = ResizeStream_U0_ap_done;

assign ap_sync_ready = ResizeStream_1_U0_ap_ready;

assign grouperPE_U0_ap_continue = 1'b1;

assign grouperPE_U0_ap_start = start_for_grouperPE_U0_empty_n;

assign input1_V_V_TREADY = ResizeStream_1_U0_in_V_V_TREADY;

assign loadPCL_U0_ap_continue = 1'b1;

assign loadPCL_U0_ap_start = ap_start;

assign loadPCL_U0_start_full_n = 1'b1;

assign loadPCL_U0_start_write = 1'b0;

assign s2_out_V_V_TDATA = ResizeStream_U0_out_V_V_TDATA;

assign s2_out_V_V_TVALID = ResizeStream_U0_out_V_V_TVALID;

assign start_for_Conv1DBuffer_new397_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new401_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new405_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new_1_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new_U0_din = 1'b1;

assign start_for_Conv1DMac_new398_U0_din = 1'b1;

assign start_for_Conv1DMac_new402_U0_din = 1'b1;

assign start_for_Conv1DMac_new406_U0_din = 1'b1;

assign start_for_Conv1DMac_new_1_U0_din = 1'b1;

assign start_for_Conv1DMac_new_U0_din = 1'b1;

assign start_for_Relu1D399_U0_din = 1'b1;

assign start_for_Relu1D403_U0_din = 1'b1;

assign start_for_Relu1D407_U0_din = 1'b1;

assign start_for_Relu1D_1_U0_din = 1'b1;

assign start_for_Relu1D_U0_din = 1'b1;

assign start_for_ResizeStream_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_1_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_2_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_3_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_4_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_U0_din = 1'b1;

assign start_for_StreamingMaxPool_Pre_U0_din = 1'b1;

assign start_for_grouperPE_U0_din = 1'b1;

endmodule //computeS2
