module video_mem_top (
    input logic       CLOCK_50,
    input logic [3:0] bank_counter,
    input logic [7:0] x_pos, y_pos,
    input logic       MISO,
    input logic       we,
    
    output logic      pixel_color
);

    wire [14:0] pixel_addr = ({1'b0, y_pos, 7'b0} + {1'b0, y_pos, 6'b0} + {1'b0, y_pos, 3'b0} + {1'b0, x_pos});

    videoRam VIDEO_RAM (
        .CLOCK_50(CLOCK_50),
        .mem_block_sel(bank_counter),
        .data_out_sel(0),
        .data_in(MISO),
        .x(pixel_addr),
        .y(pixel_addr),
        .we(we),
        .data_out_after_sel(pixel_color)  // output 
    );

endmodule