Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Apr 14 19:09:36 2018
| Host         : salil running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file /home/salil/HDD/Work/ProgrammingModel/AES/timing_report_aes_gcm_128_input_two_pipelines_impl.txt
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

i_reset
sw[0]
sw[10]
sw[11]
sw[12]
sw[13]
sw[14]
sw[15]
sw[1]
sw[2]
sw[3]
sw[4]
sw[5]
sw[6]
sw[7]
sw[8]
sw[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

an[0]
an[1]
an[2]
an[3]
seg[0]
seg[1]
seg[2]
seg[3]
seg[4]
seg[5]
seg[6]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.168        0.000                      0                  690        0.115        0.000                      0                  690        3.000        0.000                       0                   481  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 12.189}     24.378          41.020          
  w_clkfbout_clk_wiz_gen  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         0.168        0.000                      0                  690        0.115        0.000                      0                  690       11.209        0.000                       0                   477  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  w_clk_out_clk_wiz_gen                           
(none)                  w_clkfbout_clk_wiz_gen                          
(none)                                          w_clk_out_clk_wiz_gen   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.378ns  (w_clk_out_clk_wiz_gen rise@24.378ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        23.443ns  (logic 3.997ns (17.050%)  route 19.446ns (82.950%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 22.880 - 24.378 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.638    -0.874    gcm_aes_instance/clk
    SLICE_X58Y1          FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  gcm_aes_instance/r_s3_cb_reg[125]/Q
                         net (fo=1, routed)           0.471     0.053    gcm_aes_instance/r_s3_cb_reg_n_0_[125]
    SLICE_X58Y1                                                       r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/S[1]
    SLICE_X58Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.727 r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.727    gcm_aes_instance/r_s3_cb_reg[123]_i_2_n_0
    SLICE_X58Y2                                                       r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CI
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.841 r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.841    gcm_aes_instance/r_s3_cb_reg[119]_i_2_n_0
    SLICE_X58Y3                                                       r  gcm_aes_instance/r_s3_cb_reg[115]_i_2/CI
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.063 f  gcm_aes_instance/r_s3_cb_reg[115]_i_2/O[0]
                         net (fo=2, routed)           0.835     1.898    gcm_aes_instance/r_s3_cb_reg[115]_i_2_n_7
    SLICE_X54Y2                                                       f  gcm_aes_instance/g0_b0__29_i_2/I1
    SLICE_X54Y2          LUT2 (Prop_lut2_I1_O)        0.299     2.197 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=32, routed)          1.231     3.428    gcm_aes_instance/g0_b0__29_i_2_n_0
    SLICE_X50Y1                                                       r  gcm_aes_instance/g3_b7__29/I1
    SLICE_X50Y1          LUT6 (Prop_lut6_I1_O)        0.124     3.552 r  gcm_aes_instance/g3_b7__29/O
                         net (fo=2, routed)           0.734     4.286    gcm_aes_instance/g3_b7__29_n_0
    SLICE_X49Y1                                                       r  gcm_aes_instance/g0_b0__36_i_7/I1
    SLICE_X49Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.410 r  gcm_aes_instance/g0_b0__36_i_7/O
                         net (fo=8, routed)           0.945     5.355    gcm_aes_instance/p_18_in846_in[7]
    SLICE_X47Y1                                                       r  gcm_aes_instance/g0_b0__36_i_2/I2
    SLICE_X47Y1          LUT4 (Prop_lut4_I2_O)        0.124     5.479 r  gcm_aes_instance/g0_b0__36_i_2/O
                         net (fo=32, routed)          1.366     6.845    gcm_aes_instance/g0_b0__36_i_2_n_0
    SLICE_X46Y7                                                       r  gcm_aes_instance/g3_b7__36/I1
    SLICE_X46Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.969 r  gcm_aes_instance/g3_b7__36/O
                         net (fo=1, routed)           0.680     7.649    gcm_aes_instance/g3_b7__36_n_0
    SLICE_X46Y7                                                       r  gcm_aes_instance/g0_b0__47_i_11/I0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  gcm_aes_instance/g0_b0__47_i_11/O
                         net (fo=11, routed)          1.419     9.192    gcm_aes_instance/p_25_in925_in[7]
    SLICE_X54Y18                                                      r  gcm_aes_instance/g0_b0__48_i_1/I4
    SLICE_X54Y18         LUT5 (Prop_lut5_I4_O)        0.124     9.316 r  gcm_aes_instance/g0_b0__48_i_1/O
                         net (fo=32, routed)          1.327    10.642    gcm_aes_instance/g0_b0__48_i_1_n_0
    SLICE_X60Y19                                                      r  gcm_aes_instance/g3_b7__48/I0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.766 r  gcm_aes_instance/g3_b7__48/O
                         net (fo=1, routed)           0.680    11.446    gcm_aes_instance/g3_b7__48_n_0
    SLICE_X60Y19                                                      r  gcm_aes_instance/g0_b0__75_i_11/I0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.570 r  gcm_aes_instance/g0_b0__75_i_11/O
                         net (fo=11, routed)          1.023    12.593    gcm_aes_instance/p_0_in941_in[7]
    SLICE_X61Y22                                                      r  gcm_aes_instance/g0_b0__76_i_12/I2
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124    12.717 r  gcm_aes_instance/g0_b0__76_i_12/O
                         net (fo=1, routed)           0.433    13.150    gcm_aes_instance/g0_b0__76_i_12_n_0
    SLICE_X61Y22                                                      r  gcm_aes_instance/g0_b0__76_i_4/I0
    SLICE_X61Y22         LUT4 (Prop_lut4_I0_O)        0.124    13.274 r  gcm_aes_instance/g0_b0__76_i_4/O
                         net (fo=32, routed)          1.017    14.292    gcm_aes_instance/g0_b0__76_i_4_n_0
    SLICE_X64Y26                                                      r  gcm_aes_instance/g2_b7__76/I3
    SLICE_X64Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.416 r  gcm_aes_instance/g2_b7__76/O
                         net (fo=1, routed)           1.111    15.526    gcm_aes_instance/g2_b7__76_n_0
    SLICE_X59Y28                                                      r  gcm_aes_instance/g0_b0__87_i_9/I1
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124    15.650 r  gcm_aes_instance/g0_b0__87_i_9/O
                         net (fo=11, routed)          0.978    16.628    gcm_aes_instance/p_7_in1021_in[7]
    SLICE_X54Y29                                                      r  gcm_aes_instance/g0_b0__88_i_10/I3
    SLICE_X54Y29         LUT5 (Prop_lut5_I3_O)        0.124    16.752 r  gcm_aes_instance/g0_b0__88_i_10/O
                         net (fo=1, routed)           0.814    17.566    gcm_aes_instance/g0_b0__88_i_10_n_0
    SLICE_X58Y30                                                      r  gcm_aes_instance/g0_b0__88_i_4/I2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124    17.690 r  gcm_aes_instance/g0_b0__88_i_4/O
                         net (fo=32, routed)          1.076    18.766    gcm_aes_instance/g0_b0__88_i_4_n_0
    SLICE_X57Y36                                                      r  gcm_aes_instance/g0_b3__88/I3
    SLICE_X57Y36         LUT6 (Prop_lut6_I3_O)        0.124    18.890 r  gcm_aes_instance/g0_b3__88/O
                         net (fo=2, routed)           0.812    19.702    gcm_aes_instance/g0_b3__88_n_0
    SLICE_X63Y37                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_24/I0
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124    19.826 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_24/O
                         net (fo=1, routed)           0.809    20.636    gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_24_n_0
    SLICE_X64Y40                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_17/I2
    SLICE_X64Y40         LUT5 (Prop_lut5_I2_O)        0.124    20.760 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_17/O
                         net (fo=1, routed)           0.752    21.511    gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_17_n_0
    SLICE_X61Y44                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_4/I5
    SLICE_X61Y44         LUT6 (Prop_lut6_I5_O)        0.124    21.635 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_4/O
                         net (fo=1, routed)           0.934    22.569    gcm_aes_instance/fn_aes_encrypt_unroll_stage10_return[84]
    RAMB18_X2Y19         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     24.378    24.378 r  
    W5                                                0.000    24.378 r  clk (IN)
                         net (fo=0)                   0.000    24.378    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    25.766 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.928    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.711 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.292    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.383 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.497    22.880    gcm_aes_instance/clk
    RAMB18_X2Y19         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3/CLKARDCLK
                         clock pessimism              0.564    23.443    
                         clock uncertainty           -0.139    23.304    
    RAMB18_X2Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    22.738    gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3
  -------------------------------------------------------------------
                         required time                         22.738    
                         arrival time                         -22.569    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.378ns  (w_clk_out_clk_wiz_gen rise@24.378ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        23.334ns  (logic 3.873ns (16.598%)  route 19.461ns (83.402%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 22.879 - 24.378 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.638    -0.874    gcm_aes_instance/clk
    SLICE_X58Y1          FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  gcm_aes_instance/r_s3_cb_reg[125]/Q
                         net (fo=1, routed)           0.471     0.053    gcm_aes_instance/r_s3_cb_reg_n_0_[125]
    SLICE_X58Y1                                                       r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/S[1]
    SLICE_X58Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.727 r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.727    gcm_aes_instance/r_s3_cb_reg[123]_i_2_n_0
    SLICE_X58Y2                                                       r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CI
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.841 r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.841    gcm_aes_instance/r_s3_cb_reg[119]_i_2_n_0
    SLICE_X58Y3                                                       r  gcm_aes_instance/r_s3_cb_reg[115]_i_2/CI
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.063 f  gcm_aes_instance/r_s3_cb_reg[115]_i_2/O[0]
                         net (fo=2, routed)           0.835     1.898    gcm_aes_instance/r_s3_cb_reg[115]_i_2_n_7
    SLICE_X54Y2                                                       f  gcm_aes_instance/g0_b0__29_i_2/I1
    SLICE_X54Y2          LUT2 (Prop_lut2_I1_O)        0.299     2.197 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=32, routed)          1.231     3.428    gcm_aes_instance/g0_b0__29_i_2_n_0
    SLICE_X50Y1                                                       r  gcm_aes_instance/g3_b7__29/I1
    SLICE_X50Y1          LUT6 (Prop_lut6_I1_O)        0.124     3.552 r  gcm_aes_instance/g3_b7__29/O
                         net (fo=2, routed)           0.734     4.286    gcm_aes_instance/g3_b7__29_n_0
    SLICE_X49Y1                                                       r  gcm_aes_instance/g0_b0__36_i_7/I1
    SLICE_X49Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.410 r  gcm_aes_instance/g0_b0__36_i_7/O
                         net (fo=8, routed)           0.945     5.355    gcm_aes_instance/p_18_in846_in[7]
    SLICE_X47Y1                                                       r  gcm_aes_instance/g0_b0__36_i_2/I2
    SLICE_X47Y1          LUT4 (Prop_lut4_I2_O)        0.124     5.479 r  gcm_aes_instance/g0_b0__36_i_2/O
                         net (fo=32, routed)          1.366     6.845    gcm_aes_instance/g0_b0__36_i_2_n_0
    SLICE_X46Y7                                                       r  gcm_aes_instance/g3_b7__36/I1
    SLICE_X46Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.969 r  gcm_aes_instance/g3_b7__36/O
                         net (fo=1, routed)           0.680     7.649    gcm_aes_instance/g3_b7__36_n_0
    SLICE_X46Y7                                                       r  gcm_aes_instance/g0_b0__47_i_11/I0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  gcm_aes_instance/g0_b0__47_i_11/O
                         net (fo=11, routed)          1.419     9.192    gcm_aes_instance/p_25_in925_in[7]
    SLICE_X54Y18                                                      r  gcm_aes_instance/g0_b0__48_i_1/I4
    SLICE_X54Y18         LUT5 (Prop_lut5_I4_O)        0.124     9.316 r  gcm_aes_instance/g0_b0__48_i_1/O
                         net (fo=32, routed)          1.327    10.642    gcm_aes_instance/g0_b0__48_i_1_n_0
    SLICE_X60Y19                                                      r  gcm_aes_instance/g3_b7__48/I0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.766 r  gcm_aes_instance/g3_b7__48/O
                         net (fo=1, routed)           0.680    11.446    gcm_aes_instance/g3_b7__48_n_0
    SLICE_X60Y19                                                      r  gcm_aes_instance/g0_b0__75_i_11/I0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.570 r  gcm_aes_instance/g0_b0__75_i_11/O
                         net (fo=11, routed)          1.023    12.593    gcm_aes_instance/p_0_in941_in[7]
    SLICE_X61Y22                                                      r  gcm_aes_instance/g0_b0__76_i_12/I2
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124    12.717 r  gcm_aes_instance/g0_b0__76_i_12/O
                         net (fo=1, routed)           0.433    13.150    gcm_aes_instance/g0_b0__76_i_12_n_0
    SLICE_X61Y22                                                      r  gcm_aes_instance/g0_b0__76_i_4/I0
    SLICE_X61Y22         LUT4 (Prop_lut4_I0_O)        0.124    13.274 r  gcm_aes_instance/g0_b0__76_i_4/O
                         net (fo=32, routed)          1.017    14.292    gcm_aes_instance/g0_b0__76_i_4_n_0
    SLICE_X64Y26                                                      r  gcm_aes_instance/g2_b7__76/I3
    SLICE_X64Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.416 r  gcm_aes_instance/g2_b7__76/O
                         net (fo=1, routed)           1.111    15.526    gcm_aes_instance/g2_b7__76_n_0
    SLICE_X59Y28                                                      r  gcm_aes_instance/g0_b0__87_i_9/I1
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124    15.650 r  gcm_aes_instance/g0_b0__87_i_9/O
                         net (fo=11, routed)          0.978    16.628    gcm_aes_instance/p_7_in1021_in[7]
    SLICE_X54Y29                                                      r  gcm_aes_instance/g0_b0__88_i_10/I3
    SLICE_X54Y29         LUT5 (Prop_lut5_I3_O)        0.124    16.752 r  gcm_aes_instance/g0_b0__88_i_10/O
                         net (fo=1, routed)           0.814    17.566    gcm_aes_instance/g0_b0__88_i_10_n_0
    SLICE_X58Y30                                                      r  gcm_aes_instance/g0_b0__88_i_4/I2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124    17.690 r  gcm_aes_instance/g0_b0__88_i_4/O
                         net (fo=32, routed)          1.056    18.747    gcm_aes_instance/g0_b0__88_i_4_n_0
    SLICE_X57Y36                                                      r  gcm_aes_instance/g2_b4__88/I3
    SLICE_X57Y36         LUT6 (Prop_lut6_I3_O)        0.124    18.871 r  gcm_aes_instance/g2_b4__88/O
                         net (fo=1, routed)           1.139    20.010    gcm_aes_instance/g2_b4__88_n_0
    SLICE_X58Y38                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2_i_32/I0
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124    20.134 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2_i_32/O
                         net (fo=5, routed)           1.339    21.473    gcm_aes_instance/p_16_in1100_in[4]
    SLICE_X59Y44                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2_i_12/I1
    SLICE_X59Y44         LUT6 (Prop_lut6_I1_O)        0.124    21.597 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2_i_12/O
                         net (fo=1, routed)           0.863    22.460    gcm_aes_instance/fn_aes_encrypt_unroll_stage10_return[76]
    RAMB18_X2Y18         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     24.378    24.378 r  
    W5                                                0.000    24.378 r  clk (IN)
                         net (fo=0)                   0.000    24.378    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    25.766 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.928    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.711 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.292    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.383 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.496    22.879    gcm_aes_instance/clk
    RAMB18_X2Y18         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2/CLKBWRCLK
                         clock pessimism              0.564    23.442    
                         clock uncertainty           -0.139    23.303    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    22.737    gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2
  -------------------------------------------------------------------
                         required time                         22.737    
                         arrival time                         -22.460    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.378ns  (w_clk_out_clk_wiz_gen rise@24.378ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        23.280ns  (logic 3.997ns (17.169%)  route 19.283ns (82.831%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 22.880 - 24.378 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.638    -0.874    gcm_aes_instance/clk
    SLICE_X58Y1          FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  gcm_aes_instance/r_s3_cb_reg[125]/Q
                         net (fo=1, routed)           0.471     0.053    gcm_aes_instance/r_s3_cb_reg_n_0_[125]
    SLICE_X58Y1                                                       r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/S[1]
    SLICE_X58Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.727 r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.727    gcm_aes_instance/r_s3_cb_reg[123]_i_2_n_0
    SLICE_X58Y2                                                       r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CI
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.841 r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.841    gcm_aes_instance/r_s3_cb_reg[119]_i_2_n_0
    SLICE_X58Y3                                                       r  gcm_aes_instance/r_s3_cb_reg[115]_i_2/CI
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.063 f  gcm_aes_instance/r_s3_cb_reg[115]_i_2/O[0]
                         net (fo=2, routed)           0.835     1.898    gcm_aes_instance/r_s3_cb_reg[115]_i_2_n_7
    SLICE_X54Y2                                                       f  gcm_aes_instance/g0_b0__29_i_2/I1
    SLICE_X54Y2          LUT2 (Prop_lut2_I1_O)        0.299     2.197 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=32, routed)          1.231     3.428    gcm_aes_instance/g0_b0__29_i_2_n_0
    SLICE_X50Y1                                                       r  gcm_aes_instance/g3_b7__29/I1
    SLICE_X50Y1          LUT6 (Prop_lut6_I1_O)        0.124     3.552 r  gcm_aes_instance/g3_b7__29/O
                         net (fo=2, routed)           0.734     4.286    gcm_aes_instance/g3_b7__29_n_0
    SLICE_X49Y1                                                       r  gcm_aes_instance/g0_b0__36_i_7/I1
    SLICE_X49Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.410 r  gcm_aes_instance/g0_b0__36_i_7/O
                         net (fo=8, routed)           0.945     5.355    gcm_aes_instance/p_18_in846_in[7]
    SLICE_X47Y1                                                       r  gcm_aes_instance/g0_b0__36_i_2/I2
    SLICE_X47Y1          LUT4 (Prop_lut4_I2_O)        0.124     5.479 r  gcm_aes_instance/g0_b0__36_i_2/O
                         net (fo=32, routed)          1.366     6.845    gcm_aes_instance/g0_b0__36_i_2_n_0
    SLICE_X46Y7                                                       r  gcm_aes_instance/g3_b7__36/I1
    SLICE_X46Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.969 r  gcm_aes_instance/g3_b7__36/O
                         net (fo=1, routed)           0.680     7.649    gcm_aes_instance/g3_b7__36_n_0
    SLICE_X46Y7                                                       r  gcm_aes_instance/g0_b0__47_i_11/I0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  gcm_aes_instance/g0_b0__47_i_11/O
                         net (fo=11, routed)          1.419     9.192    gcm_aes_instance/p_25_in925_in[7]
    SLICE_X54Y18                                                      r  gcm_aes_instance/g0_b0__48_i_1/I4
    SLICE_X54Y18         LUT5 (Prop_lut5_I4_O)        0.124     9.316 r  gcm_aes_instance/g0_b0__48_i_1/O
                         net (fo=32, routed)          1.327    10.642    gcm_aes_instance/g0_b0__48_i_1_n_0
    SLICE_X60Y19                                                      r  gcm_aes_instance/g3_b7__48/I0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.766 r  gcm_aes_instance/g3_b7__48/O
                         net (fo=1, routed)           0.680    11.446    gcm_aes_instance/g3_b7__48_n_0
    SLICE_X60Y19                                                      r  gcm_aes_instance/g0_b0__75_i_11/I0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.570 r  gcm_aes_instance/g0_b0__75_i_11/O
                         net (fo=11, routed)          1.023    12.593    gcm_aes_instance/p_0_in941_in[7]
    SLICE_X61Y22                                                      r  gcm_aes_instance/g0_b0__76_i_12/I2
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124    12.717 r  gcm_aes_instance/g0_b0__76_i_12/O
                         net (fo=1, routed)           0.433    13.150    gcm_aes_instance/g0_b0__76_i_12_n_0
    SLICE_X61Y22                                                      r  gcm_aes_instance/g0_b0__76_i_4/I0
    SLICE_X61Y22         LUT4 (Prop_lut4_I0_O)        0.124    13.274 r  gcm_aes_instance/g0_b0__76_i_4/O
                         net (fo=32, routed)          1.017    14.292    gcm_aes_instance/g0_b0__76_i_4_n_0
    SLICE_X64Y26                                                      r  gcm_aes_instance/g2_b7__76/I3
    SLICE_X64Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.416 r  gcm_aes_instance/g2_b7__76/O
                         net (fo=1, routed)           1.111    15.526    gcm_aes_instance/g2_b7__76_n_0
    SLICE_X59Y28                                                      r  gcm_aes_instance/g0_b0__87_i_9/I1
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124    15.650 r  gcm_aes_instance/g0_b0__87_i_9/O
                         net (fo=11, routed)          0.978    16.628    gcm_aes_instance/p_7_in1021_in[7]
    SLICE_X54Y29                                                      r  gcm_aes_instance/g0_b0__88_i_10/I3
    SLICE_X54Y29         LUT5 (Prop_lut5_I3_O)        0.124    16.752 r  gcm_aes_instance/g0_b0__88_i_10/O
                         net (fo=1, routed)           0.814    17.566    gcm_aes_instance/g0_b0__88_i_10_n_0
    SLICE_X58Y30                                                      r  gcm_aes_instance/g0_b0__88_i_4/I2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124    17.690 r  gcm_aes_instance/g0_b0__88_i_4/O
                         net (fo=32, routed)          1.183    18.873    gcm_aes_instance/g0_b0__88_i_4_n_0
    SLICE_X59Y36                                                      r  gcm_aes_instance/g3_b2__88/I3
    SLICE_X59Y36         LUT6 (Prop_lut6_I3_O)        0.124    18.997 r  gcm_aes_instance/g3_b2__88/O
                         net (fo=2, routed)           0.570    19.567    gcm_aes_instance/g3_b2__88_n_0
    SLICE_X64Y36                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_27/I5
    SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    19.691 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_27/O
                         net (fo=1, routed)           1.071    20.762    gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_27_n_0
    SLICE_X64Y40                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_18/I0
    SLICE_X64Y40         LUT5 (Prop_lut5_I0_O)        0.124    20.886 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_18/O
                         net (fo=1, routed)           0.574    21.461    gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_18_n_0
    SLICE_X61Y43                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_5/I5
    SLICE_X61Y43         LUT6 (Prop_lut6_I5_O)        0.124    21.585 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_5/O
                         net (fo=1, routed)           0.822    22.407    gcm_aes_instance/fn_aes_encrypt_unroll_stage10_return[83]
    RAMB18_X2Y19         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     24.378    24.378 r  
    W5                                                0.000    24.378 r  clk (IN)
                         net (fo=0)                   0.000    24.378    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    25.766 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.928    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.711 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.292    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.383 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.497    22.880    gcm_aes_instance/clk
    RAMB18_X2Y19         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3/CLKARDCLK
                         clock pessimism              0.564    23.443    
                         clock uncertainty           -0.139    23.304    
    RAMB18_X2Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    22.738    gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3
  -------------------------------------------------------------------
                         required time                         22.738    
                         arrival time                         -22.407    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.378ns  (w_clk_out_clk_wiz_gen rise@24.378ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        23.220ns  (logic 4.700ns (20.241%)  route 18.520ns (79.759%))
  Logic Levels:           23  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 22.879 - 24.378 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.638    -0.874    gcm_aes_instance/clk
    SLICE_X58Y1          FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  gcm_aes_instance/r_s3_cb_reg[125]/Q
                         net (fo=1, routed)           0.471     0.053    gcm_aes_instance/r_s3_cb_reg_n_0_[125]
    SLICE_X58Y1                                                       r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/S[1]
    SLICE_X58Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.727 r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.727    gcm_aes_instance/r_s3_cb_reg[123]_i_2_n_0
    SLICE_X58Y2                                                       r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CI
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.841 r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.841    gcm_aes_instance/r_s3_cb_reg[119]_i_2_n_0
    SLICE_X58Y3                                                       r  gcm_aes_instance/r_s3_cb_reg[115]_i_2/CI
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.063 f  gcm_aes_instance/r_s3_cb_reg[115]_i_2/O[0]
                         net (fo=2, routed)           0.835     1.898    gcm_aes_instance/r_s3_cb_reg[115]_i_2_n_7
    SLICE_X54Y2                                                       f  gcm_aes_instance/g0_b0__29_i_2/I1
    SLICE_X54Y2          LUT2 (Prop_lut2_I1_O)        0.299     2.197 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=32, routed)          1.231     3.428    gcm_aes_instance/g0_b0__29_i_2_n_0
    SLICE_X50Y1                                                       r  gcm_aes_instance/g3_b7__29/I1
    SLICE_X50Y1          LUT6 (Prop_lut6_I1_O)        0.124     3.552 r  gcm_aes_instance/g3_b7__29/O
                         net (fo=2, routed)           0.734     4.286    gcm_aes_instance/g3_b7__29_n_0
    SLICE_X49Y1                                                       r  gcm_aes_instance/g0_b0__36_i_7/I1
    SLICE_X49Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.410 r  gcm_aes_instance/g0_b0__36_i_7/O
                         net (fo=8, routed)           0.945     5.355    gcm_aes_instance/p_18_in846_in[7]
    SLICE_X47Y1                                                       r  gcm_aes_instance/g0_b0__36_i_2/I2
    SLICE_X47Y1          LUT4 (Prop_lut4_I2_O)        0.124     5.479 r  gcm_aes_instance/g0_b0__36_i_2/O
                         net (fo=32, routed)          1.408     6.887    gcm_aes_instance/g0_b0__36_i_2_n_0
    SLICE_X49Y6                                                       r  gcm_aes_instance/g1_b4__36/I1
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.011 r  gcm_aes_instance/g1_b4__36/O
                         net (fo=1, routed)           0.000     7.011    gcm_aes_instance/g1_b4__36_n_0
    SLICE_X49Y6                                                       r  gcm_aes_instance/g0_b0__47_i_52/I1
    SLICE_X49Y6          MUXF7 (Prop_muxf7_I1_O)      0.245     7.256 r  gcm_aes_instance/g0_b0__47_i_52/O
                         net (fo=1, routed)           0.000     7.256    gcm_aes_instance/g0_b0__47_i_52_n_0
    SLICE_X49Y6                                                       r  gcm_aes_instance/g0_b0__47_i_21/I0
    SLICE_X49Y6          MUXF8 (Prop_muxf8_I0_O)      0.104     7.360 r  gcm_aes_instance/g0_b0__47_i_21/O
                         net (fo=5, routed)           1.447     8.807    gcm_aes_instance/p_25_in925_in[4]
    SLICE_X53Y17                                                      r  gcm_aes_instance/g0_b0__49_i_12/I0
    SLICE_X53Y17         LUT4 (Prop_lut4_I0_O)        0.316     9.123 r  gcm_aes_instance/g0_b0__49_i_12/O
                         net (fo=1, routed)           0.574     9.697    gcm_aes_instance/g0_b0__49_i_12_n_0
    SLICE_X53Y18                                                      r  gcm_aes_instance/g0_b0__49_i_5/I0
    SLICE_X53Y18         LUT4 (Prop_lut4_I0_O)        0.124     9.821 r  gcm_aes_instance/g0_b0__49_i_5/O
                         net (fo=32, routed)          0.962    10.784    gcm_aes_instance/g0_b0__49_i_5_n_0
    SLICE_X50Y23                                                      r  gcm_aes_instance/g0_b1__49/I4
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.124    10.908 r  gcm_aes_instance/g0_b1__49/O
                         net (fo=1, routed)           0.000    10.908    gcm_aes_instance/g0_b1__49_n_0
    SLICE_X50Y23                                                      r  gcm_aes_instance/g0_b0__72_i_15/I0
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    11.149 r  gcm_aes_instance/g0_b0__72_i_15/O
                         net (fo=1, routed)           0.000    11.149    gcm_aes_instance/g0_b0__72_i_15_n_0
    SLICE_X50Y23                                                      r  gcm_aes_instance/g0_b0__72_i_9/I0
    SLICE_X50Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    11.247 r  gcm_aes_instance/g0_b0__72_i_9/O
                         net (fo=5, routed)           1.459    12.705    gcm_aes_instance/p_9_in958_in[1]
    SLICE_X41Y26                                                      r  gcm_aes_instance/g0_b0__71_i_12/I0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.319    13.024 r  gcm_aes_instance/g0_b0__71_i_12/O
                         net (fo=1, routed)           0.431    13.456    gcm_aes_instance/g0_b0__71_i_12_n_0
    SLICE_X41Y27                                                      r  gcm_aes_instance/g0_b0__71_i_2/I0
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.580 r  gcm_aes_instance/g0_b0__71_i_2/O
                         net (fo=32, routed)          0.915    14.495    gcm_aes_instance/g0_b0__71_i_2_n_0
    SLICE_X39Y29                                                      r  gcm_aes_instance/g3_b7__71/I1
    SLICE_X39Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.619 r  gcm_aes_instance/g3_b7__71/O
                         net (fo=1, routed)           0.823    15.442    gcm_aes_instance/g3_b7__71_n_0
    SLICE_X39Y29                                                      r  gcm_aes_instance/g0_b0__87_i_8/I0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.566 r  gcm_aes_instance/g0_b0__87_i_8/O
                         net (fo=11, routed)          1.873    17.439    gcm_aes_instance/p_10_in1028_in[7]
    SLICE_X58Y31                                                      r  gcm_aes_instance/g0_b0__87_i_1/I1
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.124    17.563 r  gcm_aes_instance/g0_b0__87_i_1/O
                         net (fo=32, routed)          1.212    18.775    gcm_aes_instance/g0_b0__87_i_1_n_0
    SLICE_X60Y33                                                      r  gcm_aes_instance/g2_b3__87/I0
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.899 r  gcm_aes_instance/g2_b3__87/O
                         net (fo=2, routed)           1.116    20.015    gcm_aes_instance/g2_b3__87_n_0
    SLICE_X61Y36                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__0_i_30/I0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124    20.139 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__0_i_30/O
                         net (fo=4, routed)           1.192    21.331    gcm_aes_instance/p_10_in1091_in[3]
    SLICE_X65Y39                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__0_i_5/I2
    SLICE_X65Y39         LUT6 (Prop_lut6_I2_O)        0.124    21.455 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__0_i_5/O
                         net (fo=1, routed)           0.892    22.347    gcm_aes_instance/fn_aes_encrypt_unroll_stage10_return[35]
    RAMB18_X2Y16         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     24.378    24.378 r  
    W5                                                0.000    24.378 r  clk (IN)
                         net (fo=0)                   0.000    24.378    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    25.766 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.928    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.711 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.292    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.383 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.496    22.879    gcm_aes_instance/clk
    RAMB18_X2Y16         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__0/CLKARDCLK
                         clock pessimism              0.564    23.442    
                         clock uncertainty           -0.139    23.303    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    22.737    gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__0
  -------------------------------------------------------------------
                         required time                         22.737    
                         arrival time                         -22.347    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.378ns  (w_clk_out_clk_wiz_gen rise@24.378ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        23.219ns  (logic 3.873ns (16.680%)  route 19.346ns (83.320%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 22.880 - 24.378 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.638    -0.874    gcm_aes_instance/clk
    SLICE_X58Y1          FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  gcm_aes_instance/r_s3_cb_reg[125]/Q
                         net (fo=1, routed)           0.471     0.053    gcm_aes_instance/r_s3_cb_reg_n_0_[125]
    SLICE_X58Y1                                                       r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/S[1]
    SLICE_X58Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.727 r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.727    gcm_aes_instance/r_s3_cb_reg[123]_i_2_n_0
    SLICE_X58Y2                                                       r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CI
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.841 r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.841    gcm_aes_instance/r_s3_cb_reg[119]_i_2_n_0
    SLICE_X58Y3                                                       r  gcm_aes_instance/r_s3_cb_reg[115]_i_2/CI
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.063 f  gcm_aes_instance/r_s3_cb_reg[115]_i_2/O[0]
                         net (fo=2, routed)           0.835     1.898    gcm_aes_instance/r_s3_cb_reg[115]_i_2_n_7
    SLICE_X54Y2                                                       f  gcm_aes_instance/g0_b0__29_i_2/I1
    SLICE_X54Y2          LUT2 (Prop_lut2_I1_O)        0.299     2.197 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=32, routed)          1.231     3.428    gcm_aes_instance/g0_b0__29_i_2_n_0
    SLICE_X50Y1                                                       r  gcm_aes_instance/g3_b7__29/I1
    SLICE_X50Y1          LUT6 (Prop_lut6_I1_O)        0.124     3.552 r  gcm_aes_instance/g3_b7__29/O
                         net (fo=2, routed)           0.734     4.286    gcm_aes_instance/g3_b7__29_n_0
    SLICE_X49Y1                                                       r  gcm_aes_instance/g0_b0__36_i_7/I1
    SLICE_X49Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.410 r  gcm_aes_instance/g0_b0__36_i_7/O
                         net (fo=8, routed)           0.945     5.355    gcm_aes_instance/p_18_in846_in[7]
    SLICE_X47Y1                                                       r  gcm_aes_instance/g0_b0__36_i_2/I2
    SLICE_X47Y1          LUT4 (Prop_lut4_I2_O)        0.124     5.479 r  gcm_aes_instance/g0_b0__36_i_2/O
                         net (fo=32, routed)          1.366     6.845    gcm_aes_instance/g0_b0__36_i_2_n_0
    SLICE_X46Y7                                                       r  gcm_aes_instance/g3_b7__36/I1
    SLICE_X46Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.969 r  gcm_aes_instance/g3_b7__36/O
                         net (fo=1, routed)           0.680     7.649    gcm_aes_instance/g3_b7__36_n_0
    SLICE_X46Y7                                                       r  gcm_aes_instance/g0_b0__47_i_11/I0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  gcm_aes_instance/g0_b0__47_i_11/O
                         net (fo=11, routed)          1.419     9.192    gcm_aes_instance/p_25_in925_in[7]
    SLICE_X54Y18                                                      r  gcm_aes_instance/g0_b0__48_i_1/I4
    SLICE_X54Y18         LUT5 (Prop_lut5_I4_O)        0.124     9.316 r  gcm_aes_instance/g0_b0__48_i_1/O
                         net (fo=32, routed)          1.327    10.642    gcm_aes_instance/g0_b0__48_i_1_n_0
    SLICE_X60Y19                                                      r  gcm_aes_instance/g3_b7__48/I0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.766 r  gcm_aes_instance/g3_b7__48/O
                         net (fo=1, routed)           0.680    11.446    gcm_aes_instance/g3_b7__48_n_0
    SLICE_X60Y19                                                      r  gcm_aes_instance/g0_b0__75_i_11/I0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.570 r  gcm_aes_instance/g0_b0__75_i_11/O
                         net (fo=11, routed)          1.023    12.593    gcm_aes_instance/p_0_in941_in[7]
    SLICE_X61Y22                                                      r  gcm_aes_instance/g0_b0__76_i_12/I2
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124    12.717 r  gcm_aes_instance/g0_b0__76_i_12/O
                         net (fo=1, routed)           0.433    13.150    gcm_aes_instance/g0_b0__76_i_12_n_0
    SLICE_X61Y22                                                      r  gcm_aes_instance/g0_b0__76_i_4/I0
    SLICE_X61Y22         LUT4 (Prop_lut4_I0_O)        0.124    13.274 r  gcm_aes_instance/g0_b0__76_i_4/O
                         net (fo=32, routed)          1.017    14.292    gcm_aes_instance/g0_b0__76_i_4_n_0
    SLICE_X64Y26                                                      r  gcm_aes_instance/g2_b7__76/I3
    SLICE_X64Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.416 r  gcm_aes_instance/g2_b7__76/O
                         net (fo=1, routed)           1.111    15.526    gcm_aes_instance/g2_b7__76_n_0
    SLICE_X59Y28                                                      r  gcm_aes_instance/g0_b0__87_i_9/I1
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124    15.650 r  gcm_aes_instance/g0_b0__87_i_9/O
                         net (fo=11, routed)          0.978    16.628    gcm_aes_instance/p_7_in1021_in[7]
    SLICE_X54Y29                                                      r  gcm_aes_instance/g0_b0__88_i_10/I3
    SLICE_X54Y29         LUT5 (Prop_lut5_I3_O)        0.124    16.752 r  gcm_aes_instance/g0_b0__88_i_10/O
                         net (fo=1, routed)           0.814    17.566    gcm_aes_instance/g0_b0__88_i_10_n_0
    SLICE_X58Y30                                                      r  gcm_aes_instance/g0_b0__88_i_4/I2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124    17.690 r  gcm_aes_instance/g0_b0__88_i_4/O
                         net (fo=32, routed)          1.056    18.747    gcm_aes_instance/g0_b0__88_i_4_n_0
    SLICE_X57Y36                                                      r  gcm_aes_instance/g2_b4__88/I3
    SLICE_X57Y36         LUT6 (Prop_lut6_I3_O)        0.124    18.871 r  gcm_aes_instance/g2_b4__88/O
                         net (fo=1, routed)           1.139    20.010    gcm_aes_instance/g2_b4__88_n_0
    SLICE_X58Y38                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2_i_32/I0
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124    20.134 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2_i_32/O
                         net (fo=5, routed)           1.208    21.342    gcm_aes_instance/p_16_in1100_in[4]
    SLICE_X58Y45                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2_i_4/I2
    SLICE_X58Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.466 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2_i_4/O
                         net (fo=1, routed)           0.879    22.345    gcm_aes_instance/fn_aes_encrypt_unroll_stage10_return[68]
    RAMB18_X2Y18         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     24.378    24.378 r  
    W5                                                0.000    24.378 r  clk (IN)
                         net (fo=0)                   0.000    24.378    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    25.766 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.928    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.711 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.292    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.383 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.497    22.880    gcm_aes_instance/clk
    RAMB18_X2Y18         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2/CLKARDCLK
                         clock pessimism              0.564    23.443    
                         clock uncertainty           -0.139    23.304    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    22.738    gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2
  -------------------------------------------------------------------
                         required time                         22.738    
                         arrival time                         -22.345    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.378ns  (w_clk_out_clk_wiz_gen rise@24.378ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        23.175ns  (logic 4.824ns (20.815%)  route 18.351ns (79.185%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 22.878 - 24.378 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.638    -0.874    gcm_aes_instance/clk
    SLICE_X58Y1          FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  gcm_aes_instance/r_s3_cb_reg[125]/Q
                         net (fo=1, routed)           0.471     0.053    gcm_aes_instance/r_s3_cb_reg_n_0_[125]
    SLICE_X58Y1                                                       r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/S[1]
    SLICE_X58Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.727 r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.727    gcm_aes_instance/r_s3_cb_reg[123]_i_2_n_0
    SLICE_X58Y2                                                       r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CI
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.841 r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.841    gcm_aes_instance/r_s3_cb_reg[119]_i_2_n_0
    SLICE_X58Y3                                                       r  gcm_aes_instance/r_s3_cb_reg[115]_i_2/CI
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.063 f  gcm_aes_instance/r_s3_cb_reg[115]_i_2/O[0]
                         net (fo=2, routed)           0.835     1.898    gcm_aes_instance/r_s3_cb_reg[115]_i_2_n_7
    SLICE_X54Y2                                                       f  gcm_aes_instance/g0_b0__29_i_2/I1
    SLICE_X54Y2          LUT2 (Prop_lut2_I1_O)        0.299     2.197 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=32, routed)          1.231     3.428    gcm_aes_instance/g0_b0__29_i_2_n_0
    SLICE_X50Y1                                                       r  gcm_aes_instance/g3_b7__29/I1
    SLICE_X50Y1          LUT6 (Prop_lut6_I1_O)        0.124     3.552 r  gcm_aes_instance/g3_b7__29/O
                         net (fo=2, routed)           0.734     4.286    gcm_aes_instance/g3_b7__29_n_0
    SLICE_X49Y1                                                       r  gcm_aes_instance/g0_b0__36_i_7/I1
    SLICE_X49Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.410 r  gcm_aes_instance/g0_b0__36_i_7/O
                         net (fo=8, routed)           0.945     5.355    gcm_aes_instance/p_18_in846_in[7]
    SLICE_X47Y1                                                       r  gcm_aes_instance/g0_b0__36_i_2/I2
    SLICE_X47Y1          LUT4 (Prop_lut4_I2_O)        0.124     5.479 r  gcm_aes_instance/g0_b0__36_i_2/O
                         net (fo=32, routed)          1.408     6.887    gcm_aes_instance/g0_b0__36_i_2_n_0
    SLICE_X49Y6                                                       r  gcm_aes_instance/g1_b4__36/I1
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.011 r  gcm_aes_instance/g1_b4__36/O
                         net (fo=1, routed)           0.000     7.011    gcm_aes_instance/g1_b4__36_n_0
    SLICE_X49Y6                                                       r  gcm_aes_instance/g0_b0__47_i_52/I1
    SLICE_X49Y6          MUXF7 (Prop_muxf7_I1_O)      0.245     7.256 r  gcm_aes_instance/g0_b0__47_i_52/O
                         net (fo=1, routed)           0.000     7.256    gcm_aes_instance/g0_b0__47_i_52_n_0
    SLICE_X49Y6                                                       r  gcm_aes_instance/g0_b0__47_i_21/I0
    SLICE_X49Y6          MUXF8 (Prop_muxf8_I0_O)      0.104     7.360 r  gcm_aes_instance/g0_b0__47_i_21/O
                         net (fo=5, routed)           1.447     8.807    gcm_aes_instance/p_25_in925_in[4]
    SLICE_X53Y17                                                      r  gcm_aes_instance/g0_b0__49_i_12/I0
    SLICE_X53Y17         LUT4 (Prop_lut4_I0_O)        0.316     9.123 r  gcm_aes_instance/g0_b0__49_i_12/O
                         net (fo=1, routed)           0.574     9.697    gcm_aes_instance/g0_b0__49_i_12_n_0
    SLICE_X53Y18                                                      r  gcm_aes_instance/g0_b0__49_i_5/I0
    SLICE_X53Y18         LUT4 (Prop_lut4_I0_O)        0.124     9.821 r  gcm_aes_instance/g0_b0__49_i_5/O
                         net (fo=32, routed)          0.962    10.784    gcm_aes_instance/g0_b0__49_i_5_n_0
    SLICE_X50Y23                                                      r  gcm_aes_instance/g0_b1__49/I4
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.124    10.908 r  gcm_aes_instance/g0_b1__49/O
                         net (fo=1, routed)           0.000    10.908    gcm_aes_instance/g0_b1__49_n_0
    SLICE_X50Y23                                                      r  gcm_aes_instance/g0_b0__72_i_15/I0
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    11.149 r  gcm_aes_instance/g0_b0__72_i_15/O
                         net (fo=1, routed)           0.000    11.149    gcm_aes_instance/g0_b0__72_i_15_n_0
    SLICE_X50Y23                                                      r  gcm_aes_instance/g0_b0__72_i_9/I0
    SLICE_X50Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    11.247 r  gcm_aes_instance/g0_b0__72_i_9/O
                         net (fo=5, routed)           1.459    12.705    gcm_aes_instance/p_9_in958_in[1]
    SLICE_X41Y26                                                      r  gcm_aes_instance/g0_b0__71_i_12/I0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.319    13.024 r  gcm_aes_instance/g0_b0__71_i_12/O
                         net (fo=1, routed)           0.431    13.456    gcm_aes_instance/g0_b0__71_i_12_n_0
    SLICE_X41Y27                                                      r  gcm_aes_instance/g0_b0__71_i_2/I0
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.580 r  gcm_aes_instance/g0_b0__71_i_2/O
                         net (fo=32, routed)          0.915    14.495    gcm_aes_instance/g0_b0__71_i_2_n_0
    SLICE_X39Y29                                                      r  gcm_aes_instance/g3_b7__71/I1
    SLICE_X39Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.619 r  gcm_aes_instance/g3_b7__71/O
                         net (fo=1, routed)           0.823    15.442    gcm_aes_instance/g3_b7__71_n_0
    SLICE_X39Y29                                                      r  gcm_aes_instance/g0_b0__87_i_8/I0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.566 r  gcm_aes_instance/g0_b0__87_i_8/O
                         net (fo=11, routed)          1.873    17.439    gcm_aes_instance/p_10_in1028_in[7]
    SLICE_X58Y31                                                      r  gcm_aes_instance/g0_b0__87_i_1/I1
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.124    17.563 r  gcm_aes_instance/g0_b0__87_i_1/O
                         net (fo=32, routed)          1.425    18.988    gcm_aes_instance/g0_b0__87_i_1_n_0
    SLICE_X57Y34                                                      r  gcm_aes_instance/g2_b0__87/I0
    SLICE_X57Y34         LUT6 (Prop_lut6_I0_O)        0.124    19.112 r  gcm_aes_instance/g2_b0__87/O
                         net (fo=2, routed)           0.779    19.891    gcm_aes_instance/g2_b0__87_n_0
    SLICE_X61Y35                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__1_i_36/I0
    SLICE_X61Y35         LUT6 (Prop_lut6_I0_O)        0.124    20.015 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__1_i_36/O
                         net (fo=1, routed)           0.501    20.516    gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__1_i_36_n_0
    SLICE_X60Y35                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__1_i_23/I0
    SLICE_X60Y35         LUT5 (Prop_lut5_I0_O)        0.124    20.640 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__1_i_23/O
                         net (fo=1, routed)           0.726    21.367    gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__1_i_23_n_0
    SLICE_X59Y40                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__1_i_15/I0
    SLICE_X59Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.491 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__1_i_15/O
                         net (fo=1, routed)           0.811    22.302    gcm_aes_instance/fn_aes_encrypt_unroll_stage10_return[57]
    RAMB18_X2Y17         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     24.378    24.378 r  
    W5                                                0.000    24.378 r  clk (IN)
                         net (fo=0)                   0.000    24.378    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    25.766 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.928    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.711 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.292    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.383 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.495    22.878    gcm_aes_instance/clk
    RAMB18_X2Y17         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__1/CLKBWRCLK
                         clock pessimism              0.564    23.441    
                         clock uncertainty           -0.139    23.302    
    RAMB18_X2Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    22.736    gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__1
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                         -22.302    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s3_j0_reg[6]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__5/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.378ns  (w_clk_out_clk_wiz_gen rise@24.378ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        23.236ns  (logic 3.224ns (13.875%)  route 20.012ns (86.125%))
  Logic Levels:           20  (LUT3=4 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 22.872 - 24.378 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.571    -0.941    gcm_aes_instance/clk
    SLICE_X52Y6          FDRE                                         r  gcm_aes_instance/r_s3_j0_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 f  gcm_aes_instance/r_s3_j0_reg[6]_rep__2/Q
                         net (fo=5, routed)           0.931     0.508    gcm_aes_instance/r_s3_j0_reg[6]_rep__2_n_0
    SLICE_X54Y5                                                       f  gcm_aes_instance/g0_b0__15_i_2/I0
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.124     0.632 r  gcm_aes_instance/g0_b0__15_i_2/O
                         net (fo=64, routed)          1.384     2.016    gcm_aes_instance/g0_b0__15_i_2_n_0
    SLICE_X56Y2                                                       r  gcm_aes_instance/g1_b7__25/I1
    SLICE_X56Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.140 r  gcm_aes_instance/g1_b7__25/O
                         net (fo=1, routed)           0.687     2.828    gcm_aes_instance/g1_b7__25_n_0
    SLICE_X57Y2                                                       r  gcm_aes_instance/g0_b0__32_i_7/I0
    SLICE_X57Y2          LUT6 (Prop_lut6_I0_O)        0.124     2.952 r  gcm_aes_instance/g0_b0__32_i_7/O
                         net (fo=11, routed)          1.215     4.167    gcm_aes_instance/p_27_in862_in[7]
    SLICE_X60Y5                                                       r  gcm_aes_instance/g0_b0__32_i_8/I1
    SLICE_X60Y5          LUT3 (Prop_lut3_I1_O)        0.146     4.313 r  gcm_aes_instance/g0_b0__32_i_8/O
                         net (fo=1, routed)           0.611     4.924    gcm_aes_instance/g0_b0__32_i_8_n_0
    SLICE_X60Y6                                                       r  gcm_aes_instance/g0_b0__32_i_2/I4
    SLICE_X60Y6          LUT5 (Prop_lut5_I4_O)        0.328     5.252 r  gcm_aes_instance/g0_b0__32_i_2/O
                         net (fo=32, routed)          1.107     6.359    gcm_aes_instance/g0_b0__32_i_2_n_0
    SLICE_X61Y10                                                      r  gcm_aes_instance/g2_b7__32/I1
    SLICE_X61Y10         LUT6 (Prop_lut6_I1_O)        0.124     6.483 r  gcm_aes_instance/g2_b7__32/O
                         net (fo=1, routed)           0.643     7.126    gcm_aes_instance/g2_b7__32_n_0
    SLICE_X61Y10                                                      r  gcm_aes_instance/g0_b0__59_i_7/I1
    SLICE_X61Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.250 r  gcm_aes_instance/g0_b0__59_i_7/O
                         net (fo=11, routed)          1.302     8.552    gcm_aes_instance/p_0_in877_in[7]
    SLICE_X56Y14                                                      r  gcm_aes_instance/g0_b0__59_i_12/I3
    SLICE_X56Y14         LUT5 (Prop_lut5_I3_O)        0.124     8.676 r  gcm_aes_instance/g0_b0__59_i_12/O
                         net (fo=1, routed)           0.607     9.283    gcm_aes_instance/g0_b0__59_i_12_n_0
    SLICE_X56Y15                                                      r  gcm_aes_instance/g0_b0__59_i_2/I0
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124     9.407 r  gcm_aes_instance/g0_b0__59_i_2/O
                         net (fo=32, routed)          1.379    10.786    gcm_aes_instance/g0_b0__59_i_2_n_0
    SLICE_X57Y21                                                      r  gcm_aes_instance/g2_b7__59/I1
    SLICE_X57Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.910 r  gcm_aes_instance/g2_b7__59/O
                         net (fo=1, routed)           0.665    11.575    gcm_aes_instance/g2_b7__59_n_0
    SLICE_X57Y21                                                      r  gcm_aes_instance/g0_b0__75_i_7/I1
    SLICE_X57Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.699 r  gcm_aes_instance/g0_b0__75_i_7/O
                         net (fo=11, routed)          1.123    12.822    gcm_aes_instance/p_2_in948_in[7]
    SLICE_X60Y22                                                      r  gcm_aes_instance/g0_b0__75_i_12/I2
    SLICE_X60Y22         LUT4 (Prop_lut4_I2_O)        0.124    12.946 r  gcm_aes_instance/g0_b0__75_i_12/O
                         net (fo=1, routed)           0.645    13.592    gcm_aes_instance/g0_b0__75_i_12_n_0
    SLICE_X58Y23                                                      r  gcm_aes_instance/g0_b0__75_i_2/I0
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.124    13.716 r  gcm_aes_instance/g0_b0__75_i_2/O
                         net (fo=32, routed)          1.073    14.789    gcm_aes_instance/g0_b0__75_i_2_n_0
    SLICE_X58Y27                                                      r  gcm_aes_instance/g0_b7__75/I1
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.913 r  gcm_aes_instance/g0_b7__75/O
                         net (fo=1, routed)           0.757    15.669    gcm_aes_instance/g0_b7__75_n_0
    SLICE_X56Y27                                                      r  gcm_aes_instance/g0_b0__91_i_8/I5
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.124    15.793 r  gcm_aes_instance/g0_b0__91_i_8/O
                         net (fo=11, routed)          1.159    16.953    gcm_aes_instance/p_2_in1012_in[7]
    SLICE_X48Y30                                                      r  gcm_aes_instance/g0_b0__94_i_8/I1
    SLICE_X48Y30         LUT5 (Prop_lut5_I1_O)        0.124    17.077 r  gcm_aes_instance/g0_b0__94_i_8/O
                         net (fo=1, routed)           0.579    17.655    gcm_aes_instance/g0_b0__94_i_8_n_0
    SLICE_X48Y31                                                      r  gcm_aes_instance/g0_b0__94_i_4/I0
    SLICE_X48Y31         LUT3 (Prop_lut3_I0_O)        0.124    17.779 r  gcm_aes_instance/g0_b0__94_i_4/O
                         net (fo=32, routed)          1.247    19.027    gcm_aes_instance/g0_b0__94_i_4_n_0
    SLICE_X39Y33                                                      r  gcm_aes_instance/g1_b3__94/I3
    SLICE_X39Y33         LUT6 (Prop_lut6_I3_O)        0.124    19.151 r  gcm_aes_instance/g1_b3__94/O
                         net (fo=2, routed)           0.816    19.967    gcm_aes_instance/g1_b3__94_n_0
    SLICE_X39Y33                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__4_i_49/I0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    20.091 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__4_i_49/O
                         net (fo=3, routed)           1.267    21.358    gcm_aes_instance/p_45_in1127_in[3]
    SLICE_X46Y34                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__5_i_13/I1
    SLICE_X46Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.482 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__5_i_13/O
                         net (fo=1, routed)           0.813    22.295    gcm_aes_instance/fn_aes_encrypt_unroll_stage10_return[123]
    RAMB18_X1Y15         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__5/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     24.378    24.378 r  
    W5                                                0.000    24.378 r  clk (IN)
                         net (fo=0)                   0.000    24.378    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    25.766 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.928    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.711 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.292    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.383 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.489    22.872    gcm_aes_instance/clk
    RAMB18_X1Y15         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__5/CLKBWRCLK
                         clock pessimism              0.564    23.435    
                         clock uncertainty           -0.139    23.296    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    22.730    gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__5
  -------------------------------------------------------------------
                         required time                         22.730    
                         arrival time                         -22.295    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.378ns  (w_clk_out_clk_wiz_gen rise@24.378ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        23.173ns  (logic 4.700ns (20.282%)  route 18.473ns (79.718%))
  Logic Levels:           23  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 22.878 - 24.378 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.638    -0.874    gcm_aes_instance/clk
    SLICE_X58Y1          FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  gcm_aes_instance/r_s3_cb_reg[125]/Q
                         net (fo=1, routed)           0.471     0.053    gcm_aes_instance/r_s3_cb_reg_n_0_[125]
    SLICE_X58Y1                                                       r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/S[1]
    SLICE_X58Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.727 r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.727    gcm_aes_instance/r_s3_cb_reg[123]_i_2_n_0
    SLICE_X58Y2                                                       r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CI
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.841 r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.841    gcm_aes_instance/r_s3_cb_reg[119]_i_2_n_0
    SLICE_X58Y3                                                       r  gcm_aes_instance/r_s3_cb_reg[115]_i_2/CI
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.063 f  gcm_aes_instance/r_s3_cb_reg[115]_i_2/O[0]
                         net (fo=2, routed)           0.835     1.898    gcm_aes_instance/r_s3_cb_reg[115]_i_2_n_7
    SLICE_X54Y2                                                       f  gcm_aes_instance/g0_b0__29_i_2/I1
    SLICE_X54Y2          LUT2 (Prop_lut2_I1_O)        0.299     2.197 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=32, routed)          1.231     3.428    gcm_aes_instance/g0_b0__29_i_2_n_0
    SLICE_X50Y1                                                       r  gcm_aes_instance/g3_b7__29/I1
    SLICE_X50Y1          LUT6 (Prop_lut6_I1_O)        0.124     3.552 r  gcm_aes_instance/g3_b7__29/O
                         net (fo=2, routed)           0.734     4.286    gcm_aes_instance/g3_b7__29_n_0
    SLICE_X49Y1                                                       r  gcm_aes_instance/g0_b0__36_i_7/I1
    SLICE_X49Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.410 r  gcm_aes_instance/g0_b0__36_i_7/O
                         net (fo=8, routed)           0.945     5.355    gcm_aes_instance/p_18_in846_in[7]
    SLICE_X47Y1                                                       r  gcm_aes_instance/g0_b0__36_i_2/I2
    SLICE_X47Y1          LUT4 (Prop_lut4_I2_O)        0.124     5.479 r  gcm_aes_instance/g0_b0__36_i_2/O
                         net (fo=32, routed)          1.408     6.887    gcm_aes_instance/g0_b0__36_i_2_n_0
    SLICE_X49Y6                                                       r  gcm_aes_instance/g1_b4__36/I1
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.011 r  gcm_aes_instance/g1_b4__36/O
                         net (fo=1, routed)           0.000     7.011    gcm_aes_instance/g1_b4__36_n_0
    SLICE_X49Y6                                                       r  gcm_aes_instance/g0_b0__47_i_52/I1
    SLICE_X49Y6          MUXF7 (Prop_muxf7_I1_O)      0.245     7.256 r  gcm_aes_instance/g0_b0__47_i_52/O
                         net (fo=1, routed)           0.000     7.256    gcm_aes_instance/g0_b0__47_i_52_n_0
    SLICE_X49Y6                                                       r  gcm_aes_instance/g0_b0__47_i_21/I0
    SLICE_X49Y6          MUXF8 (Prop_muxf8_I0_O)      0.104     7.360 r  gcm_aes_instance/g0_b0__47_i_21/O
                         net (fo=5, routed)           1.447     8.807    gcm_aes_instance/p_25_in925_in[4]
    SLICE_X53Y17                                                      r  gcm_aes_instance/g0_b0__49_i_12/I0
    SLICE_X53Y17         LUT4 (Prop_lut4_I0_O)        0.316     9.123 r  gcm_aes_instance/g0_b0__49_i_12/O
                         net (fo=1, routed)           0.574     9.697    gcm_aes_instance/g0_b0__49_i_12_n_0
    SLICE_X53Y18                                                      r  gcm_aes_instance/g0_b0__49_i_5/I0
    SLICE_X53Y18         LUT4 (Prop_lut4_I0_O)        0.124     9.821 r  gcm_aes_instance/g0_b0__49_i_5/O
                         net (fo=32, routed)          0.962    10.784    gcm_aes_instance/g0_b0__49_i_5_n_0
    SLICE_X50Y23                                                      r  gcm_aes_instance/g0_b1__49/I4
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.124    10.908 r  gcm_aes_instance/g0_b1__49/O
                         net (fo=1, routed)           0.000    10.908    gcm_aes_instance/g0_b1__49_n_0
    SLICE_X50Y23                                                      r  gcm_aes_instance/g0_b0__72_i_15/I0
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    11.149 r  gcm_aes_instance/g0_b0__72_i_15/O
                         net (fo=1, routed)           0.000    11.149    gcm_aes_instance/g0_b0__72_i_15_n_0
    SLICE_X50Y23                                                      r  gcm_aes_instance/g0_b0__72_i_9/I0
    SLICE_X50Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    11.247 r  gcm_aes_instance/g0_b0__72_i_9/O
                         net (fo=5, routed)           1.459    12.705    gcm_aes_instance/p_9_in958_in[1]
    SLICE_X41Y26                                                      r  gcm_aes_instance/g0_b0__71_i_12/I0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.319    13.024 r  gcm_aes_instance/g0_b0__71_i_12/O
                         net (fo=1, routed)           0.431    13.456    gcm_aes_instance/g0_b0__71_i_12_n_0
    SLICE_X41Y27                                                      r  gcm_aes_instance/g0_b0__71_i_2/I0
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.580 r  gcm_aes_instance/g0_b0__71_i_2/O
                         net (fo=32, routed)          0.915    14.495    gcm_aes_instance/g0_b0__71_i_2_n_0
    SLICE_X39Y29                                                      r  gcm_aes_instance/g3_b7__71/I1
    SLICE_X39Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.619 r  gcm_aes_instance/g3_b7__71/O
                         net (fo=1, routed)           0.823    15.442    gcm_aes_instance/g3_b7__71_n_0
    SLICE_X39Y29                                                      r  gcm_aes_instance/g0_b0__87_i_8/I0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.566 r  gcm_aes_instance/g0_b0__87_i_8/O
                         net (fo=11, routed)          1.873    17.439    gcm_aes_instance/p_10_in1028_in[7]
    SLICE_X58Y31                                                      r  gcm_aes_instance/g0_b0__87_i_1/I1
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.124    17.563 r  gcm_aes_instance/g0_b0__87_i_1/O
                         net (fo=32, routed)          1.212    18.775    gcm_aes_instance/g0_b0__87_i_1_n_0
    SLICE_X60Y33                                                      r  gcm_aes_instance/g2_b3__87/I0
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.899 r  gcm_aes_instance/g2_b3__87/O
                         net (fo=2, routed)           1.116    20.015    gcm_aes_instance/g2_b3__87_n_0
    SLICE_X61Y36                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__0_i_30/I0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124    20.139 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__0_i_30/O
                         net (fo=4, routed)           1.164    21.303    gcm_aes_instance/p_10_in1091_in[3]
    SLICE_X59Y39                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__0_i_13/I1
    SLICE_X59Y39         LUT6 (Prop_lut6_I1_O)        0.124    21.427 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__0_i_13/O
                         net (fo=1, routed)           0.872    22.299    gcm_aes_instance/fn_aes_encrypt_unroll_stage10_return[43]
    RAMB18_X2Y16         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     24.378    24.378 r  
    W5                                                0.000    24.378 r  clk (IN)
                         net (fo=0)                   0.000    24.378    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    25.766 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.928    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.711 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.292    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.383 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.495    22.878    gcm_aes_instance/clk
    RAMB18_X2Y16         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__0/CLKBWRCLK
                         clock pessimism              0.564    23.441    
                         clock uncertainty           -0.139    23.302    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    22.736    gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__0
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                         -22.299    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.378ns  (w_clk_out_clk_wiz_gen rise@24.378ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        23.159ns  (logic 4.093ns (17.674%)  route 19.066ns (82.326%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT4=3 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 22.880 - 24.378 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.638    -0.874    gcm_aes_instance/clk
    SLICE_X58Y1          FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  gcm_aes_instance/r_s3_cb_reg[125]/Q
                         net (fo=1, routed)           0.471     0.053    gcm_aes_instance/r_s3_cb_reg_n_0_[125]
    SLICE_X58Y1                                                       r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/S[1]
    SLICE_X58Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.727 r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.727    gcm_aes_instance/r_s3_cb_reg[123]_i_2_n_0
    SLICE_X58Y2                                                       r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CI
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.841 r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.841    gcm_aes_instance/r_s3_cb_reg[119]_i_2_n_0
    SLICE_X58Y3                                                       r  gcm_aes_instance/r_s3_cb_reg[115]_i_2/CI
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.955 r  gcm_aes_instance/r_s3_cb_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.955    gcm_aes_instance/r_s3_cb_reg[115]_i_2_n_0
    SLICE_X58Y4                                                       r  gcm_aes_instance/r_s3_cb_reg[111]_i_2/CI
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.069 r  gcm_aes_instance/r_s3_cb_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.069    gcm_aes_instance/r_s3_cb_reg[111]_i_2_n_0
    SLICE_X58Y5                                                       r  gcm_aes_instance/r_s3_cb_reg[107]_i_2/CI
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.403 r  gcm_aes_instance/r_s3_cb_reg[107]_i_2/O[1]
                         net (fo=1, routed)           0.412     1.816    gcm_aes_instance/r_s3_cb_reg[107]_i_2_n_6
    SLICE_X59Y6                                                       r  gcm_aes_instance/r_s3_cb[109]_i_1/I0
    SLICE_X59Y6          LUT2 (Prop_lut2_I0_O)        0.303     2.119 r  gcm_aes_instance/r_s3_cb[109]_i_1/O
                         net (fo=33, routed)          0.992     3.111    gcm_aes_instance/r_s3_cb[109]_i_1_n_0
    SLICE_X59Y9                                                       r  gcm_aes_instance/g1_b7__28/I2
    SLICE_X59Y9          LUT6 (Prop_lut6_I2_O)        0.124     3.235 r  gcm_aes_instance/g1_b7__28/O
                         net (fo=4, routed)           1.035     4.270    gcm_aes_instance/g1_b7__28_n_0
    SLICE_X58Y12                                                      r  gcm_aes_instance/g0_b0__39_i_11/I1
    SLICE_X58Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.394 r  gcm_aes_instance/g0_b0__39_i_11/O
                         net (fo=8, routed)           0.930     5.324    gcm_aes_instance/p_7_in829_in[7]
    SLICE_X57Y13                                                      r  gcm_aes_instance/g0_b0__39_i_2/I2
    SLICE_X57Y13         LUT4 (Prop_lut4_I2_O)        0.124     5.448 r  gcm_aes_instance/g0_b0__39_i_2/O
                         net (fo=32, routed)          1.455     6.903    gcm_aes_instance/g0_b0__39_i_2_n_0
    SLICE_X61Y15                                                      r  gcm_aes_instance/g2_b7__39/I1
    SLICE_X61Y15         LUT6 (Prop_lut6_I1_O)        0.124     7.027 r  gcm_aes_instance/g2_b7__39/O
                         net (fo=1, routed)           0.846     7.873    gcm_aes_instance/g2_b7__39_n_0
    SLICE_X61Y15                                                      r  gcm_aes_instance/g0_b0__55_i_11/I1
    SLICE_X61Y15         LUT6 (Prop_lut6_I1_O)        0.124     7.997 r  gcm_aes_instance/g0_b0__55_i_11/O
                         net (fo=11, routed)          1.785     9.782    gcm_aes_instance/p_10_in900_in[7]
    SLICE_X42Y20                                                      r  gcm_aes_instance/g0_b0__55_i_1/I4
    SLICE_X42Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.906 r  gcm_aes_instance/g0_b0__55_i_1/O
                         net (fo=32, routed)          1.245    11.151    gcm_aes_instance/g0_b0__55_i_1_n_0
    SLICE_X39Y25                                                      r  gcm_aes_instance/g3_b7__55/I0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.275 r  gcm_aes_instance/g3_b7__55/O
                         net (fo=1, routed)           0.665    11.940    gcm_aes_instance/g3_b7__55_n_0
    SLICE_X39Y25                                                      r  gcm_aes_instance/g0_b0__71_i_7/I0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.064 r  gcm_aes_instance/g0_b0__71_i_7/O
                         net (fo=11, routed)          1.035    13.099    gcm_aes_instance/p_10_in964_in[7]
    SLICE_X43Y27                                                      r  gcm_aes_instance/g0_b0__74_i_1/I4
    SLICE_X43Y27         LUT5 (Prop_lut5_I4_O)        0.124    13.223 r  gcm_aes_instance/g0_b0__74_i_1/O
                         net (fo=32, routed)          1.364    14.587    gcm_aes_instance/g0_b0__74_i_1_n_0
    SLICE_X42Y30                                                      r  gcm_aes_instance/g3_b7__74/I0
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    14.711 r  gcm_aes_instance/g3_b7__74/O
                         net (fo=1, routed)           0.680    15.391    gcm_aes_instance/g3_b7__74_n_0
    SLICE_X42Y30                                                      r  gcm_aes_instance/g0_b0__93_i_7/I0
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.515 r  gcm_aes_instance/g0_b0__93_i_7/O
                         net (fo=11, routed)          1.412    16.927    gcm_aes_instance/g0_b0__93_i_7_n_0
    SLICE_X54Y33                                                      r  gcm_aes_instance/g0_b0__93_i_11/I2
    SLICE_X54Y33         LUT4 (Prop_lut4_I2_O)        0.124    17.051 r  gcm_aes_instance/g0_b0__93_i_11/O
                         net (fo=1, routed)           0.787    17.837    gcm_aes_instance/g0_b0__93_i_11_n_0
    SLICE_X59Y33                                                      r  gcm_aes_instance/g0_b0__93_i_5/I0
    SLICE_X59Y33         LUT4 (Prop_lut4_I0_O)        0.124    17.961 r  gcm_aes_instance/g0_b0__93_i_5/O
                         net (fo=32, routed)          1.171    19.132    gcm_aes_instance/g0_b0__93_i_5_n_0
    SLICE_X62Y43                                                      r  gcm_aes_instance/g0_b3__93/I4
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124    19.256 r  gcm_aes_instance/g0_b3__93/O
                         net (fo=2, routed)           0.855    20.111    gcm_aes_instance/g0_b3__93_n_0
    SLICE_X63Y43                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2_i_35/I0
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124    20.235 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2_i_35/O
                         net (fo=3, routed)           1.102    21.337    gcm_aes_instance/p_18_in1101_in[3]
    SLICE_X58Y44                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2_i_5/I1
    SLICE_X58Y44         LUT6 (Prop_lut6_I1_O)        0.124    21.461 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2_i_5/O
                         net (fo=1, routed)           0.824    22.285    gcm_aes_instance/fn_aes_encrypt_unroll_stage10_return[67]
    RAMB18_X2Y18         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     24.378    24.378 r  
    W5                                                0.000    24.378 r  clk (IN)
                         net (fo=0)                   0.000    24.378    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    25.766 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.928    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.711 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.292    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.383 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.497    22.880    gcm_aes_instance/clk
    RAMB18_X2Y18         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2/CLKARDCLK
                         clock pessimism              0.564    23.443    
                         clock uncertainty           -0.139    23.304    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    22.738    gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2
  -------------------------------------------------------------------
                         required time                         22.738    
                         arrival time                         -22.285    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.378ns  (w_clk_out_clk_wiz_gen rise@24.378ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        23.146ns  (logic 3.873ns (16.733%)  route 19.273ns (83.267%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 22.879 - 24.378 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.638    -0.874    gcm_aes_instance/clk
    SLICE_X58Y1          FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  gcm_aes_instance/r_s3_cb_reg[125]/Q
                         net (fo=1, routed)           0.471     0.053    gcm_aes_instance/r_s3_cb_reg_n_0_[125]
    SLICE_X58Y1                                                       r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/S[1]
    SLICE_X58Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.727 r  gcm_aes_instance/r_s3_cb_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.727    gcm_aes_instance/r_s3_cb_reg[123]_i_2_n_0
    SLICE_X58Y2                                                       r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CI
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.841 r  gcm_aes_instance/r_s3_cb_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.841    gcm_aes_instance/r_s3_cb_reg[119]_i_2_n_0
    SLICE_X58Y3                                                       r  gcm_aes_instance/r_s3_cb_reg[115]_i_2/CI
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.063 f  gcm_aes_instance/r_s3_cb_reg[115]_i_2/O[0]
                         net (fo=2, routed)           0.835     1.898    gcm_aes_instance/r_s3_cb_reg[115]_i_2_n_7
    SLICE_X54Y2                                                       f  gcm_aes_instance/g0_b0__29_i_2/I1
    SLICE_X54Y2          LUT2 (Prop_lut2_I1_O)        0.299     2.197 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=32, routed)          1.231     3.428    gcm_aes_instance/g0_b0__29_i_2_n_0
    SLICE_X50Y1                                                       r  gcm_aes_instance/g3_b7__29/I1
    SLICE_X50Y1          LUT6 (Prop_lut6_I1_O)        0.124     3.552 r  gcm_aes_instance/g3_b7__29/O
                         net (fo=2, routed)           0.734     4.286    gcm_aes_instance/g3_b7__29_n_0
    SLICE_X49Y1                                                       r  gcm_aes_instance/g0_b0__36_i_7/I1
    SLICE_X49Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.410 r  gcm_aes_instance/g0_b0__36_i_7/O
                         net (fo=8, routed)           0.945     5.355    gcm_aes_instance/p_18_in846_in[7]
    SLICE_X47Y1                                                       r  gcm_aes_instance/g0_b0__36_i_2/I2
    SLICE_X47Y1          LUT4 (Prop_lut4_I2_O)        0.124     5.479 r  gcm_aes_instance/g0_b0__36_i_2/O
                         net (fo=32, routed)          1.366     6.845    gcm_aes_instance/g0_b0__36_i_2_n_0
    SLICE_X46Y7                                                       r  gcm_aes_instance/g3_b7__36/I1
    SLICE_X46Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.969 r  gcm_aes_instance/g3_b7__36/O
                         net (fo=1, routed)           0.680     7.649    gcm_aes_instance/g3_b7__36_n_0
    SLICE_X46Y7                                                       r  gcm_aes_instance/g0_b0__47_i_11/I0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  gcm_aes_instance/g0_b0__47_i_11/O
                         net (fo=11, routed)          1.419     9.192    gcm_aes_instance/p_25_in925_in[7]
    SLICE_X54Y18                                                      r  gcm_aes_instance/g0_b0__48_i_1/I4
    SLICE_X54Y18         LUT5 (Prop_lut5_I4_O)        0.124     9.316 r  gcm_aes_instance/g0_b0__48_i_1/O
                         net (fo=32, routed)          1.327    10.642    gcm_aes_instance/g0_b0__48_i_1_n_0
    SLICE_X60Y19                                                      r  gcm_aes_instance/g3_b7__48/I0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.766 r  gcm_aes_instance/g3_b7__48/O
                         net (fo=1, routed)           0.680    11.446    gcm_aes_instance/g3_b7__48_n_0
    SLICE_X60Y19                                                      r  gcm_aes_instance/g0_b0__75_i_11/I0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.570 r  gcm_aes_instance/g0_b0__75_i_11/O
                         net (fo=11, routed)          1.023    12.593    gcm_aes_instance/p_0_in941_in[7]
    SLICE_X61Y22                                                      r  gcm_aes_instance/g0_b0__76_i_12/I2
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.124    12.717 r  gcm_aes_instance/g0_b0__76_i_12/O
                         net (fo=1, routed)           0.433    13.150    gcm_aes_instance/g0_b0__76_i_12_n_0
    SLICE_X61Y22                                                      r  gcm_aes_instance/g0_b0__76_i_4/I0
    SLICE_X61Y22         LUT4 (Prop_lut4_I0_O)        0.124    13.274 r  gcm_aes_instance/g0_b0__76_i_4/O
                         net (fo=32, routed)          1.017    14.292    gcm_aes_instance/g0_b0__76_i_4_n_0
    SLICE_X64Y26                                                      r  gcm_aes_instance/g2_b7__76/I3
    SLICE_X64Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.416 r  gcm_aes_instance/g2_b7__76/O
                         net (fo=1, routed)           1.111    15.526    gcm_aes_instance/g2_b7__76_n_0
    SLICE_X59Y28                                                      r  gcm_aes_instance/g0_b0__87_i_9/I1
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124    15.650 r  gcm_aes_instance/g0_b0__87_i_9/O
                         net (fo=11, routed)          0.978    16.628    gcm_aes_instance/p_7_in1021_in[7]
    SLICE_X54Y29                                                      r  gcm_aes_instance/g0_b0__88_i_10/I3
    SLICE_X54Y29         LUT5 (Prop_lut5_I3_O)        0.124    16.752 r  gcm_aes_instance/g0_b0__88_i_10/O
                         net (fo=1, routed)           0.814    17.566    gcm_aes_instance/g0_b0__88_i_10_n_0
    SLICE_X58Y30                                                      r  gcm_aes_instance/g0_b0__88_i_4/I2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124    17.690 r  gcm_aes_instance/g0_b0__88_i_4/O
                         net (fo=32, routed)          1.056    18.747    gcm_aes_instance/g0_b0__88_i_4_n_0
    SLICE_X57Y36                                                      r  gcm_aes_instance/g2_b4__88/I3
    SLICE_X57Y36         LUT6 (Prop_lut6_I3_O)        0.124    18.871 r  gcm_aes_instance/g2_b4__88/O
                         net (fo=1, routed)           1.139    20.010    gcm_aes_instance/g2_b4__88_n_0
    SLICE_X58Y38                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2_i_32/I0
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124    20.134 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__2_i_32/O
                         net (fo=5, routed)           1.201    21.335    gcm_aes_instance/p_16_in1100_in[4]
    SLICE_X58Y45                                                      r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_12/I0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.459 r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3_i_12/O
                         net (fo=1, routed)           0.813    22.272    gcm_aes_instance/fn_aes_encrypt_unroll_stage10_return[92]
    RAMB18_X2Y19         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     24.378    24.378 r  
    W5                                                0.000    24.378 r  clk (IN)
                         net (fo=0)                   0.000    24.378    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    25.766 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.928    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.711 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.292    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.383 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.496    22.879    gcm_aes_instance/clk
    RAMB18_X2Y19         RAMB18E1                                     r  gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3/CLKBWRCLK
                         clock pessimism              0.564    23.442    
                         clock uncertainty           -0.139    23.303    
    RAMB18_X2Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    22.737    gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__3
  -------------------------------------------------------------------
                         required time                         22.737    
                         arrival time                         -22.272    
  -------------------------------------------------------------------
                         slack                                  0.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/r_s3_plain_text_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.593    -0.588    gcm_aes_instance/clk
    SLICE_X65Y56         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gcm_aes_instance/r_s1_plain_text_reg[7]__0/Q
                         net (fo=1, routed)           0.172    -0.275    gcm_aes_instance/r_s1_plain_text_reg[7]__0_n_0
    SLICE_X64Y59         SRL16E                                       r  gcm_aes_instance/r_s3_plain_text_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.862    -0.827    gcm_aes_instance/clk
    SLICE_X64Y59         SRL16E                                       r  gcm_aes_instance/r_s3_plain_text_reg[7]_srl2/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X64Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.390    gcm_aes_instance/r_s3_plain_text_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s5_cipher_text_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/o_cipher_text_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.588    -0.593    gcm_aes_instance/clk
    SLICE_X61Y64         FDRE                                         r  gcm_aes_instance/r_s5_cipher_text_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  gcm_aes_instance/r_s5_cipher_text_reg[0]/Q
                         net (fo=11, routed)          0.070    -0.382    gcm_aes_instance/r_s5_cipher_text[0]
    SLICE_X61Y64         FDRE                                         r  gcm_aes_instance/o_cipher_text_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.856    -0.833    gcm_aes_instance/clk
    SLICE_X61Y64         FDRE                                         r  gcm_aes_instance/o_cipher_text_reg[0]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.075    -0.518    gcm_aes_instance/o_cipher_text_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_cipher_text_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            u/x_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.588    -0.593    gcm_aes_instance/clk
    SLICE_X58Y63         FDRE                                         r  gcm_aes_instance/o_cipher_text_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  gcm_aes_instance/o_cipher_text_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.406    u/i_x[13]
    SLICE_X59Y63         FDRE                                         r  u/x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.856    -0.833    u/clk
    SLICE_X59Y63         FDRE                                         r  u/x_reg[13]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.017    -0.563    u/x_reg[13]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_cipher_text_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            u/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.588    -0.593    gcm_aes_instance/clk
    SLICE_X58Y63         FDRE                                         r  gcm_aes_instance/o_cipher_text_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  gcm_aes_instance/o_cipher_text_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.340    u/i_x[9]
    SLICE_X59Y63         FDRE                                         r  u/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.856    -0.833    u/clk
    SLICE_X59Y63         FDRE                                         r  u/x_reg[9]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.072    -0.508    u/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/r_s3_plain_text_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.593    -0.588    gcm_aes_instance/clk
    SLICE_X65Y56         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gcm_aes_instance/r_s1_plain_text_reg[5]__0/Q
                         net (fo=1, routed)           0.172    -0.275    gcm_aes_instance/r_s1_plain_text_reg[5]__0_n_0
    SLICE_X64Y59         SRL16E                                       r  gcm_aes_instance/r_s3_plain_text_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.862    -0.827    gcm_aes_instance/clk
    SLICE_X64Y59         SRL16E                                       r  gcm_aes_instance/r_s3_plain_text_reg[5]_srl2/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X64Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.458    gcm_aes_instance/r_s3_plain_text_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_iv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/r_s2_iv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.595    -0.586    gcm_aes_instance/clk
    SLICE_X0Y6           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  gcm_aes_instance/r_s1_iv_reg[4]/Q
                         net (fo=1, routed)           0.114    -0.332    gcm_aes_instance/r_s1_iv[4]
    SLICE_X0Y6           FDRE                                         r  gcm_aes_instance/r_s2_iv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.866    -0.824    gcm_aes_instance/clk
    SLICE_X0Y6           FDRE                                         r  gcm_aes_instance/r_s2_iv_reg[4]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.070    -0.516    gcm_aes_instance/r_s2_iv_reg[4]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_cipher_text_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            u/x_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.560    -0.621    gcm_aes_instance/clk
    SLICE_X55Y65         FDRE                                         r  gcm_aes_instance/o_cipher_text_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  gcm_aes_instance/o_cipher_text_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.364    u/i_x[14]
    SLICE_X54Y65         FDRE                                         r  u/x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.828    -0.861    u/clk
    SLICE_X54Y65         FDRE                                         r  u/x_reg[14]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X54Y65         FDRE (Hold_fdre_C_D)         0.059    -0.549    u/x_reg[14]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[6]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/r_s3_plain_text_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.593    -0.588    gcm_aes_instance/clk
    SLICE_X65Y56         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gcm_aes_instance/r_s1_plain_text_reg[6]__0/Q
                         net (fo=1, routed)           0.172    -0.275    gcm_aes_instance/r_s1_plain_text_reg[6]__0_n_0
    SLICE_X64Y59         SRL16E                                       r  gcm_aes_instance/r_s3_plain_text_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.862    -0.827    gcm_aes_instance/clk
    SLICE_X64Y59         SRL16E                                       r  gcm_aes_instance/r_s3_plain_text_reg[6]_srl2/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X64Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.464    gcm_aes_instance/r_s3_plain_text_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/r_s3_plain_text_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.002%)  route 0.195ns (57.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.593    -0.588    gcm_aes_instance/clk
    SLICE_X65Y54         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gcm_aes_instance/r_s1_plain_text_reg[1]__0/Q
                         net (fo=1, routed)           0.195    -0.253    gcm_aes_instance/r_s1_plain_text_reg[1]__0_n_0
    SLICE_X64Y59         SRL16E                                       r  gcm_aes_instance/r_s3_plain_text_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.862    -0.827    gcm_aes_instance/clk
    SLICE_X64Y59         SRL16E                                       r  gcm_aes_instance/r_s3_plain_text_reg[1]_srl2/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X64Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.464    gcm_aes_instance/r_s3_plain_text_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            gcm_aes_instance/r_s3_plain_text_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.593    -0.588    gcm_aes_instance/clk
    SLICE_X64Y56         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  gcm_aes_instance/r_s1_plain_text_reg[0]__0/Q
                         net (fo=1, routed)           0.172    -0.252    gcm_aes_instance/r_s1_plain_text_reg[0]__0_n_0
    SLICE_X64Y59         SRL16E                                       r  gcm_aes_instance/r_s3_plain_text_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.862    -0.827    gcm_aes_instance/clk
    SLICE_X64Y59         SRL16E                                       r  gcm_aes_instance/r_s3_plain_text_reg[0]_srl2/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X64Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.471    gcm_aes_instance/r_s3_plain_text_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 12.189 }
Period(ns):         24.378
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         24.378      21.802     RAMB18_X0Y17     gcm_aes_instance/r_s4_encrypted_j0_reg_rep_bsel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         24.378      21.802     RAMB18_X0Y17     gcm_aes_instance/r_s4_encrypted_j0_reg_rep_bsel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         24.378      21.802     RAMB18_X1Y14     gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         24.378      21.802     RAMB18_X1Y14     gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         24.378      21.802     RAMB18_X0Y15     gcm_aes_instance/r_s4_encrypted_j0_reg_rep_bsel__3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         24.378      21.802     RAMB18_X0Y15     gcm_aes_instance/r_s4_encrypted_j0_reg_rep_bsel__3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         24.378      21.802     RAMB18_X1Y15     gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         24.378      21.802     RAMB18_X1Y15     gcm_aes_instance/r_s4_encrypted_cb_half_reg_rep_bsel__5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         24.378      21.802     RAMB18_X0Y13     gcm_aes_instance/r_s4_encrypted_j0_reg_rep_bsel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         24.378      21.802     RAMB18_X0Y13     gcm_aes_instance/r_s4_encrypted_j0_reg_rep_bsel__4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.378      188.982    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[7]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.189      11.209     SLICE_X64Y59     gcm_aes_instance/r_s3_plain_text_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.091ns  (logic 4.438ns (36.707%)  route 7.653ns (63.293%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.625    -0.887    u/clk
    SLICE_X63Y29         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           3.023     2.592    u/s[0]
    SLICE_X54Y65                                                      r  u/a_to_g[6]_INST_0_i_1/I2
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.716 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.665     4.381    u/a_to_g[6]_INST_0_i_1_n_0
    SLICE_X65Y50                                                      r  u/a_to_g[5]_INST_0/I2
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.152     4.533 r  u/a_to_g[5]_INST_0/O
                         net (fo=1, routed)           2.965     7.499    seg_OBUF[5]
    V5                                                                r  seg_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         3.706    11.205 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.205    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.031ns  (logic 4.460ns (37.070%)  route 7.571ns (62.930%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.625    -0.887    u/clk
    SLICE_X63Y29         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           3.023     2.592    u/s[0]
    SLICE_X54Y65                                                      r  u/a_to_g[6]_INST_0_i_1/I2
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.716 f  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.664     4.380    u/a_to_g[6]_INST_0_i_1_n_0
    SLICE_X65Y50                                                      f  u/a_to_g[4]_INST_0/I1
    SLICE_X65Y50         LUT4 (Prop_lut4_I1_O)        0.152     4.532 r  u/a_to_g[4]_INST_0/O
                         net (fo=1, routed)           2.884     7.416    seg_OBUF[4]
    U5                                                                r  seg_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         3.728    11.144 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.144    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.989ns  (logic 4.235ns (35.329%)  route 7.753ns (64.671%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.625    -0.887    u/clk
    SLICE_X63Y29         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           3.023     2.592    u/s[0]
    SLICE_X54Y65                                                      r  u/a_to_g[6]_INST_0_i_1/I2
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.716 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.667     4.383    u/a_to_g[6]_INST_0_i_1_n_0
    SLICE_X65Y50                                                      r  u/a_to_g[6]_INST_0/I0
    SLICE_X65Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.507 r  u/a_to_g[6]_INST_0/O
                         net (fo=1, routed)           3.064     7.571    seg_OBUF[6]
    U7                                                                r  seg_OBUF[6]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.102 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.102    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.727ns  (logic 4.472ns (38.135%)  route 7.255ns (61.865%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.625    -0.887    u/clk
    SLICE_X63Y29         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           3.023     2.592    u/s[0]
    SLICE_X54Y65                                                      r  u/a_to_g[6]_INST_0_i_1/I2
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.716 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.665     4.381    u/a_to_g[6]_INST_0_i_1_n_0
    SLICE_X65Y50                                                      r  u/a_to_g[2]_INST_0/I2
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.154     4.535 r  u/a_to_g[2]_INST_0/O
                         net (fo=1, routed)           2.567     7.102    seg_OBUF[2]
    U8                                                                r  seg_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         3.738    10.841 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.841    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.691ns  (logic 4.240ns (36.265%)  route 7.451ns (63.735%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.625    -0.887    u/clk
    SLICE_X63Y29         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           3.023     2.592    u/s[0]
    SLICE_X54Y65                                                      r  u/a_to_g[6]_INST_0_i_1/I2
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.716 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.665     4.381    u/a_to_g[6]_INST_0_i_1_n_0
    SLICE_X65Y50                                                      r  u/a_to_g[3]_INST_0/I3
    SLICE_X65Y50         LUT4 (Prop_lut4_I3_O)        0.124     4.505 r  u/a_to_g[3]_INST_0/O
                         net (fo=1, routed)           2.763     7.268    seg_OBUF[3]
    V8                                                                r  seg_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.804 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.804    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.559ns  (logic 4.215ns (36.463%)  route 7.344ns (63.537%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.625    -0.887    u/clk
    SLICE_X63Y29         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           3.023     2.592    u/s[0]
    SLICE_X54Y65                                                      r  u/a_to_g[6]_INST_0_i_1/I2
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.716 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.665     4.381    u/a_to_g[6]_INST_0_i_1_n_0
    SLICE_X65Y50                                                      r  u/a_to_g[0]_INST_0/I3
    SLICE_X65Y50         LUT4 (Prop_lut4_I3_O)        0.124     4.505 r  u/a_to_g[0]_INST_0/O
                         net (fo=1, routed)           2.657     7.162    seg_OBUF[0]
    W7                                                                r  seg_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.672 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.672    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.485ns  (logic 4.233ns (36.857%)  route 7.252ns (63.143%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.625    -0.887    u/clk
    SLICE_X63Y29         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           3.023     2.592    u/s[0]
    SLICE_X54Y65                                                      r  u/a_to_g[6]_INST_0_i_1/I2
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.716 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.664     4.380    u/a_to_g[6]_INST_0_i_1_n_0
    SLICE_X65Y50                                                      r  u/a_to_g[1]_INST_0/I2
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.124     4.504 r  u/a_to_g[1]_INST_0/O
                         net (fo=1, routed)           2.566     7.070    seg_OBUF[1]
    W6                                                                r  seg_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.599 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.599    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 4.326ns (60.268%)  route 2.852ns (39.732%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.625    -0.887    u/clk
    SLICE_X63Y29         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.431 f  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.992     0.561    u/s[1]
    SLICE_X65Y29                                                      f  u/an[3]_INST_0/I0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.152     0.713 r  u/an[3]_INST_0/O
                         net (fo=1, routed)           1.861     2.574    an_OBUF[3]
    W4                                                                r  an_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         3.718     6.292 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.292    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.977ns  (logic 4.309ns (61.765%)  route 2.667ns (38.235%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.625    -0.887    u/clk
    SLICE_X63Y29         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.990     0.559    u/s[1]
    SLICE_X65Y29                                                      r  u/an[1]_INST_0/I0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.152     0.711 r  u/an[1]_INST_0/O
                         net (fo=1, routed)           1.678     2.389    an_OBUF[1]
    U4                                                                r  an_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         3.701     6.090 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.090    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.887ns  (logic 4.083ns (59.288%)  route 2.804ns (40.712%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.625    -0.887    u/clk
    SLICE_X63Y29         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.990     0.559    u/s[1]
    SLICE_X65Y29                                                      r  u/an[0]_INST_0/I0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.124     0.683 r  u/an[0]_INST_0/O
                         net (fo=1, routed)           1.814     2.497    an_OBUF[0]
    U2                                                                r  an_OBUF[0]_inst/I
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.000 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.000    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.410ns (73.695%)  route 0.503ns (26.305%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.586    -0.595    u/clk
    SLICE_X63Y29         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.162    -0.292    u/s[0]
    SLICE_X65Y29                                                      r  u/an[2]_INST_0/I0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.247 r  u/an[2]_INST_0/O
                         net (fo=1, routed)           0.341     0.094    an_OBUF[2]
    V4                                                                r  an_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.318 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.318    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.390ns (69.937%)  route 0.598ns (30.063%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.586    -0.595    u/clk
    SLICE_X63Y29         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.214    -0.240    u/s[0]
    SLICE_X65Y29                                                      r  u/an[0]_INST_0/I1
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.195 r  u/an[0]_INST_0/O
                         net (fo=1, routed)           0.383     0.188    an_OBUF[0]
    U2                                                                r  an_OBUF[0]_inst/I
    U2                   OBUF (Prop_obuf_I_O)         1.204     1.392 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.392    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.449ns (72.769%)  route 0.542ns (27.231%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.586    -0.595    u/clk
    SLICE_X63Y29         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.214    -0.240    u/s[0]
    SLICE_X65Y29                                                      f  u/an[1]_INST_0/I1
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.046    -0.194 r  u/an[1]_INST_0/O
                         net (fo=1, routed)           0.328     0.134    an_OBUF[1]
    U4                                                                r  an_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         1.262     1.396 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.396    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.468ns (71.755%)  route 0.578ns (28.245%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.586    -0.595    u/clk
    SLICE_X63Y29         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.162    -0.292    u/s[0]
    SLICE_X65Y29                                                      f  u/an[3]_INST_0/I1
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.049    -0.243 r  u/an[3]_INST_0/O
                         net (fo=1, routed)           0.416     0.173    an_OBUF[3]
    W4                                                                r  an_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         1.278     1.451 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.451    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.461ns (54.378%)  route 1.226ns (45.622%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.588    -0.593    u/clk
    SLICE_X61Y64         FDRE                                         r  u/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u/x_reg[8]/Q
                         net (fo=1, routed)           0.164    -0.288    u/p_1_in[3]
    SLICE_X61Y61                                                      r  u/a_to_g[6]_INST_0_i_4/I3
    SLICE_X61Y61         LUT6 (Prop_lut6_I3_O)        0.045    -0.243 r  u/a_to_g[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.328     0.085    u/a_to_g[6]_INST_0_i_4_n_0
    SLICE_X65Y50                                                      r  u/a_to_g[1]_INST_0/I0
    SLICE_X65Y50         LUT4 (Prop_lut4_I0_O)        0.045     0.130 r  u/a_to_g[1]_INST_0/O
                         net (fo=1, routed)           0.734     0.863    seg_OBUF[1]
    W6                                                                r  seg_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.094 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.094    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.443ns (53.503%)  route 1.254ns (46.497%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.588    -0.593    u/clk
    SLICE_X61Y64         FDRE                                         r  u/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u/x_reg[8]/Q
                         net (fo=1, routed)           0.164    -0.288    u/p_1_in[3]
    SLICE_X61Y61                                                      r  u/a_to_g[6]_INST_0_i_4/I3
    SLICE_X61Y61         LUT6 (Prop_lut6_I3_O)        0.045    -0.243 r  u/a_to_g[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.327     0.084    u/a_to_g[6]_INST_0_i_4_n_0
    SLICE_X65Y50                                                      r  u/a_to_g[0]_INST_0/I0
    SLICE_X65Y50         LUT4 (Prop_lut4_I0_O)        0.045     0.129 r  u/a_to_g[0]_INST_0/O
                         net (fo=1, routed)           0.763     0.892    seg_OBUF[0]
    W7                                                                r  seg_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.103 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.103    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.859ns  (logic 1.523ns (53.257%)  route 1.337ns (46.743%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.588    -0.593    u/clk
    SLICE_X61Y64         FDRE                                         r  u/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  u/x_reg[8]/Q
                         net (fo=1, routed)           0.164    -0.288    u/p_1_in[3]
    SLICE_X61Y61                                                      f  u/a_to_g[6]_INST_0_i_4/I3
    SLICE_X61Y61         LUT6 (Prop_lut6_I3_O)        0.045    -0.243 f  u/a_to_g[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.328     0.085    u/a_to_g[6]_INST_0_i_4_n_0
    SLICE_X65Y50                                                      f  u/a_to_g[4]_INST_0/I0
    SLICE_X65Y50         LUT4 (Prop_lut4_I0_O)        0.049     0.134 r  u/a_to_g[4]_INST_0/O
                         net (fo=1, routed)           0.844     0.978    seg_OBUF[4]
    U5                                                                r  seg_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         1.288     2.266 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.266    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.883ns  (logic 1.502ns (52.078%)  route 1.382ns (47.922%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.588    -0.593    u/clk
    SLICE_X61Y64         FDRE                                         r  u/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u/x_reg[8]/Q
                         net (fo=1, routed)           0.164    -0.288    u/p_1_in[3]
    SLICE_X61Y61                                                      r  u/a_to_g[6]_INST_0_i_4/I3
    SLICE_X61Y61         LUT6 (Prop_lut6_I3_O)        0.045    -0.243 r  u/a_to_g[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.327     0.084    u/a_to_g[6]_INST_0_i_4_n_0
    SLICE_X65Y50                                                      r  u/a_to_g[5]_INST_0/I0
    SLICE_X65Y50         LUT4 (Prop_lut4_I0_O)        0.048     0.132 r  u/a_to_g[5]_INST_0/O
                         net (fo=1, routed)           0.890     1.022    seg_OBUF[5]
    V5                                                                r  seg_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         1.268     2.290 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.290    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.896ns  (logic 1.531ns (52.874%)  route 1.365ns (47.126%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.588    -0.593    u/clk
    SLICE_X61Y64         FDRE                                         r  u/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u/x_reg[8]/Q
                         net (fo=1, routed)           0.164    -0.288    u/p_1_in[3]
    SLICE_X61Y61                                                      r  u/a_to_g[6]_INST_0_i_4/I3
    SLICE_X61Y61         LUT6 (Prop_lut6_I3_O)        0.045    -0.243 r  u/a_to_g[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.467     0.224    u/a_to_g[6]_INST_0_i_4_n_0
    SLICE_X65Y50                                                      r  u/a_to_g[2]_INST_0/I0
    SLICE_X65Y50         LUT4 (Prop_lut4_I0_O)        0.044     0.268 r  u/a_to_g[2]_INST_0/O
                         net (fo=1, routed)           0.733     1.001    seg_OBUF[2]
    U8                                                                r  seg_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         1.301     2.302 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.302    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.903ns  (logic 1.467ns (50.549%)  route 1.436ns (49.451%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.588    -0.593    u/clk
    SLICE_X61Y64         FDRE                                         r  u/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u/x_reg[8]/Q
                         net (fo=1, routed)           0.164    -0.288    u/p_1_in[3]
    SLICE_X61Y61                                                      r  u/a_to_g[6]_INST_0_i_4/I3
    SLICE_X61Y61         LUT6 (Prop_lut6_I3_O)        0.045    -0.243 r  u/a_to_g[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.467     0.224    u/a_to_g[6]_INST_0_i_4_n_0
    SLICE_X65Y50                                                      r  u/a_to_g[3]_INST_0/I0
    SLICE_X65Y50         LUT4 (Prop_lut4_I0_O)        0.045     0.269 r  u/a_to_g[3]_INST_0/O
                         net (fo=1, routed)           0.804     1.073    seg_OBUF[3]
    V8                                                                r  seg_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.310 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.310    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                            (clock source 'w_clkfbout_clk_wiz_gen'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_gen_instance/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clkfbout_clk_wiz_gen fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen_instance/i_clk_in
    W5                                                                f  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   f  clk_gen_instance/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    clk_gen_instance/w_clkfbout_clk_wiz_gen
    BUFGCTRL_X0Y1                                                     f  clk_gen_instance/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.311 f  clk_gen_instance/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    clk_gen_instance/w_clkfbout_buf_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_gen_instance/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                            (clock source 'w_clkfbout_clk_wiz_gen'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_gen_instance/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clkfbout_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clkfbout_clk_wiz_gen
    BUFGCTRL_X0Y1                                                     r  clk_gen_instance/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_gen_instance/w_clkfbout_buf_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_gen_instance/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  w_clk_out_clk_wiz_gen

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[4]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.992ns  (logic 1.469ns (49.083%)  route 1.524ns (50.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                                                                r  sw_IBUF[12]_inst/I
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.524     2.992    gcm_aes_instance/i_plain_text[4]
    SLICE_X65Y54         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.509    -1.487    gcm_aes_instance/clk
    SLICE_X65Y54         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]__0/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.935ns  (logic 1.454ns (49.549%)  route 1.481ns (50.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                                                                r  sw_IBUF[8]_inst/I
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           1.481     2.935    gcm_aes_instance/i_plain_text[0]
    SLICE_X64Y56         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.509    -1.487    gcm_aes_instance/clk
    SLICE_X64Y56         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]__0/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            gcm_aes_instance/r_s1_new_instance_reg/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.919ns  (logic 1.441ns (49.385%)  route 1.477ns (50.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                                                               r  i_reset_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1, routed)           1.477     2.919    gcm_aes_instance/i_new_instance
    SLICE_X14Y11         FDRE                                         r  gcm_aes_instance/r_s1_new_instance_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.447    -1.548    gcm_aes_instance/clk
    SLICE_X14Y11         FDRE                                         r  gcm_aes_instance/r_s1_new_instance_reg/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.746ns  (logic 1.453ns (52.900%)  route 1.294ns (47.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                                                                r  sw_IBUF[13]_inst/I
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           1.294     2.746    gcm_aes_instance/i_plain_text[5]
    SLICE_X65Y56         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.509    -1.487    gcm_aes_instance/clk
    SLICE_X65Y56         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[5]__0/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[6]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.739ns  (logic 1.455ns (53.123%)  route 1.284ns (46.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                                                                r  sw_IBUF[14]_inst/I
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           1.284     2.739    gcm_aes_instance/i_plain_text[6]
    SLICE_X65Y56         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.509    -1.487    gcm_aes_instance/clk
    SLICE_X65Y56         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[6]__0/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.730ns  (logic 1.456ns (53.341%)  route 1.274ns (46.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                                                                r  sw_IBUF[15]_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           1.274     2.730    gcm_aes_instance/i_plain_text[7]
    SLICE_X65Y56         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.509    -1.487    gcm_aes_instance/clk
    SLICE_X65Y56         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[7]__0/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[3]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.713ns  (logic 1.464ns (53.959%)  route 1.249ns (46.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                                                                r  sw_IBUF[11]_inst/I
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           1.249     2.713    gcm_aes_instance/i_plain_text[3]
    SLICE_X65Y56         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.509    -1.487    gcm_aes_instance/clk
    SLICE_X65Y56         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]__0/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.678ns  (logic 1.452ns (54.217%)  route 1.226ns (45.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                                                                r  sw_IBUF[9]_inst/I
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           1.226     2.678    gcm_aes_instance/i_plain_text[1]
    SLICE_X65Y54         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.509    -1.487    gcm_aes_instance/clk
    SLICE_X65Y54         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]__0/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.512ns  (logic 1.458ns (58.034%)  route 1.054ns (41.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                                                                r  sw_IBUF[10]_inst/I
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           1.054     2.512    gcm_aes_instance/i_plain_text[2]
    SLICE_X65Y51         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.510    -1.486    gcm_aes_instance/clk
    SLICE_X65Y51         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]__0/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.506ns  (logic 1.466ns (58.498%)  route 1.040ns (41.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           1.040     2.506    gcm_aes_instance/i_iv[5]
    SLICE_X3Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         1.517    -1.478    gcm_aes_instance/clk
    SLICE_X3Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.218ns (42.589%)  route 0.294ns (57.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                                                               r  sw_IBUF[6]_inst/I
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.294     0.512    gcm_aes_instance/i_iv[6]
    SLICE_X1Y5           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.866    -0.824    gcm_aes_instance/clk
    SLICE_X1Y5           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[6]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.217ns (38.997%)  route 0.339ns (61.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                                                               r  sw_IBUF[3]_inst/I
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.339     0.556    gcm_aes_instance/i_iv[3]
    SLICE_X1Y8           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.865    -0.825    gcm_aes_instance/clk
    SLICE_X1Y8           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[3]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.219ns (38.217%)  route 0.354ns (61.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                                                               r  sw_IBUF[4]_inst/I
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.354     0.573    gcm_aes_instance/i_iv[4]
    SLICE_X0Y6           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.866    -0.824    gcm_aes_instance/clk
    SLICE_X0Y6           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[4]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.229ns (39.300%)  route 0.354ns (60.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                                                               r  sw_IBUF[1]_inst/I
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.354     0.584    gcm_aes_instance/i_iv[1]
    SLICE_X1Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.864    -0.826    gcm_aes_instance/clk
    SLICE_X1Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.232ns (39.553%)  route 0.354ns (60.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                                                               r  sw_IBUF[2]_inst/I
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.354     0.586    gcm_aes_instance/i_iv[2]
    SLICE_X1Y8           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.865    -0.825    gcm_aes_instance/clk
    SLICE_X1Y8           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[2]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.226ns (36.492%)  route 0.393ns (63.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                                                                r  sw_IBUF[10]_inst/I
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.393     0.619    gcm_aes_instance/i_plain_text[2]
    SLICE_X65Y51         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.864    -0.825    gcm_aes_instance/clk
    SLICE_X65Y51         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]__0/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.227ns (36.619%)  route 0.393ns (63.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                                                               r  sw_IBUF[7]_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.393     0.620    gcm_aes_instance/i_iv[7]
    SLICE_X0Y6           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.866    -0.824    gcm_aes_instance/clk
    SLICE_X0Y6           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.221ns (35.634%)  route 0.399ns (64.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                                                               r  sw_IBUF[0]_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.399     0.620    gcm_aes_instance/i_iv[0]
    SLICE_X7Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.862    -0.828    gcm_aes_instance/clk
    SLICE_X7Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[0]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.234ns (37.318%)  route 0.393ns (62.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.393     0.627    gcm_aes_instance/i_iv[5]
    SLICE_X3Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.864    -0.826    gcm_aes_instance/clk
    SLICE_X3Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[5]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[3]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@12.189ns period=24.378ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.232ns (32.797%)  route 0.475ns (67.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                                                                r  sw_IBUF[11]_inst/I
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.475     0.707    gcm_aes_instance/i_plain_text[3]
    SLICE_X65Y56         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=475, routed)         0.863    -0.826    gcm_aes_instance/clk
    SLICE_X65Y56         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]__0/C





