--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml convol_top_rl_2022.twx convol_top_rl_2022.ncd -o
convol_top_rl_2022.twr convol_top_rl_2022.pcf -ucf convol_top_rl_2022.ucf

Design file:              convol_top_rl_2022.ncd
Physical constraint file: convol_top_rl_2022.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ck_100MHz_pad = PERIOD TIMEGRP "ck_100MHz_pad" 100 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ck_100MHz_pad = PERIOD TIMEGRP "ck_100MHz_pad" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (max period limit - period)
  Period: 200.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_306/dcm_sp_inst/CLKFX
  Logical resource: XLXI_306/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: XLXI_306/clkfx
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: XLXI_306/dcm_sp_inst/CLKIN
  Logical resource: XLXI_306/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: XLXI_306/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: XLXI_306/dcm_sp_inst/CLK2X
  Logical resource: XLXI_306/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: XLXI_306/clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cuenta_dcm_7_ = PERIOD TIMEGRP "cuenta_dcm<7>" 0.02 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cuenta_dcm_7_ = PERIOD TIMEGRP "cuenta_dcm<7>" 0.02 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 49998.270ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_14/I0
  Logical resource: XLXI_14/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: cuenta_dcm<7>
--------------------------------------------------------------------------------
Slack: 49998.361ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: ck_display_externo_pad_OBUF/CLK0
  Logical resource: XLXI_142/CK0
  Location pin: OLOGIC_X0Y24.CLK0
  Clock network: ck_20KHz
--------------------------------------------------------------------------------
Slack: 49998.597ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: ck_display_externo_pad_OBUF/CLK1
  Logical resource: XLXI_142/CK1
  Location pin: OLOGIC_X0Y24.CLK1
  Clock network: ck_20KHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cuenta_dcm_13_ = PERIOD TIMEGRP "cuenta_dcm<13>" 0.002 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 287 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.770ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_39/XLXI_10/Q0 (SLICE_X30Y50.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     499996.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_9/Q3 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q0 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.719ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.283 - 0.299)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_9/Q3 to XLXI_1/XLXI_39/XLXI_10/Q0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y51.AMUX    Tshcko                0.455   XLXI_1/tecla_DUMMY<9>
                                                       XLXI_1/XLXI_1/XLXI_9/Q3
    SLICE_X32Y50.B1      net (fanout=4)        0.658   XLXI_1/tecla_DUMMY<13>
    SLICE_X32Y50.B       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O_SW0
    SLICE_X32Y50.A3      net (fanout=1)        0.399   XLXI_1/XLXI_39/XLXI_14/N01
    SLICE_X32Y50.A       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O
    SLICE_X32Y50.C1      net (fanout=1)        0.441   XLXI_1/XLXI_39/XLXN_210
    SLICE_X32Y50.C       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X32Y50.D5      net (fanout=1)        0.204   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X32Y50.D       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X30Y50.CE      net (fanout=2)        0.411   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X30Y50.CLK     Tceck                 0.331   codigo_tecla_KHz<1>
                                                       XLXI_1/XLXI_39/XLXI_10/Q0
    -------------------------------------------------  ---------------------------
    Total                                      3.719ns (1.606ns logic, 2.113ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     499996.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_1/Q3 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q0 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.644ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_1/Q3 to XLXI_1/XLXI_39/XLXI_10/Q0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y52.AQ      Tcko                  0.447   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_1/XLXI_1/Q3
    SLICE_X32Y50.B5      net (fanout=5)        0.591   XLXI_1/tecla_DUMMY<15>
    SLICE_X32Y50.B       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O_SW0
    SLICE_X32Y50.A3      net (fanout=1)        0.399   XLXI_1/XLXI_39/XLXI_14/N01
    SLICE_X32Y50.A       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O
    SLICE_X32Y50.C1      net (fanout=1)        0.441   XLXI_1/XLXI_39/XLXN_210
    SLICE_X32Y50.C       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X32Y50.D5      net (fanout=1)        0.204   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X32Y50.D       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X30Y50.CE      net (fanout=2)        0.411   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X30Y50.CLK     Tceck                 0.331   codigo_tecla_KHz<1>
                                                       XLXI_1/XLXI_39/XLXI_10/Q0
    -------------------------------------------------  ---------------------------
    Total                                      3.644ns (1.598ns logic, 2.046ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     499996.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_12/Q3 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q0 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.553ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_12/Q3 to XLXI_1/XLXI_39/XLXI_10/Q0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y51.DQ      Tcko                  0.391   XLXI_1/tecla_DUMMY<14>
                                                       XLXI_1/XLXI_1/XLXI_12/Q3
    SLICE_X32Y50.B3      net (fanout=4)        0.556   XLXI_1/tecla_DUMMY<14>
    SLICE_X32Y50.B       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O_SW0
    SLICE_X32Y50.A3      net (fanout=1)        0.399   XLXI_1/XLXI_39/XLXI_14/N01
    SLICE_X32Y50.A       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O
    SLICE_X32Y50.C1      net (fanout=1)        0.441   XLXI_1/XLXI_39/XLXN_210
    SLICE_X32Y50.C       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X32Y50.D5      net (fanout=1)        0.204   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X32Y50.D       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X30Y50.CE      net (fanout=2)        0.411   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X30Y50.CLK     Tceck                 0.331   codigo_tecla_KHz<1>
                                                       XLXI_1/XLXI_39/XLXI_10/Q0
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (1.542ns logic, 2.011ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_39/XLXI_10/Q1 (SLICE_X30Y50.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     499996.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_9/Q3 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q1 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.683ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.283 - 0.299)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_9/Q3 to XLXI_1/XLXI_39/XLXI_10/Q1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y51.AMUX    Tshcko                0.455   XLXI_1/tecla_DUMMY<9>
                                                       XLXI_1/XLXI_1/XLXI_9/Q3
    SLICE_X32Y50.B1      net (fanout=4)        0.658   XLXI_1/tecla_DUMMY<13>
    SLICE_X32Y50.B       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O_SW0
    SLICE_X32Y50.A3      net (fanout=1)        0.399   XLXI_1/XLXI_39/XLXI_14/N01
    SLICE_X32Y50.A       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O
    SLICE_X32Y50.C1      net (fanout=1)        0.441   XLXI_1/XLXI_39/XLXN_210
    SLICE_X32Y50.C       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X32Y50.D5      net (fanout=1)        0.204   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X32Y50.D       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X30Y50.CE      net (fanout=2)        0.411   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X30Y50.CLK     Tceck                 0.295   codigo_tecla_KHz<1>
                                                       XLXI_1/XLXI_39/XLXI_10/Q1
    -------------------------------------------------  ---------------------------
    Total                                      3.683ns (1.570ns logic, 2.113ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     499996.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_1/Q3 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q1 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_1/Q3 to XLXI_1/XLXI_39/XLXI_10/Q1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y52.AQ      Tcko                  0.447   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_1/XLXI_1/Q3
    SLICE_X32Y50.B5      net (fanout=5)        0.591   XLXI_1/tecla_DUMMY<15>
    SLICE_X32Y50.B       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O_SW0
    SLICE_X32Y50.A3      net (fanout=1)        0.399   XLXI_1/XLXI_39/XLXI_14/N01
    SLICE_X32Y50.A       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O
    SLICE_X32Y50.C1      net (fanout=1)        0.441   XLXI_1/XLXI_39/XLXN_210
    SLICE_X32Y50.C       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X32Y50.D5      net (fanout=1)        0.204   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X32Y50.D       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X30Y50.CE      net (fanout=2)        0.411   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X30Y50.CLK     Tceck                 0.295   codigo_tecla_KHz<1>
                                                       XLXI_1/XLXI_39/XLXI_10/Q1
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (1.562ns logic, 2.046ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     499996.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_12/Q3 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q1 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.517ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_12/Q3 to XLXI_1/XLXI_39/XLXI_10/Q1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y51.DQ      Tcko                  0.391   XLXI_1/tecla_DUMMY<14>
                                                       XLXI_1/XLXI_1/XLXI_12/Q3
    SLICE_X32Y50.B3      net (fanout=4)        0.556   XLXI_1/tecla_DUMMY<14>
    SLICE_X32Y50.B       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O_SW0
    SLICE_X32Y50.A3      net (fanout=1)        0.399   XLXI_1/XLXI_39/XLXI_14/N01
    SLICE_X32Y50.A       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O
    SLICE_X32Y50.C1      net (fanout=1)        0.441   XLXI_1/XLXI_39/XLXN_210
    SLICE_X32Y50.C       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X32Y50.D5      net (fanout=1)        0.204   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X32Y50.D       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X30Y50.CE      net (fanout=2)        0.411   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X30Y50.CLK     Tceck                 0.295   codigo_tecla_KHz<1>
                                                       XLXI_1/XLXI_39/XLXI_10/Q1
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (1.506ns logic, 2.011ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_39/XLXI_10/Q3 (SLICE_X33Y50.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     499996.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_9/Q3 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q3 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.542ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.154 - 0.161)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_9/Q3 to XLXI_1/XLXI_39/XLXI_10/Q3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y51.AMUX    Tshcko                0.455   XLXI_1/tecla_DUMMY<9>
                                                       XLXI_1/XLXI_1/XLXI_9/Q3
    SLICE_X32Y50.B1      net (fanout=4)        0.658   XLXI_1/tecla_DUMMY<13>
    SLICE_X32Y50.B       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O_SW0
    SLICE_X32Y50.A3      net (fanout=1)        0.399   XLXI_1/XLXI_39/XLXI_14/N01
    SLICE_X32Y50.A       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O
    SLICE_X32Y50.C1      net (fanout=1)        0.441   XLXI_1/XLXI_39/XLXN_210
    SLICE_X32Y50.C       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X32Y50.D5      net (fanout=1)        0.204   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X32Y50.D       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X33Y50.CE      net (fanout=2)        0.225   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X33Y50.CLK     Tceck                 0.340   codigo_tecla_KHz<3>
                                                       XLXI_1/XLXI_39/XLXI_10/Q3
    -------------------------------------------------  ---------------------------
    Total                                      3.542ns (1.615ns logic, 1.927ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     499996.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_1/Q3 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q3 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.467ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.287 - 0.294)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_1/Q3 to XLXI_1/XLXI_39/XLXI_10/Q3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y52.AQ      Tcko                  0.447   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_1/XLXI_1/Q3
    SLICE_X32Y50.B5      net (fanout=5)        0.591   XLXI_1/tecla_DUMMY<15>
    SLICE_X32Y50.B       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O_SW0
    SLICE_X32Y50.A3      net (fanout=1)        0.399   XLXI_1/XLXI_39/XLXI_14/N01
    SLICE_X32Y50.A       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O
    SLICE_X32Y50.C1      net (fanout=1)        0.441   XLXI_1/XLXI_39/XLXN_210
    SLICE_X32Y50.C       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X32Y50.D5      net (fanout=1)        0.204   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X32Y50.D       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X33Y50.CE      net (fanout=2)        0.225   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X33Y50.CLK     Tceck                 0.340   codigo_tecla_KHz<3>
                                                       XLXI_1/XLXI_39/XLXI_10/Q3
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (1.607ns logic, 1.860ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     499996.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_12/Q3 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q3 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.376ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.287 - 0.296)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_12/Q3 to XLXI_1/XLXI_39/XLXI_10/Q3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y51.DQ      Tcko                  0.391   XLXI_1/tecla_DUMMY<14>
                                                       XLXI_1/XLXI_1/XLXI_12/Q3
    SLICE_X32Y50.B3      net (fanout=4)        0.556   XLXI_1/tecla_DUMMY<14>
    SLICE_X32Y50.B       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O_SW0
    SLICE_X32Y50.A3      net (fanout=1)        0.399   XLXI_1/XLXI_39/XLXI_14/N01
    SLICE_X32Y50.A       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_14/O
    SLICE_X32Y50.C1      net (fanout=1)        0.441   XLXI_1/XLXI_39/XLXN_210
    SLICE_X32Y50.C       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X32Y50.D5      net (fanout=1)        0.204   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X32Y50.D       Tilo                  0.205   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X33Y50.CE      net (fanout=2)        0.225   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X33Y50.CLK     Tceck                 0.340   codigo_tecla_KHz<3>
                                                       XLXI_1/XLXI_39/XLXI_10/Q3
    -------------------------------------------------  ---------------------------
    Total                                      3.376ns (1.551ns logic, 1.825ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cuenta_dcm_13_ = PERIOD TIMEGRP "cuenta_dcm<13>" 0.002 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/XLXI_1/Q3 (SLICE_X30Y52.CE), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_1/XLXI_2/XLXI_2 (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_1/Q3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         ck_300Hz rising at 500000.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/XLXI_1/XLXI_2/XLXI_2 to XLXI_1/XLXI_1/XLXI_1/Q3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y52.BQ      Tcko                  0.198   fila<4>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_2
    SLICE_X30Y52.A5      net (fanout=6)        0.092   fila<3>
    SLICE_X30Y52.A       Tilo                  0.156   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_1/XLXI_4
    SLICE_X30Y52.CE      net (fanout=2)        0.077   XLXI_1/XLXI_1/XLXN_13
    SLICE_X30Y52.CLK     Tckce       (-Th)     0.092   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_1/XLXI_1/Q3
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.262ns logic, 0.169ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_1/XLXI_2/XLXI_12 (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_1/Q3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         ck_300Hz rising at 500000.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/XLXI_1/XLXI_2/XLXI_12 to XLXI_1/XLXI_1/XLXI_1/Q3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.AQ      Tcko                  0.198   fila<1>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_12
    SLICE_X30Y52.A6      net (fanout=6)        0.136   fila<1>
    SLICE_X30Y52.A       Tilo                  0.156   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_1/XLXI_4
    SLICE_X30Y52.CE      net (fanout=2)        0.077   XLXI_1/XLXI_1/XLXN_13
    SLICE_X30Y52.CLK     Tckce       (-Th)     0.092   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_1/XLXI_1/Q3
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.262ns logic, 0.213ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.619ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_1/XLXI_2/XLXI_3 (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_1/Q3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         ck_300Hz rising at 500000.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/XLXI_1/XLXI_2/XLXI_3 to XLXI_1/XLXI_1/XLXI_1/Q3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y52.CQ      Tcko                  0.198   fila<4>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_3
    SLICE_X30Y52.A1      net (fanout=6)        0.282   fila<4>
    SLICE_X30Y52.A       Tilo                  0.156   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_1/XLXI_4
    SLICE_X30Y52.CE      net (fanout=2)        0.077   XLXI_1/XLXI_1/XLXN_13
    SLICE_X30Y52.CLK     Tckce       (-Th)     0.092   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_1/XLXI_1/Q3
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.262ns logic, 0.359ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/XLXI_2/XLXI_1 (SLICE_X31Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_1/XLXI_2/XLXI_12 (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_2/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         ck_300Hz rising at 500000.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/XLXI_1/XLXI_2/XLXI_12 to XLXI_1/XLXI_1/XLXI_2/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.AQ      Tcko                  0.198   fila<1>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_12
    SLICE_X31Y52.AX      net (fanout=6)        0.212   fila<1>
    SLICE_X31Y52.CLK     Tckdi       (-Th)    -0.059   fila<4>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.257ns logic, 0.212ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a (SLICE_X32Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_300Hz rising at 500000.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a to XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y52.BQ      Tcko                  0.200   XLXI_1/XLXI_1/cuenta<2>
                                                       XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a
    SLICE_X32Y52.B5      net (fanout=2)        0.076   XLXI_1/XLXI_1/cuenta<1>
    SLICE_X32Y52.CLK     Tah         (-Th)    -0.234   XLXI_1/XLXI_1/cuenta<2>
                                                       XLXI_1/XLXI_1/cuenta<1>_rt
                                                       XLXI_1/XLXI_1/XLXI_3/blk00000001/blk00000006
                                                       XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.434ns logic, 0.076ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cuenta_dcm_13_ = PERIOD TIMEGRP "cuenta_dcm<13>" 0.002 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 499998.270ns (period - min period limit)
  Period: 500000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_314/I0
  Logical resource: XLXI_314/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: cuenta_dcm<13>
--------------------------------------------------------------------------------
Slack: 499998.941ns (period - min period limit)
  Period: 500000.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: col<1>/CLK0
  Logical resource: XLXI_279_1/q_tmp/CLK0
  Location pin: ILOGIC_X12Y60.CLK0
  Clock network: ck_300Hz
--------------------------------------------------------------------------------
Slack: 499998.941ns (period - min period limit)
  Period: 500000.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: col<2>/CLK0
  Logical resource: XLXI_279_2/q_tmp/CLK0
  Location pin: ILOGIC_X12Y61.CLK0
  Clock network: ck_300Hz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_306_clkfx = PERIOD TIMEGRP "XLXI_306_clkfx" 
TS_ck_100MHz_pad * 0.05         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 105 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.945ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk00000025 (SLICE_X14Y33.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     197.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk00000032 (FF)
  Destination:          XLXI_309/blk00000001/blk00000025 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.786ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.427 - 0.451)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk00000032 to XLXI_309/blk00000001/blk00000025
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.447   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000032
    SLICE_X14Y30.A5      net (fanout=1)        0.390   XLXI_309/q<0>
    SLICE_X14Y30.COUT    Topcya                0.379   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000041
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X14Y31.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   XLXI_309/blk00000001/sig0000002c
    SLICE_X14Y32.COUT    Tbyp                  0.076   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000028
    SLICE_X14Y33.CLK     Tcinck                0.304   cuenta_dcm<13>
                                                       XLXI_309/blk00000001/blk00000006
                                                       XLXI_309/blk00000001/blk00000025
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (1.282ns logic, 0.504ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002e (FF)
  Destination:          XLXI_309/blk00000001/blk00000025 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.707ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.427 - 0.452)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002e to XLXI_309/blk00000001/blk00000025
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.447   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk0000002e
    SLICE_X14Y31.A5      net (fanout=1)        0.390   XLXI_309/q<4>
    SLICE_X14Y31.COUT    Topcya                0.379   cuenta_dcm<7>
                                                       XLXI_309/q<4>_rt
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   XLXI_309/blk00000001/sig0000002c
    SLICE_X14Y32.COUT    Tbyp                  0.076   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000028
    SLICE_X14Y33.CLK     Tcinck                0.304   cuenta_dcm<13>
                                                       XLXI_309/blk00000001/blk00000006
                                                       XLXI_309/blk00000001/blk00000025
    -------------------------------------------------  ---------------------------
    Total                                      1.707ns (1.206ns logic, 0.501ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002f (FF)
  Destination:          XLXI_309/blk00000001/blk00000025 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.641ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.427 - 0.451)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002f to XLXI_309/blk00000001/blk00000025
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.DQ      Tcko                  0.447   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk0000002f
    SLICE_X14Y30.D5      net (fanout=1)        0.363   XLXI_309/q<3>
    SLICE_X14Y30.COUT    Topcyd                0.261   XLXI_309/q<3>
                                                       XLXI_309/q<3>_rt
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X14Y31.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   XLXI_309/blk00000001/sig0000002c
    SLICE_X14Y32.COUT    Tbyp                  0.076   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000028
    SLICE_X14Y33.CLK     Tcinck                0.304   cuenta_dcm<13>
                                                       XLXI_309/blk00000001/blk00000006
                                                       XLXI_309/blk00000001/blk00000025
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (1.164ns logic, 0.477ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk00000027 (SLICE_X14Y32.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     197.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk00000032 (FF)
  Destination:          XLXI_309/blk00000001/blk00000027 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.717ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.428 - 0.451)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk00000032 to XLXI_309/blk00000001/blk00000027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.447   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000032
    SLICE_X14Y30.A5      net (fanout=1)        0.390   XLXI_309/q<0>
    SLICE_X14Y30.COUT    Topcya                0.379   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000041
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X14Y31.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   XLXI_309/blk00000001/sig0000002c
    SLICE_X14Y32.CLK     Tcinck                0.314   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000027
    -------------------------------------------------  ---------------------------
    Total                                      1.717ns (1.216ns logic, 0.501ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002e (FF)
  Destination:          XLXI_309/blk00000001/blk00000027 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.638ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.428 - 0.452)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002e to XLXI_309/blk00000001/blk00000027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.447   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk0000002e
    SLICE_X14Y31.A5      net (fanout=1)        0.390   XLXI_309/q<4>
    SLICE_X14Y31.COUT    Topcya                0.379   cuenta_dcm<7>
                                                       XLXI_309/q<4>_rt
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   XLXI_309/blk00000001/sig0000002c
    SLICE_X14Y32.CLK     Tcinck                0.314   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000027
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (1.140ns logic, 0.498ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002f (FF)
  Destination:          XLXI_309/blk00000001/blk00000027 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.572ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.428 - 0.451)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002f to XLXI_309/blk00000001/blk00000027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.DQ      Tcko                  0.447   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk0000002f
    SLICE_X14Y30.D5      net (fanout=1)        0.363   XLXI_309/q<3>
    SLICE_X14Y30.COUT    Topcyd                0.261   XLXI_309/q<3>
                                                       XLXI_309/q<3>_rt
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X14Y31.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   XLXI_309/blk00000001/sig0000002c
    SLICE_X14Y32.CLK     Tcinck                0.314   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000027
    -------------------------------------------------  ---------------------------
    Total                                      1.572ns (1.098ns logic, 0.474ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk00000029 (SLICE_X14Y32.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     197.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk00000032 (FF)
  Destination:          XLXI_309/blk00000001/blk00000029 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.707ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.428 - 0.451)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk00000032 to XLXI_309/blk00000001/blk00000029
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.447   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000032
    SLICE_X14Y30.A5      net (fanout=1)        0.390   XLXI_309/q<0>
    SLICE_X14Y30.COUT    Topcya                0.379   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000041
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X14Y31.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   XLXI_309/blk00000001/sig0000002c
    SLICE_X14Y32.CLK     Tcinck                0.304   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000029
    -------------------------------------------------  ---------------------------
    Total                                      1.707ns (1.206ns logic, 0.501ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002e (FF)
  Destination:          XLXI_309/blk00000001/blk00000029 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.628ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.428 - 0.452)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002e to XLXI_309/blk00000001/blk00000029
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.447   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk0000002e
    SLICE_X14Y31.A5      net (fanout=1)        0.390   XLXI_309/q<4>
    SLICE_X14Y31.COUT    Topcya                0.379   cuenta_dcm<7>
                                                       XLXI_309/q<4>_rt
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   XLXI_309/blk00000001/sig0000002c
    SLICE_X14Y32.CLK     Tcinck                0.304   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000029
    -------------------------------------------------  ---------------------------
    Total                                      1.628ns (1.130ns logic, 0.498ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002f (FF)
  Destination:          XLXI_309/blk00000001/blk00000029 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.562ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.428 - 0.451)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002f to XLXI_309/blk00000001/blk00000029
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.DQ      Tcko                  0.447   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk0000002f
    SLICE_X14Y30.D5      net (fanout=1)        0.363   XLXI_309/q<3>
    SLICE_X14Y30.COUT    Topcyd                0.261   XLXI_309/q<3>
                                                       XLXI_309/q<3>_rt
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X14Y31.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   XLXI_309/blk00000001/sig0000002c
    SLICE_X14Y32.CLK     Tcinck                0.304   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000029
    -------------------------------------------------  ---------------------------
    Total                                      1.562ns (1.088ns logic, 0.474ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_306_clkfx = PERIOD TIMEGRP "XLXI_306_clkfx" TS_ck_100MHz_pad * 0.05
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk00000031 (SLICE_X14Y30.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_309/blk00000001/blk00000031 (FF)
  Destination:          XLXI_309/blk00000001/blk00000031 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_309/blk00000001/blk00000031 to XLXI_309/blk00000001/blk00000031
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.BQ      Tcko                  0.234   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000031
    SLICE_X14Y30.B5      net (fanout=1)        0.058   XLXI_309/q<1>
    SLICE_X14Y30.CLK     Tah         (-Th)    -0.237   XLXI_309/q<3>
                                                       XLXI_309/q<1>_rt
                                                       XLXI_309/blk00000001/blk0000001b
                                                       XLXI_309/blk00000001/blk00000031
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk0000002d (SLICE_X14Y31.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_309/blk00000001/blk0000002d (FF)
  Destination:          XLXI_309/blk00000001/blk0000002d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_309/blk00000001/blk0000002d to XLXI_309/blk00000001/blk0000002d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.BQ      Tcko                  0.234   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk0000002d
    SLICE_X14Y31.B5      net (fanout=1)        0.058   XLXI_309/q<5>
    SLICE_X14Y31.CLK     Tah         (-Th)    -0.237   cuenta_dcm<7>
                                                       XLXI_309/q<5>_rt
                                                       XLXI_309/blk00000001/blk00000013
                                                       XLXI_309/blk00000001/blk0000002d
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk00000029 (SLICE_X14Y32.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_309/blk00000001/blk00000029 (FF)
  Destination:          XLXI_309/blk00000001/blk00000029 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_309/blk00000001/blk00000029 to XLXI_309/blk00000001/blk00000029
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.234   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk00000029
    SLICE_X14Y32.B5      net (fanout=1)        0.058   XLXI_309/q<9>
    SLICE_X14Y32.CLK     Tah         (-Th)    -0.237   XLXI_309/q<11>
                                                       XLXI_309/q<9>_rt
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000029
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_306_clkfx = PERIOD TIMEGRP "XLXI_306_clkfx" TS_ck_100MHz_pad * 0.05
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 198.270ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_306/clkout2_buf/I0
  Logical resource: XLXI_306/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: XLXI_306/clkfx
--------------------------------------------------------------------------------
Slack: 199.595ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: XLXI_309/q<3>/CLK
  Logical resource: XLXI_309/blk00000001/blk00000032/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: ck_5MHz
--------------------------------------------------------------------------------
Slack: 199.595ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: XLXI_309/q<3>/CLK
  Logical resource: XLXI_309/blk00000001/blk00000031/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: ck_5MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_306_clk2x = PERIOD TIMEGRP "XLXI_306_clk2x" 
TS_ck_100MHz_pad HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1483 paths analyzed, 973 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.280ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_872/XLXI_36/XLXI_6/blk00000001/blk00000004 (DSP48_X1Y10.A7), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:          XLXI_872/XLXI_36/XLXI_6/blk00000001/blk00000004 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      6.068ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.270 - 0.297)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to XLXI_872/XLXI_36/XLXI_6/blk00000001/blk00000004
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y21.DOBDO9   Trcko_DOB             1.850   XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                                       XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    DSP48_X1Y10.A7       net (fanout=11)       1.165   XLXI_872/XLXI_36/c_i<7>
    DSP48_X1Y10.CLK      Tdspdck_A_MREG        3.053   XLXI_872/XLXI_36/XLXI_6/blk00000001/blk00000004
                                                       XLXI_872/XLXI_36/XLXI_6/blk00000001/blk00000004
    -------------------------------------------------  ---------------------------
    Total                                      6.068ns (4.903ns logic, 1.165ns route)
                                                       (80.8% logic, 19.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_872/XLXI_36/XLXI_6/blk00000001/blk00000004 (DSP48_X1Y10.A10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:          XLXI_872/XLXI_36/XLXI_6/blk00000001/blk00000004 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      5.907ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.270 - 0.297)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to XLXI_872/XLXI_36/XLXI_6/blk00000001/blk00000004
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y21.DOBDO9   Trcko_DOB             1.850   XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                                       XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    DSP48_X1Y10.A10      net (fanout=11)       1.004   XLXI_872/XLXI_36/c_i<7>
    DSP48_X1Y10.CLK      Tdspdck_A_MREG        3.053   XLXI_872/XLXI_36/XLXI_6/blk00000001/blk00000004
                                                       XLXI_872/XLXI_36/XLXI_6/blk00000001/blk00000004
    -------------------------------------------------  ---------------------------
    Total                                      5.907ns (4.903ns logic, 1.004ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_872/XLXI_36/XLXI_6/blk00000001/blk00000004 (DSP48_X1Y10.A12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:          XLXI_872/XLXI_36/XLXI_6/blk00000001/blk00000004 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      5.907ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.270 - 0.297)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to XLXI_872/XLXI_36/XLXI_6/blk00000001/blk00000004
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y21.DOBDO9   Trcko_DOB             1.850   XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                                       XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    DSP48_X1Y10.A12      net (fanout=11)       1.004   XLXI_872/XLXI_36/c_i<7>
    DSP48_X1Y10.CLK      Tdspdck_A_MREG        3.053   XLXI_872/XLXI_36/XLXI_6/blk00000001/blk00000004
                                                       XLXI_872/XLXI_36/XLXI_6/blk00000001/blk00000004
    -------------------------------------------------  ---------------------------
    Total                                      5.907ns (4.903ns logic, 1.004ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_306_clk2x = PERIOD TIMEGRP "XLXI_306_clk2x" TS_ck_100MHz_pad HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_872/XLXI_1/XLXI_16/Q_7 (SLICE_X22Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_872/XLXI_1/XLXI_22/ce_reg_salida (FF)
  Destination:          XLXI_872/XLXI_1/XLXI_16/Q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         ck_100MHz rising at 10.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_872/XLXI_1/XLXI_22/ce_reg_salida to XLXI_872/XLXI_1/XLXI_16/Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y43.DQ      Tcko                  0.198   XLXI_872/XLXI_1/XLXI_22/ce_reg_salida
                                                       XLXI_872/XLXI_1/XLXI_22/ce_reg_salida
    SLICE_X22Y44.CE      net (fanout=3)        0.125   XLXI_872/XLXI_1/XLXI_22/ce_reg_salida
    SLICE_X22Y44.CLK     Tckce       (-Th)     0.108   XLXI_872/dato_ent<7>
                                                       XLXI_872/XLXI_1/XLXI_16/Q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.215ns (0.090ns logic, 0.125ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_872/XLXI_1/XLXI_16/Q_6 (SLICE_X22Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_872/XLXI_1/XLXI_22/ce_reg_salida (FF)
  Destination:          XLXI_872/XLXI_1/XLXI_16/Q_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.219ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         ck_100MHz rising at 10.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_872/XLXI_1/XLXI_22/ce_reg_salida to XLXI_872/XLXI_1/XLXI_16/Q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y43.DQ      Tcko                  0.198   XLXI_872/XLXI_1/XLXI_22/ce_reg_salida
                                                       XLXI_872/XLXI_1/XLXI_22/ce_reg_salida
    SLICE_X22Y44.CE      net (fanout=3)        0.125   XLXI_872/XLXI_1/XLXI_22/ce_reg_salida
    SLICE_X22Y44.CLK     Tckce       (-Th)     0.104   XLXI_872/dato_ent<7>
                                                       XLXI_872/XLXI_1/XLXI_16/Q_6
    -------------------------------------------------  ---------------------------
    Total                                      0.219ns (0.094ns logic, 0.125ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_872/XLXI_1/XLXI_16/Q_5 (SLICE_X22Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_872/XLXI_1/XLXI_22/ce_reg_salida (FF)
  Destination:          XLXI_872/XLXI_1/XLXI_16/Q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         ck_100MHz rising at 10.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_872/XLXI_1/XLXI_22/ce_reg_salida to XLXI_872/XLXI_1/XLXI_16/Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y43.DQ      Tcko                  0.198   XLXI_872/XLXI_1/XLXI_22/ce_reg_salida
                                                       XLXI_872/XLXI_1/XLXI_22/ce_reg_salida
    SLICE_X22Y44.CE      net (fanout=3)        0.125   XLXI_872/XLXI_1/XLXI_22/ce_reg_salida
    SLICE_X22Y44.CLK     Tckce       (-Th)     0.102   XLXI_872/dato_ent<7>
                                                       XLXI_872/XLXI_1/XLXI_16/Q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.221ns (0.096ns logic, 0.125ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_306_clk2x = PERIOD TIMEGRP "XLXI_306_clk2x" TS_ck_100MHz_pad HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y21.CLKAWRCLK
  Clock network: ck_100MHz
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y21.CLKBRDCLK
  Clock network: ck_100MHz
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_306/clkf_buf/I0
  Logical resource: XLXI_306/clkf_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: XLXI_306/clk2x
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_ck_100MHz_pad
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ck_100MHz_pad               |     10.000ns|      5.340ns|      6.280ns|            0|            0|            0|         1588|
| TS_XLXI_306_clkfx             |    200.000ns|      2.945ns|          N/A|            0|            0|          105|            0|
| TS_XLXI_306_clk2x             |     10.000ns|      6.280ns|          N/A|            0|            0|         1483|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ck_100MHz_pad
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck_100MHz_pad  |    6.280|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1875 paths, 0 nets, and 942 connections

Design statistics:
   Minimum period:   6.280ns{1}   (Maximum frequency: 159.236MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 02 15:05:03 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4577 MB



