
---------- Begin Simulation Statistics ----------
final_tick                               371668144282500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39870                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898788                       # Number of bytes of host memory used
host_op_rate                                    89208                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   250.81                       # Real time elapsed on the host
host_tick_rate                               28106073                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007049                       # Number of seconds simulated
sim_ticks                                  7049400000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            38937                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               38937                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2103                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       102196                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        209216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       131021                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           20                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6255                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       145177                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        70280                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       131021                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        60741                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          176034                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           17703                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3958                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            716451                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           609991                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6426                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1537443                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       778549                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13873224                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.612794                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.758725                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      9171219     66.11%     66.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       709222      5.11%     71.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       833188      6.01%     77.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       283954      2.05%     79.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       556762      4.01%     83.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259577      1.87%     85.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       330294      2.38%     87.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       191565      1.38%     88.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1537443     11.08%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13873224                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.409878                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.409878                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       9984323                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23423118                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           828746                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2528308                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13023                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        623829                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7693600                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1856                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2376665                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   707                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              176034                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1121969                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12763258                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2077                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10737020                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          214                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1155                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           26046                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.012486                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1200878                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        87983                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.761557                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     13978566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.695793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.107048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         10433865     74.64%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           109301      0.78%     75.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           212232      1.52%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           174741      1.25%     78.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           189572      1.36%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           150490      1.08%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           222766      1.59%     82.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            85357      0.61%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2400242     17.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     13978566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34696933                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18489890                       # number of floating regfile writes
system.switch_cpus.idleCycles                  120212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         8575                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           137777                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.649582                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10217476                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2376665                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          382593                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7708093                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          357                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2446019                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23271221                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7840811                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        18143                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23257093                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3974                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2936051                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13023                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2945796                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29424                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       561994                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       201316                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       218027                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6827                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1748                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28906590                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23039502                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606301                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17526081                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.634149                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23095801                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21964348                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2035427                       # number of integer regfile writes
system.switch_cpus.ipc                       0.709281                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.709281                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55402      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3794890     16.30%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          653      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3658      0.02%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          798      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56805      0.24%     16.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5011      0.02%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5141      0.02%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           77      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262528     22.61%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10955      0.05%     39.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855536     16.56%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       897215      3.85%     59.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131560      0.57%     60.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6948429     29.85%     90.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2246441      9.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23275239                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21770619                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42630000                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20738332                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21030333                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1025947                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044079                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           12627      1.23%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            705      0.07%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       116521     11.36%     12.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       252379     24.60%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          86606      8.44%     45.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14725      1.44%     47.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       486570     47.43%     94.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        55450      5.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2475165                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     18928683                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2301170                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3137704                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23266388                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23275239                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4833                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       896520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3695                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4428                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       597816                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13978566                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.665066                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.483324                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8517652     60.93%     60.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       713529      5.10%     66.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       742244      5.31%     71.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       641157      4.59%     75.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       896078      6.41%     82.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       709729      5.08%     87.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       785909      5.62%     93.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       472804      3.38%     96.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       499464      3.57%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13978566                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.650869                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1122163                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   272                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        23267                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       113375                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7708093                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2446019                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10724432                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14098778                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3421644                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         151577                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1110561                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2199601                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         38511                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68404298                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23344293                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21341647                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2860081                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4151252                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13023                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6572851                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           898472                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34763367                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22104148                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           69                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           13                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3792458                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35405786                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46412066                       # The number of ROB writes
system.switch_cpus.timesIdled                    1382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119268                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        53267                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240073                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          53267                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              86037                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        32200                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69996                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20983                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20983                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         86037                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       316236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       316236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 316236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8910080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8910080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8910080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            107020                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  107020    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              107020                       # Request fanout histogram
system.membus.reqLayer2.occupancy           358085580                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          572951534                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7049400000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85151                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        76014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1791                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          162126                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            59688                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35652                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2302                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82851                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       261952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10388160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10650112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          180351                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2060800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           301156                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.176878                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.381566                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 247888     82.31%     82.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  53268     17.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             301156                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          165638500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177745999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3450000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          864                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        46795                       # number of demand (read+write) hits
system.l2.demand_hits::total                    47659                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          864                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        46795                       # number of overall hits
system.l2.overall_hits::total                   47659                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1436                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        71704                       # number of demand (read+write) misses
system.l2.demand_misses::total                  73146                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1436                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        71704                       # number of overall misses
system.l2.overall_misses::total                 73146                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    115334000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7353779500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7469113500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    115334000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7353779500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7469113500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2300                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118499                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120805                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2300                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118499                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120805                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.624348                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.605102                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.605488                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.624348                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.605102                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.605488                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80316.155989                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102557.451467                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102112.398491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80316.155989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102557.451467                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102112.398491                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      4533                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               32200                       # number of writebacks
system.l2.writebacks::total                     32200                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        71699                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             73135                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        33973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        71699                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           107108                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    100974000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6636532500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6737506500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2946210380                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    100974000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6636532500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9683716880                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.624348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.605060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.605397                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.624348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.605060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.886619                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70316.155989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92561.018982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92124.242839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86722.114032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70316.155989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92561.018982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90410.771184                       # average overall mshr miss latency
system.l2.replacements                         120663                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        43814                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43814                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        43814                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43814                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1791                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1791                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1791                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1791                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        34707                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         34707                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        33973                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          33973                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2946210380                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2946210380                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86722.114032                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86722.114032                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        14669                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14669                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        20983                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20983                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2069861500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2069861500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.588550                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.588550                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98644.688557                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98644.688557                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        20983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1860031500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1860031500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.588550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.588550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88644.688557                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88644.688557                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1436                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    115334000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    115334000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2300                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.624348                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.624674                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80316.155989                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80204.450626                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1436                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1436                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    100974000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100974000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.624348                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.623805                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70316.155989                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70316.155989                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        32126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             32126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        50721                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           50725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5283918000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5283918000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82847                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82851                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.612225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.612244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 104176.140060                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104167.925086                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        50716                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        50716                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4776501000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4776501000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.612165                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.612135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94181.343166                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94181.343166                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3993.952910                       # Cycle average of tags in use
system.l2.tags.total_refs                      224585                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    120663                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.861258                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     210.920940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.115166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.149038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2225.059095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    27.001918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1530.706753                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.051494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.543227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.006592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.373708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975086                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2354                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1742                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1753                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          420                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.574707                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.425293                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1085047                       # Number of tag accesses
system.l2.tags.data_accesses                  1085047                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      2168320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        91904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4588672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6849280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        91904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         92032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2060800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2060800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        33880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        71698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        32200                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              32200                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             18158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             36315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    307589298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     13037138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    650930859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             971611768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        18158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     13037138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13055295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      292336936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            292336936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      292336936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            18158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            36315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    307589298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     13037138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    650930859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1263948705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     32200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     33870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     71650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000207076250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1906                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1906                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              203587                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30312                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      32200                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107014                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     58                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1910                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3578450523                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  534780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5583875523                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33457.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52207.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    47262                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19930                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        71925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.787612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.462662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   112.819499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        49087     68.25%     68.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10912     15.17%     83.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8779     12.21%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2065      2.87%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          758      1.05%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          167      0.23%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           69      0.10%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      0.05%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           51      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        71925                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.103358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.886547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     66.747122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1894     99.37%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      0.47%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1906                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.881952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.826913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.423175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1262     66.21%     66.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               45      2.36%     68.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              358     18.78%     87.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              133      6.98%     94.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      3.15%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               23      1.21%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.79%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.37%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1906                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6845184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2059328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6848896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2060800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       971.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       292.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    971.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    292.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7048798000                       # Total gap between requests
system.mem_ctrls.avgGap                      50632.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      2167680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        91904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4585600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2059328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 307498510.511532902718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 13037137.912446448579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 650495077.595256328583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 292128124.379379808903                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        33880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        71698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        32200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1874493406                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     41891500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3667490617                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 167162562750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55327.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29172.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51151.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5191383.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            271891200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            144483240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           404238240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           90859320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     556249200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3156500400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         48838080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4673059680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        662.901762                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    100538254                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    235300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6713550746                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            241767540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            128472135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           359427600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           77104620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     556249200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3134829570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         66393120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4564243785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.465569                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    148676504                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    235300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6665412496                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7049389000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1119397                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1119405                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1119397                       # number of overall hits
system.cpu.icache.overall_hits::total         1119405                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2571                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2573                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2571                       # number of overall misses
system.cpu.icache.overall_misses::total          2573                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    143414499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    143414499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    143414499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    143414499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1121968                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1121978                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1121968                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1121978                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002292                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002293                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002292                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002293                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55781.602100                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55738.242907                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55781.602100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55738.242907                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          366                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1791                       # number of writebacks
system.cpu.icache.writebacks::total              1791                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          271                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          271                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          271                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          271                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2300                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2300                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2300                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2300                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    127902999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    127902999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    127902999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    127902999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002050                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002050                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002050                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002050                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55609.999565                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55609.999565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55609.999565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55609.999565                       # average overall mshr miss latency
system.cpu.icache.replacements                   1791                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1119397                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1119405                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2571                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2573                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    143414499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    143414499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1121968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1121978                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002293                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55781.602100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55738.242907                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          271                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          271                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    127902999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    127902999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55609.999565                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55609.999565                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.006900                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              720783                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1791                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.447236                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006876                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2246258                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2246258                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9164707                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9164711                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9182332                       # number of overall hits
system.cpu.dcache.overall_hits::total         9182336                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       172639                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         172643                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       176744                       # number of overall misses
system.cpu.dcache.overall_misses::total        176748                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11253536085                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11253536085                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11253536085                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11253536085                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9337346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9337354                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9359076                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9359084                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018489                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018489                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018885                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018885                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65185.364170                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65183.853878                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63671.389609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63669.948656                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1384018                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30855                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.855550                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        43814                       # number of writebacks
system.cpu.dcache.writebacks::total             43814                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        55739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        55739                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55739                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116900                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116900                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118499                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118499                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7887898085                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7887898085                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   8033088585                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8033088585                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012520                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012520                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012661                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012661                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67475.603807                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67475.603807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67790.349159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67790.349159                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117477                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6972412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6972416                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       136968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        136972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8938221000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8938221000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7109380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7109388                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65257.731733                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65255.826008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        55720                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55720                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5608535500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5608535500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69029.828427                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69029.828427                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192295                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192295                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2315315085                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2315315085                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 64907.490258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64907.490258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35652                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35652                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2279362585                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2279362585                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 63933.652670                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63933.652670                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        17625                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         17625                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         4105                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4105                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21730                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21730                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.188909                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.188909                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1599                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1599                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    145190500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    145190500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073585                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073585                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90800.813008                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90800.813008                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371668144282500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.019245                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8890359                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117477                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.677443                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000003                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.019242                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          546                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18836669                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18836669                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371688142471000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54824                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898924                       # Number of bytes of host memory used
host_op_rate                                   123088                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   729.61                       # Real time elapsed on the host
host_tick_rate                               27409343                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019998                       # Number of seconds simulated
sim_ticks                                 19998188500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued           104673                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   10                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              104708                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  5284                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       291787                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        583571                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104969                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1914                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120242                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84652                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104969                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20317                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136630                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15365                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            3                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591023                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989252                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1914                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4657467                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400925                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39792165                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.694604                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.810808                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     25771735     64.77%     64.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2026581      5.09%     69.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2478164      6.23%     76.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       788582      1.98%     78.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1698548      4.27%     82.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       783391      1.97%     84.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1001452      2.52%     86.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       586245      1.47%     88.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4657467     11.70%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39792165                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.333213                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.333213                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      28455609                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69308671                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2197207                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7446902                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17738                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1857911                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356381                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4385                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7101343                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136630                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250815                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36664967                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           148                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31410440                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35476                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003416                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3292662                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       100017                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.785332                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     39975367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.748462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.143766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         29546331     73.91%     73.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           311609      0.78%     74.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           646230      1.62%     76.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           506887      1.27%     77.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           532772      1.33%     78.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           430340      1.08%     79.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           652096      1.63%     81.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           217518      0.54%     82.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7131584     17.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     39975367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107966678                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57515948                       # number of floating regfile writes
system.switch_cpus.idleCycles                   21010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1916                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111124                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.733768                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30891998                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7101343                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1065967                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366277                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           12                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254705                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69118431                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23790655                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12285                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69344432                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          11646                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       8271997                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17738                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       8300222                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        80975                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1743861                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          715                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412877                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       499980                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          715                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            5                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86606187                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68758216                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606149                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52496292                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.719111                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68886106                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63807072                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035814                       # number of integer regfile writes
system.switch_cpus.ipc                       0.750068                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.750068                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712145     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7705      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143252      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430953     23.69%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007078     17.31%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2277420      3.28%     58.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283447      0.41%     59.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21517483     31.02%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6818041      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69356717                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67503552                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132186697                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64329127                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005566                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3122454                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045020                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1322      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       363952     11.66%     11.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       792381     25.38%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         264173      8.46%     45.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34946      1.12%     46.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1501496     48.09%     94.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       164184      5.26%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4852724                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     49626214                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429089                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5800052                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106911                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69356717                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1686472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1656                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       804075                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     39975367                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.734986                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.518803                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     23820009     59.59%     59.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2067499      5.17%     64.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2143953      5.36%     70.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1885700      4.72%     74.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2673278      6.69%     81.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2114158      5.29%     86.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2334418      5.84%     92.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1417014      3.54%     96.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1519338      3.80%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     39975367                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.734075                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250815                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        71036                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       289693                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366277                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254705                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31815120                       # number of misc regfile reads
system.switch_cpus.numCycles                 39996377                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         9592559                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         431397                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3044137                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6597725                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        102916                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203777155                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69179320                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62705305                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8433074                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       11617892                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17738                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      18887859                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1532484                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108117254                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63483285                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11414529                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            103767908                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137849001                       # The number of ROB writes
system.switch_cpus.timesIdled                     260                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       148329                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666668                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         148329                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  19998188500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             235017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88207                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203580                       # Transaction distribution
system.membus.trans_dist::ReadExReq             56767                       # Transaction distribution
system.membus.trans_dist::ReadExResp            56767                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        235017                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       875355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       875355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 875355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24319424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24319424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24319424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            291784                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  291784    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              291784                       # Request fanout histogram
system.membus.reqLayer2.occupancy           992593761                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1566145546                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  19998188500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19998188500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  19998188500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  19998188500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241013                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       210191                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          339                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          460131                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           156814                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92322                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92322                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           339                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240672                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1000003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29118720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29162112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          494140                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5645248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           827473                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.179255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.383566                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 679144     82.07%     82.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 148329     17.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             827473                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          455657000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499494000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            508500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  19998188500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           98                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       130708                       # number of demand (read+write) hits
system.l2.demand_hits::total                   130806                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           98                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       130708                       # number of overall hits
system.l2.overall_hits::total                  130806                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          241                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       202286                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202527                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          241                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       202286                       # number of overall misses
system.l2.overall_misses::total                202527                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     21650500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20800308000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20821958500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     21650500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20800308000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20821958500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332994                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333333                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332994                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333333                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.710914                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.607476                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.607582                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.710914                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.607476                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.607582                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89836.099585                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102826.236121                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102810.778316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89836.099585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102826.236121                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102810.778316                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     17919                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               88207                       # number of writebacks
system.l2.writebacks::total                     88207                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       202276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202517                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        89605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       202276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           292122                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     19240500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18776695000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18795935500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   7806939078                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     19240500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18776695000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26602874578                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.710914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.607446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.607552                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.710914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.607446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.876367                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79836.099585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92827.102573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92811.642973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87126.154545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79836.099585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92827.102573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91067.686028                       # average overall mshr miss latency
system.l2.replacements                         337326                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       121984                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           121984                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       121984                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       121984                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          339                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              339                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          339                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          339                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       102450                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        102450                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        89605                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          89605                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   7806939078                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   7806939078                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87126.154545                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87126.154545                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        35555                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 35555                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        56767                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               56767                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   5625502500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5625502500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.614881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.614881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99098.111579                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99098.111579                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        56767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          56767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5057832500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5057832500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.614881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.614881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89098.111579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89098.111579                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          241                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              241                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     21650500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21650500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.710914                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.710914                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89836.099585                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89836.099585                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          241                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          241                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     19240500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19240500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.710914                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.710914                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79836.099585                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79836.099585                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        95153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             95153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       145519                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          145519                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  15174805500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15174805500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.604636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.604636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 104280.578481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104280.578481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       145509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       145509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13718862500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13718862500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.604595                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.604595                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94281.882908                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94281.882908                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  19998188500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  19998188500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      668129                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    341422                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.956901                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     206.398445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2244.689205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.768870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1644.143480                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.050390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.548020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.401402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2470                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1626                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          638                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1427                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          645                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          662                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.603027                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.396973                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3003998                       # Number of tag accesses
system.l2.tags.data_accesses                  3003998                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19998188500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher      5712960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        15424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     12945792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18674176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        15424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         15424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5645248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5645248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher        89265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       202278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              291784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        88207                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88207                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher    285673875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       771270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    647348234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             933793378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       771270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           771270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      282287968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            282287968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      282287968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    285673875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       771270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    647348234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1216081347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     88207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     89166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       241.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    202116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000114168750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5219                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5219                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              554766                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              83178                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      291784                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88207                       # Number of write requests accepted
system.mem_ctrls.readBursts                    291784                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88207                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    261                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5399                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9922022015                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1457615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15388078265                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34035.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52785.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   119312                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   53408                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                291784                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88207                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  115537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   40118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   17581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       207009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    117.399031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.647793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   101.663553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       144318     69.72%     69.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31618     15.27%     84.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24380     11.78%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4633      2.24%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1576      0.76%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          335      0.16%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          120      0.06%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       207009                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.858785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.214076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.253842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              5      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            50      0.96%      1.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           223      4.27%      5.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           597     11.44%     16.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           918     17.59%     34.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1029     19.72%     54.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           855     16.38%     70.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           623     11.94%     82.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           417      7.99%     90.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           250      4.79%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           128      2.45%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           74      1.42%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           33      0.63%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            9      0.17%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5219                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.900556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.850166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.351531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3329     63.79%     63.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              131      2.51%     66.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1114     21.35%     87.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              398      7.63%     95.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              147      2.82%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               67      1.28%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               19      0.36%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.15%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5219                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18657472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5645056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18674176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5645248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       932.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       282.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    933.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    282.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19998334500                       # Total gap between requests
system.mem_ctrls.avgGap                      52628.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      5706624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        15424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     12935424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5645056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 285357046.214460849762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 771269.857767367270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 646829786.607922077179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 282278367.363123893738                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        89265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          241                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       202278                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        88207                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   4981906210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9296750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  10396875305                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 484032294419                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55810.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38575.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51398.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5487458.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    45.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            770684460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            409628505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1068815160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          237447360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1578395520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8937141150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        153290880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        13155403035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        657.829735                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    323989776                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    667680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19006518724                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            707345520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            375970650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1012659060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          222977520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1578395520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8947658220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        144434400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12989440890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        649.530876                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    301498291                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    667680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  19029010209                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    27047577500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371688142471000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4369870                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4369878                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4369870                       # number of overall hits
system.cpu.icache.overall_hits::total         4369878                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2913                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2915                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2913                       # number of overall misses
system.cpu.icache.overall_misses::total          2915                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    167164499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    167164499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    167164499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    167164499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4372783                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4372793                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4372783                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4372793                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000666                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000667                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000666                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000667                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 57385.684518                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57346.311835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 57385.684518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57346.311835                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          366                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2130                       # number of writebacks
system.cpu.icache.writebacks::total              2130                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          274                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          274                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          274                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          274                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2639                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2639                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2639                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2639                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    151127499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151127499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    151127499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151127499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000604                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000604                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000604                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000604                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 57266.956802                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57266.956802                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 57266.956802                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57266.956802                       # average overall mshr miss latency
system.cpu.icache.replacements                   2130                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4369870                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4369878                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2913                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2915                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    167164499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    167164499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4372783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4372793                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000666                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 57385.684518                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57346.311835                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          274                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          274                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2639                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2639                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    151127499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151127499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000604                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000604                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 57266.956802                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57266.956802                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371688142471000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.034393                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4372519                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2641                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1655.630064                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.034369                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8748227                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8748227                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371688142471000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371688142471000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371688142471000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371688142471000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371688142471000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371688142471000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371688142471000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     36995609                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36995613                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37054767                       # number of overall hits
system.cpu.dcache.overall_hits::total        37054771                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       656489                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         656493                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       670897                       # number of overall misses
system.cpu.dcache.overall_misses::total        670901                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  42922779134                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42922779134                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  42922779134                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42922779134                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37652098                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37652106                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37725664                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37725672                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017436                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017436                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017784                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017784                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65382.328012                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65381.929638                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63978.195064                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63977.813618                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5377810                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           89                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            115495                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.563141                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    44.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       165798                       # number of writebacks
system.cpu.dcache.writebacks::total            165798                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       210440                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       210440                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       210440                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       210440                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451493                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451493                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  30227277634                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30227277634                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  30731175134                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30731175134                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011847                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011847                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011968                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011968                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67766.719876                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67766.719876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68065.673519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68065.673519                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450473                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28140951                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28140955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       528430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        528434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  34372321500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  34372321500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28669381                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28669389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65046.120584                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65045.628215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       210355                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       210355                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318075                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318075                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21805855000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21805855000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68555.702271                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68555.702271                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128059                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128059                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8550457634                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8550457634                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 66769.673619                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66769.673619                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127974                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127974                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8421422634                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8421422634                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 65805.731117                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65805.731117                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        59158                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         59158                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        14408                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14408                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73566                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73566                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.195851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.195851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5444                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5444                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    503897500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    503897500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074002                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074002                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92560.157972                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92560.157972                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371688142471000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.074339                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37506268                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451497                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.070913                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000003                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.074336                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000073                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000073                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          849                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75902841                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75902841                       # Number of data accesses

---------- End Simulation Statistics   ----------
