xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_2,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
Conv_1_BRAM.v,verilog,xil_defaultlib,../../../../../MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/sim/Conv_1_BRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
