0.7
2020.2
Oct 19 2021
03:16:22
H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.sim/sim_1/impl/func/xsim/tb_riscv_wrapper_func_impl.v,1694450469,verilog,,H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sim_1/new/tb_riscv_wrapper.v,,RISCV_demonstrator;RISCV_demonstrator_axi_gpio_0_1;RISCV_demonstrator_axi_gpio_0_1_GPIO_Core;RISCV_demonstrator_axi_gpio_0_1_address_decoder;RISCV_demonstrator_axi_gpio_0_1_axi_gpio;RISCV_demonstrator_axi_gpio_0_1_axi_lite_ipif;RISCV_demonstrator_axi_gpio_0_1_cdc_sync;RISCV_demonstrator_axi_gpio_0_1_pselect_f;RISCV_demonstrator_axi_gpio_0_1_pselect_f__parameterized1;RISCV_demonstrator_axi_gpio_0_1_slave_attachment;RISCV_demonstrator_clk_wiz_0;RISCV_demonstrator_clk_wiz_0_clk_wiz;RISCV_demonstrator_decoder_0_0;RISCV_demonstrator_riscv_wrapper_0_1;RISCV_demonstrator_riscv_wrapper_0_1_RandomGenerator;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_alu;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_alu_4;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_csr;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_csr_regfile;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_decode;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_divider;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_exec;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_exec_2;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_fetch;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_frontend;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_issue;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_lsu;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_lsu_fifo;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_multiplier;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_npc;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_npc_lfsr;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_pipe_ctrl;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_pipe_ctrl_3;RISCV_demonstrator_riscv_wrapper_0_1_biriscv_regfile;RISCV_demonstrator_riscv_wrapper_0_1_dport_axi;RISCV_demonstrator_riscv_wrapper_0_1_dport_axi_fifo;RISCV_demonstrator_riscv_wrapper_0_1_dport_axi_fifo__parameterized0;RISCV_demonstrator_riscv_wrapper_0_1_dport_mux;RISCV_demonstrator_riscv_wrapper_0_1_fetch_fifo;RISCV_demonstrator_riscv_wrapper_0_1_riscv_core;RISCV_demonstrator_riscv_wrapper_0_1_riscv_tcm_top;RISCV_demonstrator_riscv_wrapper_0_1_riscv_wrapper;RISCV_demonstrator_riscv_wrapper_0_1_tcm_mem;RISCV_demonstrator_riscv_wrapper_0_1_tcm_mem_pmem;RISCV_demonstrator_riscv_wrapper_0_1_tcm_mem_pmem_fifo2;RISCV_demonstrator_riscv_wrapper_0_1_tcm_mem_ram;RISCV_demonstrator_riscv_wrapper_0_1_tcm_mem_ram_0;RISCV_demonstrator_riscv_wrapper_0_1_tcm_mem_ram_1;RISCV_demonstrator_rst_clk_wiz_100M_1;RISCV_demonstrator_rst_clk_wiz_100M_1_cdc_sync;RISCV_demonstrator_rst_clk_wiz_100M_1_cdc_sync_0;RISCV_demonstrator_rst_clk_wiz_100M_1_lpf;RISCV_demonstrator_rst_clk_wiz_100M_1_proc_sys_reset;RISCV_demonstrator_rst_clk_wiz_100M_1_sequence_psr;RISCV_demonstrator_rst_clk_wiz_100M_1_upcnt_n;RISCV_demonstrator_wrapper;glbl,,,../../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6;../../../../../RISCV_project.srcs/sim_1/tb/tb_tcm;../../../../../RISCV_project.srcs/sim_1/tb/tb_top,,,,,
H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sim_1/new/tb_riscv_wrapper.v,1694419158,verilog,,,,tb_riscv_wrapper,,,../../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6;../../../../../RISCV_project.srcs/sim_1/tb/tb_tcm;../../../../../RISCV_project.srcs/sim_1/tb/tb_top,,,,,
