Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version V-2023.12-1_Full64; Runtime version V-2023.12-1_Full64;  Jun 11 23:38 2024
*Verdi* Loading libsscore_vcs202312.so
FSDB Dumper for VCS, Release Verdi_V-2023.12-1, Linux x86_64/64bit, 01/10/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* : Create FSDB file './core.fsdb'
*Verdi* : Begin traversing the scope (CORE_TB.DUT), layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
Inference image #1 
Current correction count = 1
Inference image #2 
Current correction count = 2
Inference image #3 
Current correction count = 3
Inference image #4 
Current correction count = 4
Inference image #5 
Current correction count = 5
Inference image #6 
Current correction count = 6
Inference image #7 
Current correction count = 7
Inference image #8 
Current correction count = 8
Inference image #9 
Current correction count = 9
Inference image #10 
Current correction count = 10
Inference image #11 
Current correction count = 11
Inference image #12 
Current correction count = 12
Inference image #13 
Current correction count = 13
Inference image #14 
Current correction count = 14
Inference image #15 
Current correction count = 15
Inference image #16 
Current correction count = 16
Inference image #17 
