Coverage Report Summary Data by instance

=================================================================================
=== Instance: /tb_top/top_reset_if
=== Design Unit: work.reset_agent_if
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         3         1    75.00%

=================================================================================
=== Instance: /tb_top/top_oled_spi_if
=== Design Unit: work.oled_spi_agent_if
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         14        10         4    71.42%

=================================================================================
=== Instance: /tb_top/psif_axi4lite_master_if
=== Design Unit: work.kb_axi4lite_agent_if
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        312       201       111    64.42%

=================================================================================
=== Instance: /tb_top/kb_axi4stream_if
=== Design Unit: work.kb_axi4stream_agent_if
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        158         0       158     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/cru_0
=== Design Unit: mla_lib.cru(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Conditions                       2         1         1    50.00%
    Statements                      11        11         0   100.00%
    Toggles                         28        16        12    57.14%

=================================================================================
=== Instance: /tb_top/mla_top/G_PS/mla_ps
=== Design Unit: mla_lib.processor_system(structure)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%
    Toggles                         90        74        16    82.22%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/psif_axi4pifb_0
=== Design Unit: mla_lib.psif_axi4pifb(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        86        56        30    65.11%
    Conditions                      10         4         6    40.00%
    Expressions                     15         7         8    46.66%
    FSM States                       9         9         0   100.00%
    FSM Transitions                 18        10         8    55.55%
    Statements                     199       160        39    80.40%
    Toggles                       2013       890      1123    44.21%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/odi_reg_0
=== Design Unit: mla_lib.odi_reg(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        74        57        17    77.02%
    Conditions                       6         6         0   100.00%
    Expressions                      2         2         0   100.00%
    Statements                      71        71         0   100.00%
    Toggles                        944       847        97    89.72%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize/spi_comp/initilize_spi_comp_probe_en
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         2         2    50.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize/spi_comp/initilize_spi_comp_probe_sdata
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                         32        14        18    43.75%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize/spi_comp
=== Design Unit: mla_lib.spi_ctrl(behavioral)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        24         1    96.00%
    Conditions                       4         4         0   100.00%
    FSM States                       3         3         0   100.00%
    FSM Transitions                  4         3         1    75.00%
    Statements                      19        18         1    94.73%
    Toggles                         71        68         3    95.77%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize/delay_comp
=== Design Unit: mla_lib.delay(behavioral)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20        19         1    95.00%
    Conditions                       2         2         0   100.00%
    FSM States                       3         3         0   100.00%
    FSM Transitions                  4         3         1    75.00%
    Statements                      11        10         1    90.90%
    Toggles                         93        45        48    48.38%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize/initialize_probe_init_done
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize
=== Design Unit: mla_lib.oled_init(behavioral)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        41        29        12    70.73%
    FSM States                      27        18         9    66.66%
    FSM Transitions                 67        25        42    37.31%
    Statements                      78        50        28    64.10%
    Toggles                        132        68        64    51.51%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/spi_comp/example_spi_comp_probe_en
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/spi_comp/example_spi_comp_probe_sdata
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                         32         0        32     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/spi_comp
=== Design Unit: mla_lib.spi_ctrl(behavioral)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        10        15    40.00%
    Conditions                       4         0         4     0.00%
    FSM States                       3         1         2    33.33%
    FSM Transitions                  4         0         4     0.00%
    Statements                      19         9        10    47.36%
    Toggles                         71         3        68     4.22%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/delay_comp
=== Design Unit: mla_lib.delay(behavioral)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20         8        12    40.00%
    Conditions                       2         0         2     0.00%
    FSM States                       3         1         2    33.33%
    FSM Transitions                  4         0         4     0.00%
    Statements                      11         4         7    36.36%
    Toggles                         93         3        90     3.22%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/char_lib_comp
=== Design Unit: mla_lib.ascii_rom(behavioral)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         1         1         0   100.00%
    Statements                       1         1         0   100.00%
    Toggles                         40         2        38     5.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/example_probe_alphabet_done_str
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example
=== Design Unit: mla_lib.oled_ex(behavioral)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        46         4        42     8.69%
    FSM States                      30         0        30     0.00%
    FSM Transitions                 50         0        50     0.00%
    Statements                     125        21       104    16.80%
    Toggles                        594        47       547     7.91%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0
=== Design Unit: mla_lib.oled_ctrl(behavioral)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        22        15         7    68.18%
    FSM States                       4         2         2    50.00%
    FSM Transitions                  6         1         5    16.66%
    Statements                      11         7         4    63.63%
    Toggles                        298        61       237    20.46%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0
=== Design Unit: mla_lib.odi(str)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                       4         4         0   100.00%
    Toggles                        994       489       505    49.19%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/dti_0/dti_reg_0
=== Design Unit: mla_lib.dti_reg(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        44        41         3    93.18%
    Conditions                       6         6         0   100.00%
    Expressions                      2         2         0   100.00%
    Statements                      55        55         0   100.00%
    Toggles                        516       153       363    29.65%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/dti_0/spictrl_dti
=== Design Unit: mla_lib.spictrl(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        24         4        20    16.66%
    Conditions                       6         0         6     0.00%
    FSM States                       9         1         8    11.11%
    FSM Transitions                 16         0        16     0.00%
    Statements                      40        18        22    45.00%
    Toggles                        195         8       187     4.10%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/dti_0/dti_spi_0
=== Design Unit: mla_lib.dti_spi(dmy)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%
    Toggles                         66         7        59    10.60%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/dti_0
=== Design Unit: mla_lib.dti(str)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Expressions                      4         0         4     0.00%
    Statements                       7         7         0   100.00%
    Toggles                        576       122       454    21.18%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/zu_reg_0
=== Design Unit: mla_lib.zu_reg(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        40        35         5    87.50%
    Conditions                       6         6         0   100.00%
    Expressions                      2         2         0   100.00%
    Statements                      57        53         4    92.98%
    Toggles                        448       143       305    31.91%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/zu_fsm_0
=== Design Unit: mla_lib.zu_fsm(dmy)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%
    Toggles                         40         5        35    12.50%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/aes128_inv_cipher_0/aes_inv_cipher_probe_ap_clk
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         2         2    50.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/aes128_inv_cipher_0/aes_inv_cipher_probe_bypass
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         2         2    50.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/aes128_inv_cipher_0/aes_inv_cipher_probe_ap_start
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/aes128_inv_cipher_0/aes_inv_cipher_probe_ap_done
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/aes128_inv_cipher_0/aes_inv_cipher_probe_out_r_tdata
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                         32         0        32     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/aes128_inv_cipher_0/aes_inv_cipher_probe_out_r_tvalid
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/aes128_inv_cipher_0/aes_inv_cipher_probe_out_r_tready
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/aes128_inv_cipher_0
=== Design Unit: mla_lib.aes_inv_cipher(dmy)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         9         0   100.00%
    Toggles                         94         4        90     4.25%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0
=== Design Unit: mla_lib.zu(str)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%
    Toggles                        480       112       368    23.33%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/scu_0/scu_reg_0
=== Design Unit: mla_lib.scu_reg(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       110        88        22    80.00%
    Conditions                       6         6         0   100.00%
    Expressions                      2         2         0   100.00%
    Statements                     102       102         0   100.00%
    Toggles                       1028       889       139    86.47%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/scu_0/scu_fsm_0
=== Design Unit: mla_lib.scu_fsm(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        89        12        77    13.48%
    Conditions                       5         2         3    40.00%
    Expressions                      2         2         0   100.00%
    FSM States                       6         2         4    33.33%
    FSM Transitions                 10         1         9    10.00%
    Statements                     117        49        68    41.88%
    Toggles                        580       240       340    41.37%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/scu_0
=== Design Unit: mla_lib.scu(str)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        22        10        12    45.45%
    FSM States                       4         1         3    25.00%
    FSM Transitions                  6         0         6     0.00%
    Statements                      26        14        12    53.84%
    Toggles                        794       398       396    50.12%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/aui_0/aui_reg_0
=== Design Unit: mla_lib.aui_reg(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        62        56         6    90.32%
    Conditions                       6         6         0   100.00%
    Expressions                      2         2         0   100.00%
    Statements                      70        70         0   100.00%
    Toggles                        584       219       365    37.50%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/aui_0/aurora_8b10b_0_inst
=== Design Unit: mla_lib.aurora_8b10b_0(dmy)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      27        27         0   100.00%
    Toggles                        306         0       306     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/aui_0/aui_auroratxctrl_0
=== Design Unit: mla_lib.aui_auroratxctrl(dmy)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%
    Toggles                        172         4       168     2.32%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/aui_0/aui_aurorarxctrl_0
=== Design Unit: mla_lib.aui_aurorarxctrl(dmy)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%
    Toggles                        234         4       230     1.70%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/aui_0
=== Design Unit: mla_lib.aui(str)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12         9         3    75.00%
    Conditions                       8         5         3    62.50%
    Expressions                      6         0         6     0.00%
    Statements                      40        32         8    80.00%
    Toggles                        902       152       750    16.85%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl
=== Design Unit: mla_lib.core(str)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1600       486      1114    30.37%

=================================================================================
=== Instance: /tb_top/mla_top
=== Design Unit: mla_lib.top(str)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       9         9         0   100.00%
    Toggles                        778       222       556    28.53%

=================================================================================
=== Instance: /tb_top
=== Design Unit: work.tb_top
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                     124        73        51    58.87%
    Toggles                        400        20       380     5.00%

=================================================================================
=== Instance: /top_psif_vreguvm_pkg_uvm_rw
=== Design Unit: work.top_psif_vreguvm_pkg_uvm_rw
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       524       109       415    20.80%
    Conditions                      83         0        83     0.00%
    Covergroups                      5        na        na   100.00%
        Coverpoints/Crosses         15        na        na        na
            Covergroup Bins         88        88         0   100.00%
    Statements                     758       358       400    47.22%

=================================================================================
=== Instance: /top_psif_vreguvm_pkg_uvm
=== Design Unit: work.top_psif_vreguvm_pkg_uvm
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       718       150       568    20.89%
    Conditions                     113         0       113     0.00%
    Covergroups                      5        na        na    99.04%
        Coverpoints/Crosses         15        na        na        na
            Covergroup Bins        111       110         1    99.09%
    Statements                    1045       492       553    47.08%

=================================================================================
=== Instance: /kb_axi4lite_agent_pkg
=== Design Unit: work.kb_axi4lite_agent_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       269        71       198    26.39%
    Conditions                      45         6        39    13.33%
    Covergroups                      1        na        na    25.00%
        Coverpoints/Crosses          4        na        na        na
            Covergroup Bins         14         2        12    14.28%
    Statements                     334       169       165    50.59%

=================================================================================
=== Instance: /reset_agent_pkg
=== Design Unit: work.reset_agent_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        49         6        43    12.24%
    Conditions                       8         0         8     0.00%
    Statements                      61        23        38    37.70%

=================================================================================
=== Instance: /tb_env_base_pkg
=== Design Unit: work.tb_env_base_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      25        11        14    44.00%

=================================================================================
=== Instance: /kb_axi4stream_agent_pkg
=== Design Unit: work.kb_axi4stream_agent_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       244         3       241     1.22%
    Conditions                      44         0        44     0.00%
    Statements                     238        33       205    13.86%

=================================================================================
=== Instance: /oled_spi_agent_pkg
=== Design Unit: work.oled_spi_agent_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        53        10        43    18.86%
    Conditions                       8         0         8     0.00%
    Statements                      80        28        52    35.00%

=================================================================================
=== Instance: /probe_pkg
=== Design Unit: work.probe_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         0         2     0.00%

=================================================================================
=== Instance: /tb_env_pkg
=== Design Unit: work.tb_env_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       102         0       102     0.00%
    Conditions                      15         0        15     0.00%
    Statements                     208        15       193     7.21%

=================================================================================
=== Instance: /base_seq_pkg
=== Design Unit: work.base_seq_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       147         3       144     2.04%
    Conditions                      52         0        52     0.00%
    Statements                     200        16       184     8.00%

=================================================================================
=== Instance: /base_test_pkg
=== Design Unit: work.base_test_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28         7        21    25.00%
    Conditions                       2         0         2     0.00%
    Statements                      70        55        15    78.57%

=================================================================================
=== Instance: /psif_zu_csim_pkg
=== Design Unit: work.psif_zu_csim_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26         0        26     0.00%
    Conditions                       4         0         4     0.00%
    Statements                     125         0       125     0.00%

=================================================================================
=== Instance: /psif_zu_pkg
=== Design Unit: work.psif_zu_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26         0        26     0.00%
    Conditions                       4         0         4     0.00%
    Statements                     116         0       116     0.00%

=================================================================================
=== Instance: /psif_dti_spi_loop_pkg
=== Design Unit: work.psif_dti_spi_loop_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26         0        26     0.00%
    Conditions                       4         0         4     0.00%
    Statements                     100         0       100     0.00%

=================================================================================
=== Instance: /psif_odi_spi_pkg
=== Design Unit: work.psif_odi_spi_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26         0        26     0.00%
    Conditions                       4         0         4     0.00%
    Statements                      89         0        89     0.00%

=================================================================================
=== Instance: /psif_ram_pkg
=== Design Unit: work.psif_ram_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         0        15     0.00%

=================================================================================
=== Instance: /psif_reg_pkg
=== Design Unit: work.psif_reg_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14         2        12    14.28%
    Conditions                       2         0         2     0.00%
    Statements                      45        34        11    75.55%


TOTAL COVERGROUP COVERAGE: 92.74%  COVERGROUP TYPES: 11

Total Coverage By Instance (filtered view): 40.98%

