
                               Synplify Pro (R) 

               Version R-2020.09M-SP1-1 for win64 - Feb 17, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro
Hostname:    DS-PC02
Date:        Wed Nov 24 10:10:34 2021
Version:     R-2020.09M-SP1-1

Arguments:   -product synplify_pro aufgabe1_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "aufgabe1_syn.tcl"
log file: "C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srr"
Running: synthesis in foreground

Running aufgabe1_syn|synthesis

Running Flow: compile (Compile) on aufgabe1_syn|synthesis
# Wed Nov 24 10:10:37 2021

Running Flow: compile_flow (Compile Process) on aufgabe1_syn|synthesis
# Wed Nov 24 10:10:37 2021

Running: compiler (Compile Input) on aufgabe1_syn|synthesis
# Wed Nov 24 10:10:37 2021
Copied C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\synwork\aufgabe1_comp.srs to C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srs

compiler completed
# Wed Nov 24 10:10:39 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on aufgabe1_syn|synthesis
# Wed Nov 24 10:10:39 2021

multi_srs_gen completed
# Wed Nov 24 10:10:39 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\synwork\aufgabe1_mult.srs to C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srs
Complete: Compile Process on aufgabe1_syn|synthesis

Running: premap (Premap) on aufgabe1_syn|synthesis
# Wed Nov 24 10:10:39 2021

premap completed with warnings
# Wed Nov 24 10:10:41 2021

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on aufgabe1_syn|synthesis

Running Flow: map (Map) on aufgabe1_syn|synthesis
# Wed Nov 24 10:10:41 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on aufgabe1_syn|synthesis
# Wed Nov 24 10:10:41 2021
Copied C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\synwork\aufgabe1_m.srm to C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srm

fpga_mapper completed with warnings
# Wed Nov 24 10:10:43 2021

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on aufgabe1_syn|synthesis
Complete: Logic Synthesis on aufgabe1_syn|synthesis
0log file: "C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srr"
Running: synthesis in foreground

Running aufgabe1_syn|synthesis

Running Flow: compile (Compile) on aufgabe1_syn|synthesis
# Wed Nov 24 10:13:42 2021

Running Flow: compile_flow (Compile Process) on aufgabe1_syn|synthesis
# Wed Nov 24 10:13:42 2021

Running: compiler (Compile Input) on aufgabe1_syn|synthesis
# Wed Nov 24 10:13:42 2021
Copied C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\synwork\aufgabe1_comp.srs to C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srs

compiler completed
# Wed Nov 24 10:13:44 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on aufgabe1_syn|synthesis
# Wed Nov 24 10:13:44 2021

multi_srs_gen completed
# Wed Nov 24 10:13:44 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\synwork\aufgabe1_mult.srs to C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srs
Complete: Compile Process on aufgabe1_syn|synthesis

Running: premap (Premap) on aufgabe1_syn|synthesis
# Wed Nov 24 10:13:44 2021

premap completed with warnings
# Wed Nov 24 10:13:46 2021

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on aufgabe1_syn|synthesis

Running Flow: map (Map) on aufgabe1_syn|synthesis
# Wed Nov 24 10:13:46 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on aufgabe1_syn|synthesis
# Wed Nov 24 10:13:46 2021
Copied C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\synwork\aufgabe1_m.srm to C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srm

fpga_mapper completed with warnings
# Wed Nov 24 10:13:48 2021

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on aufgabe1_syn|synthesis
Complete: Logic Synthesis on aufgabe1_syn|synthesis
0log file: "C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srr"
Running: synthesis in foreground

Running aufgabe1_syn|synthesis

Running Flow: compile (Compile) on aufgabe1_syn|synthesis
# Wed Nov 24 10:14:07 2021

Running Flow: compile_flow (Compile Process) on aufgabe1_syn|synthesis
# Wed Nov 24 10:14:07 2021

Running: compiler (Compile Input) on aufgabe1_syn|synthesis
# Wed Nov 24 10:14:07 2021

compiler completed
# Wed Nov 24 10:14:07 2021

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on aufgabe1_syn|synthesis
# Wed Nov 24 10:14:07 2021
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on aufgabe1_syn|synthesis

Running: premap (Premap) on aufgabe1_syn|synthesis
# Wed Nov 24 10:14:07 2021
Up-To-Date: premap. No run necessary
Complete: Compile on aufgabe1_syn|synthesis

Running Flow: map (Map) on aufgabe1_syn|synthesis
# Wed Nov 24 10:14:07 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on aufgabe1_syn|synthesis
# Wed Nov 24 10:14:07 2021
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on aufgabe1_syn|synthesis
Complete: Logic Synthesis on aufgabe1_syn|synthesis
0log file: "C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srr"
Running: synthesis in foreground

Running aufgabe1_syn|synthesis

Running Flow: compile (Compile) on aufgabe1_syn|synthesis
# Wed Nov 24 10:24:58 2021

Running Flow: compile_flow (Compile Process) on aufgabe1_syn|synthesis
# Wed Nov 24 10:24:58 2021

Running: compiler (Compile Input) on aufgabe1_syn|synthesis
# Wed Nov 24 10:24:58 2021
Copied C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\synwork\aufgabe1_comp.srs to C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srs

compiler completed
# Wed Nov 24 10:25:00 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on aufgabe1_syn|synthesis
# Wed Nov 24 10:25:00 2021

multi_srs_gen completed
# Wed Nov 24 10:25:00 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\synwork\aufgabe1_mult.srs to C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srs
Complete: Compile Process on aufgabe1_syn|synthesis

Running: premap (Premap) on aufgabe1_syn|synthesis
# Wed Nov 24 10:25:00 2021

premap completed with warnings
# Wed Nov 24 10:25:01 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on aufgabe1_syn|synthesis

Running Flow: map (Map) on aufgabe1_syn|synthesis
# Wed Nov 24 10:25:01 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on aufgabe1_syn|synthesis
# Wed Nov 24 10:25:01 2021
Copied C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\synwork\aufgabe1_m.srm to C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srm

fpga_mapper completed with warnings
# Wed Nov 24 10:25:04 2021

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on aufgabe1_syn|synthesis
Complete: Logic Synthesis on aufgabe1_syn|synthesis
0log file: "C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srr"
Running: synthesis in foreground

Running aufgabe1_syn|synthesis

Running Flow: compile (Compile) on aufgabe1_syn|synthesis
# Wed Nov 24 10:42:19 2021

Running Flow: compile_flow (Compile Process) on aufgabe1_syn|synthesis
# Wed Nov 24 10:42:19 2021

Running: compiler (Compile Input) on aufgabe1_syn|synthesis
# Wed Nov 24 10:42:19 2021
Copied C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\synwork\aufgabe1_comp.srs to C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srs

compiler completed
# Wed Nov 24 10:42:22 2021

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on aufgabe1_syn|synthesis
# Wed Nov 24 10:42:22 2021

multi_srs_gen completed
# Wed Nov 24 10:42:22 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\synwork\aufgabe1_mult.srs to C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srs
Complete: Compile Process on aufgabe1_syn|synthesis

Running: premap (Premap) on aufgabe1_syn|synthesis
# Wed Nov 24 10:42:22 2021

premap completed with warnings
# Wed Nov 24 10:42:23 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on aufgabe1_syn|synthesis

Running Flow: map (Map) on aufgabe1_syn|synthesis
# Wed Nov 24 10:42:23 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on aufgabe1_syn|synthesis
# Wed Nov 24 10:42:23 2021
Copied C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\synwork\aufgabe1_m.srm to C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.srm

fpga_mapper completed with warnings
# Wed Nov 24 10:42:25 2021

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on aufgabe1_syn|synthesis
Complete: Logic Synthesis on aufgabe1_syn|synthesis
<<<<<<< HEAD
0exit status=0
License checkin: synplifypro_actel
=======
>>>>>>> 3144bd839b16d4d6e46fdfd18e6838b404fc8f2e
