#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan 16 00:21:15 2020
# Process ID: 2768
# Current directory: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2384 D:\BaiduNetdiskDownload\crz01\CRZ01_DVD_V1.0\CRZ01_DVD_V1.0\CRZ01_DVD_V1.0\FPGA_RefDesign\21_Preload\SoC_HDMI\SoC_HDMI\PS_Embedded_Design.xpr
# Log file: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/vivado.log
# Journal file: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {ps_subsys_processing_system7_0_0 ps_subsys_axi_iic_0_0 ps_subsys_axi_uartlite_0_0 ps_subsys_axi_interconnect_0_0 ps_subsys_xlconcat_0_0 ps_subsys_axi_interconnect_1_0 ps_subsys_proc_sys_reset_0_0 ps_subsys_axi_vdma_0_0 ps_subsys_clk_wiz_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {ps_subsys_processing_system7_0_0 ps_subsys_axi_iic_0_0 ps_subsys_axi_uartlite_0_0 ps_subsys_axi_interconnect_0_0 ps_subsys_xlconcat_0_0 ps_subsys_axi_interconnect_1_0 ps_subsys_proc_sys_reset_0_0 ps_subsys_axi_vdma_0_0 ps_subsys_clk_wiz_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd]
export_ip_user_files -of_objects [get_files D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd] -directory D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.ip_user_files/sim_scripts -ip_user_files_dir D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.ip_user_files -ipstatic_source_dir D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.cache/compile_simlib/modelsim} {questa=D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.cache/compile_simlib/questa} {riviera=D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.cache/compile_simlib/riviera} {activehdl=D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd}
open_bd_design {D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd}
