// Seed: 3866305498
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3
    , id_10,
    input reg id_4,
    input id_5,
    input id_6,
    output id_7,
    input id_8,
    input id_9
);
  always @(1 or id_4) id_7 <= id_4;
endmodule
