
 PARAMETER VERSION = 2.1.0


# HDMI IN Interface
 PORT fmc_imageon_hdmi_in_0_clk_pin = fmc_imageon_hdmi_in_0_clk_pin, DIR = I, SIGIS = CLK
 PORT fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin = net_fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin, DIR = I
 PORT fmc_imageon_hdmi_in_0_io_hdmii_video_pin = net_fmc_imageon_hdmi_in_0_io_hdmii_video_pin, DIR = I, VEC = [15:0]
# HDMI OUT Interface
 PORT HDMI_O_data_pin = CVC_DISPLAY_d_pix_o, DIR = O, VEC = [15:0]
 PORT HDMI_O_de_pin = CVC_DISPLAY_blank_o, DIR = O
 PORT HDMI_O_hsync_pin = CVC_DISPLAY_hsync_o, DIR = O
 PORT HDMI_O_vsync_pin = CVC_DISPLAY_vsync_o, DIR = O
 PORT HDMI_O_clk_pin = CVC_DISPLAY_pix_clk_o, DIR = O
# External Video Clock
 PORT VIDEO_CLK_P = VIDEO_CLK, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK, CLK_FREQ = 148500000
 PORT VIDEO_CLK_N = VIDEO_CLK, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK, CLK_FREQ = 148500000
# Clock and Resets
 PORT ps7_0_PS_SRSTB_pin = ps7_0_PS_SRSTB_pin, DIR = I
 PORT ps7_0_PS_CLK_pin = ps7_0_PS_CLK_pin, DIR = I, SIGIS = CLK
 PORT ps7_0_PS_PORB_pin = ps7_0_PS_PORB_pin, DIR = I
# PS I2C1 connected to FMC2
 PORT fmc_imageon_iic_Rst_b_pin = ps7_0_GPIO_O[6], DIR = O
 PORT fmc_imageon_iic_Sda_pin = ps7_0_I2C1_SDA, DIR = IO
 PORT fmc_imageon_iic_Scl_pin = ps7_0_I2C1_SCL, DIR = IO
# PS MIO
 PORT ps7_0_MIO_pin = ps7_0_MIO_pin, DIR = IO, VEC = [53:0]
# DDR ports
 PORT DDR_Clk = DDR_Clk, DIR = IO, SIGIS = CLK
 PORT DDR_Clk_n = DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT DDR_CKE = DDR_CKE, DIR = IO
 PORT DDR_CS_n = DDR_CS_n, DIR = IO
 PORT DDR_RAS_n = DDR_RAS_n, DIR = IO
 PORT DDR_CAS_n = DDR_CAS_n, DIR = IO
 PORT DDR_WEB = DDR_WEB, DIR = O
 PORT DDR_BankAddr = DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT DDR_Addr = DDR_Addr, DIR = IO, VEC = [14:0]
 PORT DDR_ODT = DDR_ODT, DIR = IO
 PORT DDR_DRSTB = DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT DDR_DQ = DDR_DQ, DIR = IO, VEC = [31:0]
 PORT DDR_DM = DDR_DM, DIR = IO, VEC = [3:0]
 PORT DDR_DQS = DDR_DQS, DIR = IO, VEC = [3:0]
 PORT DDR_DQS_n = DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT DDR_VRN = DDR_VRN, DIR = IO
 PORT DDR_VRP = DDR_VRP, DIR = IO


BEGIN processing_system7
 PARAMETER INSTANCE = ps7_0
 PARAMETER HW_VER = 4.02.a
# IO Peripherals
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 1
 PARAMETER C_EN_I2C1 = 1
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 1
 PARAMETER C_EN_GPIO = 1
# EMIO
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 1
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 1
 PARAMETER C_EN_EMIO_GPIO = 1
 PARAMETER C_EMIO_GPIO_WIDTH = 8
# GP0
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_INTERCONNECT_M_AXI_GP0_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_GP0_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_GP0_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_GP0_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_GP0_B_REGISTER = 8
# HP0
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_S_AXI_HP0_DATA_WIDTH = 64
 PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = TPG_VDMA.M_AXI_S2MM & LOGICVC_0.M_AXI
 PARAMETER C_INTERCONNECT_S_AXI_HP0_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP0_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP0_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP0_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP0_B_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP0_WRITE_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_S_AXI_HP0_READ_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_S_AXI_HP0_WRITE_FIFO_DELAY = 0
 PARAMETER C_INTERCONNECT_S_AXI_HP0_READ_FIFO_DELAY = 0
 PARAMETER C_INTERCONNECT_S_AXI_HP0_WRITE_ACCEPTANCE = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP0_READ_ACCEPTANCE = 8
# HP2
 PARAMETER C_USE_S_AXI_HP2 = 1
 PARAMETER C_S_AXI_HP2_DATA_WIDTH = 64
 PARAMETER C_INTERCONNECT_S_AXI_HP2_MASTERS = FILTER_VDMA.M_AXI_S2MM & FILTER_VDMA.M_AXI_MM2S
 PARAMETER C_INTERCONNECT_S_AXI_HP2_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP2_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP2_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP2_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP2_B_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP2_WRITE_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_S_AXI_HP2_READ_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_S_AXI_HP2_WRITE_FIFO_DELAY = 0
 PARAMETER C_INTERCONNECT_S_AXI_HP2_READ_FIFO_DELAY = 0
 PARAMETER C_INTERCONNECT_S_AXI_HP2_WRITE_ACCEPTANCE = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP2_READ_ACCEPTANCE = 8
# DDR
 PARAMETER C_EN_DDR = 1
 PARAMETER C_DDR_RAM_HIGHADDR = 0x3FFFFFFF
# Clocking
 PARAMETER C_USE_CR_FABRIC = 1
 PARAMETER C_FCLK_CLK0_BUF = TRUE
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 50000000
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
# Bus Interfaces
 BUS_INTERFACE M_AXI_GP0 = axi4_lite
 BUS_INTERFACE S_AXI_HP0 = axi4_0
 BUS_INTERFACE S_AXI_HP2 = axi4_1
# Ports
 PORT M_AXI_GP0_ACLK = clk_75mhz
 PORT S_AXI_HP0_ACLK = clk_150mhz
 PORT S_AXI_HP2_ACLK = clk_150mhz
 PORT FCLK_CLK0 = FPGA_CLK
 PORT FCLK_CLKTRIG0_N = 0b1
 PORT FCLK_CLKTRIG1_N = 0b1
 PORT FCLK_CLKTRIG2_N = 0b1
 PORT FCLK_CLKTRIG3_N = 0b1
 PORT FCLK_RESET0_N = FCLK_RESET_N_i
 PORT IRQ_F2P = CVC_DISPLAY_interrupt & TPG_VDMA_s2mm_introut & FILTER_VDMA_s2mm_introut & FILTER_VDMA_mm2s_introut & FILTER_0_interrupt
 PORT GPIO_O = ps7_0_GPIO_O
 PORT PS_SRSTB = ps7_0_PS_SRSTB_pin
 PORT PS_CLK = ps7_0_PS_CLK_pin
 PORT PS_PORB = ps7_0_PS_PORB_pin
 PORT I2C1_SDA = ps7_0_I2C1_SDA
 PORT I2C1_SCL = ps7_0_I2C1_SCL
# MIO
 PORT MIO = ps7_0_MIO_pin
# DDR ports
 PORT DDR_WEB = DDR_WEB
 PORT DDR_VRP = DDR_VRP
 PORT DDR_VRN = DDR_VRN
 PORT DDR_RAS_n = DDR_RAS_n
 PORT DDR_ODT = DDR_ODT
 PORT DDR_DRSTB = DDR_DRSTB
 PORT DDR_DQS = DDR_DQS
 PORT DDR_DQS_n = DDR_DQS_n
 PORT DDR_DQ = DDR_DQ
 PORT DDR_DM = DDR_DM
 PORT DDR_CS_n = DDR_CS_n
 PORT DDR_CKE = DDR_CKE
 PORT DDR_Clk = DDR_Clk
 PORT DDR_Clk_n = DDR_Clk_n
 PORT DDR_CAS_n = DDR_CAS_n
 PORT DDR_BankAddr = DDR_BankAddr
 PORT DDR_Addr = DDR_Addr
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ACLK = clk_150mhz
 PORT INTERCONNECT_ARESETN = emu_reset_n
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_1
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ACLK = clk_150mhz
 PORT INTERCONNECT_ARESETN = emu_reset_n
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_lite
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ACLK = clk_75mhz
 PORT INTERCONNECT_ARESETN = emu_reset_n
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 75000000
 PARAMETER C_CLKOUT0_GROUP = MMCM0
 PARAMETER C_CLKOUT1_FREQ = 150000000
 PARAMETER C_CLKOUT1_GROUP = MMCM0
 PORT RST = FCLK_RESET_N_i
 PORT CLKOUT0 = clk_75mhz
 PORT CLKOUT1 = clk_150mhz
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKIN = FPGA_CLK
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_1
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT Ext_Reset_In = FCLK_RESET_N_i
 PORT Slowest_sync_clk = clk_75mhz
 PORT Interconnect_aresetn = emu_reset_n
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT BUS_STRUCT_RESET = proc_sys_reset_1_BUS_STRUCT_RESET
END

BEGIN util_flipflop
 PARAMETER INSTANCE = TPG_SWRST_FF
 PARAMETER HW_VER = 1.10.a
 PARAMETER C_USE_RST = 0
 PARAMETER C_USE_SET = 0
 PARAMETER C_SET_RST_HIGH = 0
 PARAMETER C_USE_CE = 0
 PARAMETER C_USE_ASYNCH = 0
 PARAMETER C_SIZE = 1
 PARAMETER C_INIT = 0
 PORT Clk = clk_75mhz
 PORT D = TPG_RST
 PORT Q = TPG_RST_O
END

BEGIN util_reduced_logic
 PARAMETER INSTANCE = TPG_SWRST
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SIZE = 3
 PARAMETER C_OPERATION = and
 PORT Op1 = emu_reset_n & TPG_S2MM_s2mm_prmry_reset_out_n & ps7_0_GPIO_O[0]
 PORT Res = TPG_RST
END

BEGIN util_flipflop
 PARAMETER INSTANCE = FILTER_SWRST_FF
 PARAMETER HW_VER = 1.10.a
 PARAMETER C_USE_RST = 0
 PARAMETER C_USE_SET = 0
 PARAMETER C_SET_RST_HIGH = 0
 PARAMETER C_USE_CE = 0
 PARAMETER C_USE_ASYNCH = 0
 PARAMETER C_SIZE = 1
 PARAMETER C_INIT = 0
 PORT Clk = clk_75mhz
 PORT D = FILTER_RST
 PORT Q = FILTER_RST_O
END

BEGIN util_reduced_logic
 PARAMETER INSTANCE = FILTER_SWRST
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SIZE = 2
 PARAMETER C_OPERATION = and
 PORT Op1 = emu_reset_n & ps7_0_GPIO_O[1]
 PORT Res = FILTER_RST
END

BEGIN vsrc_sel
 PARAMETER INSTANCE = VIDEO_MUX_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_NUM_CHANNELS = 1
 PORT video_clk_1 = VIDEO_CLK
 PORT video_clk_2 = fmc_imageon_hdmi_in_0_clk_pin
 PORT hsync_1 = timebase_0_XSVI_OUT_hsync
 PORT hsync_2 = xsvi_hblank
 PORT vsync_1 = timebase_0_XSVI_OUT_vsync
 PORT vsync_2 = xsvi_vblank
 PORT de_1 = timebase_0_XSVI_OUT_active_video
 PORT de_2 = xsvi_active_video_o
 PORT video_clk = video_clk_int
 PORT hsync = hsync_int
 PORT vsync = vsync_int
 PORT de = de_int
 PORT video_sel = ps7_0_GPIO_O[3]
END

BEGIN clk_detect
 PARAMETER INSTANCE = CLK_DETECT_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x40060000
 PARAMETER C_HIGHADDR = 0x4006FFFF
 BUS_INTERFACE S_AXI = axi4_lite
 PORT DUT_CLK = video_clk_int
 PORT S_AXI_ACLK = clk_75mhz
END

BEGIN v_tc
 PARAMETER INSTANCE = VTC_0
 PARAMETER HW_VER = 5.01.a
 PARAMETER C_NUM_FSYNCS = 1
 PARAMETER C_DETECT_EN = 0
 PARAMETER C_GENERATE_EN = 1
 PARAMETER C_INTERFACE_TYPE = 0
 PARAMETER C_BASEADDR = 0x40070000
 PARAMETER C_HIGHADDR = 0x4007FFFF
 PARAMETER C_S_AXI_DATA_WIDTH = 32
 PARAMETER C_S_AXI_CLK_FREQ_HZ = 75000000
 PARAMETER C_GEN_ACHROMA_EN = 0
 BUS_INTERFACE S_AXI = axi4_lite
 PORT S_AXI_ACLK = clk_75mhz
 PORT vsync_out = timebase_0_XSVI_OUT_vsync
 PORT hsync_out = timebase_0_XSVI_OUT_hsync
 PORT active_video_out = timebase_0_XSVI_OUT_active_video
 PORT clk = video_clk_int
 PORT resetn = net_vcc
 PORT clken = net_vcc
 PORT gen_clken = net_vcc
 PORT fsync_in = net_gnd
END

BEGIN fmc_imageon_hdmi_in
 PARAMETER INSTANCE = HDMI_IN
 PARAMETER HW_VER = 1.03.a
 PORT clk = fmc_imageon_hdmi_in_0_clk_pin
 PORT audio_spdif = fmc_imageon_hdmi_in_0_audio_spdif
 PORT io_hdmii_spdif = net_fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin
 PORT io_hdmii_video = net_fmc_imageon_hdmi_in_0_io_hdmii_video_pin
 PORT xsvi_vblank_o = xsvi_vblank
 PORT xsvi_hblank_o = xsvi_hblank
 PORT xsvi_active_video_o = xsvi_active_video_o
 PORT xsvi_video_data_o = xsvi_video_data_o
END

BEGIN v_tpg
 PARAMETER INSTANCE = TPG_0
 PARAMETER HW_VER = 4.00.a
 PARAMETER C_BASEADDR = 0x40080000
 PARAMETER C_HIGHADDR = 0x4008ffff
 BUS_INTERFACE S_AXI = axi4_lite
 BUS_INTERFACE S_AXIS_VIDEO = dvi2axi_M_AXIS_VIDEO
 BUS_INTERFACE M_AXIS_VIDEO = v_tpg_M_AXIS_VIDEO
 PORT s_axis_video_tdata = tdata [7:0] & tdata[15:8]
 PORT aclk = clk_150mhz
 PORT aresetn = emu_reset_n
 PORT s_axi_aclk = clk_75mhz
END

BEGIN v_vid_in_axi4s
 PARAMETER INSTANCE = VID_IN_AXI4S
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_M_AXIS_VIDEO_FORMAT = 0
 BUS_INTERFACE M_AXIS_VIDEO = dvi2axi_M_AXIS_VIDEO
 PORT m_axis_video_tdata = tdata
 PORT vid_in_clk = video_clk_int
 PORT rst = proc_sys_reset_1_BUS_STRUCT_RESET
 PORT vid_de = de_int
 PORT vid_vblank = vsync_int
 PORT vid_hblank = hsync_int
 PORT vid_vsync = vsync_int
 PORT vid_hsync = hsync_int
 PORT vid_data = xsvi_video_data_o
 PORT aclk = clk_150mhz
 PORT aresetn = TPG_RST_O
 PORT aclken = net_vcc
 PORT axis_enable = net_vcc
END

BEGIN v_cresample
 PARAMETER INSTANCE = CRESAMPLE_0
 PARAMETER HW_VER = 3.01.a
 PARAMETER C_S_AXIS_VIDEO_FORMAT = 0
 PARAMETER C_M_AXIS_VIDEO_FORMAT = 1
 PARAMETER C_BASEADDR = 0x40040000
 PARAMETER C_HIGHADDR = 0x4004FFFF
 PARAMETER C_CONVERT_TYPE = 2
 BUS_INTERFACE S_AXIS_VIDEO = v_tpg_M_AXIS_VIDEO
 BUS_INTERFACE M_AXIS_VIDEO = v_cresample_0_M_AXIS_VIDEO
 BUS_INTERFACE S_AXI = axi4_lite
 PORT aclk = clk_150mhz
 PORT s_axi_aclk = clk_75mhz
 PORT aresetn = emu_reset_n
END

BEGIN v_ycrcb2rgb
 PARAMETER INSTANCE = YUV2RGB_0
 PARAMETER HW_VER = 6.01.a
 PARAMETER Input_Range = 2
 PARAMETER Standard_Sel = 6
 PARAMETER C_BASEADDR = 0x40050000
 PARAMETER C_HIGHADDR = 0x4005FFFF
 BUS_INTERFACE S_AXIS_VIDEO = v_cresample_0_M_AXIS_VIDEO
 BUS_INTERFACE S_AXI = axi4_lite
 BUS_INTERFACE M_AXIS_VIDEO = v_ycrcb2rgb_0_M_AXIS_VIDEO
 PORT m_axis_video_tdata = ycrcb2rgb_axis_tdata
 PORT aclk = clk_150mhz
 PORT s_axi_aclk = clk_75mhz
 PORT aresetn = emu_reset_n
END

BEGIN axi_vdma
 PARAMETER INSTANCE = TPG_VDMA
 PARAMETER HW_VER = 5.04.a
 PARAMETER C_INCLUDE_SG = 0
 PARAMETER C_INCLUDE_MM2S = 0
 PARAMETER C_M_AXI_S2MM_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_S2MM_TDATA_WIDTH = 32
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_B_REGISTER = 8
 PARAMETER C_USE_FSYNC = 1
 PARAMETER C_S2MM_SOF_ENABLE = 1
 PARAMETER C_FLUSH_ON_FSYNC = 1
 PARAMETER C_INCLUDE_S2MM_SF = 0
 PARAMETER C_PRMRY_IS_ACLK_ASYNC = 1
 PARAMETER C_INCLUDE_S2MM_DRE = 1
 PARAMETER C_INTERCONNECT_S_AXI_LITE_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_LITE_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_LITE_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_LITE_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_LITE_B_REGISTER = 8
 PARAMETER C_BASEADDR = 0x40090000
 PARAMETER C_HIGHADDR = 0x4009ffff
 PARAMETER C_S2MM_LINEBUFFER_DEPTH = 4096
 PARAMETER C_S2MM_MAX_BURST_LENGTH = 16
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_ISSUING = 8
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DELAY = 1
 BUS_INTERFACE S_AXI_LITE = axi4_lite
 BUS_INTERFACE M_AXI_S2MM = axi4_0
 BUS_INTERFACE S_AXIS_S2MM = v_ycrcb2rgb_0_M_AXIS_VIDEO
 PORT s_axis_s2mm_tdata = 0xff  & ycrcb2rgb_axis_tdata[23:16] & ycrcb2rgb_axis_tdata[7:0] & ycrcb2rgb_axis_tdata[15:8]
 PORT s_axi_lite_aclk = clk_75mhz
 PORT m_axi_s2mm_aclk = clk_150mhz
 PORT s_axis_s2mm_aclk = clk_150mhz
 PORT s2mm_fsync_out = fsync_from_tpg_0_vdma
 PORT s2mm_introut = TPG_VDMA_s2mm_introut
 PORT s2mm_prmry_reset_out_n = TPG_S2MM_s2mm_prmry_reset_out_n
END

BEGIN image_filter_top
 PARAMETER INSTANCE = FILTER_ENGINE
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR = 0x400d0000
 PARAMETER C_S_AXI_CONTROL_BUS_HIGHADDR = 0x400dffff
 BUS_INTERFACE S_AXI_CONTROL_BUS = axi4_lite
 BUS_INTERFACE OUTPUT_STREAM = FILTER_DMA_S2MM
 BUS_INTERFACE INPUT_STREAM = FILTER_DMA_MM2S
 PORT aclk = clk_150mhz
 PORT aresetn = FILTER_RST_O
 PORT interrupt = FILTER_0_interrupt
END

BEGIN axi_vdma
 PARAMETER INSTANCE = FILTER_VDMA
 PARAMETER HW_VER = 5.04.a
 PARAMETER C_INCLUDE_SG = 0
 PARAMETER C_INCLUDE_MM2S = 1
 PARAMETER C_M_AXI_S2MM_DATA_WIDTH = 64
 PARAMETER C_M_AXI_MM2S_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_S2MM_TDATA_WIDTH = 32
 PARAMETER C_M_AXIS_MM2S_TDATA_WIDTH = 32
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_B_REGISTER = 8
 PARAMETER C_USE_FSYNC = 1
 PARAMETER C_FLUSH_ON_FSYNC = 1
 PARAMETER C_INCLUDE_S2MM_SF = 0
 PARAMETER C_INCLUDE_MM2S_SF = 0
 PARAMETER C_PRMRY_IS_ACLK_ASYNC = 1
 PARAMETER C_INCLUDE_S2MM_DRE = 1
 PARAMETER C_INCLUDE_MM2S_DRE = 1
 PARAMETER C_INTERCONNECT_S_AXI_LITE_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_LITE_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_LITE_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_LITE_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_LITE_B_REGISTER = 8
 PARAMETER C_BASEADDR = 0x400b0000
 PARAMETER C_HIGHADDR = 0x400bffff
 PARAMETER C_S2MM_LINEBUFFER_DEPTH = 4096
 PARAMETER C_S2MM_MAX_BURST_LENGTH = 16
 PARAMETER C_MM2S_LINEBUFFER_DEPTH = 4096
 PARAMETER C_MM2S_MAX_BURST_LENGTH = 16
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_ISSUING = 8
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DELAY = 1
 PARAMETER C_INTERCONNECT_M_AXI_MM2S_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_MM2S_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_MM2S_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_MM2S_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_MM2S_B_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DELAY = 1
 PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_ISSUING = 8
 BUS_INTERFACE S_AXI_LITE = axi4_lite
 BUS_INTERFACE M_AXI_S2MM = axi4_1
 BUS_INTERFACE S_AXIS_S2MM = FILTER_DMA_S2MM
 BUS_INTERFACE M_AXIS_MM2S = FILTER_DMA_MM2S
 BUS_INTERFACE M_AXI_MM2S = axi4_1
 PORT s_axi_lite_aclk = clk_75mhz
 PORT m_axi_s2mm_aclk = clk_150mhz
 PORT m_axi_mm2s_aclk = clk_150mhz
 PORT s_axis_s2mm_aclk = clk_150mhz
 PORT m_axis_mm2s_aclk = clk_150mhz
 PORT s2mm_fsync = fsync_from_tpg_0_vdma
 PORT mm2s_fsync = fsync_from_tpg_0_vdma
 PORT s2mm_introut = FILTER_VDMA_s2mm_introut
 PORT mm2s_introut = FILTER_VDMA_mm2s_introut
END

BEGIN logicvc
 PARAMETER INSTANCE = LOGICVC_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_VMEM_BASEADDR = 0x30000000
 PARAMETER C_VMEM_HIGHADDR = 0x37ffffff
 PARAMETER C_M_AXI_DATA_WIDTH = 128
 PARAMETER C_VMEM_INTERFACE = 2
 PARAMETER C_REGS_INTERFACE = 2
 PARAMETER C_NUM_OF_LAYERS = 3
 PARAMETER C_ROW_STRIDE = 2048
 PARAMETER C_PIXEL_DATA_WIDTH = 16
 PARAMETER C_USE_BACKGROUND = 1
 PARAMETER C_LAYER_0_DATA_WIDTH = 16
 PARAMETER C_BUFFER_0_OFFSET = 1080
 PARAMETER C_LAYER_1_DATA_WIDTH = 24
 PARAMETER C_LAYER_1_OFFSET = 3240
 PARAMETER C_BUFFER_1_OFFSET = 1080
 PARAMETER C_LAYER_2_DATA_WIDTH = 24
 PARAMETER C_LAYER_2_OFFSET = 6480
 PARAMETER C_BUFFER_2_OFFSET = 1080
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_B_REGISTER = 8
 PARAMETER C_REGS_BASEADDR = 0x40030000
 PARAMETER C_REGS_HIGHADDR = 0x4003ffff
 PARAMETER C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH = 512
 PARAMETER C_MEM_BURST = 4
 PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING = 8
 PARAMETER C_INTERCONNECT_M_AXI_READ_FIFO_DELAY = 1
 PARAMETER C_LAYER_0_ALPHA_MODE = 0
 PARAMETER C_LAYER_1_ALPHA_MODE = 0
 PARAMETER C_LAYER_2_ALPHA_MODE = 0
 PARAMETER C_REG_BYTE_SWAP = 0
 PARAMETER C_MEM_BYTE_SWAP = 0
 PARAMETER C_DISPLAY_INTERFACE = 0
 PARAMETER C_DISPLAY_COLOR_SPACE = 1
 BUS_INTERFACE M_AXI = axi4_0
 BUS_INTERFACE S_AXI = axi4_lite
 PORT rst = proc_sys_reset_1_BUS_STRUCT_RESET
 PORT S_AXI_ACLK = clk_75mhz
 PORT mclk = clk_150mhz
 PORT pix_clk_o = CVC_DISPLAY_pix_clk_o
 PORT d_pix_o = CVC_DISPLAY_d_pix_o
 PORT hsync_o = CVC_DISPLAY_hsync_o
 PORT vsync_o = CVC_DISPLAY_vsync_o
 PORT blank_o = CVC_DISPLAY_blank_o
 PORT interrupt = CVC_DISPLAY_interrupt
 PORT vclk = VIDEO_CLK
 PORT e_sw_vbuff = 0b0 & fsync_from_tpg_0_vdma & fsync_from_tpg_0_vdma
END

BEGIN axi_perf_mon
 PARAMETER INSTANCE = PERF_MON_HP0_HP2
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_NUM_OF_COUNTERS = 4
 PARAMETER C_MAX_OUTSTAND_DEPTH = 6
 PARAMETER C_NUM_MONITOR_SLOTS = 2
 PARAMETER C_GLOBAL_COUNT_WIDTH = 32
 PARAMETER C_METRICS_SAMPLE_COUNT_WIDTH = 32
 PARAMETER C_SLOT_0_AXI_DATA_WIDTH = 64
 PARAMETER C_SLOT_0_AXI_ID_WIDTH = 1
 PARAMETER C_SLOT_1_AXI_DATA_WIDTH = 64
 PARAMETER C_SLOT_1_AXI_ID_WIDTH = 1
 PARAMETER C_BASEADDR = 0x400F0000
 PARAMETER C_HIGHADDR = 0x400FFFFF
 BUS_INTERFACE S_AXI = axi4_lite
 BUS_INTERFACE SLOT_0_AXI = ps7_0.S_AXI_HP0
 BUS_INTERFACE SLOT_1_AXI = ps7_0.S_AXI_HP2
 PORT SLOT_0_AXI_ACLK = clk_150mhz
 PORT SLOT_1_AXI_ACLK = clk_150mhz
 PORT Capture_Event = 0b0
 PORT Reset_Event = 0b0
 PORT CORE_ACLK = clk_150mhz
 PORT CORE_ARESETN = emu_reset_n
 PORT S_AXI_ACLK = clk_75mhz
END

