
---------- Begin Simulation Statistics ----------
final_tick                               2277107117500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 772879                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742560                       # Number of bytes of host memory used
host_op_rate                                  1425736                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1164.48                       # Real time elapsed on the host
host_tick_rate                             1955474922                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   900000001                       # Number of instructions simulated
sim_ops                                    1660237311                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.277107                       # Number of seconds simulated
sim_ticks                                2277107117500                       # Number of ticks simulated
system.cpu.Branches                         178150305                       # Number of branches fetched
system.cpu.committedInsts                   900000001                       # Number of instructions committed
system.cpu.committedOps                    1660237311                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       4554214235                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 4554214235                       # Number of busy cycles
system.cpu.num_cc_register_reads            861847087                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           572546424                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    146997058                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               67439534                       # Number of float alu accesses
system.cpu.num_fp_insts                      67439534                       # number of float instructions
system.cpu.num_fp_register_reads             66808957                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              708974                       # number of times the floating registers were written
system.cpu.num_func_calls                    14859664                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1657316691                       # Number of integer alu accesses
system.cpu.num_int_insts                   1657316691                       # number of integer instructions
system.cpu.num_int_register_reads          3092104594                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1339376853                       # number of times the integer registers were written
system.cpu.num_load_insts                   188365896                       # Number of load instructions
system.cpu.num_mem_refs                     335572303                       # number of memory refs
system.cpu.num_store_insts                  147206407                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               2621377      0.16%      0.16% # Class of executed instruction
system.cpu.op_class::IntAlu                1318620057     79.42%     79.58% # Class of executed instruction
system.cpu.op_class::IntMult                    73712      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::IntDiv                   3357924      0.20%     79.79% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1877      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1286      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdAlu                     8912      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdCvt                     8318      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   14964      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShift                    727      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  43      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   7      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  7      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::MemRead                187693902     11.30%     91.09% # Class of executed instruction
system.cpu.op_class::MemWrite                80480326      4.85%     95.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead              671994      0.04%     95.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66726081      4.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1660281558                       # Class of executed instruction
system.cpu.workload.numSyscalls                   208                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8486830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17006811                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12576601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1588                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     25154225                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1588                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    325249526                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        325249526                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    325249526                       # number of overall hits
system.cpu.dcache.overall_hits::total       325249526                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10279004                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10279004                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10279004                       # number of overall misses
system.cpu.dcache.overall_misses::total      10279004                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 726098374500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 726098374500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 726098374500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 726098374500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    335528530                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    335528530                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    335528530                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    335528530                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030635                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030635                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030635                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030635                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70638.981608                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70638.981608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70638.981608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70638.981608                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9620462                       # number of writebacks
system.cpu.dcache.writebacks::total           9620462                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data     10279004                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10279004                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10279004                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10279004                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 715819370500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 715819370500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 715819370500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 715819370500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030635                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030635                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030635                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030635                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69638.981608                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69638.981608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69638.981608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69638.981608                       # average overall mshr miss latency
system.cpu.dcache.replacements               10278492                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    187103679                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       187103679                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1262411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1262411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  33206901000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33206901000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    188366090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    188366090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26304.350168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26304.350168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1262411                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1262411                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  31944490000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31944490000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25304.350168                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25304.350168                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    138145847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      138145847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9016593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      9016593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 692891473500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 692891473500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    147162440                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    147162440                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061270                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061270                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76846.262607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76846.262607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      9016593                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      9016593                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 683874880500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 683874880500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.061270                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.061270                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75846.262607                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75846.262607                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2277107117500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.986599                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           335528530                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10279004                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.642125                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.986599                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         681336064                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        681336064                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2277107117500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   188366141                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   147206428                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        466278                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        263684                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2277107117500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2277107117500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2277107117500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1195677810                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1195677810                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1195677810                       # number of overall hits
system.cpu.icache.overall_hits::total      1195677810                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      2298620                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2298620                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      2298620                       # number of overall misses
system.cpu.icache.overall_misses::total       2298620                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  30081848500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  30081848500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  30081848500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  30081848500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1197976430                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1197976430                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1197976430                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1197976430                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001919                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001919                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001919                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001919                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13086.916715                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13086.916715                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13086.916715                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13086.916715                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      2298109                       # number of writebacks
system.cpu.icache.writebacks::total           2298109                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      2298620                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2298620                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      2298620                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2298620                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  27783228500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  27783228500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  27783228500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  27783228500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001919                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001919                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001919                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001919                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12086.916715                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12086.916715                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12086.916715                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12086.916715                       # average overall mshr miss latency
system.cpu.icache.replacements                2298109                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1195677810                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1195677810                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      2298620                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2298620                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  30081848500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  30081848500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1197976430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1197976430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001919                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001919                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13086.916715                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13086.916715                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      2298620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2298620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  27783228500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  27783228500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001919                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001919                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12086.916715                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12086.916715                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2277107117500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.459225                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1197976430                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2298620                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            521.172021                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   500.459225                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.977459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.977459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2398251480                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2398251480                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2277107117500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1197976484                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           206                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2277107117500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2277107117500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2277107117500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 2277107117500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              2296286                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1761357                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4057643                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             2296286                       # number of overall hits
system.l2.overall_hits::.cpu.data             1761357                       # number of overall hits
system.l2.overall_hits::total                 4057643                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            8517647                       # number of demand (read+write) misses
system.l2.demand_misses::total                8519981                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2334                       # number of overall misses
system.l2.overall_misses::.cpu.data           8517647                       # number of overall misses
system.l2.overall_misses::total               8519981                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    190085000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 681860022000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     682050107000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    190085000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 681860022000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    682050107000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          2298620                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10279004                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12577624                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         2298620                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10279004                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12577624                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001015                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.828645                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.677392                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001015                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.828645                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.677392                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81441.730934                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80052.627445                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80053.007982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81441.730934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80052.627445                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80053.007982                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8449903                       # number of writebacks
system.l2.writebacks::total                   8449903                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       8517647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8519981                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      8517647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8519981                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    166745000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 596683552000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 596850297000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    166745000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 596683552000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 596850297000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.828645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.677392                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.828645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.677392                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71441.730934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70052.627445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70053.007982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71441.730934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70052.627445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70053.007982                       # average overall mshr miss latency
system.l2.replacements                        8488416                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9620462                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9620462                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9620462                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9620462                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2298109                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2298109                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2298109                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2298109                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            712196                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                712196                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         8304397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8304397                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 662865168500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  662865168500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       9016593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           9016593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.921013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.921013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79820.987424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79820.987424                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      8304397                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8304397                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 579821198500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 579821198500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.921013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.921013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69820.987424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69820.987424                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        2296286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2296286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    190085000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    190085000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      2298620                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2298620                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001015                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001015                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81441.730934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81441.730934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    166745000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    166745000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71441.730934                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71441.730934                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1049161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1049161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       213250                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          213250                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  18994853500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18994853500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1262411                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1262411                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.168923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.168923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89073.169988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89073.169988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       213250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       213250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  16862353500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16862353500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.168923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.168923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79073.169988                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79073.169988                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2277107117500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32724.155202                       # Cycle average of tags in use
system.l2.tags.total_refs                    25154222                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8521184                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.951963                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     128.474874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       208.913384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32386.766944                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998662                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31144                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 209754976                       # Number of tag accesses
system.l2.tags.data_accesses                209754976                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2277107117500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   8449903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   8517629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009669874500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       526893                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       526893                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25543531                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7937570                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8519981                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8449903                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8519981                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8449903                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8519981                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8449903                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8519962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 524306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 526921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 526914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 526902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 526899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 526901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 526916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 526902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 529588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 526909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 526899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 526896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 526893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 526893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 526896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 526893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       526893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.170183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.090138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.514062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       526890    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        526893                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       526893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.037194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.035057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.272155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           517175     98.16%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      0.01%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9499      1.80%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              182      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        526893                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               545278784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            540793792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    239.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    237.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  2277101300500                       # Total gap between requests
system.mem_ctrls.avgGap                     134184.85                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       149376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    545128256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    540792640                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 65599.022045127844                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 239395086.779443085194                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 237491085.001625984907                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2334                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      8517647                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      8449903                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     71176500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 249458406500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 54600416413000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30495.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29287.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6461661.92                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       149376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    545129408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     545278784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       149376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       149376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    540793792                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    540793792                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2334                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      8517647                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        8519981                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      8449903                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       8449903                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        65599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    239395593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        239461192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        65599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        65599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    237491591                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       237491591                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    237491591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        65599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    239395593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       476952783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              8519963                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             8449885                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       531944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       532080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       532705                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       532500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       532551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       532815                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       532850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       532490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       532745                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       533019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       532669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       532504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       532458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       532332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       532477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       531824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       527619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       527787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       528118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       527996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       528008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       528339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       528471                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       528269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       528629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       528629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       528261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       528187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       528080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       527921                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       527981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       527590                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             89780276750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           42599815000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       249529583000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10537.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29287.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             7656004                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            7674061                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.86                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.82                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1639783                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   662.325608                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   404.189190                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   430.397420                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       463222     28.25%     28.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        41547      2.53%     30.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        48440      2.95%     33.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        47316      2.89%     36.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        34434      2.10%     38.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        55465      3.38%     42.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        31499      1.92%     44.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        71817      4.38%     48.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       846043     51.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1639783                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             545277632                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          540792640                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              239.460686                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              237.491085                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.73                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2277107117500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      5859441000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      3114366750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    30415935900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   22052448540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 179752697280.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 360796115370                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 570580825440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1172571830280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   514.939250                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1475589287250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  76037520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 725480310250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      5848609620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      3108609735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    30416599920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   22055951160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 179752697280.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 359697012300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 571506385920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1172385865935                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   514.857583                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1478008518250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  76037520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 723061079250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2277107117500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             215584                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8449903                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36927                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8304397                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8304397                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        215584                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     25526792                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     25526792                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               25526792                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   1086072576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   1086072576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1086072576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8519981                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8519981    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8519981                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2277107117500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         50826727000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44841057750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           3561031                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18070365                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2298109                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          696543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          9016593                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         9016593                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2298620                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1262411                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      6895349                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     30836500                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              37731849                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    294190656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1273565824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1567756480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         8488416                       # Total snoops (count)
system.tol2bus.snoopTraffic                 540793792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21066040                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000075                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008685                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21064451     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1589      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21066040                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2277107117500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        24495683500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3447930000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15418506000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
