Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Dec 12 15:24:32 2021
| Host         : ShanesBOX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file flappybird_control_sets_placed.rpt
| Design       : flappybird
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   111 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           22 |
| No           | No                    | Yes                    |              62 |           19 |
| No           | Yes                   | No                     |              67 |           22 |
| Yes          | No                    | No                     |              11 |            4 |
| Yes          | No                    | Yes                    |              43 |           14 |
| Yes          | Yes                   | No                     |              42 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------+----------------------------+------------------+----------------+--------------+
|       Clock Signal       |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+----------------------------+----------------------------+------------------+----------------+--------------+
|  flyclk_BUFG             |                            |                            |                1 |              1 |         1.00 |
|  flyclk_BUFG             | up_IBUF                    | rst_IBUF                   |                1 |              1 |         1.00 |
|  clk_BUFG                |                            |                            |                1 |              1 |         1.00 |
|  clk_100_IBUF_BUFG       |                            | rst_IBUF                   |                1 |              2 |         2.00 |
|  clk_BUFG                | rgb/g[2]_i_2_n_0           | syn/success_reg            |                1 |              2 |         2.00 |
|  sc/sclk                 |                            |                            |                1 |              2 |         2.00 |
|  clk_BUFG                | start_IBUF                 | syn/vc_reg[9]_0            |                2 |              3 |         1.50 |
|  clk_BUFG                | rgb/g[2]_i_2_n_0           | syn/SR[0]                  |                1 |              3 |         3.00 |
|  rgb/clkdiv_reg_n_0_[29] |                            | rst_IBUF                   |                1 |              3 |         3.00 |
|  rgb/pass_reg_0          |                            | rst_IBUF                   |                1 |              4 |         4.00 |
|  rgb/pass_reg_0          | sc/num3[3]_i_1_n_0         | rst_IBUF                   |                1 |              4 |         4.00 |
|  rgb/pass_reg_0          | sc/num1[3]_i_1_n_0         | rst_IBUF                   |                2 |              4 |         2.00 |
|  rgb/pass_reg_0          | sc/num2[3]_i_1_n_0         | rst_IBUF                   |                1 |              4 |         4.00 |
|  clk_100_IBUF_BUFG       | sc/seg0/code[6]_i_2__1_n_0 | sc/seg0/code[6]_i_1_n_0    |                1 |              6 |         6.00 |
|  clk_100_IBUF_BUFG       | sc/seg1/code[6]_i_2__0_n_0 | sc/seg1/code[6]_i_1_n_0    |                2 |              6 |         3.00 |
|  clk_100_IBUF_BUFG       | sc/seg2/code[6]_i_2_n_0    | sc/seg2/code[6]_i_1_n_0    |                2 |              6 |         3.00 |
|  clk_100_IBUF_BUFG       | sc/seg3/code[6]_i_2__2_n_0 | sc/seg3/code[6]_i_1_n_0    |                1 |              6 |         6.00 |
|  flyclk_BUFG             | rgb/ublock[9]_i_1_n_0      | rst_IBUF                   |                3 |             10 |         3.33 |
|  clk_BUFG                | syn/vsenable               | rst_IBUF                   |                4 |             10 |         2.50 |
|  rgb/sjclk               |                            | rst_IBUF                   |                4 |             10 |         2.50 |
|  sc/sclk                 | sc/syn/p_0_in              |                            |                4 |             11 |         2.75 |
|  clk_100_IBUF_BUFG       |                            |                            |                8 |             15 |         1.88 |
|  mu/clk_6MHz             |                            |                            |                5 |             15 |         3.00 |
|  flyclk_BUFG             | rgb/dbird0                 | rst_IBUF                   |                6 |             20 |         3.33 |
|  mu/clk_4Hz              |                            |                            |                6 |             22 |         3.67 |
|  clk_100_IBUF_BUFG       |                            | mu/clk_4Hz_2               |                6 |             23 |         3.83 |
|  flyclk_BUFG             |                            | rst_IBUF                   |                8 |             23 |         2.88 |
|  clk_100_IBUF_BUFG       |                            | mu/counter6MHz[23]_i_1_n_0 |                7 |             24 |         3.43 |
|  clk_BUFG                |                            | rst_IBUF                   |               13 |             40 |         3.08 |
+--------------------------+----------------------------+----------------------------+------------------+----------------+--------------+


