{
    "en_vn": {
        "data": {
            "content": "<div class=\"dict--title\">T\u1eeb \u0111i\u1ec3n Anh - Vi\u1ec7t</div><div class=\"dict--content\"><table id=\"definition\" border=\"0\"><tr id=\"pa\"><td id=\"I_C\"><font color=\"#9e9e9e\">\u25d8</font></td><td id=\"C_C\" colspan=\"2\"><font color=\"#9e9e9e\">['s\u00e6fai\u0259]</font></td></tr><tr id=\"tl\"><td id=\"I_C\"><font color=\"#1a76bf\">*</font></td><td id=\"C_C\" colspan=\"2\"><b><font color=\"#1a76bf\">danh t\u1eeb</font></b></td></tr><tr id=\"mn\"><td>\u00a0</td><td id=\"I_C\"><font color=\"#999\">\u25a0</font></td><td id=\"C_C\">ng\u1ecdc b\u00edch (ng\u1ecdc m\u00e0u xanh s\u00e1ng, trong)</td></tr><tr id=\"mn\"><td>\u00a0</td><td id=\"I_C\"><font color=\"#999\">\u25a0</font></td><td id=\"C_C\">m\u00e0u ng\u1ecdc b\u00edch</td></tr><tr id=\"tl\"><td id=\"I_C\"><font color=\"#1a76bf\">*</font></td><td id=\"C_C\" colspan=\"2\"><b><font color=\"#1a76bf\">t\u00ednh t\u1eeb</font></b></td></tr><tr id=\"mn\"><td>\u00a0</td><td id=\"I_C\"><font color=\"#999\">\u25a0</font></td><td id=\"C_C\">c\u00f3 m\u00e0u ng\u1ecdc b\u00edch</td></tr></table><i/></div>",
            "word": "sapphire"
        }
    },
    "en_en": {
        "data": {
            "content": "<div class=\"dict--title\">Anh - Anh</div><div class=\"dict--content\"><k>sapphire</k><blockquote><cclass>[<cclass>'saf\u028c\u026a\u0259<cclass>]</cclass></cclass></cclass></blockquote><blockquote>\u25a0 <cclass>noun </cclass></blockquote><blockquote><blockquote>1\u300b a transparent precious stone, typically blue, which is a form of corundum. </blockquote></blockquote><blockquote><blockquote>2\u300b a bright blue colour. </blockquote></blockquote><blockquote><blockquote>3\u300b a hummingbird with shining blue or violet plumage. [<i>Hylocharis</i> and other genera.] </blockquote></blockquote><blockquote/><blockquote><b><cclass>Derivatives</cclass></b></blockquote><blockquote><cclass><b>sapphirine</b><cclass>'saf\u026ar\u028c\u026an <cclass>adjective </cclass></cclass></cclass></blockquote><blockquote/><blockquote><b><cclass>Origin</cclass></b></blockquote><blockquote>ME: from OFr. <i>safir</i>, via L. from Gk <i>sappheiros</i>, prob. denoting lapis lazuli. </blockquote></div>",
            "word": "sapphire"
        }
    },
    "synonyms": {
        "data": {
            "content": null,
            "word": "sapphire"
        }
    },
    "grammar": {
        "data": {
            "content": null,
            "word": "sapphire"
        }
    },
    "specialist": {
        "data": {
            "content": "<div class=\"dict--title\">T\u1eeb \u0111i\u1ec3n K\u1ef9 thu\u1eadt (EN)</div><div class=\"dict--content\"><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td/><td><font color=\"#999\">\u25a0</font><font>\u00a0lam ng\u1ecdc</font></td></tr></tbody></table><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td/><td><font color=\"#999\">\u25a0</font><font>\u00a0lam ng\u1ecdc, sa phia</font></td></tr></tbody></table><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td/><td><font color=\"#999\">\u25a0</font><font>\u00a0saphia</font></td></tr></tbody></table><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td/><td><li><font color=\"#005ba1\">sapphire substare</font><font color=\"#282828\">: \u0111\u1ebf saphia</font></li></td></tr></tbody></table><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td/><td><li><font color=\"#005ba1\">silicon on sapphire technology</font><font color=\"#282828\">: c\u00f4ng ngh\u1ec7 silic tr\u00ean saphia</font></li></td></tr></tbody></table><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td/><td><li><font color=\"#005ba1\">silicon on sapphire transistor</font><font color=\"#282828\">: tranzito silic tr\u00ean saphia</font></li></td></tr></tbody></table><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td/><td><font color=\"#999\">\u25a0</font><font>\u00a0xa-phia</font></td></tr></tbody></table><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td/><td><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td><font color=\"#005ba1\">sapphire center</font></td></tr></tbody></table><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td/><td><font color=\"#999\">\u25a0</font><font>\u00a0m\u0169i t\u00e2m xafia</font></td></tr></tbody></table></td></tr></tbody></table><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td/><td><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td><font color=\"#005ba1\">silicon on sapphire device (SOS) device</font></td></tr></tbody></table><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td/><td><font color=\"#999\">\u25a0</font><font>\u00a0d\u1ee5ng c\u1ee5 SOS</font></td></tr></tbody></table></td></tr></tbody></table><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td/><td><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td><font color=\"#005ba1\">silicon on sapphire device (SOS) device</font></td></tr></tbody></table><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td/><td><font color=\"#999\">\u25a0</font><font>\u00a0linh ki\u1ec7n SOS (silic tr\u00ean saphia)</font></td></tr></tbody></table></td></tr></tbody></table><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td/><td><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td><font color=\"#005ba1\">silicon on sapphire transistor</font></td></tr></tbody></table><table cellspacing=\"0\" cellpadding=\"0\" border=\"0\"><tbody><tr><td/><td><font color=\"#999\">\u25a0</font><font>\u00a0tranzito SOS</font></td></tr></tbody></table></td></tr></tbody></table></div>",
            "word": "sapphire"
        }
    },
    "sentences": [
        {
            "en": "Female <em>sapphire</em>",
            "vi": "Xafia m\u1edd"
        },
        {
            "en": "<em>Sapphire</em> is precious stones.",
            "vi": "Saphia l\u00e0 \u0111\u00e1 qu\u00fd."
        },
        {
            "en": "Is that a <em>sapphire</em>?",
            "vi": "\u0110\u00f3 c\u00f3 ph\u1ea3i l\u00e0 ng\u1ecdc b\u00edch kh\u00f4ng?"
        },
        {
            "en": "She had the <em>sapphire</em> set in a gold ring.",
            "vi": "C\u00f4 \u1ea5y \u0111em g\u1eafn vi\u00ean ng\u1ecdc xa-phia l\u00ean chi\u1ebfc nh\u1eabn v\u00e0ng."
        },
        {
            "en": "She had the <em>sapphire</em> set in a gold ring.",
            "vi": "C\u00f4 \u1ea5y \u0111em g\u1eafn vi\u00ean ng\u1ecdc xa - phia l\u00ean chi\u1ebfc nh\u1eabn v\u00e0ng."
        },
        {
            "en": "This meticulously crafted ring displays the bold blue <em>sapphire</em> color.",
            "vi": "Chi\u1ebfc nh\u1eabn \u0111\u01b0\u1ee3c ch\u1ebf t\u00e1c t\u1ec9 m\u1ec9 n\u00e0y th\u1ec3 hi\u1ec7n m\u1ed9t m\u00e0u xanh saphia r\u00f5 n\u00e9t."
        },
        {
            "en": "I will buy a <em>sapphire</em> in the platinum setting.",
            "vi": "T\u00f4i s\u1ebd mua vi\u00ean ng\u1ecdc xaphia d\u00e1t tr\u00ean n\u1ec1n b\u1ea1ch kim \u0111\u00f3."
        },
        {
            "en": "World's largest blue star <em>sapphire</em> -- worth $100M -- discovered",
            "vi": "T\u00ecm th\u1ea5y vi\u00ean sapphire ng\u00f4i sao xanh d\u01b0\u01a1ng l\u1edbn nh\u1ea5t th\u1ebf gi\u1edbi - tr\u1ecb gi\u00e1 100 tri\u1ec7u \u0111\u00f4 la"
        },
        {
            "en": "Here we have a pair of <em>sapphire</em> dangly screw-on earings.",
            "vi": "\u1ede \u0111\u00e2y ch\u00fang t\u00f4i c\u00f3 \u0111\u00f4i b\u00f4ng tai d\u00e0i \u0111\u00e1 ng\u1ecdc b\u00edch."
        },
        {
            "en": "Here we have a pair of <em>sapphire</em> dangly screw - on earings.",
            "vi": "\u1ede \u0111\u00e2y ch\u00fang t\u00f4i c\u00f3 \u0111\u00f4i b\u00f4ng tai d\u00e0i \u0111\u00e1 ng\u1ecdc b\u00edch."
        },
        {
            "en": "While silicon-on-<em>sapphire</em> has been one of the SOI layers actively investigated, SOI film utilizing it has still been found to be defective and silicon-on-<em>sapphire</em> was never able to be successfully used as an insulating material.",
            "vi": "l\u00e0 m\u1ed9t trong c\u00e1c l\u1edbp SOI \u0111\u01b0\u1ee3c nghi\u00ean c\u1ee9u r\u1ea5t t\u1ec9 m\u0129, nh\u01b0ng film SOI s\u1eed d\u1ee5ng n\u00f3 v\u1eabn t\u00ecm th\u1ea5y khi\u1ebfm khuy\u1ebft v\u00e0 sillion tr\u00ean sapphire kh\u00f4ng bao gi\u1edd c\u00f3 th\u1ec3 s\u1eed d\u1ee5ng th\u00e0nh c\u00f4ng nh\u01b0 m\u1ed9t v\u1eadt li\u1ec7u c\u00e1ch \u0111i\u1ec7n."
        },
        {
            "en": "- on - <em>sapphire</em> has been one of the SOI layers actively investigated, SOI film utilizing it has still been found to be defective and silicon - on - <em>sapphire</em> was never able to be successfully used as an insulating material.",
            "vi": "M\u1eb7c d\u00f9 silicon tr\u00ean shapphire l\u00e0 m\u1ed9t trong c\u00e1c l\u1edbp SOI \u0111\u01b0\u1ee3c nghi\u00ean c\u1ee9u r\u1ea5t t\u1ec9 m\u0129, nh\u01b0ng film SOI s\u1eed d\u1ee5ng n\u00f3 v\u1eabn t\u00ecm th\u1ea5y khi\u1ebfm khuy\u1ebft v\u00e0 sillion tr\u00ean sapphire kh\u00f4ng bao gi\u1edd c\u00f3 th\u1ec3 s\u1eed d\u1ee5ng th\u00e0nh c\u00f4ng nh\u01b0 m\u1ed9t v\u1eadt li\u1ec7u c\u00e1ch \u0111i\u1ec7n."
        },
        {
            "en": "The world's biggest blue star <em>sapphire</em> -- weighing in at 1,404.49 carats -- has been found in a mine in Sri Lanka.",
            "vi": "T\u00ecm th\u1ea5y vi\u00ean sapphire ng\u00f4i sao xanh d\u01b0\u01a1ng l\u1edbn nh\u1ea5t th\u1ebf gi\u1edbi - n\u1eb7ng 1404,49 carats - t\u1ea1i m\u1ed9t khu m\u1ecf \u1edf Sri Lanka."
        },
        {
            "en": "One insulator found to be perfectly crystalline and whose properties are close to those of silicon is <em>sapphire</em>.",
            "vi": "M\u1ed9t ch\u1ea5t c\u00e1ch \u0111i\u1ec7n t\u00ecm th\u1ea5y s\u1ebd l\u00e0 ch\u1ea5t k\u1ebft tinh ho\u00e0n to\u00e0n v\u00e0 c\u00f3 c\u00e1c \u0111\u1eb7c t\u00ednh g\u1ea7n v\u1edbi sillion l\u00e0 sapphire."
        },
        {
            "en": "The current owner, who refused to be identified, told Ceylon Today the <em>sapphire</em> was \"destined to be a priceless museum piece\" and that the stone is so big it \"cannot set in any kind of jewelery.\"",
            "vi": "Ng\u01b0\u1eddi ch\u1ee7 s\u1edf h\u1eefu vi\u00ean ng\u1ecdc hi\u1ec7n nay, t\u1eeb ch\u1ed1i ti\u1ebft l\u1ed9 danh t\u00ednh, n\u00f3i v\u1edbi t\u1edd Ceylon Today r\u1eb1ng vi\u00ean ng\u1ecdc l\u00e0 \"v\u1eadt v\u00f4 gi\u00e1 d\u00e0nh \u0111\u1ec3 tr\u01b0ng trong vi\u1ec7n b\u1ea3o t\u00e0ng\" v\u00e0 n\u00f3 r\u1ea5t l\u1edbn, h\u01a1n b\u1ea5t k\u1ef3 vi\u00ean \u0111\u00e1 qu\u00fd n\u00e0o."
        },
        {
            "en": "\"The moment I saw it, I decided to buy. I suspected that it might be the world's largest blue star <em>sapphire</em>. So I took a risk and bought it,\" the owner told the BBC.",
            "vi": "Ch\u1ee7 \u0111\u00f3 n\u00f3i v\u1edbi BBC: \"Khi nh\u00ecn th\u1ea5y n\u00f3 t\u00f4i quy\u1ebft \u0111\u1ecbnh mua li\u1ec1n. T\u00f4i \u0111\u1ed3 r\u1eb1ng n\u00f3 l\u00e0 vi\u00ean sapphire ng\u00f4i sao xanh d\u01b0\u01a1ng l\u1edbn nh\u1ea5t th\u1ebf gi\u1edbi. T\u00f4i li\u1ec1u m\u1ed9t phen mua n\u00f3 xem sao.\""
        },
        {
            "en": "Queen Elizabeth\u2019s father gave her <em>sapphire</em> jewels (originally purchased by George VI ) as a wedding gift in 1947, and then she later had a matching tiara made in the 60s. I guess she just didn\u2019t have enough tiaras! The girl loves her jewelry!",
            "vi": "Cha N\u1eef ho\u00e0ng Elizabeth \u0111\u00e3 t\u1eb7ng c\u00e1c m\u00f3n n\u1eef trang sapphire cho b\u00e0 ( v\u1ed1n do George VI mua) l\u00e0m qu\u00e0 c\u01b0\u1edbi v\u00e0o n\u0103m 1947, r\u1ed3i sau n\u00e0y b\u00e0 \u0111\u00e3 cho l\u00e0m m\u1ed9t v\u01b0\u01a1ng mi\u1ec7n \u0111\u1ed3ng b\u1ed9 trong th\u1eadp k\u1ef7 60. T\u00f4i \u0111o\u00e1n ch\u1eafc b\u00e0 ch\u01b0a \u0111\u1ee7 v\u01b0\u01a1ng mi\u1ec7n \u0111\u00e2u! Ph\u1ee5 n\u1eef m\u00ea n\u1eef trang l\u1eafm!"
        },
        {
            "en": "SOI Technology: IBM\u2019s Next Advance In Chip Design         SOI Technology: IBM\u2019s Next Advance In Chip Design I- Introduction As with IBM\u2019s leadership manufacturing microchips using copper interconnect technology, the company has now announced what it believes to be the first commercially-viable implementation of silicon-on-insulator (SOI). For more than three decades, scientists have been searching for a way to enhance existing silicon technology to speed computer performance. This new IBM success in harnessing SOI technology will result in faster computer chips that also require less power -- a key requirement for extending the battery life of small, hand-held devices that will be pervasive in the future. SOI is a major breakthrough because it advances chip manufacturing one-to two-years years ahead of conventional bulk silicon. The following provides a step-by-step look at the developments leading up to the development of SOI technology including: a basic description of what a transistor is, a description of how chips are made, the need for improving the way chips are made, the elements of SOI technology and the impact of SOI technology. II- Transistors And Chips What is a transistor? A transistor is the electronic version of a switch. When it is on, it allows current to flow,and when it is off, it will stop current from flowing. It is exactly the same as the everyday switch that we use to turn lights onand off, except instead of using our finger, the switch is turned on and off by electricity.  The switch that is used to turn a light on and off is very big, very slow, and carries a lot of current. The transistor or \u201celectronic switch\u201d is usually very small, very fast, and carries less current. There are two basic type of transistors or electronic \u201cswitches\u201d -- bipolar and MOS or metal-oxide-semiconductor.  Bipolar switches were widely used from the 1960\u2019s to the 1980\u2019s in computer chips for mainframe computers because performance was the key factor. Bipolar chips usually consume more power, are bigger, and are harder to manufacture but were faster than MOS chips until about 5 years ago. Bipolar switches are gradually being eliminated from use in chips and IBM, in fact, has stopped making mainframe computers with bipolar transistors in them.\u00a0  MOS transistors are used in the vast majority of semiconductors. MOS transistors are smaller, faster, consume less power, and cheaper to manufacture. IBM just announced its G5 family of mainframe computers containing MOS transistors that are as fast as the fastest mainframes containing bipolar transistors.\u00a0 The advantage to MOS technology is the chips can be built a lot smaller and are cheaper to manufacture. Next generation MOS mainframes will be faster than any bipolar mainframes. MOS switches are currently used in making IBM servers and almost all PCs and electronic products on the market. What does an MOS transistor look like?\u00a0 MOS transistors actually look very much like a switch: they consist of a piece of metal on an oxide that is placed on a piece of silicon (semiconductor). Pure silicon does not conduct electricity. But if enough of the right kind of chemical \u201cimpurities\u201d are added to the silicon, it will conduct electricity. On the piece of silicon that is on either side of the metal, known as a \u201cgate\u201d area, chemical \u201cimpurities\u201d are added to make the silicon conduct electricity. If current is transmitted to the metal, the silicon will conduct electricity. The \u201cimpure\u201d silicon will be \u201cattached\u201d to the two conducting areas on either side of the metal and electricity will flow. Silicon, then, can act both as a conductor and a non-conductor, which is why it is called a \u201csemi-conductor\u201d. What is a chip? Chips are basically made of thousands to millions of transistors packed into a small piece of silicon. The transistors are wired together to perform a specific function. Traditional wiring uses aluminum. In chips made using more advanced technology, they are wired together using copper. The number of transistors on a chip, the speed of each transistor, and the delay passing electricity through each transistor and each transistor\u2019s metal interconnect determine how fast the entire chip operates.  Three of the most common kind of chips include: microprocessors, memory and logic chips.\u00a0 Microprocessors, the \u201cbrains\u201d of a computer or other electronic device, carry out most calculations and operations. Memory chips are used to store data and computer programs that are executed. There are usually two kinds of memory found in a computer: static memory (SRAM), which is fast, but not as dense and dynamic memory (DRAM), which, is slower but much denser. The forth kind of chip on the computer is a collection of logic chips: these are the chips that control the operation of the \u201cbus\u201d on the computer, the disk drive, and many other operations.  Since the speed and the number of\u00a0 transistors on a chip are critical in determining the performance of computers, most leading edge microprocessors and dynamic memory chips on the market today usually use the most advanced technology available when they are manufactured. It is fair to assume that any leading chip technology under development today will appear in the most advanced computer microprocessors within 1-2 years. The copper metal technology, announced by IBM last year, is currently being shipped to customers.  What is CMOS?\u00a0 CMOS stands for Complementary Metal Oxide Semiconductor. In the traditional MOS switch, if \u201chigh\u201d voltage is applied to the metal \u201cgate\u201d, it will conduct electricity. If low voltage is applied, then the switch will be open and current flow will stop. Up to 15 years ago, only this traditional switch was in use in chips. Since then, another kind of MOS switch has been developed. This second kind of switch, operates with the opposite polarity charge of a traditional MOS, \u201c complementing\u201d the traditional MOS switch.\u00a0 In this switch, if a low voltage is applied to the metal \u201cgate\u201d, the switch will close and current will flow.\u00a0 Likewise, if high voltage is applied, then it will open and the current will stop.\u00a0 Almost all microprocessor, memory and support chips use both kinds of MOS switch, and thus are CMOS-based. \u00a0 III- Miniaturization And Performance What is scaling? Scaling simply refers to the drive to continue making the transistor, and the technology that connects transistors together, smaller.\u00a0 As a transistor becomes smaller, it becomes faster and can conduct more electricity. It also consumes less power when it switches on or off or when electricity passes through it.\u00a0 Finally, the smaller a transistor becomes, the cost of producing each transistor goes down and more of them can be packed on a chip. It is worth mentioning that the critical dimension of a MOS switch, first introduced in the IBM PC 15 years ago, has gone down from 10 microns to 0.2 microns in leading chips today.\u00a0 In that time, a chip\u2019s electrical frequency rate has also increased by more than 50 times, and the number of the transistors on the chip has gone up by a factor of 20.\u00a0  The single, biggest driving force behind growth in the semiconductor, computer, networking, consumer electronic and software industries in the last half century has been the continuous scaling or miniaturization of the transistor.\u00a0 By making the transistor smaller, faster, lower powered and cheaper, more of them can be packed on a chip so it performs more functions faster and at lower power. Computers and other electronic devices have become smaller, more portable, cheaper, easier to use, and more accessible to everyone. As long as we can make the transistor faster and smaller, make the wiring that attaches them less resistive to electrical current and make each chip denser, the digital revolution will continue to accelerate into the 21st century. Why the need for faster performance?\u00a0\u00a0 The increased speed and capability of computers has had enormous impact on our society. The Internet, advanced software applications, speech recognition, advances in telecommunications and the many services that we take for granted all are made feasible only because the performance of microchips has increased over time. And judging from what is in development in the research labs of many companies and universities, the increased performance of chips will continue to fundamentally change the way we live in the future. How do we make chips faster?\u00a0 A number of techniques can be used to make chips faster.\u00a0 One way is to make the transistor smaller. But as transistors are made smaller and faster, delays through the wiring also become more frequent, which limits the speed of the transistor.\u00a0 Copper wiring, first introduced by IBM, aims to reduce the wiring delay of the chip. Another technique to speed up chips is to use an alternative \u201cfaster\u201d semiconductor. IV-Silicon on Insulator  What is silicon-on-insulator?\u00a0 One faster semiconductor substrate that has been under active consideration for the last 30 years has been silicon-on-insulator (SOI). SOI refers to placing a thin layer of silicon on top of an insulator such as silicon oxide or glass. The transistors would then be built on top of this thin layer of SOI. The basic idea is that the SOI layer will reduce the capacitance of the switch, so it will operate faster. What is capacitance?\u00a0 Capacitance is the ability of a structure to store electrical charge. Every structure that can pass electricity through it has capacitance associated with it. The MOS transistor or switch is one such structure. Every time the transistor is turned on, it must first charge all its internal capacitance before it can begin to conduct electricity. It takes a relatively long time to charge and discharge compared to the actual time that it takes to turn the transistor on and off. Developing a way to reduce the internal capacitance of a transistor, it would cause it to operate much faster. How Does SOI Reduce Capacitance?\u00a0 One of the areas that can store charge in a MOS switch is the area between the impurities added to a chip\u2019s silicon and the silicon substrate itself, which is free of impurities.\u00a0 That area is called the \u201c junction capacitance\u201d. If a thin layer of an insulator, such as glass, is placed between the impurities and the silicon substrate, the junction capacitance will be eliminated and the MOS transistor will operate faster.  This is the basic reason why many research groups have been trying to develop SOI technology. SOI technology results in a faster MOS transistor. The ultimate goal has been to use SOI as the substrate for mainstream CMOS technology used in the manufacturing of microprocessor chips that power computers and other emerging electronic devices. This is why IBM\u2019s announcement is so significant.\u00a0 While others, including IBM, have been successful in developing SOI technology, IBM is the first to be able to apply it in building fully functional mainstream microprocessors, the most complex type of chip. V- Overcoming SOI\u2019s Hurdles  What have been some of the challenges in developing SOI?\u00a0 The silicon film used for making MOS transistors is perfect crystalline silicon. The insulator oxide layer on the other hand is not crystalline. It is very difficult to make perfect crystalline silicon on oxide or silicon with other insulators since the insulator layer\u2019s crystalline properties are so different from pure silicon. If perfect crystalline silicon is not obtained, then defects will find their way onto the SOI film. This could degrade the MOS switch severely both in terms of speed and leakage through the switch.  One of the major areas of research has been trying to obtain \u201cperfect\u201d SOI layers.\u00a0 One insulator found to be perfectly crystalline and whose properties are close to those of silicon is <em>sapphire</em>.\u00a0 While silicon-on-<em>sapphire</em> has been one of the SOI layers actively investigated, SOI film utilizing it has still been found to be defective and silicon-on-<em>sapphire</em> was never able to be successfully used as an insulating material. Even in cases where the quality of the SOI layer has been fine for making single chips or small circuits, the MOS transistor placed on the SOI layer has continued to pose serious challenges.\u00a0 When a MOS transistor is placed on SOI, it is also placed next to a parallel bipolar transistor. The bipolar transistor can turn on when the MOS switch passes current through itself, i.e. base current will be supplied through the base impact ionization. This reaction of the bipolar transistor to current passing through the nearby MOS transistor gives rise to a number of unwanted effects that complicate the operation of the chip\u2019s circuit and its modeling.\u00a0 Significant effort has been devoted in the last three decades in characterizing, modeling, eliminating or at least reducing, and controlling the unwanted effects caused by the bipolar device.  One solution to the bipolar transistor dilemma that has been under strong consideration over the last two-to-three years was to use very thin layer SOI films (less than 0.1 micron) called \u201cfully-depleted films.\u201d\u00a0 IBM\u2019s approach has been different,and it uses slightly thicker films (greater than 0.15 micron), called \u201cpartially-depleted films.\u201d Perhaps one of the biggest obstacles facing adoption of SOI as a mainstream technology has been steady progress in traditional bulk CMOS technology over the years.\u00a0 While much attention has been devoted to perfecting SOI, Bulk Silicontechnology has shown consistent advances.  VI- IBM\u2019s SOI Approach  Why didn\u2019t IBM give up on SOI?\u00a0 At its core, IBM is a technology company. As a leader in the information technology industry, IBM is committed to developing the best technology for use in its products.  Leading edge silicon technology is a major element of IBM\u2019s leadership. The company\u2019s investment in silicon technology has resulted in major breakthroughs.\u00a0 IBM has led the development of one-transistor cell memory, quarter-micron CMOS technology and the use of copper to replace aluminum in producing faster, better-performing, lower-power chips. Today, SOI is a key component of IBM\u2019s goal to provide customers the best CMOS technology in the industry.\u00a0  IBM\u2019s Microelectronics Division first began looking at SOI in the early 1970\u2019s. As part of that pioneering work, IBM first developed the \u201c bonded \u201d method of making SOI films. Initially discontinued in the mid-1970\u2019s, the team responsible for developing IBM\u2019s leading edge bulk silicon technology at the company\u2019s Research Division took a second look at SOI in 1989.\u00a0 A team at Research worked closely together with the bulk team and was instrumental in the rapid progress of SOI technology at IBM.  After five years of significant progress on SOI material, device, characterization, and some early circuit work, the decision was made to move the SOI technology development to a \u201cmanufacturing-like\u201d development line at the Advanced Silicon Technology Center (ASTC) in East Fishkill, New York. Move to ASTC was particularly important, since it placed SOI CMOS technology under the same rigor that the bulk technology was going through.\u00a0 The move to ASTC also allowed SOI technology access to a low-defect manufacturing line that was instrumental in SOI material development as well as many advanced microprocessor and memory designs, modeling and circuit design infrastructure, and methodology for evaluating reliability of SOI devices and circuits. Today, SOI technology continues to go through the same qualification process as bulk CMOS technology, with the same rigorous attention to detail that is part of all technology development at IBM\u2019s Microelectronic Division.  How did IBM finally make SOI a Feasible Alternative?\u00a0  A number of factors led to IBM\u2019s ability to make SOI a mainstream chip making technique. One important factor is the slowing of the rate of progress in CMOS technology, making the extra performance offered by SOI even more valuable.\u00a0 Secondly, designers will use whatever performance is given to them by the developers of a technology. A faster technology in use by designers translates into faster microchips and, ultimately, faster computers in the marketplace.  But probably the single most important factor in SOI becoming a mainstream technology is the breadth and quality of work done at IBM while developing it. The most important breakthrough, among many, was the recent demonstration of fully functional microprocessors and large static random access memory chips utilizing SOI. This work has convinced many skeptics that after three decades SOI is real technology that can be used to design the next generation of chips at profitable levels and achieve a two year performance gain over conventional bulk silicon technology.\u00a0  How is the SOI material made?  There are a number of methods under development inside and outside IBM for making SOI material and wafers. Presently, IBM is manufacturing its own SOI wafers using what is known as the SIMOX or \u201c Separation by Implantation of Oxygen\u201d technique. In this method, oxygen is implanted in very heavy doses and the wafer is annealed at a high temperature until a thin layer of SOI film is formed. In addition, IBM continues to focus on new methods to reduce the SOI film defects.  During the course of this work, IBM is the only company that has provided evidence proving that there is no difference in yield between bulk and SOI wafers. How is the SOI Transistor Applied To The Circuit ? Once the SOI film is made, putting the transistor on the SOI film is straightforward. It will basically go through the same process as a similar bulk CMOS wafer.There are minor differences in the details of the process, but it uses the exact same lithography, tool set, and metalization. At IBM we are in the final stages of qualifying a 0.22 micron CMOS on SOI and at the initial stages of development of 0.15micron CMOS on SOI technology.  Additionally, when designing the SOI chip, IBM put significant effort to minimize the effect of the bipolar transistor in parallel with the MOS transistor. Minimizing the bipolar effect would make the SOI chip \u201cbulk-like\u201d and would allow circuit designers to reuse many familiar circuit techniques and macros that have been developed in bulk CMOS technology.  VII- Benefits of SOI\u00a0  Performance:  IBM has built and tested SOI-based chips that have produced 20-25% cycle time and 25-35% improvement over equivalent bulk CMOS technology. This is equivalent to about two years of progress in bulk CMOS technology. On Moore\u2019s chart, SOI will cause a jump in the performance road-map, and will compensate for some of the expected loss of bulk technology performance improvement in the next few years.\u00a0 The sources of increased SOI performance are elimination of area junction capacitance and elimination of \u201c body effect\u201d in bulk CMOS technology.\u00a0 Body effect is an MOS bulk effect, which results in lower current, and lower performance, in bulk MOS transistors, if they are placed in a certain configuration (i.e. if they are stacked, of if the sources of the MOS devices are not grounded). Low Power:\u00a0 Although this paper focuses on SOI performance issues, SOI has excellent capability as a low power technology. One disturbing trend over the last few years, as people have been using more advanced technologies, has been that the power of microprocessors has been going up. For example, the 486 chip of several years ago consumed less than five Watts, while a Pentium consumes about 10 Watts, and a 400-MHz Pentium II has peak power consumption of about 28 Watts. Increased power seriously limits the use of microprocessors, especially in mobile applications. IBM replaced bipolar transistors with MOS transistors due to the high consumption power of the bipolar transistors.\u00a0 Dropping the voltage is very effective in reducing chip power. The ability of SOI as a low power source originates from the fact that SOI circuits can operate at low voltage with the same performance as a bulk technology at high voltage. As ASIC libraries for SOI are developed, SOI will have a tremendous impact on applications where low power is needed, such as portable and wireless applications. As an example, measured on a 4 Mb SRAM. At the same performance as bulk CMOS, SOI can reduce the chip power by 1.7-3X (depending on the switching factor of the devices).  Soft Error Rate: One of the early benefits of SOI has been the reduction in soft-error rate. Soft error rate refers to upset of data in the memory by cosmic rays and background radioactive material. In fact one of the first early  applications of SOI has been in memories for space application, since the memories built on SOI were perceived to be more resistant to soft error rate. As chips are getting smaller and the voltages are dropped, soft error rate is slowly becoming a major concern in server and mainframe chips. As an example, computers that do not guard band for SER, have a higher failure rate if they are operated in high altitudes. IBM\u2019s early studies indicate that as CMOS is scaled into 0.18 micron range and voltages are dropped, SOI indeed has much lower soft error rate than bulk CMOS. \u00a0VIII- Summary IBM has shown its chip technology leadership by becoming the first to implement copper interconnect technology.\u00a0\u00a0\u00a0 IBM\u2019s announcement of a mainstream SOI technology is equally significant. SOI technology improves performance over bulk CMOS technology by 25-35%, equivalent to two years of bulk CMOS advances. SOI technology also brings power use advantages of 1.7-3 times. IBM is currently working with many circuit designers and product groups that are designing with SOI technology. The company expects SOI will eventually replace bulk CMOS as the most commonly used substrate for advanced CMOS in mainstream microprocessors and other emerging wireless electronic devices requiring low power.",
            "vi": "C\u00f4ng ngh\u1ec7 SOI: S\u1ef1 c\u1ea3i ti\u1ebfn m\u1edbi trong thi\u1ebft k\u1ebf Chip c\u1ee7a IBM        C\u00f4ng ngh\u1ec7 SOI: S\u1ef1 c\u1ea3i ti\u1ebfn m\u1edbi trong thi\u1ebft k\u1ebf Chip c\u1ee7a IBM I-\u00a0\u00a0 Gi\u1edbi thi\u1ec7u Cu\u0300ng v\u1edbi c\u00e1c vi m\u1ea1ch s\u1ea3n xu\u1ea5t c\u1ee7a IBM s\u1eed d\u1ee5ng c\u00f4ng ngh\u1ec7 k\u1ebft n\u1ed1i b\u1eb1ng \u0111\u1ed3ng, hi\u1ec7n t\u1ea1i h\u00e3ng \u0111\u00e3 c\u00f4ng b\u1ed1 nh\u1eefng \u0111i\u1ec1u m\u00e0 h\u1ecd tin t\u01b0\u1edfng t\u01b0\u01a1ng lai c\u1ee7a s\u1ef1 tri\u1ec3n khai th\u01b0\u01a1ng m\u1ea1i \u0111\u1ea7u ti\u00ean c\u00f4ng ngh\u1ec7 SOI (silicon-on-insulator \u2013 silicon tr\u00ean ch\u1ea5t c\u00e1ch \u0111i\u1ec7n). Trong h\u01a1n ba th\u1eadp th\u1eadp k\u1ef7, c\u00e1c nh\u00e0 khoa h\u1ecdc \u0111\u00e3 v\u00e0 \u0111ang t\u00ecm ki\u1ebfm ph\u01b0\u01a1ng ph\u00e1p c\u1ea3i ti\u1ebfn c\u00f4ng ngh\u1ec7 silicon hi\u1ec7n nay \u0111\u1ec3 t\u0103ng t\u1ed1c \u0111\u1ed9 v\u1eadn h\u00e0nh m\u00e1y t\u00ednh. Th\u00e0nh c\u00f4ng m\u1edbi n\u00e0y c\u1ee7a IBM trong l\u0129nh v\u1ef1c khai th\u00e1c c\u00f4ng ngh\u1ec7 SOI s\u1ebd l\u00e0m cho c\u00e1c chip m\u00e1y t\u00ednh ho\u1ea1t \u0111\u1ed9ng nhanh h\u01a1n nh\u01b0ng ti\u00eau th\u1ee5 \u0111i\u1ec7n n\u0103ng \u00edt\u2013 m\u1ed9t nh\u01b0 c\u1ea7u thi\u1ebft y\u1ebfu \u0111\u1ec3 k\u00e9o d\u00e0i tu\u1ed5i th\u1ecd c\u1ee7a pin, c\u00e1c thi\u1ebft b\u1ecb c\u1ea7m tay s\u1ebd ph\u1ed5 bi\u1ebfn trong t\u01b0\u01a1ng lai. C\u00f4ng ngh\u1ec7 SOI l\u00e0 b\u01b0\u1edbc \u0111\u1ed9t ph\u00e1 l\u1edbn b\u1edfi v\u00ec n\u00f3 c\u1ea3i ti\u1ebfn c\u00f4ng ngh\u1ec7 s\u1ea3n xu\u1ea5t chip trong m\u1ed9t hai n\u0103m t\u1edbi so v\u1edbi c\u00f4ng ngh\u1ec7 Bulk Silicon th\u00f4ng th\u01b0\u1eddng. Ti\u1ebfp theo s\u1ebd cung c\u1ea5p chi ti\u1ebft c\u00e1c b\u01b0\u1edbc ph\u00e1t tri\u1ec1n ch\u00ednh c\u1ee7a c\u00f4ng ngh\u1ec7 SOI bao g\u1ed3m: m\u00f4 t\u1ea3 kh\u00e1i qu\u00e1t m\u1ed9t b\u00f3ng b\u00e1n d\u1eabn l\u00e0 g\u00ec, m\u00f4 t\u1ea3 v\u1ec1 c\u00e1ch ch\u1ebf t\u1ea1o chip,\u00a0 s\u1ef1 c\u1ea7n thi\u1ebft \u0111\u1ec3 c\u1ea3i ti\u1ebfn c\u00e1ch ch\u1ebf t\u1ea1o chip, c\u00e1c th\u00e0nh ph\u1ea7n c\u1ee7a c\u00f4ng ngh\u1ec7 SOI v\u00e0 s\u1ef1 t\u00e1c \u0111\u1ed9ng c\u1ee7a c\u00f4ng ngh\u1ec7 n\u00e0y. II-\u00a0 C\u00e1c b\u00f3ng b\u00e1n d\u1eabn v\u00e0 Chip B\u00f3ng b\u00e1n d\u1eabn l\u00e0 g\u00ec? B\u00f3ng b\u00e1n d\u1eabn l\u00e0 m\u1ed9t phi\u00ean b\u1ea3n \u0111i\u1ec7n t\u1eed c\u1ee7a m\u1ed9t c\u00f4ng-t\u1eafc. Khi n\u00f3i v\u1ec1 b\u00f3ng b\u00e1n d\u1eabn, n\u00f3 cho ph\u00e9p d\u00f2ng \u0111i\u1ec7n ch\u1ea1y, v\u00e0 khi n\u00f3 t\u1eaft th\u00ec d\u00f2ng \u0111i\u1ec7n s\u1ebd ng\u1eebng ch\u1ea1y. N\u00f3 ho\u1ea1t \u0111\u1ed9ng gi\u1ed1ng nh\u01b0 c\u00f4ng-t\u1eafc h\u00e0ng ng\u00e0y m\u00e0 chu\u0301ng ta du\u0300ng \u0111\u1ec3 b\u1eadt v\u00e0 t\u1eaft \u0111\u00e8n, nh\u01b0ng thay v\u00ec du\u0300ng ng\u00f3n tay th\u00ec c\u00f4ng-t\u1eafc n\u00e0y \u0111\u01b0\u1ee3c b\u1eadt v\u00e0 t\u1eaft b\u1eb1ng \u0111i\u1ec7n. C\u00f4ng-t\u1eafc \u0111\u01b0\u1ee3c du\u0300ng \u0111\u1ec3 b\u1eadt t\u1eaft \u0111\u00e8n r\u1ea5t l\u1edbn, r\u1ea5t ch\u1eadm v\u00e0 t\u1ea3i nhi\u1ec1u d\u00f2ng \u0111i\u1ec7n. B\u00f3ng b\u00e1n d\u1eabn ho\u1eb7c \u201cc\u00f4ng-t\u1eafc \u0111i\u1ec7n t\u1eed\u201d th\u01b0\u1eddng r\u1ea5t nh\u1ecf, nhanh, v\u00e0 t\u1ea3i d\u00f2ng \u0111i\u1ec7n \u00edt h\u01a1n. C\u00f3 hai lo\u1ea1i b\u00f3ng b\u00e1n d\u1eabn ch\u00ednh hay hai \u201cc\u00f4ng-t\u1eafc\u201d \u0111i\u1ec7n t\u1eed \u2014l\u01b0\u1ee1ng c\u1ef1c v\u00e0 MOS(metal-oxide-semiconductor :Ch\u1ea5t b\u00e1n d\u1eabn oxit kim lo\u1ea1i). C\u00f4ng-t\u1eafc l\u01b0\u1ee1ng c\u1ef1c \u0111\u01b0\u1ee3c s\u1eed d\u1ee5ng r\u1ed9ng r\u00e3i t\u1eeb nh\u1eefng n\u0103m 1960 \u0111\u1ebfn nh\u1eefng n\u0103m 1980 trong c\u00e1c chip m\u00e1y t\u00ednh cho c\u00e1c h\u1ec7 th\u1ed1ng m\u00e1y t\u00ednh l\u1edbn b\u1edfi v\u00ec hi\u1ec7u su\u1ea5t l\u00e0 y\u1ebfu t\u1ed1 quan tr\u1ecdng nh\u1ea5t. C\u00e1c chip l\u01b0\u1ee1ng c\u1ef1c th\u01b0\u1eddng ti\u00eau t\u1ed1n nhi\u1ec1u \u0111i\u1ec7n n\u0103ng h\u01a1n, l\u1edbn h\u01a1n v\u00e0 kh\u00f3 ch\u1ebf t\u1ea1o h\u01a1n nh\u01b0ng c\u00f3 t\u1ed1c \u0111\u1ed9 nhanh h\u01a1n c\u00e1c chip MOS c\u00e1ch \u0111\u00e2y kho\u1ea3ng 5 n\u0103m tr\u01b0\u1edbc. Tr\u00ean th\u1ef1c t\u1ebf, c\u00f4ng-t\u1eafc l\u01b0\u1ee1ng c\u1ef1c \u0111ang d\u1ea7n d\u1ea7n b\u1ecb lo\u1ea1i b\u1ecf kh\u1ecfi c\u00e1c chip v\u00e0 h\u00e3ng IBM \u0111\u00e3 ng\u1eebng s\u1ea3n xu\u1ea5t c\u00e1c h\u1ec7 th\u1ed1ng m\u00e1y t\u00ednh l\u1edbn v\u1edbi c\u00e1c b\u00f3ng b\u00e1n d\u1eabn l\u01b0\u1ee1ng c\u1ef1c trong \u0111\u00f3. C\u00e1c b\u00f3ng b\u00e1n d\u1eabn MOS \u0111\u01b0\u1ee3c du\u0300ng trong \u0111\u1ea1i \u0111a s\u1ed1 c\u00e1c d\u1ee5ng c\u1ee5 ch\u1ea5t b\u00e1n d\u1eabn. C\u00e1c b\u00f3ng b\u00e1n d\u1eabn MOS nh\u1ecf h\u01a1n, nhanh h\u01a1n, ti\u00eau th\u1ee5 \u00edt \u0111i\u1ec7n n\u0103ng v\u00e0 c\u00f3 gi\u00e1 th\u00e0nh s\u1ea3n xu\u1ea5t r\u1ebb h\u01a1n. IBM v\u1eeba c\u00f4ng b\u1ed1 d\u00f2ng ch\u00edp G5 c\u1ee7a h\u1ecd cho c\u00e1c h\u1ec7 th\u1ed1ng m\u00e1y t\u00ednh l\u1edbn ch\u1ee9a c\u00e1c b\u00f3ng b\u00e1n d\u1eabn MOS nhanh b\u1eb1ng c\u00e1c h\u1ec7 th\u1ed1ng m\u00e1y t\u00ednh l\u1edbn ch\u1ee9a c\u00e1c b\u00f3ng b\u00e1n d\u1eabn l\u01b0\u1ee1ng c\u1ef1c nhanh nh\u1ea5t. \u01afu \u0111i\u1ec3m c\u1ee7a c\u00f4ng ngh\u1ec7 MOS l\u00e0 c\u00e1c con Chip c\u00f3 th\u1ec3 \u0111\u01b0\u1ee3c x\u00e2y d\u1ef1ng nh\u1ecf h\u01a1n nhi\u1ec1u v\u00e0 s\u1ea3n xu\u1ea5t v\u1edbi gi\u00e1 th\u00e0nh r\u1ebb h\u01a1n. C\u00e1c h\u1ec7 th\u1ed1ng m\u00e1y t\u00ednh l\u1edbn v\u1edbi c\u00f4ng ngh\u1ec7 MOS th\u1ebf h\u1ec7 ti\u1ebfp theo s\u1ebd nhanh h\u01a1n b\u1ea5t k\u1ef3 h\u1ec7 th\u1ed1ng m\u00e1y t\u00ednh l\u1edbn l\u01b0\u1ee1ng c\u1ef1c n\u00e0o. C\u00f4ng-t\u1eafc MOS hi\u1ec7n \u0111ang \u0111\u01b0\u1ee3c s\u1eed d\u1ee5ng trong vi\u1ec7c s\u1ea3n xu\u1ea5t c\u00e1c m\u00e1y ch\u1ee7 IBM v\u00e0 h\u1ea5u h\u1ebft c\u00e1c m\u00e1y PC v\u00e0 c\u00e1c s\u1ea3n ph\u1ea9m \u0111i\u1ec7n t\u1eed tr\u00ean th\u1ecb tr\u01b0\u1eddng. B\u00f3ng b\u00e1n d\u1eabn tr\u00f4ng nh\u01b0 th\u1ebf n\u00e0o?\u00a0 C\u00e1c b\u00f3ng b\u00e1n d\u1eabn MOS th\u1ef1c s\u1ef1 nh\u00ecn r\u1ea5t gi\u1ed1ng v\u1edbi m\u1ed9t c\u00f4ng-t\u1eafc: chu\u0301ng bao g\u1ed3m m\u1ed9t t\u1ea5m oxit kim lo\u1ea1i \u0111\u01b0\u1ee3c \u0111\u1eb7t tr\u00ean m\u1ed9t t\u1ea5m silicon (ch\u1ea5t b\u00e1n d\u1eabn). Silicon nguy\u00ean ch\u1ea5t kh\u00f4ng d\u1eabn \u0111i\u1ec7n. Tuy nhi\u00ean n\u1ebfu c\u00f3 \u201ct\u1eadp ch\u1ea5t\u201d l\u1eabn v\u00e0o trong sillicon, n\u00f3 s\u1ebd d\u1eabn \u0111i\u1ec7n. Tr\u00ean t\u1ea5m sillicon m\u00e0 c\u1ea3 hai m\u1eb7t c\u1ee7a t\u1ea5m kim lo\u1ea1i, \u0111\u01b0\u1ee3c bi\u1ebft nh\u01b0 v\u00f9ng \u201cc\u1ed5ng\u201d, c\u00e1c \u201ct\u1ea1p ch\u1ea5t\u201d h\u00f3a h\u1ecdc \u0111\u01b0\u1ee3c th\u00eam v\u00e0o \u0111\u1ec3 l\u00e0m cho Silicon d\u1eabn \u0111i\u1ec7n. N\u1ebfu d\u00f2ng \u0111i\u1ec7n \u0111\u01b0\u1ee3c truy\u1ec1n \u0111\u1ebfn t\u1ea5m kim lo\u1ea1i, sillicon s\u1ebd d\u1eabn \u0111i\u1ec7n. Sillicon \u201c nguy\u00ean ch\u1ea5t\u201d s\u1ebd \u0111\u01b0\u1ee3c \u201cg\u1eafn\u201d hai vu\u0300ng d\u1eabn tr\u00ean c\u1ea3 hai m\u1eb7t c\u1ee7a t\u1ea5m kim lo\u1ea1i v\u00e0 d\u00f2ng \u0111i\u1ec7n s\u1ebd ch\u1ea1y qua. Sau \u0111\u00f3, Sillicon c\u00f3 th\u1ec3 ho\u1ea1t \u0111\u1ed9ng v\u1eeba l\u00e0 ch\u1ea5t d\u1eabn v\u00e0 v\u1eeba l\u00e0 ch\u1ea5t kh\u00f4ng d\u1eabn, \u0111\u00f3 l\u00e0 l\u00ed do t\u1ea1i sao n\u00f3 \u0111\u01b0\u1ee3c g\u1ecdi l\u00e0 m\u1ed9t \u201dch\u1ea5t b\u00e1n d\u1eabn\u201d. Chip l\u00e0 g\u00ec? Chip v\u1ec1 c\u01a1 b\u1ea3n \u0111\u01b0\u1ee3c l\u00e0m t\u1eeb h\u00e0ng ng\u00e0n \u0111\u1ebfn h\u00e0ng tri\u1ec7u b\u00f3ng b\u00e1n d\u1eabn \u0111\u01b0\u1ee3c \u0111\u00f3ng g\u00f3i v\u00e0o trong m\u1ed9t t\u1ea5m sillicon nh\u1ecf. C\u00e1c b\u00f3ng b\u00e1n d\u1eabn \u0111\u01b0\u1ee3c n\u1ed1i v\u1edbi nhau \u0111\u1ec3 th\u1ef1c hi\u1ec7n m\u1ed9t ch\u1ee9c n\u0103ng c\u1ee5 th\u1ec3. Th\u00f4ng th\u01b0\u1eddng s\u1eed d\u1ee5ng d\u00e2y nh\u00f4m.Trong c\u00e1c chip \u0111\u01b0\u1ee3c s\u1ea3n xu\u1ea5t s\u1eed d\u1ee5ng c\u00f4ng ngh\u1ec7 ti\u00ean ti\u1ebfn h\u01a1n, chu\u0301ng \u0111\u01b0\u1ee3c n\u1ed1i v\u1edbi nhau b\u1eb1ng d\u00e2y \u0111\u1ed3ng. S\u1ed1 l\u01b0\u1ee3ng c\u00e1c b\u00f3ng b\u00e1n d\u1eabn trong m\u1ed9t chip, t\u1ed1c \u0111\u1ed9 c\u1ee7a m\u1ed7i b\u00f3ng b\u00e1n d\u1eabn v\u00e0 \u0111\u1ed9 tr\u1ec3 truy\u1ec1n d\u1eabn \u0111i\u1ec7n th\u00f4ng qua m\u1ed7i b\u00f3ng b\u00e1n d\u1eabn v\u00e0 li\u00ean k\u1ebft kim lo\u1ea1i c\u1ee7a m\u1ed7i b\u00f3ng b\u00e1n d\u1eabn \u0111\u1ec3 x\u00e1c \u0111\u1ecbnh con chip n\u00e0y ho\u1ea1t \u0111\u1ed9ng nhanh bao nhi\u00eau. C\u00f3 ba lo\u1ea1i chip th\u00f4ng d\u1ee5ng nh\u1ea5t l\u00e0 : c\u00e1c b\u1ed9 vi x\u1eed l\u00fd, b\u1ed9 nh\u1edb v\u00e0 c\u00e1c chip logic. C\u00e1c b\u1ed9 vi x\u1eed l\u00fd, \u201c b\u1ed9 n\u00e3o\u201d c\u1ee7a m\u1ed9t m\u00e1y t\u00ednh ho\u1eb7c m\u1ed9t thi\u1ebft b\u1ecb \u0111i\u1ec7n t\u1eed kh\u00e1c th\u1ef1c hi\u1ec7n h\u1ea7u h\u1ebft c\u00e1c ph\u00e9p t\u00ednh v\u00e0 c\u00e1c ho\u1ea1t \u0111\u1ed9ng. C\u00e1c chip nh\u1edb \u0111\u01b0\u1ee3c du\u0300ng \u0111\u1ec3 l\u01b0u tr\u1eef d\u1eef li\u1ec7u v\u00e0 c\u00e1c ch\u01b0\u01a1ng tr\u00ecnh m\u00e1y t\u00ednh m\u00e0 \u0111\u01b0\u1ee3c th\u1ef1c thi. C\u00f3 hai lo\u1ea1i b\u1ed9 nh\u1edb th\u01b0\u1eddng \u0111\u01b0\u1ee3c t\u00ecm th\u1ea5y trong m\u1ed9t m\u00e1y t\u00ednh. B\u1ed9 nh\u1edb t\u0129nh (SDRAM) ho\u1ea1t \u0111\u1ed9ng nhanh nh\u01b0ng kh\u00f4ng l\u01b0u tr\u1eef nhi\u1ec1u d\u1eef li\u1ec7u v\u00e0 b\u1ed9 nh\u1edb \u0111\u1ed9ng (DRAM) th\u00ec ch\u1eadm h\u01a1n nh\u01b0ng m\u1eadt \u0111\u1ed9 d\u1eef li\u1ec7u \u0111\u01b0\u1ee3c ch\u1ee9a nhi\u1ec1u h\u01a1n. C\u00e1c lo\u1ea1i chip t\u01b0\u01a1ng t\u1ef1 trong m\u00e1y t\u00ednh l\u00e0 m\u1ed9t t\u1eadp h\u1ee3p c\u00e1c chip logic : \u0111\u00f3 l\u00e0 c\u00e1c chip \u0111i\u1ec1u khi\u1ec3n s\u1ef1 ho\u1ea1t \u0111\u1ed9ng c\u1ee7a \u201cbus\u201d tr\u00ean m\u00e1y t\u00ednh, \u1ed5 \u0111\u0129a, v\u00e0 nhi\u1ec1u ho\u1ea1t \u0111\u1ed9ng kh\u00e1c. T\u1eeb \u0111\u00f3 t\u1ed1c \u0111\u1ed9 v\u00e0 s\u1ed1 l\u01b0\u1ee3ng c\u00e1c b\u00f3ng b\u00e1n d\u1eabn tr\u00ean m\u1ed9t chip l\u00e0 \u0111i\u1ec1u r\u1ea5t quan tr\u1ecdng trong vi\u1ec7c x\u00e1c \u0111\u1ecbnh hi\u1ec7u su\u1ea5t c\u1ee7a m\u1ed9t m\u00e1y t\u00ednh, h\u1ea7u h\u1ebft c\u00e1c b\u1ed9 vi x\u1eed l\u00fd h\u00e0ng \u0111\u1ea7u v\u00e0 chip nh\u1edb \u0111\u1ed9ng tr\u00ean th\u1ecb tr\u01b0\u1eddng ng\u00e0y nay th\u01b0\u1eddng \u0111\u01b0\u1ee3c s\u1eed d\u1ee5ng c\u00f4ng ngh\u1ec7 ti\u00ean ti\u1ebfn nh\u1ea5t hi\u1ec7n c\u00f3 khi ch\u00fang \u0111\u01b0\u1ee3c s\u1ea3n xu\u1ea5t ra. C\u00f4ng b\u1eb1ng m\u00e0 n\u00f3i th\u00ec b\u1ea5t c\u1ee9 c\u00f4ng ngh\u1ec7 chip h\u00e0ng \u0111\u1ea7u n\u00e0o d\u01b0\u1edbi s\u1ef1 ph\u00e1t tri\u1ec3n ng\u00e0y nay s\u1ebd xu\u1ea5t hi\u1ec7n trong c\u00e1c h\u1ea7u h\u1ebft c\u00e1c b\u1ed9 vi x\u1eed l\u00fd m\u00e1y t\u00ednh cao c\u1ea5p trong v\u00f2ng 1- 2 n\u0103m t\u1edbi. C\u00f4ng ngh\u1ec7 kim lo\u1ea1i \u0111\u1ed3ng, \u0111\u01b0\u1ee3c IBM c\u00f4ng b\u1ed1 h\u1ed3i n\u0103m r\u1ed3i hi\u1ec7n \u0111ang \u0111\u01b0\u1ee3c b\u00e1n cho c\u00e1c kh\u00e1ch h\u00e0ng. CMOS l\u00e0 g\u00ec? CMOS l\u00e0 vi\u1ebft t\u1eaft cho Complementary Metal Oxide Semiconductor - ch\u1ea5t b\u00e1n d\u1eabn \u00f4-x\u00edt kim lo\u1ea1i b\u1ed5 sung. Trong c\u00f4ng-t\u1eafc MOS truy\u1ec1n th\u1ed1ng, n\u1ebfu \u0111i\u1ec7n \u00e1p \u201ccao\u201d \u0111\u01b0\u1ee3c \u0111\u01b0a v\u00e0o \u201cc\u1ed5ng\u201d kim lo\u1ea1i , n\u00f3 s\u1ebd d\u1eabn \u0111i\u1ec7n. N\u1ebfu \u0111i\u1ec7n \u00e1p th\u1ea5p th\u00ec c\u00f4ng t\u1eafc s\u1ebd \u0111\u01b0\u1ee3c m\u1edf v\u00e0 d\u00f2ng \u0111i\u1ec7n s\u1ebd ng\u1eebng l\u1ea1i. C\u00e1ch \u0111\u00e2y 15 n\u0103m, ch\u1ec9 c\u00f3 c\u00f4ng-t\u1eafc truy\u1ec1n th\u1ed1ng n\u00e0y \u0111\u01b0\u1ee3c s\u1eed d\u1ee5ng trong c\u00e1c chip. K\u1ec3 t\u1eeb \u0111\u00f3, c\u00e1c lo\u1ea1i c\u00f4ng-t\u1eafc MOS t\u01b0\u01a1ng t\u1ef1 kh\u00e1c \u0111\u01b0\u1ee3c ph\u00e1t tri\u1ec3n. Lo\u1ea1i c\u00f4ng-t\u1eafc th\u1ee9 hai n\u00e0y ho\u1ea1t \u0111\u1ed9ng v\u1edbi s\u1ef1 t\u00edch \u0111i\u1ec7n \u0111\u1ed1i c\u1ef1c c\u1ee7a MOS truy\u1ec1n th\u1ed1ng, \u201c b\u1ed5 sung \u201c c\u00f4ng-t\u1eafc MOS truy\u1ec1n th\u1ed1ng. Trong c\u00f4ng-t\u1eafc n\u00e0y, n\u1ebfu \u0111i\u1ec7n \u00e1p th\u1ea5p \u0111\u01b0\u1ee3c \u0111\u01b0a v\u00e0o \u201c c\u1ed5ng \u201c kim lo\u1ea1i, thi\u1ebft c\u00f4ng t\u1eafc s\u1ebd \u0111\u00f3ng l\u1ea1i v\u00e0 d\u00f2ng \u0111i\u1ec7n s\u1ebd ch\u1ea1y qua. T\u01b0\u01a1ng t\u1ef1 nh\u01b0 v\u1eady, n\u1ebfu \u0111i\u1ec7n \u00e1p cao \u0111\u01b0\u1ee3c \u0111\u01b0a v\u00e0o th\u00ec sau \u0111\u00f3 n\u00f3 s\u1ebd m\u1edf v\u00e0 d\u00f2ng \u0111i\u1ec7n ch\u1ea1y s\u1ebd ng\u1eebng l\u1ea1i. H\u1ea7u nh\u01b0 t\u1ea5t c\u1ea3 c\u00e1c b\u1ed9 vi x\u1eed l\u00fd, b\u1ed9 nh\u1edb v\u00e0 c\u00e1c chip h\u1ed7 tr\u1ee3 s\u1eed d\u1ee5ng c\u1ea3 hai lo\u1ea1i c\u00f4ng-t\u1eafc MOS v\u00e0 v\u00ec v\u1eady n\u00f3 d\u1ef1a v\u00e0o CMOS. \u00a0 III - Thu nh\u1ecf v\u00e0 Hi\u1ec7u su\u1ea5t Qui m\u00f4 l\u00e0 g\u00ec? Qui m\u00f4 \u0111\u01a1n gi\u1ea3n l\u00e0 \u0111\u1ec1 c\u1eadp \u0111\u1ebfn xu h\u01b0\u1edbng \u0111\u1ec3 ti\u1ebfp t\u1ee5c t\u1ea1o ra c\u00e1c b\u00f3ng b\u00e1n d\u1eabn v\u00e0 c\u00f4ng ngh\u1ec7 du\u0300ng \u0111\u1ec3 gh\u00e9p c\u00e1c b\u00f3ng b\u00e1n d\u1eabn v\u1edbi nhau, nh\u1ecf h\u01a1n. N\u1ebfu m\u1ed9t b\u00f3ng b\u00e1n d\u1eabn tr\u1edf n\u00ean nh\u1ecf h\u01a1n, n\u00f3 s\u1ebd nhanh h\u01a1n v\u00e0 c\u00f3 th\u1ec3 d\u1eabn \u0111i\u1ec7n t\u1ed1t h\u01a1n. N\u00f3 cu\u0303ng ti\u00eau th\u1ee5 \u0111i\u1ec7n n\u0103ng \u00edt h\u01a1n khi b\u1eadt v\u00e0 t\u1eaft ho\u1eb7c khi c\u00f3 d\u00f2ng \u0111i\u1ec7n ch\u1ea1y qua n\u00f3. N\u00f3i t\u00f3m l\u1ea1i, m\u1ed9t b\u00f3ng b\u00e1n d\u1eabn nh\u1ecf h\u01a1n th\u00ec chi ph\u00ed s\u1ea3n xu\u1ea5t s\u1ebd gi\u1ea3m xu\u1ed1ng v\u00e0 nhi\u1ec1u b\u00f3ng b\u00e1n d\u1eabn s\u1ebd \u0111\u01b0\u1ee3c g\u1eafn tr\u00ean m\u1ed9t con chip h\u01a1n. \u0110\u1ec1 c\u1eadp \u0111\u1ebfn v\u1ea5n \u0111\u1ec1 k\u00edch th\u01b0\u1edbc c\u1ee7a m\u1ed9t c\u00f4ng-t\u1eafc MOS, \u0111\u01b0\u1ee3c gi\u1edbi thi\u1ec7u l\u1ea7n \u0111\u1ea7u ti\u00ean trong m\u00e1y t\u00ednh IBM c\u00e1ch \u0111\u00e2y 15 n\u0103m \u0111\u00e3 gi\u1ea3m k\u00edch th\u01b0\u1edbc t\u1eeb 10 micron xu\u1ed1ng c\u00f2n 0.2 micron trong c\u00e1c chip h\u00e0ng \u0111\u1ea7u hi\u1ec7n nay. Trong th\u1eddi gian \u0111\u00f3, t\u1ec9 l\u1ec7 t\u1ea7n s\u1ed1 \u0111i\u1ec7n t\u1eed c\u1ee7a m\u1ed9t con chip cu\u0303ng t\u0103ng l\u00ean nhi\u1ec1u h\u01a1n 50 l\u1ea7n v\u00e0 s\u1ed1 l\u01b0\u1ee3ng c\u00e1c b\u00f3ng b\u00e1n d\u1eabn tr\u00ean chip cu\u0303ng t\u0103ng l\u00ean g\u1ea5p 20 l\u1ea7n. \u0110\u1ed9ng l\u1ef1c thu\u0301c \u0111\u1ea9y t\u0103ng tr\u01b0\u1edfng l\u1edbn nh\u1ea5t trong c\u00e1c ng\u00e0nh c\u00f4ng nghi\u1ec7p ch\u1ea5t b\u00e1n d\u1eabn, m\u00e1y t\u00ednh, m\u1ea1ng, \u0111i\u1ec7n t\u1eed ti\u00eau du\u0300ng v\u00e0 c\u00f4ng nghi\u1ec7p ph\u1ea7n m\u1ec1m trong n\u1eeda cu\u1ed1i th\u1ebf k\u1ef7 \u0111\u00e3 ti\u1ebfp t\u1ee5c gi\u1ea3m t\u1ec9 l\u1ec7 ho\u1eb7c thu nh\u1ecf k\u00edch th\u01b0\u1edbc b\u00f3ng b\u00e1n d\u1eabn. B\u1eb1ng c\u00e1ch t\u1ea1o ra b\u00f3ng b\u00e1n d\u1eabn nh\u1ecf h\u01a1n, nhanh h\u01a1n, ti\u00eau th\u1ee5 \u0111i\u1ec7n n\u0103ng \u00edt h\u01a1n v\u00e0 gi\u00e1 th\u00e0nh r\u1ebd h\u01a1n, s\u1ebd c\u00f3 nhi\u1ec1u b\u00f3ng b\u00e1n d\u1eabn c\u00f3 th\u1ec3 \u0111\u01b0\u1ee3c t\u00edch h\u1ee3p tr\u00ean 1 chip do \u0111\u00f3 n\u00f3 s\u1ebd th\u1ef1c hi\u1ec7n c\u00e1c ch\u1ee9c n\u0103ng nhanh h\u01a1n v\u00e0 ti\u1ebfu th\u1ee5 \u0111i\u1ec7n n\u0103ng \u00edt h\u01a1n. C\u00e1c m\u00e1y t\u00ednh v\u00e0 c\u00e1c thi\u1ebft b\u1ecb \u0111i\u1ec7n t\u1eed kh\u00e1c tr\u1edf n\u00ean nh\u1ecf h\u01a1n, nhi\u1ec1u t\u00ednh di \u0111\u1ed9ng, r\u1ebb ti\u1ec1n, d\u1ec5 s\u1eed d\u1ee5ng h\u01a1n v\u00e0 m\u1ecdi ng\u01b0\u1eddi d\u1ec5 d\u00e0ng ti\u1ebfp c\u1eadn. Mi\u1ec5n l\u00e0 chu\u0301ng ta c\u00f3 th\u1ec3 t\u1ea1o ra b\u00f3ng b\u00e1n d\u1eabn nhanh h\u01a1n v\u00e0 nh\u1ecf h\u01a1n, kh\u00ed \u0111\u00f3 s\u1ebd t\u1ea1o ra h\u1ec7 th\u1ed1ng d\u00e2y g\u1eafn k\u00e8m v\u1edbi chu\u0301ng c\u00f3 m\u1ee9c \u0111i\u1ec7n tr\u1edf nh\u1ecf cho d\u00f2ng \u0111i\u1ec7n v\u00e0 l\u00e0m cho m\u1ed7i chip ch\u1ee9a nhi\u1ec1u b\u00f3ng b\u00e1n d\u1eabn h\u01a1n, cu\u1ed9c c\u00e1ch m\u1ea1ng s\u1ed1 s\u1ebd ti\u1ebfp t\u1ee5c t\u0103ng t\u1ed1c trong th\u1ebf k\u1ef7 21. T\u1ea1i sao c\u1ea7n ph\u1ea3i th\u1ef1c hi\u1ec7n nhanh h\u01a1n? T\u0103ng t\u1ed1c \u0111\u1ed9 v\u00e0 kh\u1ea3 n\u0103ng l\u00e0m vi\u1ec7c c\u1ee7a c\u00e1c m\u00e1y t\u00ednh \u0111\u00e3 t\u00e1c \u0111\u1ed9ng l\u1edbn \u0111\u1ebfn x\u00e3 h\u1ed9i c\u1ee7a ch\u00fang ta. Internet, c\u00e1c \u1ee9ng d\u1ee5ng ph\u1ea7n m\u1ec1m ti\u00ean ti\u1ebfn, c\u00f4ng ngh\u1ec7 nh\u1eadn d\u1ea1ng gi\u1ecdng n\u00f3i, nh\u1eefng ti\u1ebfn b\u1ed9 trong l\u0129nh v\u1ef1c vi\u1ec5n th\u00f4ng v\u00e0 nhi\u1ec1u h\u1ec7 th\u1ed1ng d\u1ecbch v\u1ee5 m\u00e0 chu\u0301ng ta n\u1eafm l\u1ea5y \u0111\u1ec3 cho ph\u00e9p t\u1ea5t c\u1ea3 m\u1ecdi th\u1ee9 \u0111\u01b0\u1ee3c t\u1ea1o ch\u1ec9 mang l\u1ea1i kh\u1ea3 thi b\u1edfi l\u00e0 b\u1edfi v\u00ec hi\u1ec7u n\u0103ng c\u1ee7a c\u00e1c vi m\u1ea1ch x\u1eed l\u00fd t\u0103ng l\u00ean nhi\u1ec1u l\u1ea7n. V\u00e0 \u0111\u00e1nh gi\u00e1 t\u1eeb nh\u1eefng g\u00ec \u0111\u00e3 \u0111\u01b0\u1ee3c ph\u00e1t tri\u1ec3n trong c\u00e1c ph\u00f2ng th\u00ed nghi\u1ec7m nghi\u00ean c\u1ee9u c\u1ee7a nhi\u1ec1u c\u00f4ng ty v\u00e0 tr\u01b0\u1eddng \u0111\u1ea1i h\u1ecdc, hi\u1ec7u n\u0103ng \u0111\u01b0\u1ee3c t\u0103ng l\u00ean c\u1ee7a c\u00e1c chip v\u1ec1 c\u01a1 b\u1ea3n s\u1ebd ti\u1ebfp t\u1ee5c thay \u0111\u1ed5i c\u00e1ch s\u1ed1ng c\u1ee7a ch\u00fang ta trong t\u01b0\u01a1ng lai. Chu\u0301ng ta t\u1ea1o ra chip nhanh h\u01a1n b\u1eb1ng c\u00e1ch n\u00e0o?\u00a0 M\u1ed9t s\u1ed1 c\u00f4ng ngh\u1ec7 c\u00f3 th\u1ec3 \u0111\u01b0\u1ee3c s\u1eed d\u1ee5ng \u0111\u1ec1 l\u00e0m ra c\u00e1c chip nhanh h\u01a1n. Ch\u1ec9 c\u00f3 m\u1ed9t c\u00e1ch l\u00e0 t\u1ea1o ra b\u00f3ng b\u00e1n d\u1eabn nh\u1ecf h\u01a1n. Nh\u01b0ng khi c\u00e1c b\u00f3ng b\u00e1n d\u1eabn \u0111\u01b0\u1ee3c t\u1ea1o ra nh\u1ecf v\u00e0 nhanh h\u01a1n, s\u1ef1 ch\u1eadm tr\u1ec3 th\u00f4ng qua h\u1ec7 th\u1ed1ng d\u00e2y \u0111i\u1ec7n cu\u0303ng tr\u1edf n\u00ean th\u01b0\u1eddng xuy\u00ean h\u01a1n m\u00e0 n\u00f3 s\u1ebd h\u1ea1n ch\u1ebf t\u1ed1c \u0111\u1ed9 c\u1ee7a b\u00f3ng b\u00e1n d\u1eabn. H\u1ec7 th\u1ed1ng d\u00e2y \u0111\u1ed3ng \u0111\u01b0\u1ee3c IBM gi\u1edbi thi\u1ec7u \u0111\u1ea7u ti\u00ean nh\u1eb1m m\u1ee5c \u0111\u00edch gi\u1ea3m b\u1edbt s\u1ef1 ch\u1eadm tr\u1ec3 c\u1ee7a h\u1ec7 th\u1ed1ng d\u00e2y \u0111i\u1ec7n trong chip. K\u1ef9 thu\u1eadt kh\u00e1c \u0111\u1ec3 t\u0103ng t\u1ed1c \u0111\u1ed9 chip l\u00e0 s\u1eed d\u1ee5ng m\u1ed9t ch\u1ea5t b\u00e1n d\u1eabn \u201c nhanh h\u01a1n\u201d thay th\u1ebf. IV- Silicon tr\u00ean ch\u1ea5t c\u00e1ch \u0111i\u1ec7n Silicon tr\u00ean ch\u1ea5t c\u00e1ch \u0111i\u1ec7n l\u00e0 g\u00ec? M\u1ed9t ch\u1ea5t n\u1ec1n b\u00e1n d\u1eabn nhanh h\u01a1n \u0111\u00e3 \u0111\u01b0\u1ee3c quan t\u00e2m t\u00edch c\u1ef1c trong su\u1ed1t 30 n\u0103m qua l\u00e0 SOI (silicon-on-insulator \u2013 sillicon tr\u00ean ch\u1ea5t c\u00e1ch \u0111i\u1ec7n). SOI du\u0300ng \u0111\u1ec3 ch\u1ec9 vi\u1ec7c \u0111\u1eb7t m\u1ed9t l\u1edbp silicon m\u1ecfng l\u00ean tr\u00ean m\u1ed9t l\u1edbp c\u00e1ch \u0111i\u1ec7n ch\u1eb3ng h\u1ea1n nh\u01b0 oxit silicon ho\u1eb7c thu\u1ef7 tinh. C\u00e1c b\u00f3ng b\u00e1n d\u1eabn sau \u0111\u00f3 s\u1ebd \u0111\u01b0\u1ee3c x\u00e2y d\u1ef1ng l\u00ean tr\u00ean l\u1edbp SOI m\u1ecfng n\u00e0y. \u00dd t\u01b0\u1edfng ch\u00ednh l\u00e0 l\u1edbp SOI s\u1ebd gi\u1ea3m \u0111i\u1ec7n dung c\u1ee7a c\u00f4ng-t\u1eafc, do \u0111\u00f3 n\u00f3 s\u1ebd ho\u1ea1t \u0111\u1ed9ng nhanh h\u01a1n. \u0110i\u1ec7n dung l\u00e0 g\u00ec? \u0110i\u1ec7n dung l\u00e0 kh\u1ea3 n\u0103ng c\u1ee7a m\u1ed9t c\u1ea5u tru\u0301c l\u01b0u tr\u1eef \u0111i\u1ec7n t\u00edch. M\u1ed7i c\u1ea5u tru\u0301c c\u00f3 th\u1ec3 truy\u1ec1n \u0111i\u1ec7n nh\u1edd n\u00f3 c\u00f3 \u0111i\u1ec7n dung k\u1ebft h\u1ee3p v\u1edbi n\u00f3. B\u00f3ng b\u00e1n d\u1eabn MOS ho\u1eb7c c\u00f4ng-t\u1eafc l\u00e0 m\u1ed9t c\u1ea5u tru\u0301c nh\u01b0 v\u1eady. M\u1ed7i l\u1ea7n b\u00f3ng b\u00e1n d\u1eabn \u0111\u01b0\u1ee3c b\u1eadt l\u00ean, \u0111\u1ea7u ti\u00ean n\u00f3 ph\u1ea3i t\u00edch \u0111i\u1ec7n cho t\u1ea5t c\u1ea3 \u0111i\u1ec7n dung b\u00ean trong n\u00f3 tr\u01b0\u1edbc khi n\u00f3 c\u00f3 th\u1ec3 b\u1eaft \u0111\u1ea7u d\u1eabn \u0111i\u1ec7n. N\u00f3 m\u1ea5t m\u1ed9t kho\u1ea3ng th\u1eddi gian t\u01b0\u01a1ng \u0111\u1ed1i l\u00e2u \u0111\u1ec3 t\u00edch v\u00e0 x\u1ea3 \u0111i\u1ec7n so v\u1edbi th\u1eddi gian th\u1ef1c t\u1ebf m\u00e0 n\u00f3 m\u1ea5t \u0111\u1ec3 b\u1eadt t\u1eaft b\u00f3ng b\u00e1n d\u1eabn. Vi\u1ec7c ph\u00e1t tri\u1ec3n m\u1ed9t ph\u01b0\u01a1ng ph\u00e1p \u0111\u1ec3 gi\u1ea3m \u0111i\u1ec7n dung b\u00ean trong c\u1ee7a m\u1ed9t b\u00f3ng b\u00e1n d\u1eabn, n\u00f3 s\u1ebd l\u00e0m cho h\u1ec7 th\u1ed1ng ho\u1ea1t \u0111\u1ed9ng nhanh h\u01a1n. C\u00f4ng ngh\u1ec7 SOI gi\u1ea3m \u0111i\u1ec7n dung b\u1eb1ng c\u00e1ch n\u00e0o? M\u1ed9t trong c\u00e1c vu\u0300ng c\u00f3 th\u1ec3 l\u01b0u tr\u1eef \u0111i\u1ec7n t\u00edch trong m\u1ed9t c\u00f4ng-t\u1eafc MOS l\u00e0 m\u1ed9t vu\u0300ng gi\u1eefa c\u00e1c t\u1ea1p ch\u1ea5t \u0111\u01b0\u1ee3c th\u00eam v\u00e0o silicon c\u1ee7a m\u1ed9t con chip v\u00e0 ch\u1ea5t n\u1ec1n silicon c\u1ee7a n\u00f3 m\u00e0 kh\u00f4ng c\u00f3 t\u1ea1p ch\u1ea5t. Vu\u0300ng \u0111\u00f3 \u0111\u01b0\u1ee3c g\u1ecdi l\u00e0 \u201c \u0111i\u1ec7n dung ti\u1ebfp xu\u0301c\u201d. N\u1ebfu c\u00f3 m\u1ed9t l\u1edbp ch\u1ea5t c\u00e1ch \u0111i\u1ec7n m\u1ecfng nh\u01b0 l\u00e0 thu\u1ef7 tinh n\u1eb1m gi\u1eefa c\u00e1c t\u1ea1p ch\u1ea5t v\u00e0 ch\u1ea5t n\u1ec1n sillion th\u00ec \u0111i\u1ec7n dung ti\u1ebfp xu\u0301c s\u1ebd b\u1ecb lo\u1ea1i b\u1ecf v\u00e0 b\u00f3ng b\u00e1n d\u1eabn MOS s\u1ebd ho\u1ea1t \u0111\u1ed9ng nhanh h\u01a1n. \u0110\u00e2y l\u00e0 l\u00fd do ch\u00ednh t\u1ea1i sao nhi\u1ec1u nh\u00f3m nghi\u00ean c\u1ee9u \u0111\u00e3 v\u00e0 \u0111ang c\u1ed1 g\u1eafng t\u00ecm c\u00e1ch ph\u00e1t tri\u1ec3n c\u00f4ng ngh\u1ec7 SOI. C\u00f4ng ngh\u1ec7 SOI t\u1ea1o ra b\u00f3ng b\u00e1n d\u1eabn MOS nhanh h\u01a1n. M\u1ee5c ti\u00eau cu\u1ed1i cu\u0300ng l\u00e0 s\u1eed d\u1ee5ng SOI nh\u01b0 m\u1ed9t l\u1edbp n\u1ec1n cho c\u00f4ng ngh\u1ec7 CMOS ch\u1ee7 \u0111\u1ea1o \u0111\u01b0\u1ee3c du\u0300ng trong vi\u1ec7c s\u1ea3n xu\u1ea5t c\u00e1c vi\u00a0 x\u1eed l\u00fd cho m\u00e1y t\u00ednh m\u1ea1nh v\u00e0 c\u00e1c thi\u1ebft b\u1ecb \u0111i\u1ec7n t\u1eed hi\u1ec7n \u0111\u1ea1i kh\u00e1c. \u0110\u00e2y ch\u00ednh l\u00e0 l\u00fd do t\u1ea1i sao s\u1ef1 c\u00f4ng b\u1ed1 c\u1ee7a IBM l\u00e0 h\u1ebft s\u1ee9c quan tr\u1ecdng. Trong khi c\u00e1c h\u00e3ng kh\u00e1c k\u1ec3 c\u1ea3 IBM \u0111\u00e3 th\u00e0nh c\u00f4ng trong vi\u1ec7c ph\u00e1t tri\u1ec3n c\u00f4ng ngh\u1ec7 SOI, IBM l\u00e0 h\u00e3ng \u0111\u1ea7u ti\u00ean c\u00f3 kh\u1ea3 n\u0103ng \u00e1p d\u1ee5ng c\u00f4ng ngh\u1ec7 n\u00e0y trong vi\u1ec7c x\u00e2y d\u1ef1ng c\u00e1c vi x\u1eed l\u00fd ch\u1ee7 \u0111\u1ea1o \u0111\u1ea7y \u0111\u1ee7 t\u00ednh n\u0103ng , lo\u1ea1i chip ph\u1ee9c t\u1ea1p nh\u1ea5t. V-V\u01b0\u1ee3t qua r\u00e0o c\u1ea3n c\u1ee7a c\u00f4ng ngh\u1ec7 SOI \u00a0\u00a0\u00a0\u00a0  M\u1ed9t s\u1ed1 th\u1eed th\u00e1c th\u1ee9c trong vi\u1ec7c ph\u00e1t tri\u1ec3n SOI l\u00e0 g\u00ec?\u00a0 Film sillicon \u0111\u01b0\u1ee3c du\u0300ng \u0111\u1ec3 t\u1ea1o ra c\u00e1c b\u00f3ng b\u00e1n d\u1eabn MOS l\u00e0 silicon k\u1ebft tinh ho\u00e0n h\u1ea3o. L\u1edbp oxit c\u00e1ch \u0111i\u1ec7n nh\u01b0ng kh\u00f4ng ph\u1ea3i l\u00e0 ch\u1ea5t k\u1ebft tinh. R\u1ea5t kh\u00f3 t\u1ea1o ra sillicon tinh th\u1ec3 ho\u00e0n to\u00e0n tr\u00ean oxit ho\u1eb7c silicon v\u1edbi c\u00e1c ch\u1ea5t c\u00e1ch \u0111i\u1ec7n kh\u00e1c v\u00ec c\u00e1c \u0111\u1eb7c t\u00ednh k\u1ebft tinh c\u1ee7a l\u1edbp ch\u1ea5t c\u00e1ch \u0111i\u1ec7n n\u00e0y r\u1ea5t kh\u00e1c sillion tinh khi\u1ebft. N\u1ebfu kh\u00f4ng thu \u0111\u01b0\u1ee3c sillion k\u1ebft tinh ho\u00e0n to\u00e0n th\u00ec sau \u0111\u00f3 c\u00e1c khi\u1ebfm khuy\u1ebft s\u1ebd \u0111\u01b0\u1ee3c t\u00ecm th\u1ea5y tr\u00ean c\u00e1c film SOI. \u0110i\u1ec1u n\u00e0y c\u00f3 th\u1ec3 ph\u00e1 h\u1ecfng m\u1ed9t c\u00e1ch nghi\u00eam tr\u1ecdng c\u00f4ng-t\u1eafc MOS v\u1ec1 m\u1eb7c t\u1ed1c \u0111\u1ed9 l\u1eabn r\u00f2 r\u1ec9 \u0111i\u1ec7n qua c\u00f4ng-t\u1eafc n\u00e0y. M\u1ed9t trong c\u00e1c l\u0129nh v\u1ef1c nghi\u00ean c\u1ee9u quan tr\u1ecdng \u0111\u00e3 v\u00e0 \u0111ang n\u1ed7 l\u1ef1c nh\u1eb1m thu \u0111\u01b0\u1ee3c c\u00e1c l\u1edbp SOI \u201cho\u00e0n h\u1ea3o\u201d. M\u1ed9t ch\u1ea5t c\u00e1ch \u0111i\u1ec7n t\u00ecm th\u1ea5y s\u1ebd l\u00e0 ch\u1ea5t k\u1ebft tinh ho\u00e0n to\u00e0n v\u00e0 c\u00f3 c\u00e1c \u0111\u1eb7c t\u00ednh g\u1ea7n v\u1edbi sillion l\u00e0 sapphire. M\u1eb7c du\u0300 silicon tr\u00ean shapphire l\u00e0 m\u1ed9t trong c\u00e1c l\u1edbp SOI \u0111\u01b0\u1ee3c nghi\u00ean c\u1ee9u r\u1ea5t t\u1ec9 m\u0129, nh\u01b0ng film SOI s\u1eed d\u1ee5ng n\u00f3 v\u1eabn t\u00ecm th\u1ea5y khi\u1ebfm khuy\u1ebft v\u00e0 sillion tr\u00ean sapphire kh\u00f4ng bao gi\u1edd c\u00f3 th\u1ec3 s\u1eed d\u1ee5ng th\u00e0nh c\u00f4ng nh\u01b0 m\u1ed9t v\u1eadt li\u1ec7u c\u00e1ch \u0111i\u1ec7n. Ngay c\u1ea3 trong tr\u01b0\u1eddng h\u1ee3p m\u00e0 \u1edf \u0111\u00f3 ch\u1ea5t l\u01b0\u1ee3ng c\u1ee7a l\u1edbp SOI t\u1ed1t \u0111\u1ec3 t\u1ea1o ra c\u00e1c chip \u0111\u01a1n ho\u1eb7c c\u00e1c m\u1ea1ch nh\u1ecf, b\u00f3ng b\u00e1n d\u1eabn MOS \u0111\u01b0\u1ee3c \u0111\u1eb7t tr\u00ean l\u1edbp SOI n\u00e0y \u0111\u00e3 ti\u1ebfp t\u1ee5c \u0111\u1eb7t ra c\u00e1c th\u00e1ch th\u1ee9c quan tr\u1ecdng. Khi m\u1ed9t b\u00f3ng b\u00e1n d\u1eabn \u0111\u01b0\u1ee3c \u0111\u1eb7t tr\u00ean l\u1edbp SOI, n\u00f3 cu\u0303ng \u0111\u01b0\u1ee3c \u0111\u1eb7t c\u1ea1nh b\u00f3ng b\u00e1n d\u1eabn l\u01b0\u1ee1ng c\u1ef1c song song. B\u00f3ng b\u00e1n d\u1eabn l\u01b0\u1ee1ng c\u1ef1c c\u00f3 th\u1ec3 b\u1eadt khi c\u00f4ng-t\u1eafc MOS truy\u1ec1n d\u00f2ng \u0111i\u1ec7n qua ch\u00ednh n\u00f3, ngh\u0129a l\u00e0 d\u1ef1a v\u00e0o d\u00f2ng \u0111i\u1ec7n s\u1ebd \u0111\u01b0\u1ee3c cung c\u1ea5p th\u00f4ng qua qu\u00e1 tr\u00ecnh i-on ho\u00e1 t\u01b0\u01a1ng t\u00e1c baz\u01a1. S\u1ef1 ph\u1ea3n \u1ee9ng n\u00e0y c\u1ee7a b\u00f3ng b\u00e1n d\u1eabn l\u01b0\u1ee1ng c\u1ef1c t\u1edbi d\u00f2ng \u0111i\u1ec7n ch\u1ea1y qua b\u00f3ng b\u00e1n d\u1eabn MOS g\u1ea7n \u0111\u00f3 s\u1ebd l\u00e0m t\u0103ng l\u00ean m\u1ed9t s\u1ed1 hi\u1ec7u \u1ee9ng kh\u00f4ng mong mu\u1ed1n m\u00e0 l\u00e0m ph\u1ee9c t\u1ea1p s\u1ef1 ho\u1ea1t \u0111\u1ed9ng c\u1ee7a m\u1ea1ch chip v\u00e0 khu\u00f4n c\u1ee7a n\u00f3. N\u1ed7 l\u1ef1c t\u00edch c\u1ef1c \u0111\u00e3 \u0111\u01b0\u1ee3c c\u1ed1ng hi\u1ebfn trong ba th\u1eadp k\u1ef7 qua vi\u1ec7c m\u00f4 t\u1ea3, l\u00ean khu\u00f4n, lo\u1ea1i b\u1ecf ho\u1eb7c gi\u1ea3m thi\u1ec3u \u0111\u00e1ng k\u1ec3 v\u00e0 ki\u1ec3m so\u00e1t c\u00e1c hi\u1ec7u \u1ee9ng kh\u00f4ng mong mu\u1ed1n g\u00e2y ra b\u1edfi c\u00e1c thi\u1ebft b\u1ecb l\u01b0\u1ee1ng c\u1ef1c.  M\u1ed9t gi\u1ea3i ph\u00e1p cho v\u1ea7n \u0111\u1ec1 nan gi\u1ea3i v\u1ec1 b\u00f3ng b\u00e1n d\u1eabn l\u01b0\u1ee1ng c\u1ef1c \u0111\u00e3 \u0111\u01b0\u1ee3c m\u1ea1nh d\u1ea1ng xem x\u00e9t trong 2 \u2013 3 n\u0103m qua \u0111\u1ec3 s\u1eed d\u1ee5ng c\u00e1c l\u1edbp film SOI r\u1ea5t m\u1ecfng (nh\u1ecf h\u01a1n 0.1 micron) g\u1ecdi l\u00e0 \u201cfully-depleted films \u2013 c\u00e1c l\u1edbp m\u1ecfng to\u00e0n ph\u1ea7n\u201d. C\u00e1c ph\u01b0\u01a1ng ph\u00e1p c\u1ee7a IBM kh\u00e1c nhau v\u00e0 h\u1ecd s\u1eed d\u1ee5ng c\u00e1c film d\u1ea7y h\u01a1n ( l\u1edbn h\u01a1n 0.15 micron), g\u1ecdi l\u00e0 \u201cpartially-depleted films \u2013 c\u00e1c film m\u1ecfng b\u00e1n ph\u1ea7n\u201d\u00a0  C\u00f3 l\u1ebd m\u1ed9t trong nh\u1eefng r\u00e0o c\u1ea3n l\u1edbn l\u1edbn nh\u1ea5t \u0111\u1ed1i v\u1edbi vi\u1ec7c \u00e1p d\u1ee5ng SOI nh\u01b0 m\u1ed9t c\u00f4ng ngh\u1ec7 ch\u1ee7 \u0111\u1ea1o \u0111\u00e3 \u0111\u01b0\u1ee3c ti\u1ebfn h\u00e0nh d\u1ef1a tr\u00ean c\u00f4ng ngh\u1ec7 Bulk CMOS truy\u1ec1n th\u1ed1ng qua nhi\u1ec1u n\u0103m. Trong khi nhi\u1ec1u s\u1ef1 chu\u0301 \u00fd t\u1eadp trung ho\u00e0n to\u00e0n cho c\u00f4ng ngh\u1ec7 SOI, c\u00f4ng ngh\u1ec7 Bulk Silicon \u0111\u00e3 cho th\u1ea5y c\u00f3 nh\u1eefng s\u1ef1 ti\u1ebfn b\u1ed9 th\u00edch h\u1ee3p. VI- Ph\u01b0\u01a1ng ph\u00e1p c\u00f4ng ngh\u1ec7 SOI c\u1ee7a IBM T\u1ea1i sao IBM kh\u00f4ng t\u1eeb b\u1ecf c\u00f4ng ngh\u1ec7 SOI ? Th\u1ef1c ch\u1ea5t, IBM l\u00e0 m\u1ed9t c\u00f4ng ty c\u00f4ng ngh\u1ec7. V\u1edbi vai tr\u00f2 l\u00e0 c\u00f4ng ty d\u1eabn \u0111\u1ea7u trong ng\u00e0nh c\u00f4ng nghi\u1ec7p CNTT, IBM cam k\u1ebft ph\u00e1t tri\u1ec3n c\u00f4ng ngh\u1ec7 t\u1ed1t nh\u1ea5t \u0111\u1ec3 s\u1eed d\u1ee5ng trong c\u00e1c s\u1ea3n ph\u1ea9m c\u1ee7a m\u00ecnh. C\u00f4ng ngh\u1ec7 mu\u0303i nh\u1ecdn silicon l\u00e0 y\u1ebfu t\u1ed1 tr\u1ecdng y\u1ebfu \u1edf v\u1ecb tr\u00ed h\u00e0ng \u0111\u1ea7u c\u1ee7a IBM. S\u1ef1 \u0111\u1ea7u t\u01b0 c\u1ee7a c\u00f4ng ty v\u00e0o c\u00f4ng ngh\u1ec7 silicon \u0111\u00e3 \u0111\u1ea1t \u0111\u01b0\u1ee3c nh\u1eefng b\u01b0\u1edbc \u0111\u1ed9t ph\u00e1 quan tr\u1ecdng. IBM \u0111\u00e3 d\u1eabn \u0111\u01b0\u1eddng cho s\u1ef1 ph\u00e1t tri\u1ec3n b\u1ed9 nh\u1edb t\u1ebf b\u00e0o v\u1edbi m\u1ed9t b\u00f3ng b\u00e1n d\u1eabn, c\u00f4ng ngh\u1ec7 CMOS ch\u1ec9 b\u1eb1ng \u00bc micron v\u00e0 s\u1eed d\u1ee5ng \u0111\u1ed3ng \u0111\u1ec3 thay th\u1ebf nh\u00f4m \u0111\u1ec3 s\u1ea3n xu\u1ea5t ra nh\u1eefng con chip c\u00f3 t\u1ed1c \u0111\u1ed9c nhanh h\u01a1n, ho\u1ea1t \u0111\u1ed9ng t\u1ed1t h\u01a1n v\u00e0 ti\u00eau th\u1ee5 \u0111i\u1ec7n n\u0103ng th\u1ea5p h\u01a1n. Hi\u1ec7n nay, c\u00f4ng ngh\u1ec7 SOI l\u00e0 m\u1ed9t th\u00e0nh ph\u1ea7n quan tr\u1ecdng trong m\u1ee5c ti\u00eau c\u1ee7a IBM \u0111\u1ec3 cung c\u1ea5p cho kh\u00e1ch h\u00e0ng c\u00f4ng ngh\u1ec7 CMOS t\u1ed1t nh\u1ea5t trong ng\u00e0nh c\u00f4ng nghi\u1ec7p n\u00e0y.  B\u1ed9 ph\u1eadn Vi \u0111i\u1ec7n t\u1eed c\u1ee7a IBM (Microelectronics Division) \u0111\u00e3 b\u1eaft \u0111\u1ea7u xem x\u00e9t c\u00f4ng ngh\u1ec7 SOI v\u00e0o \u0111\u1ea7u nh\u1eefng n\u0103m 1970. L\u00e0 m\u1ed9t ph\u1ea7n c\u1ee7a c\u00f4ng vi\u1ec7c ti\u00ean phong, IBM l\u1ea7n \u0111\u1ea7u ti\u00ean ph\u00e1t tri\u1ec3n ph\u01b0\u01a1ng ph\u00e1p \"keo d\u00ednh\" trong vi\u1ec7c t\u1ea1o ra c\u00e1c film SOI. Ban \u0111\u1ea7u d\u1ef1 \u00e1n n\u00e0y b\u1ecb gi\u00e1n \u0111o\u1ea1n v\u00e0o gi\u1eefa nh\u1eefng n\u0103m 1970, nh\u00f3m ch\u1ecbu tr\u00e1ch nhi\u1ec7m ph\u00e1t tri\u1ec3n c\u00f4ng ngh\u1ec7 mu\u0303i nh\u1ecdn Bulk silicon c\u1ee7a IBM t\u1ea1i B\u1ed9 Ph\u1eadn Nghi\u00ean C\u1ee9u (Research Division) c\u1ee7a c\u00f4ng ty \u0111\u00e3 xem x\u00e9t l\u1ea1i c\u00f4ng ngh\u1ec7 SOI l\u1ea7n th\u1ee9 2 v\u00e0o n\u0103m 1989. \u0110\u1ed9i ng\u0169 t\u1ea1i phong nghi\u00ean c\u1ee9u n\u00e0y \u0111\u00e3 l\u00e0m vi\u1ec7c ch\u1eb7t ch\u1ebd c\u00f9ng v\u1edbi \u0111\u1ed9i ng\u0169 nghi\u00ean c\u1ee9u c\u00f4ng ngh\u1ec7 Bulk v\u00e0 l\u00e0 ph\u01b0\u01a1ng ti\u1ec7n \u0111em l\u1ea1i ti\u1ebfn b\u1ed9 nhanh ch\u00f3ng c\u1ee7a c\u00f4ng ngh\u1ec7 SOI t\u1ea1i IBM.  Sau 5 n\u0103m ti\u1ebfn b\u1ed9 \u0111\u00e1ng k\u1ec3 v\u1ec1 c\u00f4ng ngh\u1ec7 v\u1eadt li\u1ec7u SOI, thi\u1ebft b\u1ecb, t\u00ednh ch\u1ea5t v\u00e0 m\u1ed9t v\u00e0i s\u1ea3n ph\u1ea9m m\u1ea1ch \u0111i\u1ec7n t\u1eed g\u1ea7n \u0111\u00e2y, quy\u1ebft \u0111\u1ecbnh th\u1ef1c hi\u1ec7n \u0111\u1ec3 di chuy\u1ec3n s\u1ef1 ph\u00e1t tri\u1ec3n c\u00f4ng ngh\u1ec7 SOI sang l\u1ed1i ph\u00e1t tri\u1ec3n \u201cki\u1ec3u nh\u01b0 ch\u1ebf t\u1ea1o\" t\u1ea1i Trung t\u00e2m C\u00f4ng ngh\u1ec7 Silicon Cao C\u1ea5p (Advanced Silicon Technology Center - ASTC) \u1edf \u0110\u00f4ng Fishkill, New York, M\u1ef9. B\u01b0\u1edbc di chuy\u1ec3n sang ASTC l\u00e0 \u0111\u1eb7c bi\u1ec7t quan tr\u1ecdng t\u1eeb \u0111\u00f3 n\u00f3 \u0111\u1eb7t c\u00f4ng ngh\u1ec7 SOI CMOS d\u01b0\u1edbi s\u1ef1 gi\u00e1m s\u00e1t nghi\u00eam ng\u1eb7t gi\u1ed1ng nh\u01b0 c\u00f4ng ngh\u1ec7 Bulk. Vi\u1ec7c di chuy\u1ec3n \u0111\u1ebfn ASTC c\u0169ng cho ph\u00e9p c\u00f4ng ngh\u1ec7 SOI ti\u1ebfp c\u1eadn \u0111\u1ebfn m\u1ed9t d\u00e2y chuy\u1ec1n s\u1ea3n xu\u1ea5t \u00edt l\u1ed7i m\u00e0 n\u00f3 l\u00e0 c\u00f4ng c\u1ee5 ph\u00e1t tri\u1ec3n nguy\u00ean li\u1ec7u SOI c\u0169ng nh\u01b0 nhi\u1ec1u b\u1ed9 vi x\u1eed l\u00fd ti\u00ean ti\u1ebfn v\u00e0 thi\u1ebft k\u1ebf b\u1ed9 nh\u1edb, m\u00f4 h\u00ecnh ho\u00e1, c\u01a1 s\u1edf h\u1ea1 t\u1ea7ng thi\u1ebft k\u1ebf m\u1ea1ch \u0111i\u1ec7n t\u1eed v\u00e0 h\u1ec7 ph\u01b0\u01a1ng ph\u00e1p \u0111\u1ec3 \u0111\u00e1nh gi\u00e1 \u0111\u1ed9 tin c\u1eady c\u1ee7a thi\u1ebft b\u1ecb v\u00e0 m\u1ea1ch \u0111i\u1ec7n SOI. Ng\u00e0y nay, c\u00f4ng ngh\u1ec7 SOI ti\u1ebfp t\u1ee5c \u0111i qua qu\u00e1 tr\u00ecnh th\u1ea9m \u0111\u1ecbnh t\u01b0\u01a1ng t\u1ef1 nh\u01b0 c\u00f4ng ngh\u1ec7 Bulk CMOS, v\u1edbi s\u1ef1 quan t\u00e2m ch\u1eb7t ch\u1ebd \u0111\u1ebfn t\u1eebng chi ti\u1ebft nh\u01b0 v\u1eady \u0111\u00f3 l\u00e0 m\u1ed9t ph\u1ea7n c\u1ee7a t\u1ea5t c\u1ea3 s\u1ef1 ph\u00e1t tri\u1ec3n c\u00f4ng ngh\u1ec7 t\u1ea1i B\u1ed9 ph\u1eadn Vi \u0110i\u1ec7n T\u1eed c\u1ee7a IBM (IBM\u2019s Microelectronic Division). L\u00e0m th\u1ebf n\u00e0o cu\u1ed1i cu\u0300ng IBM \u0111\u00e3 t\u1ea1o ra c\u00f4ng ngh\u1ec7 SOI nh\u01b0 m\u1ed9t gi\u1ea3i ph\u00e1p thay th\u1ebf kh\u1ea3 thi? M\u1ed9t s\u1ed1 y\u1ebfu t\u1ed1 d\u1eabn \u0111\u1ebfn kh\u1ea3 n\u0103ng c\u1ee7a IBM nh\u1eb1m t\u1ea1o ra SOI nh\u01b0 l\u00e0 m\u1ed9t k\u1ef9 thu\u1eadt l\u00e0m chip ch\u1ee7 \u0111\u1ea1o. M\u1ed9t y\u1ebfu t\u1ed1 quan tr\u1ecdng l\u00e0 l\u00e0m ch\u1eadm ti\u1ebfn tr\u00ecnh trong c\u00f4ng ngh\u1ec7 CMOS t\u1ea1o ra hi\u1ec7u su\u1ea5t ph\u1ee5 do c\u00f4ng ngh\u1ec7 SOI cung c\u1ea5p c\u00e0ng c\u00f3 gi\u00e1 tr\u1ecb h\u01a1n. Th\u1ee9 hai, nh\u00e0 thi\u1ebft k\u1ebf s\u1ebd s\u1eed d\u1ee5ng b\u1ea5t k\u1ef3 hi\u1ec7u su\u1ea5t n\u00e0o do c\u00e1c nh\u00e0 ph\u00e1t tri\u1ec3n c\u00f4ng ngh\u1ec7 \u0111em l\u1ea1i cho h\u1ecd. M\u1ed9t c\u00f4ng ngh\u1ec7 nhanh h\u01a1n \u0111ang \u0111\u01b0\u1ee3c c\u00e1c nh\u00e0 thi\u1ebft k\u1ebf s\u1eed d\u1ee5ng \u0111\u1ec3 chuy\u1ec3n th\u00e0nh c\u00e1c m\u1ea1ch x\u1eed l\u00fd nhanh h\u01a1n v\u00e0 cu\u1ed1i c\u00f9ng cho ra \u0111\u1eddi c\u00e1c m\u00e1y t\u00ednh nhanh h\u01a1n tr\u00ean th\u1ecb tr\u01b0\u1eddng. Nh\u01b0ng c\u00f3 l\u1ebd m\u1ed9t y\u1ebfu t\u1ed1 quan tr\u1ecdng nh\u1ea5t trong c\u00f4ng ngh\u1ec7 SOI tr\u1edf th\u00e0nh m\u1ed9t c\u00f4ng ngh\u1ec7 ch\u1ee7 \u0111\u1ea1o l\u00e0 b\u1ec1 r\u1ed9ng v\u00e0 ch\u1ea5t l\u01b0\u1ee3ng c\u1ee7a c\u00f4ng t\u00e1c th\u1ef1c hi\u1ec7n t\u1ea1i IBM trong khi ph\u00e1t tri\u1ec3n n\u00f3. Trong s\u1ed1 h\u1ea7u c\u00e1c b\u01b0\u1edbc \u0111\u1ed9t ph\u00e1 quan tr\u1ecdng nh\u1ea5t l\u00e0 s\u1ef1 ch\u1ee9ng minh g\u1ea7n \u0111\u00e2y c\u1ee7a c\u00e1c vi x\u1eed l\u00fd \u0111\u1ea7y \u0111\u1ee7 ch\u1ee9c n\u0103ng v\u00e0 c\u00e1c chip RAM t\u0129nh l\u1edbn s\u1eed d\u1ee5ng c\u00f4ng ngh\u1ec7 SOI. C\u00f4ng vi\u1ec7c n\u00e0y \u0111\u00e3 thuy\u1ebft ph\u1ee5c nhi\u1ec1u ng\u01b0\u1eddi ho\u00e0i nghi r\u1eb1ng sau ba th\u1eadp k\u1ef7 c\u00f4ng ngh\u1ec7 SOI th\u1ef1c s\u1ef1 l\u00e0 m\u1ed9t c\u00f4ng ngh\u1ec7 c\u00f3 th\u1ec3 \u0111\u01b0\u1ee3c s\u1eed d\u1ee5ng \u0111\u1ec3 thi\u1ebft k\u1ebf c\u00e1c th\u1ebf h\u1ec7 chip m\u1edbi \u1edf c\u00e1c m\u1ee9c \u0111\u1ed9 thu\u1eadn l\u1ee3i v\u00e0 \u0111\u1ea1t \u0111\u01b0\u1ee3c m\u1ed9t hi\u1ec7u su\u1ea5t hai n\u0103m v\u01b0\u1ee3t qua c\u00f4ng ngh\u1ec7 Bulk Silicon th\u00f4ng th\u01b0\u1eddng. V\u1eadt li\u1ec7u \u0111\u1ec3 l\u00e0m chip SOI l\u00e0 nh\u01b0 th\u1ebf n\u00e0o? C\u00f3 m\u1ed9t s\u1ed1 ph\u01b0\u01a1ng th\u1ee9c \u0111ang \u0111\u01b0\u1ee3c ph\u00e1t tri\u1ec3n b\u00ean trong v\u00e0 b\u00ean ngo\u00e0i h\u00e3ng IBM cho vi\u1ec7c t\u1ea1o ra v\u1eadt li\u1ec7u SOI v\u00e0 c\u00e1c t\u1ea5m wafer. Hi\u1ec7n nay, IBM \u0111ang t\u1ef1 s\u1ea3n xu\u1ea5t c\u00e1c t\u1ea5m wafer cho chip SOI b\u1eb1ng c\u00e1ch s\u1eed d\u1ee5ng th\u1ee9 m\u00e0 \u0111\u01b0\u1ee3c bi\u1ebft \u0111\u1ebfn nh\u01b0 l\u00e0 SIMOX hay c\u00f2n g\u1ecdi l\u00e0 k\u1ef9 thu\u1eadt\u00a0 \"T\u00e1ch b\u1eb1ng c\u00e1ch c\u1ea5y Ion Oxy - Separation by Implantation of Oxygen \". Trong ph\u01b0\u01a1ng ph\u00e1p n\u00e0y, Ion oxy \u0111\u01b0\u1ee3c c\u1ea5y b\u1eb1ng m\u1ed9t l\u01b0\u1ee3ng r\u1ea5t m\u1ea1nh v\u00e0 c\u00e1c t\u1ea5m wafer \u0111\u01b0\u1ee3c luy\u1ec7n \u1edf nhi\u1ec7t \u0111\u1ed9 cao cho \u0111\u1ebfn khi m\u1ed9t l\u1edbp film SOI m\u1ecfng \u0111\u01b0\u1ee3c h\u00ecnh th\u00e0nh. Ngo\u00e0i ra, IBM ti\u1ebfp t\u1ee5c t\u1eadp trung v\u00e0o ph\u01b0\u01a1ng ph\u00e1p m\u1edbi \u0111\u1ec3 gi\u1ea3m thi\u1ec3u nh\u1eefng khi\u1ebfm khuy\u1ebft c\u1ee7a film SOI. Trong su\u1ed1t qu\u00e1 tr\u00ecnh l\u00e0m c\u00f4ng vi\u1ec7c n\u00e0y, IBM l\u00e0 c\u00f4ng ty duy nh\u1ea5t \u0111\u00e3 cung c\u1ea5p b\u1eb1ng ch\u1ee9ng ch\u1ee9ng minh r\u1eb1ng kh\u00f4ng c\u00f3 s\u1ef1 kh\u00e1c bi\u1ec7t gi\u1eefa vi\u1ec7c s\u1ea3n xu\u1ea5t c\u00e1c wafer c\u1ee7a c\u00f4ng ngh\u1ec7 Bulk v\u00e0 c\u00f4ng ngh\u1ec7 SOI . C\u00e1c b\u00f3ng b\u00e1n d\u1eabn SOI \u0111\u01b0\u1ee3c \u1ee9ng d\u1ee5ng cho b\u1ea3ng m\u1ea1ch nh\u01b0 th\u1ebf n\u00e0o? M\u1ed9t khi film SOI \u0111\u01b0\u1ee3c t\u1ea1o ra, vi\u1ec7c \u0111\u1eb7t c\u00e1c b\u00f3ng b\u00e1n d\u1eabn tr\u00ean film SOI th\u00ec kh\u00f4ng ph\u1ee9c t\u1ea1p. V\u1ec1 c\u01a1 b\u1ea3n n\u00f3 s\u1ebd \u0111i qua qui tr\u00ecnh t\u01b0\u01a1ng t\u1ef1 nh\u01b0 m\u1ed9t t\u1ea5m wafer c\u1ee7a c\u00f4ng ngh\u1ec7 Bulk CMOS. \u0110\u00f3 l\u00e0 s\u1ef1 kh\u00e1c bi\u1ec7t nh\u1ecf trong c\u00e1c chi ti\u1ebft c\u1ee7a qui tr\u00ecnh n\u00e0y, nh\u01b0ng n\u00f3 s\u1eed d\u1ee5ng c\u00f9ng thu\u1eadt kh\u1eafc ch\u00ednh x\u00e1c, khu\u00f4n v\u00e0 l\u1eafng kim lo\u1ea1i. T\u1ea1i IBM, ch\u00fang t\u00f4i \u0111ang trong giai \u0111o\u1ea1n cu\u1ed1i c\u00f9ng c\u1ee7a ti\u00eau chu\u1ea9n CMOS 0,22 micron tr\u00ean c\u00f4ng ngh\u1ec7 SOI v\u00e0 \u0111ang \u1edf c\u00e1c giai \u0111o\u1ea1n \u0111\u1ea7u c\u1ee7a s\u1ef1 ph\u00e1t tri\u1ec3n CMOS 0.15micron tr\u00ean c\u00f4ng ngh\u1ec7 SOI. Ngo\u00e0i ra, khi thi\u1ebft k\u1ebf chip SOI, IBM \u0111\u00e3 n\u1ed7 l\u1ef1c \u0111\u00e1ng k\u1ec3 \u0111\u1ec3 gi\u1ea3m thi\u1ec3u hi\u1ec7u \u1ee9ng c\u1ee7a c\u00e1c b\u00f3ng b\u00e1n d\u1eabn l\u01b0\u1ee1ng c\u1ef1c \u0111\u1eb7t song song v\u1edbi c\u00e1c b\u00f3ng b\u00e1n d\u1eabn MOS. Gi\u1ea3m thi\u1ec3u hi\u1ec7u \u1ee9ng l\u01b0\u1ee1ng c\u1ef1c s\u1ebd l\u00e0m cho chip SOI \"gi\u1ed1ng k\u1ef9 thu\u1eadt Bulk\" v\u00e0 s\u1ebd cho ph\u00e9p nh\u00e0 thi\u1ebft k\u1ebf m\u1ea1ch t\u00e1i s\u1eed d\u1ee5ng c\u00e1c k\u1ef9 thu\u1eadt m\u1ea1ch quen thu\u1ed9c v\u00e0 c\u00e1c l\u1ec7nh macro m\u00e0 \u0111\u00e3 \u0111\u01b0\u1ee3c ph\u00e1t tri\u1ec3n trong c\u00f4ng ngh\u1ec7 Bulk CMOS.  \u00a0VII- L\u1ee3i \u00edch c\u1ee7a c\u00f4ng ngh\u1ec7 SOI Hi\u1ec7u Su\u1ea5t : IBM \u0111\u00e3 x\u00e2y d\u1ef1ng v\u00e0 th\u1eed nghi\u1ec7m c\u00e1c chip d\u1ef1a tr\u00ean c\u00f4ng ngh\u1ec7 SOI c\u00f3 th\u1eddi gian chu k\u1ef3 s\u1ea3n xu\u1ea5t 20-25% v\u00e0 c\u1ea3i thi\u1ec7n h\u01a1n 25-35% c\u00f4ng ngh\u1ec7 t\u01b0\u01a1ng \u0111\u01b0\u01a1ng Bulk CMOS . \u0110i\u1ec1u n\u00e0y t\u01b0\u01a1ng \u0111\u01b0\u01a1ng v\u1edbi kho\u1ea3ng hai n\u0103m ph\u00e1t tri\u1ec3n trong c\u00f4ng ngh\u1ec7 CMOS Bulk. Tr\u00ean bi\u1ec3u \u0111\u1ed3 \u0111\u1ecbnh lu\u1eadt Moore, SOI t\u1ea1o ra m\u1ed9t b\u01b0\u1edbc nh\u1ea3y trong \u0111\u01b0\u1eddng hi\u1ec7u su\u1ea5t, v\u00e0 s\u1ebd b\u00f9 \u0111\u1eafp cho m\u1ed9t v\u00e0i s\u1ef1 thi\u1ebfu h\u1ee5t trong s\u1ef1 c\u1ea3i ti\u1ebfn hi\u1ec7u su\u1ea5t c\u00f4ng ngh\u1ec7 Bulk trong nh\u1eefng n\u0103m t\u1edbi. C\u1ef1c ngu\u1ed3n c\u1ee7a hi\u1ec7u su\u1ea5t SOI t\u0103ng l\u00ean l\u00e0 s\u1ef1 lo\u1ea1i b\u1ecf vu\u0300ng \u0111i\u1ec7n dung ti\u1ebfp xu\u0301c v\u00e0 lo\u1ea1i b\u1ecf \u201chi\u1ec7u \u1ee9ng to\u00e0n th\u00e2n\u201d trong c\u00f4ng ngh\u1ec7 CMOS Bulk. Hi\u1ec7u \u1ee9ng to\u00e0n th\u00e2n l\u00e0 m\u1ed9t hi\u1ec7u \u1ee9ng c\u1ee7a c\u00f4ng ngh\u1ec7 Bulk CMOS m\u00e0 c\u00f3 k\u1ebft qu\u1ea3 l\u00e0 d\u00f2ng \u0111i\u1ec7n th\u1ea5p v\u00e0 hi\u1ec7u su\u1ea5t th\u1ea5p h\u01a1n, trong c\u00e1c b\u00f3ng b\u00e1n d\u1eabn MOS, n\u1ebfu ch\u00fang \u0111\u01b0\u1ee3c \u0111\u1eb7t trong m\u1ed9t c\u1ea5u h\u00ecnh nh\u1ea5t \u0111\u1ecbnh (t\u1ee9c l\u00e0 n\u1ebfu ch\u00fang \u0111\u01b0\u1ee3c x\u1ebfp ch\u1ed3ng l\u00ean nhau trong khi c\u00e1c c\u1ef1c ngu\u1ed3n c\u1ee7a c\u00e1c thi\u1ebft b\u1ecb MOS th\u00ec kh\u00f4ng \u0111\u01b0\u1ee3c ti\u1ebfp x\u00fac v\u1edbi \u0111\u1ebf ) . \u0110i\u1ec7n n\u0103ng th\u1ea5p: M\u1eb7c d\u00f9 nghi\u00ean c\u1ee9u n\u00e0y t\u1eadp trung v\u00e0o c\u00e1c v\u1ea5n \u0111\u1ec1 hi\u1ec7u su\u1ea5t c\u1ee7a c\u00f4ng ngh\u1ec7 SOI, SOI c\u00f3 kh\u1ea3 n\u0103ng tuy\u1ec7t v\u1eddi nh\u01b0 l\u00e0 m\u1ed9t c\u00f4ng ngh\u1ec7 n\u0103ng l\u01b0\u1ee3ng th\u1ea5p. M\u1ed9t trong nh\u1eefng xu h\u01b0\u1edbng \u0111\u00e1ng lo ng\u1ea1i trong v\u00e0i n\u0103m qua l\u00e0 m\u1ecdi ng\u01b0\u1eddi \u0111\u00e3 \u0111\u01b0\u1ee3c s\u1eed d\u1ee5ng nhi\u1ec1u c\u00f4ng ngh\u1ec7 ti\u00ean ti\u1ebfn nh\u1eadn th\u1ea5y r\u1eb1ng \u0111i\u1ec7n n\u0103ng ti\u00eau th\u1ee5 c\u1ee7a vi x\u1eed l\u00fd \u0111\u00e3 t\u0103ng l\u00ean. V\u00ed d\u1ee5, chip 486 c\u1ee7a m\u1ed9t v\u00e0i n\u0103m tr\u01b0\u1edbc \u0111\u00e2y ti\u00eau th\u1ee5 d\u01b0\u1edbi 5W, trong khi b\u1ed9 x\u1eed l\u00fd Pentium ti\u00eau th\u1ee5 kho\u1ea3ng 10 W, v\u00e0 m\u1ed9t b\u1ed9 vi x\u1eed l\u00fd Pentium II 400-MHz c\u00f3 \u0111i\u1ec7n n\u0103ng ti\u00eau th\u1ee5 t\u1ed1i \u0111a kho\u1ea3ng 28W. Gi\u1edbi h\u1ea1n ngu\u1ed3n ti\u00eau th\u1ee5 t\u0103ng l\u00ean \u0111\u00e1ng k\u1ec3 vi\u1ec7c s\u1eed d\u1ee5ng c\u00e1c vi x\u1eed l\u00fd \u0111\u1eb7c bi\u1ec7t l\u00e0 trong c\u00e1c \u1ee9ng d\u1ee5ng \u0111i\u1ec7n tho\u1ea1i di \u0111\u1ed9ng. IBM thay th\u1ebf b\u00f3ng b\u00e1n d\u1eabn l\u01b0\u1ee1ng c\u1ef1c b\u1eb1ng c\u00e1c b\u00f3ng b\u00e1n d\u1eabn MOS v\u00ec \u0111i\u1ec7n n\u0103ng ti\u00eau th\u1ee5 c\u1ee7a b\u00f3ng b\u00e1n d\u1eabn l\u01b0\u1ee1ng c\u1ef1c cao. Vi\u1ec7c gi\u1ea3m \u0111i\u1ec7n \u00e1p r\u1ea5t hi\u1ec7u qu\u1ea3 trong vi\u1ec7c gi\u1ea3m n\u0103ng l\u01b0\u1ee3ng chip. Kh\u1ea3 n\u0103ng c\u1ee7a c\u00f4ng ngh\u1ec7 SOI nh\u01b0 m\u1ed9t ngu\u1ed3n n\u0103ng l\u01b0\u1ee3ng th\u1ea5p b\u1eaft ngu\u1ed3n t\u1eeb th\u1ef1c t\u1ebf m\u1ea1ch SOI c\u00f3 th\u1ec3 ho\u1ea1t \u0111\u1ed9ng \u1edf m\u1ee9c \u0111i\u1ec7n \u00e1p th\u1ea5p c\u00f3 c\u00f9ng hi\u1ec7u su\u1ea5t gi\u1ed1ng nh\u01b0 s\u1eed d\u1ee5ng c\u00f4ng ngh\u1ec7 Bulk \u1edf m\u1ee9c \u0111i\u1ec7n \u00e1p cao. C\u00e1c th\u01b0 vi\u1ec7n ASIC\u00a0 (application specific integrated - vi m\u1ea1ch c\u1ee5 th\u1ec3 theo \u1ee9ng d\u1ee5ng) gi\u00fap c\u00f4ng ngh\u1ec7 SOI \u0111\u01b0\u1ee3c ph\u00e1t tri\u1ec3n, SOI s\u1ebd c\u00f3 t\u00e1c \u0111\u1ed9ng to l\u1edbn tr\u00ean c\u00e1c \u1ee9ng d\u1ee5ng n\u01a1i m\u00e0 c\u1ea7n \u00edt \u0111i\u1ec7n n\u0103ng ch\u1eb3ng h\u1ea1n nh\u01b0 c\u00e1c \u1ee9ng d\u1ee5ng kh\u00f4ng d\u00e2y v\u00e0 di \u0111\u1ed9ng. V\u00ed d\u1ee5, \u0111o tr\u00ean 4 Mb SRAM. C\u00f9ng m\u1ee9c hi\u1ec7u su\u1ea5t nh\u01b0 c\u00f4ng ngh\u1ec7 Bulk CMOS, c\u00f4ng ngh\u1ec7 SOI c\u00f3 th\u1ec3 gi\u1ea3m \u0111i\u1ec7n n\u0103ng c\u1ee7a chip t\u1eeb 1,7-3X l\u1ea7n (ph\u1ee5 thu\u1ed9c v\u00e0o y\u1ebfu t\u1ed1 chuy\u1ec3n m\u1ea1ch c\u1ee7a c\u00e1c thi\u1ebft b\u1ecb). T\u1ec9 l\u1ec7 l\u1ed7i m\u1ec1m: M\u1ed9t trong nh\u1eefng l\u1ee3i \u00edch ban \u0111\u1ea7u c\u1ee7a c\u00f4ng ngh\u1ec7 SOI \u0111\u00e3 gi\u1ea3m trong t\u1ef7 l\u1ec7 l\u1ed7i m\u1ec1m. T\u1ef7 l\u1ec7 l\u1ed7i m\u1ec1m d\u00f9ng \u0111\u1ec3 ch\u1ec9 s\u1ef1 l\u1ed9n x\u1ed9n c\u1ee7a d\u1eef li\u1ec7u trong b\u1ed9 nh\u1edb do c\u00e1c tia v\u0169 tr\u1ee5 v\u00e0 ch\u1ea5t ph\u00f3ng x\u1ea1 t\u1ef1 nhi\u00ean. Trong th\u1ef1c t\u1ebf, m\u1ed9t trong nh\u1eefng \u1ee9ng d\u1ee5ng \u0111\u1ea7u ti\u00ean c\u1ee7a c\u00f4ng ngh\u1ec7 SOI \u0111\u00e3 \u0111\u01b0\u1ee3c \u00e1p d\u1ee5ng trong nh\u1eefng b\u1ed9 nh\u1edb d\u00e0nh cho \u1ee9ng d\u1ee5ng kh\u00f4ng gian, t\u1eeb nh\u1eefng b\u1ed9 nh\u1edb \u0111\u01b0\u1ee3c x\u00e2y d\u1ef1ng tr\u00ean c\u00f4ng ngh\u1ec7 SOI n\u00e0y \u0111\u00e3 tr\u00e1nh \u0111\u01b0\u1ee3c nhi\u1ec1u t\u1ef7 l\u1ec7 l\u1ed7i m\u1ec1m. Nh\u01b0 c\u00e1c chip ng\u00e0y c\u00e0ng tr\u1edf n\u00ean nh\u1ecf h\u01a1n v\u00e0 c\u00f3 \u0111i\u1ec7n \u00e1p gi\u1ea3m xu\u1ed1ng, t\u1ef7 l\u1ec7 l\u1ed7i m\u1ec1m d\u1ea7n tr\u1edf th\u00e0nh m\u1ed1i quan t\u00e2m ch\u00ednh trong c\u00e1c chip m\u00e1y ch\u1ee7 v\u00e0 h\u1ec7 th\u1ed1ng m\u00e1y t\u00ednh l\u1edbn. V\u00ed d\u1ee5, c\u00e1c m\u00e1y t\u00ednh kh\u00f4ng ki\u1ec3m so\u00e1t SER, n\u00f3 s\u1ebd c\u00f3 t\u1ef7 l\u1ec7 l\u1ed7i cao h\u01a1n n\u1ebfu ch\u00fang ho\u1ea1t \u0111\u1ed9ng \u1edf \u0111\u1ed9 c\u01b0\u1eddng \u0111\u1ed9 cao. Nh\u1eefng nghi\u00ean c\u1ee9u tr\u01b0\u1edbc \u0111\u00e2y c\u1ee7a IBM cho th\u1ea5y CMOS c\u00f3 k\u00edch th\u01b0\u1edbc l\u00e0 0.18 micron v\u00e0 \u0111i\u1ec7n \u00e1p \u0111\u00e3 gi\u1ea3m xu\u1ed1ng, SOI th\u1ef1c s\u1ef1 c\u00f3 t\u1ef7 l\u1ec7 l\u1ed7i m\u1ec1m th\u1ea5p h\u01a1n Bulk CMOS. \u00a0 VIII \u2013 T\u1ed5ng k\u1ebft IBM \u0111\u00e3 cho th\u1ea5y kh\u1ea3 n\u0103ng \u0111i \u0111\u1ea7u trong c\u00f4ng ngh\u1ec7 chip b\u1eb1ng vi\u1ec7c tr\u1edf th\u00e0nh c\u00f4ng ty \u0111\u1ea7u ti\u00ean tri\u1ec3n khai c\u00f4ng ngh\u1ec7 k\u1ebft n\u1ed1i\u00a0 b\u1eb1ng \u0111\u1ed3ng. C\u00f4ng b\u1ed1 c\u1ee7a IBM v\u1ec1 m\u1ed9t c\u00f4ng ngh\u1ec7 SOI ch\u1ee7 \u0111\u1ea1o c\u00f3 \u00fd ngh\u0129a h\u01a1n th\u1ebf n\u1eefa. C\u00f4ng ngh\u1ec7 SOI c\u1ea3i ti\u1ebfn hi\u1ec7u su\u1ea5t h\u01a1n c\u00f4ng ngh\u1ec7 Bulk CMOS t\u1edbi 25-35%, t\u01b0\u01a1ng \u0111\u01b0\u01a1ng v\u1edbi hai n\u0103m c\u1ea3i ti\u1ebfn trong c\u00f4ng ngh\u1ec7 Bulk CMOS. C\u00f4ng ngh\u1ec7 SOI cu\u0303ng mang l\u1ea1i hi\u1ec7u qu\u1ea3 v\u1ec1 \u0111i\u1ec7n n\u0103ng\u00a0 g\u1ea5p 1.7-3 l\u1ea7n. IBM hi\u1ec7n \u0111ang l\u00e0m vi\u1ec7c v\u1edbi nhi\u1ec1u nh\u00e0 thi\u1ebft k\u1ebf v\u00e0 c\u00e1c nh\u00f3m s\u1ea3n ph\u1ea9m m\u00e0 \u0111ang \u0111\u01b0\u1ee3c thi\u1ebft k\u1ebf b\u1eb1ng c\u00f4ng ngh\u1ec7 SOI. H\u00e3ng hi v\u1ecdng SOI s\u1ebd ho\u00e0n to\u00e0n thay th\u1ebf c\u00f4ng ngh\u1ec7 Bulk CMOS nh\u01b0 th\u01b0\u1eddng \u0111\u01b0\u1ee3c s\u1eed d\u1ee5ng l\u00e0m ch\u1ea5t n\u1ec1n cho c\u00f4ng ngh\u1ec7 CMOS c\u1ea3i ti\u1ebfn trong c\u00e1c vi x\u1eed l\u00fd ch\u1ee7 \u0111\u1ea1o v\u00e0 c\u00e1c thi\u1ebft b\u1ecb \u0111i\u1ec7n t\u1eed kh\u00f4ng d\u00e2y kh\u00e1c y\u00eau c\u1ea7u l\u01b0\u1ee3ng \u0111i\u1ec7n n\u0103ng ti\u00eau th\u1ee5 th\u1ea5p."
        }
    ],
    "suggestions": []
}