# Synopsys Constraint Checker(syntax only), version maplat, Build 1682R, built Mar 10 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Thu Jul 13 15:48:48 2017


##### DESIGN INFO #######################################################

Top View:                "ddr3_test_top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                         Requested     Requested     Clock        Clock                     Clock
Clock                                         Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------
System                                        621.2 MHz     1.610         system       system_clkgroup           0    
ddr3_sdram_mem_top_inst1_uniq_1|sclk          302.1 MHz     3.310         inferred     Autoconstr_clkgroup_2     1793 
ddr3_test_top|fpga_int_clk_inferred_clock     2.4 MHz       412.903       inferred     Autoconstr_clkgroup_0     17   
reveal_coretop|jtck_inferred_clock[0]         367.5 MHz     2.721         inferred     Autoconstr_clkgroup_1     832  
======================================================================================================================
