[
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889551",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889551",
        "articleTitle": "An RT-level fault model with high gate level correlation",
        "volume": null,
        "issue": null,
        "startPage": "3",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37275850500,
                "preferredName": "F. Corno",
                "firstName": "F.",
                "lastName": "Corno"
            },
            {
                "id": 38556433400,
                "preferredName": "G. Cumani",
                "firstName": "G.",
                "lastName": "Cumani"
            },
            {
                "id": 38304725200,
                "preferredName": "M. Sonza Reorda",
                "firstName": "M.",
                "lastName": "Sonza Reorda"
            },
            {
                "id": 37275846300,
                "preferredName": "G. Squillero",
                "firstName": "G.",
                "lastName": "Squillero"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889579",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889579",
        "articleTitle": "Compilation-based software performance estimation for system level design",
        "volume": null,
        "issue": null,
        "startPage": "167",
        "endPage": "172",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37089051001,
                "preferredName": "M.T. Lazarescu",
                "firstName": "M.T.",
                "lastName": "Lazarescu"
            },
            {
                "id": 37443206800,
                "preferredName": "J.R. Bammi",
                "firstName": "J.R.",
                "lastName": "Bammi"
            },
            {
                "id": 37376940800,
                "preferredName": "E. Harcourt",
                "firstName": "E.",
                "lastName": "Harcourt"
            },
            {
                "id": 37274501100,
                "preferredName": "L. Lavagno",
                "firstName": "L.",
                "lastName": "Lavagno"
            },
            {
                "id": 37327757600,
                "preferredName": "M. Lajolo",
                "firstName": "M.",
                "lastName": "Lajolo"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889554",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889554",
        "articleTitle": "Behavioral-level test vector generation for system-on-chip designs",
        "volume": null,
        "issue": null,
        "startPage": "21",
        "endPage": "26",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37327757600,
                "preferredName": "M. Lajolo",
                "firstName": "M.",
                "lastName": "Lajolo"
            },
            {
                "id": 37274070800,
                "preferredName": "M. Rebaudengo",
                "firstName": "M.",
                "lastName": "Rebaudengo"
            },
            {
                "id": 38182799400,
                "preferredName": "M.S. Reorda",
                "firstName": "M.S.",
                "lastName": "Reorda"
            },
            {
                "id": 37275742500,
                "preferredName": "M. Violante",
                "firstName": "M.",
                "lastName": "Violante"
            },
            {
                "id": 37274501100,
                "preferredName": "L. Lavagno",
                "firstName": "L.",
                "lastName": "Lavagno"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889553",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889553",
        "articleTitle": "Use of constraint solving in order to generate test vectors for behavioral validation",
        "volume": null,
        "issue": null,
        "startPage": "15",
        "endPage": "20",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37442707500,
                "preferredName": "C. Paoli",
                "firstName": "C.",
                "lastName": "Paoli"
            },
            {
                "id": 37973294900,
                "preferredName": "M.L. Nivet",
                "firstName": "M.L.",
                "lastName": "Nivet"
            },
            {
                "id": 37296663900,
                "preferredName": "J.F. Santucci",
                "firstName": "J.F.",
                "lastName": "Santucci"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889552",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889552",
        "articleTitle": "A novel methodology for hierarchical test generation using functional constraint composition",
        "volume": null,
        "issue": null,
        "startPage": "9",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37295467600,
                "preferredName": "V.M. Vedula",
                "firstName": "V.M.",
                "lastName": "Vedula"
            },
            {
                "id": 37276152300,
                "preferredName": "J.A. Abraham",
                "firstName": "J.A.",
                "lastName": "Abraham"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889558",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889558",
        "articleTitle": "Silicon debug of a co-processor array for video applications",
        "volume": null,
        "issue": null,
        "startPage": "47",
        "endPage": "52",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37267848900,
                "preferredName": "B. Vermeulen",
                "firstName": "B.",
                "lastName": "Vermeulen"
            },
            {
                "id": 37442743400,
                "preferredName": "G.J. van Rootselaar",
                "firstName": "G.J.",
                "lastName": "van Rootselaar"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889559",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889559",
        "articleTitle": "Interface based hardware/software validation of a system-on-chip",
        "volume": null,
        "issue": null,
        "startPage": "53",
        "endPage": "58",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37278579700,
                "preferredName": "D. Panigrahi",
                "firstName": "D.",
                "lastName": "Panigrahi"
            },
            {
                "id": 37277249100,
                "preferredName": "C.N. Taylor",
                "firstName": "C.N.",
                "lastName": "Taylor"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889560",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889560",
        "articleTitle": "Hardware/software co-debugging for reconfigurable computing",
        "volume": null,
        "issue": null,
        "startPage": "59",
        "endPage": "63",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37369837800,
                "preferredName": "K.A. Tomko",
                "firstName": "K.A.",
                "lastName": "Tomko"
            },
            {
                "id": 37555662500,
                "preferredName": "A. Tiwari",
                "firstName": "A.",
                "lastName": "Tiwari"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889566",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889566",
        "articleTitle": "Variable size analysis and validation of computation quality",
        "volume": null,
        "issue": null,
        "startPage": "95",
        "endPage": "100",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37087528882,
                "preferredName": "H. Yamashita",
                "firstName": "H.",
                "lastName": "Yamashita"
            },
            {
                "id": 37086998176,
                "preferredName": "H. Yasnura",
                "firstName": "H.",
                "lastName": "Yasnura"
            },
            {
                "id": 37087526599,
                "preferredName": "F.N. Eko",
                "firstName": "F.N.",
                "lastName": "Eko"
            },
            {
                "id": 37087648636,
                "preferredName": "Cao Yun",
                "firstName": null,
                "lastName": "Cao Yun"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889564",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889564",
        "articleTitle": "An approach to high-level synthesis system validation using formally verified transformations",
        "volume": null,
        "issue": null,
        "startPage": "80",
        "endPage": "85",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 38520641200,
                "preferredName": "R. Radhakrishnan",
                "firstName": "R.",
                "lastName": "Radhakrishnan"
            },
            {
                "id": 37371682300,
                "preferredName": "E. Teica",
                "firstName": "E.",
                "lastName": "Teica"
            },
            {
                "id": 37088162844,
                "preferredName": "R. Vermuri",
                "firstName": "R.",
                "lastName": "Vermuri"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889555",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889555",
        "articleTitle": "An approach to functional testing of VLIW architectures",
        "volume": null,
        "issue": null,
        "startPage": "29",
        "endPage": "33",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37087360097,
                "preferredName": "M. Beardo",
                "firstName": "M.",
                "lastName": "Beardo"
            },
            {
                "id": 37421708400,
                "preferredName": "F. Bruschi",
                "firstName": "F.",
                "lastName": "Bruschi"
            },
            {
                "id": 37298982800,
                "preferredName": "F. Ferrandi",
                "firstName": "F.",
                "lastName": "Ferrandi"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889561",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889561",
        "articleTitle": "Functional verification of an embedded network component by co-simulation with a real network",
        "volume": null,
        "issue": null,
        "startPage": "64",
        "endPage": "67",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37621993700,
                "preferredName": "R. Pasko",
                "firstName": "R.",
                "lastName": "Pasko"
            },
            {
                "id": 37085634882,
                "preferredName": "R. Cmar",
                "firstName": "R.",
                "lastName": "Cmar"
            },
            {
                "id": 37281913600,
                "preferredName": "P. Schaumont",
                "firstName": "P.",
                "lastName": "Schaumont"
            },
            {
                "id": 37282474200,
                "preferredName": "S. Vernalde",
                "firstName": "S.",
                "lastName": "Vernalde"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889562",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889562",
        "articleTitle": "Compositional verification of an ATM switch module using interface recognizer/suppliers (IRS)",
        "volume": null,
        "issue": null,
        "startPage": "71",
        "endPage": "76",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37282146800,
                "preferredName": "M.S. Jahanpour",
                "firstName": "M.S.",
                "lastName": "Jahanpour"
            },
            {
                "id": 37318796600,
                "preferredName": "E. Cerny",
                "firstName": "E.",
                "lastName": "Cerny"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889578",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889578",
        "articleTitle": "Checking temporal properties under simulation of executable system descriptions",
        "volume": null,
        "issue": null,
        "startPage": "161",
        "endPage": "166",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37330404400,
                "preferredName": "J. Ruf",
                "firstName": "J.",
                "lastName": "Ruf"
            },
            {
                "id": 37380006000,
                "preferredName": "D.W. Hoffmann",
                "firstName": "D.W.",
                "lastName": "Hoffmann"
            },
            {
                "id": 37330377600,
                "preferredName": "T. Kropf",
                "firstName": "T.",
                "lastName": "Kropf"
            },
            {
                "id": 37267029700,
                "preferredName": "W. Rosenstiel",
                "firstName": "W.",
                "lastName": "Rosenstiel"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889577",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889577",
        "articleTitle": "Data flow based cache prediction using local simulation",
        "volume": null,
        "issue": null,
        "startPage": "155",
        "endPage": "160",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37339264600,
                "preferredName": "F. Wolf",
                "firstName": "F.",
                "lastName": "Wolf"
            },
            {
                "id": 37297213900,
                "preferredName": "R. Ernst",
                "firstName": "R.",
                "lastName": "Ernst"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889556",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889556",
        "articleTitle": "A new method for on-line state machine observation for embedded microprocessors",
        "volume": null,
        "issue": null,
        "startPage": "34",
        "endPage": "39",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37323214600,
                "preferredName": "M. Pflanz",
                "firstName": "M.",
                "lastName": "Pflanz"
            },
            {
                "id": 37282593800,
                "preferredName": "C. Galke",
                "firstName": "C.",
                "lastName": "Galke"
            },
            {
                "id": 37267110200,
                "preferredName": "H.T. Vierhaus",
                "firstName": "H.T.",
                "lastName": "Vierhaus"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889557",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889557",
        "articleTitle": "Verification of in-order execution in pipelined processors",
        "volume": null,
        "issue": null,
        "startPage": "40",
        "endPage": "44",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37265045900,
                "preferredName": "H. Tomiyama",
                "firstName": "H.",
                "lastName": "Tomiyama"
            },
            {
                "id": 37087359334,
                "preferredName": "T. Yoshino",
                "firstName": "T.",
                "lastName": "Yoshino"
            },
            {
                "id": 37265889400,
                "preferredName": "N. Dutt",
                "firstName": "N.",
                "lastName": "Dutt"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889571",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889571",
        "articleTitle": "High level fault simulation: experiments and results on ITC'99 benchmarks",
        "volume": null,
        "issue": null,
        "startPage": "118",
        "endPage": "123",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37296624700,
                "preferredName": "D. Federici",
                "firstName": "D.",
                "lastName": "Federici"
            },
            {
                "id": 37296626700,
                "preferredName": "P. Bisgambiglia",
                "firstName": "P.",
                "lastName": "Bisgambiglia"
            },
            {
                "id": 37296663900,
                "preferredName": "J.-F. Santucci",
                "firstName": "J.-F.",
                "lastName": "Santucci"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889570",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889570",
        "articleTitle": "System level testability analysis using Petri nets",
        "volume": null,
        "issue": null,
        "startPage": "112",
        "endPage": "117",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37088158714,
                "preferredName": "Tianjing Jiang",
                "firstName": null,
                "lastName": "Tianjing Jiang"
            },
            {
                "id": 37350438900,
                "preferredName": "R.H. Klenke",
                "firstName": "R.H.",
                "lastName": "Klenke"
            },
            {
                "id": 37284248400,
                "preferredName": "J.H. Aylor",
                "firstName": "J.H.",
                "lastName": "Aylor"
            },
            {
                "id": 37087437107,
                "preferredName": "Gang Han",
                "firstName": null,
                "lastName": "Gang Han"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889563",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889563",
        "articleTitle": "Simulation strategy after model checking: experience in industrial SOC design",
        "volume": null,
        "issue": null,
        "startPage": "77",
        "endPage": "79",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37087166495,
                "preferredName": "Hoon Choi",
                "firstName": null,
                "lastName": "Hoon Choi"
            },
            {
                "id": 37087756913,
                "preferredName": "Byeong-Whee Yun",
                "firstName": null,
                "lastName": "Byeong-Whee Yun"
            },
            {
                "id": 37086970333,
                "preferredName": "Yun-Tae Lee",
                "firstName": null,
                "lastName": "Yun-Tae Lee"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889575",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889575",
        "articleTitle": "Refining abstract equivalence analysis for embedded system design",
        "volume": null,
        "issue": null,
        "startPage": "139",
        "endPage": "146",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37267341700,
                "preferredName": "H. Hsieh",
                "firstName": "H.",
                "lastName": "Hsieh"
            },
            {
                "id": 37267342700,
                "preferredName": "F. Balarin",
                "firstName": "F.",
                "lastName": "Balarin"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889568",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889568",
        "articleTitle": "Code simulation concept for S/390 processors using an emulation system",
        "volume": null,
        "issue": null,
        "startPage": "101",
        "endPage": "102",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37088328036,
                "preferredName": "S. Koerner",
                "firstName": "S.",
                "lastName": "Koerner"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889574",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889574",
        "articleTitle": "Abstraction techniques for verification of multiple tightly coupled counters, registers and comparators",
        "volume": null,
        "issue": null,
        "startPage": "133",
        "endPage": "138",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37087475523,
                "preferredName": "Yee-Wing Hsieh",
                "firstName": null,
                "lastName": "Yee-Wing Hsieh"
            },
            {
                "id": 37282792700,
                "preferredName": "S.P. Levitan",
                "firstName": "S.P.",
                "lastName": "Levitan"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889580",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889580",
        "articleTitle": "Transformation of algorithmic simulation vector sets considering mapping problems of I/O operations",
        "volume": null,
        "issue": null,
        "startPage": "173",
        "endPage": "178",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37607575600,
                "preferredName": "C. Hansen",
                "firstName": "C.",
                "lastName": "Hansen"
            },
            {
                "id": 37267029700,
                "preferredName": "W. Rosenstiel",
                "firstName": "W.",
                "lastName": "Rosenstiel"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889572",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889572",
        "articleTitle": "On choosing test criteria for behavioral level hardware design verification",
        "volume": null,
        "issue": null,
        "startPage": "124",
        "endPage": "130",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37086966941,
                "preferredName": "A. von Mayhauser",
                "firstName": "A.",
                "lastName": "von Mayhauser"
            },
            {
                "id": 37276679300,
                "preferredName": "T. Chen",
                "firstName": "T.",
                "lastName": "Chen"
            },
            {
                "id": 37087563129,
                "preferredName": "J. Kok",
                "firstName": "J.",
                "lastName": "Kok"
            },
            {
                "id": 37347484700,
                "preferredName": "C. Anderson",
                "firstName": "C.",
                "lastName": "Anderson"
            },
            {
                "id": 37086999248,
                "preferredName": "A. Read",
                "firstName": "A.",
                "lastName": "Read"
            },
            {
                "id": 37087562664,
                "preferredName": "A. Haijar",
                "firstName": "A.",
                "lastName": "Haijar"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889565",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889565",
        "articleTitle": "On statistical behavior of branch coverage in testing behavioral VHDL models",
        "volume": null,
        "issue": null,
        "startPage": "89",
        "endPage": "94",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37276080900,
                "preferredName": "A. Hajjar",
                "firstName": "A.",
                "lastName": "Hajjar"
            },
            {
                "id": 37276679300,
                "preferredName": "T. Chen",
                "firstName": "T.",
                "lastName": "Chen"
            },
            {
                "id": 37351991000,
                "preferredName": "A. von Mayrhauser",
                "firstName": "A.",
                "lastName": "von Mayrhauser"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889569",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889569",
        "articleTitle": "Formal operator testability methods for behavioral-level DFT using value ranges",
        "volume": null,
        "issue": null,
        "startPage": "105",
        "endPage": "111",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37435788900,
                "preferredName": "S. Seshadri",
                "firstName": "S.",
                "lastName": "Seshadri"
            },
            {
                "id": 37292053300,
                "preferredName": "M.S. Hsiao",
                "firstName": "M.S.",
                "lastName": "Hsiao"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889576",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889576",
        "articleTitle": "Toward automated abstraction for protocols on branching networks",
        "volume": null,
        "issue": null,
        "startPage": "147",
        "endPage": "152",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": [
            {
                "id": 37087474931,
                "preferredName": "M. Jones",
                "firstName": "M.",
                "lastName": "Jones"
            },
            {
                "id": 37283850200,
                "preferredName": "G. Gopalakrishnan",
                "firstName": "G.",
                "lastName": "Gopalakrishnan"
            }
        ]
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889581",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889581",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "179",
        "endPage": "179",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": []
    },
    {
        "publicationNumber": "7154",
        "doi": "10.1109/HLDVT.2000.889550",
        "publicationYear": "2000",
        "publicationDate": "8-10 Nov. 2000",
        "articleNumber": "889550",
        "articleTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "volume": null,
        "issue": null,
        "startPage": "iii",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)",
        "authors": []
    }
]