
---------- Begin Simulation Statistics ----------
final_tick                               202720903000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 149331                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653048                       # Number of bytes of host memory used
host_op_rate                                   149336                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   669.65                       # Real time elapsed on the host
host_tick_rate                              302724536                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003676                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.202721                       # Number of seconds simulated
sim_ticks                                202720903000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003676                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.027209                       # CPI: cycles per instruction
system.cpu.discardedOps                         21249                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        87475574                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.493289                       # IPC: instructions per cycle
system.cpu.numCycles                        202720903                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995472     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892238     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115854     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003676                       # Class of committed instruction
system.cpu.tickCycles                       115245329                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       739835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1484002                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        23278                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       831010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          236                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1662511                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            236                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606717                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604581                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               825                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602625                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601455                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.805849                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     569                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             373                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                174                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              199                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     47181437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47181437                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47181476                       # number of overall hits
system.cpu.dcache.overall_hits::total        47181476                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1613703                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1613703                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1613717                       # number of overall misses
system.cpu.dcache.overall_misses::total       1613717                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 168468289000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 168468289000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 168468289000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 168468289000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795140                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795140                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795193                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795193                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033071                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033071                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033071                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033071                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 104398.572104                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 104398.572104                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 104397.666381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 104397.666381                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       807441                       # number of writebacks
system.cpu.dcache.writebacks::total            807441                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       782680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       782680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       782680                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       782680                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       831023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       831023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       831032                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       831032                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  87105034000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  87105034000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  87105875000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  87105875000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017031                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104816.634437                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104816.634437                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 104816.511278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104816.511278                       # average overall mshr miss latency
system.cpu.dcache.replacements                 830776                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35656035                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35656035                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        46606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         46606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2124602000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2124602000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45586.448097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45586.448097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        46595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2030432000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2030432000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43576.177701                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43576.177701                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11525402                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11525402                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1567097                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1567097                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 166343687000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 166343687000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.119694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.119694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106147.664758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106147.664758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       782669                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       782669                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       784428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       784428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  85074602000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  85074602000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.059914                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059914                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108454.315756                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108454.315756                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.264151                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.264151                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       841000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       841000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.169811                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.169811                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 93444.444444                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 93444.444444                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 202720903000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.908837                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48012536                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            831032                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.774594                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.908837                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49626253                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49626253                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202720903000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202720903000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202720903000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49674832                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37097014                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161164                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      4246724                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4246724                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4246724                       # number of overall hits
system.cpu.icache.overall_hits::total         4246724                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          470                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            470                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          470                       # number of overall misses
system.cpu.icache.overall_misses::total           470                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40111000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40111000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40111000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40111000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4247194                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4247194                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4247194                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4247194                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000111                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000111                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000111                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000111                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85342.553191                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85342.553191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85342.553191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85342.553191                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          470                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          470                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          470                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          470                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39171000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39171000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39171000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39171000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83342.553191                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83342.553191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83342.553191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83342.553191                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4246724                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4246724                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          470                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           470                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40111000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40111000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4247194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4247194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000111                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000111                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85342.553191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85342.553191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          470                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          470                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39171000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39171000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83342.553191                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83342.553191                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 202720903000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           236.970598                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4247194                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               470                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9036.582979                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   236.970598                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.462833                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.462833                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.462891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4247664                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4247664                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202720903000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202720903000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202720903000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 202720903000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003676                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  136                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                87196                       # number of demand (read+write) hits
system.l2.demand_hits::total                    87332                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 136                       # number of overall hits
system.l2.overall_hits::.cpu.data               87196                       # number of overall hits
system.l2.overall_hits::total                   87332                       # number of overall hits
system.l2.demand_misses::.cpu.inst                334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             743836                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744170                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               334                       # number of overall misses
system.l2.overall_misses::.cpu.data            743836                       # number of overall misses
system.l2.overall_misses::total                744170                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34774000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  80533135000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      80567909000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34774000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  80533135000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     80567909000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              470                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           831032                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               831502                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             470                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          831032                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              831502                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.710638                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.895075                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.894971                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.710638                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.895075                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.894971                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104113.772455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108267.326400                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108265.462193                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104113.772455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108267.326400                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108265.462193                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              739676                       # number of writebacks
system.l2.writebacks::total                    739676                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        743833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744167                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       743833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744167                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28094000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  65656208000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  65684302000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28094000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  65656208000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  65684302000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.710638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.895071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.894967                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.710638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.895071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.894967                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84113.772455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88267.404108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88265.539859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84113.772455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88267.404108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88265.539859                       # average overall mshr miss latency
system.l2.replacements                         740071                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       807441                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           807441                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       807441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       807441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              221                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          221                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             40670                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40670                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          743758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743758                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  80525136000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80525136000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        784428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            784428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.948153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.948153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108267.925858                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108267.925858                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  65649976000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  65649976000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.948153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.948153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88267.925858                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88267.925858                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            136                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                136                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34774000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34774000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          470                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            470                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.710638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.710638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104113.772455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104113.772455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28094000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28094000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.710638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.710638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84113.772455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84113.772455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         46526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             46526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           78                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              78                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7999000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7999000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        46604                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         46604                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.001674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102551.282051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102551.282051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           75                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           75                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6232000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6232000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001609                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001609                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83093.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83093.333333                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 202720903000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4085.519583                       # Cycle average of tags in use
system.l2.tags.total_refs                     1639230                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744167                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.202772                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         2.408670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4083.110913                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997441                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          424                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4022633                       # Number of tag accesses
system.l2.tags.data_accesses                  4022633                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202720903000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1479352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000578286250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        82172                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        82172                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3019922                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1401225                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744167                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     739676                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488334                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1479352                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488334                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1479352                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  82052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  82053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  82174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  82402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  82404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  82175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  82173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  82173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  82173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  82173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  82173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  82173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  82172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  82172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        82172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.112228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.005508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.810229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         82171    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         82172                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        82172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.002738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.002270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.131011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              120      0.15%      0.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%      0.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            81817     99.57%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              232      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         82172                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95253376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94678528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    469.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    467.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  202720834000                       # Total gap between requests
system.mem_ctrls.avgGap                     136618.79                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95210624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     94676544                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 210890.931163620553                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 469663574.850986123085                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 467029016.736374735832                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487666                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1479352                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20225500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  51256180000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4748111223000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30277.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34454.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3209588.54                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95210624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95253376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94678528                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94678528                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          334                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       743833                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         744167                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       739676                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        739676                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       210891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    469663575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        469874466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       210891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       210891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    467038804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       467038804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    467038804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       210891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    469663575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       936913269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488334                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1479321                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        92998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        92988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        92422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        92470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        92446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        92434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        92424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        92482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        92515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        92416                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             23370143000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7441670000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        51276405500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15702.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34452.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1320946                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1313450                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.79                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       333257                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   569.917199                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   380.943679                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   415.154079                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         6163      1.85%      1.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       130852     39.26%     41.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        12323      3.70%     44.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         9982      3.00%     47.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10910      3.27%     51.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        11237      3.37%     54.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         9098      2.73%     57.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        10540      3.16%     60.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       132152     39.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       333257                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95253376                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           94676544                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              469.874466                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              467.029017                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.32                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 202720903000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1189980960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       632489880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5313488040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3861578520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 16002152400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  46519811850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  38670248640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  112189750290                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   553.419744                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  98811302250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6769100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  97140500750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1189488300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       632220435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5313216720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3860477100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 16002152400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  46522492560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  38667991200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  112188038715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   553.411301                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  98804371000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6769100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  97147432000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 202720903000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                409                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       739676                       # Transaction distribution
system.membus.trans_dist::CleanEvict              159                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743758                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743758                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           409                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2228169                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2228169                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    189931904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               189931904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744167                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744167    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744167                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 202720903000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          7401410000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6911644000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             47074                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1547117                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23730                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           784428                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          784428                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           470                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        46604                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1173                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2492840                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2494013                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        89984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    209724544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              209814528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          740071                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94678528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1571573                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014963                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.121404                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1548058     98.50%     98.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23515      1.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1571573                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 202720903000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4893207000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4155163996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
