{
  "Top": "encryfinal",
  "RtlTop": "encryfinal",
  "RtlPrefix": "",
  "RtlSubPrefix": "encryfinal_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "-csg324",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "speechSignal": {
      "index": "0",
      "direction": "in",
      "srcType": "int const *",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "speechSignal",
          "usage": "data",
          "direction": "in"
        }]
    },
    "encryptedSignal": {
      "index": "1",
      "direction": "out",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "encryptedSignal",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Windows\/vitiS\/encrymodify",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "encryfinal"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "475 ~ 3221225919",
    "Latency": "474"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "encryfinal",
    "Version": "1.0",
    "DisplayName": "Encryfinal",
    "Revision": "2113953647",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_encryfinal_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/encryfinal.cpp"],
    "Vhdl": [
      "impl\/vhdl\/encryfinal_control_s_axi.vhd",
      "impl\/vhdl\/encryfinal_dadddsub_64ns_64ns_64_8_full_dsp_1.vhd",
      "impl\/vhdl\/encryfinal_ddiv_64ns_64ns_64_59_no_dsp_1.vhd",
      "impl\/vhdl\/encryfinal_dmul_64ns_64ns_64_7_max_dsp_1.vhd",
      "impl\/vhdl\/encryfinal_encryfinal_Pipeline_2.vhd",
      "impl\/vhdl\/encryfinal_encryfinal_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/encryfinal_encryfinal_Pipeline_VITIS_LOOP_46_3.vhd",
      "impl\/vhdl\/encryfinal_encryfinal_Pipeline_VITIS_LOOP_50_4.vhd",
      "impl\/vhdl\/encryfinal_encryfinal_Pipeline_VITIS_LOOP_64_1.vhd",
      "impl\/vhdl\/encryfinal_encryfinal_Pipeline_VITIS_LOOP_86_1.vhd",
      "impl\/vhdl\/encryfinal_encryfinal_Pipeline_VITIS_LOOP_86_1_chaoticSequence_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/encryfinal_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/encryfinal_sitodp_32ns_64_6_no_dsp_1.vhd",
      "impl\/vhdl\/encryfinal_temp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/encryfinal_transformedSignal_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/encryfinal.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/encryfinal_control_s_axi.v",
      "impl\/verilog\/encryfinal_dadddsub_64ns_64ns_64_8_full_dsp_1.v",
      "impl\/verilog\/encryfinal_ddiv_64ns_64ns_64_59_no_dsp_1.v",
      "impl\/verilog\/encryfinal_dmul_64ns_64ns_64_7_max_dsp_1.v",
      "impl\/verilog\/encryfinal_encryfinal_Pipeline_2.v",
      "impl\/verilog\/encryfinal_encryfinal_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/encryfinal_encryfinal_Pipeline_VITIS_LOOP_46_3.v",
      "impl\/verilog\/encryfinal_encryfinal_Pipeline_VITIS_LOOP_50_4.v",
      "impl\/verilog\/encryfinal_encryfinal_Pipeline_VITIS_LOOP_64_1.v",
      "impl\/verilog\/encryfinal_encryfinal_Pipeline_VITIS_LOOP_86_1.v",
      "impl\/verilog\/encryfinal_encryfinal_Pipeline_VITIS_LOOP_86_1_chaoticSequence_ROM_AUTO_1R.dat",
      "impl\/verilog\/encryfinal_encryfinal_Pipeline_VITIS_LOOP_86_1_chaoticSequence_ROM_AUTO_1R.v",
      "impl\/verilog\/encryfinal_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/encryfinal_sitodp_32ns_64_6_no_dsp_1.v",
      "impl\/verilog\/encryfinal_temp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/encryfinal_transformedSignal_RAM_AUTO_1R1W.v",
      "impl\/verilog\/encryfinal.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/encryfinal_v1_0\/data\/encryfinal.mdd",
      "impl\/misc\/drivers\/encryfinal_v1_0\/data\/encryfinal.tcl",
      "impl\/misc\/drivers\/encryfinal_v1_0\/data\/encryfinal.yaml",
      "impl\/misc\/drivers\/encryfinal_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/encryfinal_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/encryfinal_v1_0\/src\/xencryfinal.c",
      "impl\/misc\/drivers\/encryfinal_v1_0\/src\/xencryfinal.h",
      "impl\/misc\/drivers\/encryfinal_v1_0\/src\/xencryfinal_hw.h",
      "impl\/misc\/drivers\/encryfinal_v1_0\/src\/xencryfinal_linux.c",
      "impl\/misc\/drivers\/encryfinal_v1_0\/src\/xencryfinal_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/encryfinal_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.tcl",
      "impl\/misc\/encryfinal_ddiv_64ns_64ns_64_59_no_dsp_1_ip.tcl",
      "impl\/misc\/encryfinal_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl",
      "impl\/misc\/encryfinal_sitodp_32ns_64_6_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/encryfinal.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "encryfinal_dadddsub_64ns_64ns_64_8_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name encryfinal_dadddsub_64ns_64ns_64_8_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "encryfinal_ddiv_64ns_64ns_64_59_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 57 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name encryfinal_ddiv_64ns_64ns_64_59_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "encryfinal_dmul_64ns_64ns_64_7_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name encryfinal_dmul_64ns_64ns_64_7_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "encryfinal_sitodp_32ns_64_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name encryfinal_sitodp_32ns_64_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "speechSignal": {
          "offset": "64",
          "range": "64"
        },
        "encryptedSignal": {
          "offset": "128",
          "range": "128"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "speechSignal"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "128",
          "argName": "encryptedSignal"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "encryfinal",
      "Instances": [
        {
          "ModuleName": "encryfinal_Pipeline_VITIS_LOOP_40_1",
          "InstanceName": "grp_encryfinal_Pipeline_VITIS_LOOP_40_1_fu_86"
        },
        {
          "ModuleName": "encryfinal_Pipeline_2",
          "InstanceName": "grp_encryfinal_Pipeline_2_fu_94"
        },
        {
          "ModuleName": "encryfinal_Pipeline_VITIS_LOOP_86_1",
          "InstanceName": "grp_encryfinal_Pipeline_VITIS_LOOP_86_1_fu_99"
        },
        {
          "ModuleName": "encryfinal_Pipeline_VITIS_LOOP_46_3",
          "InstanceName": "grp_encryfinal_Pipeline_VITIS_LOOP_46_3_fu_107"
        },
        {
          "ModuleName": "encryfinal_Pipeline_VITIS_LOOP_50_4",
          "InstanceName": "grp_encryfinal_Pipeline_VITIS_LOOP_50_4_fu_115"
        },
        {
          "ModuleName": "encryfinal_Pipeline_VITIS_LOOP_64_1",
          "InstanceName": "grp_encryfinal_Pipeline_VITIS_LOOP_64_1_fu_122"
        }
      ]
    },
    "Info": {
      "encryfinal_Pipeline_VITIS_LOOP_40_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "encryfinal_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "encryfinal_Pipeline_VITIS_LOOP_46_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "encryfinal_Pipeline_VITIS_LOOP_50_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "encryfinal_Pipeline_VITIS_LOOP_86_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "encryfinal_Pipeline_VITIS_LOOP_64_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "encryfinal": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "encryfinal_Pipeline_VITIS_LOOP_40_1": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "25",
          "LatencyWorst": "25",
          "PipelineII": "25",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.022"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_1",
            "TripCount": "16",
            "Latency": "23",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "187",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "97",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "encryfinal_Pipeline_2": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.729"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "54",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "encryfinal_Pipeline_VITIS_LOOP_46_3": {
        "Latency": {
          "LatencyBest": "72",
          "LatencyAvg": "268435524",
          "LatencyWorst": "536870980",
          "PipelineIIMin": "72",
          "PipelineIIMax": "536870980",
          "PipelineII": "72 ~ 536870980",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.650"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_46_3",
            "TripCount": "",
            "LatencyMin": "70",
            "LatencyMax": "536870978",
            "Latency": "70 ~ 536870978",
            "PipelineII": "2",
            "PipelineDepth": "71"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "1",
          "FF": "1221",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "1248",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "encryfinal_Pipeline_VITIS_LOOP_50_4": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "134217729",
          "LatencyWorst": "268435457",
          "PipelineIIMin": "4",
          "PipelineIIMax": "268435457",
          "PipelineII": "4 ~ 268435457",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.514"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_50_4",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "268435455",
            "Latency": "2 ~ 268435455",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "83",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "encryfinal_Pipeline_VITIS_LOOP_86_1": {
        "Latency": {
          "LatencyBest": "26",
          "LatencyAvg": "26",
          "LatencyWorst": "26",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.826"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_86_1",
            "TripCount": "16",
            "Latency": "24",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "~0",
          "DSP": "11",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "4",
          "FF": "627",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "315",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "encryfinal_Pipeline_VITIS_LOOP_64_1": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.514"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_64_1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "96",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "encryfinal": {
        "Latency": {
          "LatencyBest": "474",
          "LatencyAvg": "1610613182",
          "LatencyWorst": "3221225918",
          "PipelineIIMin": "475",
          "PipelineIIMax": "3221225919",
          "PipelineII": "475 ~ 3221225919",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.826"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_2",
            "TripCount": "4",
            "LatencyMin": "400",
            "LatencyMax": "3221225844",
            "Latency": "400 ~ 3221225844",
            "PipelineII": "",
            "PipelineDepthMin": "100",
            "PipelineDepthMax": "805306461",
            "PipelineDepth": "100 ~ 805306461"
          }],
        "Area": {
          "BRAM_18K": "14",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "5",
          "DSP": "14",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "5",
          "FF": "2308",
          "AVAIL_FF": "126800",
          "UTIL_FF": "1",
          "LUT": "2342",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-13 18:47:11 +0530",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
