<stg><name>KeyExpansion</name>


<trans_list>

<trans id="390" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %Key_0_addr = getelementptr [2 x i8]* %Key_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_0_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="1">
<![CDATA[
:19  %Key_0_load = load i8* %Key_0_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %Key_1_addr = getelementptr [2 x i8]* %Key_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_1_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="1">
<![CDATA[
:23  %Key_1_load = load i8* %Key_1_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %Key_2_addr = getelementptr [2 x i8]* %Key_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_2_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1">
<![CDATA[
:27  %Key_2_load = load i8* %Key_2_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %Key_3_addr = getelementptr [2 x i8]* %Key_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_3_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="1">
<![CDATA[
:31  %Key_3_load = load i8* %Key_3_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %Key_4_addr = getelementptr [2 x i8]* %Key_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_4_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="1">
<![CDATA[
:35  %Key_4_load = load i8* %Key_4_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_4_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %Key_5_addr = getelementptr [2 x i8]* %Key_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_5_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="1">
<![CDATA[
:39  %Key_5_load = load i8* %Key_5_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_5_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %Key_6_addr = getelementptr [2 x i8]* %Key_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_6_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="1">
<![CDATA[
:43  %Key_6_load = load i8* %Key_6_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_6_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %Key_7_addr = getelementptr [2 x i8]* %Key_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_7_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1">
<![CDATA[
:47  %Key_7_load = load i8* %Key_7_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_7_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %Key_0_addr_1 = getelementptr [2 x i8]* %Key_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_0_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1">
<![CDATA[
:51  %Key_0_load_1 = load i8* %Key_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %Key_1_addr_1 = getelementptr [2 x i8]* %Key_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_1_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="1">
<![CDATA[
:55  %Key_1_load_1 = load i8* %Key_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %Key_2_addr_1 = getelementptr [2 x i8]* %Key_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_2_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="1">
<![CDATA[
:59  %Key_2_load_1 = load i8* %Key_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %Key_3_addr_1 = getelementptr [2 x i8]* %Key_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_3_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1">
<![CDATA[
:63  %Key_3_load_1 = load i8* %Key_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %Key_4_addr_1 = getelementptr [2 x i8]* %Key_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_4_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="1">
<![CDATA[
:67  %a = load i8* %Key_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %Key_5_addr_1 = getelementptr [2 x i8]* %Key_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_5_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1">
<![CDATA[
:71  %b = load i8* %Key_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %Key_6_addr_1 = getelementptr [2 x i8]* %Key_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_6_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1">
<![CDATA[
:75  %c = load i8* %Key_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %Key_7_addr_1 = getelementptr [2 x i8]* %Key_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_7_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="1">
<![CDATA[
:79  %d = load i8* %Key_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_7), !map !50

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_6), !map !56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_5), !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_4), !map !68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_3), !map !74

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_2), !map !80

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_1), !map !86

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_0), !map !92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_7), !map !98

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_6), !map !104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_5), !map !110

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_4), !map !116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_3), !map !122

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_2), !map !128

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_1), !map !134

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_0), !map !140

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @KeyExpansion_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecResourceLimit(i32 10, [7 x i8]* @p_str, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln158"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="1">
<![CDATA[
:19  %Key_0_load = load i8* %Key_0_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %RoundKey_0_addr = getelementptr [30 x i8]* %RoundKey_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:21  store i8 %Key_0_load, i8* %RoundKey_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="1">
<![CDATA[
:23  %Key_1_load = load i8* %Key_1_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %RoundKey_1_addr = getelementptr [30 x i8]* %RoundKey_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:25  store i8 %Key_1_load, i8* %RoundKey_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1">
<![CDATA[
:27  %Key_2_load = load i8* %Key_2_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %RoundKey_2_addr = getelementptr [30 x i8]* %RoundKey_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:29  store i8 %Key_2_load, i8* %RoundKey_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="1">
<![CDATA[
:31  %Key_3_load = load i8* %Key_3_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %RoundKey_3_addr = getelementptr [30 x i8]* %RoundKey_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:33  store i8 %Key_3_load, i8* %RoundKey_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="1">
<![CDATA[
:35  %Key_4_load = load i8* %Key_4_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_4_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %RoundKey_4_addr = getelementptr [30 x i8]* %RoundKey_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_4_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:37  store i8 %Key_4_load, i8* %RoundKey_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="1">
<![CDATA[
:39  %Key_5_load = load i8* %Key_5_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_5_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %RoundKey_5_addr = getelementptr [30 x i8]* %RoundKey_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_5_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:41  store i8 %Key_5_load, i8* %RoundKey_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="1">
<![CDATA[
:43  %Key_6_load = load i8* %Key_6_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_6_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %RoundKey_6_addr = getelementptr [30 x i8]* %RoundKey_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_6_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:45  store i8 %Key_6_load, i8* %RoundKey_6_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1">
<![CDATA[
:47  %Key_7_load = load i8* %Key_7_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_7_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %RoundKey_7_addr = getelementptr [30 x i8]* %RoundKey_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_7_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:49  store i8 %Key_7_load, i8* %RoundKey_7_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1">
<![CDATA[
:51  %Key_0_load_1 = load i8* %Key_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %RoundKey_0_addr_1 = getelementptr [30 x i8]* %RoundKey_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:53  store i8 %Key_0_load_1, i8* %RoundKey_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="1">
<![CDATA[
:55  %Key_1_load_1 = load i8* %Key_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %RoundKey_1_addr_1 = getelementptr [30 x i8]* %RoundKey_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:57  store i8 %Key_1_load_1, i8* %RoundKey_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="1">
<![CDATA[
:59  %Key_2_load_1 = load i8* %Key_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %RoundKey_2_addr_1 = getelementptr [30 x i8]* %RoundKey_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:61  store i8 %Key_2_load_1, i8* %RoundKey_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1">
<![CDATA[
:63  %Key_3_load_1 = load i8* %Key_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %RoundKey_3_addr_1 = getelementptr [30 x i8]* %RoundKey_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:65  store i8 %Key_3_load_1, i8* %RoundKey_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="1">
<![CDATA[
:67  %a = load i8* %Key_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %RoundKey_4_addr_1 = getelementptr [30 x i8]* %RoundKey_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_4_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:69  store i8 %a, i8* %RoundKey_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1">
<![CDATA[
:71  %b = load i8* %Key_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %RoundKey_5_addr_1 = getelementptr [30 x i8]* %RoundKey_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_5_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:73  store i8 %b, i8* %RoundKey_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1">
<![CDATA[
:75  %c = load i8* %Key_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %RoundKey_6_addr_1 = getelementptr [30 x i8]* %RoundKey_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_6_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:77  store i8 %c, i8* %RoundKey_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="1">
<![CDATA[
:79  %d = load i8* %Key_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %RoundKey_7_addr_1 = getelementptr [30 x i8]* %RoundKey_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_7_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:81  store i8 %d, i8* %RoundKey_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:82  br label %1

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %d_0_0 = phi i8 [ %d, %0 ], [ %xor_ln207_1, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="d_0_0"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %c_0_0 = phi i8 [ %c, %0 ], [ %xor_ln206_1, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="c_0_0"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %b_0_0 = phi i8 [ %b, %0 ], [ %xor_ln205_1, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="b_0_0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3  %e_0 = phi i8 [ %a, %0 ], [ %xor_ln204_1, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="e_0"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4  %s_0_0 = phi i8 [ 16, %0 ], [ %add_ln176, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="s_0_0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln176 = icmp ult i8 %s_0_0, -80

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln176, label %hls_label_1_begin, label %3

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="8">
<![CDATA[
hls_label_1_begin:0  %empty_7 = trunc i8 %s_0_0 to i4

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln178"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1_begin:3  %icmp_ln183 = icmp eq i4 %empty_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln183"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_1_begin:4  br i1 %icmp_ln183, label %2, label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %lshr_ln = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %b_0_0, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln188 = zext i5 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sbox_7_addr = getelementptr [32 x i8]* @sbox_7, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sbox_7_addr"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="5">
<![CDATA[
:4  %sbox_7_load = load i8* %sbox_7_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_7_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %sbox_0_addr = getelementptr [32 x i8]* @sbox_0, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sbox_0_addr"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="5">
<![CDATA[
:6  %sbox_0_load = load i8* %sbox_0_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_0_load"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %sbox_1_addr = getelementptr [32 x i8]* @sbox_1, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sbox_1_addr"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="5">
<![CDATA[
:8  %sbox_1_load = load i8* %sbox_1_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_1_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %sbox_2_addr = getelementptr [32 x i8]* @sbox_2, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sbox_2_addr"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="5">
<![CDATA[
:10  %sbox_2_load = load i8* %sbox_2_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_2_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %sbox_3_addr = getelementptr [32 x i8]* @sbox_3, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sbox_3_addr"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="5">
<![CDATA[
:12  %sbox_3_load = load i8* %sbox_3_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_3_load"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %sbox_4_addr = getelementptr [32 x i8]* @sbox_4, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sbox_4_addr"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="5">
<![CDATA[
:14  %sbox_4_load = load i8* %sbox_4_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_4_load"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %sbox_5_addr = getelementptr [32 x i8]* @sbox_5, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sbox_5_addr"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="5">
<![CDATA[
:16  %sbox_5_load = load i8* %sbox_5_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_5_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %sbox_6_addr = getelementptr [32 x i8]* @sbox_6, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sbox_6_addr"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="5">
<![CDATA[
:18  %sbox_6_load = load i8* %sbox_6_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_6_load"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %lshr_ln188_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %s_0_0, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln188_1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="4">
<![CDATA[
:38  %zext_ln188_1 = zext i4 %lshr_ln188_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln188_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %Rcon_addr = getelementptr inbounds [11 x i8]* @Rcon, i64 0, i64 %zext_ln188_1

]]></Node>
<StgValue><ssdm name="Rcon_addr"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="4">
<![CDATA[
:40  %Rcon_load = load i8* %Rcon_addr, align 1

]]></Node>
<StgValue><ssdm name="Rcon_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:4  %add_ln204 = add i8 %s_0_0, -16

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1_end:5  %lshr_ln4 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln204, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1_end:6  %zext_ln204 = zext i5 %lshr_ln4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_end:7  %RoundKey_0_addr_2 = getelementptr [30 x i8]* %RoundKey_0, i64 0, i64 %zext_ln204

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1_end:8  %RoundKey_0_load = load i8* %RoundKey_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_load"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1_end:10  %lshr_ln204_1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %s_0_0, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln204_1"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:14  %add_ln205 = add i8 %s_0_0, -15

]]></Node>
<StgValue><ssdm name="add_ln205"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1_end:15  %lshr_ln5 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln205, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1_end:16  %zext_ln205 = zext i5 %lshr_ln5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_end:17  %RoundKey_1_addr_2 = getelementptr [30 x i8]* %RoundKey_1, i64 0, i64 %zext_ln205

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_2"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1_end:18  %RoundKey_1_load = load i8* %RoundKey_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_load"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:22  %add_ln206 = add i8 %s_0_0, -14

]]></Node>
<StgValue><ssdm name="add_ln206"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1_end:23  %lshr_ln6 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln206, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1_end:24  %zext_ln206 = zext i5 %lshr_ln6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_end:25  %RoundKey_2_addr_2 = getelementptr [30 x i8]* %RoundKey_2, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_2"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1_end:26  %RoundKey_2_load = load i8* %RoundKey_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_load"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:30  %add_ln207 = add i8 %s_0_0, -13

]]></Node>
<StgValue><ssdm name="add_ln207"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1_end:31  %lshr_ln7 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln207, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1_end:32  %zext_ln207 = zext i5 %lshr_ln7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln207"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_end:33  %RoundKey_3_addr_2 = getelementptr [30 x i8]* %RoundKey_3, i64 0, i64 %zext_ln207

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_2"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1_end:34  %RoundKey_3_load = load i8* %RoundKey_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_load"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:39  %add_ln204_1 = add i8 %s_0_0, -12

]]></Node>
<StgValue><ssdm name="add_ln204_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1_end:40  %lshr_ln204_2 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln204_1, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln204_2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1_end:41  %zext_ln204_2 = zext i5 %lshr_ln204_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_2"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_end:42  %RoundKey_4_addr_2 = getelementptr [30 x i8]* %RoundKey_4, i64 0, i64 %zext_ln204_2

]]></Node>
<StgValue><ssdm name="RoundKey_4_addr_2"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1_end:43  %RoundKey_4_load = load i8* %RoundKey_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_4_load"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:47  %add_ln205_1 = add i8 %s_0_0, -11

]]></Node>
<StgValue><ssdm name="add_ln205_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1_end:48  %lshr_ln205_1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln205_1, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1_end:49  %zext_ln205_1 = zext i5 %lshr_ln205_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_1"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_end:50  %RoundKey_5_addr_2 = getelementptr [30 x i8]* %RoundKey_5, i64 0, i64 %zext_ln205_1

]]></Node>
<StgValue><ssdm name="RoundKey_5_addr_2"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1_end:51  %RoundKey_5_load = load i8* %RoundKey_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_5_load"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:55  %add_ln206_1 = add i8 %s_0_0, -10

]]></Node>
<StgValue><ssdm name="add_ln206_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1_end:56  %lshr_ln206_1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln206_1, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln206_1"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1_end:57  %zext_ln206_1 = zext i5 %lshr_ln206_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206_1"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_end:58  %RoundKey_6_addr_2 = getelementptr [30 x i8]* %RoundKey_6, i64 0, i64 %zext_ln206_1

]]></Node>
<StgValue><ssdm name="RoundKey_6_addr_2"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1_end:59  %RoundKey_6_load = load i8* %RoundKey_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_6_load"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:63  %add_ln207_1 = add i8 %s_0_0, -9

]]></Node>
<StgValue><ssdm name="add_ln207_1"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1_end:64  %lshr_ln207_1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln207_1, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln207_1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1_end:65  %zext_ln207_1 = zext i5 %lshr_ln207_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln207_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_end:66  %RoundKey_7_addr_2 = getelementptr [30 x i8]* %RoundKey_7, i64 0, i64 %zext_ln207_1

]]></Node>
<StgValue><ssdm name="RoundKey_7_addr_2"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1_end:67  %RoundKey_7_load = load i8* %RoundKey_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_7_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="8">
<![CDATA[
:0  %trunc_ln188 = trunc i8 %b_0_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln188"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="5">
<![CDATA[
:4  %sbox_7_load = load i8* %sbox_7_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_7_load"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="5">
<![CDATA[
:6  %sbox_0_load = load i8* %sbox_0_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_0_load"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="5">
<![CDATA[
:8  %sbox_1_load = load i8* %sbox_1_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_1_load"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="5">
<![CDATA[
:10  %sbox_2_load = load i8* %sbox_2_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_2_load"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="5">
<![CDATA[
:12  %sbox_3_load = load i8* %sbox_3_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_3_load"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="5">
<![CDATA[
:14  %sbox_4_load = load i8* %sbox_4_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_4_load"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="5">
<![CDATA[
:16  %sbox_5_load = load i8* %sbox_5_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_5_load"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="5">
<![CDATA[
:18  %sbox_6_load = load i8* %sbox_6_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_6_load"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:19  %icmp_ln25 = icmp eq i3 %trunc_ln188, 0

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:20  %icmp_ln25_1 = icmp eq i3 %trunc_ln188, 1

]]></Node>
<StgValue><ssdm name="icmp_ln25_1"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:21  %icmp_ln25_2 = icmp eq i3 %trunc_ln188, 2

]]></Node>
<StgValue><ssdm name="icmp_ln25_2"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:22  %icmp_ln25_3 = icmp eq i3 %trunc_ln188, 3

]]></Node>
<StgValue><ssdm name="icmp_ln25_3"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  %icmp_ln25_4 = icmp eq i3 %trunc_ln188, -4

]]></Node>
<StgValue><ssdm name="icmp_ln25_4"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:24  %icmp_ln25_5 = icmp eq i3 %trunc_ln188, -3

]]></Node>
<StgValue><ssdm name="icmp_ln25_5"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  %icmp_ln25_6 = icmp eq i3 %trunc_ln188, -2

]]></Node>
<StgValue><ssdm name="icmp_ln25_6"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:26  %select_ln25 = select i1 %icmp_ln25_6, i8 %sbox_6_load, i8 %sbox_5_load

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %or_ln25 = or i1 %icmp_ln25_6, %icmp_ln25_5

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:28  %select_ln25_1 = select i1 %icmp_ln25_4, i8 %sbox_4_load, i8 %sbox_3_load

]]></Node>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  %or_ln25_1 = or i1 %icmp_ln25_4, %icmp_ln25_3

]]></Node>
<StgValue><ssdm name="or_ln25_1"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:30  %select_ln25_2 = select i1 %icmp_ln25_2, i8 %sbox_2_load, i8 %sbox_1_load

]]></Node>
<StgValue><ssdm name="select_ln25_2"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31  %or_ln25_2 = or i1 %icmp_ln25_2, %icmp_ln25_1

]]></Node>
<StgValue><ssdm name="or_ln25_2"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:32  %select_ln25_3 = select i1 %icmp_ln25, i8 %sbox_0_load, i8 %sbox_7_load

]]></Node>
<StgValue><ssdm name="select_ln25_3"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:33  %select_ln25_4 = select i1 %or_ln25, i8 %select_ln25, i8 %select_ln25_1

]]></Node>
<StgValue><ssdm name="select_ln25_4"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %or_ln25_3 = or i1 %or_ln25, %or_ln25_1

]]></Node>
<StgValue><ssdm name="or_ln25_3"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:35  %select_ln25_5 = select i1 %or_ln25_2, i8 %select_ln25_2, i8 %select_ln25_3

]]></Node>
<StgValue><ssdm name="select_ln25_5"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:36  %select_ln25_6 = select i1 %or_ln25_3, i8 %select_ln25_4, i8 %select_ln25_5

]]></Node>
<StgValue><ssdm name="select_ln25_6"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="4">
<![CDATA[
:40  %Rcon_load = load i8* %Rcon_addr, align 1

]]></Node>
<StgValue><ssdm name="Rcon_load"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:41  %xor_ln188 = xor i8 %Rcon_load, %select_ln25_6

]]></Node>
<StgValue><ssdm name="xor_ln188"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %lshr_ln1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %c_0_0, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="5">
<![CDATA[
:44  %zext_ln189 = zext i5 %lshr_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %sbox_7_addr_1 = getelementptr [32 x i8]* @sbox_7, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="sbox_7_addr_1"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="5">
<![CDATA[
:46  %sbox_7_load_1 = load i8* %sbox_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_7_load_1"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %sbox_0_addr_1 = getelementptr [32 x i8]* @sbox_0, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="sbox_0_addr_1"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="5">
<![CDATA[
:48  %sbox_0_load_1 = load i8* %sbox_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_0_load_1"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %sbox_1_addr_1 = getelementptr [32 x i8]* @sbox_1, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="sbox_1_addr_1"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="5">
<![CDATA[
:50  %sbox_1_load_1 = load i8* %sbox_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_1_load_1"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %sbox_2_addr_1 = getelementptr [32 x i8]* @sbox_2, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="sbox_2_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="5">
<![CDATA[
:52  %sbox_2_load_1 = load i8* %sbox_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_2_load_1"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %sbox_3_addr_1 = getelementptr [32 x i8]* @sbox_3, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="sbox_3_addr_1"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="5">
<![CDATA[
:54  %sbox_3_load_1 = load i8* %sbox_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_3_load_1"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %sbox_4_addr_1 = getelementptr [32 x i8]* @sbox_4, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="sbox_4_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="5">
<![CDATA[
:56  %sbox_4_load_1 = load i8* %sbox_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_4_load_1"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %sbox_5_addr_1 = getelementptr [32 x i8]* @sbox_5, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="sbox_5_addr_1"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="5">
<![CDATA[
:58  %sbox_5_load_1 = load i8* %sbox_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_5_load_1"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %sbox_6_addr_1 = getelementptr [32 x i8]* @sbox_6, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="sbox_6_addr_1"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="5">
<![CDATA[
:60  %sbox_6_load_1 = load i8* %sbox_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_6_load_1"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1_end:8  %RoundKey_0_load = load i8* %RoundKey_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_load"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1_end:18  %RoundKey_1_load = load i8* %RoundKey_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_load"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1_end:26  %RoundKey_2_load = load i8* %RoundKey_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_load"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1_end:34  %RoundKey_3_load = load i8* %RoundKey_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_load"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1_end:43  %RoundKey_4_load = load i8* %RoundKey_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_4_load"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1_end:51  %RoundKey_5_load = load i8* %RoundKey_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_5_load"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1_end:59  %RoundKey_6_load = load i8* %RoundKey_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_6_load"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1_end:67  %RoundKey_7_load = load i8* %RoundKey_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_7_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="8">
<![CDATA[
:42  %trunc_ln189 = trunc i8 %c_0_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="5">
<![CDATA[
:46  %sbox_7_load_1 = load i8* %sbox_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_7_load_1"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="5">
<![CDATA[
:48  %sbox_0_load_1 = load i8* %sbox_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_0_load_1"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="5">
<![CDATA[
:50  %sbox_1_load_1 = load i8* %sbox_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_1_load_1"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="5">
<![CDATA[
:52  %sbox_2_load_1 = load i8* %sbox_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_2_load_1"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="5">
<![CDATA[
:54  %sbox_3_load_1 = load i8* %sbox_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_3_load_1"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="5">
<![CDATA[
:56  %sbox_4_load_1 = load i8* %sbox_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_4_load_1"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="5">
<![CDATA[
:58  %sbox_5_load_1 = load i8* %sbox_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_5_load_1"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="5">
<![CDATA[
:60  %sbox_6_load_1 = load i8* %sbox_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_6_load_1"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:61  %icmp_ln25_7 = icmp eq i3 %trunc_ln189, 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_7"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:62  %icmp_ln25_8 = icmp eq i3 %trunc_ln189, 1

]]></Node>
<StgValue><ssdm name="icmp_ln25_8"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:63  %icmp_ln25_9 = icmp eq i3 %trunc_ln189, 2

]]></Node>
<StgValue><ssdm name="icmp_ln25_9"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:64  %icmp_ln25_10 = icmp eq i3 %trunc_ln189, 3

]]></Node>
<StgValue><ssdm name="icmp_ln25_10"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:65  %icmp_ln25_11 = icmp eq i3 %trunc_ln189, -4

]]></Node>
<StgValue><ssdm name="icmp_ln25_11"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:66  %icmp_ln25_12 = icmp eq i3 %trunc_ln189, -3

]]></Node>
<StgValue><ssdm name="icmp_ln25_12"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:67  %icmp_ln25_13 = icmp eq i3 %trunc_ln189, -2

]]></Node>
<StgValue><ssdm name="icmp_ln25_13"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:68  %select_ln25_7 = select i1 %icmp_ln25_13, i8 %sbox_6_load_1, i8 %sbox_5_load_1

]]></Node>
<StgValue><ssdm name="select_ln25_7"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:69  %or_ln25_4 = or i1 %icmp_ln25_13, %icmp_ln25_12

]]></Node>
<StgValue><ssdm name="or_ln25_4"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:70  %select_ln25_8 = select i1 %icmp_ln25_11, i8 %sbox_4_load_1, i8 %sbox_3_load_1

]]></Node>
<StgValue><ssdm name="select_ln25_8"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:71  %or_ln25_5 = or i1 %icmp_ln25_11, %icmp_ln25_10

]]></Node>
<StgValue><ssdm name="or_ln25_5"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:72  %select_ln25_9 = select i1 %icmp_ln25_9, i8 %sbox_2_load_1, i8 %sbox_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln25_9"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:73  %or_ln25_6 = or i1 %icmp_ln25_9, %icmp_ln25_8

]]></Node>
<StgValue><ssdm name="or_ln25_6"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:74  %select_ln25_10 = select i1 %icmp_ln25_7, i8 %sbox_0_load_1, i8 %sbox_7_load_1

]]></Node>
<StgValue><ssdm name="select_ln25_10"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:75  %select_ln25_11 = select i1 %or_ln25_4, i8 %select_ln25_7, i8 %select_ln25_8

]]></Node>
<StgValue><ssdm name="select_ln25_11"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:76  %or_ln25_7 = or i1 %or_ln25_4, %or_ln25_5

]]></Node>
<StgValue><ssdm name="or_ln25_7"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:77  %select_ln25_12 = select i1 %or_ln25_6, i8 %select_ln25_9, i8 %select_ln25_10

]]></Node>
<StgValue><ssdm name="select_ln25_12"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:78  %select_ln25_13 = select i1 %or_ln25_7, i8 %select_ln25_11, i8 %select_ln25_12

]]></Node>
<StgValue><ssdm name="select_ln25_13"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:80  %lshr_ln2 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %d_0_0, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="5">
<![CDATA[
:81  %zext_ln190 = zext i5 %lshr_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln190"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %sbox_7_addr_2 = getelementptr [32 x i8]* @sbox_7, i64 0, i64 %zext_ln190

]]></Node>
<StgValue><ssdm name="sbox_7_addr_2"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="5">
<![CDATA[
:83  %sbox_7_load_2 = load i8* %sbox_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_7_load_2"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %sbox_0_addr_2 = getelementptr [32 x i8]* @sbox_0, i64 0, i64 %zext_ln190

]]></Node>
<StgValue><ssdm name="sbox_0_addr_2"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="5">
<![CDATA[
:85  %sbox_0_load_2 = load i8* %sbox_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_0_load_2"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %sbox_1_addr_2 = getelementptr [32 x i8]* @sbox_1, i64 0, i64 %zext_ln190

]]></Node>
<StgValue><ssdm name="sbox_1_addr_2"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="5">
<![CDATA[
:87  %sbox_1_load_2 = load i8* %sbox_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_1_load_2"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %sbox_2_addr_2 = getelementptr [32 x i8]* @sbox_2, i64 0, i64 %zext_ln190

]]></Node>
<StgValue><ssdm name="sbox_2_addr_2"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="5">
<![CDATA[
:89  %sbox_2_load_2 = load i8* %sbox_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_2_load_2"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %sbox_3_addr_2 = getelementptr [32 x i8]* @sbox_3, i64 0, i64 %zext_ln190

]]></Node>
<StgValue><ssdm name="sbox_3_addr_2"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="5">
<![CDATA[
:91  %sbox_3_load_2 = load i8* %sbox_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_3_load_2"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %sbox_4_addr_2 = getelementptr [32 x i8]* @sbox_4, i64 0, i64 %zext_ln190

]]></Node>
<StgValue><ssdm name="sbox_4_addr_2"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="5">
<![CDATA[
:93  %sbox_4_load_2 = load i8* %sbox_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_4_load_2"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %sbox_5_addr_2 = getelementptr [32 x i8]* @sbox_5, i64 0, i64 %zext_ln190

]]></Node>
<StgValue><ssdm name="sbox_5_addr_2"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="5">
<![CDATA[
:95  %sbox_5_load_2 = load i8* %sbox_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_5_load_2"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %sbox_6_addr_2 = getelementptr [32 x i8]* @sbox_6, i64 0, i64 %zext_ln190

]]></Node>
<StgValue><ssdm name="sbox_6_addr_2"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="5">
<![CDATA[
:97  %sbox_6_load_2 = load i8* %sbox_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_6_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="8">
<![CDATA[
:79  %trunc_ln190 = trunc i8 %d_0_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln190"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="5">
<![CDATA[
:83  %sbox_7_load_2 = load i8* %sbox_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_7_load_2"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="5">
<![CDATA[
:85  %sbox_0_load_2 = load i8* %sbox_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_0_load_2"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="5">
<![CDATA[
:87  %sbox_1_load_2 = load i8* %sbox_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_1_load_2"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="5">
<![CDATA[
:89  %sbox_2_load_2 = load i8* %sbox_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_2_load_2"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="5">
<![CDATA[
:91  %sbox_3_load_2 = load i8* %sbox_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_3_load_2"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="5">
<![CDATA[
:93  %sbox_4_load_2 = load i8* %sbox_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_4_load_2"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="5">
<![CDATA[
:95  %sbox_5_load_2 = load i8* %sbox_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_5_load_2"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="5">
<![CDATA[
:97  %sbox_6_load_2 = load i8* %sbox_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_6_load_2"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:98  %icmp_ln25_14 = icmp eq i3 %trunc_ln190, 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_14"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:99  %icmp_ln25_15 = icmp eq i3 %trunc_ln190, 1

]]></Node>
<StgValue><ssdm name="icmp_ln25_15"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:100  %icmp_ln25_16 = icmp eq i3 %trunc_ln190, 2

]]></Node>
<StgValue><ssdm name="icmp_ln25_16"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:101  %icmp_ln25_17 = icmp eq i3 %trunc_ln190, 3

]]></Node>
<StgValue><ssdm name="icmp_ln25_17"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:102  %icmp_ln25_18 = icmp eq i3 %trunc_ln190, -4

]]></Node>
<StgValue><ssdm name="icmp_ln25_18"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:103  %icmp_ln25_19 = icmp eq i3 %trunc_ln190, -3

]]></Node>
<StgValue><ssdm name="icmp_ln25_19"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:104  %icmp_ln25_20 = icmp eq i3 %trunc_ln190, -2

]]></Node>
<StgValue><ssdm name="icmp_ln25_20"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:105  %select_ln25_14 = select i1 %icmp_ln25_20, i8 %sbox_6_load_2, i8 %sbox_5_load_2

]]></Node>
<StgValue><ssdm name="select_ln25_14"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:106  %or_ln25_8 = or i1 %icmp_ln25_20, %icmp_ln25_19

]]></Node>
<StgValue><ssdm name="or_ln25_8"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:107  %select_ln25_15 = select i1 %icmp_ln25_18, i8 %sbox_4_load_2, i8 %sbox_3_load_2

]]></Node>
<StgValue><ssdm name="select_ln25_15"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:108  %or_ln25_9 = or i1 %icmp_ln25_18, %icmp_ln25_17

]]></Node>
<StgValue><ssdm name="or_ln25_9"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:109  %select_ln25_16 = select i1 %icmp_ln25_16, i8 %sbox_2_load_2, i8 %sbox_1_load_2

]]></Node>
<StgValue><ssdm name="select_ln25_16"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:110  %or_ln25_10 = or i1 %icmp_ln25_16, %icmp_ln25_15

]]></Node>
<StgValue><ssdm name="or_ln25_10"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:111  %select_ln25_17 = select i1 %icmp_ln25_14, i8 %sbox_0_load_2, i8 %sbox_7_load_2

]]></Node>
<StgValue><ssdm name="select_ln25_17"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:112  %select_ln25_18 = select i1 %or_ln25_8, i8 %select_ln25_14, i8 %select_ln25_15

]]></Node>
<StgValue><ssdm name="select_ln25_18"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:113  %or_ln25_11 = or i1 %or_ln25_8, %or_ln25_9

]]></Node>
<StgValue><ssdm name="or_ln25_11"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:114  %select_ln25_19 = select i1 %or_ln25_10, i8 %select_ln25_16, i8 %select_ln25_17

]]></Node>
<StgValue><ssdm name="select_ln25_19"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:115  %select_ln25_20 = select i1 %or_ln25_11, i8 %select_ln25_18, i8 %select_ln25_19

]]></Node>
<StgValue><ssdm name="select_ln25_20"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:117  %lshr_ln3 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %e_0, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="5">
<![CDATA[
:118  %zext_ln191 = zext i5 %lshr_ln3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %sbox_7_addr_3 = getelementptr [32 x i8]* @sbox_7, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="sbox_7_addr_3"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="5">
<![CDATA[
:120  %sbox_7_load_3 = load i8* %sbox_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_7_load_3"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %sbox_0_addr_3 = getelementptr [32 x i8]* @sbox_0, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="sbox_0_addr_3"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="5">
<![CDATA[
:122  %sbox_0_load_3 = load i8* %sbox_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_0_load_3"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %sbox_1_addr_3 = getelementptr [32 x i8]* @sbox_1, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="sbox_1_addr_3"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="5">
<![CDATA[
:124  %sbox_1_load_3 = load i8* %sbox_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_1_load_3"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %sbox_2_addr_3 = getelementptr [32 x i8]* @sbox_2, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="sbox_2_addr_3"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="5">
<![CDATA[
:126  %sbox_2_load_3 = load i8* %sbox_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_2_load_3"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %sbox_3_addr_3 = getelementptr [32 x i8]* @sbox_3, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="sbox_3_addr_3"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="5">
<![CDATA[
:128  %sbox_3_load_3 = load i8* %sbox_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_3_load_3"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %sbox_4_addr_3 = getelementptr [32 x i8]* @sbox_4, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="sbox_4_addr_3"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="5">
<![CDATA[
:130  %sbox_4_load_3 = load i8* %sbox_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_4_load_3"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %sbox_5_addr_3 = getelementptr [32 x i8]* @sbox_5, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="sbox_5_addr_3"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="5">
<![CDATA[
:132  %sbox_5_load_3 = load i8* %sbox_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_5_load_3"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %sbox_6_addr_3 = getelementptr [32 x i8]* @sbox_6, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="sbox_6_addr_3"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="5">
<![CDATA[
:134  %sbox_6_load_3 = load i8* %sbox_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_6_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="8">
<![CDATA[
:116  %trunc_ln191 = trunc i8 %e_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln191"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="5">
<![CDATA[
:120  %sbox_7_load_3 = load i8* %sbox_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_7_load_3"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="5">
<![CDATA[
:122  %sbox_0_load_3 = load i8* %sbox_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_0_load_3"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="5">
<![CDATA[
:124  %sbox_1_load_3 = load i8* %sbox_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_1_load_3"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="5">
<![CDATA[
:126  %sbox_2_load_3 = load i8* %sbox_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_2_load_3"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="5">
<![CDATA[
:128  %sbox_3_load_3 = load i8* %sbox_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_3_load_3"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="5">
<![CDATA[
:130  %sbox_4_load_3 = load i8* %sbox_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_4_load_3"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="5">
<![CDATA[
:132  %sbox_5_load_3 = load i8* %sbox_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_5_load_3"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="5">
<![CDATA[
:134  %sbox_6_load_3 = load i8* %sbox_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_6_load_3"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:135  %icmp_ln25_21 = icmp eq i3 %trunc_ln191, 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_21"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:136  %icmp_ln25_22 = icmp eq i3 %trunc_ln191, 1

]]></Node>
<StgValue><ssdm name="icmp_ln25_22"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:137  %icmp_ln25_23 = icmp eq i3 %trunc_ln191, 2

]]></Node>
<StgValue><ssdm name="icmp_ln25_23"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:138  %icmp_ln25_24 = icmp eq i3 %trunc_ln191, 3

]]></Node>
<StgValue><ssdm name="icmp_ln25_24"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:139  %icmp_ln25_25 = icmp eq i3 %trunc_ln191, -4

]]></Node>
<StgValue><ssdm name="icmp_ln25_25"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:140  %icmp_ln25_26 = icmp eq i3 %trunc_ln191, -3

]]></Node>
<StgValue><ssdm name="icmp_ln25_26"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:141  %icmp_ln25_27 = icmp eq i3 %trunc_ln191, -2

]]></Node>
<StgValue><ssdm name="icmp_ln25_27"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:142  %select_ln25_21 = select i1 %icmp_ln25_27, i8 %sbox_6_load_3, i8 %sbox_5_load_3

]]></Node>
<StgValue><ssdm name="select_ln25_21"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:143  %or_ln25_12 = or i1 %icmp_ln25_27, %icmp_ln25_26

]]></Node>
<StgValue><ssdm name="or_ln25_12"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:144  %select_ln25_22 = select i1 %icmp_ln25_25, i8 %sbox_4_load_3, i8 %sbox_3_load_3

]]></Node>
<StgValue><ssdm name="select_ln25_22"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:145  %or_ln25_13 = or i1 %icmp_ln25_25, %icmp_ln25_24

]]></Node>
<StgValue><ssdm name="or_ln25_13"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:146  %select_ln25_23 = select i1 %icmp_ln25_23, i8 %sbox_2_load_3, i8 %sbox_1_load_3

]]></Node>
<StgValue><ssdm name="select_ln25_23"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:147  %or_ln25_14 = or i1 %icmp_ln25_23, %icmp_ln25_22

]]></Node>
<StgValue><ssdm name="or_ln25_14"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:148  %select_ln25_24 = select i1 %icmp_ln25_21, i8 %sbox_0_load_3, i8 %sbox_7_load_3

]]></Node>
<StgValue><ssdm name="select_ln25_24"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:149  %select_ln25_25 = select i1 %or_ln25_12, i8 %select_ln25_21, i8 %select_ln25_22

]]></Node>
<StgValue><ssdm name="select_ln25_25"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:150  %or_ln25_15 = or i1 %or_ln25_12, %or_ln25_13

]]></Node>
<StgValue><ssdm name="or_ln25_15"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:151  %select_ln25_26 = select i1 %or_ln25_14, i8 %select_ln25_23, i8 %select_ln25_24

]]></Node>
<StgValue><ssdm name="select_ln25_26"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:152  %select_ln25_27 = select i1 %or_ln25_15, i8 %select_ln25_25, i8 %select_ln25_26

]]></Node>
<StgValue><ssdm name="select_ln25_27"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
:153  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
hls_label_1_end:0  %d_1_0 = phi i8 [ %select_ln25_27, %2 ], [ %d_0_0, %hls_label_1_begin ]

]]></Node>
<StgValue><ssdm name="d_1_0"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
hls_label_1_end:1  %c_1_0 = phi i8 [ %select_ln25_20, %2 ], [ %c_0_0, %hls_label_1_begin ]

]]></Node>
<StgValue><ssdm name="c_1_0"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
hls_label_1_end:2  %b_1_0 = phi i8 [ %select_ln25_13, %2 ], [ %b_0_0, %hls_label_1_begin ]

]]></Node>
<StgValue><ssdm name="b_1_0"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
hls_label_1_end:3  %a_1_0 = phi i8 [ %xor_ln188, %2 ], [ %e_0, %hls_label_1_begin ]

]]></Node>
<StgValue><ssdm name="a_1_0"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:9  %xor_ln204 = xor i8 %RoundKey_0_load, %a_1_0

]]></Node>
<StgValue><ssdm name="xor_ln204"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1_end:11  %zext_ln204_1 = zext i5 %lshr_ln204_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_1"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_end:12  %RoundKey_0_addr_3 = getelementptr [30 x i8]* %RoundKey_0, i64 0, i64 %zext_ln204_1

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_3"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1_end:13  store i8 %xor_ln204, i8* %RoundKey_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:19  %xor_ln205 = xor i8 %RoundKey_1_load, %b_1_0

]]></Node>
<StgValue><ssdm name="xor_ln205"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_end:20  %RoundKey_1_addr_3 = getelementptr [30 x i8]* %RoundKey_1, i64 0, i64 %zext_ln204_1

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_3"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1_end:21  store i8 %xor_ln205, i8* %RoundKey_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:27  %xor_ln206 = xor i8 %RoundKey_2_load, %c_1_0

]]></Node>
<StgValue><ssdm name="xor_ln206"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_end:28  %RoundKey_2_addr_3 = getelementptr [30 x i8]* %RoundKey_2, i64 0, i64 %zext_ln204_1

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_3"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1_end:29  store i8 %xor_ln206, i8* %RoundKey_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:35  %xor_ln207 = xor i8 %RoundKey_3_load, %d_1_0

]]></Node>
<StgValue><ssdm name="xor_ln207"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_end:36  %RoundKey_3_addr_3 = getelementptr [30 x i8]* %RoundKey_3, i64 0, i64 %zext_ln204_1

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_3"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1_end:37  store i8 %xor_ln207, i8* %RoundKey_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_end:38  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:44  %xor_ln204_1 = xor i8 %RoundKey_4_load, %xor_ln204

]]></Node>
<StgValue><ssdm name="xor_ln204_1"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_end:45  %RoundKey_4_addr_3 = getelementptr [30 x i8]* %RoundKey_4, i64 0, i64 %zext_ln204_1

]]></Node>
<StgValue><ssdm name="RoundKey_4_addr_3"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1_end:46  store i8 %xor_ln204_1, i8* %RoundKey_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:52  %xor_ln205_1 = xor i8 %RoundKey_5_load, %xor_ln205

]]></Node>
<StgValue><ssdm name="xor_ln205_1"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_end:53  %RoundKey_5_addr_3 = getelementptr [30 x i8]* %RoundKey_5, i64 0, i64 %zext_ln204_1

]]></Node>
<StgValue><ssdm name="RoundKey_5_addr_3"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1_end:54  store i8 %xor_ln205_1, i8* %RoundKey_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:60  %xor_ln206_1 = xor i8 %RoundKey_6_load, %xor_ln206

]]></Node>
<StgValue><ssdm name="xor_ln206_1"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_end:61  %RoundKey_6_addr_3 = getelementptr [30 x i8]* %RoundKey_6, i64 0, i64 %zext_ln204_1

]]></Node>
<StgValue><ssdm name="RoundKey_6_addr_3"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1_end:62  store i8 %xor_ln206_1, i8* %RoundKey_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:68  %xor_ln207_1 = xor i8 %RoundKey_7_load, %xor_ln207

]]></Node>
<StgValue><ssdm name="xor_ln207_1"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_end:69  %RoundKey_7_addr_3 = getelementptr [30 x i8]* %RoundKey_7, i64 0, i64 %zext_ln204_1

]]></Node>
<StgValue><ssdm name="RoundKey_7_addr_3"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1_end:70  store i8 %xor_ln207_1, i8* %RoundKey_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:71  %add_ln176 = add i8 %s_0_0, 8

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1_end:72  br label %1

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln209"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
