/* Generated by Yosys 0.40+25 (git sha1 4897e89547d, g++ 9.5.0 -fPIC -Os) */

(* cells_not_processed =  1  *)
(* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:5.1-1217.10" *)
module \$abstract\topEntity ();
endmodule

(* cells_not_processed =  1  *)
(* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:5.1-1217.10" *)
module topEntity(ethRxClk, ethTxClk, rstN, rxDv, rxErr, rxData, txEn, txErr, txData);
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1012.3-1018.6" *)
  wire [3:0] _000_;
  wire [3:0] _001_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1043.3-1049.6" *)
  wire _002_;
  wire [44:0] _003_;
  (* unused_bits = "13 14 15 16" *)
  wire [120:0] _004_;
  (* unused_bits = "0 1 2" *)
  wire [58:0] _005_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:289.70-289.85" *)
  wire [3:0] _006_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:368.163-368.181" *)
  wire [2:0] _007_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:775.219-775.241" *)
  wire [3:0] _008_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1031.23-1031.48" *)
  wire _009_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:678.28-678.49" *)
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:239.15-239.24" *)
  wire [11:0] _065_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:289.26-289.43" *)
  wire _066_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:368.29-368.48" *)
  wire _067_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:775.30-775.54" *)
  wire _068_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1031.42-1031.47" *)
  wire _069_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:994.24-994.38" *)
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1165.111-1165.129" *)
  wire [2:0] _084_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:633.128-633.145" *)
  wire [1:0] _085_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:960.110-960.128" *)
  wire [3:0] _086_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:80.14-80.18" *)
  wire [7:0] a1_1;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:85.14-85.18" *)
  wire [9:0] a1_2;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:119.16-119.20" *)
  wire [121:0] a1_4;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:193.14-193.18" *)
  (* unused_bits = "1" *)
  wire [9:0] a1_7;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:154.15-154.19" *)
  wire [63:0] back;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:110.9-110.12" *)
  wire bwd;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:47.9-47.14" *)
  wire bwdIn;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:147.9-147.16" *)
  wire bwdIn_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:183.9-183.14" *)
  wire bwd_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:236.9-236.14" *)
  (* unused_bits = "0" *)
  wire bwd_1;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:59.15-59.24" *)
  wire [39:0] \c$app_arg ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:69.15-69.26" *)
  wire [31:0] \c$app_arg_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:71.15-71.26" *)
  wire [31:0] \c$app_arg_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:75.15-75.26" *)
  wire [31:0] \c$app_arg_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:142.15-142.26" *)
  wire [47:0] \c$app_arg_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:143.15-143.26" *)
  wire [47:0] \c$app_arg_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:90.15-90.25" *)
  wire [11:0] \c$case_alt ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:184.15-184.27" *)
  wire [11:0] \c$case_alt_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:198.15-198.27" *)
  wire [10:0] \c$case_alt_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:237.15-237.27" *)
  wire [11:0] \c$case_alt_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:241.14-241.26" *)
  wire [10:0] \c$case_alt_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:283.14-283.36" *)
  wire [7:0] \c$case_alt_selection_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:77.15-77.33" *)
  wire [31:0] \c$crcState_app_arg ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:78.9-78.29" *)
  wire \c$crcState_app_arg_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:73.14-73.33" *)
  wire [31:0] \c$crcState_case_alt ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:260.22-260.53" *)
  wire [63:0] \c$crcState_case_alt_selection_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:259.22-259.53" *)
  wire [63:0] \c$crcState_case_alt_selection_1 ;
  wire [245:0] \c$ds10_case_alt ;
  wire [79:0] \c$ds10_case_alt_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:273.16-273.43" *)
  wire [111:0] \c$ds10_case_alt_sel_alt_f_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:282.15-282.42" *)
  wire [63:0] \c$ds10_case_alt_sel_alt_f_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:58.15-58.29" *)
  wire [39:0] \c$ds14_app_arg ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:151.15-151.29" *)
  wire [63:0] \c$ds1_case_alt ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:161.16-161.29" *)
  wire [123:0] \c$ds2_app_arg ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:163.14-163.29" *)
  wire \c$ds2_app_arg_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:165.16-165.31" *)
  wire [123:0] \c$ds2_app_arg_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:172.16-172.31" *)
  wire [123:0] \c$ds2_app_arg_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:192.14-192.29" *)
  wire [7:0] \c$ds2_app_arg_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:214.15-214.30" *)
  wire [61:0] \c$ds2_app_arg_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:216.14-216.29" *)
  wire \c$ds2_app_arg_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:218.15-218.30" *)
  wire [61:0] \c$ds2_app_arg_6 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:225.15-225.30" *)
  wire [61:0] \c$ds2_app_arg_7 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:276.15-276.40" *)
  (* unused_bits = "1" *)
  wire [10:0] \c$ds2_app_arg_selection_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:162.16-162.30" *)
  wire [247:0] \c$ds2_case_alt ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:164.14-164.30" *)
  wire \c$ds2_case_alt_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:166.16-166.32" *)
  wire [123:0] \c$ds2_case_alt_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:167.16-167.32" *)
  wire [123:0] \c$ds2_case_alt_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:171.16-171.32" *)
  wire [247:0] \c$ds2_case_alt_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:215.15-215.31" *)
  wire [81:0] \c$ds2_case_alt_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:217.14-217.30" *)
  wire \c$ds2_case_alt_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:219.15-219.31" *)
  wire [61:0] \c$ds2_case_alt_6 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:220.15-220.31" *)
  wire [61:0] \c$ds2_case_alt_7 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:224.15-224.31" *)
  wire [81:0] \c$ds2_case_alt_8 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:271.15-271.41" *)
  wire [10:0] \c$ds2_case_alt_selection_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:280.15-280.42" *)
  wire [10:0] \c$ds2_case_alt_selection_12 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:281.15-281.42" *)
  wire [10:0] \c$ds2_case_alt_selection_20 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:272.15-272.41" *)
  wire [10:0] \c$ds2_case_alt_selection_9 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:51.14-51.27" *)
  wire [9:0] \c$ds8_app_arg ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:52.15-52.30" *)
  wire [46:0] \c$ds8_app_arg_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:64.14-64.29" *)
  wire \c$ds8_app_arg_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:65.15-65.30" *)
  wire [46:0] \c$ds8_app_arg_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:50.15-50.29" *)
  wire [58:0] \c$ds8_case_alt ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:53.15-53.31" *)
  wire [46:0] \c$ds8_case_alt_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:54.15-54.31" *)
  wire [46:0] \c$ds8_case_alt_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:92.15-92.31" *)
  wire [46:0] \c$ds8_case_alt_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:254.15-254.41" *)
  wire [10:0] \c$ds8_case_alt_selection_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:44.14-44.27" *)
  wire [79:0] \c$ds9_app_arg ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:138.15-138.30" *)
  wire [127:0] \c$ds9_app_arg_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:252.15-252.40" *)
  wire [63:0] \c$ds9_app_arg_sel_alt_res ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:251.14-251.39" *)
  wire [2:0] \c$ds9_app_arg_selection_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:269.14-269.39" *)
  wire [3:0] \c$ds9_app_arg_selection_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:19.14-19.26" *)
  wire [4:0] \c$ds_app_arg ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:29.15-29.29" *)
  wire [77:0] \c$ds_app_arg_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:31.14-31.28" *)
  wire \c$ds_app_arg_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:116.14-116.29" *)
  wire [5:0] \c$ds_app_arg_10 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:123.16-123.31" *)
  wire [126:0] \c$ds_app_arg_11 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:125.14-125.29" *)
  wire \c$ds_app_arg_12 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:127.16-127.31" *)
  wire [126:0] \c$ds_app_arg_13 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:134.16-134.31" *)
  wire [126:0] \c$ds_app_arg_14 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:194.13-194.28" *)
  reg [3:0] \c$ds_app_arg_15 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:195.8-195.23" *)
  reg \c$ds_app_arg_16 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:202.9-202.24" *)
  wire \c$ds_app_arg_17 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:33.15-33.29" *)
  wire [77:0] \c$ds_app_arg_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:40.15-40.29" *)
  wire [77:0] \c$ds_app_arg_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:98.14-98.28" *)
  wire \c$ds_app_arg_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:99.14-99.28" *)
  wire [7:0] \c$ds_app_arg_5 ;
  wire [6:0] \c$ds_app_arg_6 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:107.14-107.28" *)
  wire \c$ds_app_arg_7 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:109.14-109.28" *)
  wire [7:0] \c$ds_app_arg_9 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:20.14-20.27" *)
  wire [4:0] \c$ds_case_alt ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:21.15-21.30" *)
  wire [16:0] \c$ds_case_alt_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:30.15-30.30" *)
  wire [89:0] \c$ds_case_alt_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:106.15-106.31" *)
  wire [19:0] \c$ds_case_alt_10 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:108.14-108.30" *)
  wire \c$ds_case_alt_11 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:111.14-111.30" *)
  wire [7:0] \c$ds_case_alt_12 ;
  wire [6:0] \c$ds_case_alt_13 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:114.14-114.30" *)
  wire [7:0] \c$ds_case_alt_14 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:124.16-124.32" *)
  wire [138:0] \c$ds_case_alt_15 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:126.14-126.30" *)
  wire \c$ds_case_alt_16 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:128.16-128.32" *)
  wire [126:0] \c$ds_case_alt_17 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:129.16-129.32" *)
  wire [126:0] \c$ds_case_alt_18 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:133.16-133.32" *)
  wire [138:0] \c$ds_case_alt_19 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:32.14-32.29" *)
  wire \c$ds_case_alt_2 ;
  wire [125:0] \c$ds_case_alt_20 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:34.15-34.30" *)
  wire [77:0] \c$ds_case_alt_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:35.15-35.30" *)
  wire [77:0] \c$ds_case_alt_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:39.15-39.30" *)
  wire [89:0] \c$ds_case_alt_5 ;
  wire [76:0] \c$ds_case_alt_6 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:100.14-100.29" *)
  wire [7:0] \c$ds_case_alt_7 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:103.15-103.30" *)
  wire [19:0] \c$ds_case_alt_8 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:105.9-105.24" *)
  wire \c$ds_case_alt_9 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:250.14-250.40" *)
  wire [7:0] \c$ds_case_alt_sel_alt_t_10 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:268.14-268.40" *)
  wire [7:0] \c$ds_case_alt_sel_alt_t_31 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:249.15-249.41" *)
  wire [10:0] \c$ds_case_alt_selection_14 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:265.15-265.41" *)
  wire [10:0] \c$ds_case_alt_selection_19 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:266.15-266.41" *)
  wire [10:0] \c$ds_case_alt_selection_24 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:247.15-247.40" *)
  wire [10:0] \c$ds_case_alt_selection_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:248.15-248.40" *)
  wire [10:0] \c$ds_case_alt_selection_6 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:155.16-155.24" *)
  wire [111:0] \c$mapOut ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:208.15-208.25" *)
  wire [63:0] \c$mapOut_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:175.9-175.28" *)
  wire \c$readyOut_case_alt ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:228.9-228.30" *)
  wire \c$readyOut_case_alt_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:88.9-88.34" *)
  wire \c$transferOccured_app_arg ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:264.15-264.52" *)
  wire [10:0] \c$transferOccured_app_arg_selection_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:253.15-253.20" *)
  wire [63:0] \c$vec ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:255.15-255.22" *)
  wire [39:0] \c$vec_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:257.15-257.22" *)
  wire [31:0] \c$vec_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:258.15-258.22" *)
  wire [31:0] \c$vec_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:262.17-262.24" *)
  wire [1279:0] \c$vec_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:270.16-270.23" *)
  wire [111:0] \c$vec_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:277.14-277.21" *)
  wire [7:0] \c$vec_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:278.15-278.22" *)
  wire [63:0] \c$vec_6 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:279.15-279.22" *)
  wire [63:0] \c$vec_7 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:81.14-81.25" *)
  wire [8:0] \c$x_app_arg ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:82.8-82.21" *)
  reg \c$x_app_arg_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:83.9-83.21" *)
  wire \c$x_case_alt ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:62.14-62.19" *)
  wire [9:0] cache;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:180.16-180.24" *)
  wire [111:0] combined;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:233.15-233.25" *)
  wire [63:0] combined_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:72.14-72.22" *)
  reg [31:0] crcState;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:101.9-101.13" *)
  wire done;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:112.9-112.15" *)
  wire done_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:118.13-118.15" *)
  reg [7:0] ds;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:24.13-24.16" *)
  reg [4:0] ds1;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:170.14-170.18" *)
  wire [7:0] ds10;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:223.14-223.20" *)
  wire [7:0] ds10_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:79.14-79.18" *)
  wire [7:0] ds11;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:158.9-158.15" *)
  wire ds11_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:211.9-211.15" *)
  wire ds11_1;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:57.15-57.19" *)
  wire [39:0] ds14;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:156.16-156.22" *)
  wire [111:0] ds14_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:209.15-209.21" *)
  wire [63:0] ds14_1;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:94.15-94.19" *)
  wire [39:0] ds15;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:189.14-189.17" *)
  wire [7:0] ds2;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:203.15-203.20" *)
  wire [11:0] ds2_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:201.8-201.11" *)
  reg ds3;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:153.16-153.19" *)
  wire [111:0] ds4;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:95.14-95.17" *)
  reg [46:0] ds6;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:38.14-38.17" *)
  wire [7:0] ds8;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:132.14-132.19" *)
  wire [7:0] ds8_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:43.15-43.18" *)
  wire [79:0] ds9;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:137.16-137.21" *)
  wire [127:0] ds9_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:199.9-199.12" *)
  wire dv0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:46.14-46.18" *)
  reg [77:0] eta2;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:146.15-146.21" *)
  reg [126:0] eta2_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:159.15-159.19" *)
  wire [123:0] eta5;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:212.14-212.20" *)
  wire [61:0] eta5_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:7.14-7.22" *)
  input ethRxClk;
  wire ethRxClk;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:8.14-8.22" *)
  input ethTxClk;
  wire ethTxClk;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:93.9-93.17" *)
  wire finished;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:63.15-63.20" *)
  wire [10:0] fwdIn;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:84.14-84.20" *)
  (* unused_bits = "0" *)
  wire [9:0] fwdInX;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:263.15-263.33" *)
  wire [10:0] fwdInX_selection_1;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:115.14-115.21" *)
  wire [9:0] fwdIn_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:176.16-176.22" *)
  wire [122:0] fwdOut;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:229.15-229.23" *)
  wire [18:0] fwdOut_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:139.15-139.17" *)
  wire [47:0] g1;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:140.15-140.17" *)
  wire [47:0] g2;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:141.15-141.17" *)
  wire [15:0] g3;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:102.14-102.15" *)
  wire [5:0] i;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:117.14-117.17" *)
  wire [5:0] i_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:25.9-25.16" *)
  wire inReady;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:26.14-26.17" *)
  wire [9:0] inp;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:191.9-191.17" *)
  wire inputVld;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:275.15-275.35" *)
  (* unused_bits = "1" *)
  wire [10:0] inputVld_selection_1;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:56.14-56.23" *)
  wire [1:0] insertCrc;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:382.16-382.22" *)
  wire [7:0] \map[0].map_in ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:384.16-384.23" *)
  wire [7:0] \map[0].map_out ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:382.16-382.22" *)
  wire [7:0] \map[1].map_in ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:384.16-384.23" *)
  wire [7:0] \map[1].map_out ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:382.16-382.22" *)
  wire [7:0] \map[2].map_in ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:384.16-384.23" *)
  wire [7:0] \map[2].map_out ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:382.16-382.22" *)
  wire [7:0] \map[3].map_in ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:384.16-384.23" *)
  wire [7:0] \map[3].map_out ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:382.16-382.22" *)
  wire [7:0] \map[4].map_in ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:384.16-384.23" *)
  wire [7:0] \map[4].map_out ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:382.16-382.22" *)
  wire [7:0] \map[5].map_in ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:384.16-384.23" *)
  wire [7:0] \map[5].map_out ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:382.16-382.22" *)
  wire [7:0] \map[6].map_in ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:384.16-384.23" *)
  wire [7:0] \map[6].map_out ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:382.16-382.22" *)
  wire [7:0] \map[7].map_in ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:384.16-384.23" *)
  wire [7:0] \map[7].map_out ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[0].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[0].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[10].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[10].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[11].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[11].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[12].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[12].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[13].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[13].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[14].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[14].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[15].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[15].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[16].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[16].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[17].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[17].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[18].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[18].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[19].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[19].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[1].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[1].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[20].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[20].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[21].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[21].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[22].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[22].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[23].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[23].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[24].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[24].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[25].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[25].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[26].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[26].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[27].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[27].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[28].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[28].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[29].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[29].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[2].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[2].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[30].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[30].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[31].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[31].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[3].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[3].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[4].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[4].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[5].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[5].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[6].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[6].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[7].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[7].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[8].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[8].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:491.11-491.19" *)
  wire \map_0[9].map_in_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:493.16-493.25" *)
  wire \map_0[9].map_out_0 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[0].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[0].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[10].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[10].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[11].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[11].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[12].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[12].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[13].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[13].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[14].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[14].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[15].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[15].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[16].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[16].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[17].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[17].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[18].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[18].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[19].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[19].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[1].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[1].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[20].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[20].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[21].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[21].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[22].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[22].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[23].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[23].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[24].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[24].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[25].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[25].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[26].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[26].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[27].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[27].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[28].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[28].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[29].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[29].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[2].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[2].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[30].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[30].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[31].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[31].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[3].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[3].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[4].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[4].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[5].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[5].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[6].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[6].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[7].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[7].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[8].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[8].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:577.17-577.25" *)
  wire [39:0] \map_1[9].map_in_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:579.11-579.20" *)
  wire \map_1[9].map_out_1 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:800.16-800.24" *)
  wire [7:0] \map_2[0].map_in_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:802.16-802.25" *)
  wire [7:0] \map_2[0].map_out_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:800.16-800.24" *)
  wire [7:0] \map_2[1].map_in_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:802.16-802.25" *)
  wire [7:0] \map_2[1].map_out_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:800.16-800.24" *)
  wire [7:0] \map_2[2].map_in_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:802.16-802.25" *)
  wire [7:0] \map_2[2].map_out_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:800.16-800.24" *)
  wire [7:0] \map_2[3].map_in_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:802.16-802.25" *)
  wire [7:0] \map_2[3].map_out_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:800.16-800.24" *)
  wire [7:0] \map_2[4].map_in_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:802.16-802.25" *)
  wire [7:0] \map_2[4].map_out_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:800.16-800.24" *)
  wire [7:0] \map_2[5].map_in_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:802.16-802.25" *)
  wire [7:0] \map_2[5].map_out_2 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:815.16-815.24" *)
  wire [7:0] \map_3[0].map_in_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:817.16-817.25" *)
  wire [7:0] \map_3[0].map_out_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:815.16-815.24" *)
  wire [7:0] \map_3[1].map_in_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:817.16-817.25" *)
  wire [7:0] \map_3[1].map_out_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:815.16-815.24" *)
  wire [7:0] \map_3[2].map_in_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:817.16-817.25" *)
  wire [7:0] \map_3[2].map_out_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:815.16-815.24" *)
  wire [7:0] \map_3[3].map_in_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:817.16-817.25" *)
  wire [7:0] \map_3[3].map_out_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:815.16-815.24" *)
  wire [7:0] \map_3[4].map_in_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:817.16-817.25" *)
  wire [7:0] \map_3[4].map_out_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:815.16-815.24" *)
  wire [7:0] \map_3[5].map_in_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:817.16-817.25" *)
  wire [7:0] \map_3[5].map_out_3 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:871.16-871.24" *)
  wire [7:0] \map_4[0].map_in_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:873.16-873.25" *)
  wire [7:0] \map_4[0].map_out_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:871.16-871.24" *)
  wire [7:0] \map_4[10].map_in_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:873.16-873.25" *)
  wire [7:0] \map_4[10].map_out_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:871.16-871.24" *)
  wire [7:0] \map_4[11].map_in_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:873.16-873.25" *)
  wire [7:0] \map_4[11].map_out_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:871.16-871.24" *)
  wire [7:0] \map_4[12].map_in_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:873.16-873.25" *)
  wire [7:0] \map_4[12].map_out_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:871.16-871.24" *)
  wire [7:0] \map_4[13].map_in_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:873.16-873.25" *)
  wire [7:0] \map_4[13].map_out_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:871.16-871.24" *)
  wire [7:0] \map_4[1].map_in_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:873.16-873.25" *)
  wire [7:0] \map_4[1].map_out_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:871.16-871.24" *)
  wire [7:0] \map_4[2].map_in_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:873.16-873.25" *)
  wire [7:0] \map_4[2].map_out_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:871.16-871.24" *)
  wire [7:0] \map_4[3].map_in_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:873.16-873.25" *)
  wire [7:0] \map_4[3].map_out_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:871.16-871.24" *)
  wire [7:0] \map_4[4].map_in_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:873.16-873.25" *)
  wire [7:0] \map_4[4].map_out_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:871.16-871.24" *)
  wire [7:0] \map_4[5].map_in_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:873.16-873.25" *)
  wire [7:0] \map_4[5].map_out_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:871.16-871.24" *)
  wire [7:0] \map_4[6].map_in_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:873.16-873.25" *)
  wire [7:0] \map_4[6].map_out_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:871.16-871.24" *)
  wire [7:0] \map_4[7].map_in_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:873.16-873.25" *)
  wire [7:0] \map_4[7].map_out_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:871.16-871.24" *)
  wire [7:0] \map_4[8].map_in_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:873.16-873.25" *)
  wire [7:0] \map_4[8].map_out_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:871.16-871.24" *)
  wire [7:0] \map_4[9].map_in_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:873.16-873.25" *)
  wire [7:0] \map_4[9].map_out_4 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1077.16-1077.24" *)
  wire [7:0] \map_5[0].map_in_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1079.16-1079.25" *)
  wire [7:0] \map_5[0].map_out_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1077.16-1077.24" *)
  wire [7:0] \map_5[1].map_in_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1079.16-1079.25" *)
  wire [7:0] \map_5[1].map_out_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1077.16-1077.24" *)
  wire [7:0] \map_5[2].map_in_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1079.16-1079.25" *)
  wire [7:0] \map_5[2].map_out_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1077.16-1077.24" *)
  wire [7:0] \map_5[3].map_in_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1079.16-1079.25" *)
  wire [7:0] \map_5[3].map_out_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1077.16-1077.24" *)
  wire [7:0] \map_5[4].map_in_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1079.16-1079.25" *)
  wire [7:0] \map_5[4].map_out_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1077.16-1077.24" *)
  wire [7:0] \map_5[5].map_in_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1079.16-1079.25" *)
  wire [7:0] \map_5[5].map_out_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1077.16-1077.24" *)
  wire [7:0] \map_5[6].map_in_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1079.16-1079.25" *)
  wire [7:0] \map_5[6].map_out_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1077.16-1077.24" *)
  wire [7:0] \map_5[7].map_in_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1079.16-1079.25" *)
  wire [7:0] \map_5[7].map_out_5 ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:36.14-36.21" *)
  wire [1:0] newLast;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:130.14-130.23" *)
  wire [1:0] newLast_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:168.14-168.23" *)
  wire [1:0] newLast_1;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:221.14-221.23" *)
  wire [1:0] newLast_2;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:37.9-37.20" *)
  wire nextAborted;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:42.9-42.22" *)
  wire nextAborted_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:131.9-131.22" *)
  wire nextAborted_1;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:136.9-136.22" *)
  wire nextAborted_2;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:169.9-169.22" *)
  wire nextAborted_3;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:179.9-179.22" *)
  wire nextAborted_4;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:222.9-222.22" *)
  wire nextAborted_5;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:232.9-232.22" *)
  wire nextAborted_6;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:200.14-200.21" *)
  wire [3:0] nibble0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:190.8-190.20" *)
  reg nibbleSelect;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:45.14-45.17" *)
  wire [9:0] pkt;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:145.16-145.21" *)
  wire [121:0] pkt_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:181.14-181.19" *)
  wire [9:0] pkt_1;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:234.14-234.19" *)
  wire [9:0] pkt_2;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:66.9-66.14" *)
  wire r2sAc;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:174.9-174.16" *)
  wire r2sAc_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:227.9-227.16" *)
  wire r2sAc_1;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:244.9-244.16" *)
  wire r2sAc_2;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:87.9-87.14" *)
  wire ready;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:173.9-173.17" *)
  wire readyOut;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:226.9-226.19" *)
  wire readyOut_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:285.14-285.20" *)
  wire [5:0] result;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:22.15-22.23" *)
  (* unused_bits = "1" *)
  wire [16:0] result_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:23.15-23.23" *)
  (* unused_bits = "1" *)
  wire [11:0] result_1;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:76.15-76.24" *)
  wire [31:0] result_10;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:96.15-96.24" *)
  wire [11:0] result_11;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:97.14-97.23" *)
  wire [19:0] result_12;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:120.16-120.25" *)
  wire [122:0] result_13;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:121.15-121.24" *)
  wire [11:0] result_14;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:122.15-122.24" *)
  wire [138:0] result_15;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:144.16-144.25" *)
  wire [111:0] result_16;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:148.16-148.25" *)
  wire [123:0] result_17;
  wire [244:0] result_18;
  wire [244:0] result_19;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:27.15-27.23" *)
  wire [11:0] result_2;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:152.16-152.25" *)
  wire [111:0] result_20;
  wire [245:0] result_21;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:160.15-160.24" *)
  wire [247:0] result_22;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:177.16-177.25" *)
  wire [246:0] result_23;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:186.14-186.23" *)
  wire [6:0] result_24;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:196.14-196.23" *)
  wire result_25;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:197.15-197.24" *)
  wire [10:0] result_26;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:204.15-204.24" *)
  wire [19:0] result_27;
  wire [78:0] result_28;
  wire [78:0] result_29;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:28.14-28.22" *)
  wire [89:0] result_3;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:207.14-207.23" *)
  wire [7:0] result_30;
  wire [79:0] result_31;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:213.14-213.23" *)
  (* unused_bits = "19" *)
  wire [81:0] result_32;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:230.15-230.24" *)
  wire [80:0] result_33;
  wire [9:0] result_34;
  wire [9:0] result_35;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:245.14-245.23" *)
  wire [5:0] result_36;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:48.15-48.23" *)
  wire [11:0] result_4;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:49.15-49.23" *)
  wire [58:0] result_5;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:61.15-61.23" *)
  wire [39:0] result_6;
  wire [23:0] result_7;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:68.15-68.23" *)
  wire [31:0] result_8;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:70.15-70.23" *)
  wire [31:0] result_9;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:284.15-284.34" *)
  wire [18:0] result_selection_25;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:267.16-267.34" *)
  wire [122:0] result_selection_5;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:9.14-9.18" *)
  input rstN;
  wire rstN;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:246.14-246.23" *)
  wire [5:0] rxChannel;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:12.19-12.25" *)
  input [3:0] rxData;
  wire [3:0] rxData;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:10.14-10.18" *)
  input rxDv;
  wire rxDv;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:11.14-11.19" *)
  input rxErr;
  wire rxErr;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:91.15-91.20" *)
  wire [10:0] s2rAc;
  wire [9:0] s2rAc_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:238.15-238.22" *)
  wire [10:0] s2rAc_1;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:243.15-243.22" *)
  wire [10:0] s2rAc_2;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:86.9-86.24" *)
  wire transferOccured;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:17.25-17.31" *)
  output [3:0] txData;
  wire [3:0] txData;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:15.20-15.24" *)
  output txEn;
  wire txEn;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:16.20-16.25" *)
  output txErr;
  wire txErr;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:55.14-55.15" *)
  wire x;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:60.14-60.18" *)
  wire [7:0] x1_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:256.14-256.29" *)
  wire [7:0] x1_projection_1;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:74.14-74.17" *)
  wire [7:0] x_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:187.14-187.17" *)
  wire [3:0] x_1;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:188.9-188.12" *)
  wire x_2;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:240.15-240.18" *)
  wire [17:0] x_3;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:261.14-261.28" *)
  wire [7:0] x_projection_0;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:274.15-274.28" *)
  (* unused_bits = "1" *)
  wire [10:0] x_selection_2;
  assign _006_ = ds1[3:0] + (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:289.70-289.85" *) 1'h1;
  assign _007_ = eta2[75:73] + (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:368.163-368.181" *) 1'h1;
  assign \c$ds_app_arg_10  = ds[5:0] + (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:665.57-665.65" *) 1'h1;
  assign _008_ = eta2_0[124:121] + (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:775.219-775.241" *) 1'h1;
  assign _009_ = \c$ds_app_arg_16  & (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1031.23-1031.48" *) _069_;
  assign transferOccured = result_5[0] & (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:618.28-618.61" *) \c$transferOccured_app_arg ;
  assign _010_ = \c$case_alt [11] & (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:678.28-678.49" *) \c$ds_case_alt_11 ;
  assign inReady = inputVld & (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:978.23-978.46" *) nibbleSelect;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:306.3-312.6" *)
  always @(posedge ethRxClk)
    if (!rstN) ds1[4] <= 1'h1;
    else ds1[4] <= result_0[16];
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:306.3-312.6" *)
  always @(posedge ethRxClk)
    ds1[3:0] <= _001_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:403.3-411.6" *)
  always @(posedge ethRxClk)
    if (!rstN) eta2 <= 78'h00000000000000000000;
    else if (_052_) eta2 <= result_3[89:12];
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:516.3-522.6" *)
  always @(posedge ethRxClk)
    if (!rstN) crcState <= 32'd4294967295;
    else if (\c$crcState_app_arg_0 ) crcState <= { \map_1[31].map_out_1 , \map_1[30].map_out_1 , \map_1[29].map_out_1 , \map_1[28].map_out_1 , \map_1[27].map_out_1 , \map_1[26].map_out_1 , \map_1[25].map_out_1 , \map_1[24].map_out_1 , \map_1[23].map_out_1 , \map_1[22].map_out_1 , \map_1[21].map_out_1 , \map_1[20].map_out_1 , \map_1[19].map_out_1 , \map_1[18].map_out_1 , \map_1[17].map_out_1 , \map_1[16].map_out_1 , \map_1[15].map_out_1 , \map_1[14].map_out_1 , \map_1[13].map_out_1 , \map_1[12].map_out_1 , \map_1[11].map_out_1 , \map_1[10].map_out_1 , \map_1[9].map_out_1 , \map_1[8].map_out_1 , \map_1[7].map_out_1 , \map_1[6].map_out_1 , \map_1[5].map_out_1 , \map_1[4].map_out_1 , \map_1[3].map_out_1 , \map_1[2].map_out_1 , \map_1[1].map_out_1 , \map_1[0].map_out_1  };
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:601.3-607.6" *)
  always @(posedge ethRxClk)
    if (!rstN) \c$x_app_arg_1  <= 1'h1;
    else if (transferOccured) \c$x_app_arg_1  <= \c$x_case_alt ;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:640.3-646.6" *)
  always @(posedge ethRxClk)
    if (_053_) ds6[33:0] <= _003_[33:0];
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:640.3-646.6" *)
  always @(posedge ethRxClk)
    if (_054_) ds6[44:34] <= _003_[44:34];
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:640.3-646.6" *)
  always @(posedge ethRxClk)
    if (!rstN) ds6[45] <= 1'h0;
    else if (_055_) ds6[45] <= result_5[57];
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:640.3-646.6" *)
  always @(posedge ethRxClk)
    if (!rstN) ds6[46] <= 1'h0;
    else ds6[46] <= result_5[58];
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:712.3-718.6" *)
  always @(posedge ethRxClk)
    if (!rstN) ds <= 8'h00;
    else if (_056_) ds <= result_12[19:12];
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:831.3-840.6" *)
  always @(posedge ethRxClk)
    if (!rstN) eta2_0 <= 127'h00000000000000000000000000000000;
    else if (_057_) eta2_0 <= result_15[138:12];
  reg [107:0] _106_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:890.3-899.6" *)
  always @(posedge ethRxClk)
    if (_058_) _106_ <= { _004_[120:17], _004_[12:9] };
  assign { eta5[120:17], eta5[12:9] } = _106_;
  reg [8:0] _107_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:890.3-899.6" *)
  always @(posedge ethRxClk)
    if (_059_) _107_ <= _004_[8:0];
  assign eta5[8:0] = _107_;
  reg [3:0] _108_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:890.3-899.6" *)
  always @(posedge ethRxClk)
    if (!rstN) _108_ <= 4'hd;
    else if (_060_) _108_ <= result_22[140:137];
  assign eta5[16:13] = _108_;
  reg [2:0] _109_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:890.3-899.6" *)
  always @(posedge ethRxClk)
    if (!rstN) _109_ <= 3'h0;
    else if (_061_) _109_ <= result_22[247:245];
  assign eta5[123:121] = _109_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:990.3-996.6" *)
  always @(posedge ethRxClk)
    if (!rstN) nibbleSelect <= 1'h0;
    else if (inputVld) nibbleSelect <= _070_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1022.3-1028.6" *)
  always @(posedge ethRxClk)
    if (!rstN) \c$ds_app_arg_16  <= 1'h0;
    else \c$ds_app_arg_16  <= rxDv;
  reg [7:0] _112_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1096.3-1103.6" *)
  always @(posedge ethRxClk)
    if (_062_) _112_ <= _005_[58:51];
  assign eta5_0[58:51] = _112_;
  reg [47:0] _113_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1096.3-1103.6" *)
  always @(posedge ethRxClk)
    if (_063_) _113_ <= _005_[50:3];
  assign eta5_0[50:3] = _113_;
  reg [5:0] _114_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1096.3-1103.6" *)
  always @(posedge ethRxClk)
    if (!rstN) _114_ <= 6'h07;
    else if (_064_) _114_ <= { result_32[81:79], result_32[22:20] };
  assign { eta5_0[61:59], eta5_0[2:0] } = _114_;
  assign _011_ = { _082_, result_5[11], result_0[11] } != 3'h6;
  assign _012_ = { _083_, result_5[11], result_0[11] } != 3'h6;
  assign _013_ = | { _083_, _082_, result_0[11] };
  assign _014_ = { _082_, result_5[11] } != 2'h2;
  assign _015_ = { _083_, result_5[11] } != 2'h2;
  assign _016_ = { ds6[46:45], result_3[11], rstN } != 3'h5;
  assign _017_ = { ds6[46], result_3[11], rstN } != 3'h5;
  assign _018_ = { ds6[46], finished, result_3[11], rstN } != 4'hb;
  assign _019_ = { ds6[46], result_3[11] } != 2'h2;
  assign _020_ = { ds6[46], finished, result_3[11] } != 3'h5;
  assign _021_ = { _080_, result_15[10], \c$case_alt [11] } != 3'h6;
  assign _022_ = | { _080_, _079_, \c$case_alt [11] };
  assign _023_ = { _080_, result_15[10] } != 2'h2;
  assign _024_ = { _077_, result_13[122], result_12[11] } != 3'h6;
  assign _025_ = { _078_, result_13[122], result_12[11] } != 3'h6;
  assign _026_ = | { _078_, _077_, result_12[11] };
  assign _027_ = { _077_, result_13[122] } != 2'h2;
  assign _028_ = { _078_, result_13[122] } != 2'h2;
  assign _029_ = { _074_, \c$case_alt_0 [10], result_15[11], rstN } != 4'hd;
  assign _030_ = { _075_, _074_, result_15[11], rstN } != 1'h1;
  assign _031_ = { _074_, \c$case_alt_0 [10], newLast_1[1], result_15[11], rstN } != 5'h1b;
  assign _032_ = { _075_, \c$case_alt_0 [10], readyOut, rstN } != 4'hd;
  assign _033_ = { _074_, \c$case_alt_0 [10], rstN } != 3'h5;
  assign _034_ = { _075_, \c$case_alt_0 [10], rstN } != 3'h5;
  assign _035_ = { _074_, \c$case_alt_0 [10], result_15[11] } != 3'h6;
  assign _036_ = | { _075_, _074_, result_15[11] };
  assign _037_ = { _074_, \c$case_alt_0 [10], newLast_1[1], result_15[11] } != 4'hd;
  assign _038_ = { _075_, \c$case_alt_0 [10], readyOut } != 3'h6;
  assign _039_ = { _074_, \c$case_alt_0 [10] } != 2'h2;
  assign _040_ = { _075_, \c$case_alt_0 [10] } != 2'h2;
  assign _041_ = { _072_, \c$ds2_case_alt_selection_12 [10], r2sAc_1, newLast_2[1], rstN } != 5'h1d;
  assign _042_ = { _073_, \c$ds2_case_alt_selection_12 [10], readyOut_0, rstN } != 4'hd;
  assign _043_ = { _072_, \c$ds2_case_alt_selection_12 [10], r2sAc_1, rstN } != 4'hd;
  assign _044_ = { _073_, _072_, r2sAc_1, rstN } != 1'h1;
  assign _045_ = { _072_, \c$ds2_case_alt_selection_12 [10], rstN } != 3'h5;
  assign _046_ = { _073_, \c$ds2_case_alt_selection_12 [10], rstN } != 3'h5;
  assign _047_ = { _073_, \c$ds2_case_alt_selection_12 [10], readyOut_0 } != 3'h6;
  assign _048_ = { _072_, \c$ds2_case_alt_selection_12 [10], r2sAc_1 } != 3'h6;
  assign _049_ = | { _073_, _072_, r2sAc_1 };
  assign _050_ = { _072_, \c$ds2_case_alt_selection_12 [10] } != 2'h2;
  assign _051_ = { _073_, \c$ds2_case_alt_selection_12 [10] } != 2'h2;
  assign _052_ = & { _012_, _013_, _011_, _014_, _015_ };
  assign _053_ = & { _016_, _017_ };
  assign _054_ = & { _016_, _017_, _018_ };
  assign _055_ = & { _019_, _020_ };
  assign _056_ = & { _021_, _022_, _023_ };
  assign _057_ = & { _024_, _025_, _026_, _027_, _028_ };
  assign _058_ = & { _029_, _030_, _031_, _032_, _033_, _034_ };
  assign _059_ = & { _029_, _030_, _032_, _033_, _034_ };
  assign _060_ = & { _035_, _036_, _037_, _038_, _039_, _040_ };
  assign _061_ = & { _035_, _036_, _038_, _039_, _040_ };
  assign _062_ = & { _041_, _042_, _043_, _044_, _045_, _046_ };
  assign _063_ = & { _042_, _043_, _044_, _045_, _046_ };
  assign _064_ = & { _047_, _048_, _049_, _050_, _051_ };
  assign \c$vec_1  = ~ { crcState[0], crcState[1], crcState[2], crcState[3], crcState[4], crcState[5], crcState[6], crcState[7], crcState[8], crcState[9], crcState[10], crcState[11], crcState[12], crcState[13], crcState[14], crcState[15], crcState[16], crcState[17], crcState[18], crcState[19], crcState[20], crcState[21], crcState[22], crcState[23], crcState[24], crcState[25], crcState[26], crcState[27], crcState[28], crcState[29], crcState[30], crcState[31] };
  assign ds11_1 = ! (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1093.19-1093.38" *) eta5_0[2:0];
  assign _066_ = ds1[3:0] == (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:289.26-289.43" *) 4'hb;
  assign _067_ = eta2[75:73] == (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:368.29-368.48" *) 3'h7;
  assign done = ds[5:0] == (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:667.17-667.27" *) 6'h3b;
  assign _068_ = eta2_0[124:121] == (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:775.30-775.54" *) 4'hd;
  assign ds11_0 = ! (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:887.19-887.38" *) eta5[16:13];
  assign finished = ds6[33:32] <= (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:635.21-635.39" *) 1'h0;
  assign _069_ = ~ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1031.42-1031.47" *) rxDv;
  assign _070_ = ~ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:994.24-994.38" *) nibbleSelect;
  assign r2sAc_1 = \c$ds_app_arg_17  | (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1055.19-1055.44" *) \c$case_alt_0 [11];
  assign nextAborted_5 = eta5_0[59] | (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1140.26-1140.52" *) \c$ds2_case_alt_selection_12 [0];
  assign readyOut_0 = \c$readyOut_case_alt_0  | (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1153.23-1153.54" *) r2sAc_1;
  assign nextAborted = eta2[75] | (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:353.24-353.46" *) result_5[1];
  assign nextAborted_0 = eta2[0] | (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:370.26-370.46" *) result_5[1];
  assign nextAborted_1 = eta2_0[124] | (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:762.26-762.54" *) result_13[0];
  assign nextAborted_2 = eta2_0[0] | (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:777.26-777.50" *) result_13[0];
  assign nextAborted_3 = eta5[121] | (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:936.26-936.52" *) \c$case_alt_0 [0];
  assign readyOut = \c$readyOut_case_alt  | (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:948.21-948.50" *) result_15[11];
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1043.3-1049.6" *)
  always @(posedge ethRxClk)
    ds3 <= _002_;
  (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1012.3-1018.6" *)
  always @(posedge ethRxClk)
    \c$ds_app_arg_15  <= _000_;
  assign \c$case_alt_3  = _071_ ? (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1191.5-1195.12" *) { 1'h1, result_32[17:9], result_32[0] } : 11'b0xxxxxxxxxx;
  assign _071_ = result_32[8:1] == (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1191.5-1195.12" *) 8'hd5;
  function [81:0] _192_;
    input [81:0] a;
    input [163:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1107.5-1112.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _192_ = b[81:0];
      2'b1?:
        _192_ = b[163:82];
      default:
        _192_ = a;
    endcase
  endfunction
  assign result_32 = _192_({ \c$ds2_app_arg_4 , 2'h1, eta5_0[59:42] }, { \c$ds2_case_alt_8 , \c$ds2_case_alt_4  }, { _073_, _072_ });
  assign _072_ = eta5_0[61:60] == (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1107.5-1112.12" *) 1'h1;
  assign _073_ = ! (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1107.5-1112.12" *) eta5_0[61:60];
  assign _005_ = rstN ? (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1097.10-1097.16|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1097.5-1102.8" *) result_32[78:20] : 59'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx111;
  assign _002_ = rstN ? (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1044.10-1044.16|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1044.5-1048.8" *) rxErr : 1'hx;
  assign _000_ = rstN ? (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1013.10-1013.16|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1013.5-1017.8" *) rxData : 4'hx;
  function [247:0] _198_;
    input [247:0] a;
    input [495:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:903.5-908.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _198_ = b[247:0];
      2'b1?:
        _198_ = b[495:248];
      default:
        _198_ = a;
    endcase
  endfunction
  assign result_22 = _198_({ \c$ds2_app_arg , 2'h1, eta5[121:0] }, { \c$ds2_case_alt_3 , \c$ds2_case_alt  }, { _075_, _074_ });
  assign _074_ = eta5[123:122] == (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:903.5-908.12" *) 1'h1;
  assign _075_ = ! (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:903.5-908.12" *) eta5[123:122];
  assign _004_ = rstN ? (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:891.10-891.16|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:891.5-898.8" *) result_22[244:124] : 121'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1101xxxxxxxxxxxxx;
  assign ds9_0 = _076_ ? (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:784.5-787.12" *) { result_13[112:1], result_13[121:114], 8'h00 } : { eta2_0[120:1], 8'h00 };
  assign _076_ = ! (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:784.5-787.12" *) eta2_0[124:121];
  function [138:0] _204_;
    input [138:0] a;
    input [277:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:733.5-738.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _204_ = b[138:0];
      2'b1?:
        _204_ = b[277:139];
      default:
        _204_ = a;
    endcase
  endfunction
  assign result_15 = _204_({ \c$ds_app_arg_11 , 2'h1, eta2_0[124:115] }, { \c$ds_case_alt_19 , \c$ds_case_alt_15  }, { _078_, _077_ });
  assign _077_ = eta2_0[126:125] == (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:733.5-738.12" *) 1'h1;
  assign _078_ = ! (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:733.5-738.12" *) eta2_0[126:125];
  function [19:0] _207_;
    input [19:0] a;
    input [39:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:652.5-658.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _207_ = b[19:0];
      2'b1?:
        _207_ = b[39:20];
      default:
        _207_ = a;
    endcase
  endfunction
  assign result_12 = _207_({ \c$ds_app_arg_5 , 10'h100, \c$ds_app_arg_4 , 1'h0 }, { \c$ds_case_alt_10 , \c$ds_case_alt_8  }, { _080_, _079_ });
  assign _079_ = ds[7:6] == (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:652.5-658.12" *) 1'h1;
  assign _080_ = ! (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:652.5-658.12" *) ds[7:6];
  assign _003_ = rstN ? (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:641.10-641.16|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:641.5-645.8" *) result_5[56:12] : 45'hxxxxxxxxxxxx;
  assign ds9 = _081_ ? (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:394.5-397.12" *) { 64'h55555555555555d5, result_5[10:3], 8'h00 } : { eta2[72:1], 8'h00 };
  assign _081_ = ! (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:394.5-397.12" *) eta2[75:73];
  function [89:0] _213_;
    input [89:0] a;
    input [179:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:322.5-327.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _213_ = b[89:0];
      2'b1?:
        _213_ = b[179:90];
      default:
        _213_ = a;
    endcase
  endfunction
  assign result_3 = _213_({ \c$ds_app_arg_0 , 2'h1, eta2[75:66] }, { \c$ds_case_alt_5 , \c$ds_case_alt_1  }, { _083_, _082_ });
  assign _082_ = eta2[77:76] == (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:322.5-327.12" *) 1'h1;
  assign _083_ = ! (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:0.0-0.0|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:322.5-327.12" *) eta2[77:76];
  assign _001_ = rstN ? (* full_case = 32'd1 *) (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:307.10-307.16|verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:307.5-311.8" *) result_0[15:12] : 4'hx;
  assign \map_1[0].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 1'h0, \c$crcState_app_arg [30], 5'h00, \c$crcState_app_arg [24], 24'h000000, ds11[7], 5'h00, ds11[1], 1'h0 };
  assign \map_1[1].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { \c$crcState_app_arg [31:30], 4'h0, \c$crcState_app_arg [25:24], 24'h000000, ds11[7:6], 4'h0, ds11[1:0] };
  assign \map_1[2].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { \c$crcState_app_arg [31:30], 3'h0, \c$crcState_app_arg [26:24], 24'h000000, ds11[7:5], 3'h0, ds11[1:0] };
  assign \map_1[3].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { \c$crcState_app_arg [31], 3'h0, \c$crcState_app_arg [27:25], 26'h0000000, ds11[6:4], 3'h0, ds11[0] };
  assign \map_1[4].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 1'h0, \c$crcState_app_arg [30], 1'h0, \c$crcState_app_arg [28:26], 1'h0, \c$crcState_app_arg [24], 24'h000000, ds11[7], 1'h0, ds11[5:3], 1'h0, ds11[1], 1'h0 };
  assign \map_1[5].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { \c$crcState_app_arg [31:27], 1'h0, \c$crcState_app_arg [25:24], 24'h000000, ds11[7:6], 1'h0, ds11[4:0] };
  assign \map_1[6].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { \c$crcState_app_arg [31:28], 1'h0, \c$crcState_app_arg [26:25], 26'h0000000, ds11[6:5], 1'h0, ds11[3:0] };
  assign \map_1[7].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { \c$crcState_app_arg [31], 1'h0, \c$crcState_app_arg [29], 1'h0, \c$crcState_app_arg [27:26], 1'h0, \c$crcState_app_arg [24], 24'h000000, ds11[7], 1'h0, ds11[5:4], 1'h0, ds11[2], 1'h0, ds11[0] };
  assign \map_1[8].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 3'h0, \c$crcState_app_arg [28:27], 1'h0, \c$crcState_app_arg [25:24], 23'h000000, \c$crcState_app_arg [0], ds11[7:6], 1'h0, ds11[4:3], 3'h0 };
  assign \map_1[9].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 2'h0, \c$crcState_app_arg [29:28], 1'h0, \c$crcState_app_arg [26:25], 23'h000000, \c$crcState_app_arg [1], 2'h0, ds11[6:5], 1'h0, ds11[3:2], 2'h0 };
  assign \map_1[10].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 2'h0, \c$crcState_app_arg [29], 1'h0, \c$crcState_app_arg [27:26], 1'h0, \c$crcState_app_arg [24], 21'h000000, \c$crcState_app_arg [2], 2'h0, ds11[7], 1'h0, ds11[5:4], 1'h0, ds11[2], 2'h0 };
  assign \map_1[11].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 3'h0, \c$crcState_app_arg [28:27], 1'h0, \c$crcState_app_arg [25:24], 20'h00000, \c$crcState_app_arg [3], 3'h0, ds11[7:6], 1'h0, ds11[4:3], 3'h0 };
  assign \map_1[12].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 1'h0, \c$crcState_app_arg [30:28], 1'h0, \c$crcState_app_arg [26:24], 19'h00000, \c$crcState_app_arg [4], 4'h0, ds11[7:5], 1'h0, ds11[3:1], 1'h0 };
  assign \map_1[13].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { \c$crcState_app_arg [31:29], 1'h0, \c$crcState_app_arg [27:25], 19'h00000, \c$crcState_app_arg [5], 6'h00, ds11[6:4], 1'h0, ds11[2:0] };
  assign \map_1[14].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { \c$crcState_app_arg [31:30], 1'h0, \c$crcState_app_arg [28:26], 19'h00000, \c$crcState_app_arg [6], 8'h00, ds11[5:3], 1'h0, ds11[1:0] };
  assign \map_1[15].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { \c$crcState_app_arg [31], 1'h0, \c$crcState_app_arg [29:27], 19'h00000, \c$crcState_app_arg [7], 10'h000, ds11[4:2], 1'h0, ds11[0] };
  assign \map_1[16].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 2'h0, \c$crcState_app_arg [29:28], 3'h0, \c$crcState_app_arg [24], 15'h0000, \c$crcState_app_arg [8], 8'h00, ds11[7], 3'h0, ds11[3:2], 2'h0 };
  assign \map_1[17].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 1'h0, \c$crcState_app_arg [30:29], 3'h0, \c$crcState_app_arg [25], 15'h0000, \c$crcState_app_arg [9], 10'h000, ds11[6], 3'h0, ds11[2:1], 1'h0 };
  assign \map_1[18].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { \c$crcState_app_arg [31:30], 3'h0, \c$crcState_app_arg [26], 15'h0000, \c$crcState_app_arg [10], 12'h000, ds11[5], 3'h0, ds11[1:0] };
  assign \map_1[19].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { \c$crcState_app_arg [31], 3'h0, \c$crcState_app_arg [27], 15'h0000, \c$crcState_app_arg [11], 14'h0000, ds11[4], 3'h0, ds11[0] };
  assign \map_1[20].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 3'h0, \c$crcState_app_arg [28], 15'h0000, \c$crcState_app_arg [12], 16'h0000, ds11[3], 3'h0 };
  assign \map_1[21].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 2'h0, \c$crcState_app_arg [29], 15'h0000, \c$crcState_app_arg [13], 18'h00000, ds11[2], 2'h0 };
  assign \map_1[22].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 7'h00, \c$crcState_app_arg [24], 9'h000, \c$crcState_app_arg [14], 14'h0000, ds11[7], 7'h00 };
  assign \map_1[23].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 1'h0, \c$crcState_app_arg [30], 4'h0, \c$crcState_app_arg [25:24], 8'h00, \c$crcState_app_arg [15], 15'h0000, ds11[7:6], 4'h0, ds11[1], 1'h0 };
  assign \map_1[24].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { \c$crcState_app_arg [31], 4'h0, \c$crcState_app_arg [26:25], 8'h00, \c$crcState_app_arg [16], 17'h00000, ds11[6:5], 4'h0, ds11[0] };
  assign \map_1[25].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 4'h0, \c$crcState_app_arg [27:26], 8'h00, \c$crcState_app_arg [17], 19'h00000, ds11[5:4], 4'h0 };
  assign \map_1[26].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 1'h0, \c$crcState_app_arg [30], 1'h0, \c$crcState_app_arg [28:27], 2'h0, \c$crcState_app_arg [24], 5'h00, \c$crcState_app_arg [18], 18'h00000, ds11[7], 2'h0, ds11[4:3], 1'h0, ds11[1], 1'h0 };
  assign \map_1[27].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { \c$crcState_app_arg [31], 1'h0, \c$crcState_app_arg [29:28], 2'h0, \c$crcState_app_arg [25], 5'h00, \c$crcState_app_arg [19], 20'h00000, ds11[6], 2'h0, ds11[3:2], 1'h0, ds11[0] };
  assign \map_1[28].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 1'h0, \c$crcState_app_arg [30:29], 2'h0, \c$crcState_app_arg [26], 5'h00, \c$crcState_app_arg [20], 22'h000000, ds11[5], 2'h0, ds11[2:1], 1'h0 };
  assign \map_1[29].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { \c$crcState_app_arg [31:30], 2'h0, \c$crcState_app_arg [27], 5'h00, \c$crcState_app_arg [21], 24'h000000, ds11[4], 2'h0, ds11[1:0] };
  assign \map_1[30].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { \c$crcState_app_arg [31], 2'h0, \c$crcState_app_arg [28], 5'h00, \c$crcState_app_arg [22], 26'h0000000, ds11[3], 2'h0, ds11[0] };
  assign \map_1[31].map_out_1  = ^ (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:580.24-580.78" *) { 2'h0, \c$crcState_app_arg [29], 5'h00, \c$crcState_app_arg [23], 28'h0000000, ds11[2], 2'h0 };
  assign _084_ = eta5_0[2:0] - (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1165.111-1165.129" *) 1'h1;
  assign _085_ = ds6[33:32] - (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:633.128-633.145" *) 1'h1;
  assign _086_ = eta5[16:13] - (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:960.110-960.128" *) 1'h1;
  assign inputVld = result_0[10] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1001.21-1001.62" *) 1'h1 : 1'h0;
  assign ds2 = result_0[10] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1007.28-1007.97" *) result_0[9:2] : 8'hxx;
  assign result_25 = _009_ ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1031.22-1031.63" *) 1'h1 : 1'h0;
  assign s2rAc_1 = rxDv ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1033.22-1034.77" *) { 1'h1, rxData, \c$ds_app_arg_15 , result_25, ds3 } : 11'b0xxxxxxxxxx;
  assign \c$ds_app_arg_17  = _065_[10] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1052.28-1052.58" *) 1'h0 : 1'h1;
  assign result_31 = \c$ds2_case_alt_selection_12 [1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1090.22-1091.78" *) 80'b00000000000000000000000000000000000000000000000000000000001110xxxxxxxxxxxxxxxxxx : { 1'h1, nextAborted_5, \c$ds2_case_alt_selection_12 [9:2], 70'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxxxxx };
  assign \c$ds2_app_arg_4  = r2sAc_1 ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1115.28-1115.82" *) 62'h0000000000000007 : 62'hxxxxxxxxxxxxxxxx;
  assign \c$ds2_case_alt_4  = \c$ds2_case_alt_selection_12 [10] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1119.29-1124.139" *) { \c$ds2_app_arg_6 , r2sAc_1, 1'h1, \c$ds2_case_alt_selection_12 [9:2], \c$ds2_app_arg_5 , eta5_0[58:51], nextAborted_5 } : { 62'hxxxxxxxxxxxxxxxx, r2sAc_1, 19'b0xxxxxxxxxxxxxxxxxx };
  assign \c$ds2_app_arg_5  = newLast_2[1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1126.28-1126.68" *) \c$ds2_case_alt_5  : 1'h0;
  assign \c$ds2_case_alt_5  = newLast_2[0] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1128.29-1128.57" *) 1'h0 : 1'h1;
  assign \c$ds2_app_arg_6  = r2sAc_1 ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1130.28-1130.63" *) \c$ds2_case_alt_6  : 62'hxxxxxxxxxxxxxxxx;
  assign \c$ds2_case_alt_6  = newLast_2[1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1132.29-1132.156" *) \c$ds2_case_alt_7  : { 2'h1, nextAborted_5, 59'hxxxxxxxxxxxxxxx };
  assign \c$ds2_case_alt_7  = newLast_2[0] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1134.29-1136.154" *) { 11'h401, eta5_0[58:51], nextAborted_5, 42'hxxxxxxxxxxx } : 62'h0000000000000007;
  assign newLast_2 = \c$ds2_case_alt_selection_12 [1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1138.22-1138.60" *) 2'h2 : 2'b0x;
  assign \c$ds2_case_alt_8  = \c$ds2_case_alt_selection_12 [10] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1146.29-1149.128" *) { \c$ds2_app_arg_7 , readyOut_0, result_33[18:0] } : { 62'hxxxxxxxxxxxxxxxx, r2sAc_1, 19'b0xxxxxxxxxxxxxxxxxx };
  assign \c$ds2_app_arg_7  = readyOut_0 ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1151.28-1151.66" *) result_33[80:19] : 62'hxxxxxxxxxxxxxxxx;
  assign \c$readyOut_case_alt_0  = result_33[18] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1157.34-1157.63" *) 1'h0 : 1'h1;
  assign result_33 = ds11_1 ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1161.22-1161.60" *) { 1'h0, result_31 } : { 1'h0, \c$ds10_case_alt_0  };
  assign \c$ds10_case_alt_0  = \c$ds2_case_alt_selection_12 [1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1165.30-1166.86" *) result_31 : { 1'h0, nextAborted_5, eta5_0[50:3], \c$ds2_case_alt_selection_12 [9:2], _084_, 19'b0xxxxxxxxxxxxxxxxxx };
  assign \c$ds2_case_alt_selection_12  = rstN ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1178.25-1179.80" *) s2rAc_1 : 11'b0xxxxxxxxxx;
  assign { _065_[10], result_34 } = result_32[18] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:1200.22-1200.87" *) \c$case_alt_3  : 11'b0xxxxxxxxxx;
  assign \c$ds_app_arg  = _066_ ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:289.25-289.86" *) 5'h1x : { 1'h0, _006_ };
  assign \c$ds_case_alt  = result_3[1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:291.26-291.65" *) 5'h00 : 5'h1x;
  assign \c$ds_case_alt_0  = result_3[10] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:295.28-298.120" *) { \c$ds_case_alt , inReady, 1'h1, result_3[9:0] } : { 5'h1x, inReady, 11'b0xxxxxxxxxx };
  assign result_0 = ds1[4] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:300.21-301.83" *) \c$ds_case_alt_0  : { \c$ds_app_arg , 12'b00xxxxxxxxxx };
  assign \c$ds_app_arg_0  = result_0[11] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:330.27-330.77" *) 78'h00000000000000000000 : 78'hxxxxxxxxxxxxxxxxxxxx;
  assign \c$ds_case_alt_1  = result_5[11] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:334.28-337.132" *) { \c$ds_app_arg_2 , result_0[11], 1'h1, result_5[10:3], \c$ds_app_arg_1 , nextAborted } : { 78'hxxxxxxxxxxxxxxxxxxxx, result_0[11], 11'b0xxxxxxxxxx };
  assign \c$ds_app_arg_1  = newLast[1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:339.27-339.64" *) \c$ds_case_alt_2  : 1'h0;
  assign \c$ds_case_alt_2  = newLast[0] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:341.28-341.54" *) 1'h0 : 1'h1;
  assign \c$ds_app_arg_2  = result_0[11] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:343.27-343.57" *) \c$ds_case_alt_3  : 78'hxxxxxxxxxxxxxxxxxxxx;
  assign \c$ds_case_alt_3  = newLast[1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:345.28-345.160" *) \c$ds_case_alt_4  : { 2'h1, nextAborted, 75'hxxxxxxxxxxxxxxxxxxx };
  assign \c$ds_case_alt_4  = newLast[0] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:347.28-349.173" *) { 11'h401, nextAborted, 66'hxxxxxxxxxxxxxxxxx } : 78'h00000000000000000000;
  assign newLast = result_5[2] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:351.20-351.56" *) 2'h2 : 2'b0x;
  assign \c$ds_case_alt_5  = result_5[11] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:359.28-362.134" *) { \c$ds_app_arg_3 , 2'h1, ds9[79:72], 1'h0, nextAborted_0 } : { 78'hxxxxxxxxxxxxxxxxxxxx, result_0[11], 11'b0xxxxxxxxxx };
  assign \c$ds_app_arg_3  = result_0[11] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:364.27-364.57" *) { 1'h0, \c$ds_case_alt_6  } : 78'hxxxxxxxxxxxxxxxxxxxx;
  assign \c$ds_case_alt_6  = _067_ ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:368.28-368.206" *) { 1'h1, nextAborted_0, 75'hxxxxxxxxxxxxxxxxxxx } : { 1'h0, _007_, ds9[71:0], nextAborted_0 };
  assign result_5 = ds6[46] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:419.21-421.82" *) { \c$ds8_app_arg_3 , 1'h1, ds6[31:24], \c$ds8_app_arg_2 , ds6[45], 1'h0 } : \c$ds8_case_alt ;
  assign \c$ds8_case_alt  = ds6[45] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:425.27-428.108" *) { \c$ds8_app_arg_0 , 1'h1, \c$ds8_app_arg , result_3[11] } : { 1'h0, \c$case_alt [10:0], 47'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxx1 };
  assign \c$ds8_app_arg  = insertCrc[1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:430.26-431.68" *) { ds14[39:32], insertCrc[0], ds6[35] } : ds6[44:35];
  assign \c$ds8_app_arg_0  = result_3[11] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:433.28-433.58" *) \c$ds8_case_alt_0  : 47'b01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign \c$ds8_case_alt_0  = insertCrc[1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:435.29-435.117" *) \c$ds8_case_alt_1  : { 1'h0, \c$case_alt [10:0], 35'hxxxxxxxxx };
  assign \c$ds8_case_alt_1  = insertCrc[0] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:437.29-437.140" *) { 1'h0, \c$case_alt [10:0], 35'hxxxxxxxxx } : { 1'h1, ds6[35], \c$case_alt [10:0], 2'h3, ds14[31:0] };
  assign insertCrc = ds6[36] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:441.22-441.60" *) 2'h2 : 2'b0x;
  assign ds14 = ds6[36] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:445.27-445.64" *) { ds6[44:37], \c$vec_1 [7:0], \c$vec_1 [15:8], \c$vec_1 [23:16], \c$vec_1 [31:24] } : 40'hxxxxxxxxxx;
  assign \c$ds8_app_arg_2  = finished ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:468.28-468.50" *) 1'h1 : 1'h0;
  assign \c$ds8_app_arg_3  = result_3[11] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:470.28-470.58" *) \c$ds8_case_alt_2  : 47'b1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign \c$crcState_app_arg  = \c$x_app_arg_1  ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:590.31-590.94" *) 32'd4294967295 : crcState;
  assign \c$crcState_app_arg_0  = \c$x_app_arg [8] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:592.33-592.63" *) 1'h1 : 1'h0;
  assign ds11 = \c$x_app_arg [8] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:594.17-594.55" *) \c$x_app_arg [7:0] : 8'hxx;
  assign \c$x_app_arg  = transferOccured ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:598.24-598.81" *) { 1'h1, fwdInX[9:2] } : 9'h0xx;
  assign \c$x_case_alt  = fwdInX[1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:610.25-610.50" *) 1'h1 : 1'h0;
  assign fwdInX = \c$case_alt [10] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:614.19-614.67" *) \c$case_alt [9:0] : 10'hxxx;
  assign \c$transferOccured_app_arg  = \c$case_alt [10] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:624.38-624.96" *) 1'h1 : 1'h0;
  assign \c$case_alt  = rstN ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:628.23-629.74" *) { result_5[0], result_12[10:0] } : 12'b00xxxxxxxxxx;
  assign \c$ds8_case_alt_2  = finished ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:633.29-633.157" *) { 1'h0, ds6[44:34], 35'hxxxxxxxxx } : { 13'h1xxx, _085_, ds6[23:0], 8'h00 };
  assign \c$ds_app_arg_4  = done ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:661.27-661.45" *) 1'h1 : 1'h0;
  assign \c$ds_app_arg_5  = \c$case_alt [11] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:663.27-663.53" *) \c$ds_case_alt_7  : 8'hxx;
  assign \c$ds_case_alt_7  = done ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:665.28-665.66" *) 8'h00 : { 2'h2, \c$ds_app_arg_10  };
  assign \c$ds_case_alt_8  = result_15[10] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:673.28-676.118" *) { 1'h0, \c$ds_app_arg_6 , \c$case_alt [11], 1'h1, result_15[9:0] } : { 8'b01xxxxxx, \c$case_alt [11], 11'b0xxxxxxxxxx };
  assign \c$ds_app_arg_6  = _010_ ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:678.27-678.85" *) 7'h00 : 7'b1xxxxxx;
  assign \c$ds_case_alt_11  = result_15[1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:680.28-680.54" *) 1'h1 : 1'h0;
  assign \c$ds_case_alt_10  = result_15[10] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:684.29-687.131" *) { \c$ds_app_arg_9 , \c$case_alt [11], 1'h1, result_15[9:2], \c$ds_app_arg_7 , result_15[0] } : { 8'hxx, \c$case_alt [11], 11'b0xxxxxxxxxx };
  assign \c$ds_app_arg_7  = done ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:689.27-689.59" *) \c$ds_case_alt_11  : 1'h0;
  assign \c$ds_app_arg_9  = \c$case_alt [11] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:693.27-693.54" *) \c$ds_case_alt_12  : 8'hxx;
  assign \c$ds_case_alt_12  = done ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:697.29-697.73" *) { 1'h0, \c$ds_case_alt_13  } : \c$ds_case_alt_14 ;
  assign \c$ds_case_alt_13  = result_15[1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:701.29-701.76" *) 7'h00 : 7'b1xxxxxx;
  assign \c$ds_case_alt_14  = result_15[1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:703.29-703.93" *) { 2'h2, \c$ds_app_arg_10  } : { 2'h0, \c$ds_app_arg_10  };
  assign result_13 = result_22[122] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:725.22-728.207" *) { 1'h1, result_22[121:113], result_22[64:17], result_22[112:65], result_22[16:0] } : 123'b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign \c$ds_app_arg_11  = result_12[11] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:741.28-741.83" *) 127'h00000000000000000000000000000000 : 127'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign \c$ds_case_alt_15  = result_13[122] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:743.29-746.125" *) { \c$ds_app_arg_13 , result_12[11], 1'h1, result_13[121:114], \c$ds_app_arg_12 , nextAborted_1 } : { 127'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, result_12[11], 11'b0xxxxxxxxxx };
  assign \c$ds_app_arg_12  = newLast_0[1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:748.28-748.68" *) \c$ds_case_alt_16  : 1'h0;
  assign \c$ds_case_alt_16  = newLast_0[0] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:750.29-750.57" *) 1'h0 : 1'h1;
  assign \c$ds_app_arg_13  = result_12[11] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:752.28-752.63" *) \c$ds_case_alt_17  : 127'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign \c$ds_case_alt_17  = newLast_0[1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:754.29-754.216" *) \c$ds_case_alt_18  : { 2'h1, nextAborted_1, 124'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
  assign \c$ds_case_alt_18  = newLast_0[0] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:756.29-758.229" *) { 11'h401, nextAborted_1, 115'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 127'h00000000000000000000000000000000;
  assign newLast_0 = result_13[113] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:760.22-760.64" *) 2'h2 : 2'b0x;
  assign \c$ds_case_alt_19  = result_13[122] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:766.29-769.122" *) { \c$ds_app_arg_14 , 2'h1, ds9_0[127:120], 1'h0, nextAborted_2 } : { 127'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, result_12[11], 11'b0xxxxxxxxxx };
  assign \c$ds_app_arg_14  = result_12[11] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:771.28-771.63" *) { 1'h0, \c$ds_case_alt_20  } : 127'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign \c$ds_case_alt_20  = _068_ ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:775.29-775.269" *) { 1'h1, nextAborted_2, 124'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : { 1'h0, _008_, ds9_0[119:0], nextAborted_2 };
  assign result_21 = \c$case_alt_0 [1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:884.22-885.183" *) 246'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101xxxxxxxxxxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx : { 1'h1, nextAborted_3, eta5[120:17], \c$case_alt_0 [9:2], 132'bxxxxxxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
  assign \c$ds2_app_arg  = result_15[11] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:911.26-911.98" *) 124'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101xxxxxxxxxxxxx : 124'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign \c$ds2_case_alt  = \c$case_alt_0 [10] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:915.27-920.241" *) { \c$ds2_app_arg_1 , result_15[11], 1'h1, \c$case_alt_0 [9:2], \c$ds2_app_arg_0 , eta5[120:9], nextAborted_3 } : { 124'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, result_15[11], 123'b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
  assign \c$ds2_app_arg_0  = newLast_1[1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:922.28-922.68" *) \c$ds2_case_alt_0  : 1'h0;
  assign \c$ds2_case_alt_0  = newLast_1[0] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:924.29-924.57" *) 1'h0 : 1'h1;
  assign \c$ds2_app_arg_1  = result_15[11] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:926.28-926.61" *) \c$ds2_case_alt_1  : 124'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign \c$ds2_case_alt_1  = newLast_1[1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:928.29-928.111" *) \c$ds2_case_alt_2  : { 2'h1, nextAborted_3, 121'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
  assign \c$ds2_case_alt_2  = newLast_1[0] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:930.29-932.127" *) { 11'h401, eta5[120:9], nextAborted_3 } : 124'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101xxxxxxxxxxxxx;
  assign newLast_1 = \c$case_alt_0 [1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:934.22-934.60" *) 2'h2 : 2'b0x;
  assign \c$ds2_case_alt_3  = \c$case_alt_0 [10] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:942.29-944.236" *) { \c$ds2_app_arg_2 , readyOut, result_23[122:0] } : { 124'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, result_15[11], 123'b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
  assign \c$ds2_app_arg_2  = readyOut ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:946.28-946.64" *) result_23[246:123] : 124'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign \c$readyOut_case_alt  = result_23[122] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:952.32-952.61" *) 1'h0 : 1'h1;
  assign result_23 = ds11_0 ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:956.22-956.58" *) { 1'h0, result_21 } : { 1'h0, \c$ds10_case_alt  };
  assign \c$ds10_case_alt  = \c$case_alt_0 [1] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:960.28-961.189" *) result_21 : { 1'h0, nextAborted_3, eta5[112:17], \c$case_alt_0 [9:2], _086_, 136'bxxxxxxxxxxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
  assign \c$case_alt_0  = rstN ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:973.25-974.80" *) { result_22[123], _065_[10], result_34 } : 12'b00xxxxxxxxxx;
  assign txData = nibbleSelect ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:981.16-981.50" *) ds2[3:0] : ds2[7:4];
  assign txErr = result_0[10] ? (* src = "verilog/Clash.TinyTapeout.EthernetMac.TopEntity.topEntity/topEntity.v:985.16-985.55" *) result_0[0] : 1'h0;
  assign { _065_[11], _065_[9:0] } = { 1'hx, result_34 };
  assign s2rAc_0 = result_34;
  assign a1_1 = \c$x_app_arg [7:0];
  assign a1_2 = \c$case_alt [9:0];
  assign a1_4 = result_22[121:0];
  assign a1_7 = result_0[9:0];
  assign back = { eta5[72:17], \c$case_alt_0 [9:2] };
  assign bwd = \c$case_alt [11];
  assign bwdIn = result_0[11];
  assign bwdIn_0 = result_12[11];
  assign bwd_0 = result_22[123];
  assign bwd_1 = result_32[19];
  assign \c$app_arg  = { ds6[44:37], \c$vec_1 [7:0], \c$vec_1 [15:8], \c$vec_1 [23:16], \c$vec_1 [31:24] };
  assign \c$app_arg_0  = { crcState[0], crcState[1], crcState[2], crcState[3], crcState[4], crcState[5], crcState[6], crcState[7], crcState[8], crcState[9], crcState[10], crcState[11], crcState[12], crcState[13], crcState[14], crcState[15], crcState[16], crcState[17], crcState[18], crcState[19], crcState[20], crcState[21], crcState[22], crcState[23], crcState[24], crcState[25], crcState[26], crcState[27], crcState[28], crcState[29], crcState[30], crcState[31] };
  assign \c$app_arg_1  = { crcState[0], crcState[1], crcState[2], crcState[3], crcState[4], crcState[5], crcState[6], crcState[7], crcState[8], crcState[9], crcState[10], crcState[11], crcState[12], crcState[13], crcState[14], crcState[15], crcState[16], crcState[17], crcState[18], crcState[19], crcState[20], crcState[21], crcState[22], crcState[23], crcState[24], crcState[25], crcState[26], crcState[27], crcState[28], crcState[29], crcState[30], crcState[31] };
  assign \c$app_arg_2  = { \map_1[31].map_out_1 , \map_1[30].map_out_1 , \map_1[29].map_out_1 , \map_1[28].map_out_1 , \map_1[27].map_out_1 , \map_1[26].map_out_1 , \map_1[25].map_out_1 , \map_1[24].map_out_1 , \map_1[23].map_out_1 , \map_1[22].map_out_1 , \map_1[21].map_out_1 , \map_1[20].map_out_1 , \map_1[19].map_out_1 , \map_1[18].map_out_1 , \map_1[17].map_out_1 , \map_1[16].map_out_1 , \map_1[15].map_out_1 , \map_1[14].map_out_1 , \map_1[13].map_out_1 , \map_1[12].map_out_1 , \map_1[11].map_out_1 , \map_1[10].map_out_1 , \map_1[9].map_out_1 , \map_1[8].map_out_1 , \map_1[7].map_out_1 , \map_1[6].map_out_1 , \map_1[5].map_out_1 , \map_1[4].map_out_1 , \map_1[3].map_out_1 , \map_1[2].map_out_1 , \map_1[1].map_out_1 , \map_1[0].map_out_1  };
  assign \c$app_arg_3  = result_13[64:17];
  assign \c$app_arg_4  = result_13[112:65];
  assign \c$case_alt_1  = s2rAc_1;
  assign \c$case_alt_2  = { 1'hx, \c$ds2_case_alt_selection_12  };
  assign \c$case_alt_selection_4  = result_32[8:1];
  assign \c$crcState_case_alt  = { \map_1[31].map_out_1 , \map_1[30].map_out_1 , \map_1[29].map_out_1 , \map_1[28].map_out_1 , \map_1[27].map_out_1 , \map_1[26].map_out_1 , \map_1[25].map_out_1 , \map_1[24].map_out_1 , \map_1[23].map_out_1 , \map_1[22].map_out_1 , \map_1[21].map_out_1 , \map_1[20].map_out_1 , \map_1[19].map_out_1 , \map_1[18].map_out_1 , \map_1[17].map_out_1 , \map_1[16].map_out_1 , \map_1[15].map_out_1 , \map_1[14].map_out_1 , \map_1[13].map_out_1 , \map_1[12].map_out_1 , \map_1[11].map_out_1 , \map_1[10].map_out_1 , \map_1[9].map_out_1 , \map_1[8].map_out_1 , \map_1[7].map_out_1 , \map_1[6].map_out_1 , \map_1[5].map_out_1 , \map_1[4].map_out_1 , \map_1[3].map_out_1 , \map_1[2].map_out_1 , \map_1[1].map_out_1 , \map_1[0].map_out_1  };
  assign \c$crcState_case_alt_selection_0  = 64'h0000000000000000;
  assign \c$crcState_case_alt_selection_1  = 64'h0000000000000000;
  assign \c$ds10_case_alt_sel_alt_f_0  = { eta5[120:17], \c$case_alt_0 [9:2] };
  assign \c$ds10_case_alt_sel_alt_f_4  = { eta5_0[58:3], \c$ds2_case_alt_selection_12 [9:2] };
  assign \c$ds14_app_arg  = ds14;
  assign \c$ds1_case_alt  = { eta5[72:17], \c$case_alt_0 [9:2] };
  assign \c$ds2_app_arg_3  = ds2;
  assign \c$ds2_app_arg_selection_5  = result_0[10:0];
  assign \c$ds2_case_alt_selection_1  = \c$case_alt_0 [10:0];
  assign \c$ds2_case_alt_selection_20  = \c$ds2_case_alt_selection_12 ;
  assign \c$ds2_case_alt_selection_9  = \c$case_alt_0 [10:0];
  assign \c$ds8_case_alt_selection_1  = ds6[45:35];
  assign \c$ds9_app_arg  = ds9;
  assign \c$ds9_app_arg_0  = ds9_0;
  assign \c$ds9_app_arg_sel_alt_res  = 64'h55555555555555d5;
  assign \c$ds9_app_arg_selection_1  = eta2[75:73];
  assign \c$ds9_app_arg_selection_4  = eta2_0[124:121];
  assign \c$ds_case_alt_9  = \c$ds_case_alt_11 ;
  assign \c$ds_case_alt_sel_alt_t_10  = result_5[10:3];
  assign \c$ds_case_alt_sel_alt_t_31  = result_13[121:114];
  assign \c$ds_case_alt_selection_14  = result_5[11:1];
  assign \c$ds_case_alt_selection_19  = result_15[10:0];
  assign \c$ds_case_alt_selection_24  = result_15[10:0];
  assign \c$ds_case_alt_selection_3  = result_3[10:0];
  assign \c$ds_case_alt_selection_6  = result_5[11:1];
  assign \c$mapOut  = { eta5[120:17], \c$case_alt_0 [9:2] };
  assign \c$mapOut_0  = { eta5_0[58:3], \c$ds2_case_alt_selection_12 [9:2] };
  assign \c$transferOccured_app_arg_selection_1  = \c$case_alt [10:0];
  assign \c$vec  = 64'h55555555555555d5;
  assign \c$vec_0  = { ds6[44:37], \c$vec_1 [7:0], \c$vec_1 [15:8], \c$vec_1 [23:16], \c$vec_1 [31:24] };
  assign \c$vec_2  = crcState;
  assign \c$vec_3  = 1280'h20800000049040000009c8200000136410000026b20800004d590400009a0c02000030860100006143008000c20100400080200020000410001000088800080011c4000400236200020046310001008cb80000801ddc0000403bee0000207777000010ee1b000008d82d000004b4360000026c1b000001d8ad000000b5f60000006ffb000000df5d000000ba8e00000071c7000000e3c3000000c34100000082;
  assign \c$vec_4  = { eta5[120:17], \c$case_alt_0 [9:2] };
  assign \c$vec_5  = result_0[9:2];
  assign \c$vec_6  = { eta5_0[58:3], \c$ds2_case_alt_selection_12 [9:2] };
  assign \c$vec_7  = { eta5_0[58:3], \c$ds2_case_alt_selection_12 [9:2] };
  assign cache = ds6[44:35];
  assign combined = { eta5[120:17], \c$case_alt_0 [9:2] };
  assign combined_0 = { eta5_0[58:3], \c$ds2_case_alt_selection_12 [9:2] };
  assign done_0 = done;
  assign ds10 = \c$case_alt_0 [9:2];
  assign ds10_0 = \c$ds2_case_alt_selection_12 [9:2];
  assign ds14_0 = { eta5[120:17], \c$case_alt_0 [9:2] };
  assign ds14_1 = { eta5_0[58:3], \c$ds2_case_alt_selection_12 [9:2] };
  assign ds15 = { ds6[31:0], 8'h00 };
  assign ds2_0 = { s2rAc_1, r2sAc_1 };
  assign ds4 = { eta5[120:17], \c$case_alt_0 [9:2] };
  assign ds8 = result_5[10:3];
  assign ds8_0 = result_13[121:114];
  assign dv0 = rxDv;
  assign fwdIn = \c$case_alt [10:0];
  assign fwdInX_selection_1 = \c$case_alt [10:0];
  assign fwdIn_0 = result_15[9:0];
  assign fwdOut = result_23[122:0];
  assign fwdOut_0 = result_33[18:0];
  assign g1 = result_13[112:65];
  assign g2 = result_13[64:17];
  assign g3 = result_13[16:1];
  assign i = ds[5:0];
  assign i_0 = ds[5:0];
  assign inp = result_3[9:0];
  assign inputVld_selection_1 = result_0[10:0];
  assign \map[0].map_in  = 8'hd5;
  assign \map[0].map_out  = 8'hd5;
  assign \map[1].map_in  = 8'h55;
  assign \map[1].map_out  = 8'h55;
  assign \map[2].map_in  = 8'h55;
  assign \map[2].map_out  = 8'h55;
  assign \map[3].map_in  = 8'h55;
  assign \map[3].map_out  = 8'h55;
  assign \map[4].map_in  = 8'h55;
  assign \map[4].map_out  = 8'h55;
  assign \map[5].map_in  = 8'h55;
  assign \map[5].map_out  = 8'h55;
  assign \map[6].map_in  = 8'h55;
  assign \map[6].map_out  = 8'h55;
  assign \map[7].map_in  = 8'h55;
  assign \map[7].map_out  = 8'h55;
  assign \map_0[0].map_in_0  = crcState[31];
  assign \map_0[0].map_out_0  = crcState[31];
  assign \map_0[10].map_in_0  = crcState[21];
  assign \map_0[10].map_out_0  = crcState[21];
  assign \map_0[11].map_in_0  = crcState[20];
  assign \map_0[11].map_out_0  = crcState[20];
  assign \map_0[12].map_in_0  = crcState[19];
  assign \map_0[12].map_out_0  = crcState[19];
  assign \map_0[13].map_in_0  = crcState[18];
  assign \map_0[13].map_out_0  = crcState[18];
  assign \map_0[14].map_in_0  = crcState[17];
  assign \map_0[14].map_out_0  = crcState[17];
  assign \map_0[15].map_in_0  = crcState[16];
  assign \map_0[15].map_out_0  = crcState[16];
  assign \map_0[16].map_in_0  = crcState[15];
  assign \map_0[16].map_out_0  = crcState[15];
  assign \map_0[17].map_in_0  = crcState[14];
  assign \map_0[17].map_out_0  = crcState[14];
  assign \map_0[18].map_in_0  = crcState[13];
  assign \map_0[18].map_out_0  = crcState[13];
  assign \map_0[19].map_in_0  = crcState[12];
  assign \map_0[19].map_out_0  = crcState[12];
  assign \map_0[1].map_in_0  = crcState[30];
  assign \map_0[1].map_out_0  = crcState[30];
  assign \map_0[20].map_in_0  = crcState[11];
  assign \map_0[20].map_out_0  = crcState[11];
  assign \map_0[21].map_in_0  = crcState[10];
  assign \map_0[21].map_out_0  = crcState[10];
  assign \map_0[22].map_in_0  = crcState[9];
  assign \map_0[22].map_out_0  = crcState[9];
  assign \map_0[23].map_in_0  = crcState[8];
  assign \map_0[23].map_out_0  = crcState[8];
  assign \map_0[24].map_in_0  = crcState[7];
  assign \map_0[24].map_out_0  = crcState[7];
  assign \map_0[25].map_in_0  = crcState[6];
  assign \map_0[25].map_out_0  = crcState[6];
  assign \map_0[26].map_in_0  = crcState[5];
  assign \map_0[26].map_out_0  = crcState[5];
  assign \map_0[27].map_in_0  = crcState[4];
  assign \map_0[27].map_out_0  = crcState[4];
  assign \map_0[28].map_in_0  = crcState[3];
  assign \map_0[28].map_out_0  = crcState[3];
  assign \map_0[29].map_in_0  = crcState[2];
  assign \map_0[29].map_out_0  = crcState[2];
  assign \map_0[2].map_in_0  = crcState[29];
  assign \map_0[2].map_out_0  = crcState[29];
  assign \map_0[30].map_in_0  = crcState[1];
  assign \map_0[30].map_out_0  = crcState[1];
  assign \map_0[31].map_in_0  = crcState[0];
  assign \map_0[31].map_out_0  = crcState[0];
  assign \map_0[3].map_in_0  = crcState[28];
  assign \map_0[3].map_out_0  = crcState[28];
  assign \map_0[4].map_in_0  = crcState[27];
  assign \map_0[4].map_out_0  = crcState[27];
  assign \map_0[5].map_in_0  = crcState[26];
  assign \map_0[5].map_out_0  = crcState[26];
  assign \map_0[6].map_in_0  = crcState[25];
  assign \map_0[6].map_out_0  = crcState[25];
  assign \map_0[7].map_in_0  = crcState[24];
  assign \map_0[7].map_out_0  = crcState[24];
  assign \map_0[8].map_in_0  = crcState[23];
  assign \map_0[8].map_out_0  = crcState[23];
  assign \map_0[9].map_in_0  = crcState[22];
  assign \map_0[9].map_out_0  = crcState[22];
  assign \map_1[0].map_in_1  = 40'h4100000082;
  assign \map_1[10].map_in_1  = 40'h2d000004b4;
  assign \map_1[11].map_in_1  = 40'h1b000008d8;
  assign \map_1[12].map_in_1  = 40'h77000010ee;
  assign \map_1[13].map_in_1  = 40'hee00002077;
  assign \map_1[14].map_in_1  = 40'hdc0000403b;
  assign \map_1[15].map_in_1  = 40'hb80000801d;
  assign \map_1[16].map_in_1  = 40'h310001008c;
  assign \map_1[17].map_in_1  = 40'h6200020046;
  assign \map_1[18].map_in_1  = 40'hc400040023;
  assign \map_1[19].map_in_1  = 40'h8800080011;
  assign \map_1[1].map_in_1  = 40'hc3000000c3;
  assign \map_1[20].map_in_1  = 40'h1000100008;
  assign \map_1[21].map_in_1  = 40'h2000200004;
  assign \map_1[22].map_in_1  = 40'h0100400080;
  assign \map_1[23].map_in_1  = 40'h43008000c2;
  assign \map_1[24].map_in_1  = 40'h8601000061;
  assign \map_1[25].map_in_1  = 40'h0c02000030;
  assign \map_1[26].map_in_1  = 40'h590400009a;
  assign \map_1[27].map_in_1  = 40'hb20800004d;
  assign \map_1[28].map_in_1  = 40'h6410000026;
  assign \map_1[29].map_in_1  = 40'hc820000013;
  assign \map_1[2].map_in_1  = 40'hc7000000e3;
  assign \map_1[30].map_in_1  = 40'h9040000009;
  assign \map_1[31].map_in_1  = 40'h2080000004;
  assign \map_1[3].map_in_1  = 40'h8e00000071;
  assign \map_1[4].map_in_1  = 40'h5d000000ba;
  assign \map_1[5].map_in_1  = 40'hfb000000df;
  assign \map_1[6].map_in_1  = 40'hf60000006f;
  assign \map_1[7].map_in_1  = 40'had000000b5;
  assign \map_1[8].map_in_1  = 40'h1b000001d8;
  assign \map_1[9].map_in_1  = 40'h360000026c;
  assign \map_2[0].map_in_2  = result_13[24:17];
  assign \map_2[0].map_out_2  = result_13[24:17];
  assign \map_2[1].map_in_2  = result_13[32:25];
  assign \map_2[1].map_out_2  = result_13[32:25];
  assign \map_2[2].map_in_2  = result_13[40:33];
  assign \map_2[2].map_out_2  = result_13[40:33];
  assign \map_2[3].map_in_2  = result_13[48:41];
  assign \map_2[3].map_out_2  = result_13[48:41];
  assign \map_2[4].map_in_2  = result_13[56:49];
  assign \map_2[4].map_out_2  = result_13[56:49];
  assign \map_2[5].map_in_2  = result_13[64:57];
  assign \map_2[5].map_out_2  = result_13[64:57];
  assign \map_3[0].map_in_3  = result_13[72:65];
  assign \map_3[0].map_out_3  = result_13[72:65];
  assign \map_3[1].map_in_3  = result_13[80:73];
  assign \map_3[1].map_out_3  = result_13[80:73];
  assign \map_3[2].map_in_3  = result_13[88:81];
  assign \map_3[2].map_out_3  = result_13[88:81];
  assign \map_3[3].map_in_3  = result_13[96:89];
  assign \map_3[3].map_out_3  = result_13[96:89];
  assign \map_3[4].map_in_3  = result_13[104:97];
  assign \map_3[4].map_out_3  = result_13[104:97];
  assign \map_3[5].map_in_3  = result_13[112:105];
  assign \map_3[5].map_out_3  = result_13[112:105];
  assign \map_4[0].map_in_4  = \c$case_alt_0 [9:2];
  assign \map_4[0].map_out_4  = \c$case_alt_0 [9:2];
  assign \map_4[10].map_in_4  = eta5[96:89];
  assign \map_4[10].map_out_4  = eta5[96:89];
  assign \map_4[11].map_in_4  = eta5[104:97];
  assign \map_4[11].map_out_4  = eta5[104:97];
  assign \map_4[12].map_in_4  = eta5[112:105];
  assign \map_4[12].map_out_4  = eta5[112:105];
  assign \map_4[13].map_in_4  = eta5[120:113];
  assign \map_4[13].map_out_4  = eta5[120:113];
  assign \map_4[1].map_in_4  = eta5[24:17];
  assign \map_4[1].map_out_4  = eta5[24:17];
  assign \map_4[2].map_in_4  = eta5[32:25];
  assign \map_4[2].map_out_4  = eta5[32:25];
  assign \map_4[3].map_in_4  = eta5[40:33];
  assign \map_4[3].map_out_4  = eta5[40:33];
  assign \map_4[4].map_in_4  = eta5[48:41];
  assign \map_4[4].map_out_4  = eta5[48:41];
  assign \map_4[5].map_in_4  = eta5[56:49];
  assign \map_4[5].map_out_4  = eta5[56:49];
  assign \map_4[6].map_in_4  = eta5[64:57];
  assign \map_4[6].map_out_4  = eta5[64:57];
  assign \map_4[7].map_in_4  = eta5[72:65];
  assign \map_4[7].map_out_4  = eta5[72:65];
  assign \map_4[8].map_in_4  = eta5[80:73];
  assign \map_4[8].map_out_4  = eta5[80:73];
  assign \map_4[9].map_in_4  = eta5[88:81];
  assign \map_4[9].map_out_4  = eta5[88:81];
  assign \map_5[0].map_in_5  = \c$ds2_case_alt_selection_12 [9:2];
  assign \map_5[0].map_out_5  = \c$ds2_case_alt_selection_12 [9:2];
  assign \map_5[1].map_in_5  = eta5_0[10:3];
  assign \map_5[1].map_out_5  = eta5_0[10:3];
  assign \map_5[2].map_in_5  = eta5_0[18:11];
  assign \map_5[2].map_out_5  = eta5_0[18:11];
  assign \map_5[3].map_in_5  = eta5_0[26:19];
  assign \map_5[3].map_out_5  = eta5_0[26:19];
  assign \map_5[4].map_in_5  = eta5_0[34:27];
  assign \map_5[4].map_out_5  = eta5_0[34:27];
  assign \map_5[5].map_in_5  = eta5_0[42:35];
  assign \map_5[5].map_out_5  = eta5_0[42:35];
  assign \map_5[6].map_in_5  = eta5_0[50:43];
  assign \map_5[6].map_out_5  = eta5_0[50:43];
  assign \map_5[7].map_in_5  = eta5_0[58:51];
  assign \map_5[7].map_out_5  = eta5_0[58:51];
  assign nextAborted_4 = nextAborted_3;
  assign nextAborted_6 = nextAborted_5;
  assign nibble0 = rxData;
  assign pkt = result_5[10:1];
  assign pkt_0 = result_13[121:0];
  assign pkt_1 = \c$case_alt_0 [9:0];
  assign pkt_2 = \c$ds2_case_alt_selection_12 [9:0];
  assign r2sAc = result_3[11];
  assign r2sAc_0 = result_15[11];
  assign r2sAc_2 = \c$case_alt_0 [11];
  assign ready = result_5[0];
  assign result = { inputVld, txErr, txData };
  assign result_1 = result_0[11:0];
  assign result_10 = { \map_1[31].map_out_1 , \map_1[30].map_out_1 , \map_1[29].map_out_1 , \map_1[28].map_out_1 , \map_1[27].map_out_1 , \map_1[26].map_out_1 , \map_1[25].map_out_1 , \map_1[24].map_out_1 , \map_1[23].map_out_1 , \map_1[22].map_out_1 , \map_1[21].map_out_1 , \map_1[20].map_out_1 , \map_1[19].map_out_1 , \map_1[18].map_out_1 , \map_1[17].map_out_1 , \map_1[16].map_out_1 , \map_1[15].map_out_1 , \map_1[14].map_out_1 , \map_1[13].map_out_1 , \map_1[12].map_out_1 , \map_1[11].map_out_1 , \map_1[10].map_out_1 , \map_1[9].map_out_1 , \map_1[8].map_out_1 , \map_1[7].map_out_1 , \map_1[6].map_out_1 , \map_1[5].map_out_1 , \map_1[4].map_out_1 , \map_1[3].map_out_1 , \map_1[2].map_out_1 , \map_1[1].map_out_1 , \map_1[0].map_out_1  };
  assign result_11 = result_12[11:0];
  assign result_14 = result_15[11:0];
  assign result_16 = result_13[112:1];
  assign result_17 = { \c$case_alt_0 [11], result_22[122:0] };
  assign result_18 = { nextAborted_3, eta5[120:17], \c$case_alt_0 [9:2], 132'bxxxxxxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
  assign result_2 = result_3[11:0];
  assign result_20 = { eta5[120:17], \c$case_alt_0 [9:2] };
  assign result_19 = { nextAborted_3, eta5[120:17], \c$case_alt_0 [9:2], 132'bxxxxxxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
  assign result_24 = { inReady, inputVld, txErr, txData };
  assign result_26 = s2rAc_1;
  assign result_27 = { 1'hx, result_32[18:0] };
  assign result_28 = { nextAborted_5, \c$ds2_case_alt_selection_12 [9:2], 70'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxxxxx };
  assign result_30 = \c$ds2_case_alt_selection_12 [9:2];
  assign result_29 = { nextAborted_5, \c$ds2_case_alt_selection_12 [9:2], 70'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxxxxx };
  assign result_36 = { inputVld, txErr, txData };
  assign result_4 = { \c$case_alt [11], result_5[11:1] };
  assign result_6 = { ds6[44:37], \c$vec_1 [7:0], \c$vec_1 [15:8], \c$vec_1 [23:16], \c$vec_1 [31:24] };
  assign result_35 = result_34;
  assign result_8 = \c$vec_1 ;
  assign result_9 = { crcState[0], crcState[1], crcState[2], crcState[3], crcState[4], crcState[5], crcState[6], crcState[7], crcState[8], crcState[9], crcState[10], crcState[11], crcState[12], crcState[13], crcState[14], crcState[15], crcState[16], crcState[17], crcState[18], crcState[19], crcState[20], crcState[21], crcState[22], crcState[23], crcState[24], crcState[25], crcState[26], crcState[27], crcState[28], crcState[29], crcState[30], crcState[31] };
  assign result_selection_25 = result_32[18:0];
  assign result_selection_5 = result_22[122:0];
  assign rxChannel = { rxDv, rxErr, rxData };
  assign s2rAc = result_12[10:0];
  assign result_7 = { \c$vec_1 [15:8], \c$vec_1 [23:16], \c$vec_1 [31:24] };
  assign s2rAc_2 = s2rAc_1;
  assign txEn = inputVld;
  assign x = insertCrc[0];
  assign x1_0 = ds6[44:37];
  assign x1_projection_1 = ds6[44:37];
  assign x_0 = ds11;
  assign x_1 = txData;
  assign x_2 = txErr;
  assign x_3 = result_32[17:0];
  assign x_projection_0 = ds11;
  assign x_selection_2 = result_0[10:0];
endmodule
