Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : addr_calcu_dsr
Version: T-2022.03-SP2
Date   : Thu May 15 22:34:37 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          0.58
  Critical Path Slack:          -0.48
  Critical Path Clk Period:       n/a
  Total Negative Slack:         -3.50
  No. of Violating Paths:        9.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                313
  Buf/Inv Cell Count:              92
  Buf Cell Count:                  15
  Inv Cell Count:                  77
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       313
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      304.037998
  Noncombinational Area:     0.000000
  Buf/Inv Area:             52.934000
  Total Buffer Area:            11.97
  Total Inverter Area:          40.96
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               304.037998
  Design Area:             304.037998


  Design Rules
  -----------------------------------
  Total Number of Nets:           353
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.11
  Logic Optimization:                  0.91
  Mapping Optimization:                1.23
  -----------------------------------------
  Overall Compile Time:                2.66
  Overall Compile Wall Clock Time:     2.87

  --------------------------------------------------------------------

  Design  WNS: 0.48  TNS: 3.50  Number of Violating Paths: 9


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
