// Seed: 2586240641
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  assign module_1.id_2 = 0;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  bit [-1 : 1 'b0] id_6, id_7, id_8, id_9;
  always @* begin : LABEL_0
    id_6 <= -1 != -1;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd12
) (
    output wire  id_0,
    input  uwire id_1,
    output uwire _id_2,
    input  tri1  id_3,
    input  wire  id_4,
    output tri0  id_5
    , id_7, id_8
);
  localparam id_9 = -1;
  logic id_10;
  assign id_8 = id_1 & id_9;
  and primCall (id_5, id_1, id_3, id_8, id_10, id_7, id_11);
  logic [1 : id_2] id_11 = -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9
  );
endmodule
