{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644950491527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644950491528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 15 13:41:24 2022 " "Processing started: Tue Feb 15 13:41:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644950491528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644950491528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644950491528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1644950492555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_parallel_user_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_parallel_user_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Parallel_user_logic-user_logic " "Found design unit 1: LCD_Parallel_user_logic-user_logic" {  } { { "LCD_Parallel_user_logic.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/LCD_Parallel_user_logic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493039 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Parallel_user_logic " "Found entity 1: LCD_Parallel_user_logic" {  } { { "LCD_Parallel_user_logic.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/LCD_Parallel_user_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644950493039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Parallel-state_machine " "Found design unit 1: LCD_Parallel-state_machine" {  } { { "LCD_Parallel.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/LCD_Parallel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493043 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Parallel " "Found entity 1: LCD_Parallel" {  } { { "LCD_Parallel.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/LCD_Parallel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644950493043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_user_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_user_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_user_logic-user_logic " "Found design unit 1: i2c_user_logic-user_logic" {  } { { "i2c_user_logic.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/i2c_user_logic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493047 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_user_logic " "Found entity 1: i2c_user_logic" {  } { { "i2c_user_logic.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/i2c_user_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644950493047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_user_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_user_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_user_level-Structural " "Found design unit 1: i2c_user_level-Structural" {  } { { "i2c_user_level.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/i2c_user_level.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493050 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_user_level " "Found entity 1: i2c_user_level" {  } { { "i2c_user_level.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/i2c_user_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644950493050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_2-logic " "Found design unit 1: i2c_master_2-logic" {  } { { "i2c_master_2.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/i2c_master_2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493053 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_2 " "Found entity 1: i2c_master_2" {  } { { "i2c_master_2.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/i2c_master_2.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644950493053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "univ_bin_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file univ_bin_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 univ_bin_counter-arch " "Found design unit 1: univ_bin_counter-arch" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/univ_bin_counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493055 ""} { "Info" "ISGN_ENTITY_NAME" "1 univ_bin_counter " "Found entity 1: univ_bin_counter" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/univ_bin_counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644950493055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_controller-Behavioral " "Found design unit 1: sram_controller-Behavioral" {  } { { "sram_controller.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/sram_controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493058 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "sram_controller.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/sram_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644950493058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_controller-Structural " "Found design unit 1: seven_seg_controller-Structural" {  } { { "seven_seg_controller.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/seven_seg_controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493060 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_controller " "Found entity 1: seven_seg_controller" {  } { { "seven_seg_controller.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/seven_seg_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644950493060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_delay-Arch " "Found design unit 1: reset_delay-Arch" {  } { { "reset_delay.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/reset_delay.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493063 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "reset_delay.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/reset_delay.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644950493063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project_1-Structural " "Found design unit 1: project_1-Structural" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493066 ""} { "Info" "ISGN_ENTITY_NAME" "1 project_1 " "Found entity 1: project_1" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644950493066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn_debounce_toggle-Behavioral " "Found design unit 1: btn_debounce_toggle-Behavioral" {  } { { "debounce.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/debounce.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493069 ""} { "Info" "ISGN_ENTITY_NAME" "1 btn_debounce_toggle " "Found entity 1: btn_debounce_toggle" {  } { { "debounce.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/debounce.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644950493069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Common " "Found design unit 1: Common" {  } { { "Common.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/Common.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493071 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Common-body " "Found design unit 2: Common-body" {  } { { "Common.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/Common.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644950493071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_Generator-struct " "Found design unit 1: PWM_Generator-struct" {  } { { "PWM_Generator.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/PWM_Generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493074 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_Generator " "Found entity 1: PWM_Generator" {  } { { "PWM_Generator.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/PWM_Generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644950493074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493077 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644950493077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644950493077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project_1 " "Elaborating entity \"project_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1644950497264 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR project_1.vhd(21) " "VHDL Signal Declaration warning at project_1.vhd(21): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497267 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oreset_sig project_1.vhd(37) " "VHDL Signal Declaration warning at project_1.vhd(37): used implicit default value for signal \"oreset_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497267 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oKP_value_sig project_1.vhd(38) " "VHDL Signal Declaration warning at project_1.vhd(38): used implicit default value for signal \"oKP_value_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497267 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oRD_reset_sig project_1.vhd(39) " "VHDL Signal Declaration warning at project_1.vhd(39): used implicit default value for signal \"oRD_reset_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497267 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDB_reset_sig project_1.vhd(40) " "VHDL Signal Declaration warning at project_1.vhd(40): used implicit default value for signal \"oDB_reset_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497267 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ostate_ul_sig project_1.vhd(42) " "VHDL Signal Declaration warning at project_1.vhd(42): used implicit default value for signal \"ostate_ul_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497267 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ostate_ul_program_sig project_1.vhd(43) " "VHDL Signal Declaration warning at project_1.vhd(43): used implicit default value for signal \"ostate_ul_program_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497267 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ostate_ul_program_data_sig project_1.vhd(44) " "VHDL Signal Declaration warning at project_1.vhd(44): used implicit default value for signal \"ostate_ul_program_data_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497267 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ostate_ul_program_address_sig project_1.vhd(45) " "VHDL Signal Declaration warning at project_1.vhd(45): used implicit default value for signal \"ostate_ul_program_address_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497267 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "odigit_count_sig project_1.vhd(46) " "VHDL Signal Declaration warning at project_1.vhd(46): used implicit default value for signal \"odigit_count_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497267 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "oload_complete_sig project_1.vhd(47) " "VHDL Signal Declaration warning at project_1.vhd(47): used explicit default value for signal \"oload_complete_sig\" because signal was never assigned a value" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1644950497267 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "otriggered_sig project_1.vhd(48) " "VHDL Signal Declaration warning at project_1.vhd(48): used implicit default value for signal \"otriggered_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497267 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oSRAM_iData_sig project_1.vhd(51) " "VHDL Signal Declaration warning at project_1.vhd(51): used implicit default value for signal \"oSRAM_iData_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497267 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oSRAM_iData_buffer_sig project_1.vhd(52) " "VHDL Signal Declaration warning at project_1.vhd(52): used implicit default value for signal \"oSRAM_iData_buffer_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oSRAM_oData_sig project_1.vhd(53) " "VHDL Signal Declaration warning at project_1.vhd(53): used implicit default value for signal \"oSRAM_oData_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oSRAM_address_sig project_1.vhd(54) " "VHDL Signal Declaration warning at project_1.vhd(54): used implicit default value for signal \"oSRAM_address_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oSRAM_rw_sig project_1.vhd(55) " "VHDL Signal Declaration warning at project_1.vhd(55): used implicit default value for signal \"oSRAM_rw_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oSRAM_trigger_sig project_1.vhd(56) " "VHDL Signal Declaration warning at project_1.vhd(56): used implicit default value for signal \"oSRAM_trigger_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oSRAM_ready_sig project_1.vhd(57) " "VHDL Signal Declaration warning at project_1.vhd(57): used implicit default value for signal \"oSRAM_ready_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oROM_address_sig project_1.vhd(60) " "VHDL Signal Declaration warning at project_1.vhd(60): used implicit default value for signal \"oROM_address_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oROM_q_sig project_1.vhd(61) " "VHDL Signal Declaration warning at project_1.vhd(61): used implicit default value for signal \"oROM_q_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oIC_clear_sig project_1.vhd(64) " "VHDL Signal Declaration warning at project_1.vhd(64): used implicit default value for signal \"oIC_clear_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oIC_en_sig project_1.vhd(65) " "VHDL Signal Declaration warning at project_1.vhd(65): used implicit default value for signal \"oIC_en_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oIC_max_tick_sig project_1.vhd(66) " "VHDL Signal Declaration warning at project_1.vhd(66): used implicit default value for signal \"oIC_max_tick_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oIC_q_sig project_1.vhd(67) " "VHDL Signal Declaration warning at project_1.vhd(67): used implicit default value for signal \"oIC_q_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oIC_clk_en_sig project_1.vhd(68) " "VHDL Signal Declaration warning at project_1.vhd(68): used implicit default value for signal \"oIC_clk_en_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "oIC_clk_en_count_sig project_1.vhd(69) " "VHDL Signal Declaration warning at project_1.vhd(69): used explicit default value for signal \"oIC_clk_en_count_sig\" because signal was never assigned a value" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "oIC_q_old_sig project_1.vhd(70) " "VHDL Signal Declaration warning at project_1.vhd(70): used explicit default value for signal \"oIC_q_old_sig\" because signal was never assigned a value" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oFC_clear_sig project_1.vhd(73) " "VHDL Signal Declaration warning at project_1.vhd(73): used implicit default value for signal \"oFC_clear_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oFC_en_sig project_1.vhd(74) " "VHDL Signal Declaration warning at project_1.vhd(74): used implicit default value for signal \"oFC_en_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oFC_up_sig project_1.vhd(75) " "VHDL Signal Declaration warning at project_1.vhd(75): used implicit default value for signal \"oFC_up_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oFC_max_tick_sig project_1.vhd(76) " "VHDL Signal Declaration warning at project_1.vhd(76): used implicit default value for signal \"oFC_max_tick_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oFC_q_sig project_1.vhd(77) " "VHDL Signal Declaration warning at project_1.vhd(77): used implicit default value for signal \"oFC_q_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oFC_clk_en_sig project_1.vhd(78) " "VHDL Signal Declaration warning at project_1.vhd(78): used implicit default value for signal \"oFC_clk_en_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "oFC_clk_en_count_sig project_1.vhd(79) " "VHDL Signal Declaration warning at project_1.vhd(79): used explicit default value for signal \"oFC_clk_en_count_sig\" because signal was never assigned a value" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "oFC_q_old_sig project_1.vhd(80) " "VHDL Signal Declaration warning at project_1.vhd(80): used explicit default value for signal \"oFC_q_old_sig\" because signal was never assigned a value" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 80 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRAM_iData_buffer_sig project_1.vhd(218) " "Verilog HDL or VHDL warning at project_1.vhd(218): object \"SRAM_iData_buffer_sig\" assigned a value but never read" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644950497268 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IC_clear_sig project_1.vhd(230) " "VHDL Signal Declaration warning at project_1.vhd(230): used explicit default value for signal \"IC_clear_sig\" because signal was never assigned a value" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 230 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IC_q_old_sig project_1.vhd(236) " "Verilog HDL or VHDL warning at project_1.vhd(236): object \"IC_q_old_sig\" assigned a value but never read" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FC_max_tick_sig project_1.vhd(242) " "Verilog HDL or VHDL warning at project_1.vhd(242): object \"FC_max_tick_sig\" assigned a value but never read" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "user_input_data_sig project_1.vhd(291) " "VHDL Signal Declaration warning at project_1.vhd(291): used implicit default value for signal \"user_input_data_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 291 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DB_reset_sig project_1.vhd(379) " "VHDL Process Statement warning at project_1.vhd(379): signal \"DB_reset_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_address_sig project_1.vhd(425) " "VHDL Process Statement warning at project_1.vhd(425): signal \"SRAM_address_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_address_sig project_1.vhd(426) " "VHDL Process Statement warning at project_1.vhd(426): signal \"SRAM_address_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_oData_sig project_1.vhd(427) " "VHDL Process Statement warning at project_1.vhd(427): signal \"SRAM_oData_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_oData_sig project_1.vhd(428) " "VHDL Process Statement warning at project_1.vhd(428): signal \"SRAM_oData_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_oData_sig project_1.vhd(429) " "VHDL Process Statement warning at project_1.vhd(429): signal \"SRAM_oData_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_oData_sig project_1.vhd(430) " "VHDL Process Statement warning at project_1.vhd(430): signal \"SRAM_oData_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FC_clear_sig project_1.vhd(434) " "VHDL Process Statement warning at project_1.vhd(434): signal \"FC_clear_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FUNCTIONAL_COUNTER_CLK_EN_MAX_sig project_1.vhd(440) " "VHDL Process Statement warning at project_1.vhd(440): signal \"FUNCTIONAL_COUNTER_CLK_EN_MAX_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FUNCTIONAL_COUNTER_CLK_EN_MAX_sig project_1.vhd(448) " "VHDL Process Statement warning at project_1.vhd(448): signal \"FUNCTIONAL_COUNTER_CLK_EN_MAX_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LCD_iData_sig project_1.vhd(412) " "VHDL Process Statement warning at project_1.vhd(412): inferring latch(es) for signal or variable \"LCD_iData_sig\", which holds its previous value in one or more paths through the process" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 412 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[2..1\] project_1.vhd(22) " "Using initial value X (don't care) for net \"LEDG\[2..1\]\" at project_1.vhd(22)" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_iData_sig\[0\] project_1.vhd(412) " "Inferred latch for \"LCD_iData_sig\[0\]\" at project_1.vhd(412)" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_iData_sig\[1\] project_1.vhd(412) " "Inferred latch for \"LCD_iData_sig\[1\]\" at project_1.vhd(412)" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_iData_sig\[2\] project_1.vhd(412) " "Inferred latch for \"LCD_iData_sig\[2\]\" at project_1.vhd(412)" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_iData_sig\[3\] project_1.vhd(412) " "Inferred latch for \"LCD_iData_sig\[3\]\" at project_1.vhd(412)" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_iData_sig\[4\] project_1.vhd(412) " "Inferred latch for \"LCD_iData_sig\[4\]\" at project_1.vhd(412)" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_iData_sig\[5\] project_1.vhd(412) " "Inferred latch for \"LCD_iData_sig\[5\]\" at project_1.vhd(412)" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_iData_sig\[6\] project_1.vhd(412) " "Inferred latch for \"LCD_iData_sig\[6\]\" at project_1.vhd(412)" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_iData_sig\[7\] project_1.vhd(412) " "Inferred latch for \"LCD_iData_sig\[7\]\" at project_1.vhd(412)" {  } { { "project_1.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644950497269 "|project_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Parallel_user_logic LCD_Parallel_user_logic:inst_lcd_user_logic " "Elaborating entity \"LCD_Parallel_user_logic\" for hierarchy \"LCD_Parallel_user_logic:inst_lcd_user_logic\"" {  } { { "project_1.vhd" "inst_lcd_user_logic" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644950497272 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iData LCD_Parallel_user_logic.vhd(76) " "VHDL Process Statement warning at LCD_Parallel_user_logic.vhd(76): signal \"iData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Parallel_user_logic.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/LCD_Parallel_user_logic.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644950497273 "|project_1|LCD_Parallel_user_logic:inst_lcd_user_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Parallel LCD_Parallel_user_logic:inst_lcd_user_logic\|LCD_Parallel:Inst_LCD_Parallel " "Elaborating entity \"LCD_Parallel\" for hierarchy \"LCD_Parallel_user_logic:inst_lcd_user_logic\|LCD_Parallel:Inst_LCD_Parallel\"" {  } { { "LCD_Parallel_user_logic.vhd" "Inst_LCD_Parallel" { Text "C:/Users/nicks/Documents/PWMGenerator/LCD_Parallel_user_logic.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644950497275 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_en LCD_Parallel.vhd(55) " "VHDL Process Statement warning at LCD_Parallel.vhd(55): signal \"clk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Parallel.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/LCD_Parallel.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644950497275 "|project_1|LCD_Parallel_user_logic:inst_lcd_user_logic|LCD_Parallel:Inst_LCD_Parallel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_user_level i2c_user_level:inst_i2c_user_level " "Elaborating entity \"i2c_user_level\" for hierarchy \"i2c_user_level:inst_i2c_user_level\"" {  } { { "project_1.vhd" "inst_i2c_user_level" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644950497277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy_sig i2c_user_level.vhd(37) " "Verilog HDL or VHDL warning at i2c_user_level.vhd(37): object \"busy_sig\" assigned a value but never read" {  } { { "i2c_user_level.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/i2c_user_level.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644950497278 "|project_1|i2c_user_level:inst_i2c_user_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_error i2c_user_level.vhd(39) " "Verilog HDL or VHDL warning at i2c_user_level.vhd(39): object \"ack_error\" assigned a value but never read" {  } { { "i2c_user_level.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/i2c_user_level.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644950497278 "|project_1|i2c_user_level:inst_i2c_user_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_2 i2c_user_level:inst_i2c_user_level\|i2c_master_2:inst_i2c " "Elaborating entity \"i2c_master_2\" for hierarchy \"i2c_user_level:inst_i2c_user_level\|i2c_master_2:inst_i2c\"" {  } { { "i2c_user_level.vhd" "inst_i2c" { Text "C:/Users/nicks/Documents/PWMGenerator/i2c_user_level.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644950497280 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_clk_m i2c_master_2.vhd(59) " "Verilog HDL or VHDL warning at i2c_master_2.vhd(59): object \"data_clk_m\" assigned a value but never read" {  } { { "i2c_master_2.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/i2c_master_2.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644950497281 "|project_1|i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Generator PWM_Generator:inst_PWM_Generator " "Elaborating entity \"PWM_Generator\" for hierarchy \"PWM_Generator:inst_PWM_Generator\"" {  } { { "project_1.vhd" "inst_PWM_Generator" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644950497287 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 16 PWM_Generator.vhd(26) " "VHDL expression error at PWM_Generator.vhd(26): expression has 8 elements, but must have 16 elements" {  } { { "PWM_Generator.vhd" "" { Text "C:/Users/nicks/Documents/PWMGenerator/PWM_Generator.vhd" 26 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1644950497298 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "PWM_Generator:inst_PWM_Generator " "Can't elaborate user hierarchy \"PWM_Generator:inst_PWM_Generator\"" {  } { { "project_1.vhd" "inst_PWM_Generator" { Text "C:/Users/nicks/Documents/PWMGenerator/project_1.vhd" 697 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644950497298 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 58 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644950497471 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 15 13:41:37 2022 " "Processing ended: Tue Feb 15 13:41:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644950497471 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644950497471 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644950497471 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644950497471 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 58 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 58 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644950498077 ""}
