vhdl xil_defaultlib  \
"../../../bd/i2c_cpu/ip/i2c_cpu_axi_uartlite_0_0/sim/i2c_cpu_axi_uartlite_0_0.vhd" \
"../../../bd/i2c_cpu/ip/i2c_cpu_microblaze_0_2/sim/i2c_cpu_microblaze_0_2.vhd" \
"../../../bd/i2c_cpu/ip/i2c_cpu_dlmb_v10_1/sim/i2c_cpu_dlmb_v10_1.vhd" \
"../../../bd/i2c_cpu/ip/i2c_cpu_ilmb_v10_1/sim/i2c_cpu_ilmb_v10_1.vhd" \
"../../../bd/i2c_cpu/ip/i2c_cpu_dlmb_bram_if_cntlr_1/sim/i2c_cpu_dlmb_bram_if_cntlr_1.vhd" \
"../../../bd/i2c_cpu/ip/i2c_cpu_ilmb_bram_if_cntlr_1/sim/i2c_cpu_ilmb_bram_if_cntlr_1.vhd" \
"../../../bd/i2c_cpu/ip/i2c_cpu_mdm_1_1/sim/i2c_cpu_mdm_1_1.vhd" \
"../../../bd/i2c_cpu/ip/i2c_cpu_rst_clk_wiz_1_100M_1/sim/i2c_cpu_rst_clk_wiz_1_100M_1.vhd" \

nosort
