<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: /home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/OpenMote-CC2538/headers/hw_ioc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3c5459f7c179b79c90e2565474bb2856.html">bsp</a></li><li class="navelem"><a class="el" href="dir_f726804c1fa01777ab9a86062ade5870.html">boards</a></li><li class="navelem"><a class="el" href="dir_bfc322bd0ac2c642e65618c9cc3a2b25.html">OpenMote-CC2538</a></li><li class="navelem"><a class="el" href="dir_4f9452142f8dcd52e51eee2c1456ebc5.html">headers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_ioc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__ioc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_ioc.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        $Date: 2013-04-30 17:13:44 +0200 (Tue, 30 Apr 2013) $</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       $Revision: 9943 $</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*  Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*  are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*    from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_IOC_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_IOC_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the IOC register offsets.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a4a225be6aa1ea4a879071844059e361f">   46</a></span>&#160;<span class="preprocessor">#define IOC_PA0_SEL             0x400D4000  // Peripheral select control for </span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                            <span class="comment">// PA0 </span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a288adb5272f64cf2ec7fea9b9c5de026">   48</a></span>&#160;<span class="preprocessor">#define IOC_PA1_SEL             0x400D4004  // Peripheral select control for </span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                            <span class="comment">// PA1 </span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#abdee5ec43f064da92433fce30ec451ca">   50</a></span>&#160;<span class="preprocessor">#define IOC_PA2_SEL             0x400D4008  // Peripheral select control for </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                            <span class="comment">// PA2 </span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a454b5d40ba1abc89bc3fc42288f5812f">   52</a></span>&#160;<span class="preprocessor">#define IOC_PA3_SEL             0x400D400C  // Peripheral select control for </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                            <span class="comment">// PA3 </span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a2e9af156479ac0011ae8c309e4a9028d">   54</a></span>&#160;<span class="preprocessor">#define IOC_PA4_SEL             0x400D4010  // Peripheral select control for </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                            <span class="comment">// PA4 </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ad743f4fee0616e29d8246b00ce588910">   56</a></span>&#160;<span class="preprocessor">#define IOC_PA5_SEL             0x400D4014  // Peripheral select control for </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                            <span class="comment">// PA5 </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ae53fe54df77e332b5a923686172e4bb3">   58</a></span>&#160;<span class="preprocessor">#define IOC_PA6_SEL             0x400D4018  // Peripheral select control for </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                            <span class="comment">// PA6 </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aa34fbee07695a57a517b58537ee1531c">   60</a></span>&#160;<span class="preprocessor">#define IOC_PA7_SEL             0x400D401C  // Peripheral select control for </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                            <span class="comment">// PA7 </span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ad94d6dc9edeec1c41c3f85c3b0adaa54">   62</a></span>&#160;<span class="preprocessor">#define IOC_PB0_SEL             0x400D4020  // Peripheral select control for </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                            <span class="comment">// PB0 </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a7855362a007bc0303aef7d0b8d5aa2b3">   64</a></span>&#160;<span class="preprocessor">#define IOC_PB1_SEL             0x400D4024  // Peripheral select control for </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                            <span class="comment">// PB1 </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ae9c1e938110b14a69208c688fb90d837">   66</a></span>&#160;<span class="preprocessor">#define IOC_PB2_SEL             0x400D4028  // Peripheral select control for </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                            <span class="comment">// PB2 </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a19ec824353e049a9020454249193e195">   68</a></span>&#160;<span class="preprocessor">#define IOC_PB3_SEL             0x400D402C  // Peripheral select control for </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                            <span class="comment">// PB3 </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a65ca6bad06b3e63d41d8014c6610fe53">   70</a></span>&#160;<span class="preprocessor">#define IOC_PB4_SEL             0x400D4030  // Peripheral select control for </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                            <span class="comment">// PB4 </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a9bf56451373e6af05db31be2483cec6a">   72</a></span>&#160;<span class="preprocessor">#define IOC_PB5_SEL             0x400D4034  // Peripheral select control for </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                            <span class="comment">// PB5 </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a81da193a397a4d6e20a4a2e05c1b80fb">   74</a></span>&#160;<span class="preprocessor">#define IOC_PB6_SEL             0x400D4038  // Peripheral select control for </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                            <span class="comment">// PB6 </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a683b3d4e34aef1b4b1fa6cc4195844a2">   76</a></span>&#160;<span class="preprocessor">#define IOC_PB7_SEL             0x400D403C  // Peripheral select control for </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                            <span class="comment">// PB7 </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aceb2bef66f3bea4e1039e43c5acc7e51">   78</a></span>&#160;<span class="preprocessor">#define IOC_PC0_SEL             0x400D4040  // Peripheral select control for </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                            <span class="comment">// PC0 </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a2d01e9c23772a5a599c75bf82ad36404">   80</a></span>&#160;<span class="preprocessor">#define IOC_PC1_SEL             0x400D4044  // Peripheral select control for </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                            <span class="comment">// PC1 </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ae846ebdc3768ff9efbbab09b47af9544">   82</a></span>&#160;<span class="preprocessor">#define IOC_PC2_SEL             0x400D4048  // Peripheral select control for </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                            <span class="comment">// PC2 </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a6da3bc751cd77ba95c2d746640776647">   84</a></span>&#160;<span class="preprocessor">#define IOC_PC3_SEL             0x400D404C  // Peripheral select control for </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                            <span class="comment">// PC3 </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a815afef7833b22a4e9dd2614cb3f0081">   86</a></span>&#160;<span class="preprocessor">#define IOC_PC4_SEL             0x400D4050  // Peripheral select control for </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                            <span class="comment">// PC4 </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a002116ab62cbf06c0eb4042044a930ec">   88</a></span>&#160;<span class="preprocessor">#define IOC_PC5_SEL             0x400D4054  // Peripheral select control for </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                            <span class="comment">// PC5 </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a8c6c05e8206e6623c4299da1445085a1">   90</a></span>&#160;<span class="preprocessor">#define IOC_PC6_SEL             0x400D4058  // Peripheral select control for </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                            <span class="comment">// PC6 </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a1623cf6937e3eb4139f17e0bf19ae6df">   92</a></span>&#160;<span class="preprocessor">#define IOC_PC7_SEL             0x400D405C  // Peripheral select control for </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                            <span class="comment">// PC7 </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a71dddff47aaec71f556bb4b084a74d36">   94</a></span>&#160;<span class="preprocessor">#define IOC_PD0_SEL             0x400D4060  // Peripheral select control for </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                            <span class="comment">// PD0 </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a1d1cd0d8598a586050879307b72bdcb7">   96</a></span>&#160;<span class="preprocessor">#define IOC_PD1_SEL             0x400D4064  // Peripheral select control for </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                            <span class="comment">// PD1 </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aa592790d6456118004b1da51bcc56576">   98</a></span>&#160;<span class="preprocessor">#define IOC_PD2_SEL             0x400D4068  // Peripheral select control for </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                            <span class="comment">// PD2 </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ab83a1fc5ce0eb62f6e90efcb1a3a2ee8">  100</a></span>&#160;<span class="preprocessor">#define IOC_PD3_SEL             0x400D406C  // Peripheral select control for </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">// PD3 </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#acde5f8e7528cbc3bce13bcfd4abcd752">  102</a></span>&#160;<span class="preprocessor">#define IOC_PD4_SEL             0x400D4070  // Peripheral select control for </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="comment">// PD4 </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aa04bd9bc31762590fc15bf93a0cf829a">  104</a></span>&#160;<span class="preprocessor">#define IOC_PD5_SEL             0x400D4074  // Peripheral select control for </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                            <span class="comment">// PD5 </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a2bbfb210c3ce120d50606d23528cac8b">  106</a></span>&#160;<span class="preprocessor">#define IOC_PD6_SEL             0x400D4078  // Peripheral select control for </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                            <span class="comment">// PD6 </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a684e5a015a453c6e8eb91141fb5cbcb6">  108</a></span>&#160;<span class="preprocessor">#define IOC_PD7_SEL             0x400D407C  // Peripheral select control for </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                            <span class="comment">// PD7 </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#acf220f7add10de4d72ed3139cdff6a1a">  110</a></span>&#160;<span class="preprocessor">#define IOC_PA0_OVER            0x400D4080  // This is the overide </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a0d714b1e577994e3e4d3fe42d3346d97">  113</a></span>&#160;<span class="preprocessor">#define IOC_PA1_OVER            0x400D4084  // This is the overide </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a28ab1c81b1a2171d2e2b70487e6891b6">  116</a></span>&#160;<span class="preprocessor">#define IOC_PA2_OVER            0x400D4088  // This is the overide </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a2ea0e5c130fba779bd58dad624956085">  119</a></span>&#160;<span class="preprocessor">#define IOC_PA3_OVER            0x400D408C  // This is the overide </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ae3bd20996a8182d4f7ed9329f0d61cfc">  122</a></span>&#160;<span class="preprocessor">#define IOC_PA4_OVER            0x400D4090  // This is the overide </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aa43c074ec2f560135ddd8bbc365c0e4e">  125</a></span>&#160;<span class="preprocessor">#define IOC_PA5_OVER            0x400D4094  // This is the overide </span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a568518cbea2be373bbbcfedab4fe8922">  128</a></span>&#160;<span class="preprocessor">#define IOC_PA6_OVER            0x400D4098  // This is the overide </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a896ebb4eef7d37821b5aff7b37616020">  131</a></span>&#160;<span class="preprocessor">#define IOC_PA7_OVER            0x400D409C  // This is the overide </span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a4672478a51a0189ededa7e99d15ff949">  134</a></span>&#160;<span class="preprocessor">#define IOC_PB0_OVER            0x400D40A0  // This is the overide </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a1f8226976bfcfa1633e79a3d3208ca18">  137</a></span>&#160;<span class="preprocessor">#define IOC_PB1_OVER            0x400D40A4  // This is the overide </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a6b693b8b3dd6d8288be2c2cd61d5fb36">  140</a></span>&#160;<span class="preprocessor">#define IOC_PB2_OVER            0x400D40A8  // This is the overide </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a9106141318136dda7a5f439d96d881f2">  143</a></span>&#160;<span class="preprocessor">#define IOC_PB3_OVER            0x400D40AC  // This is the overide </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a10025ed81891c416bd5dd734075cbc6b">  146</a></span>&#160;<span class="preprocessor">#define IOC_PB4_OVER            0x400D40B0  // This is the overide </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a06364db5148a318ecee07afc86fe3284">  149</a></span>&#160;<span class="preprocessor">#define IOC_PB5_OVER            0x400D40B4  // This is the overide </span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a995584f81c3b33c8436edd712a0f4131">  152</a></span>&#160;<span class="preprocessor">#define IOC_PB6_OVER            0x400D40B8  // This is the overide </span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aa0333ffbe0b28d4bcd80a3d822956162">  155</a></span>&#160;<span class="preprocessor">#define IOC_PB7_OVER            0x400D40BC  // This is the overide </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a05abf47bc2e44a13e788cca4c7c5506c">  158</a></span>&#160;<span class="preprocessor">#define IOC_PC0_OVER            0x400D40C0  // This is the overide </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                            <span class="comment">// pad. PC0 has high drive </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                            <span class="comment">// capability. </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a0167c87b747a5b851a19fa1f52df8da3">  162</a></span>&#160;<span class="preprocessor">#define IOC_PC1_OVER            0x400D40C4  // This is the overide </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                            <span class="comment">// pad. PC1 has high drive </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                            <span class="comment">// capability. </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ab50725b6bf83aac1a94a1c8179f0f922">  166</a></span>&#160;<span class="preprocessor">#define IOC_PC2_OVER            0x400D40C8  // This is the overide </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                            <span class="comment">// pad. PC2 has high drive </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                            <span class="comment">// capability. </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a4a6441ca11038b6a65d53ff1c8728dda">  170</a></span>&#160;<span class="preprocessor">#define IOC_PC3_OVER            0x400D40CC  // This is the overide </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                            <span class="comment">// pad. PC3 has high drive </span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                            <span class="comment">// capability. </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a9e4ca4b12987bf07e1937d2cc134b1c5">  174</a></span>&#160;<span class="preprocessor">#define IOC_PC4_OVER            0x400D40D0  // This is the overide </span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a8d642924ac66c9342c878a10da507f1e">  177</a></span>&#160;<span class="preprocessor">#define IOC_PC5_OVER            0x400D40D4  // This is the overide </span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a2ff26af00dacbd0e658f00c2726bfe2f">  180</a></span>&#160;<span class="preprocessor">#define IOC_PC6_OVER            0x400D40D8  // This is the overide </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#af2822a43f36b417f17df6053e53cbcef">  183</a></span>&#160;<span class="preprocessor">#define IOC_PC7_OVER            0x400D40DC  // This is the overide </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a53071b1f12c2da14eafac3ae4fa6de66">  186</a></span>&#160;<span class="preprocessor">#define IOC_PD0_OVER            0x400D40E0  // This is the overide </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a0a8f891d4c9255ea7b04a8d7c2e93352">  189</a></span>&#160;<span class="preprocessor">#define IOC_PD1_OVER            0x400D40E4  // This is the overide </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a7b18a24570ed5262ed06845885351b3d">  192</a></span>&#160;<span class="preprocessor">#define IOC_PD2_OVER            0x400D40E8  // This is the overide </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a44cd622f3fe366f2d6038582091b32dd">  195</a></span>&#160;<span class="preprocessor">#define IOC_PD3_OVER            0x400D40EC  // This is the overide </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aced534c45567e5dd17f1106c43e900b8">  198</a></span>&#160;<span class="preprocessor">#define IOC_PD4_OVER            0x400D40F0  // This is the overide </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a4b00c038dfeb4c69388ac2ef831fffd0">  201</a></span>&#160;<span class="preprocessor">#define IOC_PD5_OVER            0x400D40F4  // This is the overide </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a3da8e09a15886a92e2e0828e598f778e">  204</a></span>&#160;<span class="preprocessor">#define IOC_PD6_OVER            0x400D40F8  // This is the overide </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ab78e87c118d546706e052648d20ac7e5">  207</a></span>&#160;<span class="preprocessor">#define IOC_PD7_OVER            0x400D40FC  // This is the overide </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                            <span class="comment">// configuration register for each </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                                            <span class="comment">// pad. </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a4a54269193c1ab1998cea67eaee60d69">  210</a></span>&#160;<span class="preprocessor">#define IOC_UARTRXD_UART0       0x400D4100  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                            <span class="comment">// to be the UART0 RX. </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aa2cde46dee201838617c4f8e9ac6a545">  214</a></span>&#160;<span class="preprocessor">#define IOC_UARTCTS_UART1       0x400D4104  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                            <span class="comment">// to be the UART1 CTS. </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#afb396f5ae7d60496123e5c05f4e0da3a">  218</a></span>&#160;<span class="preprocessor">#define IOC_UARTRXD_UART1       0x400D4108  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                            <span class="comment">// to be the UART1 RX. </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a9f772a4e4924c519f5b96a5ad22b70cb">  222</a></span>&#160;<span class="preprocessor">#define IOC_CLK_SSI_SSI0        0x400D410C  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                            <span class="comment">// to be the SSI0 CLK. </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a434533dd07c321e2b1a0ea20421d9d53">  226</a></span>&#160;<span class="preprocessor">#define IOC_SSIRXD_SSI0         0x400D4110  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                            <span class="comment">// to be the SSI0 RX. </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aa549b1922e660db902a14df6e7e540cc">  230</a></span>&#160;<span class="preprocessor">#define IOC_SSIFSSIN_SSI0       0x400D4114  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                                            <span class="comment">// to be the SSI0 FSSIN. </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#af709fbc82ba74c8a8aa1c1dea3d567b2">  234</a></span>&#160;<span class="preprocessor">#define IOC_CLK_SSIIN_SSI0      0x400D4118  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                            <span class="comment">// to be the SSI0 CLK_SSIN. </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a06f162765f4ac6ff44c687bb6ecd07ad">  238</a></span>&#160;<span class="preprocessor">#define IOC_CLK_SSI_SSI1        0x400D411C  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                                            <span class="comment">// to be the SSI1 CLK. </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ad6d07f1250e9bc19c4faa9e636b6ec16">  242</a></span>&#160;<span class="preprocessor">#define IOC_SSIRXD_SSI1         0x400D4120  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                            <span class="comment">// to be the SSI1 RX. </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a1e6a9e556a4a00124c3723691a9fbc1b">  246</a></span>&#160;<span class="preprocessor">#define IOC_SSIFSSIN_SSI1       0x400D4124  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                            <span class="comment">// to be the SSI1 FSSIN. </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ae0708d900daa0f5c2a0a4671a56d4e3f">  250</a></span>&#160;<span class="preprocessor">#define IOC_CLK_SSIIN_SSI1      0x400D4128  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                            <span class="comment">// to be the SSI1 CLK_SSIN. </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a1ec18c680a8ca142af67e0c4ac0ae471">  254</a></span>&#160;<span class="preprocessor">#define IOC_I2CMSSDA            0x400D412C  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                                            <span class="comment">// to be the I2C SDA. </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a3f32dd9702a2b9d976d1986797e3f95d">  258</a></span>&#160;<span class="preprocessor">#define IOC_I2CMSSCL            0x400D4130  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                            <span class="comment">// to be the I2C SCL. </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#af7612abe3e79c717460ee2949b9c8e94">  262</a></span>&#160;<span class="preprocessor">#define IOC_GPT0OCP1            0x400D4134  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                            <span class="comment">// to be the GPT0OCP1. </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aa7881699328864e8c5bd56282d40d937">  266</a></span>&#160;<span class="preprocessor">#define IOC_GPT0OCP2            0x400D4138  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                            <span class="comment">// to be the GPT0OCP2. </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#acd6e47340673714d9f1403c1c2575827">  270</a></span>&#160;<span class="preprocessor">#define IOC_GPT1OCP1            0x400D413C  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                            <span class="comment">// to be the GPT1OCP1. </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aa1b271870de46ca5c8b7fc0650c28b01">  274</a></span>&#160;<span class="preprocessor">#define IOC_GPT1OCP2            0x400D4140  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                            <span class="comment">// to be the GPT1OCP2. </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#acbbe2d8a38fb9a24f567bf47141396ad">  278</a></span>&#160;<span class="preprocessor">#define IOC_GPT2OCP1            0x400D4144  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                                            <span class="comment">// to be the GPT2OCP1. </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#af84c4357c0d5109aa81730673985dbec">  282</a></span>&#160;<span class="preprocessor">#define IOC_GPT2OCP2            0x400D4148  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                                            <span class="comment">// to be the GPT2OCP2. </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a9603e364e84657b7e645cb8c5014df6a">  286</a></span>&#160;<span class="preprocessor">#define IOC_GPT3OCP1            0x400D414C  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                                            <span class="comment">// to be the GPT3OCP1. </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a72c5993464a86291ccb9ab64ac87dfc2">  290</a></span>&#160;<span class="preprocessor">#define IOC_GPT3OCP2            0x400D4150  // Selects one of the 32 pins on </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                            <span class="comment">// the four 8-pin I/O-ports (port </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                            <span class="comment">// A, port B, port C, and port D) </span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                            <span class="comment">// to be the GPT3OCP2. </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PA0_SEL register.</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a83788fd0f79dfc05cc4b39700bc4fb81">  301</a></span>&#160;<span class="preprocessor">#define IOC_PA0_SEL_PA0_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                                            <span class="comment">// output for PA0. </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ac7142bb75f88165e29990627f1a49df1">  303</a></span>&#160;<span class="preprocessor">#define IOC_PA0_SEL_PA0_sel_S   0</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PA1_SEL register.</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a2c08a812fecc98af3fa6737dde1ee36e">  309</a></span>&#160;<span class="preprocessor">#define IOC_PA1_SEL_PA1_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                                            <span class="comment">// output for PA1. </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a6cb4f8b1682f46e6922a9133ec3ccacc">  311</a></span>&#160;<span class="preprocessor">#define IOC_PA1_SEL_PA1_sel_S   0</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PA2_SEL register.</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a78a4f467ab013c77715f9f1e654c82c5">  317</a></span>&#160;<span class="preprocessor">#define IOC_PA2_SEL_PA2_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                                            <span class="comment">// output for PA2. </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a743788582a687b9d59bdf03029c9d43a">  319</a></span>&#160;<span class="preprocessor">#define IOC_PA2_SEL_PA2_sel_S   0</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PA3_SEL register.</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a926f0311fdf5f30301be4ff1722a1e67">  325</a></span>&#160;<span class="preprocessor">#define IOC_PA3_SEL_PA3_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                            <span class="comment">// output for PA3. </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a226bfbe6551d67461da22cfdb67f917e">  327</a></span>&#160;<span class="preprocessor">#define IOC_PA3_SEL_PA3_sel_S   0</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PA4_SEL register.</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a5ffc8f4f3e34a739dd4578461d4718a6">  333</a></span>&#160;<span class="preprocessor">#define IOC_PA4_SEL_PA4_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                                            <span class="comment">// output for PA4. </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a50c29a7cb5ab1afc6a9525c10f03ef72">  335</a></span>&#160;<span class="preprocessor">#define IOC_PA4_SEL_PA4_sel_S   0</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PA5_SEL register.</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a84698923e10c380fdab253bfae4fc21c">  341</a></span>&#160;<span class="preprocessor">#define IOC_PA5_SEL_PA5_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                            <span class="comment">// output for PA5. </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a6ec5fb61c2a6ed822a449fd01beffe6a">  343</a></span>&#160;<span class="preprocessor">#define IOC_PA5_SEL_PA5_sel_S   0</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PA6_SEL register.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a7c98b5413bf09b02ae1e00ef9223267d">  349</a></span>&#160;<span class="preprocessor">#define IOC_PA6_SEL_PA6_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                                            <span class="comment">// output for PA6. </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a8d5a131e154030e6beb75f2eaa1954d6">  351</a></span>&#160;<span class="preprocessor">#define IOC_PA6_SEL_PA6_sel_S   0</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PA7_SEL register.</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a9e561fa4db1ef0fd991e2daf801d59c1">  357</a></span>&#160;<span class="preprocessor">#define IOC_PA7_SEL_PA7_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                                            <span class="comment">// output for PA7. </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#abd35bedbe62c5b117cff5e7225b10463">  359</a></span>&#160;<span class="preprocessor">#define IOC_PA7_SEL_PA7_sel_S   0</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PB0_SEL register.</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a2a638d90d4b19b3347bb8c8b41087e19">  365</a></span>&#160;<span class="preprocessor">#define IOC_PB0_SEL_PB0_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                                            <span class="comment">// output for PB0. </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a763c9bace6e1182b1e807c05d6556e31">  367</a></span>&#160;<span class="preprocessor">#define IOC_PB0_SEL_PB0_sel_S   0</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PB1_SEL register.</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aaa9984f10b068870f4097fd8ccdd95d8">  373</a></span>&#160;<span class="preprocessor">#define IOC_PB1_SEL_PB1_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                                            <span class="comment">// output for PB1. </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a8c8f789e41d0e044ef6d0a53503703a4">  375</a></span>&#160;<span class="preprocessor">#define IOC_PB1_SEL_PB1_sel_S   0</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PB2_SEL register.</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a489b0ff5058cb48cf72affb195ca6eff">  381</a></span>&#160;<span class="preprocessor">#define IOC_PB2_SEL_PB2_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                            <span class="comment">// output for PB2. </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aeff0856e1377a54881968f766b6dad93">  383</a></span>&#160;<span class="preprocessor">#define IOC_PB2_SEL_PB2_sel_S   0</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PB3_SEL register.</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ab9a70a8b898c719b6ccaa351275c38a6">  389</a></span>&#160;<span class="preprocessor">#define IOC_PB3_SEL_PB3_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                                            <span class="comment">// output for PB3. </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aa43a971514d80ec164d0583e0c02c7b5">  391</a></span>&#160;<span class="preprocessor">#define IOC_PB3_SEL_PB3_sel_S   0</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PB4_SEL register.</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a3f58b1c295622c054d18d5899c4cef33">  397</a></span>&#160;<span class="preprocessor">#define IOC_PB4_SEL_PB4_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                                            <span class="comment">// output for PB4. </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a078f153881df40e05e624250cfe1ad9d">  399</a></span>&#160;<span class="preprocessor">#define IOC_PB4_SEL_PB4_sel_S   0</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PB5_SEL register.</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aeb93fd8dcef0582498af9ca312cc0333">  405</a></span>&#160;<span class="preprocessor">#define IOC_PB5_SEL_PB5_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                                            <span class="comment">// output for PB5. </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a79898706efc76f48f92da7d43990c364">  407</a></span>&#160;<span class="preprocessor">#define IOC_PB5_SEL_PB5_sel_S   0</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PB6_SEL register.</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a5b14beb04169e8e1d31df96872044363">  413</a></span>&#160;<span class="preprocessor">#define IOC_PB6_SEL_PB6_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                            <span class="comment">// output for PB6. </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a749f65450fa9da3b2bc732bf7fed2ada">  415</a></span>&#160;<span class="preprocessor">#define IOC_PB6_SEL_PB6_sel_S   0</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PB7_SEL register.</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a0b7b1690a47619a13369dea2b795946a">  421</a></span>&#160;<span class="preprocessor">#define IOC_PB7_SEL_PB7_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                                            <span class="comment">// output for PB7. </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aaccbc861c4f67bc71b3c7f32751ff2d2">  423</a></span>&#160;<span class="preprocessor">#define IOC_PB7_SEL_PB7_sel_S   0</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PC0_SEL register.</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ac2774e487fea595834c3323fca987230">  429</a></span>&#160;<span class="preprocessor">#define IOC_PC0_SEL_PC0_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                                            <span class="comment">// output for PC0. </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aabdc6c1422fe7d1c1d47e078f4a96834">  431</a></span>&#160;<span class="preprocessor">#define IOC_PC0_SEL_PC0_sel_S   0</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PC1_SEL register.</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a37127d642ae673da6a8dce91a1946064">  437</a></span>&#160;<span class="preprocessor">#define IOC_PC1_SEL_PC1_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                                            <span class="comment">// output for PC1. </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a276f40f8bd03b21d67dbd699c3710a00">  439</a></span>&#160;<span class="preprocessor">#define IOC_PC1_SEL_PC1_sel_S   0</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PC2_SEL register.</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#abc67ff825b46654ee9bd9cf8de058145">  445</a></span>&#160;<span class="preprocessor">#define IOC_PC2_SEL_PC2_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                                            <span class="comment">// output for PC2. </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a996ad99d1b3fc3c2b40b1a62a9a3adde">  447</a></span>&#160;<span class="preprocessor">#define IOC_PC2_SEL_PC2_sel_S   0</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PC3_SEL register.</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#adcef3811fd2a5d9177f65caf250f1179">  453</a></span>&#160;<span class="preprocessor">#define IOC_PC3_SEL_PC3_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                                            <span class="comment">// output for PC3. </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#af02256fc54fa057b8e5e385b44b568d4">  455</a></span>&#160;<span class="preprocessor">#define IOC_PC3_SEL_PC3_sel_S   0</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PC4_SEL register.</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a8b27281bca0ad4a1228bac7bb57a8a93">  461</a></span>&#160;<span class="preprocessor">#define IOC_PC4_SEL_PC4_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                                            <span class="comment">// output for PC4. </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aa29a20588dd61bd5067d3b9cc8ae44f4">  463</a></span>&#160;<span class="preprocessor">#define IOC_PC4_SEL_PC4_sel_S   0</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PC5_SEL register.</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ade9e1e08e2d2fee3458192788077e97c">  469</a></span>&#160;<span class="preprocessor">#define IOC_PC5_SEL_PC5_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                                            <span class="comment">// output for PC5. </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a98dc3230c97dce734c260d949e2bb81d">  471</a></span>&#160;<span class="preprocessor">#define IOC_PC5_SEL_PC5_sel_S   0</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PC6_SEL register.</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ab6680989c923506002da2e34f7a71b35">  477</a></span>&#160;<span class="preprocessor">#define IOC_PC6_SEL_PC6_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                                            <span class="comment">// output for PC6. </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a7cb4a8cd0dceffb833189489e2e74941">  479</a></span>&#160;<span class="preprocessor">#define IOC_PC6_SEL_PC6_sel_S   0</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PC7_SEL register.</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a23df3c67d4f265fbaf3fcdf331238eda">  485</a></span>&#160;<span class="preprocessor">#define IOC_PC7_SEL_PC7_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                                            <span class="comment">// output for PC7. </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a386a4b95bb584c25b185a114d5cfa235">  487</a></span>&#160;<span class="preprocessor">#define IOC_PC7_SEL_PC7_sel_S   0</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PD0_SEL register.</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aed8e7837ab75d5a94b7c0ccb3a61a7f4">  493</a></span>&#160;<span class="preprocessor">#define IOC_PD0_SEL_PD0_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                                            <span class="comment">// output for PD0. </span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a6a5fc9f8816b84c07008a8e1defac454">  495</a></span>&#160;<span class="preprocessor">#define IOC_PD0_SEL_PD0_sel_S   0</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PD1_SEL register.</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#af0153dcc1ffe5ce002f34c55be80fddc">  501</a></span>&#160;<span class="preprocessor">#define IOC_PD1_SEL_PD1_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                                            <span class="comment">// output for PD1. </span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aca622354de6db99a67ea460f60c7bf30">  503</a></span>&#160;<span class="preprocessor">#define IOC_PD1_SEL_PD1_sel_S   0</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PD2_SEL register.</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#abe6f0b6c67a42fe9cf573a6f749be8a9">  509</a></span>&#160;<span class="preprocessor">#define IOC_PD2_SEL_PD2_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                                            <span class="comment">// output for PD2. </span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a7b738989d434f632e8ca6aa18e3808da">  511</a></span>&#160;<span class="preprocessor">#define IOC_PD2_SEL_PD2_sel_S   0</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PD3_SEL register.</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a886ed3ee676c4e17b1bbdc071064f067">  517</a></span>&#160;<span class="preprocessor">#define IOC_PD3_SEL_PD3_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                                            <span class="comment">// output for PD3. </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a8a4be6b90e4ae7d03ed3a3d0e0e7af99">  519</a></span>&#160;<span class="preprocessor">#define IOC_PD3_SEL_PD3_sel_S   0</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PD4_SEL register.</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ad5c15dfbd4030109ebe722a13796e930">  525</a></span>&#160;<span class="preprocessor">#define IOC_PD4_SEL_PD4_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                                            <span class="comment">// output for PD4. </span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a77cb41e78be3ba4fbcc21eaf659a3538">  527</a></span>&#160;<span class="preprocessor">#define IOC_PD4_SEL_PD4_sel_S   0</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PD5_SEL register.</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a00392234bbcaebc00d3550615b965535">  533</a></span>&#160;<span class="preprocessor">#define IOC_PD5_SEL_PD5_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                                            <span class="comment">// output for PD5. </span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a793dee08755e6a2ad19cfb9dd2be18a8">  535</a></span>&#160;<span class="preprocessor">#define IOC_PD5_SEL_PD5_sel_S   0</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PD6_SEL register.</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a6cba904d2cf7d566b7eb5bfd4cb65f09">  541</a></span>&#160;<span class="preprocessor">#define IOC_PD6_SEL_PD6_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                                            <span class="comment">// output for PD6. </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#af03ea946f66763561d5aefa8e2821c6a">  543</a></span>&#160;<span class="preprocessor">#define IOC_PD6_SEL_PD6_sel_S   0</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PD7_SEL register.</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#abfc49d40b6e31e71082fccefc36b2c4e">  549</a></span>&#160;<span class="preprocessor">#define IOC_PD7_SEL_PD7_sel_M   0x0000001F  // Select one peripheral signal </span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;                                            <span class="comment">// output for PD7. </span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#abfbe2fa9f75462ab0f7208b38771225b">  551</a></span>&#160;<span class="preprocessor">#define IOC_PD7_SEL_PD7_sel_S   0</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PA0_OVER register.</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a85f729bdaeb80c9c98db3f280810463f">  557</a></span>&#160;<span class="preprocessor">#define IOC_PA0_OVER_PA0_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a8dff3fc1340b1341fe4a043503684a76">  561</a></span>&#160;<span class="preprocessor">#define IOC_PA0_OVER_PA0_over_S 0</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PA1_OVER register.</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a25bbd7fcfca6d362c6cbfafdf787af2b">  567</a></span>&#160;<span class="preprocessor">#define IOC_PA1_OVER_PA1_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a862c16c4758532f8893e7c6ec1c414ed">  571</a></span>&#160;<span class="preprocessor">#define IOC_PA1_OVER_PA1_over_S 0</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PA2_OVER register.</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a7a45e1696594503d72feb1ddf17227a6">  577</a></span>&#160;<span class="preprocessor">#define IOC_PA2_OVER_PA2_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a3b3276681ad29543db387808e262abf8">  581</a></span>&#160;<span class="preprocessor">#define IOC_PA2_OVER_PA2_over_S 0</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PA3_OVER register.</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a4f694c975f2ac6a00e1c5c1ef13a7835">  587</a></span>&#160;<span class="preprocessor">#define IOC_PA3_OVER_PA3_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a04bbc47b4ef5e4331627f3edeef3f83a">  591</a></span>&#160;<span class="preprocessor">#define IOC_PA3_OVER_PA3_over_S 0</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PA4_OVER register.</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aa96a39ce2b8d478b34a9652f7d252f37">  597</a></span>&#160;<span class="preprocessor">#define IOC_PA4_OVER_PA4_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aef596e26e9c5c753cff9cf3c1e7cb024">  601</a></span>&#160;<span class="preprocessor">#define IOC_PA4_OVER_PA4_over_S 0</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PA5_OVER register.</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a4e46a4a8d086851d87f893caf9de03b5">  607</a></span>&#160;<span class="preprocessor">#define IOC_PA5_OVER_PA5_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a56774d9f8e05a5766fbe3cc8886855bd">  611</a></span>&#160;<span class="preprocessor">#define IOC_PA5_OVER_PA5_over_S 0</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PA6_OVER register.</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a8e8f0d6221100402bf48bb13eb7eb43b">  617</a></span>&#160;<span class="preprocessor">#define IOC_PA6_OVER_PA6_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aa077c4917952c1f7af74b3b24c178a77">  621</a></span>&#160;<span class="preprocessor">#define IOC_PA6_OVER_PA6_over_S 0</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PA7_OVER register.</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a4da2eb23a3c719424e13f382995c1fa8">  627</a></span>&#160;<span class="preprocessor">#define IOC_PA7_OVER_PA7_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a782e9be36235c0d29d590b64eb9fc56c">  631</a></span>&#160;<span class="preprocessor">#define IOC_PA7_OVER_PA7_over_S 0</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PB0_OVER register.</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a67b8595b845fa1687ad0c6bf46075d13">  637</a></span>&#160;<span class="preprocessor">#define IOC_PB0_OVER_PB0_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aaa9236ac6be35fa42ebf1746d135bff5">  641</a></span>&#160;<span class="preprocessor">#define IOC_PB0_OVER_PB0_over_S 0</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PB1_OVER register.</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aae0214b39daad352faeda0bf4528db96">  647</a></span>&#160;<span class="preprocessor">#define IOC_PB1_OVER_PB1_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ad4dadf152153e2d5da2137e79ea22306">  651</a></span>&#160;<span class="preprocessor">#define IOC_PB1_OVER_PB1_over_S 0</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PB2_OVER register.</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#acbcc65830142b6e17ec7e5cf273ba4cf">  657</a></span>&#160;<span class="preprocessor">#define IOC_PB2_OVER_PB2_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ac4e8aa3ad1bda9550de0216d63fe1172">  661</a></span>&#160;<span class="preprocessor">#define IOC_PB2_OVER_PB2_over_S 0</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PB3_OVER register.</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a30f2a5e43e1c5c9b455ae1127b91074a">  667</a></span>&#160;<span class="preprocessor">#define IOC_PB3_OVER_PB3_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a70769e39bad32997aad126eb36f79649">  671</a></span>&#160;<span class="preprocessor">#define IOC_PB3_OVER_PB3_over_S 0</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PB4_OVER register.</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a9f181d0677a5fe6d926ce85dd4464a78">  677</a></span>&#160;<span class="preprocessor">#define IOC_PB4_OVER_PB4_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a9a53f92e025eed51c3ef5abeb526ca6e">  681</a></span>&#160;<span class="preprocessor">#define IOC_PB4_OVER_PB4_over_S 0</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PB5_OVER register.</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aa1570094e6a3796d9227c9eb35fd8a84">  687</a></span>&#160;<span class="preprocessor">#define IOC_PB5_OVER_PB5_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#af28d35427f4daa29876e61ce4cfa54f8">  691</a></span>&#160;<span class="preprocessor">#define IOC_PB5_OVER_PB5_over_S 0</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PB6_OVER register.</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a30cfee4553e014694d776048c232b798">  697</a></span>&#160;<span class="preprocessor">#define IOC_PB6_OVER_PB6_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a85dba911d467dcc9fea3d70198d4d4b0">  701</a></span>&#160;<span class="preprocessor">#define IOC_PB6_OVER_PB6_over_S 0</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PB7_OVER register.</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a545447b70b086528ac1c07dc6f24468f">  707</a></span>&#160;<span class="preprocessor">#define IOC_PB7_OVER_PB7_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a8c83018c6f30edb75d1ac8bb274eba18">  711</a></span>&#160;<span class="preprocessor">#define IOC_PB7_OVER_PB7_over_S 0</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PC0_OVER register.</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ade5564be943ddcb59b446874b07a53ba">  717</a></span>&#160;<span class="preprocessor">#define IOC_PC0_OVER_PC0_over   0x00000008  // 0: output disable 1: oe - </span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                                            <span class="comment">// output enable </span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a75359c4f45f1195be21bb80eabef9a29">  719</a></span>&#160;<span class="preprocessor">#define IOC_PC0_OVER_PC0_over_M 0x00000008</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#afdf59a026cd2feb1db99a4d4edbc07cb">  720</a></span>&#160;<span class="preprocessor">#define IOC_PC0_OVER_PC0_over_S 3</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PC1_OVER register.</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ae2af0786266bb7be8a3404530f7608cc">  726</a></span>&#160;<span class="preprocessor">#define IOC_PC1_OVER_PC1_over   0x00000008  // 0: output disable 1: oe - </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                                            <span class="comment">// output enable </span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a973404e3bf71a7b4df3bfab0cd2f0f65">  728</a></span>&#160;<span class="preprocessor">#define IOC_PC1_OVER_PC1_over_M 0x00000008</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a8eb823b5ce1506a02fa88c5fea7a117a">  729</a></span>&#160;<span class="preprocessor">#define IOC_PC1_OVER_PC1_over_S 3</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PC2_OVER register.</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a9cb09b9158cd774dab3a1ee35899583c">  735</a></span>&#160;<span class="preprocessor">#define IOC_PC2_OVER_PC2_over   0x00000008  // 0: output disable 1: oe - </span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;                                            <span class="comment">// output enable </span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a1feed24419c7fe9b19d1e8adfa771a82">  737</a></span>&#160;<span class="preprocessor">#define IOC_PC2_OVER_PC2_over_M 0x00000008</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aca4b1fde2f278ad509d1418588757b66">  738</a></span>&#160;<span class="preprocessor">#define IOC_PC2_OVER_PC2_over_S 3</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PC3_OVER register.</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a39fe556dc2b4e1beeaa60a38baab9025">  744</a></span>&#160;<span class="preprocessor">#define IOC_PC3_OVER_PC3_over   0x00000008  // 0: output disable 1: oe - </span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                                            <span class="comment">// output enable </span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a0acc4f9a9efbb38f8780ac3fb5584b52">  746</a></span>&#160;<span class="preprocessor">#define IOC_PC3_OVER_PC3_over_M 0x00000008</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a8a413516ad6735c444193492563257e3">  747</a></span>&#160;<span class="preprocessor">#define IOC_PC3_OVER_PC3_over_S 3</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PC4_OVER register.</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a53679603a653f7346068de53a48c6fb6">  753</a></span>&#160;<span class="preprocessor">#define IOC_PC4_OVER_PC4_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a1b4fe85a5c58135f6371e5bf5483334b">  757</a></span>&#160;<span class="preprocessor">#define IOC_PC4_OVER_PC4_over_S 0</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PC5_OVER register.</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aa9b484168c938b357c8c9ea9ec4d465b">  763</a></span>&#160;<span class="preprocessor">#define IOC_PC5_OVER_PC5_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a299e110dafb13bc3d7b8de4c2d4e18bc">  767</a></span>&#160;<span class="preprocessor">#define IOC_PC5_OVER_PC5_over_S 0</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PC6_OVER register.</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a9ec371fe1d17168b7c5b17ea470862ca">  773</a></span>&#160;<span class="preprocessor">#define IOC_PC6_OVER_PC6_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a012a86ee73f6a3d19dd29abcc195b414">  777</a></span>&#160;<span class="preprocessor">#define IOC_PC6_OVER_PC6_over_S 0</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PC7_OVER register.</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ab5913a14362f897b12ca4d85bf8cb682">  783</a></span>&#160;<span class="preprocessor">#define IOC_PC7_OVER_PC7_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ae652601d2cbacec20afaa9fe7552b05b">  787</a></span>&#160;<span class="preprocessor">#define IOC_PC7_OVER_PC7_over_S 0</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PD0_OVER register.</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#afab66e7db41517364f54b62ecc7b2f20">  793</a></span>&#160;<span class="preprocessor">#define IOC_PD0_OVER_PD0_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#af19abf26a386ae28d652a376ec6c8981">  797</a></span>&#160;<span class="preprocessor">#define IOC_PD0_OVER_PD0_over_S 0</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PD1_OVER register.</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#af5300f54c708fdf01b4addc629908932">  803</a></span>&#160;<span class="preprocessor">#define IOC_PD1_OVER_PD1_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a03d974b353ea666afddb019f67944005">  807</a></span>&#160;<span class="preprocessor">#define IOC_PD1_OVER_PD1_over_S 0</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PD2_OVER register.</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aba8b5ad07dc2fc4ffab9486a2fb61339">  813</a></span>&#160;<span class="preprocessor">#define IOC_PD2_OVER_PD2_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ac1a3bca4c9b13f43e78f630c17cd65b6">  817</a></span>&#160;<span class="preprocessor">#define IOC_PD2_OVER_PD2_over_S 0</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PD3_OVER register.</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a0df93b65acfa1ee2a1dc31a0dd8d29cd">  823</a></span>&#160;<span class="preprocessor">#define IOC_PD3_OVER_PD3_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a173d3104dbc4898a0a08ce72fca0e7e7">  827</a></span>&#160;<span class="preprocessor">#define IOC_PD3_OVER_PD3_over_S 0</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PD4_OVER register.</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a9679a95eedd659475018757d919243b7">  833</a></span>&#160;<span class="preprocessor">#define IOC_PD4_OVER_PD4_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ad4ca469d601efb12fba773b280db3b69">  837</a></span>&#160;<span class="preprocessor">#define IOC_PD4_OVER_PD4_over_S 0</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PD5_OVER register.</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aa59c0a971aba177d47c23a7bfdcd950b">  843</a></span>&#160;<span class="preprocessor">#define IOC_PD5_OVER_PD5_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a4b3a29c7dad29bb872ae9fb3fe0aea6d">  847</a></span>&#160;<span class="preprocessor">#define IOC_PD5_OVER_PD5_over_S 0</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PD6_OVER register.</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a8e04a1dd5b3132237887d7e6918acd07">  853</a></span>&#160;<span class="preprocessor">#define IOC_PD6_OVER_PD6_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ac9186f9c3a4650f3d5629b7bc9859b8d">  857</a></span>&#160;<span class="preprocessor">#define IOC_PD6_OVER_PD6_over_S 0</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_PD7_OVER register.</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a58366f015ad57122ec2eec8f805693e3">  863</a></span>&#160;<span class="preprocessor">#define IOC_PD7_OVER_PD7_over_M 0x0000000F  // 0x8: oe - output enable 0x4: </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;                                            <span class="comment">// pue - pullup enable 0x2: pde - </span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;                                            <span class="comment">// pulldown enable 0x1: ana - </span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;                                            <span class="comment">// analog enable </span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a37b70f2b19534f550b5af7fee9b8f3d0">  867</a></span>&#160;<span class="preprocessor">#define IOC_PD7_OVER_PD7_over_S 0</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">// IOC_UARTRXD_UART0 register.</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#adf5fb5212f2019fd85e5fb028e51a91c">  874</a></span>&#160;<span class="preprocessor">#define IOC_UARTRXD_UART0_INPUT_SEL_M \</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as UART0 RX 1: </span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                                            <span class="comment">// PA1 selected as UART0 RX ... 31: </span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;                                            <span class="comment">// PD7 selected as UART0 RX </span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a3599dc2e001a827bcf3ee8b459501519">  879</a></span>&#160;<span class="preprocessor">#define IOC_UARTRXD_UART0_INPUT_SEL_S 0</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">// IOC_UARTCTS_UART1 register.</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a7ec2cae3cd2144d16953e35d17f3acf0">  886</a></span>&#160;<span class="preprocessor">#define IOC_UARTCTS_UART1_INPUT_SEL_M \</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as UART1 CTS 1: </span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                                            <span class="comment">// PA1 selected as UART1 CTS ... </span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                                            <span class="comment">// 31: PD7 selected as UART1 CTS </span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#acad592d8886096822759ef6b1a5d9265">  891</a></span>&#160;<span class="preprocessor">#define IOC_UARTCTS_UART1_INPUT_SEL_S 0</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">// IOC_UARTRXD_UART1 register.</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ab930d9d889c2b7292846970c307270eb">  898</a></span>&#160;<span class="preprocessor">#define IOC_UARTRXD_UART1_INPUT_SEL_M \</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as UART1 RX 1: </span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;                                            <span class="comment">// PA1 selected as UART1 RX ... 31: </span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;                                            <span class="comment">// PD7 selected as UART1 RX </span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a4189fe3474e6ea59e91785d47a0ec831">  903</a></span>&#160;<span class="preprocessor">#define IOC_UARTRXD_UART1_INPUT_SEL_S 0</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">// IOC_CLK_SSI_SSI0 register.</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ad6919c2e9ca9807135ae82c5980d6b07">  910</a></span>&#160;<span class="preprocessor">#define IOC_CLK_SSI_SSI0_INPUT_SEL_M \</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as SSI0 CLK 1: </span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;                                            <span class="comment">// PA1 selected as SSI0 CLK ... 31: </span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;                                            <span class="comment">// PD7 selected as SSI0 CLK </span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a9eb7c260546dc6bf0eb8fd810207f598">  915</a></span>&#160;<span class="preprocessor">#define IOC_CLK_SSI_SSI0_INPUT_SEL_S 0</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">// IOC_SSIRXD_SSI0 register.</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a2815ac4ae119825590aa5308e540ed38">  922</a></span>&#160;<span class="preprocessor">#define IOC_SSIRXD_SSI0_INPUT_SEL_M \</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as SSI0 RX 1: </span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;                                            <span class="comment">// PA1 selected as SSI0 RX ... 31: </span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;                                            <span class="comment">// PD7 selected as SSI0 RX </span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a0d863a2f7a980673e0e359bd6ab0a80b">  927</a></span>&#160;<span class="preprocessor">#define IOC_SSIRXD_SSI0_INPUT_SEL_S 0</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">// IOC_SSIFSSIN_SSI0 register.</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#acfdf52463c3121d6f4539a30c991e760">  934</a></span>&#160;<span class="preprocessor">#define IOC_SSIFSSIN_SSI0_INPUT_SEL_M \</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as SSI0 FSSIN </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;                                            <span class="comment">// 1: PA1 selected as SSI0 FSSIN </span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;                                            <span class="comment">// ... 31: PD7 selected as SSI0 </span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                                            <span class="comment">// FSSIN </span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a4ca5a5f5b27aefc0c6e374ed87f119fe">  940</a></span>&#160;<span class="preprocessor">#define IOC_SSIFSSIN_SSI0_INPUT_SEL_S 0</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">// IOC_CLK_SSIIN_SSI0 register.</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a00d0b8a20592475beed39ee518d5ed20">  947</a></span>&#160;<span class="preprocessor">#define IOC_CLK_SSIIN_SSI0_INPUT_SEL_M \</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as SSI0 </span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;                                            <span class="comment">// CLK_SSIN 1: PA1 selected as SSI0 </span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;                                            <span class="comment">// CLK_SSIN ... 31: PD7 selected as </span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;                                            <span class="comment">// SSI0 CLK_SSIN </span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#aacee2b163b0cb8d08218072269cd0a7d">  953</a></span>&#160;<span class="preprocessor">#define IOC_CLK_SSIIN_SSI0_INPUT_SEL_S 0</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">// IOC_CLK_SSI_SSI1 register.</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a0c267c3ce1d122aa12c012e72905684e">  960</a></span>&#160;<span class="preprocessor">#define IOC_CLK_SSI_SSI1_INPUT_SEL_M \</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as SSI1 CLK 1: </span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;                                            <span class="comment">// PA1 selected as SSI1 CLK ... 31: </span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;                                            <span class="comment">// PD7 selected as SSI1 CLK </span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a6ff7cee425bfa72d8682878f600ebbe8">  965</a></span>&#160;<span class="preprocessor">#define IOC_CLK_SSI_SSI1_INPUT_SEL_S 0</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">// IOC_SSIRXD_SSI1 register.</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a6fee10763c92ef9404a00e908047ce60">  972</a></span>&#160;<span class="preprocessor">#define IOC_SSIRXD_SSI1_INPUT_SEL_M \</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as SSI1 RX 1: </span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;                                            <span class="comment">// PA1 selected as SSI1 RX ... 31: </span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;                                            <span class="comment">// PD7 selected as SSI1 RX </span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#afd8097d8f88e9d836c86550bab253a6b">  977</a></span>&#160;<span class="preprocessor">#define IOC_SSIRXD_SSI1_INPUT_SEL_S 0</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">// IOC_SSIFSSIN_SSI1 register.</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ad73020a4e02538f35a88b4b4e7e70ee1">  984</a></span>&#160;<span class="preprocessor">#define IOC_SSIFSSIN_SSI1_INPUT_SEL_M \</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as SSI1 FSSIN </span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;                                            <span class="comment">// 1: PA1 selected as SSI1 FSSIN </span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;                                            <span class="comment">// ... 31: PD7 selected as SSI1 </span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;                                            <span class="comment">// FSSIN </span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ab620b4e0608b79539e116d8290d4aa32">  990</a></span>&#160;<span class="preprocessor">#define IOC_SSIFSSIN_SSI1_INPUT_SEL_S 0</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">// IOC_CLK_SSIIN_SSI1 register.</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#adea7add44fdea8acacf8667e35c31b6c">  997</a></span>&#160;<span class="preprocessor">#define IOC_CLK_SSIIN_SSI1_INPUT_SEL_M \</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as SSI1 </span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;                                            <span class="comment">// CLK_SSIN 1: PA1 selected as SSI1 </span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;                                            <span class="comment">// CLK_SSIN ... 31: PD7 selected as </span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;                                            <span class="comment">// SSI1 CLK_SSIN </span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a6dfcfe05b574ea63646d437bb55d2288"> 1003</a></span>&#160;<span class="preprocessor">#define IOC_CLK_SSIIN_SSI1_INPUT_SEL_S 0</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_I2CMSSDA register.</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#afab1f28ac1250b69c3813baf19ab3c45"> 1009</a></span>&#160;<span class="preprocessor">#define IOC_I2CMSSDA_INPUT_SEL_M \</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as I2C SDA 1: </span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;                                            <span class="comment">// PA1 selected as I2C SDA ... 31: </span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;                                            <span class="comment">// PD7 selected as I2C SDA </span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a32c4e4e9b493f506606736d65712f1b4"> 1014</a></span>&#160;<span class="preprocessor">#define IOC_I2CMSSDA_INPUT_SEL_S 0</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_I2CMSSCL register.</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ada87e81a55d199375833b3285e9183d5"> 1020</a></span>&#160;<span class="preprocessor">#define IOC_I2CMSSCL_INPUT_SEL_M \</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as I2C SCL 1: </span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;                                            <span class="comment">// PA1 selected as I2C SCL ... 31: </span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;                                            <span class="comment">// PD7 selected as I2C SCL </span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a9dc5d7ca5a167933bcc92d24ba611e6f"> 1025</a></span>&#160;<span class="preprocessor">#define IOC_I2CMSSCL_INPUT_SEL_S 0</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_GPT0OCP1 register.</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a59aeda6fef5441df6f6d8623d4c61073"> 1031</a></span>&#160;<span class="preprocessor">#define IOC_GPT0OCP1_INPUT_SEL_M \</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as GPT0OCP1 1: </span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;                                            <span class="comment">// PA1 selected as GPT0OCP1 ... 31: </span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;                                            <span class="comment">// PD7 selected as GPT0OCP1 </span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a96328a6c6754436b100d3ef7d799399a"> 1036</a></span>&#160;<span class="preprocessor">#define IOC_GPT0OCP1_INPUT_SEL_S 0</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_GPT0OCP2 register.</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a7f1ea9ab1a76ec56f1ab4fc8c44149cd"> 1042</a></span>&#160;<span class="preprocessor">#define IOC_GPT0OCP2_INPUT_SEL_M \</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as GPT0OCP2 1: </span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;                                            <span class="comment">// PA1 selected as GPT0OCP2 ... 31: </span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;                                            <span class="comment">// PD7 selected as GPT0OCP2 </span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ade6e618e30dc9c81b062396c3cac1aae"> 1047</a></span>&#160;<span class="preprocessor">#define IOC_GPT0OCP2_INPUT_SEL_S 0</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_GPT1OCP1 register.</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a183d59d88965a53592e5799e21a1f615"> 1053</a></span>&#160;<span class="preprocessor">#define IOC_GPT1OCP1_INPUT_SEL_M \</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as GPT1OCP1 1: </span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;                                            <span class="comment">// PA1 selected as GPT1OCP1 ... 31: </span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;                                            <span class="comment">// PD7 selected as GPT1OCP1 </span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a3000bea2eac61989ac852c49af9e2162"> 1058</a></span>&#160;<span class="preprocessor">#define IOC_GPT1OCP1_INPUT_SEL_S 0</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_GPT1OCP2 register.</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a4a244d0f49ebf172b91b4d345b1fff36"> 1064</a></span>&#160;<span class="preprocessor">#define IOC_GPT1OCP2_INPUT_SEL_M \</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as GPT1OCP2 1: </span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;                                            <span class="comment">// PA1 selected as GPT1OCP2 ... 31: </span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;                                            <span class="comment">// PD7 selected as GPT1OCP2 </span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ae3613bfca7f47bfd1cee575f7d7b8b71"> 1069</a></span>&#160;<span class="preprocessor">#define IOC_GPT1OCP2_INPUT_SEL_S 0</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_GPT2OCP1 register.</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ab4b03b941cde783185e52360af5ac111"> 1075</a></span>&#160;<span class="preprocessor">#define IOC_GPT2OCP1_INPUT_SEL_M \</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as GPT2OCP1 1: </span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;                                            <span class="comment">// PA1 selected as GPT2OCP1 ... 31: </span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;                                            <span class="comment">// PD7 selected as GPT2OCP1 </span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a9ddbd15ef5e1c87e669395832449f384"> 1080</a></span>&#160;<span class="preprocessor">#define IOC_GPT2OCP1_INPUT_SEL_S 0</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_GPT2OCP2 register.</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ae37b8a95c717e1f793c2fa22a6d23f9c"> 1086</a></span>&#160;<span class="preprocessor">#define IOC_GPT2OCP2_INPUT_SEL_M \</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as GPT2OCP2 1: </span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;                                            <span class="comment">// PA1 selected as GPT2OCP2 ... 31: </span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;                                            <span class="comment">// PD7 selected as GPT2OCP2 </span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ae5707ea701eb21ee0837ad52f0e3cac9"> 1091</a></span>&#160;<span class="preprocessor">#define IOC_GPT2OCP2_INPUT_SEL_S 0</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_GPT3OCP1 register.</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ab76f2c8086abba4b999935993a8ddc1f"> 1097</a></span>&#160;<span class="preprocessor">#define IOC_GPT3OCP1_INPUT_SEL_M \</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as GPT3OCP1 1: </span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;                                            <span class="comment">// PA1 selected as GPT3OCP1 ... 31: </span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;                                            <span class="comment">// PD7 selected as GPT3OCP1 </span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ab43cfbfa035adfa55109f0ca0f104008"> 1102</a></span>&#160;<span class="preprocessor">#define IOC_GPT3OCP1_INPUT_SEL_S 0</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">// The following are defines for the bit fields in the IOC_GPT3OCP2 register.</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#ae91d497f9a12b5f21677809bc2eb80bc"> 1108</a></span>&#160;<span class="preprocessor">#define IOC_GPT3OCP2_INPUT_SEL_M \</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">                                0x0000001F  // 0: PA0 selected as GPT3OCP2 1: </span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;                                            <span class="comment">// PA1 selected as GPT3OCP2 ... 31: </span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;                                            <span class="comment">// PD7 selected as GPT3OCP2 </span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="hw__ioc_8h.html#a1d9c496201e14d4a8c922f428a32b742"> 1113</a></span>&#160;<span class="preprocessor">#define IOC_GPT3OCP2_INPUT_SEL_S 0</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#endif // __HW_IOC_H__</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Feb 22 2016 17:23:09 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
