<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\haogang\Desktop\usb30_uvc\prj\impl\gwsynthesis\prj.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\haogang\Desktop\usb30_uvc\prj\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\haogang\Desktop\usb30_uvc\prj\src\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Aug  6 09:56:48 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>49166</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>52027</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>84</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3124</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>135</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
<tr>
<td>pclk</td>
<td>Base</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td>pclk </td>
</tr>
<tr>
<td>Inst_SerDes_Top/upar_clk_i</td>
<td>Base</td>
<td>16.667</td>
<td>59.999
<td>0.000</td>
<td>8.334</td>
<td></td>
<td></td>
<td>SerDes_Top_inst/upar_arbiter_wrap_SerDes_Top_inst_drp_clk_o[5] </td>
</tr>
<tr>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>219.088(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pclk</td>
<td>125.000(MHz)</td>
<td style="color: #FF0000;" class = "error">67.017(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>Inst_SerDes_Top/upar_clk_i</td>
<td>59.999(MHz)</td>
<td>78.234(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>400.000(MHz)</td>
<td>2016.131(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>126.088(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pclk</td>
<td>Setup</td>
<td>-5517.897</td>
<td>2805</td>
</tr>
<tr>
<td>pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Inst_SerDes_Top/upar_clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Inst_SerDes_Top/upar_clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-211.173</td>
<td>118</td>
</tr>
<tr>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.922</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s/ADB[9]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.002</td>
<td>14.996</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.917</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/ADB[6]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.002</td>
<td>14.991</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.912</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.086</td>
<td>7.729</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.907</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/ADB[10]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.002</td>
<td>14.981</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.903</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/ADB[8]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.002</td>
<td>14.977</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.892</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_3_s/ADB[5]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.065</td>
<td>14.899</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.880</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/ADB[11]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.002</td>
<td>14.955</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.846</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/ADB[3]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.012</td>
<td>14.930</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.838</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s/ADB[6]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.002</td>
<td>14.912</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.835</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s/ADB[8]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.056</td>
<td>14.851</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.823</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s/ADB[12]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.056</td>
<td>14.840</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.808</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_2_res_mem_2_0_3_s/ADB[9]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.012</td>
<td>14.892</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.808</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/ADB[12]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.002</td>
<td>14.882</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.799</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/ADB[5]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.002</td>
<td>14.874</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.777</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/ADB[6]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.012</td>
<td>14.861</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.776</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/ADB[11]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.012</td>
<td>14.860</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.772</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s/ADB[5]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.056</td>
<td>14.789</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.742</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/ADB[8]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.012</td>
<td>14.826</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.742</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_1_s/ADB[4]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.021</td>
<td>14.835</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.740</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/ADB[4]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.012</td>
<td>14.824</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.692</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s/ADB[10]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.056</td>
<td>14.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.678</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/ADB[10]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.012</td>
<td>14.762</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.673</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s/ADB[8]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.002</td>
<td>14.747</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.657</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/ADB[13]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.012</td>
<td>14.741</td>
</tr>
<tr>
<td>25</td>
<td>2.069</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.138</td>
<td>7.729</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.768</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0/D</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.121</td>
<td>0.335</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.978</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/WLOADN</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.128</td>
<td>1.185</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.878</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/WLOADN</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.124</td>
<td>1.281</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.678</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s11/D</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.117</td>
<td>1.487</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.642</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.RESET_WAIT_s0/D</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.119</td>
<td>1.537</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.490</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1/CE</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.125</td>
<td>1.601</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.490</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1/CE</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.125</td>
<td>1.601</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.490</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1/CE</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.125</td>
<td>1.601</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.490</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1/CE</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.125</td>
<td>1.601</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.486</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1/CE</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.121</td>
<td>1.601</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.486</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_6_s1/CE</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.121</td>
<td>1.601</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.450</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/WLOADN</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.123</td>
<td>1.708</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.394</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRITE_LEVELING_s0/D</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.118</td>
<td>1.784</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.394</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR1_s0/D</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.118</td>
<td>1.784</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.340</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1/D</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.125</td>
<td>1.845</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.313</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_s0/D</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.122</td>
<td>1.869</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.298</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1/D</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.125</td>
<td>1.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.298</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1/D</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.125</td>
<td>1.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.298</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1/D</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.125</td>
<td>1.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.292</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.BURST_MODE_RECOVER_s0/D</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.126</td>
<td>1.894</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.292</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE2_s0/D</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.126</td>
<td>1.894</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.275</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1/D</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.121</td>
<td>1.906</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.271</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.739</td>
<td>0.503</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.215</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0/D</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.122</td>
<td>1.967</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.210</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_s0/D</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.096</td>
<td>1.946</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.633</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/wt_in_ep_rdy_0_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.043</td>
<td>14.243</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.633</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/wt_in_ep_rdy_2_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.043</td>
<td>14.243</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.314</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_1_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.004</td>
<td>13.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.314</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_2_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.004</td>
<td>13.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.314</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_3_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.004</td>
<td>13.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.112</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/do_send_dpp_rty_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.004</td>
<td>13.760</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.112</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/do_send_dpp_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.004</td>
<td>13.760</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.086</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_0_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.005</td>
<td>13.744</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.086</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/burst_in_act_s0/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.005</td>
<td>13.744</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.859</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_4_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.022</td>
<td>13.534</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.859</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_0_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.022</td>
<td>13.534</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.859</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_1_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.022</td>
<td>13.534</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.859</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_2_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.022</td>
<td>13.534</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.859</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_3_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.022</td>
<td>13.534</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.859</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_4_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.022</td>
<td>13.534</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.840</td>
<td>phy_resetn_s0/Q</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.085</td>
<td>13.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.803</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/burst_in_stop_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.013</td>
<td>13.443</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.803</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/host_requests_data_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.013</td>
<td>13.443</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.743</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/usb3_ep2_IN/buf_in_pt_1_s0/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.005</td>
<td>13.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.659</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_0_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.003</td>
<td>13.315</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.659</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_1_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.003</td>
<td>13.315</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.659</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_2_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.003</td>
<td>13.315</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.659</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_4_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.003</td>
<td>13.315</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.650</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_3_s1/CLEAR</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>-0.013</td>
<td>13.315</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.592</td>
<td>phy_resetn_s0/Q</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESET</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>8.000</td>
<td>0.076</td>
<td>13.436</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.077</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.243</td>
<td>2.354</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.049</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.243</td>
<td>2.381</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.034</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.243</td>
<td>2.397</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.030</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.243</td>
<td>2.400</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.988</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.154</td>
<td>2.354</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.988</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.154</td>
<td>2.354</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.977</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.154</td>
<td>2.365</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.709</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.875</td>
<td>2.354</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.709</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.875</td>
<td>2.354</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.709</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.875</td>
<td>2.354</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.681</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.875</td>
<td>2.381</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.666</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.875</td>
<td>2.397</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.662</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.875</td>
<td>2.400</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.108</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.526</td>
<td>2.354</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.081</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.526</td>
<td>2.381</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.065</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.526</td>
<td>2.397</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.062</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.526</td>
<td>2.400</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.008</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.426</td>
<td>2.354</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.008</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.426</td>
<td>2.354</td>
</tr>
<tr>
<td>20</td>
<td>0.060</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.106</td>
<td>2.354</td>
</tr>
<tr>
<td>21</td>
<td>0.060</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.106</td>
<td>2.354</td>
</tr>
<tr>
<td>22</td>
<td>0.060</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.106</td>
<td>2.354</td>
</tr>
<tr>
<td>23</td>
<td>0.081</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.128</td>
<td>2.397</td>
</tr>
<tr>
<td>24</td>
<td>0.081</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.132</td>
<td>2.400</td>
</tr>
<tr>
<td>25</td>
<td>0.084</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.109</td>
<td>2.381</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.305</td>
<td>2.305</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_buf_a_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>1.305</td>
<td>2.305</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>UserLayer_top_inst/DataTransfer_inst/payload_fifo_a/fifo_inst/Equal.mem_Equal.mem_0_18_s</td>
</tr>
<tr>
<td>3</td>
<td>1.305</td>
<td>2.305</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>UserLayer_top_inst/DataTransfer_inst/payload_fifo_a/fifo_inst/Equal.mem_Equal.mem_0_19_s</td>
</tr>
<tr>
<td>4</td>
<td>1.305</td>
<td>2.305</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>UserLayer_top_inst/DataTransfer_inst/payload_fifo_a/fifo_inst/Equal.mem_Equal.mem_0_20_s</td>
</tr>
<tr>
<td>5</td>
<td>1.311</td>
<td>2.311</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>UserLayer_top_inst/cam_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_7_s</td>
</tr>
<tr>
<td>6</td>
<td>1.311</td>
<td>2.311</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>UserLayer_top_inst/DataTransfer_inst/payload_fifo_b/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td>7</td>
<td>1.311</td>
<td>2.311</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_17_s</td>
</tr>
<tr>
<td>8</td>
<td>1.311</td>
<td>2.311</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_18_s</td>
</tr>
<tr>
<td>9</td>
<td>1.311</td>
<td>2.311</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_1_17_s</td>
</tr>
<tr>
<td>10</td>
<td>1.311</td>
<td>2.311</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pclk</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_1_29_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>13.156</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C95[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_b_6_s0/I1</td>
</tr>
<tr>
<td>13.735</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R67C95[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_b_6_s0/F</td>
</tr>
<tr>
<td>17.869</td>
<td>4.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.875</td>
<td>2.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>10.947</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.316, 22.114%; route: 11.298, 75.336%; tC2Q: 0.382, 2.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.875, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>14.011</td>
<td>2.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C107[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_3_s0/I1</td>
</tr>
<tr>
<td>14.302</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C107[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_3_s0/F</td>
</tr>
<tr>
<td>17.864</td>
<td>3.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.875</td>
<td>2.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>10.947</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.029, 20.203%; route: 11.580, 77.245%; tC2Q: 0.382, 2.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.875, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.362</td>
<td>3.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C42[1][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/CLK</td>
</tr>
<tr>
<td>7.744</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R61C42[1][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C30[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s/I0</td>
</tr>
<tr>
<td>10.479</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C30[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s/F</td>
</tr>
<tr>
<td>15.091</td>
<td>4.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.433</td>
<td>4.183</td>
<td>tCL</td>
<td>FF</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.698</td>
<td>3.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.663</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.179</td>
<td>-0.484</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.567, 7.343%; route: 6.779, 87.708%; tC2Q: 0.382, 4.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.265, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>13.852</td>
<td>2.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C106[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_7_s0/I1</td>
</tr>
<tr>
<td>14.360</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C106[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_7_s0/F</td>
</tr>
<tr>
<td>17.854</td>
<td>3.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.875</td>
<td>2.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>10.947</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.245, 21.660%; route: 11.354, 75.786%; tC2Q: 0.382, 2.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.875, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>13.991</td>
<td>2.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C106[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_5_s0/I1</td>
</tr>
<tr>
<td>14.499</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C106[1][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_5_s0/F</td>
</tr>
<tr>
<td>17.850</td>
<td>3.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.875</td>
<td>2.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>10.947</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.245, 21.666%; route: 11.350, 75.780%; tC2Q: 0.382, 2.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.875, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>12.950</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_b_2_s0/I0</td>
</tr>
<tr>
<td>13.457</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R68C95[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_b_2_s0/F</td>
</tr>
<tr>
<td>17.771</td>
<td>4.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[31][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_3_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.807</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[31][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_3_s/CLKB</td>
</tr>
<tr>
<td>10.880</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[31][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.245, 21.780%; route: 11.271, 75.652%; tC2Q: 0.382, 2.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.807, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>14.351</td>
<td>2.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C111[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_8_s0/I1</td>
</tr>
<tr>
<td>14.640</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C111[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_8_s0/F</td>
</tr>
<tr>
<td>17.827</td>
<td>3.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.875</td>
<td>2.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>10.947</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.026, 20.236%; route: 11.546, 77.207%; tC2Q: 0.382, 2.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.875, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>12.811</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C94[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s0/I1</td>
</tr>
<tr>
<td>13.319</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R69C94[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s0/F</td>
</tr>
<tr>
<td>17.802</td>
<td>4.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>10.957</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.245, 21.735%; route: 11.303, 75.703%; tC2Q: 0.382, 2.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>13.269</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_b_3_s0/I1</td>
</tr>
<tr>
<td>13.816</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R67C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_b_3_s0/F</td>
</tr>
<tr>
<td>17.785</td>
<td>3.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.875</td>
<td>2.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>10.947</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.285, 22.028%; route: 11.245, 75.407%; tC2Q: 0.382, 2.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.875, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>13.991</td>
<td>2.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C106[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_5_s0/I1</td>
</tr>
<tr>
<td>14.499</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C106[1][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_5_s0/F</td>
</tr>
<tr>
<td>17.724</td>
<td>3.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[31][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.817</td>
<td>2.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[31][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s/CLKB</td>
</tr>
<tr>
<td>10.889</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[31][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.056</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.245, 21.850%; route: 11.224, 75.574%; tC2Q: 0.382, 2.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.817, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>14.231</td>
<td>2.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C111[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_9_s0/I1</td>
</tr>
<tr>
<td>14.739</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C111[1][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_9_s0/F</td>
</tr>
<tr>
<td>17.712</td>
<td>2.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[31][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.817</td>
<td>2.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[31][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s/CLKB</td>
</tr>
<tr>
<td>10.889</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[31][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.056</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.245, 21.867%; route: 11.213, 75.556%; tC2Q: 0.382, 2.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.817, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_2_res_mem_2_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C95[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_6_s0/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C95[1][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_6_s0/F</td>
</tr>
<tr>
<td>17.765</td>
<td>4.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[30]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_2_res_mem_2_0_3_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[30]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_2_res_mem_2_0_3_s/CLKB</td>
</tr>
<tr>
<td>10.957</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[30]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_2_res_mem_2_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.026, 20.321%; route: 11.484, 77.111%; tC2Q: 0.382, 2.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>14.231</td>
<td>2.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C111[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_9_s0/I1</td>
</tr>
<tr>
<td>14.739</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C111[1][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_9_s0/F</td>
</tr>
<tr>
<td>17.755</td>
<td>3.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.875</td>
<td>2.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>10.947</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.245, 21.804%; route: 11.255, 75.626%; tC2Q: 0.382, 2.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.875, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>13.986</td>
<td>2.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C107[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_2_s0/I0</td>
</tr>
<tr>
<td>14.442</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C107[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_2_s0/F</td>
</tr>
<tr>
<td>17.746</td>
<td>3.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.875</td>
<td>2.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>10.947</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[24][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.194, 21.472%; route: 11.298, 75.956%; tC2Q: 0.382, 2.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.875, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>14.011</td>
<td>2.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C107[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_3_s0/I1</td>
</tr>
<tr>
<td>14.302</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C107[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_3_s0/F</td>
</tr>
<tr>
<td>17.734</td>
<td>3.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>10.957</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.029, 20.380%; route: 11.450, 77.046%; tC2Q: 0.382, 2.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>14.351</td>
<td>2.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C111[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_8_s0/I1</td>
</tr>
<tr>
<td>14.640</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C111[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_8_s0/F</td>
</tr>
<tr>
<td>17.733</td>
<td>3.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>10.957</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.026, 20.365%; route: 11.451, 77.061%; tC2Q: 0.382, 2.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>13.986</td>
<td>2.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C107[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_2_s0/I0</td>
</tr>
<tr>
<td>14.442</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C107[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_2_s0/F</td>
</tr>
<tr>
<td>17.661</td>
<td>3.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[31][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.817</td>
<td>2.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[31][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s/CLKB</td>
</tr>
<tr>
<td>10.889</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[31][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.056</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.194, 21.596%; route: 11.213, 75.818%; tC2Q: 0.382, 2.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.817, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>13.991</td>
<td>2.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C106[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_5_s0/I1</td>
</tr>
<tr>
<td>14.499</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C106[1][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_5_s0/F</td>
</tr>
<tr>
<td>17.699</td>
<td>3.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>10.957</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.245, 21.887%; route: 11.199, 75.533%; tC2Q: 0.382, 2.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>12.811</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C94[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_b_1_s0/I0</td>
</tr>
<tr>
<td>13.267</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R69C94[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_b_1_s0/F</td>
</tr>
<tr>
<td>17.707</td>
<td>4.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_1_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.893</td>
<td>2.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_1_s/CLKB</td>
</tr>
<tr>
<td>10.966</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.194, 21.528%; route: 11.259, 75.893%; tC2Q: 0.382, 2.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.893, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>13.227</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C95[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_1_s0/I0</td>
</tr>
<tr>
<td>13.519</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C95[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_1_s0/F</td>
</tr>
<tr>
<td>17.696</td>
<td>4.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>10.957</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.029, 20.432%; route: 11.413, 76.988%; tC2Q: 0.382, 2.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>13.852</td>
<td>2.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C106[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_7_s0/I1</td>
</tr>
<tr>
<td>14.360</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C106[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_7_s0/F</td>
</tr>
<tr>
<td>17.581</td>
<td>3.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[31][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.817</td>
<td>2.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[31][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s/CLKB</td>
</tr>
<tr>
<td>10.889</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[31][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.056</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.245, 22.062%; route: 11.081, 75.338%; tC2Q: 0.382, 2.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.817, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>13.852</td>
<td>2.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C106[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_7_s0/I1</td>
</tr>
<tr>
<td>14.360</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C106[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_7_s0/F</td>
</tr>
<tr>
<td>17.635</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>10.957</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.245, 21.981%; route: 11.135, 75.428%; tC2Q: 0.382, 2.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>13.062</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_b_5_s0/I1</td>
</tr>
<tr>
<td>13.519</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R68C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_b_5_s0/F</td>
</tr>
<tr>
<td>17.620</td>
<td>4.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.875</td>
<td>2.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>10.947</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.194, 21.656%; route: 11.171, 75.750%; tC2Q: 0.382, 2.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.875, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.873</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C95[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.255</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R71C95[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[3][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C88[3][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C88[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C88[2][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4/F</td>
</tr>
<tr>
<td>7.394</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C95[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C95[3][A]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/I3</td>
</tr>
<tr>
<td>9.006</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R77C94[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C90[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/I2</td>
</tr>
<tr>
<td>10.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C90[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>11.769</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R72C90[2][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1/F</td>
</tr>
<tr>
<td>13.090</td>
<td>1.321</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_10_s0/I1</td>
</tr>
<tr>
<td>13.379</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R68C95[0][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_10_s0/F</td>
</tr>
<tr>
<td>17.614</td>
<td>4.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>10.957</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.026, 20.529%; route: 11.333, 76.876%; tC2Q: 0.382, 2.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.362</td>
<td>3.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C42[1][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/CLK</td>
</tr>
<tr>
<td>7.744</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R61C42[1][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C30[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s/I0</td>
</tr>
<tr>
<td>10.479</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C30[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s/F</td>
</tr>
<tr>
<td>15.091</td>
<td>4.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>17.223</td>
<td>3.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>17.160</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.567, 7.343%; route: 6.779, 87.708%; tC2Q: 0.382, 4.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.825, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.080</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.866</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0/CLK</td>
</tr>
<tr>
<td>4.901</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0</td>
</tr>
<tr>
<td>4.848</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C51[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.121</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.705</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C33[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R65C33[0][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0/Q</td>
</tr>
<tr>
<td>3.891</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/WLOADN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.834</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>4.869</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>4.869</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.128</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.968%; route: 2.030, 75.032%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 87.848%; tC2Q: 0.144, 12.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.705</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C33[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R65C33[0][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0/Q</td>
</tr>
<tr>
<td>3.987</td>
<td>1.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/WLOADN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.830</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>4.865</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>4.865</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.124</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.968%; route: 2.030, 75.032%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.137, 88.759%; tC2Q: 0.144, 11.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.910</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.586</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C48[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>4.034</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C49[3][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1484_s5/I3</td>
</tr>
<tr>
<td>4.232</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C49[3][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1484_s5/F</td>
</tr>
<tr>
<td>4.232</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C49[3][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s11/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.862</td>
<td>1.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C49[3][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s11/CLK</td>
</tr>
<tr>
<td>4.897</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s11</td>
</tr>
<tr>
<td>4.910</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C49[3][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.117</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.598, 40.215%; route: 0.745, 50.101%; tC2Q: 0.144, 9.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.463, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.RESET_WAIT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.586</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C48[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>4.034</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C47[2][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.RESET_WAIT_s18/I0</td>
</tr>
<tr>
<td>4.282</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C47[2][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.RESET_WAIT_s18/F</td>
</tr>
<tr>
<td>4.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C47[2][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.RESET_WAIT_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.865</td>
<td>1.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C47[2][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.RESET_WAIT_s0/CLK</td>
</tr>
<tr>
<td>4.899</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.RESET_WAIT_s0</td>
</tr>
<tr>
<td>4.924</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C47[2][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.RESET_WAIT_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.119</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.648, 42.160%; route: 0.745, 48.471%; tC2Q: 0.144, 9.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.466, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.586</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C48[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>4.034</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C49[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12/I3</td>
</tr>
<tr>
<td>4.238</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R57C49[0][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12/F</td>
</tr>
<tr>
<td>4.346</td>
<td>0.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[1][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.870</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[1][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1</td>
</tr>
<tr>
<td>4.836</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C47[1][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.604, 37.726%; route: 0.853, 53.279%; tC2Q: 0.144, 8.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.471, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.586</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C48[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>4.034</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C49[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12/I3</td>
</tr>
<tr>
<td>4.238</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R57C49[0][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12/F</td>
</tr>
<tr>
<td>4.346</td>
<td>0.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.870</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1</td>
</tr>
<tr>
<td>4.836</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C47[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.604, 37.726%; route: 0.853, 53.279%; tC2Q: 0.144, 8.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.471, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.586</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C48[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>4.034</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C49[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12/I3</td>
</tr>
<tr>
<td>4.238</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R57C49[0][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12/F</td>
</tr>
<tr>
<td>4.346</td>
<td>0.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.870</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1</td>
</tr>
<tr>
<td>4.836</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C47[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.604, 37.726%; route: 0.853, 53.279%; tC2Q: 0.144, 8.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.471, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.586</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C48[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>4.034</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C49[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12/I3</td>
</tr>
<tr>
<td>4.238</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R57C49[0][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12/F</td>
</tr>
<tr>
<td>4.346</td>
<td>0.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[0][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.870</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1</td>
</tr>
<tr>
<td>4.836</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C47[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.604, 37.726%; route: 0.853, 53.279%; tC2Q: 0.144, 8.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.471, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.586</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C48[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>4.034</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C49[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12/I3</td>
</tr>
<tr>
<td>4.238</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R57C49[0][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12/F</td>
</tr>
<tr>
<td>4.346</td>
<td>0.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[2][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.866</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[2][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1/CLK</td>
</tr>
<tr>
<td>4.901</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1</td>
</tr>
<tr>
<td>4.832</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C48[2][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.121</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.604, 37.726%; route: 0.853, 53.279%; tC2Q: 0.144, 8.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.586</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C48[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>4.034</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C49[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12/I3</td>
</tr>
<tr>
<td>4.238</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R57C49[0][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12/F</td>
</tr>
<tr>
<td>4.346</td>
<td>0.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[1][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.866</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[1][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_6_s1/CLK</td>
</tr>
<tr>
<td>4.901</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_6_s1</td>
</tr>
<tr>
<td>4.832</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C48[1][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.121</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.604, 37.726%; route: 0.853, 53.279%; tC2Q: 0.144, 8.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.705</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C33[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R65C33[0][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0/Q</td>
</tr>
<tr>
<td>4.413</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/WLOADN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.829</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>4.864</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>4.864</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.968%; route: 2.030, 75.032%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 91.569%; tC2Q: 0.144, 8.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRITE_LEVELING_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[3][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24/I1</td>
</tr>
<tr>
<td>4.058</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C45[3][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24/F</td>
</tr>
<tr>
<td>4.064</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[3][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29/I3</td>
</tr>
<tr>
<td>4.262</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R56C45[3][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29/F</td>
</tr>
<tr>
<td>4.274</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRITE_LEVELING_s18/I3</td>
</tr>
<tr>
<td>4.529</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C45[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRITE_LEVELING_s18/F</td>
</tr>
<tr>
<td>4.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRITE_LEVELING_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.864</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRITE_LEVELING_s0/CLK</td>
</tr>
<tr>
<td>4.898</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRITE_LEVELING_s0</td>
</tr>
<tr>
<td>4.924</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C45[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRITE_LEVELING_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.869, 48.711%; route: 0.771, 43.217%; tC2Q: 0.144, 8.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[3][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24/I1</td>
</tr>
<tr>
<td>4.058</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C45[3][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24/F</td>
</tr>
<tr>
<td>4.064</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[3][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29/I3</td>
</tr>
<tr>
<td>4.262</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R56C45[3][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29/F</td>
</tr>
<tr>
<td>4.274</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[2][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_s19/I0</td>
</tr>
<tr>
<td>4.529</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C45[2][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_s19/F</td>
</tr>
<tr>
<td>4.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45[2][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.864</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[2][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR1_s0/CLK</td>
</tr>
<tr>
<td>4.898</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR1_s0</td>
</tr>
<tr>
<td>4.924</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C45[2][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.869, 48.711%; route: 0.771, 43.217%; tC2Q: 0.144, 8.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.930</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.586</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C48[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>4.034</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[3][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s5/I0</td>
</tr>
<tr>
<td>4.294</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C47[3][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s5/F</td>
</tr>
<tr>
<td>4.384</td>
<td>0.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1489_s3/I3</td>
</tr>
<tr>
<td>4.590</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C47[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1489_s3/F</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C47[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.870</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1</td>
</tr>
<tr>
<td>4.930</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C47[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.866, 46.938%; route: 0.835, 45.257%; tC2Q: 0.144, 7.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.471, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[3][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24/I1</td>
</tr>
<tr>
<td>4.058</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C45[3][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24/F</td>
</tr>
<tr>
<td>4.064</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[3][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29/I3</td>
</tr>
<tr>
<td>4.262</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R56C45[3][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C44[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_s19/I1</td>
</tr>
<tr>
<td>4.614</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C44[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_s19/F</td>
</tr>
<tr>
<td>4.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C44[0][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.868</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C44[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_s0/CLK</td>
</tr>
<tr>
<td>4.903</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_s0</td>
</tr>
<tr>
<td>4.928</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C44[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.862, 46.121%; route: 0.863, 46.174%; tC2Q: 0.144, 7.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.469, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.930</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.586</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C48[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>4.034</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[3][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s5/I0</td>
</tr>
<tr>
<td>4.294</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C47[3][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s5/F</td>
</tr>
<tr>
<td>4.384</td>
<td>0.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[1][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s3/I1</td>
</tr>
<tr>
<td>4.632</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C47[1][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s3/F</td>
</tr>
<tr>
<td>4.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C47[1][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.870</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[1][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1</td>
</tr>
<tr>
<td>4.930</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C47[1][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.908, 48.119%; route: 0.835, 44.250%; tC2Q: 0.144, 7.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.471, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.930</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.586</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C48[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>4.034</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[3][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s5/I0</td>
</tr>
<tr>
<td>4.294</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C47[3][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s5/F</td>
</tr>
<tr>
<td>4.384</td>
<td>0.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1487_s3/I2</td>
</tr>
<tr>
<td>4.632</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C47[0][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1487_s3/F</td>
</tr>
<tr>
<td>4.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C47[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.870</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1</td>
</tr>
<tr>
<td>4.930</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C47[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.908, 48.119%; route: 0.835, 44.250%; tC2Q: 0.144, 7.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.471, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.930</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.586</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C48[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>4.034</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[3][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s5/I0</td>
</tr>
<tr>
<td>4.294</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C47[3][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s5/F</td>
</tr>
<tr>
<td>4.384</td>
<td>0.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1486_s5/I3</td>
</tr>
<tr>
<td>4.632</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C47[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1486_s5/F</td>
</tr>
<tr>
<td>4.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C47[0][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.870</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1</td>
</tr>
<tr>
<td>4.930</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C47[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.908, 48.119%; route: 0.835, 44.250%; tC2Q: 0.144, 7.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.471, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.BURST_MODE_RECOVER_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[3][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24/I1</td>
</tr>
<tr>
<td>4.058</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C45[3][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24/F</td>
</tr>
<tr>
<td>4.064</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[3][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29/I3</td>
</tr>
<tr>
<td>4.262</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R56C45[3][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29/F</td>
</tr>
<tr>
<td>4.384</td>
<td>0.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C47[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.BURST_MODE_RECOVER_s18/I1</td>
</tr>
<tr>
<td>4.639</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C47[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.BURST_MODE_RECOVER_s18/F</td>
</tr>
<tr>
<td>4.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C47[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.BURST_MODE_RECOVER_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.872</td>
<td>1.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C47[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.BURST_MODE_RECOVER_s0/CLK</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.BURST_MODE_RECOVER_s0</td>
</tr>
<tr>
<td>4.931</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C47[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.BURST_MODE_RECOVER_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.126</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.869, 45.882%; route: 0.881, 46.515%; tC2Q: 0.144, 7.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.473, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[3][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24/I1</td>
</tr>
<tr>
<td>4.058</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C45[3][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24/F</td>
</tr>
<tr>
<td>4.064</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[3][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29/I3</td>
</tr>
<tr>
<td>4.262</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R56C45[3][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29/F</td>
</tr>
<tr>
<td>4.384</td>
<td>0.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C47[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_MODE_CLOSE2_s19/I0</td>
</tr>
<tr>
<td>4.639</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C47[0][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_MODE_CLOSE2_s19/F</td>
</tr>
<tr>
<td>4.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C47[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.872</td>
<td>1.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C47[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE2_s0/CLK</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE2_s0</td>
</tr>
<tr>
<td>4.931</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C47[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.126</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.869, 45.882%; route: 0.881, 46.515%; tC2Q: 0.144, 7.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.473, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.586</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C48[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C48[1][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>4.034</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[3][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s5/I0</td>
</tr>
<tr>
<td>4.294</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C47[3][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s5/F</td>
</tr>
<tr>
<td>4.396</td>
<td>0.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[2][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1490_s3/I2</td>
</tr>
<tr>
<td>4.651</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C48[2][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1490_s3/F</td>
</tr>
<tr>
<td>4.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C48[2][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.866</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[2][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1/CLK</td>
</tr>
<tr>
<td>4.901</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1</td>
</tr>
<tr>
<td>4.926</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C48[2][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.121</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.915, 48.006%; route: 0.847, 44.439%; tC2Q: 0.144, 7.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.850</td>
<td>1.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C12[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>4.994</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R58C12[0][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>5.353</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.183</td>
<td>4.183</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.589</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.624</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td>5.624</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL58[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.451, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 71.372%; tC2Q: 0.144, 28.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[3][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24/I1</td>
</tr>
<tr>
<td>4.058</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C45[3][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24/F</td>
</tr>
<tr>
<td>4.064</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[3][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29/I3</td>
</tr>
<tr>
<td>4.262</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R56C45[3][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29/F</td>
</tr>
<tr>
<td>4.559</td>
<td>0.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[2][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.READ_CALIBRATION_s19/I0</td>
</tr>
<tr>
<td>4.712</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C48[2][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.READ_CALIBRATION_s19/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C48[2][A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.868</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C48[2][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0/CLK</td>
</tr>
<tr>
<td>4.903</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0</td>
</tr>
<tr>
<td>4.928</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C48[2][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.767, 38.993%; route: 1.056, 53.686%; tC2Q: 0.144, 7.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.469, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C52[1][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C52[1][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[0][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/I0</td>
</tr>
<tr>
<td>3.493</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C48[0][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45[3][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24/I1</td>
</tr>
<tr>
<td>4.058</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C45[3][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24/F</td>
</tr>
<tr>
<td>4.334</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C45[3][A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s20/I2</td>
</tr>
<tr>
<td>4.482</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C45[3][A]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s20/F</td>
</tr>
<tr>
<td>4.485</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C45[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s18/I2</td>
</tr>
<tr>
<td>4.691</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C45[0][B]</td>
<td style=" background: #97FFFF;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s18/F</td>
</tr>
<tr>
<td>4.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C45[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.842</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C45[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_s0/CLK</td>
</tr>
<tr>
<td>4.877</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_s0</td>
</tr>
<tr>
<td>4.902</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C45[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.606%; route: 2.070, 75.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.770, 39.568%; route: 1.032, 53.032%; tC2Q: 0.144, 7.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/wt_in_ep_rdy_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>17.156</td>
<td>6.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C93[2][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/wt_in_ep_rdy_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.870</td>
<td>2.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C93[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/wt_in_ep_rdy_0_s1/CLK</td>
</tr>
<tr>
<td>10.522</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C93[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/wt_in_ep_rdy_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.817%; route: 13.601, 95.498%; tC2Q: 0.382, 2.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.870, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/wt_in_ep_rdy_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>17.156</td>
<td>6.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C93[1][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/wt_in_ep_rdy_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.870</td>
<td>2.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C93[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/wt_in_ep_rdy_2_s1/CLK</td>
</tr>
<tr>
<td>10.522</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C93[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/wt_in_ep_rdy_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.817%; route: 13.601, 95.498%; tC2Q: 0.382, 2.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.870, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.876</td>
<td>6.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C86[2][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.909</td>
<td>2.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C86[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_1_s1/CLK</td>
</tr>
<tr>
<td>10.562</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C86[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.853%; route: 13.321, 95.407%; tC2Q: 0.382, 2.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.909, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.876</td>
<td>6.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C86[1][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.909</td>
<td>2.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C86[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_2_s1/CLK</td>
</tr>
<tr>
<td>10.562</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C86[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.853%; route: 13.321, 95.407%; tC2Q: 0.382, 2.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.909, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.876</td>
<td>6.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C86[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.909</td>
<td>2.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C86[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_3_s1/CLK</td>
</tr>
<tr>
<td>10.562</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C86[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.853%; route: 13.321, 95.407%; tC2Q: 0.382, 2.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.909, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/do_send_dpp_rty_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.673</td>
<td>5.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C82[1][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/do_send_dpp_rty_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.909</td>
<td>2.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C82[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/do_send_dpp_rty_s1/CLK</td>
</tr>
<tr>
<td>10.562</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C82[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/do_send_dpp_rty_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.880%; route: 13.119, 95.340%; tC2Q: 0.382, 2.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.909, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/do_send_dpp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.673</td>
<td>5.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C82[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/do_send_dpp_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.909</td>
<td>2.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C82[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/do_send_dpp_s1/CLK</td>
</tr>
<tr>
<td>10.562</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C82[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/do_send_dpp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.880%; route: 13.119, 95.340%; tC2Q: 0.382, 2.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.909, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.657</td>
<td>5.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C85[2][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.918</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C85[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_0_s1/CLK</td>
</tr>
<tr>
<td>10.571</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C85[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.883%; route: 13.103, 95.334%; tC2Q: 0.382, 2.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/burst_in_act_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.657</td>
<td>5.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C85[1][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/burst_in_act_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.918</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C85[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/burst_in_act_s0/CLK</td>
</tr>
<tr>
<td>10.571</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C85[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/burst_in_act_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.883%; route: 13.103, 95.334%; tC2Q: 0.382, 2.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.587</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.447</td>
<td>5.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C85[3][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.935</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C85[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_4_s1/CLK</td>
</tr>
<tr>
<td>10.587</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C85[3][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_nump_latch_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.912%; route: 12.893, 95.262%; tC2Q: 0.382, 2.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.587</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.447</td>
<td>5.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C85[2][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.935</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C85[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_0_s1/CLK</td>
</tr>
<tr>
<td>10.587</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C85[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.912%; route: 12.893, 95.262%; tC2Q: 0.382, 2.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.587</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.447</td>
<td>5.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C85[2][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.935</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C85[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_1_s1/CLK</td>
</tr>
<tr>
<td>10.587</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C85[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.912%; route: 12.893, 95.262%; tC2Q: 0.382, 2.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.587</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.447</td>
<td>5.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C85[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.935</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C85[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_2_s1/CLK</td>
</tr>
<tr>
<td>10.587</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C85[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.912%; route: 12.893, 95.262%; tC2Q: 0.382, 2.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.587</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.447</td>
<td>5.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C85[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.935</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C85[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_3_s1/CLK</td>
</tr>
<tr>
<td>10.587</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C85[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.912%; route: 12.893, 95.262%; tC2Q: 0.382, 2.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.587</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.447</td>
<td>5.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C85[1][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.935</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C85[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_4_s1/CLK</td>
</tr>
<tr>
<td>10.587</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C85[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_latch_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.912%; route: 12.893, 95.262%; tC2Q: 0.382, 2.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">From</td>
<td>phy_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.911</td>
<td>2.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[2][A]</td>
<td>phy_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.293</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>43</td>
<td>R59C120[2][A]</td>
<td style=" font-weight:bold;">phy_resetn_s0/Q</td>
</tr>
<tr>
<td>8.896</td>
<td>5.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C55[1][B]</td>
<td>n471_s0/I0</td>
</tr>
<tr>
<td>9.154</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1077</td>
<td>R58C55[1][B]</td>
<td style=" background: #97FFFF;">n471_s0/F</td>
</tr>
<tr>
<td>16.586</td>
<td>7.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R82[2][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.825</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[2][B]</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>10.745</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[2][B]</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.892%; route: 13.034, 95.311%; tC2Q: 0.382, 2.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.825, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/burst_in_stop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.356</td>
<td>5.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C83[2][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/burst_in_stop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.900</td>
<td>2.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C83[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/burst_in_stop_s1/CLK</td>
</tr>
<tr>
<td>10.552</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C83[2][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/burst_in_stop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.925%; route: 12.801, 95.230%; tC2Q: 0.382, 2.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.900, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/host_requests_data_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.356</td>
<td>5.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C83[0][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/host_requests_data_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.900</td>
<td>2.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C83[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/host_requests_data_s1/CLK</td>
</tr>
<tr>
<td>10.552</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C83[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/host_requests_data_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.925%; route: 12.801, 95.230%; tC2Q: 0.382, 2.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.900, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/usb3_ep2_IN/buf_in_pt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.303</td>
<td>5.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C96[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/usb3_ep2_IN/buf_in_pt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.908</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C96[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/usb3_ep2_IN/buf_in_pt_1_s0/CLK</td>
</tr>
<tr>
<td>10.561</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C96[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/usb3_ep2_IN/buf_in_pt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.932%; route: 12.749, 95.211%; tC2Q: 0.382, 2.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.228</td>
<td>5.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C83[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.916</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C83[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_0_s1/CLK</td>
</tr>
<tr>
<td>10.569</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C83[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.943%; route: 12.674, 95.184%; tC2Q: 0.382, 2.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.916, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.228</td>
<td>5.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C83[0][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.916</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C83[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_1_s1/CLK</td>
</tr>
<tr>
<td>10.569</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C83[0][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.943%; route: 12.674, 95.184%; tC2Q: 0.382, 2.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.916, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.228</td>
<td>5.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C83[1][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.916</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C83[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_2_s1/CLK</td>
</tr>
<tr>
<td>10.569</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C83[1][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.943%; route: 12.674, 95.184%; tC2Q: 0.382, 2.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.916, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.228</td>
<td>5.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C83[1][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.916</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C83[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_4_s1/CLK</td>
</tr>
<tr>
<td>10.569</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C83[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.943%; route: 12.674, 95.184%; tC2Q: 0.382, 2.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.916, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.913</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][A]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.296</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>544</td>
<td>R58C98[0][A]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/reset_2_s0/Q</td>
</tr>
<tr>
<td>10.421</td>
<td>7.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>102</td>
<td>R32C82[1][B]</td>
<td style=" background: #97FFFF;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/n3505_s1/F</td>
</tr>
<tr>
<td>16.228</td>
<td>5.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C84[2][B]</td>
<td style=" font-weight:bold;">USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.926</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C84[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_3_s1/CLK</td>
</tr>
<tr>
<td>10.578</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C84[2][B]</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/out_dpp_seq_next_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.943%; route: 12.674, 95.184%; tC2Q: 0.382, 2.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.926, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>phy_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.911</td>
<td>2.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[2][A]</td>
<td>phy_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.293</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>43</td>
<td>R59C120[2][A]</td>
<td style=" font-weight:bold;">phy_resetn_s0/Q</td>
</tr>
<tr>
<td>8.896</td>
<td>5.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C55[1][B]</td>
<td>n471_s0/I0</td>
</tr>
<tr>
<td>9.154</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1077</td>
<td>R58C55[1][B]</td>
<td style=" background: #97FFFF;">n471_s0/F</td>
</tr>
<tr>
<td>16.347</td>
<td>7.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R82[3]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6182</td>
<td>PG</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>10.835</td>
<td>2.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[3]</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>10.755</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[3]</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.076</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 1.926%; route: 12.795, 95.227%; tC2Q: 0.382, 2.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.835, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.068</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.183</td>
<td>4.183</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.589</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.957</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.992</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.145</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 93.883%; tC2Q: 0.144, 6.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 20.738%; route: 1.407, 79.262%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.096</td>
<td>2.237</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.183</td>
<td>4.183</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.589</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.957</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.992</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.145</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.237, 93.953%; tC2Q: 0.144, 6.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 20.738%; route: 1.407, 79.262%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.111</td>
<td>2.253</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.183</td>
<td>4.183</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.589</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.957</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.992</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.145</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.253, 93.992%; tC2Q: 0.144, 6.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 20.738%; route: 1.407, 79.262%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>2.256</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.183</td>
<td>4.183</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.589</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.957</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.992</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.145</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.256, 94.001%; tC2Q: 0.144, 5.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 20.738%; route: 1.407, 79.262%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.056</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.068</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.183</td>
<td>4.183</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.589</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.868</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R91C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>5.903</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>6.056</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 93.883%; tC2Q: 0.144, 6.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.279, 16.553%; route: 1.407, 83.447%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.056</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.068</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.183</td>
<td>4.183</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.589</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.868</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R100C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>5.903</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>6.056</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 93.883%; tC2Q: 0.144, 6.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.279, 16.553%; route: 1.407, 83.447%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.056</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.079</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.183</td>
<td>4.183</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.589</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.868</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R64C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>5.903</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>6.056</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.221, 93.911%; tC2Q: 0.144, 6.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.279, 16.553%; route: 1.407, 83.447%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.068</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.183</td>
<td>4.183</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.589</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.624</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.777</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.875</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 93.883%; tC2Q: 0.144, 6.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.068</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.183</td>
<td>4.183</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.589</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>5.624</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>5.777</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.875</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 93.883%; tC2Q: 0.144, 6.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.068</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.183</td>
<td>4.183</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.589</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>5.624</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>5.777</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.875</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 93.883%; tC2Q: 0.144, 6.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.096</td>
<td>2.237</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.183</td>
<td>4.183</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.589</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.624</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.777</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.875</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.237, 93.953%; tC2Q: 0.144, 6.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.111</td>
<td>2.253</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.183</td>
<td>4.183</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.589</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.624</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.777</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.875</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.253, 93.992%; tC2Q: 0.144, 6.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>2.256</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.183</td>
<td>4.183</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.589</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.624</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.777</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.875</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.256, 94.001%; tC2Q: 0.144, 5.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.068</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.933</td>
<td>4.183</td>
<td>tCL</td>
<td>FF</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.602</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.991</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>4.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL65[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.026</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.177</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.526</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 93.883%; tC2Q: 0.144, 6.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 18.900%; route: 1.669, 81.100%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.096</td>
<td>2.237</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.933</td>
<td>4.183</td>
<td>tCL</td>
<td>FF</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.602</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.991</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>4.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL69[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.026</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.177</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.526</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.237, 93.953%; tC2Q: 0.144, 6.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 18.900%; route: 1.669, 81.100%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.111</td>
<td>2.253</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.933</td>
<td>4.183</td>
<td>tCL</td>
<td>FF</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.602</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.991</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>4.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL96[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.026</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.177</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.526</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.253, 93.992%; tC2Q: 0.144, 6.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 18.900%; route: 1.669, 81.100%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>2.256</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.933</td>
<td>4.183</td>
<td>tCL</td>
<td>FF</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.602</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.991</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>4.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL94[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.026</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.177</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.526</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.256, 94.001%; tC2Q: 0.144, 5.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 18.900%; route: 1.669, 81.100%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.068</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.933</td>
<td>4.183</td>
<td>tCL</td>
<td>FF</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.602</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.891</td>
<td>0.289</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R91C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>4.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL83[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>4.926</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>5.077</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.426</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 93.883%; tC2Q: 0.144, 6.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.289, 14.758%; route: 1.669, 85.242%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.068</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.933</td>
<td>4.183</td>
<td>tCL</td>
<td>FF</td>
<td>102</td>
<td>PLL_R[3]</td>
<td>UserLayer_top_inst/Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.602</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.891</td>
<td>0.289</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R100C0</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>4.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL101[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>4.926</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>5.077</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.426</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 93.883%; tC2Q: 0.144, 6.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.289, 14.758%; route: 1.669, 85.242%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.068</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.821</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>4.856</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.009</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 93.883%; tC2Q: 0.144, 6.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.068</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.821</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>4.856</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>5.009</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 93.883%; tC2Q: 0.144, 6.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.068</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.821</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>4.856</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>5.009</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 93.883%; tC2Q: 0.144, 6.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.111</td>
<td>2.253</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.843</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>4.878</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.030</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.128</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.253, 93.992%; tC2Q: 0.144, 6.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>2.256</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.846</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>4.881</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.034</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.256, 94.001%; tC2Q: 0.144, 5.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR103[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][B]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5077</td>
<td>R66C52[0][B]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.096</td>
<td>2.237</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>6719</td>
<td>LEFTSIDE[4]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>4.859</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.012</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.109</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.885%; route: 2.039, 75.115%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.237, 93.953%; tC2Q: 0.144, 6.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_buf_a_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.952</td>
<td>2.952</td>
<td>tNET</td>
<td>RR</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_buf_a_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.256</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3r/iu3ep0/usb3_ep0_IN/buf_a_buf_a_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UserLayer_top_inst/DataTransfer_inst/payload_fifo_a/fifo_inst/Equal.mem_Equal.mem_0_18_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.952</td>
<td>2.952</td>
<td>tNET</td>
<td>RR</td>
<td>UserLayer_top_inst/DataTransfer_inst/payload_fifo_a/fifo_inst/Equal.mem_Equal.mem_0_18_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.256</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>UserLayer_top_inst/DataTransfer_inst/payload_fifo_a/fifo_inst/Equal.mem_Equal.mem_0_18_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UserLayer_top_inst/DataTransfer_inst/payload_fifo_a/fifo_inst/Equal.mem_Equal.mem_0_19_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.952</td>
<td>2.952</td>
<td>tNET</td>
<td>RR</td>
<td>UserLayer_top_inst/DataTransfer_inst/payload_fifo_a/fifo_inst/Equal.mem_Equal.mem_0_19_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.256</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>UserLayer_top_inst/DataTransfer_inst/payload_fifo_a/fifo_inst/Equal.mem_Equal.mem_0_19_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UserLayer_top_inst/DataTransfer_inst/payload_fifo_a/fifo_inst/Equal.mem_Equal.mem_0_20_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.952</td>
<td>2.952</td>
<td>tNET</td>
<td>RR</td>
<td>UserLayer_top_inst/DataTransfer_inst/payload_fifo_a/fifo_inst/Equal.mem_Equal.mem_0_20_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.256</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>UserLayer_top_inst/DataTransfer_inst/payload_fifo_a/fifo_inst/Equal.mem_Equal.mem_0_20_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UserLayer_top_inst/cam_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.942</td>
<td>2.942</td>
<td>tNET</td>
<td>RR</td>
<td>UserLayer_top_inst/cam_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_7_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.253</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>UserLayer_top_inst/cam_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_7_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UserLayer_top_inst/DataTransfer_inst/payload_fifo_b/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.942</td>
<td>2.942</td>
<td>tNET</td>
<td>RR</td>
<td>UserLayer_top_inst/DataTransfer_inst/payload_fifo_b/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.253</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>UserLayer_top_inst/DataTransfer_inst/payload_fifo_b/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_17_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.942</td>
<td>2.942</td>
<td>tNET</td>
<td>RR</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_17_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.253</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_17_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_18_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.942</td>
<td>2.942</td>
<td>tNET</td>
<td>RR</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_18_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.253</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_0_18_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_1_17_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.942</td>
<td>2.942</td>
<td>tNET</td>
<td>RR</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_1_17_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.253</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_1_17_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_1_29_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>2.942</td>
<td>2.942</td>
<td>tNET</td>
<td>RR</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_1_29_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SerDes_Top_inst/USB3_0_PHY_Top_inst/Inst_usb3_0_phy/Inst_clk_out/CLKOUT</td>
</tr>
<tr>
<td>5.253</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>UserLayer_top_inst/yuv_data_fifo_inst/fifo_inst/Equal.mem_Equal.mem_1_29_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>6719</td>
<td>clk_x1</td>
<td>-6.912</td>
<td>3.985</td>
</tr>
<tr>
<td>6182</td>
<td>pclk</td>
<td>-6.922</td>
<td>2.995</td>
</tr>
<tr>
<td>5077</td>
<td>ddr_rst</td>
<td>-2.881</td>
<td>5.533</td>
</tr>
<tr>
<td>1077</td>
<td>n471_3</td>
<td>-5.869</td>
<td>6.271</td>
</tr>
<tr>
<td>806</td>
<td>upar_arbiter_wrap_SerDes_Top_inst_drp_clk_o[5]</td>
<td>6.185</td>
<td>6.633</td>
</tr>
<tr>
<td>544</td>
<td>reset_2</td>
<td>-6.633</td>
<td>7.125</td>
</tr>
<tr>
<td>344</td>
<td>eye_calib_start_rr</td>
<td>4.713</td>
<td>4.276</td>
</tr>
<tr>
<td>336</td>
<td>ddr_init_internal_rr</td>
<td>5.363</td>
<td>3.610</td>
</tr>
<tr>
<td>321</td>
<td>eye_calib_start_rr[0]</td>
<td>5.448</td>
<td>3.525</td>
</tr>
<tr>
<td>293</td>
<td>dqsts1</td>
<td>3.276</td>
<td>5.930</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R54C88</td>
<td>83.33%</td>
</tr>
<tr>
<td>R50C89</td>
<td>81.94%</td>
</tr>
<tr>
<td>R50C88</td>
<td>79.17%</td>
</tr>
<tr>
<td>R52C88</td>
<td>79.17%</td>
</tr>
<tr>
<td>R51C85</td>
<td>79.17%</td>
</tr>
<tr>
<td>R59C108</td>
<td>76.39%</td>
</tr>
<tr>
<td>R50C85</td>
<td>76.39%</td>
</tr>
<tr>
<td>R51C86</td>
<td>76.39%</td>
</tr>
<tr>
<td>R65C117</td>
<td>75.00%</td>
</tr>
<tr>
<td>R45C88</td>
<td>75.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 20 -waveform {0 10} [get_ports {sys_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name pclk -period 8 -waveform {0 4} [get_nets {pclk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name Inst_SerDes_Top/upar_clk_i -period 16.667 -waveform {0 8.334} [get_nets {SerDes_Top_inst/upar_arbiter_wrap_SerDes_Top_inst_drp_clk_o[5]}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {pclk}] -to [get_clocks {Inst_SerDes_Top/upar_clk_i}] </td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {Inst_SerDes_Top/upar_clk_i}] -to [get_clocks {pclk}] </td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
