
---------- Begin Simulation Statistics ----------
final_tick                                26611620000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    783                       # Simulator instruction rate (inst/s)
host_mem_usage                                9954612                       # Number of bytes of host memory used
host_op_rate                                      800                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21182.31                       # Real time elapsed on the host
host_tick_rate                                 936653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16593744                       # Number of instructions simulated
sim_ops                                      16955859                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019840                       # Number of seconds simulated
sim_ticks                                 19840480625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.544760                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  807099                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               827414                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1034                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6430                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            834534                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7602                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8700                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1098                       # Number of indirect misses.
system.cpu.branchPred.lookups                  919650                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29410                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1055                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5490619                       # Number of instructions committed
system.cpu.committedOps                       5555605                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.062540                       # CPI: cycles per instruction
system.cpu.discardedOps                         16782                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3022078                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            179927                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1517097                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4845998                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.326526                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      958                       # number of quiesce instructions executed
system.cpu.numCycles                         16815240                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       958                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3818438     68.73%     68.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3838      0.07%     68.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                 188058      3.39%     72.19% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1545271     27.81%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5555605                       # Class of committed instruction
system.cpu.quiesceCycles                     14929529                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11969242                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1423118                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              455614                       # Transaction distribution
system.membus.trans_dist::ReadResp             456355                       # Transaction distribution
system.membus.trans_dist::WriteReq             264456                       # Transaction distribution
system.membus.trans_dist::WriteResp            264456                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          535                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict              277                       # Transaction distribution
system.membus.trans_dist::ReadExReq               249                       # Transaction distribution
system.membus.trans_dist::ReadExResp              249                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            222                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           519                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       710656                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        710656                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1423579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1442447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1421312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1421312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2864247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        82432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       112324                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45608516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2142772                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000008                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002898                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2142754    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2142772                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3671625748                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19075375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              441453                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3688875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           14774230                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2792599790                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1114500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       512000                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       512000                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       916810                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       916810                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2842624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2842624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2857620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21076                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45503060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4884543375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3918185005                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2452810000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       454656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       454656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       256000                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       256000                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1421312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1421312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       883166                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       883166    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       883166                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2077123750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2529280000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16384000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46792704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29097984                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46399488                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       512000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8114176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       909312                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5234688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1532659645                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    825786447                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2358446092                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    872030488                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1466596730                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2338627218                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2404690133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2292383177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4697073310                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14208                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15360                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14208                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14208                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          222                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          240                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       716112                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        58063                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         774175                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       716112                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       716112                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       716112                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        58063                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        774175                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29097984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          48000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29145984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16384000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16418432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       454656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              455406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          538                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       256000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             256538                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1466596730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2419296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1469016026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1735442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    825786447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            827521889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1735442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2292383177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2419296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2296537915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    710603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000439820250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          251                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          251                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              820147                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274097                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      455406                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     256538                       # Number of write requests accepted
system.mem_ctrls.readBursts                    455406                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   256538                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     54                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16018                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14678300860                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2276760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26631290860                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32235.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58485.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       396                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   424829                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  238856                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                455406                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               256538                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  402879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    792                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.049719                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.277341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.601769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          976      2.02%      2.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1169      2.42%      4.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          729      1.51%      5.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          733      1.52%      7.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          759      1.57%      9.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          753      1.56%     10.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          648      1.34%     11.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          874      1.81%     13.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41570     86.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48211                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1814.211155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1714.994103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    536.537409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           63     25.10%     25.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.80%     26.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          181     72.11%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.80%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           251                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1022.087649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1009.239207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     63.801758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           24      9.56%      9.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          226     90.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           251                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29142528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16418816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29145984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16418432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1468.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       827.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1469.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    827.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19840368125                       # Total gap between requests
system.mem_ctrls.avgGap                      27867.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29094592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        47936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16382848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1466425766.084484577179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2416070.502828355879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1812859.309198312229                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 825728383.785057663918                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       454656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          750                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          538                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       256000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26600949840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     30341020                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11309952755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 350780542250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58507.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40454.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21022217.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1370236.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10375387640                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1073310000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8392486360                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1916                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           958                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9740410.882046                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2457842.047010                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          958    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5650875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11986500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             958                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17280306375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9331313625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2785132                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2785132                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2785132                       # number of overall hits
system.cpu.icache.overall_hits::total         2785132                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          222                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            222                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          222                       # number of overall misses
system.cpu.icache.overall_misses::total           222                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9649375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9649375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9649375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9649375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2785354                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2785354                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2785354                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2785354                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000080                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000080                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43465.653153                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43465.653153                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43465.653153                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43465.653153                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          222                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          222                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          222                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          222                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9291750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9291750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9291750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9291750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41854.729730                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41854.729730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41854.729730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41854.729730                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2785132                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2785132                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          222                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           222                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9649375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9649375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2785354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2785354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43465.653153                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43465.653153                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          222                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          222                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9291750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9291750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41854.729730                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41854.729730                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           389.388059                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              787929                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                44                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17907.477273                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   389.388059                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.760524                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.760524                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5570930                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5570930                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       299011                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           299011                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       299011                       # number of overall hits
system.cpu.dcache.overall_hits::total          299011                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          999                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            999                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          999                       # number of overall misses
system.cpu.dcache.overall_misses::total           999                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     73089625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     73089625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     73089625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     73089625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       300010                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       300010                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       300010                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       300010                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003330                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003330                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003330                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003330                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73162.787788                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73162.787788                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73162.787788                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73162.787788                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          535                       # number of writebacks
system.cpu.dcache.writebacks::total               535                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          231                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          231                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          768                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          768                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     55667250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55667250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     55667250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55667250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20813000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20813000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002560                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002560                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002560                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002560                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72483.398438                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72483.398438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72483.398438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72483.398438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.856172                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.856172                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    768                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       185339                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          185339                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          521                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           521                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     39169875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     39169875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       185860                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       185860                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002803                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002803                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75182.101727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75182.101727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          519                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          519                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          958                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          958                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     38229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20813000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20813000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002792                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002792                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73659.922929                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73659.922929                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21725.469729                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21725.469729                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       113672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         113672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33919750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33919750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       114150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       114150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70961.820084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70961.820084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          249                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          249                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8456                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8456                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     17437750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17437750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002181                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002181                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70031.124498                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70031.124498                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       710656                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       710656                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7389685500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7389685500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10398.400211                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10398.400211                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       179136                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       179136                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       531520                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       531520                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7173991623                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7173991623                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13497.124516                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13497.124516                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.663170                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               13133                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               771                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.033722                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.663170                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          282                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6886056                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6886056                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26611620000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26611853125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    783                       # Simulator instruction rate (inst/s)
host_mem_usage                                9954612                       # Number of bytes of host memory used
host_op_rate                                      800                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21182.40                       # Real time elapsed on the host
host_tick_rate                                 936660                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16593753                       # Number of instructions simulated
sim_ops                                      16955874                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019841                       # Number of seconds simulated
sim_ticks                                 19840713750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.544056                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  807100                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               827421                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1035                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6432                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            834534                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7602                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8700                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1098                       # Number of indirect misses.
system.cpu.branchPred.lookups                  919659                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29412                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1055                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5490628                       # Number of instructions committed
system.cpu.committedOps                       5555620                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.062603                       # CPI: cycles per instruction
system.cpu.discardedOps                         16789                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3022100                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            179927                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1517097                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4846316                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.326520                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      958                       # number of quiesce instructions executed
system.cpu.numCycles                         16815613                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       958                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3818446     68.73%     68.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3838      0.07%     68.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                 188064      3.39%     72.19% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1545271     27.81%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5555620                       # Class of committed instruction
system.cpu.quiesceCycles                     14929529                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11969297                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          833                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1423126                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              455614                       # Transaction distribution
system.membus.trans_dist::ReadResp             456359                       # Transaction distribution
system.membus.trans_dist::WriteReq             264456                       # Transaction distribution
system.membus.trans_dist::WriteResp            264456                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          537                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict              279                       # Transaction distribution
system.membus.trans_dist::ReadExReq               249                       # Transaction distribution
system.membus.trans_dist::ReadExResp              249                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            224                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           521                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       710656                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        710656                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1423585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1442453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1421312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1421312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2864259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        82688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       112580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45608900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2142776                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000008                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002898                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2142758    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2142776                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3671640123                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19075375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              446828                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3688875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           14785730                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2792599790                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1124500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       512000                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       512000                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       916810                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       916810                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2842624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2842624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2857620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21076                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45503060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4884543375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3918185005                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2452810000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       454656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       454656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       256000                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       256000                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1421312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1421312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       883166                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       883166    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       883166                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2077123750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2529280000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16384000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46792704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29097984                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46399488                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       512000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8114176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       909312                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5234688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1532641637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    825776744                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2358418381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    872020242                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1466579497                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2338599739                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2404661879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2292356241                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4697018120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14336                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14336                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          224                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          242                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       722555                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        58062                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         780617                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       722555                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       722555                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       722555                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        58062                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        780617                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29097984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          48128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29146112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16384000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16418560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       454656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              455408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          540                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       256000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             256540                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1466579497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2425719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1469005217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1741873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    825776744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            827518617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1741873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2292356241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2425719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2296523833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    710603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000439820250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          251                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          251                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              820153                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274097                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      455408                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     256540                       # Number of write requests accepted
system.mem_ctrls.readBursts                    455408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   256540                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     54                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16018                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14678300860                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2276770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26631343360                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32234.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58484.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       396                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   424831                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  238856                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                455408                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               256540                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  402879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    792                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.049719                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.277341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.601769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          976      2.02%      2.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1169      2.42%      4.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          729      1.51%      5.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          733      1.52%      7.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          759      1.57%      9.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          753      1.56%     10.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          648      1.34%     11.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          874      1.81%     13.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41570     86.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48211                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1814.211155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1714.994103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    536.537409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           63     25.10%     25.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.80%     26.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          181     72.11%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.80%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           251                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1022.087649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1009.239207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     63.801758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           24      9.56%      9.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          226     90.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           251                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29142656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16418816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29146112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16418560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1468.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       827.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1469.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    827.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19840693125                       # Total gap between requests
system.mem_ctrls.avgGap                      27868.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29094592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        48064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16382848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1466408535.832033872604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2422493.495225190651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1812838.008410861716                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 825718681.617489695549                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       454656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          540                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       256000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26600949840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     30393520                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11309952755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 350780542250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58507.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40416.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20944356.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1370236.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10375387640                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1073310000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8392719485                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1916                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           958                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9740410.882046                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2457842.047010                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          958    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5650875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11986500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             958                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17280539500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9331313625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2785140                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2785140                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2785140                       # number of overall hits
system.cpu.icache.overall_hits::total         2785140                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          224                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            224                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          224                       # number of overall misses
system.cpu.icache.overall_misses::total           224                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9735000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9735000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9735000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9735000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2785364                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2785364                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2785364                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2785364                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000080                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000080                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43459.821429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43459.821429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43459.821429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43459.821429                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          224                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          224                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          224                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          224                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9374500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9374500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9374500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9374500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41850.446429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41850.446429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41850.446429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41850.446429                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2785140                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2785140                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          224                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           224                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9735000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9735000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2785364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2785364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43459.821429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43459.821429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9374500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9374500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41850.446429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41850.446429                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           389.388078                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5728145                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               437                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13107.883295                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   389.388078                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.760524                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.760524                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5570952                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5570952                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       299015                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           299015                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       299015                       # number of overall hits
system.cpu.dcache.overall_hits::total          299015                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1001                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1001                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1001                       # number of overall misses
system.cpu.dcache.overall_misses::total          1001                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     73210250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     73210250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     73210250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     73210250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       300016                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       300016                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       300016                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       300016                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003336                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003336                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003336                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003336                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73137.112887                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73137.112887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73137.112887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73137.112887                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          537                       # number of writebacks
system.cpu.dcache.writebacks::total               537                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          231                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          231                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          770                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          770                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     55785000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55785000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     55785000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55785000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20813000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20813000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002567                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002567                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002567                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002567                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72448.051948                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72448.051948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72448.051948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72448.051948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.856172                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.856172                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    770                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       185343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          185343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     39290500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     39290500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       185866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       185866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75125.239006                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75125.239006                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          958                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          958                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     38347250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38347250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20813000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20813000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002803                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002803                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73603.166987                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73603.166987                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21725.469729                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21725.469729                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       113672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         113672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33919750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33919750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       114150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       114150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70961.820084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70961.820084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          249                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          249                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8456                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8456                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     17437750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17437750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002181                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002181                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70031.124498                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70031.124498                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       710656                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       710656                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7389685500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7389685500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10398.400211                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10398.400211                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       179136                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       179136                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       531520                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       531520                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7173991623                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7173991623                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13497.124516                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13497.124516                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.663139                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              301852                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1282                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            235.453978                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.663139                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6886082                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6886082                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26611853125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
