$date
	Sat May 29 00:26:16 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " d0 $end
$var reg 1 # d1 $end
$var reg 1 $ sel $end
$scope module DUT $end
$var wire 1 % d0 $end
$var wire 1 & d1 $end
$var wire 1 ! out $end
$var wire 1 ' sel $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#5
0!
0$
0'
0#
0%
0"
0&
#10
1!
1#
1%
#15
0!
0#
0%
1"
1&
#20
1!
1$
1'
1#
1%
#25
