<module name="CC_MSMC_WRAP_ECC_AGGR0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MSMC_WRAP_ECC_REV" acronym="MSMC_WRAP_ECC_REV" offset="0x0" width="32" description="Revision parameters">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x6A0" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1D" description="RTL version" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor version" range="" rwaccess="R"/>
  </register>
  <register id="MSMC_WRAP_ECC_VECTOR" acronym="MSMC_WRAP_ECC_VECTOR" offset="0x8" width="32" description="ECC Vector Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="" rwaccess="RW1C"/>
    <bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="" rwaccess="RW"/>
  </register>
  <register id="MSMC_WRAP_ECC_STAT" acronym="MSMC_WRAP_ECC_STAT" offset="0xC" width="32" description="Misc Status">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x6C" description="Indicates the number of RAMS serviced by the ECC aggregator" range="" rwaccess="R"/>
  </register>
  <register id="MSMC_WRAP_ECC_RESERVED_SVBUS_y" acronym="MSMC_WRAP_ECC_RESERVED_SVBUS_y" offset="0x10" width="32" description="Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets. Offset = 10h + (y * 4h); where y = 0h to 7h">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Serial VBUS register data" range="" rwaccess="RW"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_EOI_REG" acronym="MSMC_WRAP_ECC_SEC_EOI_REG" offset="0x3C" width="32" description="EOI Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_STATUS_REG0" acronym="MSMC_WRAP_ECC_SEC_STATUS_REG0" offset="0x40" width="32" description="Interrupt Status Register 0">
    <bitfield id="CPU1_MST_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for cpu1_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU1_SLV_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for cpu1_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for cpu0_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for cpu0_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF0_MST_PIPE_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for emif0_mst_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF0_SLV_PIPE_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for emif0_slv_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU1_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for dru1_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU0_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for dru0_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU1_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for dru1_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU0_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for dru0_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="POSTARB_PIPE_CFG_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for postarb_pipe_cfg_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_MMR_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for msmc_mmr_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_RD_BUF_EDC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for dru_rd_buf_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_QUEUE_EDC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for dru_queue_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_ENG_EDC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for dru_eng_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_ATTR_EDC_DUMMY_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for dru_attr_edc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_1_EDC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for dru_1_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_0_EDC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for dru_0_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_PSI_EDC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for dru_psi_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_SLV_BRDG_ECC_EDC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for dru_cbass_slv_brdg_ecc_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_SCR_EDC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for dru_cbass_scr_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_FW_CH_EDC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for dru_cbass_mmr_fw_ch_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_FW_CH_BR_EDC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for dru_cbass_mmr_fw_ch_br_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_EDC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for dru_cbass_mmr_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_CFG_EDC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for dru_cbass_mmr_cfg_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_BRIDGE_EDC_DUMMY_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for dru_cbass_mmr_bridge_edc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_BRDG_EDC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for dru_cbass_mmr_brdg_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_BRDG_CFG_EDC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for dru_cbass_mmr_brdg_cfg_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_EDC_CTRL_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for dru_cbass_edc_ctrl_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_DMSC_SLV_BRDG_EDC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for dru_cbass_dmsc_slv_brdg_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_DMSC_SCR_EDC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for dru_cbass_dmsc_scr_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EDC_CTRL_ECCAGGR0_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for edc_ctrl_eccaggr0_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_STATUS_REG1" acronym="MSMC_WRAP_ECC_SEC_STATUS_REG1" offset="0x44" width="32" description="Interrupt Status Register 1">
    <bitfield id="EN_MSMC_P3_BUSECC_DUMMY_DATA_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_busecc_dummy_data_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_BUSECC_DUMMY_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_BUSECC_DUMMY_DATA_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_busecc_dummy_data_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_BUSECC_DUMMY_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_BUSECC_DUMMY_DATA_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_busecc_dummy_data_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_BUSECC_DATA_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_busecc_data_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU9_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for cpu9_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU9_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for cpu9_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU8_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for cpu8_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU8_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for cpu8_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU7_MST_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for cpu7_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU7_SLV_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for cpu7_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU6_MST_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for cpu6_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU6_SLV_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for cpu6_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU5_MST_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for cpu5_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU5_SLV_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for cpu5_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU4_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for cpu4_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU4_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for cpu4_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU3_MST_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for cpu3_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU3_SLV_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for cpu3_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU2_MST_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for cpu2_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU2_SLV_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for cpu2_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_STATUS_REG2" acronym="MSMC_WRAP_ECC_SEC_STATUS_REG2" offset="0x48" width="32" description="Interrupt Status Register 2">
    <bitfield id="RMW3_QUEUE_BUSECC_1_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for rmw3_queue_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_QUEUE_BUSECC_0_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for rmw3_queue_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_CACHE_TAG_PIPE_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for rmw3_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for rmw3_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DATARAM_BANK2_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for dataram_bank2_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SRAM2_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for sram2_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_SRAM_SF_PIPE_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for rmw2_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_RMW_TAG_UPDATE_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for rmw2_rmw_tag_update_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_QUEUE_BUSECC_1_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for rmw2_queue_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_QUEUE_BUSECC_0_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for rmw2_queue_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_CACHE_TAG_PIPE_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for rmw2_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for rmw2_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DATARAM_BANK1_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for dataram_bank1_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SRAM1_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for sram1_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_SRAM_SF_PIPE_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for rmw1_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_RMW_TAG_UPDATE_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for rmw1_rmw_tag_update_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_QUEUE_BUSECC_1_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for rmw1_queue_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_QUEUE_BUSECC_0_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for rmw1_queue_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_CACHE_TAG_PIPE_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for rmw1_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for rmw1_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DATARAM_BANK0_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for dataram_bank0_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SRAM0_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for sram0_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_SRAM_SF_PIPE_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for rmw0_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_RMW_TAG_UPDATE_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for rmw0_rmw_tag_update_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_QUEUE_BUSECC_1_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for rmw0_queue_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_QUEUE_BUSECC_0_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for rmw0_queue_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_CACHE_TAG_PIPE_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for rmw0_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for rmw0_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_BUSECC_DUMMY_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_busecc_dummy_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_STATUS_REG3" acronym="MSMC_WRAP_ECC_SEC_STATUS_REG3" offset="0x4C" width="32" description="Interrupt Status Register 3">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLEC_J7ES_CLEC_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for clec_clec_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF_0_VSAFE_SI_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for emif_0_vsafe_si_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_DSP4_P2P_DST_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_dsp4_p2p_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF1_MST_PIPE_BUSECC_DUMMY_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for emif1_mst_pipe_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF1_SLV_PIPE_BUSECC_DUMMY_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for emif1_slv_pipe_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_DST_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_ecc_aggr0_p2p_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_SRC_BUSECC_DUMMY_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_ecc_aggr0_p2p_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CLEC_SRAM_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for clec_sram_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DATARAM_BANK3_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for dataram_bank3_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SRAM3_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for sram3_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_SRAM_SF_PIPE_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for rmw3_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_RMW_TAG_UPDATE_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for rmw3_rmw_tag_update_busecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_ENABLE_SET_REG0" acronym="MSMC_WRAP_ECC_SEC_ENABLE_SET_REG0" offset="0x80" width="32" description="Interrupt Enable Set Register 0">
    <bitfield id="CPU1_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for cpu1_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU1_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for cpu1_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for cpu0_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for cpu0_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF0_MST_PIPE_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for emif0_mst_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF0_SLV_PIPE_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for emif0_slv_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU1_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for dru1_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU0_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for dru0_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU1_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for dru1_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU0_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for dru0_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="POSTARB_PIPE_CFG_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for postarb_pipe_cfg_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_MMR_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for msmc_mmr_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_RD_BUF_EDC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for dru_rd_buf_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_QUEUE_EDC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for dru_queue_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_ENG_EDC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for dru_eng_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_ATTR_EDC_DUMMY_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for dru_attr_edc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_1_EDC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for dru_1_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_0_EDC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for dru_0_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_PSI_EDC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for dru_psi_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_SLV_BRDG_ECC_EDC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_slv_brdg_ecc_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_SCR_EDC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_scr_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_FW_CH_EDC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_mmr_fw_ch_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_FW_CH_BR_EDC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_mmr_fw_ch_br_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_EDC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_mmr_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_CFG_EDC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_mmr_cfg_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_BRIDGE_EDC_DUMMY_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_mmr_bridge_edc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_BRDG_EDC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_mmr_brdg_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_BRDG_CFG_EDC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_mmr_brdg_cfg_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_EDC_CTRL_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_edc_ctrl_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_DMSC_SLV_BRDG_EDC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_dmsc_slv_brdg_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_DMSC_SCR_EDC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_dmsc_scr_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EDC_CTRL_ECCAGGR0_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for edc_ctrl_eccaggr0_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_ENABLE_SET_REG1" acronym="MSMC_WRAP_ECC_SEC_ENABLE_SET_REG1" offset="0x84" width="32" description="Interrupt Enable Set Register 1">
    <bitfield id="EN_MSMC_P3_BUSECC_DUMMY_DATA_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_busecc_dummy_data_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_BUSECC_DUMMY_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_BUSECC_DUMMY_DATA_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_busecc_dummy_data_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_BUSECC_DUMMY_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_BUSECC_DUMMY_DATA_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_busecc_dummy_data_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_BUSECC_DATA_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_busecc_data_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU9_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for cpu9_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU9_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for cpu9_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU8_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for cpu8_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU8_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for cpu8_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU7_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for cpu7_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU7_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for cpu7_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU6_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for cpu6_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU6_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for cpu6_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU5_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for cpu5_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU5_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for cpu5_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU4_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for cpu4_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU4_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for cpu4_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU3_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for cpu3_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU3_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for cpu3_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU2_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for cpu2_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU2_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for cpu2_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_ENABLE_SET_REG2" acronym="MSMC_WRAP_ECC_SEC_ENABLE_SET_REG2" offset="0x88" width="32" description="Interrupt Enable Set Register 2">
    <bitfield id="RMW3_QUEUE_BUSECC_1_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for rmw3_queue_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_QUEUE_BUSECC_0_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for rmw3_queue_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_CACHE_TAG_PIPE_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for rmw3_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for rmw3_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DATARAM_BANK2_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for dataram_bank2_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SRAM2_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for sram2_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_SRAM_SF_PIPE_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for rmw2_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_RMW_TAG_UPDATE_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for rmw2_rmw_tag_update_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_QUEUE_BUSECC_1_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for rmw2_queue_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_QUEUE_BUSECC_0_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for rmw2_queue_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_CACHE_TAG_PIPE_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for rmw2_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for rmw2_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DATARAM_BANK1_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for dataram_bank1_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SRAM1_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for sram1_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_SRAM_SF_PIPE_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for rmw1_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_RMW_TAG_UPDATE_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for rmw1_rmw_tag_update_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_QUEUE_BUSECC_1_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for rmw1_queue_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_QUEUE_BUSECC_0_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for rmw1_queue_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_CACHE_TAG_PIPE_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for rmw1_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for rmw1_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DATARAM_BANK0_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for dataram_bank0_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SRAM0_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for sram0_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_SRAM_SF_PIPE_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for rmw0_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_RMW_TAG_UPDATE_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for rmw0_rmw_tag_update_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_QUEUE_BUSECC_1_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for rmw0_queue_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_QUEUE_BUSECC_0_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for rmw0_queue_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_CACHE_TAG_PIPE_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for rmw0_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for rmw0_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_BUSECC_DUMMY_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_busecc_dummy_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_ENABLE_SET_REG3" acronym="MSMC_WRAP_ECC_SEC_ENABLE_SET_REG3" offset="0x8C" width="32" description="Interrupt Enable Set Register 3">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLEC_J7ES_CLEC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for clec_clec_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF_0_VSAFE_SI_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for emif_0_vsafe_si_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_DSP4_P2P_DST_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_dsp4_p2p_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF1_MST_PIPE_BUSECC_DUMMY_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for emif1_mst_pipe_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF1_SLV_PIPE_BUSECC_DUMMY_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for emif1_slv_pipe_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_DST_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_ecc_aggr0_p2p_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_ecc_aggr0_p2p_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CLEC_SRAM_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for clec_sram_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DATARAM_BANK3_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for dataram_bank3_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SRAM3_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for sram3_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_SRAM_SF_PIPE_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for rmw3_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_RMW_TAG_UPDATE_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for rmw3_rmw_tag_update_busecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_ENABLE_CLR_REG0" acronym="MSMC_WRAP_ECC_SEC_ENABLE_CLR_REG0" offset="0xC0" width="32" description="Interrupt Enable Clear Register 0">
    <bitfield id="CPU1_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for cpu1_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU1_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for cpu1_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for cpu0_mst_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for cpu0_slv_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EMIF0_MST_PIPE_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for emif0_mst_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EMIF0_SLV_PIPE_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for emif0_slv_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU1_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for dru1_mst_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU0_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for dru0_mst_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU1_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for dru1_slv_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU0_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for dru0_slv_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="POSTARB_PIPE_CFG_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for postarb_pipe_cfg_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_MMR_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for msmc_mmr_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_RD_BUF_EDC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for dru_rd_buf_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_QUEUE_EDC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for dru_queue_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_ENG_EDC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for dru_eng_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_ATTR_EDC_DUMMY_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for dru_attr_edc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_1_EDC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for dru_1_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_0_EDC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for dru_0_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_PSI_EDC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for dru_psi_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_SLV_BRDG_ECC_EDC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_slv_brdg_ecc_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_SCR_EDC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_scr_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_MMR_FW_CH_EDC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_mmr_fw_ch_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_MMR_FW_CH_BR_EDC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_mmr_fw_ch_br_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_MMR_EDC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_mmr_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_MMR_CFG_EDC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_mmr_cfg_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_MMR_BRIDGE_EDC_DUMMY_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_mmr_bridge_edc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_MMR_BRDG_EDC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_mmr_brdg_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_MMR_BRDG_CFG_EDC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_mmr_brdg_cfg_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_EDC_CTRL_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_edc_ctrl_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_DMSC_SLV_BRDG_EDC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_dmsc_slv_brdg_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_DMSC_SCR_EDC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_dmsc_scr_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EDC_CTRL_ECCAGGR0_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for edc_ctrl_eccaggr0_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_ENABLE_CLR_REG1" acronym="MSMC_WRAP_ECC_SEC_ENABLE_CLR_REG1" offset="0xC4" width="32" description="Interrupt Enable Clear Register 1">
    <bitfield id="EN_MSMC_P3_BUSECC_DUMMY_DATA_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_busecc_dummy_data_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_BUSECC_DUMMY_DATA_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_busecc_dummy_data_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P1_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P1_BUSECC_DUMMY_DATA_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_busecc_dummy_data_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_BUSECC_DATA_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_busecc_data_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU9_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for cpu9_mst_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU9_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for cpu9_slv_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU8_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for cpu8_mst_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU8_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for cpu8_slv_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU7_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for cpu7_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU7_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for cpu7_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU6_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for cpu6_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU6_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for cpu6_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU5_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for cpu5_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU5_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for cpu5_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU4_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for cpu4_mst_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU4_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for cpu4_slv_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU3_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for cpu3_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU3_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for cpu3_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU2_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for cpu2_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU2_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for cpu2_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_ENABLE_CLR_REG2" acronym="MSMC_WRAP_ECC_SEC_ENABLE_CLR_REG2" offset="0xC8" width="32" description="Interrupt Enable Clear Register 2">
    <bitfield id="RMW3_QUEUE_BUSECC_1_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_queue_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW3_QUEUE_BUSECC_0_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_queue_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW3_CACHE_TAG_PIPE_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW3_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DATARAM_BANK2_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for dataram_bank2_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="SRAM2_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for sram2_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW2_SRAM_SF_PIPE_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW2_RMW_TAG_UPDATE_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_rmw_tag_update_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW2_QUEUE_BUSECC_1_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_queue_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW2_QUEUE_BUSECC_0_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_queue_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW2_CACHE_TAG_PIPE_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW2_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DATARAM_BANK1_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for dataram_bank1_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="SRAM1_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for sram1_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW1_SRAM_SF_PIPE_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW1_RMW_TAG_UPDATE_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_rmw_tag_update_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW1_QUEUE_BUSECC_1_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_queue_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW1_QUEUE_BUSECC_0_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_queue_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW1_CACHE_TAG_PIPE_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW1_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DATARAM_BANK0_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for dataram_bank0_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="SRAM0_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for sram0_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW0_SRAM_SF_PIPE_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW0_RMW_TAG_UPDATE_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_rmw_tag_update_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW0_QUEUE_BUSECC_1_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_queue_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW0_QUEUE_BUSECC_0_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_queue_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW0_CACHE_TAG_PIPE_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW0_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P3_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_busecc_dummy_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MSMC_WRAP_ECC_SEC_ENABLE_CLR_REG3" acronym="MSMC_WRAP_ECC_SEC_ENABLE_CLR_REG3" offset="0xCC" width="32" description="Interrupt Enable Clear Register 3">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLEC_J7ES_CLEC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for clec_clec_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EMIF_0_VSAFE_SI_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for emif_0_vsafe_si_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_DSP4_P2P_DST_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_dsp4_p2p_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EMIF1_MST_PIPE_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for emif1_mst_pipe_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EMIF1_SLV_PIPE_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for emif1_slv_pipe_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_DST_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_ecc_aggr0_p2p_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_ecc_aggr0_p2p_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CLEC_SRAM_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for clec_sram_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DATARAM_BANK3_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for dataram_bank3_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="SRAM3_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for sram3_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW3_SRAM_SF_PIPE_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW3_RMW_TAG_UPDATE_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_rmw_tag_update_busecc_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_EOI_REG" acronym="MSMC_WRAP_ECC_DED_EOI_REG" offset="0x13C" width="32" description="EOI Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_STATUS_REG0" acronym="MSMC_WRAP_ECC_DED_STATUS_REG0" offset="0x140" width="32" description="Interrupt Status Register 0">
    <bitfield id="CPU1_MST_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for cpu1_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU1_SLV_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for cpu1_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for cpu0_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for cpu0_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF0_MST_PIPE_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for emif0_mst_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF0_SLV_PIPE_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for emif0_slv_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU1_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for dru1_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU0_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for dru0_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU1_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for dru1_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU0_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for dru0_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="POSTARB_PIPE_CFG_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for postarb_pipe_cfg_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_MMR_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for msmc_mmr_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_RD_BUF_EDC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for dru_rd_buf_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_QUEUE_EDC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for dru_queue_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_ENG_EDC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for dru_eng_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_ATTR_EDC_DUMMY_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for dru_attr_edc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_1_EDC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for dru_1_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_0_EDC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for dru_0_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_PSI_EDC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for dru_psi_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_SLV_BRDG_ECC_EDC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for dru_cbass_slv_brdg_ecc_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_SCR_EDC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for dru_cbass_scr_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_FW_CH_EDC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for dru_cbass_mmr_fw_ch_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_FW_CH_BR_EDC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for dru_cbass_mmr_fw_ch_br_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_EDC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for dru_cbass_mmr_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_CFG_EDC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for dru_cbass_mmr_cfg_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_BRIDGE_EDC_DUMMY_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for dru_cbass_mmr_bridge_edc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_BRDG_EDC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for dru_cbass_mmr_brdg_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_BRDG_CFG_EDC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for dru_cbass_mmr_brdg_cfg_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_EDC_CTRL_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for dru_cbass_edc_ctrl_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_DMSC_SLV_BRDG_EDC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for dru_cbass_dmsc_slv_brdg_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_DMSC_SCR_EDC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for dru_cbass_dmsc_scr_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EDC_CTRL_ECCAGGR0_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for edc_ctrl_eccaggr0_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_STATUS_REG1" acronym="MSMC_WRAP_ECC_DED_STATUS_REG1" offset="0x144" width="32" description="Interrupt Status Register 1">
    <bitfield id="EN_MSMC_P3_BUSECC_DUMMY_DATA_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_busecc_dummy_data_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_BUSECC_DUMMY_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_BUSECC_DUMMY_DATA_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for en_msmc_p2_busecc_dummy_data_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_BUSECC_DUMMY_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_BUSECC_DUMMY_DATA_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for en_msmc_p1_busecc_dummy_data_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_BUSECC_DATA_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for en_msmc_p0_busecc_data_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU9_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for cpu9_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU9_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for cpu9_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU8_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for cpu8_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU8_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for cpu8_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU7_MST_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for cpu7_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU7_SLV_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for cpu7_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU6_MST_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for cpu6_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU6_SLV_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for cpu6_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU5_MST_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for cpu5_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU5_SLV_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for cpu5_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU4_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for cpu4_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU4_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for cpu4_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU3_MST_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for cpu3_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU3_SLV_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for cpu3_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU2_MST_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for cpu2_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU2_SLV_LOCAL_ARB_BUSECC_DUMMY_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for cpu2_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_STATUS_REG2" acronym="MSMC_WRAP_ECC_DED_STATUS_REG2" offset="0x148" width="32" description="Interrupt Status Register 2">
    <bitfield id="RMW3_QUEUE_BUSECC_1_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for rmw3_queue_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_QUEUE_BUSECC_0_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for rmw3_queue_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_CACHE_TAG_PIPE_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for rmw3_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for rmw3_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DATARAM_BANK2_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for dataram_bank2_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SRAM2_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for sram2_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_SRAM_SF_PIPE_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for rmw2_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_RMW_TAG_UPDATE_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for rmw2_rmw_tag_update_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_QUEUE_BUSECC_1_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for rmw2_queue_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_QUEUE_BUSECC_0_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for rmw2_queue_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_CACHE_TAG_PIPE_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for rmw2_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for rmw2_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DATARAM_BANK1_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for dataram_bank1_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SRAM1_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for sram1_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_SRAM_SF_PIPE_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for rmw1_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_RMW_TAG_UPDATE_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for rmw1_rmw_tag_update_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_QUEUE_BUSECC_1_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for rmw1_queue_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_QUEUE_BUSECC_0_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for rmw1_queue_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_CACHE_TAG_PIPE_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for rmw1_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for rmw1_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DATARAM_BANK0_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for dataram_bank0_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SRAM0_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for sram0_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_SRAM_SF_PIPE_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for rmw0_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_RMW_TAG_UPDATE_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for rmw0_rmw_tag_update_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_QUEUE_BUSECC_1_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for rmw0_queue_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_QUEUE_BUSECC_0_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for rmw0_queue_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_CACHE_TAG_PIPE_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for rmw0_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for rmw0_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_BUSECC_DUMMY_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for en_msmc_p3_busecc_dummy_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_STATUS_REG3" acronym="MSMC_WRAP_ECC_DED_STATUS_REG3" offset="0x14C" width="32" description="Interrupt Status Register 3">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLEC_J7ES_CLEC_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for clec_clec_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF_0_VSAFE_SI_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for emif_0_vsafe_si_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_DSP4_P2P_DST_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_dsp4_p2p_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF1_MST_PIPE_BUSECC_DUMMY_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for emif1_mst_pipe_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF1_SLV_PIPE_BUSECC_DUMMY_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for emif1_slv_pipe_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_DST_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_ecc_aggr0_p2p_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_SRC_BUSECC_DUMMY_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_ecc_aggr0_p2p_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CLEC_SRAM_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for clec_sram_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DATARAM_BANK3_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for dataram_bank3_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SRAM3_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for sram3_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_SRAM_SF_PIPE_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for rmw3_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_RMW_TAG_UPDATE_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for rmw3_rmw_tag_update_busecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_ENABLE_SET_REG0" acronym="MSMC_WRAP_ECC_DED_ENABLE_SET_REG0" offset="0x180" width="32" description="Interrupt Enable Set Register 0">
    <bitfield id="CPU1_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for cpu1_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU1_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for cpu1_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for cpu0_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for cpu0_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF0_MST_PIPE_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for emif0_mst_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF0_SLV_PIPE_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for emif0_slv_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU1_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for dru1_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU0_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for dru0_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU1_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for dru1_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU0_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for dru0_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="POSTARB_PIPE_CFG_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for postarb_pipe_cfg_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MSMC_MMR_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for msmc_mmr_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_RD_BUF_EDC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for dru_rd_buf_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_QUEUE_EDC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for dru_queue_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_ENG_EDC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for dru_eng_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_ATTR_EDC_DUMMY_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for dru_attr_edc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_1_EDC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for dru_1_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_0_EDC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for dru_0_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_PSI_EDC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for dru_psi_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_SLV_BRDG_ECC_EDC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_slv_brdg_ecc_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_SCR_EDC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_scr_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_FW_CH_EDC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_mmr_fw_ch_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_FW_CH_BR_EDC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_mmr_fw_ch_br_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_EDC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_mmr_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_CFG_EDC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_mmr_cfg_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_BRIDGE_EDC_DUMMY_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_mmr_bridge_edc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_BRDG_EDC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_mmr_brdg_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_MMR_BRDG_CFG_EDC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_mmr_brdg_cfg_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_EDC_CTRL_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_edc_ctrl_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_DMSC_SLV_BRDG_EDC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_dmsc_slv_brdg_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DRU_CBASS_DMSC_SCR_EDC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for dru_cbass_dmsc_scr_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EDC_CTRL_ECCAGGR0_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for edc_ctrl_eccaggr0_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_ENABLE_SET_REG1" acronym="MSMC_WRAP_ECC_DED_ENABLE_SET_REG1" offset="0x184" width="32" description="Interrupt Enable Set Register 1">
    <bitfield id="EN_MSMC_P3_BUSECC_DUMMY_DATA_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_busecc_dummy_data_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_BUSECC_DUMMY_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P2_BUSECC_DUMMY_DATA_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p2_busecc_dummy_data_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_BUSECC_DUMMY_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P1_BUSECC_DUMMY_DATA_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p1_busecc_dummy_data_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P0_BUSECC_DATA_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p0_busecc_data_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU9_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for cpu9_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU9_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for cpu9_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU8_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for cpu8_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU8_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for cpu8_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU7_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for cpu7_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU7_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for cpu7_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU6_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for cpu6_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU6_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for cpu6_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU5_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for cpu5_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU5_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for cpu5_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU4_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for cpu4_mst_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU4_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for cpu4_slv_local_arb_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU3_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for cpu3_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU3_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for cpu3_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU2_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for cpu2_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU2_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for cpu2_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_ENABLE_SET_REG2" acronym="MSMC_WRAP_ECC_DED_ENABLE_SET_REG2" offset="0x188" width="32" description="Interrupt Enable Set Register 2">
    <bitfield id="RMW3_QUEUE_BUSECC_1_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for rmw3_queue_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_QUEUE_BUSECC_0_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for rmw3_queue_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_CACHE_TAG_PIPE_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for rmw3_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for rmw3_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DATARAM_BANK2_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for dataram_bank2_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SRAM2_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for sram2_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_SRAM_SF_PIPE_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for rmw2_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_RMW_TAG_UPDATE_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for rmw2_rmw_tag_update_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_QUEUE_BUSECC_1_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for rmw2_queue_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_QUEUE_BUSECC_0_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for rmw2_queue_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_CACHE_TAG_PIPE_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for rmw2_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW2_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for rmw2_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DATARAM_BANK1_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for dataram_bank1_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SRAM1_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for sram1_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_SRAM_SF_PIPE_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for rmw1_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_RMW_TAG_UPDATE_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for rmw1_rmw_tag_update_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_QUEUE_BUSECC_1_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for rmw1_queue_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_QUEUE_BUSECC_0_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for rmw1_queue_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_CACHE_TAG_PIPE_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for rmw1_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW1_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for rmw1_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DATARAM_BANK0_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for dataram_bank0_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SRAM0_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for sram0_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_SRAM_SF_PIPE_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for rmw0_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_RMW_TAG_UPDATE_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for rmw0_rmw_tag_update_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_QUEUE_BUSECC_1_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for rmw0_queue_busecc_1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_QUEUE_BUSECC_0_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for rmw0_queue_busecc_0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_CACHE_TAG_PIPE_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for rmw0_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW0_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for rmw0_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EN_MSMC_P3_BUSECC_DUMMY_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for en_msmc_p3_busecc_dummy_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_ENABLE_SET_REG3" acronym="MSMC_WRAP_ECC_DED_ENABLE_SET_REG3" offset="0x18C" width="32" description="Interrupt Enable Set Register 3">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLEC_J7ES_CLEC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for clec_clec_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF_0_VSAFE_SI_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for emif_0_vsafe_si_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_DSP4_P2P_DST_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_dsp4_p2p_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF1_MST_PIPE_BUSECC_DUMMY_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for emif1_mst_pipe_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EMIF1_SLV_PIPE_BUSECC_DUMMY_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for emif1_slv_pipe_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_DST_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_ecc_aggr0_p2p_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_SRC_BUSECC_DUMMY_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_ecc_aggr0_p2p_src_busecc_dummy_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CLEC_SRAM_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for clec_sram_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DATARAM_BANK3_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for dataram_bank3_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SRAM3_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for sram3_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_SRAM_SF_PIPE_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for rmw3_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RMW3_RMW_TAG_UPDATE_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for rmw3_rmw_tag_update_busecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_ENABLE_CLR_REG0" acronym="MSMC_WRAP_ECC_DED_ENABLE_CLR_REG0" offset="0x1C0" width="32" description="Interrupt Enable Clear Register 0">
    <bitfield id="CPU1_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for cpu1_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU1_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for cpu1_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for cpu0_mst_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for cpu0_slv_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EMIF0_MST_PIPE_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for emif0_mst_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EMIF0_SLV_PIPE_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for emif0_slv_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU1_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for dru1_mst_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU0_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for dru0_mst_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU1_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for dru1_slv_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU0_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for dru0_slv_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="POSTARB_PIPE_CFG_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for postarb_pipe_cfg_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MSMC_MMR_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for msmc_mmr_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_RD_BUF_EDC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for dru_rd_buf_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_QUEUE_EDC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for dru_queue_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_ENG_EDC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for dru_eng_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_ATTR_EDC_DUMMY_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for dru_attr_edc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_1_EDC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for dru_1_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_0_EDC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for dru_0_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_PSI_EDC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for dru_psi_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_SLV_BRDG_ECC_EDC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_slv_brdg_ecc_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_SCR_EDC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_scr_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_MMR_FW_CH_EDC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_mmr_fw_ch_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_MMR_FW_CH_BR_EDC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_mmr_fw_ch_br_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_MMR_EDC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_mmr_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_MMR_CFG_EDC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_mmr_cfg_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_MMR_BRIDGE_EDC_DUMMY_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_mmr_bridge_edc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_MMR_BRDG_EDC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_mmr_brdg_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_MMR_BRDG_CFG_EDC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_mmr_brdg_cfg_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_EDC_CTRL_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_edc_ctrl_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_DMSC_SLV_BRDG_EDC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_dmsc_slv_brdg_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DRU_CBASS_DMSC_SCR_EDC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for dru_cbass_dmsc_scr_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EDC_CTRL_ECCAGGR0_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for edc_ctrl_eccaggr0_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_ENABLE_CLR_REG1" acronym="MSMC_WRAP_ECC_DED_ENABLE_CLR_REG1" offset="0x1C4" width="32" description="Interrupt Enable Clear Register 1">
    <bitfield id="EN_MSMC_P3_BUSECC_DUMMY_DATA_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_busecc_dummy_data_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P2_BUSECC_DUMMY_DATA_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p2_busecc_dummy_data_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P1_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P1_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P1_BUSECC_DUMMY_DATA_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p1_busecc_dummy_data_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P0_BUSECC_DATA_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p0_busecc_data_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU9_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for cpu9_mst_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU9_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for cpu9_slv_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU8_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for cpu8_mst_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU8_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for cpu8_slv_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU7_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for cpu7_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU7_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for cpu7_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU6_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for cpu6_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU6_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for cpu6_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU5_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for cpu5_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU5_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for cpu5_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU4_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for cpu4_mst_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU4_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for cpu4_slv_local_arb_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU3_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for cpu3_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU3_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for cpu3_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU2_MST_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for cpu2_mst_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU2_SLV_LOCAL_ARB_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for cpu2_slv_local_arb_busecc_dummy_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_ENABLE_CLR_REG2" acronym="MSMC_WRAP_ECC_DED_ENABLE_CLR_REG2" offset="0x1C8" width="32" description="Interrupt Enable Clear Register 2">
    <bitfield id="RMW3_QUEUE_BUSECC_1_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_queue_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW3_QUEUE_BUSECC_0_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_queue_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW3_CACHE_TAG_PIPE_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW3_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DATARAM_BANK2_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for dataram_bank2_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="SRAM2_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for sram2_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW2_SRAM_SF_PIPE_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW2_RMW_TAG_UPDATE_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_rmw_tag_update_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW2_QUEUE_BUSECC_1_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_queue_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW2_QUEUE_BUSECC_0_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_queue_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW2_CACHE_TAG_PIPE_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW2_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DATARAM_BANK1_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for dataram_bank1_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="SRAM1_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for sram1_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW1_SRAM_SF_PIPE_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW1_RMW_TAG_UPDATE_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_rmw_tag_update_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW1_QUEUE_BUSECC_1_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_queue_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW1_QUEUE_BUSECC_0_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_queue_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW1_CACHE_TAG_PIPE_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW1_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DATARAM_BANK0_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for dataram_bank0_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="SRAM0_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for sram0_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW0_SRAM_SF_PIPE_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW0_RMW_TAG_UPDATE_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_rmw_tag_update_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW0_QUEUE_BUSECC_1_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_queue_busecc_1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW0_QUEUE_BUSECC_0_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_queue_busecc_0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW0_CACHE_TAG_PIPE_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_cache_tag_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW0_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_M2M_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_vbusp_cfg_src_m2m_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_vbusp_cfg_src_p2m_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P3_VBUSP_CFG_SRC_P2M_DST_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_vbusp_cfg_src_p2m_dst_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EN_MSMC_P3_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for en_msmc_p3_busecc_dummy_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MSMC_WRAP_ECC_DED_ENABLE_CLR_REG3" acronym="MSMC_WRAP_ECC_DED_ENABLE_CLR_REG3" offset="0x1CC" width="32" description="Interrupt Enable Clear Register 3">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLEC_J7ES_CLEC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for clec_clec_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EMIF_0_VSAFE_SI_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for emif_0_vsafe_si_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_DSP4_P2P_DST_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_dsp4_p2p_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EMIF1_MST_PIPE_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for emif1_mst_pipe_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EMIF1_SLV_PIPE_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for emif1_slv_pipe_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_DST_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_ecc_aggr0_p2p_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_ECC_AGGR0_P2P_SRC_BUSECC_DUMMY_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_ecc_aggr0_p2p_src_busecc_dummy_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CLEC_SRAM_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for clec_sram_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DATARAM_BANK3_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for dataram_bank3_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="SRAM3_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for sram3_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW3_SRAM_SF_PIPE_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_sram_sf_pipe_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RMW3_RMW_TAG_UPDATE_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_rmw_tag_update_busecc_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MSMC_WRAP_ECC_AGGR_ENABLE_SET" acronym="MSMC_WRAP_ECC_AGGR_ENABLE_SET" offset="0x200" width="32" description="AGGR interrupt enable set Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="" rwaccess="RW1S"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="" rwaccess="RW1S"/>
  </register>
  <register id="MSMC_WRAP_ECC_AGGR_ENABLE_CLR" acronym="MSMC_WRAP_ECC_AGGR_ENABLE_CLR" offset="0x204" width="32" description="AGGR interrupt enable clear Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="" rwaccess="RW1C"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="" rwaccess="RW1C"/>
  </register>
  <register id="MSMC_WRAP_ECC_AGGR_STATUS_SET" acronym="MSMC_WRAP_ECC_AGGR_STATUS_SET" offset="0x208" width="32" description="AGGR interrupt status set Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="" rwaccess="RWincr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="" rwaccess="RWincr"/>
  </register>
  <register id="MSMC_WRAP_ECC_AGGR_STATUS_CLR" acronym="MSMC_WRAP_ECC_AGGR_STATUS_CLR" offset="0x20C" width="32" description="AGGR interrupt status clear Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="" rwaccess="RWdecr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="" rwaccess="RWdecr"/>
  </register>
</module>
