<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a3038b67ad54ebf0026910ec889e76da7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a963610c701e4718eaa8dd754ddcdf4bd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac3f79dfb93f6898569da2205786195eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:ac3f79dfb93f6898569da2205786195eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9a3f478018382291715dad6ea6c684"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:a5f9a3f478018382291715dad6ea6c684"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#a5f9a3f478018382291715dad6ea6c684">More...</a><br /></td></tr>
<tr class="separator:a5f9a3f478018382291715dad6ea6c684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae39eef1fbd7a179595ef42708a36301"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:aae39eef1fbd7a179595ef42708a36301"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#aae39eef1fbd7a179595ef42708a36301">More...</a><br /></td></tr>
<tr class="separator:aae39eef1fbd7a179595ef42708a36301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d45f6737fdf2f8a61a25b3387793096"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a4d45f6737fdf2f8a61a25b3387793096"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#a4d45f6737fdf2f8a61a25b3387793096">More...</a><br /></td></tr>
<tr class="separator:a4d45f6737fdf2f8a61a25b3387793096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b5c62e45fab4da88bf592b61d3017a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:ac4b5c62e45fab4da88bf592b61d3017a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#ac4b5c62e45fab4da88bf592b61d3017a">More...</a><br /></td></tr>
<tr class="separator:ac4b5c62e45fab4da88bf592b61d3017a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c1952ec2b4a589fa5464f04a489387"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:af2c1952ec2b4a589fa5464f04a489387"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#af2c1952ec2b4a589fa5464f04a489387">More...</a><br /></td></tr>
<tr class="separator:af2c1952ec2b4a589fa5464f04a489387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ad5a30537e0837f345c3b2837ced83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a36ad5a30537e0837f345c3b2837ced83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#a36ad5a30537e0837f345c3b2837ced83">More...</a><br /></td></tr>
<tr class="separator:a36ad5a30537e0837f345c3b2837ced83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8113e7ba5b21307f8cfff99c5453451d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a8113e7ba5b21307f8cfff99c5453451d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#a8113e7ba5b21307f8cfff99c5453451d">More...</a><br /></td></tr>
<tr class="separator:a8113e7ba5b21307f8cfff99c5453451d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacffce3ae0da710bbfe72e0c7df2b34c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:aacffce3ae0da710bbfe72e0c7df2b34c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#aacffce3ae0da710bbfe72e0c7df2b34c">More...</a><br /></td></tr>
<tr class="separator:aacffce3ae0da710bbfe72e0c7df2b34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25e9d4454cea76df4913f279ce76c0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:ae25e9d4454cea76df4913f279ce76c0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#ae25e9d4454cea76df4913f279ce76c0d">More...</a><br /></td></tr>
<tr class="separator:ae25e9d4454cea76df4913f279ce76c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72247be596d61a229d056bd2e4a448b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a72247be596d61a229d056bd2e4a448b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#a72247be596d61a229d056bd2e4a448b5">More...</a><br /></td></tr>
<tr class="separator:a72247be596d61a229d056bd2e4a448b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f21b2b7119004a0d4b0b73fa12b9b23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a3f21b2b7119004a0d4b0b73fa12b9b23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#a3f21b2b7119004a0d4b0b73fa12b9b23">More...</a><br /></td></tr>
<tr class="separator:a3f21b2b7119004a0d4b0b73fa12b9b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c10e4e2d7cdbb0fd1c78f34b13cb9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:ad5c10e4e2d7cdbb0fd1c78f34b13cb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#ad5c10e4e2d7cdbb0fd1c78f34b13cb9e">More...</a><br /></td></tr>
<tr class="separator:ad5c10e4e2d7cdbb0fd1c78f34b13cb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36db74244965fa6630e6a8c01ef4b04d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a36db74244965fa6630e6a8c01ef4b04d"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#a36db74244965fa6630e6a8c01ef4b04d">More...</a><br /></td></tr>
<tr class="separator:a36db74244965fa6630e6a8c01ef4b04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6f073c40cd1371a5c233624ac9865b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:abb6f073c40cd1371a5c233624ac9865b"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#abb6f073c40cd1371a5c233624ac9865b">More...</a><br /></td></tr>
<tr class="separator:abb6f073c40cd1371a5c233624ac9865b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37dde46002ab77dae2518104a8d9850"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:ac37dde46002ab77dae2518104a8d9850"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#ac37dde46002ab77dae2518104a8d9850">More...</a><br /></td></tr>
<tr class="separator:ac37dde46002ab77dae2518104a8d9850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae015e8e75f716ef581a4c6628311d556"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:ae015e8e75f716ef581a4c6628311d556"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#ae015e8e75f716ef581a4c6628311d556">More...</a><br /></td></tr>
<tr class="separator:ae015e8e75f716ef581a4c6628311d556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b0130974bee77a9606c74304bb9b5ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a8b0130974bee77a9606c74304bb9b5ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#a8b0130974bee77a9606c74304bb9b5ee">More...</a><br /></td></tr>
<tr class="separator:a8b0130974bee77a9606c74304bb9b5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a56245667b7140621624156d11e08d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a0a56245667b7140621624156d11e08d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#a0a56245667b7140621624156d11e08d8">More...</a><br /></td></tr>
<tr class="separator:a0a56245667b7140621624156d11e08d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf61a5ebc9f927e5c47f663998fbcd19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:aaf61a5ebc9f927e5c47f663998fbcd19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#aaf61a5ebc9f927e5c47f663998fbcd19">More...</a><br /></td></tr>
<tr class="separator:aaf61a5ebc9f927e5c47f663998fbcd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a13d3832d070737a4c5e320b71b0de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a02a13d3832d070737a4c5e320b71b0de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#a02a13d3832d070737a4c5e320b71b0de">More...</a><br /></td></tr>
<tr class="separator:a02a13d3832d070737a4c5e320b71b0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06cd7b177efe64037cad56f759da8793"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:a06cd7b177efe64037cad56f759da8793"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d225_1_1_0d230.html#a06cd7b177efe64037cad56f759da8793">More...</a><br /></td></tr>
<tr class="separator:a06cd7b177efe64037cad56f759da8793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963610c701e4718eaa8dd754ddcdf4bd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a963610c701e4718eaa8dd754ddcdf4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adedb43e991230f6d6e174dc4be89ebc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:adedb43e991230f6d6e174dc4be89ebc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3038b67ad54ebf0026910ec889e76da7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a3038b67ad54ebf0026910ec889e76da7">EAX</a></td></tr>
<tr class="separator:a3038b67ad54ebf0026910ec889e76da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e101df0c3c09765cc3c85f005a92e7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa6d1fe02ce57dd57a9095d20bf2fa096"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa9d668d231f7a1c4bd27ce6703db88ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:aa9d668d231f7a1c4bd27ce6703db88ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d7/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d226_1_1_0d255.html#aa9d668d231f7a1c4bd27ce6703db88ce">More...</a><br /></td></tr>
<tr class="separator:aa9d668d231f7a1c4bd27ce6703db88ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8248deca8d9a7d164a3c33934aa3b06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:af8248deca8d9a7d164a3c33934aa3b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d226_1_1_0d255.html#af8248deca8d9a7d164a3c33934aa3b06">More...</a><br /></td></tr>
<tr class="separator:af8248deca8d9a7d164a3c33934aa3b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d1fe02ce57dd57a9095d20bf2fa096"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa6d1fe02ce57dd57a9095d20bf2fa096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a972dab355a2cdf3d0c3420a3c3824824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a972dab355a2cdf3d0c3420a3c3824824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e101df0c3c09765cc3c85f005a92e7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa4e101df0c3c09765cc3c85f005a92e7">EBX</a></td></tr>
<tr class="separator:aa4e101df0c3c09765cc3c85f005a92e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be35fe43ad25bf9a706c5577640db8d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac2647f1fa9e24bb966900b33b3000f02"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae186554593f866dd669a30e2db1cbf71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:ae186554593f866dd669a30e2db1cbf71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/db5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d227_1_1_0d258.html#ae186554593f866dd669a30e2db1cbf71">More...</a><br /></td></tr>
<tr class="separator:ae186554593f866dd669a30e2db1cbf71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2647f1fa9e24bb966900b33b3000f02"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac2647f1fa9e24bb966900b33b3000f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a74894d885a006665039f701cc810c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a68a74894d885a006665039f701cc810c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be35fe43ad25bf9a706c5577640db8d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9be35fe43ad25bf9a706c5577640db8d">ECX</a></td></tr>
<tr class="separator:a9be35fe43ad25bf9a706c5577640db8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd89a19c12a32fdff387c8be53d48408"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a47dfb81f86f20fe40fc6482cd81e2d89"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9c3cb0f3a82d135e2b65d0eafbc7f9de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:a9c3cb0f3a82d135e2b65d0eafbc7f9de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d228_1_1_0d260.html#a9c3cb0f3a82d135e2b65d0eafbc7f9de">More...</a><br /></td></tr>
<tr class="separator:a9c3cb0f3a82d135e2b65d0eafbc7f9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b006e60ce3ed73b50602cd95f763d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:af2b006e60ce3ed73b50602cd95f763d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d228_1_1_0d260.html#af2b006e60ce3ed73b50602cd95f763d5">More...</a><br /></td></tr>
<tr class="separator:af2b006e60ce3ed73b50602cd95f763d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8248e0db392b67fd17c0bbf550402b59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a8248e0db392b67fd17c0bbf550402b59"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d228_1_1_0d260.html#a8248e0db392b67fd17c0bbf550402b59">More...</a><br /></td></tr>
<tr class="separator:a8248e0db392b67fd17c0bbf550402b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a830043d9369def490f972168df8321ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a830043d9369def490f972168df8321ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d228_1_1_0d260.html#a830043d9369def490f972168df8321ef">More...</a><br /></td></tr>
<tr class="separator:a830043d9369def490f972168df8321ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af36ca0be7b1452fb3daa2fa560e2e466"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:af36ca0be7b1452fb3daa2fa560e2e466"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d228_1_1_0d260.html#af36ca0be7b1452fb3daa2fa560e2e466">More...</a><br /></td></tr>
<tr class="separator:af36ca0be7b1452fb3daa2fa560e2e466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3aee38f2dadc2bb618b4f5dccf9461d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:ab3aee38f2dadc2bb618b4f5dccf9461d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/dc5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d228_1_1_0d260.html#ab3aee38f2dadc2bb618b4f5dccf9461d">More...</a><br /></td></tr>
<tr class="separator:ab3aee38f2dadc2bb618b4f5dccf9461d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47dfb81f86f20fe40fc6482cd81e2d89"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a47dfb81f86f20fe40fc6482cd81e2d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488ea718a7ef717b6fbdf540894fc87e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a488ea718a7ef717b6fbdf540894fc87e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd89a19c12a32fdff387c8be53d48408"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#abd89a19c12a32fdff387c8be53d48408">EDX</a></td></tr>
<tr class="separator:abd89a19c12a32fdff387c8be53d48408"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a3038b67ad54ebf0026910ec889e76da7">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa4e101df0c3c09765cc3c85f005a92e7">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9be35fe43ad25bf9a706c5577640db8d">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#abd89a19c12a32fdff387c8be53d48408">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a3038b67ad54ebf0026910ec889e76da7"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a3038b67ad54ebf0026910ec889e76da7">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@225 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a9be35fe43ad25bf9a706c5577640db8d"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9be35fe43ad25bf9a706c5577640db8d">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@227 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_aa4e101df0c3c09765cc3c85f005a92e7"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa4e101df0c3c09765cc3c85f005a92e7">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@226 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_abd89a19c12a32fdff387c8be53d48408"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#abd89a19c12a32fdff387c8be53d48408">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@228 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a3038b67ad54ebf0026910ec889e76da7">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa4e101df0c3c09765cc3c85f005a92e7">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9be35fe43ad25bf9a706c5577640db8d">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#abd89a19c12a32fdff387c8be53d48408">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a3038b67ad54ebf0026910ec889e76da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3038b67ad54ebf0026910ec889e76da7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="aa4e101df0c3c09765cc3c85f005a92e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e101df0c3c09765cc3c85f005a92e7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a9be35fe43ad25bf9a706c5577640db8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9be35fe43ad25bf9a706c5577640db8d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="abd89a19c12a32fdff387c8be53d48408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd89a19c12a32fdff387c8be53d48408">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
