aig 1995 14 120 9 1861
1
1627
1631
1635
1639
1643
1647
1651
1655
1701
1
1753
1757
1761
1765
1769
1773
1777
1781
1831
1
2093
2097
2101
2105
2109
2113
2117
2121
2173
1
2225
2229
2233
2237
2241
2245
2249
2253
2263
1
2525
2529
2533
2537
2541
2545
2549
2553
2605
1
2657
2661
2665
2669
2673
2677
2681
2685
2695
1
2957
2961
2965
2969
2973
2977
2981
2985
3037
1
3089
3093
3097
3101
3105
3109
3113
3117
3127
1
3389
3393
3397
3401
3405
3409
3413
3417
3469
1
3521
3525
3529
3533
3537
3541
3545
3549
3559
1
3821
3825
3829
3833
3837
3841
3845
3849
3901
1
3953
3957
3961
3965
3969
3973
3977
3981
3991
272
278
284
290
296
302
308
314
1525
%()),/-051	4;58
A9<G=@MADS˘¸çèíììñô	ù†•ß	™±±¥
Ωªæ…≈»’œ“·Z\Ûˆáâåççêì	óöü°	§´´Æ
∑µ∏√ø¬œ…Ã€Z\fÜ°§µ∑∫ªªæ¡	≈»Õœ	“ŸŸ‹
Â„ÊÒÌ˝˜˙âZ\õûØ±¥µµ∏ª	ø¬«…	Ã””÷
ﬂ›‡ÎÁÍ˜ÒÙÉZ\f‘–ÀŒﬂ·‰ÂÂËÎ	ÔÚ˜˘	¸ÉÉÜ
èçêõóöß°§≥Z\≈»Ÿ€ﬁﬂﬂ‚Â	ÈÏÒÛ	ˆ˝˝Ä
âáäïëî°õû≠Z\f§—ı¯âãéèèíï	ôú°£	¶≠≠∞
π∑∫≈¡ƒ—ÀŒ›Z\ÔÚÉÖàââåè	ìñõù	†ßß™
≥±¥øªæÀ≈»◊Z\fÙ—ü¢≥µ∏ππºø	√∆ÀÕ	–◊◊⁄
„·‰ÔÎÓ˚ı¯áZ\ôú≠Ø≤≥≥∂π	Ω¿≈«	 ——‘
›€ﬁÈÂËıÔÚÅ	Z\fƒ
—…Ã›ﬂ‚„„ÊÈ	Ìı˜	˙Å	Å	Ñ	
ç	ã	é	ô	ï	ò	•	ü	¢	±	Z\√	∆	◊	¨	´		™	®	™	®	™	®	™	®	™	®	™	®	*,6û ™ÁÍ˙Œ∞	ÍÚÛà–º	ˆ˛ˇñ“»	Çäã§‘‘	éñó≤÷‡	ö¢£¿ÿÏ	¶ÆØŒ⁄¯bÛbYÄ\OéREúH;™>1∏4'∆*‘ mpce[]SUKMCEò¯	§ûò‚
ƒú‚
 †‹
÷§÷
‚®–
Ó¨ 
˙∞ƒ
Ü¥æ
í+®.)Æ,'¥*%∫(#¿&!∆$Ã"“ Ê˛ÊÊÍÍÓÓÚÚˆˆ˙˙ö‡æ†˘
i˛
cÇf®∂	¯ÅfÖiécîf∆Ã	˛$‚&¸
ôfùi¶c¨fÍ‰	äÅõ±fµiæcƒfé¸	ñô≥…fÕi÷c‹f≤î
¢±À·fÂiÓcÙf÷¨
Æ…„˘f˝iÜcåf˙ƒ
∫·˚ëfïiûc§fû‹
∆ı∞¯›Ã‡Ω¿ùî†}∏Ä]‹`=Ä@§ ˇÇﬂ·¡√£•ÖágiIKÓÄÚÙ∏¡Íí∏«Íò≤”‰§¨ﬂﬁ∞¶Îÿº†˜“»öÉÃ‘îè∆‡+˛.)Ñ,'ä*%ê(#ñ&!ú$¢"® ±ò¿åŒŸiﬁc‚f÷î»·fÂiÓcÙfÙ™Œ$¬&‹˘f˝iÜcåfò¬⁄·˚ëfïiûc§fº⁄Ê˘ì©f≠i∂cºf‡ÚÚë´¡f≈iŒc‘fÑä˛©√Ÿf›iÊcÏf®¢ä¡€Òfıi˛cÑfÃ∫ñıﬁ¯›˙‡Ωû¿ù¬†}ÊÄ]ä`=Æ@“ ˇÇﬂ·¡√£•ÖágiIKúﬁ¬¢òè»‚òï»Ëí°¬Ùå≠ºÄÜπ∂åÄ≈∞ò˙—™§Ù›§∞+¨.)≤,'∏*%æ(#ƒ&! $–"÷ ëÊû‹¸∑iºc¿fÑÚòøf√iÃc“f¢àû$†&∫◊f€i‰cÍf∆†™øŸÔfÛi¸cÇfÍ∏∂◊Òáfãiîcöfé–¬Ôâüf£i¨c≤f≤ËŒá°∑fªiƒc f÷Ä⁄üπœf”i‹c‚f˙òÊıå¯›®‡ΩÃ¿ù†}îÄ]∏`=‹@Ä ˇÇﬂ·¡√£•ÖágiIK ºí–ˆﬂ¶≤ˆÂ¶∏Ò†ƒÍ˝ö–‰âî‹ﬁïéËÿ°àÙ“≠ÇÄ+⁄.)‡,'Ê*%Ï(#Ú&!¯$˛"Ñ Ô∂¸¨™ïiöcûf≤–Ë	ùf°i™c∞f–ÊÓ	$˛&òµfπi¬c»fÙ˛˙	ù∑Õf—i⁄c‡fòñÜ
µœÂfÈiÚc¯fºÆí
ÕÁ˝fÅiäcêf‡∆û
Âˇïfôi¢c®fÑﬁ™
˝ó≠f±i∫c¿f®ˆ∂
ı∫¯›÷‡Ω˙¿ùû†}¬Ä]Ê`=ä@Æ ˇÇﬂ·¡√£•ÖágiIK¯ö‚	˛‘ØÑÇ	‘µÑà	Œ¡˛î	»Õ¯†	¬ŸÚ¨	ºÂÏ∏	∂ÒÊƒ	∞˝‡–	+à.)é,'î*%ö(#†&!¶$¨"≤ ÕÜ⁄¸ÿÛi¯c¸f‡‚Ñ˚fˇiàcéf˛¯ä$‹&ˆìfói†c¶f¢ñê˚ï´fØi∏cæf∆¥ñì≠√f«i–c÷fÍ“ú´≈€fﬂiËcÓfé¢√›Ûf˜iÄcÜf≤é®€ıãfèiòcûf÷¨ÆıË¯›Ñ‡Ω®¿ùÃ†}Ä]î`=∏@‹ ˇÇﬂ·¡√£•ÖágiIK¶¯≤¨≤ˇ‚“
≤Ö	‚ÿ
¨ë	‹‰
¶ù	÷
†©	–¸
öµ	 àî¡	ƒîéÕ	æ†+∂.)º,'¬*%»(#Œ&!‘$⁄"‡ ´÷	∏Ã
Üi0 hold_signals<0>
i1 hold_signals<1>
i2 hold_signals<2>
i3 hold_signals<3>
i4 hold_signals<4>
i5 hold_signals<5>
i6 input_vector<0>
i7 input_vector<1>
i8 input_vector<2>
i9 input_vector<3>
i10 input_vector<4>
i11 input_vector<5>
i12 input_vector<6>
i13 input_vector<7>
l0 top|full_adder_nbit(1)|parity_protected_memory(2)|n37
l1 top|full_adder_nbit(1)|parity_protected_memory(2)|memory<0>_out
l2 top|full_adder_nbit(1)|parity_protected_memory(2)|memory<1>_out
l3 top|full_adder_nbit(1)|parity_protected_memory(2)|memory<2>_out
l4 top|full_adder_nbit(1)|parity_protected_memory(2)|memory<3>_out
l5 top|full_adder_nbit(1)|parity_protected_memory(2)|memory<4>_out
l6 top|full_adder_nbit(1)|parity_protected_memory(2)|memory<5>_out
l7 top|full_adder_nbit(1)|parity_protected_memory(2)|memory<6>_out
l8 top|full_adder_nbit(1)|parity_protected_memory(2)|memory<7>_out
l9 top|full_adder_nbit(1)|parity_protected_memory(2)|parity_reg_out
l10 top|full_adder_nbit(1)|parity_protected_memory(3)|n37
l11 top|full_adder_nbit(1)|parity_protected_memory(3)|memory<0>_out
l12 top|full_adder_nbit(1)|parity_protected_memory(3)|memory<1>_out
l13 top|full_adder_nbit(1)|parity_protected_memory(3)|memory<2>_out
l14 top|full_adder_nbit(1)|parity_protected_memory(3)|memory<3>_out
l15 top|full_adder_nbit(1)|parity_protected_memory(3)|memory<4>_out
l16 top|full_adder_nbit(1)|parity_protected_memory(3)|memory<5>_out
l17 top|full_adder_nbit(1)|parity_protected_memory(3)|memory<6>_out
l18 top|full_adder_nbit(1)|parity_protected_memory(3)|memory<7>_out
l19 top|full_adder_nbit(1)|parity_protected_memory(3)|parity_reg_out
l20 top|full_adder_nbit(4)|parity_protected_memory(5)|n37
l21 top|full_adder_nbit(4)|parity_protected_memory(5)|memory<0>_out
l22 top|full_adder_nbit(4)|parity_protected_memory(5)|memory<1>_out
l23 top|full_adder_nbit(4)|parity_protected_memory(5)|memory<2>_out
l24 top|full_adder_nbit(4)|parity_protected_memory(5)|memory<3>_out
l25 top|full_adder_nbit(4)|parity_protected_memory(5)|memory<4>_out
l26 top|full_adder_nbit(4)|parity_protected_memory(5)|memory<5>_out
l27 top|full_adder_nbit(4)|parity_protected_memory(5)|memory<6>_out
l28 top|full_adder_nbit(4)|parity_protected_memory(5)|memory<7>_out
l29 top|full_adder_nbit(4)|parity_protected_memory(5)|parity_reg_out
l30 top|full_adder_nbit(4)|parity_protected_memory(6)|n37
l31 top|full_adder_nbit(4)|parity_protected_memory(6)|memory<0>_out
l32 top|full_adder_nbit(4)|parity_protected_memory(6)|memory<1>_out
l33 top|full_adder_nbit(4)|parity_protected_memory(6)|memory<2>_out
l34 top|full_adder_nbit(4)|parity_protected_memory(6)|memory<3>_out
l35 top|full_adder_nbit(4)|parity_protected_memory(6)|memory<4>_out
l36 top|full_adder_nbit(4)|parity_protected_memory(6)|memory<5>_out
l37 top|full_adder_nbit(4)|parity_protected_memory(6)|memory<6>_out
l38 top|full_adder_nbit(4)|parity_protected_memory(6)|memory<7>_out
l39 top|full_adder_nbit(4)|parity_protected_memory(6)|parity_reg_out
l40 top|full_adder_nbit(7)|parity_protected_memory(8)|n37
l41 top|full_adder_nbit(7)|parity_protected_memory(8)|memory<0>_out
l42 top|full_adder_nbit(7)|parity_protected_memory(8)|memory<1>_out
l43 top|full_adder_nbit(7)|parity_protected_memory(8)|memory<2>_out
l44 top|full_adder_nbit(7)|parity_protected_memory(8)|memory<3>_out
l45 top|full_adder_nbit(7)|parity_protected_memory(8)|memory<4>_out
l46 top|full_adder_nbit(7)|parity_protected_memory(8)|memory<5>_out
l47 top|full_adder_nbit(7)|parity_protected_memory(8)|memory<6>_out
l48 top|full_adder_nbit(7)|parity_protected_memory(8)|memory<7>_out
l49 top|full_adder_nbit(7)|parity_protected_memory(8)|parity_reg_out
l50 top|full_adder_nbit(7)|parity_protected_memory(9)|n37
l51 top|full_adder_nbit(7)|parity_protected_memory(9)|memory<0>_out
l52 top|full_adder_nbit(7)|parity_protected_memory(9)|memory<1>_out
l53 top|full_adder_nbit(7)|parity_protected_memory(9)|memory<2>_out
l54 top|full_adder_nbit(7)|parity_protected_memory(9)|memory<3>_out
l55 top|full_adder_nbit(7)|parity_protected_memory(9)|memory<4>_out
l56 top|full_adder_nbit(7)|parity_protected_memory(9)|memory<5>_out
l57 top|full_adder_nbit(7)|parity_protected_memory(9)|memory<6>_out
l58 top|full_adder_nbit(7)|parity_protected_memory(9)|memory<7>_out
l59 top|full_adder_nbit(7)|parity_protected_memory(9)|parity_reg_out
l60 top|full_adder_nbit(10)|parity_protected_memory(11)|n37
l61 top|full_adder_nbit(10)|parity_protected_memory(11)|memory<0>_out
l62 top|full_adder_nbit(10)|parity_protected_memory(11)|memory<1>_out
l63 top|full_adder_nbit(10)|parity_protected_memory(11)|memory<2>_out
l64 top|full_adder_nbit(10)|parity_protected_memory(11)|memory<3>_out
l65 top|full_adder_nbit(10)|parity_protected_memory(11)|memory<4>_out
l66 top|full_adder_nbit(10)|parity_protected_memory(11)|memory<5>_out
l67 top|full_adder_nbit(10)|parity_protected_memory(11)|memory<6>_out
l68 top|full_adder_nbit(10)|parity_protected_memory(11)|memory<7>_out
l69 top|full_adder_nbit(10)|parity_protected_memory(11)|parity_reg_out
l70 top|full_adder_nbit(10)|parity_protected_memory(12)|n37
l71 top|full_adder_nbit(10)|parity_protected_memory(12)|memory<0>_out
l72 top|full_adder_nbit(10)|parity_protected_memory(12)|memory<1>_out
l73 top|full_adder_nbit(10)|parity_protected_memory(12)|memory<2>_out
l74 top|full_adder_nbit(10)|parity_protected_memory(12)|memory<3>_out
l75 top|full_adder_nbit(10)|parity_protected_memory(12)|memory<4>_out
l76 top|full_adder_nbit(10)|parity_protected_memory(12)|memory<5>_out
l77 top|full_adder_nbit(10)|parity_protected_memory(12)|memory<6>_out
l78 top|full_adder_nbit(10)|parity_protected_memory(12)|memory<7>_out
l79 top|full_adder_nbit(10)|parity_protected_memory(12)|parity_reg_out
l80 top|full_adder_nbit(13)|parity_protected_memory(14)|n37
l81 top|full_adder_nbit(13)|parity_protected_memory(14)|memory<0>_out
l82 top|full_adder_nbit(13)|parity_protected_memory(14)|memory<1>_out
l83 top|full_adder_nbit(13)|parity_protected_memory(14)|memory<2>_out
l84 top|full_adder_nbit(13)|parity_protected_memory(14)|memory<3>_out
l85 top|full_adder_nbit(13)|parity_protected_memory(14)|memory<4>_out
l86 top|full_adder_nbit(13)|parity_protected_memory(14)|memory<5>_out
l87 top|full_adder_nbit(13)|parity_protected_memory(14)|memory<6>_out
l88 top|full_adder_nbit(13)|parity_protected_memory(14)|memory<7>_out
l89 top|full_adder_nbit(13)|parity_protected_memory(14)|parity_reg_out
l90 top|full_adder_nbit(13)|parity_protected_memory(15)|n37
l91 top|full_adder_nbit(13)|parity_protected_memory(15)|memory<0>_out
l92 top|full_adder_nbit(13)|parity_protected_memory(15)|memory<1>_out
l93 top|full_adder_nbit(13)|parity_protected_memory(15)|memory<2>_out
l94 top|full_adder_nbit(13)|parity_protected_memory(15)|memory<3>_out
l95 top|full_adder_nbit(13)|parity_protected_memory(15)|memory<4>_out
l96 top|full_adder_nbit(13)|parity_protected_memory(15)|memory<5>_out
l97 top|full_adder_nbit(13)|parity_protected_memory(15)|memory<6>_out
l98 top|full_adder_nbit(13)|parity_protected_memory(15)|memory<7>_out
l99 top|full_adder_nbit(13)|parity_protected_memory(15)|parity_reg_out
l100 top|full_adder_nbit(16)|parity_protected_memory(17)|n37
l101 top|full_adder_nbit(16)|parity_protected_memory(17)|memory<0>_out
l102 top|full_adder_nbit(16)|parity_protected_memory(17)|memory<1>_out
l103 top|full_adder_nbit(16)|parity_protected_memory(17)|memory<2>_out
l104 top|full_adder_nbit(16)|parity_protected_memory(17)|memory<3>_out
l105 top|full_adder_nbit(16)|parity_protected_memory(17)|memory<4>_out
l106 top|full_adder_nbit(16)|parity_protected_memory(17)|memory<5>_out
l107 top|full_adder_nbit(16)|parity_protected_memory(17)|memory<6>_out
l108 top|full_adder_nbit(16)|parity_protected_memory(17)|memory<7>_out
l109 top|full_adder_nbit(16)|parity_protected_memory(17)|parity_reg_out
l110 top|full_adder_nbit(16)|parity_protected_memory(18)|n37
l111 top|full_adder_nbit(16)|parity_protected_memory(18)|memory<0>_out
l112 top|full_adder_nbit(16)|parity_protected_memory(18)|memory<1>_out
l113 top|full_adder_nbit(16)|parity_protected_memory(18)|memory<2>_out
l114 top|full_adder_nbit(16)|parity_protected_memory(18)|memory<3>_out
l115 top|full_adder_nbit(16)|parity_protected_memory(18)|memory<4>_out
l116 top|full_adder_nbit(16)|parity_protected_memory(18)|memory<5>_out
l117 top|full_adder_nbit(16)|parity_protected_memory(18)|memory<6>_out
l118 top|full_adder_nbit(16)|parity_protected_memory(18)|memory<7>_out
l119 top|full_adder_nbit(16)|parity_protected_memory(18)|parity_reg_out
o0 sum<0>
o1 sum<1>
o2 sum<2>
o3 sum<3>
o4 sum<4>
o5 sum<5>
o6 sum<6>
o7 sum<7>
o8 Err_out_Final
c
top 
This file was written by ABC on Fri Sep 16 17:38:46 2016
For information about AIGER format, refer to http://fmv.jku.at/aiger
The verilog file pipe_add_i8_l6.v has been converted using the following commands:
vl2mv pipe_add_i8_l6.v       # generates pipe_add_i8_l6.mv
abc -c "read_blif_mv pipe_add_i8_l6.mv; write_aiger -s pipe_add_i8_l6.aig"
pipe_add_i8_l6.v:
___________________________
// this file uses jinja templates for code generation, see http://jinja.pocoo.org
`define WORD_WIDTH 8  // the bit width of the input, adders, and output signals
`define LAYERS 6      // defines how often the adder is cascaded

module top(
    input_vector,   // the input vector, WORD_WIDTH broad
    hold_signals,
    sum,            // the final result, WORD_WIDTH broad
    clk,
    Err_out_Final   // the alarm output
    );
    
    input   clk;
    input   [`WORD_WIDTH-1:0] input_vector;
    input   [`LAYERS-1:0] hold_signals;
    output  [`WORD_WIDTH-1:0] sum;
    output  Err_out_Final;

    wire [`WORD_WIDTH-1:0] b_out_0 = input_vector;
    wire [`WORD_WIDTH-1:0] result_0 = input_vector;
    wire [`LAYERS-1:0] error_signals;

    // -- begin unrolled code --
{% for idx in range(1,`LAYERS+1) %}
    wire [`WORD_WIDTH-1:0] b_out_{{ idx }};
    wire [`WORD_WIDTH-1:0] result_{{ idx }};
    full_adder_nbit adder2(clk, result_{{idx - 1}}, b_out_{{idx - 1}}, result_{{idx}}, b_out_{{idx}}, hold_signals[{{idx - 1}}], error_signals[{{idx - 1}}]);
{% endfor %}
    // -- end unrolled code --

    checker myChecker(hold_signals, error_signals, Err_out_Final);


    assign sum = result_`LAYERS;

endmodule // top module


module full_adder_nbit(
    clk,
    in_a,
    in_b,
    sum,
    out_b,
    hold,
    not_valid
    );
    
    input   [`WORD_WIDTH-1:0] in_a;
    input   [`WORD_WIDTH-1:0] in_b;
    input clk;
    input hold;
    output [`WORD_WIDTH-1:0] sum;
    output [`WORD_WIDTH-1:0] out_b;
    output not_valid;
    
    wire [`WORD_WIDTH-1:0] res; 
    assign res = in_a + in_b;

    wire sum_latches_invalid;
    wire in_latches_invalid;
    parity_protected_memory result(clk, res, sum, hold, sum_latches_invalid);
    parity_protected_memory input_delay(clk, in_b, out_b, hold, in_latches_invalid);

    assign not_valid = in_latches_invalid | sum_latches_invalid;
endmodule // full_adder_nbit

module parity_protected_memory(clk, in, out, hold, not_valid);
    input clk;
    input  [`WORD_WIDTH-1:0] in;
    input hold;
    output [`WORD_WIDTH-1:0] out;
    output not_valid;

    reg [`WORD_WIDTH-1:0] memory;
    reg parity_reg;

    wire parity_in;
    wire parity_out;

    assign parity_in = in[0]{% for idx in range(1,`WORD_WIDTH) %} ^ in[{{idx}}]{% endfor %};
    assign parity_out = out[0]{% for idx in range(1,`WORD_WIDTH) %} ^ out[{{idx}}]{% endfor %};

    assign not_valid = parity_reg ^ parity_out;
    assign out = memory;

    initial begin
        memory = 1'b0;
        parity_reg = 0;
    end

    always @(posedge clk) begin
        if (~hold) begin
            memory = in;
            parity_reg = parity_in;
        end
    end
endmodule // parity_protected_memory


module checker(hold_signals, error_signals, alarm_output);
    input [`LAYERS-1:0] hold_signals;
    input [`LAYERS-1:0] error_signals;
    output alarm_output;


    // -- begin unrolled code --
{% for i1 in range(0,`LAYERS) %}
    // error in layer {{i1}}:
    wire err_in_L{{i1}} = error_signals[{{i1}}]{% if i1 is not equalto `LAYERS - 1%}  & ~hold_signals[{{i1+1}}] {% endif %};
{% endfor %}

    assign alarm_output = err_in_L0{% for i1 in range(1,`LAYERS) %} | err_in_L{{i1}}{% endfor %};
    // -- end unrolled code --

endmodule // checker


