// Seed: 642749029
module module_0;
  logic [7:0] id_2;
  assign id_2[1] = 1;
  wire id_3 = id_1;
  logic [7:0] id_4;
  logic [7:0] id_5 = id_4;
  wire id_6;
  wire id_7;
  assign id_4[1<->1] = ~1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1
);
  logic [7:0] id_3;
  assign id_0 = 1;
  wire id_4;
  module_0 modCall_1 ();
  assign id_0 = 1;
  assign id_3 = id_3[1];
  wire id_5;
  wire id_6;
endmodule
