INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:31:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 buffer21/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.595ns period=3.190ns})
  Destination:            buffer19/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.595ns period=3.190ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.190ns  (clk rise@3.190ns - clk rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.517ns (17.220%)  route 2.485ns (82.780%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.673 - 3.190 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=867, unset)          0.508     0.508    buffer21/clk
    SLICE_X45Y126        FDRE                                         r  buffer21/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y126        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer21/outs_reg[0]/Q
                         net (fo=47, routed)          0.507     1.231    buffer21/control/transmitValue_reg_16
    SLICE_X46Y124        LUT4 (Prop_lut4_I0_O)        0.043     1.274 f  buffer21/control/minusOp_carry_i_7/O
                         net (fo=8, routed)           0.287     1.561    buffer23/control/ctrlEnd_ready_reg_0
    SLICE_X48Y124        LUT6 (Prop_lut6_I1_O)        0.043     1.604 f  buffer23/control/transmitValue_i_3__6/O
                         net (fo=2, routed)           0.287     1.890    buffer23/control/transmitValue_i_3__6_n_0
    SLICE_X47Y124        LUT6 (Prop_lut6_I5_O)        0.043     1.933 r  buffer23/control/transmitValue_i_2__12/O
                         net (fo=3, routed)           0.256     2.189    buffer21/control/transmitValue_reg_19
    SLICE_X46Y121        LUT6 (Prop_lut6_I4_O)        0.043     2.232 f  buffer21/control/transmitValue_i_2__10/O
                         net (fo=2, routed)           0.317     2.550    buffer21/control/transmitValue_i_2__10_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I2_O)        0.043     2.593 f  buffer21/control/transmitValue_i_4/O
                         net (fo=3, routed)           0.386     2.979    buffer21/control/transmitValue_i_4_n_0
    SLICE_X42Y123        LUT6 (Prop_lut6_I5_O)        0.043     3.022 r  buffer21/control/transmitValue_i_3__2/O
                         net (fo=16, routed)          0.191     3.213    control_merge1/tehb/control/outputValid_reg_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I3_O)        0.043     3.256 r  control_merge1/tehb/control/outs[5]_i_1__0/O
                         net (fo=7, routed)           0.255     3.510    buffer19/E[0]
    SLICE_X39Y122        FDRE                                         r  buffer19/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.190     3.190 r  
                                                      0.000     3.190 r  clk (IN)
                         net (fo=867, unset)          0.483     3.673    buffer19/clk
    SLICE_X39Y122        FDRE                                         r  buffer19/outs_reg[0]/C
                         clock pessimism              0.000     3.673    
                         clock uncertainty           -0.035     3.637    
    SLICE_X39Y122        FDRE (Setup_fdre_C_CE)      -0.194     3.443    buffer19/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          3.443    
                         arrival time                          -3.510    
  -------------------------------------------------------------------
                         slack                                 -0.067    




