$date
	Mon Jun 10 19:55:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$scope module ad $end
$var wire 8 ! a [7:0] $end
$var wire 8 " b [7:0] $end
$var wire 1 # cin $end
$var wire 1 $ over $end
$var wire 8 % s [7:0] $end
$var wire 1 & cov $end
$var wire 1 ' cout $end
$var wire 1 ( c3 $end
$var wire 1 ) c2 $end
$var wire 1 * c1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
b10001010 %
0$
0#
b1001 "
b10000001 !
$end
#5
1)
b10011011 %
b10001101 "
b1101 !
1#
#10
1*
b10100 %
0)
b1 "
b10010 !
#15
1$
1&
b10110100 %
1)
1(
b111101 "
b1110110 !
#20
0$
0*
b10000110 %
1)
1(
1&
1'
b11111001 "
b10001100 !
#25
1$
0(
1'
0)
0&
b1101111 %
b10101010 "
b11000101 !
0#
#30
1&
1$
1(
0'
0)
b10001010 %
1*
b10010 "
b1110111 !
1#
#35
0$
1)
1*
b11000001 %
1(
1&
1'
b11001110 "
b11110010 !
#40
1&
1)
0(
1'
0*
b100001 %
b1011100 "
b11000101 !
0#
#45
1$
0'
1)
1(
1&
b10010011 %
b1100101 "
b101101 !
1#
#50
