Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct 22 15:26:21 2019
| Host         : Q1926 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file raifes_fpga_wrapper_control_sets_placed.rpt
| Design       : raifes_fpga_wrapper
| Device       : xc7a200t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    69 |
|    Minimum number of control sets                        |    69 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   141 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    69 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    47 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              75 |           38 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |             247 |           99 |
| Yes          | No                    | No                     |             261 |           86 |
| Yes          | No                    | Yes                    |              32 |           22 |
| Yes          | Yes                   | No                     |            1291 |          608 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                     Enable Signal                    |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  thecore/raifes/mul_div/div_sign_reg_i_2_n_1          |                                                      |                                                                |                1 |              1 |
|  thecore/raifes/mul_div/next_div_state_reg[2]_i_2_n_1 |                                                      |                                                                |                1 |              3 |
|  thecore/raifes/mul_div/next_mul_state_reg[2]_i_2_n_1 |                                                      |                                                                |                2 |              3 |
| ~TCK_IBUF_BUFG                                        |                                                      |                                                                |                2 |              3 |
|  TCK_IBUF_BUFG                                        | thecore/dtm/DTM[3]_i_2_n_1                           |                                                                |                1 |              4 |
|  clk_wiz0/inst/clk_out1                               |                                                      | thecore/raifes/pipeline/ctrl/pcpi_timeout_counter_r[3]_i_1_n_1 |                1 |              4 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/ctrl/had_ex_WB_reg_2         | thecore/raifes/pipeline/csr/nRESET                             |                2 |              4 |
|  clk_wiz0/inst/clk_out1                               | theUARTModule/theUART/bitIndex                       | theUARTModule/theUART/uart_ready                               |                1 |              4 |
|  TCK_IBUF_BUFG                                        | thecore/dtm/IR_shift                                 | thecore/dtm/FSM_onehot_state_reg_n_1_[4]                       |                1 |              5 |
| ~TCK_IBUF_BUFG                                        | thecore/dtm/IR                                       | thecore/dtm/FSM_onehot_state_reg_n_1_[0]                       |                2 |              5 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/ctrl/had_ex_WB_reg_3[0]      |                                                                |                3 |              5 |
|  clk_wiz0/inst/clk_out1                               |                                                      | thecore/raifes/pipeline/inst_DX_reg[25]_2[0]                   |                1 |              5 |
|  TCK_IBUF_BUFG                                        |                                                      | thecore/dtm/FSM_onehot_state[14]_i_1_n_1                       |                1 |              6 |
|  TCK_IBUF_BUFG                                        | thecore/dtm/IDCODE[31]_i_2_n_1                       |                                                                |                2 |              6 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/ctrl/reg_to_wr_WB[4]_i_1_n_1 |                                                                |                3 |              8 |
|  clk_wiz0/inst/clk_out1                               | theUARTModule/uart_send_strobe                       |                                                                |                2 |              8 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/dmi_en_sync1             | thecore/raifes/pipeline/csr/nRESET                             |                4 |              8 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/csr/priv_stack[7]_i_1_n_1    |                                                                |                2 |              8 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/E[0]                         |                                                                |                3 |              8 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/dmem_addr_r_reg[26]_0[0]     |                                                                |                4 |             10 |
|  TCK_IBUF_BUFG                                        |                                                      |                                                                |                6 |             13 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/dmcontrol[30]_i_1_n_1    | thecore/raifes/pipeline/csr/nRESET                             |                4 |             13 |
|  TCK_IBUF_BUFG                                        | thecore/dtm/IDCODE[31]_i_2_n_1                       | thecore/dtm/IDCODE[31]_i_1_n_1                                 |                5 |             17 |
|  clk_wiz0/inst/clk_out1                               |                                                      | theUARTModule/theUART/uart_ready                               |                5 |             17 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/csr/dcsr[31]_i_2_n_1         | thecore/raifes/pipeline/csr/dcsr[31]_i_1_n_1                   |               16 |             26 |
|  TCK_IBUF_BUFG                                        | thecore/dtm/DTM[3]_i_2_n_1                           | thecore/dtm/DTM[3]_i_1_n_1                                     |                6 |             27 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/csr/mepc[31]_i_1_n_1         | thecore/raifes/pipeline/csr/nRESET                             |                8 |             30 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/command_reg[11]_0[0]     | thecore/raifes/pipeline/csr/nRESET                             |               11 |             30 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/abstractauto             | thecore/raifes/pipeline/csr/nRESET                             |               10 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/command                  | thecore/raifes/pipeline/csr/nRESET                             |                6 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/data0                    | thecore/raifes/pipeline/csr/nRESET                             |               13 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/dmi_rdata[31]_i_1_n_1    |                                                                |               11 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/progbuf0[31]_i_1_n_1     | thecore/raifes/pipeline/csr/nRESET                             |               13 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/progbuf1[31]_i_1_n_1     | thecore/raifes/pipeline/csr/nRESET                             |               11 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/wdata_r_0                |                                                                |                6 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/E[0]                     | thecore/raifes/pipeline/csr/nRESET                             |               11 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/E[1]                     | thecore/raifes/pipeline/csr/nRESET                             |               20 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/command_reg[11]_1[0]     | thecore/raifes/pipeline/csr/nRESET                             |               17 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/command_reg[12]_3[0]     | thecore/raifes/pipeline/csr/nRESET                             |               24 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/ctrl/prev_killed_DX_i_4_0[0] | thecore/raifes/pipeline/csr/nRESET                             |               13 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/csr/E[0]                     | thecore/raifes/pipeline/csr/nRESET                             |               12 |             32 |
|  n_0_6897_BUFG                                        |                                                      |                                                                |               12 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/mul_div/result_r[31]_i_1_n_1          | thecore/raifes/pipeline/csr/nRESET                             |               26 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/mul_div/sub_r[31]_i_1_n_1             | thecore/raifes/pipeline/csr/nRESET                             |               14 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/inst_DX_reg[3]_0[0]          | thecore/raifes/pipeline/csr/nRESET                             |               22 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/had_ex_WB_reg_26[0]      | thecore/raifes/pipeline/csr/nRESET                             |               12 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/had_ex_WB_reg_27[0]      | thecore/raifes/pipeline/csr/nRESET                             |                9 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/inst_DX_reg[30][0]       | thecore/raifes/pipeline/csr/nRESET                             |               18 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/inst_DX_reg[30][1]       | thecore/raifes/pipeline/csr/nRESET                             |               18 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/inst_DX_reg[31][0]       | thecore/raifes/pipeline/csr/nRESET                             |               13 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/inst_DX_reg[31][1]       | thecore/raifes/pipeline/csr/nRESET                             |               11 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/nRESET[0]                |                                                                |               13 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_module/nRESET_0[0]              |                                                                |               23 |             32 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/debug_rom/hwstack0                    | thecore/raifes/pipeline/csr/nRESET                             |               17 |             32 |
|  clk_wiz0/inst/clk_out1                               |                                                      | nRESET_IBUF                                                    |               11 |             34 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/ctrl/prev_killed_DX_i_4_0[0] | thecore/raifes/pipeline/csr/SS[0]                              |               25 |             34 |
| ~TCK_IBUF_BUFG                                        | thecore/dtm/FSM_onehot_state_reg_n_1_[15]            |                                                                |                7 |             39 |
|  TCK_IBUF_BUFG                                        | thecore/dtm/DMI[40]_i_1_n_1                          |                                                                |                6 |             41 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/inst_DX_reg[25]_3            |                                                                |                6 |             48 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/inst_DX_reg[25]_4            |                                                                |                6 |             48 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/inst_DX_reg[25]_5            |                                                                |                6 |             48 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/p_0_in                       |                                                                |                6 |             48 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/mul_div/divisor_r[31]_i_1_n_1         | thecore/raifes/pipeline/csr/nRESET                             |               24 |             64 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/mp_fsm_reg[0]_1[0]           | nRESET_IBUF                                                    |               38 |             64 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/count_reg[1]_0[0]            | thecore/raifes/pipeline/count_reg[1][0]                        |               42 |             70 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/pcpi_valid                   | thecore/raifes/pipeline/csr/nRESET                             |               42 |             81 |
|  clk_wiz0/inst/clk_out1                               | thecore/raifes/pipeline/ctrl/E[0]                    | thecore/raifes/pipeline/csr/nRESET                             |               89 |            169 |
|  clk_wiz0/inst/clk_out1                               |                                                      | thecore/raifes/pipeline/csr/nRESET                             |               81 |            182 |
|  clk_wiz0/inst/clk_out1                               |                                                      |                                                                |               38 |            212 |
+-------------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


