// Seed: 954488181
module module_0 (
    input uwire id_0,
    input wor id_1,
    input supply0 id_2,
    input wand id_3,
    input wire id_4,
    input supply1 id_5,
    input supply0 id_6,
    output tri0 id_7,
    input wand id_8,
    output wire id_9,
    output uwire id_10,
    output uwire id_11,
    output supply0 id_12,
    output wire id_13,
    output tri0 id_14
);
  wand id_16 = 1'b0;
  assign id_10 = id_6#(.id_0(1));
  assign module_1.id_5 = 0;
  wire id_17;
  wand id_18;
  assign id_18 = id_0;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output supply1 id_2,
    input wire id_3,
    output tri0 id_4,
    output uwire id_5
);
  integer id_7, id_8;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_5,
      id_3,
      id_5,
      id_4,
      id_5,
      id_5,
      id_1,
      id_2
  );
  wire id_9, id_10, id_11;
  wire id_12;
  wire id_13;
  assign id_5 = 1;
  wire id_14;
  wire id_15, id_16, id_17;
endmodule
