Received: from list by lists.gnu.org with archive (Exim 4.71)
	id 1gmiwf-00032v-F9
	for mharc-qemu-riscv@gnu.org; Thu, 24 Jan 2019 12:37:41 -0500
Received: from eggs.gnu.org ([209.51.188.92]:39340)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <alistair23@gmail.com>) id 1gmiwc-00032h-K0
	for qemu-riscv@nongnu.org; Thu, 24 Jan 2019 12:37:40 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <alistair23@gmail.com>) id 1gmiwT-0001eZ-70
	for qemu-riscv@nongnu.org; Thu, 24 Jan 2019 12:37:34 -0500
Received: from mail-lf1-x135.google.com ([2a00:1450:4864:20::135]:46628)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <alistair23@gmail.com>)
	id 1gmiwH-0001L1-Ua; Thu, 24 Jan 2019 12:37:18 -0500
Received: by mail-lf1-x135.google.com with SMTP id f5so4895973lfc.13;
	Thu, 24 Jan 2019 09:37:16 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc:content-transfer-encoding;
	bh=txgtlSic4TKbw1E1jtfveJG/y9anx6Qvlr19V139GXk=;
	b=fsrx7LPoComXVU9BMQhYK+eo+OblZON/OR6Zz8lxm9c7Fhr4mL5ZK0BHbREfjV7Mtr
	QVs4m7v55oSMWwHKINzINN8m+MwT/Vawg0tf8d8HNUaIf6pd1qEFJK8dhnfPUOm9tP1l
	NXzVt4RQlDSOchNEKKe7FxLi1gf/b0V2bUeSiia9rP1FgDK2R2f8UeuBCug7jD2zBkgS
	PeK1UbNO7pw0VAU4ila5FTZH1UZeeyK8AEYo0dESyOeBa7jC13TQ7X3krmbMIcfvO3oH
	h/CjkjxFIP5+6jj4gHSBf9+CKlJ4ofDXIiFjwOt2VzFD0+tXajpWRKlvkPtq/b/dfHk8
	xI/g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc:content-transfer-encoding;
	bh=txgtlSic4TKbw1E1jtfveJG/y9anx6Qvlr19V139GXk=;
	b=r1hosoEriwwafbEQtIAeL5r9uwCPYBzrmQjf1yfg3ztGbA9QdLf1gXjSTb61CSPapr
	iSlMp7yqM+DBOSyK6CbelcRVraA4H+AZuh3XgdSfz9a5c9o/rHt2fTOPYQX8ykAjajDR
	izIy2abaYw2gZhRBc+NkNmnNeEkszdbFeS3wNvldFyD/gw9xmrW3GM7DfcxBU9L5oD5t
	SpORY5M25egbByZBEUAX6iXmaZDkarUIJSIdYMg5NbTDqFOqoEJInkDvd6s3UK/+CJiA
	+JgxpCVBtsztoVjh7vZ5eT0PjKr4zydp++nlzWrS82kfo1BjEvW0160kAdPQD0Nkc6/X
	EYQQ==
X-Gm-Message-State: AJcUukehxCzNvqpdVWDG9JLDlWkobKxBGBwN1wSCqdrDKj20/9bQVXL9
	1NkMf52QjtIUfsCvZZ2Tz7LB/QzvB8qdGf1MBQg=
X-Google-Smtp-Source: ALg8bN7geBe9wxTsYs96NQOpPAy4nkzKZi+zNF1AZhCAwzNfTNfvulsH1FFJUrxuxeOp4HTUwbHwjSS3PYhtXg47Vf0=
X-Received: by 2002:a19:7018:: with SMTP id h24mr5906027lfc.162.1548351434953; 
	Thu, 24 Jan 2019 09:37:14 -0800 (PST)
MIME-Version: 1.0
References: <CAKmqyKN+PEt8=z_OUHngj5w6V6ZQ4r+U4uEDFrFayWXo8S+1tA@mail.gmail.com>
	<mhng-283ef773-6344-48c3-a18d-c321084aba4d@palmer-si-x1c4>
In-Reply-To: <mhng-283ef773-6344-48c3-a18d-c321084aba4d@palmer-si-x1c4>
From: Alistair Francis <alistair23@gmail.com>
Date: Thu, 24 Jan 2019 09:36:48 -0800
Message-ID: <CAKmqyKM4diZYTd4J_3AqsogX+a1u59m=mkQbzrAzahNwff3Y7w@mail.gmail.com>
To: Palmer Dabbelt <palmer@sifive.com>
Cc: =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <philmd@redhat.com>, 
	qemu-riscv@nongnu.org, Alistair Francis <Alistair.Francis@wdc.com>, 
	"qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
	Alexander Graf <agraf@suse.de>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2a00:1450:4864:20::135
Subject: Re: [Qemu-riscv] [Qemu-devel] [PATCH v2 1/1] riscv: Ensure the
 kernel start address is correctly cast
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
	<mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-riscv/>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
	<mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
X-List-Received-Date: Thu, 24 Jan 2019 17:37:40 -0000

On Wed, Jan 23, 2019 at 6:00 PM Palmer Dabbelt <palmer@sifive.com> wrote:
>
> On Tue, 15 Jan 2019 13:09:28 PST (-0800), alistair23@gmail.com wrote:
> > On Mon, Jan 14, 2019 at 2:58 AM Philippe Mathieu-Daud=C3=A9
> > <philmd@redhat.com> wrote:
> >>
> >> Hi Alistair,
> >>
> >> On 1/12/19 2:17 AM, Alistair Francis wrote:
> >> > Cast the kernel start address to the target bit length.
> >> >
> >> > This ensures that we calculate the initrd offset to a valid address =
for
> >> > the architecture.
> >>
> >> Can you add an example of the failure symptoms?
> >
> > I can.
>
> Should I be waiting for a v3?

You should be, I thought I sent it but I must have forgotten. I'll send it =
now.

Alistair

>
> >
> >>
> >> >
> >> > Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
> >> > Suggested-by: Alexander Graf <agraf@suse.de>
> >> > Reported-by: Alexander Graf <agraf@suse.de>
> >> > ---
> >> > v2:
> >> >  - Remove old comment
> >> >  hw/riscv/sifive_e.c | 2 +-
> >> >  hw/riscv/sifive_u.c | 2 +-
> >> >  hw/riscv/spike.c    | 2 +-
> >> >  hw/riscv/virt.c     | 2 +-
> >> >  4 files changed, 4 insertions(+), 4 deletions(-)
> >> >
> >> > diff --git a/hw/riscv/sifive_e.c b/hw/riscv/sifive_e.c
> >> > index 5d9d65ff29..e5d7fc548e 100644
> >> > --- a/hw/riscv/sifive_e.c
> >> > +++ b/hw/riscv/sifive_e.c
> >> > @@ -74,7 +74,7 @@ static const struct MemmapEntry {
> >> >      [SIFIVE_E_DTIM] =3D     { 0x80000000,     0x4000 }
> >> >  };
> >> >
> >> > -static uint64_t load_kernel(const char *kernel_filename)
> >> > +static target_ulong load_kernel(const char *kernel_filename)
> >> >  {
> >> >      uint64_t kernel_entry, kernel_high;
> >>
> >> Shouldn't you update load_elf() and co now to take target_ulong
> >> arguments? This would fix this error generically for all archs.
> >
> > That is an option, but as load_elf() is called by every other machine
> > I don't want to break them. It's entirely possible that other machines
> > rely on this behaviour and changing it will break them.
> >
> > Alistair
> >
> >>
> >> >
> >> > diff --git a/hw/riscv/sifive_u.c b/hw/riscv/sifive_u.c
> >> > index 3bd3b67507..3b3acec377 100644
> >> > --- a/hw/riscv/sifive_u.c
> >> > +++ b/hw/riscv/sifive_u.c
> >> > @@ -65,7 +65,7 @@ static const struct MemmapEntry {
> >> >
> >> >  #define GEM_REVISION        0x10070109
> >> >
> >> > -static uint64_t load_kernel(const char *kernel_filename)
> >> > +static target_ulong load_kernel(const char *kernel_filename)
> >> >  {
> >> >      uint64_t kernel_entry, kernel_high;
> >> >
> >> > diff --git a/hw/riscv/spike.c b/hw/riscv/spike.c
> >> > index 268df04c3c..79cb4c1282 100644
> >> > --- a/hw/riscv/spike.c
> >> > +++ b/hw/riscv/spike.c
> >> > @@ -53,7 +53,7 @@ static const struct MemmapEntry {
> >> >      [SPIKE_DRAM] =3D     { 0x80000000,        0x0 },
> >> >  };
> >> >
> >> > -static uint64_t load_kernel(const char *kernel_filename)
> >> > +static target_ulong load_kernel(const char *kernel_filename)
> >> >  {
> >> >      uint64_t kernel_entry, kernel_high;
> >> >
> >> > diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c
> >> > index e7f0716fb6..648462b18c 100644
> >> > --- a/hw/riscv/virt.c
> >> > +++ b/hw/riscv/virt.c
> >> > @@ -62,7 +62,7 @@ static const struct MemmapEntry {
> >> >      [VIRT_PCIE_ECAM] =3D   { 0x30000000,    0x10000000 },
> >> >  };
> >> >
> >> > -static uint64_t load_kernel(const char *kernel_filename)
> >> > +static target_ulong load_kernel(const char *kernel_filename)
> >> >  {
> >> >      uint64_t kernel_entry, kernel_high;
> >> >
> >> >

