

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Fri Aug 19 15:49:27 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ii_1
* Solution:       example_par_4
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.973 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_7_V_read_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_7_V_read)" [./example.h:290]   --->   Operation 2 'read' 'data_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_6_V_read_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_6_V_read)" [./example.h:290]   --->   Operation 3 'read' 'data_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_5_V_read_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_5_V_read)" [./example.h:290]   --->   Operation 4 'read' 'data_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_4_V_read)" [./example.h:290]   --->   Operation 5 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_3_V_read)" [./example.h:290]   --->   Operation 6 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_2_V_read)" [./example.h:290]   --->   Operation 7 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_1_V_read)" [./example.h:290]   --->   Operation 8 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_0_V_read)" [./example.h:290]   --->   Operation 9 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./example.h:292]   --->   Operation 10 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.65ns)   --->   "%icmp_ln1494 = icmp sgt i14 %data_0_V_read_1, 0" [./example.h:296]   --->   Operation 11 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln296 = trunc i14 %data_0_V_read_1 to i13" [./example.h:296]   --->   Operation 12 'trunc' 'trunc_ln296' <Predicate = (icmp_ln1494)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.32ns)   --->   "%select_ln296 = select i1 %icmp_ln1494, i13 %trunc_ln296, i13 0" [./example.h:296]   --->   Operation 13 'select' 'select_ln296' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i13 %select_ln296 to i14" [./example.h:296]   --->   Operation 14 'zext' 'zext_ln296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "%icmp_ln1494_1 = icmp sgt i14 %data_1_V_read_1, 0" [./example.h:296]   --->   Operation 15 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln296_1 = trunc i14 %data_1_V_read_1 to i13" [./example.h:296]   --->   Operation 16 'trunc' 'trunc_ln296_1' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.32ns)   --->   "%select_ln296_1 = select i1 %icmp_ln1494_1, i13 %trunc_ln296_1, i13 0" [./example.h:296]   --->   Operation 17 'select' 'select_ln296_1' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln296_1 = zext i13 %select_ln296_1 to i14" [./example.h:296]   --->   Operation 18 'zext' 'zext_ln296_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "%icmp_ln1494_2 = icmp sgt i14 %data_2_V_read_1, 0" [./example.h:296]   --->   Operation 19 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln296_2 = trunc i14 %data_2_V_read_1 to i13" [./example.h:296]   --->   Operation 20 'trunc' 'trunc_ln296_2' <Predicate = (icmp_ln1494_2)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.32ns)   --->   "%select_ln296_2 = select i1 %icmp_ln1494_2, i13 %trunc_ln296_2, i13 0" [./example.h:296]   --->   Operation 21 'select' 'select_ln296_2' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln296_2 = zext i13 %select_ln296_2 to i14" [./example.h:296]   --->   Operation 22 'zext' 'zext_ln296_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "%icmp_ln1494_3 = icmp sgt i14 %data_3_V_read_1, 0" [./example.h:296]   --->   Operation 23 'icmp' 'icmp_ln1494_3' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln296_3 = trunc i14 %data_3_V_read_1 to i13" [./example.h:296]   --->   Operation 24 'trunc' 'trunc_ln296_3' <Predicate = (icmp_ln1494_3)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.32ns)   --->   "%select_ln296_3 = select i1 %icmp_ln1494_3, i13 %trunc_ln296_3, i13 0" [./example.h:296]   --->   Operation 25 'select' 'select_ln296_3' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln296_3 = zext i13 %select_ln296_3 to i14" [./example.h:296]   --->   Operation 26 'zext' 'zext_ln296_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.65ns)   --->   "%icmp_ln1494_4 = icmp sgt i14 %data_4_V_read_1, 0" [./example.h:296]   --->   Operation 27 'icmp' 'icmp_ln1494_4' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln296_4 = trunc i14 %data_4_V_read_1 to i13" [./example.h:296]   --->   Operation 28 'trunc' 'trunc_ln296_4' <Predicate = (icmp_ln1494_4)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.32ns)   --->   "%select_ln296_4 = select i1 %icmp_ln1494_4, i13 %trunc_ln296_4, i13 0" [./example.h:296]   --->   Operation 29 'select' 'select_ln296_4' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln296_4 = zext i13 %select_ln296_4 to i14" [./example.h:296]   --->   Operation 30 'zext' 'zext_ln296_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.65ns)   --->   "%icmp_ln1494_5 = icmp sgt i14 %data_5_V_read_1, 0" [./example.h:296]   --->   Operation 31 'icmp' 'icmp_ln1494_5' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln296_5 = trunc i14 %data_5_V_read_1 to i13" [./example.h:296]   --->   Operation 32 'trunc' 'trunc_ln296_5' <Predicate = (icmp_ln1494_5)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.32ns)   --->   "%select_ln296_5 = select i1 %icmp_ln1494_5, i13 %trunc_ln296_5, i13 0" [./example.h:296]   --->   Operation 33 'select' 'select_ln296_5' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln296_5 = zext i13 %select_ln296_5 to i14" [./example.h:296]   --->   Operation 34 'zext' 'zext_ln296_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.65ns)   --->   "%icmp_ln1494_6 = icmp sgt i14 %data_6_V_read_1, 0" [./example.h:296]   --->   Operation 35 'icmp' 'icmp_ln1494_6' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln296_6 = trunc i14 %data_6_V_read_1 to i13" [./example.h:296]   --->   Operation 36 'trunc' 'trunc_ln296_6' <Predicate = (icmp_ln1494_6)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.32ns)   --->   "%select_ln296_6 = select i1 %icmp_ln1494_6, i13 %trunc_ln296_6, i13 0" [./example.h:296]   --->   Operation 37 'select' 'select_ln296_6' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln296_6 = zext i13 %select_ln296_6 to i14" [./example.h:296]   --->   Operation 38 'zext' 'zext_ln296_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.65ns)   --->   "%icmp_ln1494_7 = icmp sgt i14 %data_7_V_read_1, 0" [./example.h:296]   --->   Operation 39 'icmp' 'icmp_ln1494_7' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln296_7 = trunc i14 %data_7_V_read_1 to i13" [./example.h:296]   --->   Operation 40 'trunc' 'trunc_ln296_7' <Predicate = (icmp_ln1494_7)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.32ns)   --->   "%select_ln296_7 = select i1 %icmp_ln1494_7, i13 %trunc_ln296_7, i13 0" [./example.h:296]   --->   Operation 41 'select' 'select_ln296_7' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln296_7 = zext i13 %select_ln296_7 to i14" [./example.h:296]   --->   Operation 42 'zext' 'zext_ln296_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } undef, i14 %zext_ln296, 0" [./example.h:299]   --->   Operation 43 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv, i14 %zext_ln296_1, 1" [./example.h:299]   --->   Operation 44 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_1, i14 %zext_ln296_2, 2" [./example.h:299]   --->   Operation 45 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_2, i14 %zext_ln296_3, 3" [./example.h:299]   --->   Operation 46 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_3, i14 %zext_ln296_4, 4" [./example.h:299]   --->   Operation 47 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_4, i14 %zext_ln296_5, 5" [./example.h:299]   --->   Operation 48 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_5, i14 %zext_ln296_6, 6" [./example.h:299]   --->   Operation 49 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_6, i14 %zext_ln296_7, 7" [./example.h:299]   --->   Operation 50 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "ret { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_7" [./example.h:299]   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.973ns
The critical path consists of the following:
	wire read on port 'data_7_V_read' (./example.h:290) [9]  (0 ns)
	'icmp' operation ('icmp_ln1494_7', ./example.h:296) [46]  (0.652 ns)
	'select' operation ('res[7].V', ./example.h:296) [48]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
