distributed_ram.v,verilog,xil_defaultlib,../../../../project_4.srcs/sources_1/ip/distributed_ram/sim/distributed_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
