`ifndef FILE_INCL
    `include "processor_defines.sv"
`endif

module decode_store_inst(
    input logic [31:7] instruction_code,
    output logic [4:0] rs1,
    output logic [4:0] rs2,
    output logic [11:0] imm,
    output logic [2:0] store_control
);

// Edit the code here begin ---------------------------------------------------
    assign imm[4:0] = instruction_code[11:7];
    assign rs1 = instruction_code[19:15];
    assign rs2 = instruction_code[24:20];
    assign imm[11:5] = instruction_code[31:25];
    always @(*) begin
        if(instruction_code[14:12]==3'h0)
        store_control = `SB;
        else if(instruction_code[14:12]==3'h1)
        store_control= `SH;
        else if(instruction_code[14:12]==3'h2)
        store_control= `SW;
        else
        store_control= `STR_NOP;
    end
    
// Edit the code here end -----------------------------------------------------

/*
	Following section is necessary for dumping waveforms. This is needed for debug and simulations
*/

`ifndef SUBMODULE_DISABLE_WAVES
    initial begin
        $dumpfile("./sim_build/decode_store_inst.vcd");
        $dumpvars(0, decode_store_inst);
    end
`endif

endmodule