module tb_logic_gates();
    reg a, b;
    wire and_out, or_out, not_out, nand_out, nor_out, xor_out, xnor_out;

    // Instantiate the design
    logic_gates uut (
        .a(a), .b(b),
        .and_out(and_out), .or_out(or_out), .not_out(not_out),
        .nand_out(nand_out), .nor_out(nor_out),
        .xor_out(xor_out), .xnor_out(xnor_out)
    );

    initial begin
      	$dumpfile("dump.vcd"); // Specify the VCD file name
        $dumpvars(0, tb_logic_gates); // Dump all variables in the testbench
        $monitor("a=%b, b=%b, AND=%b, OR=%b, NOT=%b, NAND=%b, NOR=%b, XOR=%b, XNOR=%b",
                 a, b, and_out, or_out, not_out, nand_out, nor_out, xor_out, xnor_out);

        a = 0; b = 0; #10;
        a = 0; b = 1; #10;
        a = 1; b = 0; #10;
        a = 1; b = 1; #10;
        $finish;
    end
endmodule
