
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/GIT/VivadoIP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 325.902 ; gain = 115.590
Command: synth_design -top system_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29892 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 413.656 ; gain = 203.344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'system' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2786]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_3_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_3_0' (2#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_ethernetlite_0_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ethernetlite_0_0' (3#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_ethernetlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_ethernetlite_0' of module 'system_axi_ethernetlite_0_0' requires 34 connections, but only 33 given [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3409]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_0' (4#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_1_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_1_0' (5#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_2_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_2_0' (6#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_mem_intercon_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4272]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1TEAG88' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:144]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1TEAG88' (7#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:144]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1P403ZT' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2262]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_auto_us_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_0' (8#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_auto_us_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_0' requires 72 connections, but only 70 given [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2541]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1P403ZT' (9#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2262]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_VQ497S' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2614]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_1' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_auto_us_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_1' (10#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_auto_us_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_1' requires 34 connections, but only 33 given [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2749]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_VQ497S' (11#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2614]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (12#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_awready' does not match port width (2) of module 'system_xbar_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4976]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bresp' does not match port width (4) of module 'system_xbar_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4980]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_bvalid' does not match port width (2) of module 'system_xbar_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4981]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_wready' does not match port width (2) of module 'system_xbar_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4989]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_0' requires 78 connections, but only 74 given [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4917]
INFO: [Synth 8-256] done synthesizing module 'system_axi_mem_intercon_0' (13#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4272]
INFO: [Synth 8-638] synthesizing module 'system_axi_quad_spi_0_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_quad_spi_0_0' (14#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_quad_spi_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_quad_spi_0' of module 'system_axi_quad_spi_0_0' requires 33 connections, but only 32 given [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3603]
INFO: [Synth 8-638] synthesizing module 'system_axi_timer_0_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_timer_0_0' (15#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'system_axi_timer_0_0' requires 26 connections, but only 23 given [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3636]
INFO: [Synth 8-638] synthesizing module 'system_axi_timer_1_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_timer_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_timer_1_0' (16#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_timer_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_1' of module 'system_axi_timer_1_0' requires 26 connections, but only 23 given [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3660]
INFO: [Synth 8-638] synthesizing module 'system_axi_uartlite_0_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_uartlite_0_0' (17#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0' (18#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'system_clk_wiz_0_0' requires 7 connections, but only 5 given [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3707]
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mdm_1_0' (19#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_0' (20#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'system_microblaze_0_0' requires 126 connections, but only 108 given [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3726]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_intc_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_intc_0' (21#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4994]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1RZ0IW6' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (22#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_K87I2F' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:416]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_K87I2F' (23#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:416]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_QYRHL1' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:548]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_QYRHL1' (24#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:548]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1LIFQL0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:680]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1LIFQL0' (25#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:680]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_E2VWV5' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:812]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_E2VWV5' (26#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:812]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_17ILSXC' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:944]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_17ILSXC' (27#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:944]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1E95TTU' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:1076]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1E95TTU' (28#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:1076]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_7MB6C3' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:1208]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_7MB6C3' (29#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:1208]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_15IETBD' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:1354]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_15IETBD' (30#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:1354]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_GMVR08' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:1486]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_GMVR08' (31#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:1486]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_QYIUP1' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:1618]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_QYIUP1' (32#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:1618]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_1LI8I9G' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:1750]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_1LI8I9G' (33#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:1750]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1LZPV07' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2116]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1LZPV07' (34#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2116]
INFO: [Synth 8-638] synthesizing module 'system_xbar_1' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_1' (35#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'm_axi_arprot' does not match port width (36) of module 'system_xbar_1' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:6755]
WARNING: [Synth 8-689] width (24) of port connection 'm_axi_awprot' does not match port width (36) of module 'system_xbar_1' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:6759]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_0' (36#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4994]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:1882]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_bram_if_cntlr_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_bram_if_cntlr_0' (37#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_v10_0' (38#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_0' requires 25 connections, but only 24 given [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2028]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_bram_if_cntlr_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_bram_if_cntlr_0' (39#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_v10_0' (40#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_0' requires 25 connections, but only 24 given [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2074]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_0' (41#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (42#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:1882]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_xlconcat_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_xlconcat_0' (43#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mig_7series_0_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_mig_7series_0_0' (44#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'system_mig_7series_0_0' requires 65 connections, but only 60 given [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4144]
INFO: [Synth 8-638] synthesizing module 'system_multiChannelPWM_0_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_multiChannelPWM_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_multiChannelPWM_0_0' (45#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_multiChannelPWM_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_rst_mig_7series_0_83M_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_rst_mig_7series_0_83M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_mig_7series_0_83M_0' (46#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_rst_mig_7series_0_83M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_83M' of module 'system_rst_mig_7series_0_83M_0' requires 10 connections, but only 9 given [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4228]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0' (47#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/realtime/system_xadc_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'system_xadc_wiz_0_0' requires 36 connections, but only 31 given [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4238]
INFO: [Synth 8-256] done synthesizing module 'system' (48#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2786]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (49#1) [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_1LI8I9G has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_1LI8I9G has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_1LI8I9G has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_1LI8I9G has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_QYIUP1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_QYIUP1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_QYIUP1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_QYIUP1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_GMVR08 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_GMVR08 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_GMVR08 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_GMVR08 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_15IETBD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_15IETBD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_15IETBD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_15IETBD has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_7MB6C3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_7MB6C3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_7MB6C3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_7MB6C3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_VQ497S has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_VQ497S has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1P403ZT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1P403ZT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 452.250 ; gain = 241.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 452.250 ; gain = 241.938
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_auto_us_0' instantiated as 'system_i/axi_mem_intercon/s00_couplers/auto_us' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2541]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_auto_us_1' instantiated as 'system_i/axi_mem_intercon/s01_couplers/auto_us' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2749]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_axi_ethernetlite_0_0' instantiated as 'system_i/axi_ethernetlite_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3409]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_axi_gpio_0_0' instantiated as 'system_i/axi_gpio_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3443]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_axi_gpio_1_0' instantiated as 'system_i/axi_gpio_1' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3465]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_axi_gpio_2_0' instantiated as 'system_i/axi_gpio_2' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3487]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_axi_gpio_3_0' instantiated as 'system_i/GP' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3388]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_axi_quad_spi_0_0' instantiated as 'system_i/axi_quad_spi_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3603]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_axi_timer_0_0' instantiated as 'system_i/axi_timer_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3636]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_axi_timer_1_0' instantiated as 'system_i/axi_timer_1' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3660]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_axi_uartlite_0_0' instantiated as 'system_i/axi_uartlite_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3684]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_clk_wiz_0_0' instantiated as 'system_i/clk_wiz_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3707]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_dlmb_bram_if_cntlr_0' instantiated as 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2007]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_dlmb_v10_0' instantiated as 'system_i/microblaze_0_local_memory/dlmb_v10' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2028]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_ilmb_bram_if_cntlr_0' instantiated as 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2053]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_ilmb_v10_0' instantiated as 'system_i/microblaze_0_local_memory/ilmb_v10' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2074]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_lmb_bram_0' instantiated as 'system_i/microblaze_0_local_memory/lmb_bram' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:2099]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_mdm_1_0' instantiated as 'system_i/mdm_1' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3713]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_microblaze_0_0' instantiated as 'system_i/microblaze_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3726]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_microblaze_0_axi_intc_0' instantiated as 'system_i/microblaze_0_axi_intc' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:3835]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_microblaze_0_xlconcat_0' instantiated as 'system_i/microblaze_0_xlconcat' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4137]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_mig_7series_0_0' instantiated as 'system_i/mig_7series_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4144]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_multiChannelPWM_0_0' instantiated as 'system_i/multiChannelPWM_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4205]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_rst_mig_7series_0_83M_0' instantiated as 'system_i/rst_mig_7series_0_83M' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4228]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_xadc_wiz_0_0' instantiated as 'system_i/xadc_wiz_0' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4238]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_xbar_0' instantiated as 'system_i/axi_mem_intercon/xbar' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:4917]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'system_xbar_1' instantiated as 'system_i/microblaze_0_axi_periph/xbar' [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v:6751]
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_3/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_3/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_4/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_4/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_5/system_ilmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_5/system_ilmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_6/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_6/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_7/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_7/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_8/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_8/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_9/system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_intc'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_9/system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_intc'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_10/system_microblaze_0_xlconcat_0_in_context.xdc] for cell 'system_i/microblaze_0_xlconcat'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_10/system_microblaze_0_xlconcat_0_in_context.xdc] for cell 'system_i/microblaze_0_xlconcat'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_11/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_11/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_12/system_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'system_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_12/system_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'system_i/rst_mig_7series_0_83M'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_13/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_13/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_14/system_axi_ethernetlite_0_0_in_context.xdc] for cell 'system_i/axi_ethernetlite_0'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_14/system_axi_ethernetlite_0_0_in_context.xdc] for cell 'system_i/axi_ethernetlite_0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_15/system_axi_timer_0_0_in_context.xdc] for cell 'system_i/axi_timer_0'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_15/system_axi_timer_0_0_in_context.xdc] for cell 'system_i/axi_timer_0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_16/system_xbar_0_in_context.xdc] for cell 'system_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_16/system_xbar_0_in_context.xdc] for cell 'system_i/axi_mem_intercon/xbar'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_17/system_xbar_1_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_17/system_xbar_1_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_18/system_axi_timer_1_0_in_context.xdc] for cell 'system_i/axi_timer_1'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_18/system_axi_timer_1_0_in_context.xdc] for cell 'system_i/axi_timer_1'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_19/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_0'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_19/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_20/system_axi_gpio_1_0_in_context.xdc] for cell 'system_i/axi_gpio_1'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_20/system_axi_gpio_1_0_in_context.xdc] for cell 'system_i/axi_gpio_1'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_21/system_multiChannelPWM_0_0_in_context.xdc] for cell 'system_i/multiChannelPWM_0'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_21/system_multiChannelPWM_0_0_in_context.xdc] for cell 'system_i/multiChannelPWM_0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_22/system_axi_gpio_2_0_in_context.xdc] for cell 'system_i/axi_gpio_2'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_22/system_axi_gpio_2_0_in_context.xdc] for cell 'system_i/axi_gpio_2'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_23/system_xadc_wiz_0_0_in_context.xdc] for cell 'system_i/xadc_wiz_0'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_23/system_xadc_wiz_0_0_in_context.xdc] for cell 'system_i/xadc_wiz_0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_24/system_axi_quad_spi_0_0_in_context.xdc] for cell 'system_i/axi_quad_spi_0'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_24/system_axi_quad_spi_0_0_in_context.xdc] for cell 'system_i/axi_quad_spi_0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_25/system_axi_gpio_3_0_in_context.xdc] for cell 'system_i/GP'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_25/system_axi_gpio_3_0_in_context.xdc] for cell 'system_i/GP'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_26/system_auto_us_0_in_context.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_26/system_auto_us_0_in_context.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_27/system_auto_us_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us'
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_27/system_auto_us_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 735.949 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '12.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '12.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 735.949 ; gain = 525.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 735.949 ; gain = 525.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp/system_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp/system_clk_wiz_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_2/system_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mii_rx_clk. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_14/system_axi_ethernetlite_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mii_rx_clk. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_14/system_axi_ethernetlite_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mii_tx_clk. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_14/system_axi_ethernetlite_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mii_tx_clk. (constraint file  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/.Xil/Vivado-22748-CND71251GJ/dcp_14/system_axi_ethernetlite_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/GP. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_ethernetlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_timer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/multiChannelPWM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_mig_7series_0_83M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 735.949 ; gain = 525.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 735.949 ; gain = 525.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M08_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M08_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M09_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M09_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M10_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M10_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M11_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M11_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design system_axi_mem_intercon_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_axi_mem_intercon_0 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 735.949 ; gain = 525.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk_out1' to pin 'system_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk_out2' to pin 'system_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk_out3' to pin 'system_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk_out4' to pin 'system_i/clk_wiz_0/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mig_7series_0/ui_clk' to pin 'system_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Clk_0' to pin 'system_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Update_0' to pin 'system_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 735.949 ; gain = 525.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 735.949 ; gain = 525.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 735.949 ; gain = 525.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 735.949 ; gain = 525.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 735.949 ; gain = 525.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 735.949 ; gain = 525.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 735.949 ; gain = 525.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 735.949 ; gain = 525.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 735.949 ; gain = 525.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |system_axi_gpio_3_0            |         1|
|2     |system_axi_ethernetlite_0_0    |         1|
|3     |system_axi_gpio_0_0            |         1|
|4     |system_axi_gpio_1_0            |         1|
|5     |system_axi_gpio_2_0            |         1|
|6     |system_xbar_0                  |         1|
|7     |system_auto_us_0               |         1|
|8     |system_auto_us_1               |         1|
|9     |system_axi_quad_spi_0_0        |         1|
|10    |system_axi_timer_0_0           |         1|
|11    |system_axi_timer_1_0           |         1|
|12    |system_axi_uartlite_0_0        |         1|
|13    |system_clk_wiz_0_0             |         1|
|14    |system_mdm_1_0                 |         1|
|15    |system_microblaze_0_0          |         1|
|16    |system_microblaze_0_axi_intc_0 |         1|
|17    |system_xbar_1                  |         1|
|18    |system_microblaze_0_xlconcat_0 |         1|
|19    |system_mig_7series_0_0         |         1|
|20    |system_multiChannelPWM_0_0     |         1|
|21    |system_rst_mig_7series_0_83M_0 |         1|
|22    |system_xadc_wiz_0_0            |         1|
|23    |system_dlmb_bram_if_cntlr_0    |         1|
|24    |system_dlmb_v10_0              |         1|
|25    |system_ilmb_bram_if_cntlr_0    |         1|
|26    |system_ilmb_v10_0              |         1|
|27    |system_lmb_bram_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |system_auto_us_0               |     1|
|2     |system_auto_us_1               |     1|
|3     |system_axi_ethernetlite_0_0    |     1|
|4     |system_axi_gpio_0_0            |     1|
|5     |system_axi_gpio_1_0            |     1|
|6     |system_axi_gpio_2_0            |     1|
|7     |system_axi_gpio_3_0            |     1|
|8     |system_axi_quad_spi_0_0        |     1|
|9     |system_axi_timer_0_0           |     1|
|10    |system_axi_timer_1_0           |     1|
|11    |system_axi_uartlite_0_0        |     1|
|12    |system_clk_wiz_0_0             |     1|
|13    |system_dlmb_bram_if_cntlr_0    |     1|
|14    |system_dlmb_v10_0              |     1|
|15    |system_ilmb_bram_if_cntlr_0    |     1|
|16    |system_ilmb_v10_0              |     1|
|17    |system_lmb_bram_0              |     1|
|18    |system_mdm_1_0                 |     1|
|19    |system_microblaze_0_0          |     1|
|20    |system_microblaze_0_axi_intc_0 |     1|
|21    |system_microblaze_0_xlconcat_0 |     1|
|22    |system_mig_7series_0_0         |     1|
|23    |system_multiChannelPWM_0_0     |     1|
|24    |system_rst_mig_7series_0_83M_0 |     1|
|25    |system_xadc_wiz_0_0            |     1|
|26    |system_xbar_0                  |     1|
|27    |system_xbar_1                  |     1|
|28    |IBUF                           |    34|
|29    |IOBUF                          |     5|
|30    |OBUF                           |    37|
+------+-------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  4269|
|2     |  system_i                    |system                               |  4193|
|3     |    axi_mem_intercon          |system_axi_mem_intercon_0            |   968|
|4     |      s00_couplers            |s00_couplers_imp_1P403ZT             |   314|
|5     |      s01_couplers            |s01_couplers_imp_VQ497S              |   100|
|6     |    microblaze_0_axi_periph   |system_microblaze_0_axi_periph_0     |  1373|
|7     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_OGE0N8 |   494|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 735.949 ; gain = 525.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 735.949 ; gain = 114.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 735.949 ; gain = 525.637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
127 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 735.949 ; gain = 410.047
INFO: [Common 17-1381] The checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/system_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 735.949 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep 01 15:34:35 2017...
