{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627695081402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627695081421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 31 02:31:20 2021 " "Processing started: Sat Jul 31 02:31:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627695081421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695081421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_4 -c lab2_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_4 -c lab2_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695081422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627695083659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627695083659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab2_4-bhv " "Found design unit 1: lab2_4-bhv" {  } { { "lab2_4.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/lab2_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695126685 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab2_4 " "Found entity 1: lab2_4" {  } { { "lab2_4.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/lab2_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695126685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695126685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-bhv " "Found design unit 1: full_adder-bhv" {  } { { "full_adder.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/full_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695126701 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695126701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695126701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2_4 " "Elaborating entity \"lab2_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627695126927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:F0 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:F0\"" {  } { { "lab2_4.vhd" "F0" { Text "C:/intelFPGA_lite/lab2_4/lab2_4.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695126964 ""}
{ "Warning" "WSGN_SEARCH_FILE" "circuit_a.vhd 2 1 " "Using design file circuit_a.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuit_A-bhv " "Found design unit 1: circuit_A-bhv" {  } { { "circuit_a.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/circuit_a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695127044 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuit_A " "Found entity 1: circuit_A" {  } { { "circuit_a.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/circuit_a.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695127044 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1627695127044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit_A circuit_A:circ_A " "Elaborating entity \"circuit_A\" for hierarchy \"circuit_A:circ_A\"" {  } { { "lab2_4.vhd" "circ_A" { Text "C:/intelFPGA_lite/lab2_4/lab2_4.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695127049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator.vhd 2 1 " "Using design file comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-bhv " "Found design unit 1: comparator-bhv" {  } { { "comparator.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/comparator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695127117 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695127117 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1627695127117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comp " "Elaborating entity \"comparator\" for hierarchy \"comparator:comp\"" {  } { { "lab2_4.vhd" "comp" { Text "C:/intelFPGA_lite/lab2_4/lab2_4.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695127121 ""}
{ "Warning" "WSGN_SEARCH_FILE" "circuit_b.vhd 2 1 " "Using design file circuit_b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuit_B-bhv " "Found design unit 1: circuit_B-bhv" {  } { { "circuit_b.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/circuit_b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695127192 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuit_B " "Found entity 1: circuit_B" {  } { { "circuit_b.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/circuit_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695127192 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1627695127192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit_B circuit_B:circ_B " "Elaborating entity \"circuit_B\" for hierarchy \"circuit_B:circ_B\"" {  } { { "lab2_4.vhd" "circ_B" { Text "C:/intelFPGA_lite/lab2_4/lab2_4.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695127195 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_4to1.vhd 2 1 " "Using design file mux2_4to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_4to1-bhv " "Found design unit 1: mux2_4to1-bhv" {  } { { "mux2_4to1.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/mux2_4to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695127262 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_4to1 " "Found entity 1: mux2_4to1" {  } { { "mux2_4to1.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/mux2_4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695127262 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1627695127262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_4to1 mux2_4to1:mux " "Elaborating entity \"mux2_4to1\" for hierarchy \"mux2_4to1:mux\"" {  } { { "lab2_4.vhd" "mux" { Text "C:/intelFPGA_lite/lab2_4/lab2_4.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695127266 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg_7.vhd 2 1 " "Using design file seg_7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_7-Behavioral " "Found design unit 1: seg_7-Behavioral" {  } { { "seg_7.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/seg_7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695127330 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_7 " "Found entity 1: seg_7" {  } { { "seg_7.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/seg_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695127330 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1627695127330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7 seg_7:seg0 " "Elaborating entity \"seg_7\" for hierarchy \"seg_7:seg0\"" {  } { { "lab2_4.vhd" "seg0" { Text "C:/intelFPGA_lite/lab2_4/lab2_4.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695127334 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lab2_4.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/lab2_4.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627695128975 "|lab2_4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab2_4.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/lab2_4.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627695128975 "|lab2_4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab2_4.vhd" "" { Text "C:/intelFPGA_lite/lab2_4/lab2_4.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627695128975 "|lab2_4|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627695128975 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627695129245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627695130498 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695130498 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627695130655 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627695130655 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627695130655 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627695130655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627695130714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 31 02:32:10 2021 " "Processing ended: Sat Jul 31 02:32:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627695130714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627695130714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627695130714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695130714 ""}
