
*** Running vivado
    with args -log Lab4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab4.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Lab4.tcl -notrace
Command: synth_design -top Lab4 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 389.910 ; gain = 99.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab4' [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/CS56_ES31_Lab4_20X_files/Lab4_shell.vhd:44]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer' to cell 'BUFG' [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/CS56_ES31_Lab4_20X_files/Lab4_shell.vhd:120]
INFO: [Synth 8-3491] module 'controller' declared at 'O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/new/controller.vhd:26' bound to instance 'CONTROLLER_ENT' of component 'controller' [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/CS56_ES31_Lab4_20X_files/Lab4_shell.vhd:165]
INFO: [Synth 8-638] synthesizing module 'controller' [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/new/controller.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'controller' (1#1) [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/new/controller.vhd:35]
INFO: [Synth 8-3491] module 'interface' declared at 'O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/new/interface.vhd:24' bound to instance 'INTERFACE_ENT' of component 'interface' [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/CS56_ES31_Lab4_20X_files/Lab4_shell.vhd:173]
INFO: [Synth 8-638] synthesizing module 'interface' [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/new/interface.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'interface' (2#1) [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/new/interface.vhd:32]
INFO: [Synth 8-3491] module 'digital_filter' declared at 'O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/new/filter.vhd:25' bound to instance 'FILTER_ENT' of component 'digital_filter' [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/CS56_ES31_Lab4_20X_files/Lab4_shell.vhd:181]
INFO: [Synth 8-638] synthesizing module 'digital_filter' [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/new/filter.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'digital_filter' (3#1) [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/new/filter.vhd:32]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/CS56_ES31_Lab4_20X_files/Lab4_shell.vhd:187]
INFO: [Synth 8-3491] module 'mux7seg' declared at 'O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/CS56_ES31_Lab4_20X_files/mux7seg.vhd:25' bound to instance 'display' of component 'mux7seg' [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/CS56_ES31_Lab4_20X_files/Lab4_shell.vhd:203]
INFO: [Synth 8-638] synthesizing module 'mux7seg' [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/CS56_ES31_Lab4_20X_files/mux7seg.vhd:34]
INFO: [Synth 8-226] default block is never used [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/CS56_ES31_Lab4_20X_files/mux7seg.vhd:70]
INFO: [Synth 8-226] default block is never used [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/CS56_ES31_Lab4_20X_files/mux7seg.vhd:84]
INFO: [Synth 8-226] default block is never used [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/CS56_ES31_Lab4_20X_files/mux7seg.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'mux7seg' (4#1) [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/CS56_ES31_Lab4_20X_files/mux7seg.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Lab4' (5#1) [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/sources_1/imports/imports/sources_1/imports/CS56_ES31_Lab4_20X_files/Lab4_shell.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 445.609 ; gain = 155.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 445.609 ; gain = 155.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 445.609 ; gain = 155.430
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/constrs_1/imports/CS56_ES31_Lab4_20X_files/lab4_constraints.xdc]
Finished Parsing XDC File [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/constrs_1/imports/CS56_ES31_Lab4_20X_files/lab4_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/ENGS 031/basys-pong/components/input_controller/input_controller.srcs/constrs_1/imports/CS56_ES31_Lab4_20X_files/lab4_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 775.527 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 775.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 775.527 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 775.527 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:01:08 . Memory (MB): peak = 775.527 ; gain = 485.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:01:08 . Memory (MB): peak = 775.527 ; gain = 485.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:01:09 . Memory (MB): peak = 775.527 ; gain = 485.348
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "count_tc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sclk_unbuf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "take_sample_internal" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                shifting |                              010 |                               01
                 loading |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:01:17 . Memory (MB): peak = 775.527 ; gain = 485.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Lab4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module interface 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module digital_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mux7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "FILTER_ENT/tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sclk_unbuf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "take_sample_internal" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Lab4 has port dp driven by constant 1
WARNING: [Synth 8-3917] design Lab4 has port an[3] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:01:33 . Memory (MB): peak = 775.527 ; gain = 485.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:47 . Memory (MB): peak = 775.527 ; gain = 485.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:47 . Memory (MB): peak = 775.527 ; gain = 485.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:48 . Memory (MB): peak = 784.531 ; gain = 494.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 784.531 ; gain = 494.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:51 . Memory (MB): peak = 784.531 ; gain = 494.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:51 . Memory (MB): peak = 784.531 ; gain = 494.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:51 . Memory (MB): peak = 784.531 ; gain = 494.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:52 . Memory (MB): peak = 784.531 ; gain = 494.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:52 . Memory (MB): peak = 784.531 ; gain = 494.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     5|
|4     |LUT2   |    28|
|5     |LUT3   |    20|
|6     |LUT4   |    14|
|7     |LUT5   |    12|
|8     |LUT6   |    14|
|9     |ODDR   |     1|
|10    |FDRE   |   101|
|11    |IBUF   |     3|
|12    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |   223|
|2     |  CONTROLLER_ENT |controller     |    17|
|3     |  FILTER_ENT     |digital_filter |    59|
|4     |  INTERFACE_ENT  |interface      |    51|
|5     |  display        |mux7seg        |    41|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:54 . Memory (MB): peak = 784.531 ; gain = 494.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:01:14 . Memory (MB): peak = 784.531 ; gain = 164.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:01:54 . Memory (MB): peak = 784.531 ; gain = 494.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 789.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:02:01 . Memory (MB): peak = 789.207 ; gain = 511.293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 789.207 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'O:/ENGS 031/basys-pong/components/input_controller/input_controller.runs/synth_1/Lab4.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 789.207 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Lab4_utilization_synth.rpt -pb Lab4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 23 23:56:26 2020...
