$date
	Sat Jul  8 12:26:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module muxtest $end
$var wire 1 ! o $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ s $end
$scope module M $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 $ s $end
$var reg 1 ! o $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
x#
x"
x!
$end
#5
0!
0$
0"
1#
#10
1!
1$
#15
