----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 14.04.2021 20:15:13
-- Design Name: 
-- Module Name: driver_7_seg - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

------------------------------------------------------------------------
-- Entity declaration for display driver
------------------------------------------------------------------------
entity driver_7seg_4digits is
    port(
        clk     : in  std_logic;        -- Main clock
        reset   : in  std_logic;        -- Synchronous reset
        -- Cathode values for individual segments
        seg_o   : out std_logic_vector(7 - 1 downto 0);
        -- Common anode signals to individual displays
        dig_o   : out std_logic_vector(4 - 1 downto 0);
        
        decimal : in integer range 0 to 999
    );
end entity driver_7seg_4digits;

------------------------------------------------------------------------
-- Architecture declaration for display driver
------------------------------------------------------------------------
architecture Behavioral of driver_7seg_4digits is

    -- Internal clock enable
    signal s_en  : std_logic;
    -- Internal 2-bit counter for multiplexing 4 digits
    signal s_cnt : std_logic_vector(2 - 1 downto 0);
    -- Internal 4-bit value for 7-segment decoder
    signal s_hex : integer range 0 to 9999;
    
    signal s_decimal : integer range 0 to 9999;
    
    signal s_zvysok1 : integer range 0 to 9999;
    signal s_zvysok2 : integer range 0 to 9999;
    signal s_zvysok3 : integer range 0 to 9999;
    signal s_zvysok4 : integer range 0 to 9999;
    
    signal buff : integer:=0;
    signal thousands : integer:=0;
    signal hundreds : integer:=0;
    signal decimals : integer:=0;
    signal ones : integer:=0;
    
    signal s_data0_i : integer range 0 to 9999;
    signal s_data1_i : integer range 0 to 9999;
    signal s_data2_i : integer range 0 to 9999;
    signal s_data3_i : integer range 0 to 9999;


begin
    s_decimal <= decimal;
     --------------------------------------------------------------------
    -- Instance (copy) of clock_enable entity generates an enable pulse
    -- every 4 ms
    clk_en0 : entity work.clock_enable
        generic map(
            g_MAX => 100
        )
        port map(
        clk   => clk,        
        reset => reset,      
        ce_o  => s_en        
        );
        
  --------------------------------------------------------------------
    -- Instance (copy) of hex_7seg entity performs a 7-segment display
    -- decoder
    hex2seg : entity work.hex_7seg
        port map(
            hex_i => s_hex,
            seg_o => seg_o
        );

    --------------------------------------------------------------------
    -- p_mux_dec:
    -- A combinational process that implements a multiplexer for
    -- selecting data for a single digit, a decimal point signal, and 
    -- switches the common anodes of each display.
    --------------------------------------------------------------------
    p_mux_dec : process(clk, s_decimal)    
    begin
    
            if(s_decimal > (buff + 1000)) then 
                buff <= buff + 1000;
                thousands <= thousands + 1;
            elsif(s_decimal > (buff + 100)) then 
                buff <= buff + 100;
                hundreds <= hundreds + 1;
            elsif(s_decimal > (buff + 10)) then 
                buff <= buff + 10;
                decimals <= decimals + 1;
            elsif(s_decimal >= (buff + 1)) then 
                buff <= buff + 1;
                ones <= ones + 1;
            end if;
        
        if(s_decimal = buff) then
            s_data3_i <= thousands;
            s_data2_i <= hundreds;
            s_data1_i <= decimals;
            s_data0_i <= ones;
        end if;
        
        
    end process p_mux_dec;
  
end architecture Behavioral;