INFO: [VRFC 10-163] Analyzing VHDL file "D:/VUT_FIT/IVH/IVH_projekt_matrix_dis/IVH_projekt_matrix_dis.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VUT_FIT/IVH/IVH_projekt_matrix_dis/IVH_projekt_matrix_dis.srcs/sources_1/new/fsm_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_top_tb'
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [D:/VUT_FIT/IVH/IVH_projekt_matrix_dis/IVH_projekt_matrix_dis.srcs/sources_1/new/fsm_top_tb.vhd:73]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [D:/VUT_FIT/IVH/IVH_projekt_matrix_dis/IVH_projekt_matrix_dis.srcs/sources_1/new/fsm_top_tb.vhd:41]
INFO: [VRFC 10-8704] VHDL file 'D:/VUT_FIT/IVH/IVH_projekt_matrix_dis/IVH_projekt_matrix_dis.srcs/sources_1/new/fsm_top_tb.vhd' is ignored due to errors
