# Reading pref.tcl
# do Farrow_Canonic_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/duong/Desktop/UCSD/Grad/Spring\ 2024/ECE\ 260C/Lab2/hdl_gen {C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/hdl_gen/Farrow_Canonic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:07:35 on Apr 24,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/hdl_gen" C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/hdl_gen/Farrow_Canonic.sv 
# -- Compiling module Farrow_Canonic
# 
# Top level modules:
# 	Farrow_Canonic
# End time: 11:07:35 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/hdl_gen/Farrow_Canonic.sv} {C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/hdl_gen/Farrow_Canonic_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:08:19 on Apr 24,2024
# vlog -reportprogress 300 -work work C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/hdl_gen/Farrow_Canonic.sv C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/hdl_gen/Farrow_Canonic_tb.sv 
# -- Compiling module Farrow_Canonic
# -- Compiling module Farrow_Canonic_tb
# 
# Top level modules:
# 	Farrow_Canonic_tb
# End time: 11:08:19 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/hdl_gen/simulation/modelsim/rtl_work/Farrow_Canonic.sv} {C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/hdl_gen/simulation/modelsim/rtl_work/Farrow_Canonic_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:08:28 on Apr 24,2024
# vlog -reportprogress 300 -work work C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/hdl_gen/simulation/modelsim/rtl_work/Farrow_Canonic.sv C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/hdl_gen/simulation/modelsim/rtl_work/Farrow_Canonic_tb.sv 
# ** Error: (vlog-7) Failed to open design unit file "C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/hdl_gen/simulation/modelsim/rtl_work/Farrow_Canonic.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:08:28 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.Farrow_Canonic_tb
# vsim work.Farrow_Canonic_tb 
# Start time: 11:08:36 on Apr 24,2024
# Loading sv_std.std
# Loading work.Farrow_Canonic_tb
# Loading work.Farrow_Canonic
add wave -position insertpoint sim:/Farrow_Canonic_tb/*
run -all
# **************TEST COMPLETED (PASSED)**************
# ** Note: $stop    : C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/hdl_gen/Farrow_Canonic_tb.sv(232)
#    Time: 30060 ns  Iteration: 0  Instance: /Farrow_Canonic_tb
# Break in NamedBeginStat clk_gen at C:/Users/duong/Desktop/UCSD/Grad/Spring 2024/ECE 260C/Lab2/hdl_gen/Farrow_Canonic_tb.sv line 232
# End time: 11:09:24 on Apr 24,2024, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
