
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.60000000000000000000;
2.60000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  149594.9      1.75     619.9   26890.4                          
    0:00:26  149594.9      1.75     619.9   26890.4                          
    0:00:26  149639.6      1.75     619.9   26890.4                          
    0:00:26  149684.3      1.75     619.9   26890.4                          
    0:00:26  149729.0      1.75     619.9   26890.4                          
    0:00:26  149773.7      1.75     619.9   26890.4                          
    0:00:27  149810.7      1.75     619.9   26888.1                          
    0:00:27  150337.9      1.75     619.8   16931.3                          
    0:00:28  150847.0      1.75     619.8    6898.7                          
    0:00:45  154450.5      1.27     464.4     248.2                          
    0:00:45  154450.5      1.27     464.4     248.2                          
    0:00:45  154450.5      1.27     464.4     248.2                          
    0:00:46  154451.0      1.27     464.4     248.2                          
    0:00:46  154451.0      1.27     464.4     248.2                          
    0:00:57  138515.0      1.34     457.2     248.2                          
    0:00:58  138501.1      1.31     444.3     248.2                          
    0:01:00  138504.6      1.27     442.1     243.3                          
    0:01:01  138507.8      1.25     439.2     236.0                          
    0:01:01  138516.8      1.24     437.9     233.6                          
    0:01:04  138527.2      1.24     436.1     231.2                          
    0:01:05  138529.9      1.23     435.3     226.3                          
    0:01:05  138533.6      1.23     434.6     226.3                          
    0:01:06  138538.9      1.23     434.1     226.3                          
    0:01:07  138546.1      1.23     433.8     226.3                          
    0:01:07  138547.7      1.23     433.4     221.4                          
    0:01:07  138551.2      1.23     433.1     221.4                          
    0:01:08  138555.7      1.23     432.6     221.4                          
    0:01:08  138557.8      1.23     432.5     216.6                          
    0:01:09  138559.4      1.23     432.0     216.6                          
    0:01:09  138560.7      1.23     431.5     216.6                          
    0:01:09  138560.7      1.23     431.5     216.6                          
    0:01:10  138390.2      1.23     431.5     216.6                          
    0:01:10  138390.2      1.23     431.5     216.6                          
    0:01:10  138411.5      1.23     431.1     177.6                          
    0:01:11  138427.2      1.23     431.1     138.7                          
    0:01:11  138438.4      1.23     431.1      99.8                          
    0:01:12  138451.4      1.23     431.1      60.8                          
    0:01:12  138463.6      1.23     431.1      21.9                          
    0:01:13  138469.5      1.23     431.1       0.0                          
    0:01:13  138469.5      1.23     431.1       0.0                          
    0:01:13  138469.5      1.23     431.1       0.0                          
    0:01:13  138469.5      1.23     431.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:13  138469.5      1.23     431.1       0.0                          
    0:01:13  138489.2      1.21     429.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:13  138552.2      1.21     423.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13  138616.9      1.21     416.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13  138679.9      1.21     410.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14  138709.7      1.20     406.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:14  138726.2      1.19     405.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:14  138786.3      1.19     403.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:14  138795.9      1.18     401.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:14  138810.0      1.18     400.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:14  138826.2      1.17     400.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:14  138844.5      1.17     398.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:14  138878.1      1.17     395.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14  138911.0      1.17     392.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14  138944.0      1.17     389.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14  138977.0      1.17     385.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15  139000.4      1.17     384.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139004.4      1.16     384.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139014.8      1.16     384.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139030.5      1.16     383.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139057.3      1.16     381.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139077.3      1.15     381.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139095.4      1.15     380.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139124.4      1.14     379.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139141.1      1.13     377.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139154.2      1.13     377.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:15  139177.3      1.12     375.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16  139202.3      1.12     372.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16  139221.7      1.12     370.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139230.8      1.12     370.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139238.8      1.12     369.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139253.1      1.12     369.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139261.4      1.11     368.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139293.0      1.11     367.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:16  139301.0      1.10     366.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139327.3      1.10     365.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139346.0      1.10     365.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:17  139375.5      1.09     363.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:17  139395.2      1.08     362.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:17  139411.4      1.08     362.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:17  139431.1      1.08     361.1      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  139468.9      1.08     359.3      72.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  139501.6      1.08     357.9      96.9 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:17  139505.0      1.08     357.5      96.9 path/path/path/genblk1.add_in_reg[39]/D
    0:01:17  139514.9      1.07     357.2      96.9 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:17  139536.9      1.07     355.3      96.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  139558.2      1.07     354.2      96.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:17  139613.3      1.07     349.6      96.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18  139630.0      1.06     348.3      96.9 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:18  139633.5      1.06     348.0      96.9 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:18  139643.9      1.06     347.7      96.9 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:18  139652.1      1.06     347.4      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:18  139660.9      1.05     347.0      96.9 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:18  139664.1      1.05     346.9      96.9 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:18  139680.9      1.05     346.2      96.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:18  139683.0      1.05     346.0      96.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:18  139695.0      1.05     345.6     121.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18  139727.7      1.04     345.2     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:18  139736.2      1.04     344.9     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:18  139745.5      1.04     344.6     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:18  139752.9      1.04     344.3     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:19  139754.3      1.04     344.1     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:19  139754.3      1.04     344.1     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:19  139773.4      1.04     342.7     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  139785.9      1.04     342.2     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:19  139801.1      1.03     341.6     193.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:19  139816.5      1.03     341.1     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:19  139835.9      1.03     339.8     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  139858.8      1.03     338.0     193.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  139879.0      1.03     336.5     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:19  139906.2      1.03     334.2     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:19  139913.3      1.03     333.9     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:20  139935.9      1.02     332.9     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:20  139949.0      1.02     332.2     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:20  139948.7      1.02     332.2     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:20  139950.8      1.02     332.1     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:20  139971.9      1.02     331.3     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20  139992.9      1.02     330.4     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20  140008.8      1.02     329.7     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140015.5      1.01     329.5     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140024.3      1.01     328.9     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140024.3      1.01     328.9     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140025.6      1.01     328.8     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140025.6      1.01     328.7     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140037.0      1.01     327.7     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20  140038.9      1.01     327.7     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140051.4      1.01     326.8     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140069.2      1.00     325.4     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140087.0      1.00     324.7     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140100.3      1.00     324.2     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140112.3      1.00     323.2     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140129.3      1.00     322.7     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140139.7      1.00     322.3     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140139.7      1.00     322.2     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140146.4      1.00     321.8     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140160.2      1.00     320.5     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140180.4      1.00     318.9     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140191.0      1.00     318.1     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140205.4      1.00     317.2     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140207.8      0.99     316.9     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140220.0      0.99     316.5     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140220.0      0.99     316.4     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140245.3      0.99     315.6     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140245.3      0.99     315.5     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140270.8      0.99     313.9     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140273.2      0.98     313.5     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140287.3      0.98     312.0     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140309.7      0.98     310.3     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140312.3      0.98     310.1     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140323.8      0.97     309.6     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140349.0      0.97     308.3     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140354.6      0.97     308.1     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140364.5      0.97     307.6     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140364.7      0.97     307.6     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140370.3      0.97     307.4     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140372.5      0.97     307.4     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140386.6      0.96     306.7     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140396.7      0.96     306.0     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140410.5      0.96     305.6     314.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140429.6      0.96     305.0     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140440.5      0.95     304.4     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140450.1      0.95     303.9     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140461.3      0.95     303.1     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140471.4      0.95     302.3     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140481.8      0.95     301.7     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140498.5      0.94     301.2     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140510.0      0.94     300.6     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140530.2      0.94     300.1     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140543.0      0.94     299.5     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140548.8      0.94     299.2     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140562.4      0.93     298.5     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140572.0      0.93     297.7     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140585.0      0.93     296.9     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  140594.3      0.93     296.4     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140600.1      0.93     296.2     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:25  140607.1      0.93     295.5     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140615.6      0.93     295.6     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:25  140628.1      0.93     295.0     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  140638.7      0.92     294.4     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140649.4      0.92     293.9     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140658.1      0.92     293.4     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:25  140669.6      0.92     292.8     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  140677.0      0.92     292.4     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:25  140698.8      0.92     291.8     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  140709.5      0.92     291.3     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  140718.5      0.92     290.8     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  140726.8      0.91     290.3     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:25  140734.5      0.91     290.0     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  140746.4      0.91     289.2     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:26  140758.7      0.91     288.4     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  140765.1      0.91     287.9     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140774.1      0.91     287.3     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:01:26  140784.0      0.91     286.6     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140795.9      0.90     285.8     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  140804.4      0.90     285.2     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  140811.9      0.90     285.0     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:26  140818.0      0.90     284.7     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140831.8      0.90     284.2     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  140836.4      0.90     284.0     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140841.9      0.90     283.9     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  140847.5      0.90     283.6     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140857.4      0.90     282.9     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  140863.0      0.90     283.0     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  140870.1      0.90     282.6     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140878.9      0.90     282.1     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:27  140885.0      0.90     281.9     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140889.6      0.90     281.6     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140902.9      0.89     280.8     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140904.5      0.89     280.7     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140913.8      0.89     280.0     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:27  140913.8      0.89     280.0     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140915.4      0.89     280.0     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140918.3      0.89     279.8     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140918.3      0.89     279.6     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140925.2      0.89     279.5     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140934.8      0.89     278.9     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:27  140934.8      0.89     278.9     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140943.6      0.89     278.3     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  140948.9      0.89     278.2     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  140954.7      0.89     277.9     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  140961.4      0.89     277.3     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  140969.4      0.89     276.5     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:28  140972.0      0.88     276.5     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  140978.9      0.88     276.1     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  140984.3      0.88     275.9     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:28  140986.6      0.88     275.8     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  140992.0      0.88     275.4     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:28  140996.5      0.88     275.1     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141003.4      0.88     274.7     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141010.3      0.88     274.4     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141014.0      0.88     274.3     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141017.8      0.88     274.2     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141019.9      0.88     274.1     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141027.3      0.88     273.8     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141038.3      0.88     273.3     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141041.2      0.88     273.2     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141047.8      0.87     272.8     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141053.7      0.87     272.3     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141060.1      0.87     272.0     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141066.2      0.87     271.8     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141069.4      0.87     271.6     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141076.8      0.87     271.2     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:01:29  141079.2      0.87     271.1     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141082.9      0.87     270.9     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141086.4      0.87     270.8     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141089.6      0.87     270.7     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141089.6      0.87     270.7     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141093.3      0.87     270.7     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141096.5      0.87     270.7     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141098.1      0.87     270.7     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141098.1      0.87     270.7     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141098.1      0.87     270.7     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141103.4      0.87     270.3     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141106.1      0.87     270.1     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141114.3      0.87     269.7     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141118.3      0.87     269.4     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141120.2      0.87     269.4     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141121.8      0.87     269.4     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141125.5      0.87     269.2     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141125.5      0.87     269.2     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141128.7      0.87     269.1     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141130.3      0.87     269.0     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141131.9      0.86     269.0     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141134.3      0.86     268.7     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:01:31  141133.7      0.86     268.6     387.5                          
    0:01:33  141130.0      0.86     268.6     387.5                          
    0:01:33  141130.0      0.86     268.6     387.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:33  141130.0      0.86     268.6     387.5                          
    0:01:33  141167.0      0.86     267.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  141167.0      0.86     267.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  141187.7      0.86     265.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  141198.1      0.86     263.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141222.1      0.86     262.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141253.4      0.86     260.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141261.4      0.86     260.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141272.9      0.86     259.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141284.6      0.86     258.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141291.5      0.86     257.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141301.1      0.86     256.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141317.6      0.86     255.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141317.6      0.86     255.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:34  141319.1      0.86     255.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141345.5      0.86     253.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141358.5      0.86     252.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141367.0      0.86     252.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141381.9      0.86     251.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141402.7      0.86     250.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141405.9      0.86     250.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141412.2      0.86     249.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:35  141423.2      0.86     249.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141425.0      0.85     249.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:35  141425.0      0.85     249.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141425.0      0.85     249.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141425.0      0.85     249.2       0.0                          
    0:01:35  141428.5      0.85     249.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:35  141428.5      0.85     249.1       0.0                          
    0:01:35  141428.5      0.85     249.1       0.0                          
    0:01:39  141180.3      0.85     248.9       0.0                          
    0:01:40  141123.4      0.85     249.1       0.0                          
    0:01:40  141089.3      0.85     249.3       0.0                          
    0:01:41  141065.9      0.85     249.3       0.0                          
    0:01:41  141043.0      0.85     249.3       0.0                          
    0:01:42  141020.2      0.85     249.3       0.0                          
    0:01:42  140998.4      0.85     249.3       0.0                          
    0:01:43  140976.5      0.85     249.3       0.0                          
    0:01:43  140965.4      0.85     249.3       0.0                          
    0:01:44  140946.7      0.85     249.3       0.0                          
    0:01:44  140936.1      0.85     249.3       0.0                          
    0:01:45  140925.5      0.85     249.3       0.0                          
    0:01:45  140914.8      0.85     249.3       0.0                          
    0:01:45  140904.2      0.85     249.3       0.0                          
    0:01:46  140893.5      0.85     249.3       0.0                          
    0:01:46  140882.9      0.85     249.3       0.0                          
    0:01:46  140882.9      0.85     249.3       0.0                          
    0:01:46  140882.9      0.85     249.3       0.0                          
    0:01:47  140834.0      0.87     250.4       0.0                          
    0:01:47  140830.2      0.87     250.5       0.0                          
    0:01:47  140830.2      0.87     250.5       0.0                          
    0:01:47  140830.2      0.87     250.5       0.0                          
    0:01:47  140830.2      0.87     250.5       0.0                          
    0:01:47  140830.2      0.87     250.5       0.0                          
    0:01:47  140830.2      0.87     250.5       0.0                          
    0:01:47  140843.0      0.86     249.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:48  140844.6      0.85     249.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:48  140852.6      0.85     249.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:48  140858.4      0.85     249.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:48  140869.6      0.85     248.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:48  140871.2      0.85     248.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:48  140880.8      0.85     248.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:48  140897.3      0.85     247.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  140906.0      0.84     247.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:48  140906.0      0.84     247.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:48  140909.0      0.84     247.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:48  140923.3      0.84     246.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  140933.4      0.84     245.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:49  140952.6      0.84     244.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  140954.7      0.84     244.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:49  140954.7      0.84     244.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:49  140954.7      0.84     244.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:49  140956.1      0.84     244.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:49  140970.2      0.83     243.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:49  140971.8      0.83     243.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:49  140971.8      0.83     243.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:49  140971.8      0.83     243.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:50  140971.0      0.83     243.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:50  140971.0      0.83     243.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:50  140971.0      0.83     243.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  140972.5      0.83     243.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:50  140972.3      0.83     243.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:50  140977.1      0.83     243.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:50  140978.1      0.83     243.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:50  140978.1      0.83     243.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:50  140978.9      0.83     243.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:50  140991.7      0.83     242.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:51  140992.2      0.83     242.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141007.1      0.83     241.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  141021.5      0.83     240.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  141032.4      0.83     240.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:51  141031.9      0.83     240.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141035.1      0.83     240.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141033.5      0.83     240.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141029.7      0.83     240.0       0.0                          
    0:01:52  140943.6      0.83     240.0       0.0                          
    0:01:54  140843.0      0.83     239.9       0.0                          
    0:01:54  140719.3      0.83     239.9       0.0                          
    0:01:55  140595.6      0.83     239.9       0.0                          
    0:01:55  140471.9      0.83     239.9       0.0                          
    0:01:55  140370.6      0.83     239.9       0.0                          
    0:01:56  140260.5      0.83     239.9       0.0                          
    0:01:56  140171.9      0.83     239.9       0.0                          
    0:01:57  140056.2      0.83     239.9       0.0                          
    0:01:57  139946.6      0.83     239.9       0.0                          
    0:01:58  139828.7      0.83     239.9       0.0                          
    0:01:58  139808.0      0.83     239.8       0.0                          
    0:01:58  139801.6      0.83     239.8       0.0                          
    0:01:58  139762.8      0.83     239.6       0.0                          
    0:01:59  139726.1      0.83     239.6       0.0                          
    0:02:00  139671.0      0.83     239.6       0.0                          
    0:02:00  139637.2      0.83     239.6       0.0                          
    0:02:01  139627.7      0.83     239.5       0.0                          
    0:02:01  139622.9      0.83     239.5       0.0                          
    0:02:01  139620.5      0.83     239.4       0.0                          
    0:02:01  139618.1      0.83     239.3       0.0                          
    0:02:01  139614.1      0.83     239.3       0.0                          
    0:02:02  139611.2      0.83     239.3       0.0                          
    0:02:02  139606.4      0.83     239.2       0.0                          
    0:02:04  139604.8      0.83     239.1       0.0                          
    0:02:04  139594.7      0.84     239.7       0.0                          
    0:02:04  139593.6      0.84     239.7       0.0                          
    0:02:04  139593.6      0.84     239.7       0.0                          
    0:02:04  139593.6      0.84     239.7       0.0                          
    0:02:04  139593.6      0.84     239.7       0.0                          
    0:02:04  139593.6      0.84     239.7       0.0                          
    0:02:04  139593.6      0.84     239.7       0.0                          
    0:02:04  139604.5      0.83     238.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:04  139608.0      0.83     238.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:05  139624.2      0.83     237.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  139640.7      0.82     236.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  139660.1      0.82     235.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  139660.6      0.82     234.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:05  139672.3      0.82     234.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:05  139676.3      0.82     234.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:05  139697.9      0.82     233.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  139712.0      0.82     232.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:05  139732.2      0.82     231.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  139737.0      0.82     231.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:05  139738.6      0.82     231.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:05  139755.1      0.82     230.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  139756.4      0.82     230.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  139764.6      0.82     230.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:06  139764.6      0.82     230.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:06  139765.4      0.82     230.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:06  139781.7      0.82     229.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  139791.0      0.82     228.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:06  139791.0      0.82     228.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:06  139796.8      0.82     228.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:06  139805.1      0.82     228.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06  139806.4      0.81     228.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:06  139810.4      0.81     228.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  139814.7      0.81     227.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:07  139814.7      0.81     227.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:07  139831.7      0.81     226.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  139831.7      0.81     226.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:07  139833.3      0.81     226.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:07  139833.8      0.81     226.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:07  139834.6      0.81     226.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:07  139835.7      0.81     226.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:07  139835.7      0.81     226.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:08  139835.7      0.81     226.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:08  139836.5      0.81     226.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:08  139839.9      0.81     226.6       0.0                          
    0:02:08  139846.6      0.81     226.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:09  139847.9      0.80     226.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:09  139860.1      0.80     225.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  139867.6      0.80     225.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:09  139880.4      0.80     225.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:09  139888.6      0.80     224.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:09  139895.0      0.79     224.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  139904.6      0.79     224.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:09  139917.1      0.79     224.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:09  139930.6      0.79     223.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:09  139941.5      0.79     223.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:09  139951.4      0.79     222.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:10  139959.4      0.79     222.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:10  139968.7      0.78     222.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:10  139979.8      0.78     221.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:10  139991.5      0.78     221.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:10  140000.6      0.78     221.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:10  140005.6      0.78     221.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:10  140017.3      0.78     220.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  140024.5      0.78     220.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:10  140036.0      0.78     220.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  140044.7      0.78     219.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:10  140054.3      0.78     219.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:10  140063.6      0.77     219.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:10  140072.9      0.77     219.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:10  140079.1      0.77     218.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:11  140091.6      0.77     218.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:11  140098.5      0.77     218.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:11  140103.0      0.77     218.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:11  140114.2      0.77     217.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  140121.3      0.77     217.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:11  140131.7      0.77     216.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:11  140136.2      0.77     216.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:11  140148.2      0.77     216.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:11  140157.8      0.77     215.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  140162.0      0.76     215.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:11  140169.0      0.76     215.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:11  140179.9      0.76     214.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  140193.2      0.76     214.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:11  140200.9      0.76     213.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  140212.1      0.76     213.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:12  140214.2      0.76     213.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:12  140221.4      0.76     213.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:12  140228.5      0.76     212.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:12  140234.9      0.76     212.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:12  140240.5      0.76     212.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:12  140250.6      0.76     211.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:12  140253.3      0.75     211.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  140261.8      0.75     211.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:12  140267.4      0.75     210.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  140277.0      0.75     210.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  140284.7      0.75     210.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  140295.6      0.75     210.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  140304.6      0.75     209.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  140312.6      0.75     209.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:12  140319.3      0.75     209.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:13  140324.3      0.75     209.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:13  140336.0      0.75     209.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:13  140347.4      0.75     208.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:13  140357.8      0.75     208.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  140369.3      0.74     208.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:13  140377.2      0.74     207.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  140387.6      0.74     207.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:13  140390.5      0.74     206.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:13  140401.2      0.74     206.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:13  140407.6      0.74     206.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:13  140409.2      0.74     206.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:13  140414.7      0.74     206.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:13  140419.8      0.74     206.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:13  140419.8      0.74     206.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  140422.2      0.74     206.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:14  140427.8      0.74     205.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  140428.6      0.74     205.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  140431.5      0.74     205.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:14  140433.1      0.74     205.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:14  140438.2      0.74     205.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:14  140440.3      0.74     205.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:14  140447.7      0.74     205.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  140454.4      0.74     205.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:14  140461.6      0.74     204.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  140465.6      0.73     204.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:14  140471.9      0.73     204.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:14  140479.4      0.73     204.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  140482.0      0.73     204.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  140490.3      0.73     203.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:15  140493.7      0.73     203.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:15  140494.5      0.73     203.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:15  140495.3      0.73     203.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  140498.5      0.73     203.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  140504.1      0.73     203.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  140506.8      0.73     203.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:15  140507.6      0.73     203.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:15  140509.2      0.73     203.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:15  140510.0      0.73     203.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:16  140513.4      0.73     202.9       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:23:05 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              69638.002316
Buf/Inv area:                     3078.151983
Noncombinational area:           70875.431563
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                140513.433879
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:23:11 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  29.4565 mW   (88%)
  Net Switching Power  =   4.0871 mW   (12%)
                         ---------
Total Dynamic Power    =  33.5436 mW  (100%)

Cell Leakage Power     =   2.8590 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.7309e+04          544.2287        1.1882e+06        2.9041e+04  (  79.78%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.1479e+03        3.5430e+03        1.6708e+06        7.3617e+03  (  20.22%)
--------------------------------------------------------------------------------------------------
Total          2.9457e+04 uW     4.0873e+03 uW     2.8590e+06 nW     3.6402e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:23:12 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[1].path/path/add_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[1].path/path/add_out_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[1].path/path/add_out_reg[0]/Q (DFF_X1)     0.09       0.09 f
  path/genblk1[1].path/path/add_42/B[0] (mac_b20_g1_15_DW01_add_0)
                                                          0.00       0.09 f
  path/genblk1[1].path/path/add_42/U59/ZN (AND2_X1)       0.04       0.13 f
  path/genblk1[1].path/path/add_42/U128/ZN (NAND2_X1)     0.03       0.15 r
  path/genblk1[1].path/path/add_42/U130/ZN (NAND3_X1)     0.04       0.19 f
  path/genblk1[1].path/path/add_42/U1_2/CO (FA_X1)        0.09       0.28 f
  path/genblk1[1].path/path/add_42/U1_3/CO (FA_X1)        0.09       0.37 f
  path/genblk1[1].path/path/add_42/U1_4/CO (FA_X1)        0.09       0.46 f
  path/genblk1[1].path/path/add_42/U1_5/CO (FA_X1)        0.09       0.55 f
  path/genblk1[1].path/path/add_42/U1_6/CO (FA_X1)        0.10       0.65 f
  path/genblk1[1].path/path/add_42/U118/ZN (NAND2_X1)     0.04       0.68 r
  path/genblk1[1].path/path/add_42/U91/ZN (NAND3_X1)      0.04       0.72 f
  path/genblk1[1].path/path/add_42/U139/ZN (NAND2_X1)     0.04       0.76 r
  path/genblk1[1].path/path/add_42/U92/ZN (NAND3_X1)      0.04       0.80 f
  path/genblk1[1].path/path/add_42/U13/ZN (NAND2_X1)      0.04       0.84 r
  path/genblk1[1].path/path/add_42/U22/ZN (NAND3_X1)      0.03       0.87 f
  path/genblk1[1].path/path/add_42/U53/ZN (NAND2_X1)      0.03       0.90 r
  path/genblk1[1].path/path/add_42/U25/ZN (NAND3_X1)      0.04       0.94 f
  path/genblk1[1].path/path/add_42/U75/ZN (NAND2_X1)      0.03       0.97 r
  path/genblk1[1].path/path/add_42/U78/ZN (NAND3_X1)      0.03       1.00 f
  path/genblk1[1].path/path/add_42/U1_12/CO (FA_X1)       0.10       1.10 f
  path/genblk1[1].path/path/add_42/U134/ZN (NAND2_X1)     0.04       1.14 r
  path/genblk1[1].path/path/add_42/U136/ZN (NAND3_X1)     0.04       1.18 f
  path/genblk1[1].path/path/add_42/U171/ZN (NAND2_X1)     0.03       1.21 r
  path/genblk1[1].path/path/add_42/U173/ZN (NAND3_X1)     0.05       1.26 f
  path/genblk1[1].path/path/add_42/U14/ZN (NAND2_X1)      0.04       1.30 r
  path/genblk1[1].path/path/add_42/U29/ZN (NAND3_X1)      0.03       1.33 f
  path/genblk1[1].path/path/add_42/U46/ZN (NAND2_X1)      0.03       1.36 r
  path/genblk1[1].path/path/add_42/U24/ZN (NAND3_X1)      0.04       1.40 f
  path/genblk1[1].path/path/add_42/U11/ZN (NAND2_X1)      0.04       1.44 r
  path/genblk1[1].path/path/add_42/U96/ZN (NAND3_X1)      0.03       1.47 f
  path/genblk1[1].path/path/add_42/U158/ZN (NAND2_X1)     0.03       1.50 r
  path/genblk1[1].path/path/add_42/U161/ZN (NAND3_X1)     0.03       1.53 f
  path/genblk1[1].path/path/add_42/U1_19/CO (FA_X1)       0.09       1.62 f
  path/genblk1[1].path/path/add_42/U1_20/CO (FA_X1)       0.10       1.72 f
  path/genblk1[1].path/path/add_42/U106/ZN (NAND2_X1)     0.03       1.75 r
  path/genblk1[1].path/path/add_42/U108/ZN (NAND3_X1)     0.04       1.79 f
  path/genblk1[1].path/path/add_42/U1_22/CO (FA_X1)       0.10       1.88 f
  path/genblk1[1].path/path/add_42/U41/ZN (NAND2_X1)      0.04       1.92 r
  path/genblk1[1].path/path/add_42/U21/ZN (NAND3_X1)      0.04       1.96 f
  path/genblk1[1].path/path/add_42/U151/ZN (NAND2_X1)     0.04       2.00 r
  path/genblk1[1].path/path/add_42/U154/ZN (NAND3_X1)     0.04       2.04 f
  path/genblk1[1].path/path/add_42/U193/ZN (NAND2_X1)     0.03       2.07 r
  path/genblk1[1].path/path/add_42/U176/ZN (NAND3_X1)     0.04       2.11 f
  path/genblk1[1].path/path/add_42/U198/ZN (NAND2_X1)     0.03       2.14 r
  path/genblk1[1].path/path/add_42/U79/ZN (NAND3_X1)      0.03       2.17 f
  path/genblk1[1].path/path/add_42/U1_27/CO (FA_X1)       0.09       2.26 f
  path/genblk1[1].path/path/add_42/U1_28/CO (FA_X1)       0.09       2.35 f
  path/genblk1[1].path/path/add_42/U1_29/CO (FA_X1)       0.10       2.45 f
  path/genblk1[1].path/path/add_42/U35/ZN (NAND2_X1)      0.03       2.48 r
  path/genblk1[1].path/path/add_42/U37/ZN (NAND3_X1)      0.04       2.52 f
  path/genblk1[1].path/path/add_42/U1_31/CO (FA_X1)       0.09       2.61 f
  path/genblk1[1].path/path/add_42/U64/ZN (NAND2_X1)      0.04       2.66 r
  path/genblk1[1].path/path/add_42/U57/ZN (NAND3_X1)      0.04       2.70 f
  path/genblk1[1].path/path/add_42/U4/ZN (NAND2_X1)       0.03       2.74 r
  path/genblk1[1].path/path/add_42/U50/ZN (NAND3_X1)      0.04       2.77 f
  path/genblk1[1].path/path/add_42/U145/ZN (NAND2_X1)     0.04       2.81 r
  path/genblk1[1].path/path/add_42/U123/ZN (NAND3_X1)     0.04       2.85 f
  path/genblk1[1].path/path/add_42/U3/ZN (NAND2_X1)       0.03       2.88 r
  path/genblk1[1].path/path/add_42/U182/ZN (NAND3_X1)     0.04       2.92 f
  path/genblk1[1].path/path/add_42/U187/ZN (NAND2_X1)     0.03       2.95 r
  path/genblk1[1].path/path/add_42/U188/ZN (NAND3_X1)     0.03       2.98 f
  path/genblk1[1].path/path/add_42/U1_37/CO (FA_X1)       0.09       3.07 f
  path/genblk1[1].path/path/add_42/U1_38/CO (FA_X1)       0.09       3.16 f
  path/genblk1[1].path/path/add_42/U101/ZN (XNOR2_X1)     0.06       3.22 f
  path/genblk1[1].path/path/add_42/SUM[39] (mac_b20_g1_15_DW01_add_0)
                                                          0.00       3.22 f
  path/genblk1[1].path/path/out[39] (mac_b20_g1_15)       0.00       3.22 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/data_in[39] (seqMemory_b40_SIZE1_15)
                                                          0.00       3.22 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/data_in[39] (memory_b40_SIZE1_LOGSIZE1_15)
                                                          0.00       3.22 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/U133/ZN (INV_X1)
                                                          0.03       3.25 r
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/U132/ZN (OAI22_X1)
                                                          0.03       3.27 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D (DFF_X1)
                                                          0.01       3.28 f
  data arrival time                                                  3.28

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/CK (DFF_X1)
                                                          0.00       2.60 r
  library setup time                                     -0.05       2.55
  data required time                                                 2.55
  --------------------------------------------------------------------------
  data required time                                                 2.55
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.73


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
