design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/piotro/caravel_user_project/openlane/icache,icache,23_11_15_23_40,flow completed,0h10m9s0ms,0h4m16s0ms,9740.112994350282,4.956,4870.056497175141,57.57,-1,1419.24,22547,0,0,0,0,0,0,0,1,1,0,-1,-1,1763035,202736,-25.47,-1,-1,-1,-1,-1166.37,-1,-1,-1,-1,2153216366.0,0.0,61.53,52.13,18.93,-1,44.36,4845,10654,82,5735,0,0,0,9705,100,154,9,10,208,12,1,4488,4793,4787,14,6169,7567,24949,38296,24136,101117,1192252.6335999998,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,25.0,40.0,24,1,50,153.18,153.6,0.3,0,10,0.58,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
