 
****************************************
check_design summary:
Version:     S-2021.06-SP5-3
Date:        Fri May 17 13:08:01 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      6
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       1

Cells                                                               5
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'aes', port 'internal_pll_bypass' is not connected to any nets. (LINT-28)
Warning: In design 'aes_DW01_add_width3', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'aes_DW01_add_width3', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'aes_DW01_add_width3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'aes_DW01_add_width3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'aes_DFT_clk_chain_0', output port 'so' is connected directly to output port 'clk_ctrl_data[3]'. (LINT-31)
Warning: In design 'aes_DFT_clk_mux_0', a pin on submodule 'U3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DATA2_0' is connected to logic 0. 
Warning: In design 'aes_DFT_cntr_scnto_width3_count_to5_rst_mode0_dcod_mode0_0_0', a pin on submodule 'add_124' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'aes_DFT_cntr_scnto_width3_count_to5_rst_mode0_dcod_mode0_0_0', a pin on submodule 'add_124' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'aes_DFT_cntr_scnto_width3_count_to5_rst_mode0_dcod_mode0_0_0', a pin on submodule 'add_124' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'aes_DFT_cntr_scnto_width3_count_to5_rst_mode0_dcod_mode0_0_0', the same net is connected to more than one pin on submodule 'add_124'. (LINT-33)
   Net 'n2' is connected to pins 'B[2]', 'B[1]'', 'CI'.
1
