
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.171787                       # Number of seconds simulated
sim_ticks                                171786877000                       # Number of ticks simulated
final_tick                               171786877000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 331616                       # Simulator instruction rate (inst/s)
host_op_rate                                   331616                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              371984928                       # Simulator tick rate (ticks/s)
host_mem_usage                                 186132                       # Number of bytes of host memory used
host_seconds                                   461.81                       # Real time elapsed on the host
sim_insts                                   153144248                       # Number of instructions simulated
sim_ops                                     153144248                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 171786877000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26382592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         197440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26580032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26382592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26382592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        35328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           35328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          412228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              415313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          552                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                552                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         153577459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1149331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             154726790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    153577459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        153577459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         205650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               205650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         205650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        153577459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1149331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            154932440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    286988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    217366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.146644769250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16919                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16919                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              841673                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             270728                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      415313                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     412273                       # Number of write requests accepted
system.mem_ctrls.readBursts                    415313                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   412273                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               14103616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12476416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18365952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26580032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26385472                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 194944                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                125285                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             71570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             66066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             79097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            105013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3419                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  171786860000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                415313                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               412273                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  199767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        97838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    331.822319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   229.534424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.802941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22144     22.63%     22.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23201     23.71%     46.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15722     16.07%     62.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11860     12.12%     74.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8007      8.18%     82.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7163      7.32%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3070      3.14%     93.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2730      2.79%     95.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3941      4.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        97838                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.024765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     12.585311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.363430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          13267     78.41%     78.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          3643     21.53%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16919                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.961286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.911124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.342857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10339     61.11%     61.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              214      1.26%     62.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4322     25.55%     87.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1260      7.45%     95.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              461      2.72%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              162      0.96%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              155      0.92%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16919                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst     13911424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       192192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18365952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 80980714.260263308883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1118781.616828624159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 106911263.076282590628                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       412228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3085                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       412273                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7973976750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    142027500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4641086429000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     19343.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46038.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11257313.55                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   3984085500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8116004250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1101845000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18079.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36829.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        82.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    154.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    153.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   167214                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  242273                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     207575.84                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                606614400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                322404225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1479993480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1400442480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3377446800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5047963320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             79006080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     13673304780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       590411520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      30973180560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            57550767645                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            335.012596                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         160512480250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     36906000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1428700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 128988186250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1537413250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    9808748500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  29986923000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 92034600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 48890985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                93441180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               97530480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3326431680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           7762787820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            365939520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4900373790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      5175886560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      31224641400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            53090352555                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            309.047778                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         153804564750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    796061750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1407120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 129579608000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  13478760750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   15778883750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  10746442750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 171786877000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                25301995                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18758839                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3729242                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             22924330                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14256566                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             62.189674                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1782680                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          517618                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             464375                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            53243                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        30324                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     22832207                       # DTB read hits
system.cpu.dtb.read_misses                         33                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 22832240                       # DTB read accesses
system.cpu.dtb.write_hits                    13998981                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                13998987                       # DTB write accesses
system.cpu.dtb.data_hits                     36831188                       # DTB hits
system.cpu.dtb.data_misses                         39                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 36831227                       # DTB accesses
system.cpu.itb.fetch_hits                   109128326                       # ITB hits
system.cpu.itb.fetch_misses                        70                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses               109128396                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 64100                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    171786877000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        343573767                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          122956408                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      192534671                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    25301995                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16503621                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     195169399                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 7458724                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1117                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 109128326                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1172918                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          321856369                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.598201                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.807364                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                195540438     60.75%     60.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 60097191     18.67%     79.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 66218740     20.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            321856369                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.073644                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.560388                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 34889255                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             198937330                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  10882602                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              74140232                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3006950                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             13617005                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                788202                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              165860770                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 23272                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                3006950                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 36384820                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               160449138                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2862625                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  16937244                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             102215592                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              162339440                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              36214144                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      6                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  17395                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           126173027                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             237410904                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        235476417                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1654030                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             120726739                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  5446288                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             502248                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         143316                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 142783410                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             23181720                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14040732                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             73553                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  155613223                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              222537                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 155616735                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             86855                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2691511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1106001                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     321856369                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.483497                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.565663                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           177544297     55.16%     55.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           133007409     41.33%     96.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11304663      3.51%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       321856369                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                16208078     99.85%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 18010      0.11%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   291      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  5861      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  141      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               165      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             116676928     74.98%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               917365      0.59%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              438572      0.28%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               78950      0.05%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              118565      0.08%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             111863      0.07%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               23341      0.01%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               2908      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22942327     14.74%     90.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            13731403      8.82%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          265021      0.17%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         309327      0.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              155616735                       # Type of FU issued
system.cpu.iq.rate                           0.452935                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    16232381                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.104310                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          646687678                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         157159108                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    152986223                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2721397                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1368167                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1335502                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              170476101                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1372850                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            58946                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       850011                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       176810                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        18144                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3006950                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   85915                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2466                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           158420677                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1397364                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              23181720                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             14040732                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             143318                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2461                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1293862                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1741622                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3035484                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             154781020                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22832240                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            835715                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2584917                       # number of nop insts executed
system.cpu.iew.exec_refs                     36831227                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 20326069                       # Number of branches executed
system.cpu.iew.exec_stores                   13998987                       # Number of stores executed
system.cpu.iew.exec_rate                     0.450503                       # Inst execution rate
system.cpu.iew.wb_sent                      154321827                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     154321725                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  38706212                       # num instructions producing a value
system.cpu.iew.wb_consumers                  39765497                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.449166                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.973362                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2815403                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          222537                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3006882                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    318839584                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.488036                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.566658                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    174592094     54.76%     54.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    132889759     41.68%     96.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11357731      3.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    318839584                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            155605221                       # Number of instructions committed
system.cpu.commit.committedOps              155605221                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       36195631                       # Number of memory references committed
system.cpu.commit.loads                      22331709                       # Number of loads committed
system.cpu.commit.membars                       79218                       # Number of memory barriers committed
system.cpu.commit.branches                   20067972                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1329089                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 150559052                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1578591                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      2461075      1.58%      1.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        115195987     74.03%     75.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          915293      0.59%     76.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     76.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         426852      0.27%     76.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          75205      0.05%     76.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         118368      0.08%     76.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        111512      0.07%     76.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          23341      0.02%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2738      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        22149134     14.23%     90.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13554643      8.71%     99.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       261793      0.17%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       309280      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         155605221                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11357731                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    465901658                       # The number of ROB reads
system.cpu.rob.rob_writes                   319858033                       # The number of ROB writes
system.cpu.timesIdled                          331133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        21717398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   153144248                       # Number of Instructions Simulated
system.cpu.committedOps                     153144248                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.243465                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.243465                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.445739                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.445739                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                229828948                       # number of integer regfile reads
system.cpu.int_regfile_writes               120788959                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1617822                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   852793                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  687992                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 158440                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 171786877000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           953.289603                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              504275                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2106                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            239.446819                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   953.289603                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.930947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.930947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          979                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          964                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.956055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73241163                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73241163                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 171786877000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     22672872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22672872                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data     13782426                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13782426                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        79216                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        79216                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        79218                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        79218                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     36455298                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36455298                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36455298                       # number of overall hits
system.cpu.dcache.overall_hits::total        36455298                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3027                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3027                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2278                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2278                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         5305                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5305                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5305                       # number of overall misses
system.cpu.dcache.overall_misses::total          5305                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    235044500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    235044500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    158186500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    158186500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       131500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       131500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    393231000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    393231000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    393231000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    393231000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     22675899                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22675899                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     13784704                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13784704                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        79218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        79218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        79218                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        79218                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     36460603                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36460603                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36460603                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36460603                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000025                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000025                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000145                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000145                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77649.322762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77649.322762                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69440.956980                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69440.956980                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        65750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        65750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74124.599434                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74124.599434                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74124.599434                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74124.599434                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          552                       # number of writebacks
system.cpu.dcache.writebacks::total               552                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          623                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          623                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1599                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1599                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         2222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2222                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2222                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2404                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2404                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          679                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          679                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3083                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3083                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    186299500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    186299500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     52750500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     52750500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    239050000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    239050000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    239050000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    239050000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000049                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000085                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000085                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77495.632280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77495.632280                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77688.512518                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77688.512518                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        64750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        64750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77538.112228                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77538.112228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77538.112228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77538.112228                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2106                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 171786877000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.138024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            36788794                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            411721                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.353698                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.138024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982691                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982691                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          421                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         218668880                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        218668880                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 171786877000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst    108640661                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       108640661                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst    108640661                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        108640661                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    108640661                       # number of overall hits
system.cpu.icache.overall_hits::total       108640661                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst       487665                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        487665                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst       487665                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         487665                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       487665                       # number of overall misses
system.cpu.icache.overall_misses::total        487665                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  22262874499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  22262874499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  22262874499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  22262874499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  22262874499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  22262874499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    109128326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    109128326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst    109128326                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    109128326                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    109128326                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    109128326                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004469                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004469                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004469                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004469                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004469                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004469                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45651.983429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45651.983429                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45651.983429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45651.983429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45651.983429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45651.983429                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1615                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   269.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       411721                       # number of writebacks
system.cpu.icache.writebacks::total            411721                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        75436                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        75436                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst        75436                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        75436                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        75436                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        75436                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       412229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       412229                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst       412229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       412229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       412229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       412229                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19011568000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19011568000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19011568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19011568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19011568000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19011568000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003777                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003777                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003777                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003777                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003777                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003777                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46118.948449                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46118.948449                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46118.948449                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46118.948449                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46118.948449                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46118.948449                       # average overall mshr miss latency
system.cpu.icache.replacements                 411721                       # number of replacements
system.membus.snoop_filter.tot_requests        829140                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       413828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 171786877000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             414634                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          552                       # Transaction distribution
system.membus.trans_dist::WritebackClean       411721                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1554                       # Transaction distribution
system.membus.trans_dist::ReadExReq               679                       # Transaction distribution
system.membus.trans_dist::ReadExResp              679                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         412228                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2406                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1236177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1244453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     52732736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       232768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                52965504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            415313                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000002                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001552                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  415312    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              415313                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2551740000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2128379999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16776750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
