

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_65_8'
================================================================
* Date:           Sun Feb  1 19:42:40 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       35|       35|  0.350 us|  0.350 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_8  |       33|       33|         3|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:65]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv7_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %conv7_i"   --->   Operation 7 'read' 'conv7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_64 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 8 'read' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lshr_ln1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %lshr_ln1"   --->   Operation 9 'read' 'lshr_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln51_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln51"   --->   Operation 10 'read' 'zext_ln51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv7_i_cast = sext i17 %conv7_i_read"   --->   Operation 11 'sext' 'conv7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln65 = store i9 0, i9 %i" [top.cpp:65]   --->   Operation 12 'store' 'store_ln65' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body77"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [top.cpp:65]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_1, i32 8" [top.cpp:65]   --->   Operation 15 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %tmp_65, void %for.body77.split, void %for.inc91.exitStub" [top.cpp:65]   --->   Operation 16 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %i_1, i32 3, i32 7" [top.cpp:65]   --->   Operation 17 'partselect' 'lshr_ln7' <Predicate = (!tmp_65)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %lshr_ln7, i3 %lshr_ln1_read" [top.cpp:68]   --->   Operation 18 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_65)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln68_9 = zext i8 %tmp_s" [top.cpp:68]   --->   Operation 19 'zext' 'zext_ln68_9' <Predicate = (!tmp_65)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i24 %tmp, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 20 'getelementptr' 'tmp_addr' <Predicate = (!tmp_65 & tmp_64 == 0)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1_addr = getelementptr i24 %tmp_1, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 21 'getelementptr' 'tmp_1_addr' <Predicate = (!tmp_65 & tmp_64 == 1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2_addr = getelementptr i24 %tmp_2, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 22 'getelementptr' 'tmp_2_addr' <Predicate = (!tmp_65 & tmp_64 == 2)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3_addr = getelementptr i24 %tmp_3, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 23 'getelementptr' 'tmp_3_addr' <Predicate = (!tmp_65 & tmp_64 == 3)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4_addr = getelementptr i24 %tmp_4, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 24 'getelementptr' 'tmp_4_addr' <Predicate = (!tmp_65 & tmp_64 == 4)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5_addr = getelementptr i24 %tmp_5, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 25 'getelementptr' 'tmp_5_addr' <Predicate = (!tmp_65 & tmp_64 == 5)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_6_addr = getelementptr i24 %tmp_6, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 26 'getelementptr' 'tmp_6_addr' <Predicate = (!tmp_65 & tmp_64 == 6)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_7_addr = getelementptr i24 %tmp_7, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 27 'getelementptr' 'tmp_7_addr' <Predicate = (!tmp_65 & tmp_64 == 7)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_8_addr = getelementptr i24 %tmp_8, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 28 'getelementptr' 'tmp_8_addr' <Predicate = (!tmp_65 & tmp_64 == 0)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_9_addr = getelementptr i24 %tmp_9, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 29 'getelementptr' 'tmp_9_addr' <Predicate = (!tmp_65 & tmp_64 == 1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_10_addr = getelementptr i24 %tmp_10, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 30 'getelementptr' 'tmp_10_addr' <Predicate = (!tmp_65 & tmp_64 == 2)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_11_addr = getelementptr i24 %tmp_11, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 31 'getelementptr' 'tmp_11_addr' <Predicate = (!tmp_65 & tmp_64 == 3)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_12_addr = getelementptr i24 %tmp_12, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 32 'getelementptr' 'tmp_12_addr' <Predicate = (!tmp_65 & tmp_64 == 4)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_13_addr = getelementptr i24 %tmp_13, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 33 'getelementptr' 'tmp_13_addr' <Predicate = (!tmp_65 & tmp_64 == 5)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_14_addr = getelementptr i24 %tmp_14, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 34 'getelementptr' 'tmp_14_addr' <Predicate = (!tmp_65 & tmp_64 == 6)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_15_addr = getelementptr i24 %tmp_15, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 35 'getelementptr' 'tmp_15_addr' <Predicate = (!tmp_65 & tmp_64 == 7)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_16_addr = getelementptr i24 %tmp_16, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 36 'getelementptr' 'tmp_16_addr' <Predicate = (!tmp_65 & tmp_64 == 0)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_17_addr = getelementptr i24 %tmp_17, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 37 'getelementptr' 'tmp_17_addr' <Predicate = (!tmp_65 & tmp_64 == 1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_18_addr = getelementptr i24 %tmp_18, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 38 'getelementptr' 'tmp_18_addr' <Predicate = (!tmp_65 & tmp_64 == 2)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_19_addr = getelementptr i24 %tmp_19, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 39 'getelementptr' 'tmp_19_addr' <Predicate = (!tmp_65 & tmp_64 == 3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_20_addr = getelementptr i24 %tmp_20, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 40 'getelementptr' 'tmp_20_addr' <Predicate = (!tmp_65 & tmp_64 == 4)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_21_addr = getelementptr i24 %tmp_21, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 41 'getelementptr' 'tmp_21_addr' <Predicate = (!tmp_65 & tmp_64 == 5)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_22_addr = getelementptr i24 %tmp_22, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 42 'getelementptr' 'tmp_22_addr' <Predicate = (!tmp_65 & tmp_64 == 6)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_23_addr = getelementptr i24 %tmp_23, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 43 'getelementptr' 'tmp_23_addr' <Predicate = (!tmp_65 & tmp_64 == 7)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_24_addr = getelementptr i24 %tmp_24, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 44 'getelementptr' 'tmp_24_addr' <Predicate = (!tmp_65 & tmp_64 == 0)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_25_addr = getelementptr i24 %tmp_25, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 45 'getelementptr' 'tmp_25_addr' <Predicate = (!tmp_65 & tmp_64 == 1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_26_addr = getelementptr i24 %tmp_26, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 46 'getelementptr' 'tmp_26_addr' <Predicate = (!tmp_65 & tmp_64 == 2)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_27_addr = getelementptr i24 %tmp_27, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 47 'getelementptr' 'tmp_27_addr' <Predicate = (!tmp_65 & tmp_64 == 3)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_28_addr = getelementptr i24 %tmp_28, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 48 'getelementptr' 'tmp_28_addr' <Predicate = (!tmp_65 & tmp_64 == 4)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_29_addr = getelementptr i24 %tmp_29, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 49 'getelementptr' 'tmp_29_addr' <Predicate = (!tmp_65 & tmp_64 == 5)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_30_addr = getelementptr i24 %tmp_30, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 50 'getelementptr' 'tmp_30_addr' <Predicate = (!tmp_65 & tmp_64 == 6)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_31_addr = getelementptr i24 %tmp_31, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 51 'getelementptr' 'tmp_31_addr' <Predicate = (!tmp_65 & tmp_64 == 7)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_32_addr = getelementptr i24 %tmp_32, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 52 'getelementptr' 'tmp_32_addr' <Predicate = (!tmp_65 & tmp_64 == 0)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_33_addr = getelementptr i24 %tmp_33, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 53 'getelementptr' 'tmp_33_addr' <Predicate = (!tmp_65 & tmp_64 == 1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_34_addr = getelementptr i24 %tmp_34, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 54 'getelementptr' 'tmp_34_addr' <Predicate = (!tmp_65 & tmp_64 == 2)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_35_addr = getelementptr i24 %tmp_35, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 55 'getelementptr' 'tmp_35_addr' <Predicate = (!tmp_65 & tmp_64 == 3)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_36_addr = getelementptr i24 %tmp_36, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 56 'getelementptr' 'tmp_36_addr' <Predicate = (!tmp_65 & tmp_64 == 4)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_37_addr = getelementptr i24 %tmp_37, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 57 'getelementptr' 'tmp_37_addr' <Predicate = (!tmp_65 & tmp_64 == 5)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_38_addr = getelementptr i24 %tmp_38, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 58 'getelementptr' 'tmp_38_addr' <Predicate = (!tmp_65 & tmp_64 == 6)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_39_addr = getelementptr i24 %tmp_39, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 59 'getelementptr' 'tmp_39_addr' <Predicate = (!tmp_65 & tmp_64 == 7)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_40_addr = getelementptr i24 %tmp_40, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 60 'getelementptr' 'tmp_40_addr' <Predicate = (!tmp_65 & tmp_64 == 0)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_41_addr = getelementptr i24 %tmp_41, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 61 'getelementptr' 'tmp_41_addr' <Predicate = (!tmp_65 & tmp_64 == 1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_42_addr = getelementptr i24 %tmp_42, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 62 'getelementptr' 'tmp_42_addr' <Predicate = (!tmp_65 & tmp_64 == 2)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_43_addr = getelementptr i24 %tmp_43, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 63 'getelementptr' 'tmp_43_addr' <Predicate = (!tmp_65 & tmp_64 == 3)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_44_addr = getelementptr i24 %tmp_44, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 64 'getelementptr' 'tmp_44_addr' <Predicate = (!tmp_65 & tmp_64 == 4)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_45_addr = getelementptr i24 %tmp_45, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 65 'getelementptr' 'tmp_45_addr' <Predicate = (!tmp_65 & tmp_64 == 5)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_46_addr = getelementptr i24 %tmp_46, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 66 'getelementptr' 'tmp_46_addr' <Predicate = (!tmp_65 & tmp_64 == 6)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_47_addr = getelementptr i24 %tmp_47, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 67 'getelementptr' 'tmp_47_addr' <Predicate = (!tmp_65 & tmp_64 == 7)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_48_addr = getelementptr i24 %tmp_48, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 68 'getelementptr' 'tmp_48_addr' <Predicate = (!tmp_65 & tmp_64 == 0)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_49_addr = getelementptr i24 %tmp_49, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 69 'getelementptr' 'tmp_49_addr' <Predicate = (!tmp_65 & tmp_64 == 1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_50_addr = getelementptr i24 %tmp_50, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 70 'getelementptr' 'tmp_50_addr' <Predicate = (!tmp_65 & tmp_64 == 2)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_51_addr = getelementptr i24 %tmp_51, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 71 'getelementptr' 'tmp_51_addr' <Predicate = (!tmp_65 & tmp_64 == 3)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_52_addr = getelementptr i24 %tmp_52, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 72 'getelementptr' 'tmp_52_addr' <Predicate = (!tmp_65 & tmp_64 == 4)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_53_addr = getelementptr i24 %tmp_53, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 73 'getelementptr' 'tmp_53_addr' <Predicate = (!tmp_65 & tmp_64 == 5)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_54_addr = getelementptr i24 %tmp_54, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 74 'getelementptr' 'tmp_54_addr' <Predicate = (!tmp_65 & tmp_64 == 6)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_55_addr = getelementptr i24 %tmp_55, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 75 'getelementptr' 'tmp_55_addr' <Predicate = (!tmp_65 & tmp_64 == 7)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_56_addr = getelementptr i24 %tmp_56, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 76 'getelementptr' 'tmp_56_addr' <Predicate = (!tmp_65 & tmp_64 == 0)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_57_addr = getelementptr i24 %tmp_57, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 77 'getelementptr' 'tmp_57_addr' <Predicate = (!tmp_65 & tmp_64 == 1)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_58_addr = getelementptr i24 %tmp_58, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 78 'getelementptr' 'tmp_58_addr' <Predicate = (!tmp_65 & tmp_64 == 2)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_59_addr = getelementptr i24 %tmp_59, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 79 'getelementptr' 'tmp_59_addr' <Predicate = (!tmp_65 & tmp_64 == 3)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_60_addr = getelementptr i24 %tmp_60, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 80 'getelementptr' 'tmp_60_addr' <Predicate = (!tmp_65 & tmp_64 == 4)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_61_addr = getelementptr i24 %tmp_61, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 81 'getelementptr' 'tmp_61_addr' <Predicate = (!tmp_65 & tmp_64 == 5)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_62_addr = getelementptr i24 %tmp_62, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 82 'getelementptr' 'tmp_62_addr' <Predicate = (!tmp_65 & tmp_64 == 6)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_63_addr = getelementptr i24 %tmp_63, i64 0, i64 %zext_ln68_9" [top.cpp:68]   --->   Operation 83 'getelementptr' 'tmp_63_addr' <Predicate = (!tmp_65 & tmp_64 == 7)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (1.35ns)   --->   "%mux_case_0275 = load i8 %tmp_addr" [top.cpp:68]   --->   Operation 84 'load' 'mux_case_0275' <Predicate = (!tmp_65 & tmp_64 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 85 [2/2] (1.35ns)   --->   "%tmp_1_load = load i8 %tmp_1_addr" [top.cpp:68]   --->   Operation 85 'load' 'tmp_1_load' <Predicate = (!tmp_65 & tmp_64 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 86 [2/2] (1.35ns)   --->   "%tmp_2_load = load i8 %tmp_2_addr" [top.cpp:68]   --->   Operation 86 'load' 'tmp_2_load' <Predicate = (!tmp_65 & tmp_64 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 87 [2/2] (1.35ns)   --->   "%tmp_3_load = load i8 %tmp_3_addr" [top.cpp:68]   --->   Operation 87 'load' 'tmp_3_load' <Predicate = (!tmp_65 & tmp_64 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 88 [2/2] (1.35ns)   --->   "%tmp_4_load = load i8 %tmp_4_addr" [top.cpp:68]   --->   Operation 88 'load' 'tmp_4_load' <Predicate = (!tmp_65 & tmp_64 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 89 [2/2] (1.35ns)   --->   "%tmp_5_load = load i8 %tmp_5_addr" [top.cpp:68]   --->   Operation 89 'load' 'tmp_5_load' <Predicate = (!tmp_65 & tmp_64 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 90 [2/2] (1.35ns)   --->   "%tmp_6_load = load i8 %tmp_6_addr" [top.cpp:68]   --->   Operation 90 'load' 'tmp_6_load' <Predicate = (!tmp_65 & tmp_64 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 91 [2/2] (1.35ns)   --->   "%tmp_7_load = load i8 %tmp_7_addr" [top.cpp:68]   --->   Operation 91 'load' 'tmp_7_load' <Predicate = (!tmp_65 & tmp_64 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 92 [2/2] (1.35ns)   --->   "%tmp_8_load = load i8 %tmp_8_addr" [top.cpp:68]   --->   Operation 92 'load' 'tmp_8_load' <Predicate = (!tmp_65 & tmp_64 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 93 [2/2] (1.35ns)   --->   "%tmp_9_load = load i8 %tmp_9_addr" [top.cpp:68]   --->   Operation 93 'load' 'tmp_9_load' <Predicate = (!tmp_65 & tmp_64 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 94 [2/2] (1.35ns)   --->   "%tmp_10_load = load i8 %tmp_10_addr" [top.cpp:68]   --->   Operation 94 'load' 'tmp_10_load' <Predicate = (!tmp_65 & tmp_64 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 95 [2/2] (1.35ns)   --->   "%tmp_11_load = load i8 %tmp_11_addr" [top.cpp:68]   --->   Operation 95 'load' 'tmp_11_load' <Predicate = (!tmp_65 & tmp_64 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 96 [2/2] (1.35ns)   --->   "%tmp_12_load = load i8 %tmp_12_addr" [top.cpp:68]   --->   Operation 96 'load' 'tmp_12_load' <Predicate = (!tmp_65 & tmp_64 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 97 [2/2] (1.35ns)   --->   "%tmp_13_load = load i8 %tmp_13_addr" [top.cpp:68]   --->   Operation 97 'load' 'tmp_13_load' <Predicate = (!tmp_65 & tmp_64 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 98 [2/2] (1.35ns)   --->   "%tmp_14_load = load i8 %tmp_14_addr" [top.cpp:68]   --->   Operation 98 'load' 'tmp_14_load' <Predicate = (!tmp_65 & tmp_64 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 99 [2/2] (1.35ns)   --->   "%tmp_15_load = load i8 %tmp_15_addr" [top.cpp:68]   --->   Operation 99 'load' 'tmp_15_load' <Predicate = (!tmp_65 & tmp_64 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 100 [2/2] (1.35ns)   --->   "%tmp_16_load = load i8 %tmp_16_addr" [top.cpp:68]   --->   Operation 100 'load' 'tmp_16_load' <Predicate = (!tmp_65 & tmp_64 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 101 [2/2] (1.35ns)   --->   "%tmp_17_load = load i8 %tmp_17_addr" [top.cpp:68]   --->   Operation 101 'load' 'tmp_17_load' <Predicate = (!tmp_65 & tmp_64 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 102 [2/2] (1.35ns)   --->   "%tmp_18_load = load i8 %tmp_18_addr" [top.cpp:68]   --->   Operation 102 'load' 'tmp_18_load' <Predicate = (!tmp_65 & tmp_64 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 103 [2/2] (1.35ns)   --->   "%tmp_19_load = load i8 %tmp_19_addr" [top.cpp:68]   --->   Operation 103 'load' 'tmp_19_load' <Predicate = (!tmp_65 & tmp_64 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 104 [2/2] (1.35ns)   --->   "%tmp_20_load = load i8 %tmp_20_addr" [top.cpp:68]   --->   Operation 104 'load' 'tmp_20_load' <Predicate = (!tmp_65 & tmp_64 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 105 [2/2] (1.35ns)   --->   "%tmp_21_load = load i8 %tmp_21_addr" [top.cpp:68]   --->   Operation 105 'load' 'tmp_21_load' <Predicate = (!tmp_65 & tmp_64 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 106 [2/2] (1.35ns)   --->   "%tmp_22_load = load i8 %tmp_22_addr" [top.cpp:68]   --->   Operation 106 'load' 'tmp_22_load' <Predicate = (!tmp_65 & tmp_64 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 107 [2/2] (1.35ns)   --->   "%tmp_23_load = load i8 %tmp_23_addr" [top.cpp:68]   --->   Operation 107 'load' 'tmp_23_load' <Predicate = (!tmp_65 & tmp_64 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 108 [2/2] (1.35ns)   --->   "%tmp_24_load = load i8 %tmp_24_addr" [top.cpp:68]   --->   Operation 108 'load' 'tmp_24_load' <Predicate = (!tmp_65 & tmp_64 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 109 [2/2] (1.35ns)   --->   "%tmp_25_load = load i8 %tmp_25_addr" [top.cpp:68]   --->   Operation 109 'load' 'tmp_25_load' <Predicate = (!tmp_65 & tmp_64 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 110 [2/2] (1.35ns)   --->   "%tmp_26_load = load i8 %tmp_26_addr" [top.cpp:68]   --->   Operation 110 'load' 'tmp_26_load' <Predicate = (!tmp_65 & tmp_64 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 111 [2/2] (1.35ns)   --->   "%tmp_27_load = load i8 %tmp_27_addr" [top.cpp:68]   --->   Operation 111 'load' 'tmp_27_load' <Predicate = (!tmp_65 & tmp_64 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 112 [2/2] (1.35ns)   --->   "%tmp_28_load = load i8 %tmp_28_addr" [top.cpp:68]   --->   Operation 112 'load' 'tmp_28_load' <Predicate = (!tmp_65 & tmp_64 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 113 [2/2] (1.35ns)   --->   "%tmp_29_load = load i8 %tmp_29_addr" [top.cpp:68]   --->   Operation 113 'load' 'tmp_29_load' <Predicate = (!tmp_65 & tmp_64 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 114 [2/2] (1.35ns)   --->   "%tmp_30_load = load i8 %tmp_30_addr" [top.cpp:68]   --->   Operation 114 'load' 'tmp_30_load' <Predicate = (!tmp_65 & tmp_64 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 115 [2/2] (1.35ns)   --->   "%tmp_31_load = load i8 %tmp_31_addr" [top.cpp:68]   --->   Operation 115 'load' 'tmp_31_load' <Predicate = (!tmp_65 & tmp_64 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 116 [2/2] (1.35ns)   --->   "%tmp_32_load = load i8 %tmp_32_addr" [top.cpp:68]   --->   Operation 116 'load' 'tmp_32_load' <Predicate = (!tmp_65 & tmp_64 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 117 [2/2] (1.35ns)   --->   "%tmp_33_load = load i8 %tmp_33_addr" [top.cpp:68]   --->   Operation 117 'load' 'tmp_33_load' <Predicate = (!tmp_65 & tmp_64 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 118 [2/2] (1.35ns)   --->   "%tmp_34_load = load i8 %tmp_34_addr" [top.cpp:68]   --->   Operation 118 'load' 'tmp_34_load' <Predicate = (!tmp_65 & tmp_64 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 119 [2/2] (1.35ns)   --->   "%tmp_35_load = load i8 %tmp_35_addr" [top.cpp:68]   --->   Operation 119 'load' 'tmp_35_load' <Predicate = (!tmp_65 & tmp_64 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 120 [2/2] (1.35ns)   --->   "%tmp_36_load = load i8 %tmp_36_addr" [top.cpp:68]   --->   Operation 120 'load' 'tmp_36_load' <Predicate = (!tmp_65 & tmp_64 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 121 [2/2] (1.35ns)   --->   "%tmp_37_load = load i8 %tmp_37_addr" [top.cpp:68]   --->   Operation 121 'load' 'tmp_37_load' <Predicate = (!tmp_65 & tmp_64 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 122 [2/2] (1.35ns)   --->   "%tmp_38_load = load i8 %tmp_38_addr" [top.cpp:68]   --->   Operation 122 'load' 'tmp_38_load' <Predicate = (!tmp_65 & tmp_64 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 123 [2/2] (1.35ns)   --->   "%tmp_39_load = load i8 %tmp_39_addr" [top.cpp:68]   --->   Operation 123 'load' 'tmp_39_load' <Predicate = (!tmp_65 & tmp_64 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 124 [2/2] (1.35ns)   --->   "%tmp_40_load = load i8 %tmp_40_addr" [top.cpp:68]   --->   Operation 124 'load' 'tmp_40_load' <Predicate = (!tmp_65 & tmp_64 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 125 [2/2] (1.35ns)   --->   "%tmp_41_load = load i8 %tmp_41_addr" [top.cpp:68]   --->   Operation 125 'load' 'tmp_41_load' <Predicate = (!tmp_65 & tmp_64 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 126 [2/2] (1.35ns)   --->   "%tmp_42_load = load i8 %tmp_42_addr" [top.cpp:68]   --->   Operation 126 'load' 'tmp_42_load' <Predicate = (!tmp_65 & tmp_64 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 127 [2/2] (1.35ns)   --->   "%tmp_43_load = load i8 %tmp_43_addr" [top.cpp:68]   --->   Operation 127 'load' 'tmp_43_load' <Predicate = (!tmp_65 & tmp_64 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 128 [2/2] (1.35ns)   --->   "%tmp_44_load = load i8 %tmp_44_addr" [top.cpp:68]   --->   Operation 128 'load' 'tmp_44_load' <Predicate = (!tmp_65 & tmp_64 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 129 [2/2] (1.35ns)   --->   "%tmp_45_load = load i8 %tmp_45_addr" [top.cpp:68]   --->   Operation 129 'load' 'tmp_45_load' <Predicate = (!tmp_65 & tmp_64 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 130 [2/2] (1.35ns)   --->   "%tmp_46_load = load i8 %tmp_46_addr" [top.cpp:68]   --->   Operation 130 'load' 'tmp_46_load' <Predicate = (!tmp_65 & tmp_64 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 131 [2/2] (1.35ns)   --->   "%tmp_47_load = load i8 %tmp_47_addr" [top.cpp:68]   --->   Operation 131 'load' 'tmp_47_load' <Predicate = (!tmp_65 & tmp_64 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 132 [2/2] (1.35ns)   --->   "%tmp_48_load = load i8 %tmp_48_addr" [top.cpp:68]   --->   Operation 132 'load' 'tmp_48_load' <Predicate = (!tmp_65 & tmp_64 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 133 [2/2] (1.35ns)   --->   "%tmp_49_load = load i8 %tmp_49_addr" [top.cpp:68]   --->   Operation 133 'load' 'tmp_49_load' <Predicate = (!tmp_65 & tmp_64 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 134 [2/2] (1.35ns)   --->   "%tmp_50_load = load i8 %tmp_50_addr" [top.cpp:68]   --->   Operation 134 'load' 'tmp_50_load' <Predicate = (!tmp_65 & tmp_64 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 135 [2/2] (1.35ns)   --->   "%tmp_51_load = load i8 %tmp_51_addr" [top.cpp:68]   --->   Operation 135 'load' 'tmp_51_load' <Predicate = (!tmp_65 & tmp_64 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 136 [2/2] (1.35ns)   --->   "%tmp_52_load = load i8 %tmp_52_addr" [top.cpp:68]   --->   Operation 136 'load' 'tmp_52_load' <Predicate = (!tmp_65 & tmp_64 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 137 [2/2] (1.35ns)   --->   "%tmp_53_load = load i8 %tmp_53_addr" [top.cpp:68]   --->   Operation 137 'load' 'tmp_53_load' <Predicate = (!tmp_65 & tmp_64 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 138 [2/2] (1.35ns)   --->   "%tmp_54_load = load i8 %tmp_54_addr" [top.cpp:68]   --->   Operation 138 'load' 'tmp_54_load' <Predicate = (!tmp_65 & tmp_64 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 139 [2/2] (1.35ns)   --->   "%tmp_55_load = load i8 %tmp_55_addr" [top.cpp:68]   --->   Operation 139 'load' 'tmp_55_load' <Predicate = (!tmp_65 & tmp_64 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 140 [2/2] (1.35ns)   --->   "%tmp_56_load = load i8 %tmp_56_addr" [top.cpp:68]   --->   Operation 140 'load' 'tmp_56_load' <Predicate = (!tmp_65 & tmp_64 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 141 [2/2] (1.35ns)   --->   "%tmp_57_load = load i8 %tmp_57_addr" [top.cpp:68]   --->   Operation 141 'load' 'tmp_57_load' <Predicate = (!tmp_65 & tmp_64 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 142 [2/2] (1.35ns)   --->   "%tmp_58_load = load i8 %tmp_58_addr" [top.cpp:68]   --->   Operation 142 'load' 'tmp_58_load' <Predicate = (!tmp_65 & tmp_64 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 143 [2/2] (1.35ns)   --->   "%tmp_59_load = load i8 %tmp_59_addr" [top.cpp:68]   --->   Operation 143 'load' 'tmp_59_load' <Predicate = (!tmp_65 & tmp_64 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 144 [2/2] (1.35ns)   --->   "%tmp_60_load = load i8 %tmp_60_addr" [top.cpp:68]   --->   Operation 144 'load' 'tmp_60_load' <Predicate = (!tmp_65 & tmp_64 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 145 [2/2] (1.35ns)   --->   "%tmp_61_load = load i8 %tmp_61_addr" [top.cpp:68]   --->   Operation 145 'load' 'tmp_61_load' <Predicate = (!tmp_65 & tmp_64 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 146 [2/2] (1.35ns)   --->   "%tmp_62_load = load i8 %tmp_62_addr" [top.cpp:68]   --->   Operation 146 'load' 'tmp_62_load' <Predicate = (!tmp_65 & tmp_64 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 147 [2/2] (1.35ns)   --->   "%tmp_63_load = load i8 %tmp_63_addr" [top.cpp:68]   --->   Operation 147 'load' 'tmp_63_load' <Predicate = (!tmp_65 & tmp_64 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 148 [1/1] (0.92ns)   --->   "%add_ln65 = add i9 %i_1, i9 8" [top.cpp:65]   --->   Operation 148 'add' 'add_ln65' <Predicate = (!tmp_65)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.48ns)   --->   "%store_ln65 = store i9 %add_ln65, i9 %i" [top.cpp:65]   --->   Operation 149 'store' 'store_ln65' <Predicate = (!tmp_65)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 150 [1/2] ( I:1.35ns O:1.35ns )   --->   "%mux_case_0275 = load i8 %tmp_addr" [top.cpp:68]   --->   Operation 150 'load' 'mux_case_0275' <Predicate = (tmp_64 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 151 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_1_load = load i8 %tmp_1_addr" [top.cpp:68]   --->   Operation 151 'load' 'tmp_1_load' <Predicate = (tmp_64 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 152 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_2_load = load i8 %tmp_2_addr" [top.cpp:68]   --->   Operation 152 'load' 'tmp_2_load' <Predicate = (tmp_64 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 153 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_3_load = load i8 %tmp_3_addr" [top.cpp:68]   --->   Operation 153 'load' 'tmp_3_load' <Predicate = (tmp_64 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 154 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_4_load = load i8 %tmp_4_addr" [top.cpp:68]   --->   Operation 154 'load' 'tmp_4_load' <Predicate = (tmp_64 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 155 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_5_load = load i8 %tmp_5_addr" [top.cpp:68]   --->   Operation 155 'load' 'tmp_5_load' <Predicate = (tmp_64 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 156 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_6_load = load i8 %tmp_6_addr" [top.cpp:68]   --->   Operation 156 'load' 'tmp_6_load' <Predicate = (tmp_64 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 157 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_7_load = load i8 %tmp_7_addr" [top.cpp:68]   --->   Operation 157 'load' 'tmp_7_load' <Predicate = (tmp_64 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 158 [1/1] (0.83ns)   --->   "%tmp_66 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %mux_case_0275, i3 1, i24 %tmp_1_load, i3 2, i24 %tmp_2_load, i3 3, i24 %tmp_3_load, i3 4, i24 %tmp_4_load, i3 5, i24 %tmp_5_load, i3 6, i24 %tmp_6_load, i3 7, i24 %tmp_7_load, i24 0, i3 %tmp_64" [top.cpp:68]   --->   Operation 158 'sparsemux' 'tmp_66' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_8_load = load i8 %tmp_8_addr" [top.cpp:68]   --->   Operation 159 'load' 'tmp_8_load' <Predicate = (tmp_64 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 160 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_9_load = load i8 %tmp_9_addr" [top.cpp:68]   --->   Operation 160 'load' 'tmp_9_load' <Predicate = (tmp_64 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 161 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_10_load = load i8 %tmp_10_addr" [top.cpp:68]   --->   Operation 161 'load' 'tmp_10_load' <Predicate = (tmp_64 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 162 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_11_load = load i8 %tmp_11_addr" [top.cpp:68]   --->   Operation 162 'load' 'tmp_11_load' <Predicate = (tmp_64 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 163 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_12_load = load i8 %tmp_12_addr" [top.cpp:68]   --->   Operation 163 'load' 'tmp_12_load' <Predicate = (tmp_64 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 164 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_13_load = load i8 %tmp_13_addr" [top.cpp:68]   --->   Operation 164 'load' 'tmp_13_load' <Predicate = (tmp_64 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 165 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_14_load = load i8 %tmp_14_addr" [top.cpp:68]   --->   Operation 165 'load' 'tmp_14_load' <Predicate = (tmp_64 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 166 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_15_load = load i8 %tmp_15_addr" [top.cpp:68]   --->   Operation 166 'load' 'tmp_15_load' <Predicate = (tmp_64 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 167 [1/1] (0.83ns)   --->   "%tmp_74 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %tmp_8_load, i3 1, i24 %tmp_9_load, i3 2, i24 %tmp_10_load, i3 3, i24 %tmp_11_load, i3 4, i24 %tmp_12_load, i3 5, i24 %tmp_13_load, i3 6, i24 %tmp_14_load, i3 7, i24 %tmp_15_load, i24 0, i3 %tmp_64" [top.cpp:68]   --->   Operation 167 'sparsemux' 'tmp_74' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_16_load = load i8 %tmp_16_addr" [top.cpp:68]   --->   Operation 168 'load' 'tmp_16_load' <Predicate = (tmp_64 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 169 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_17_load = load i8 %tmp_17_addr" [top.cpp:68]   --->   Operation 169 'load' 'tmp_17_load' <Predicate = (tmp_64 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 170 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_18_load = load i8 %tmp_18_addr" [top.cpp:68]   --->   Operation 170 'load' 'tmp_18_load' <Predicate = (tmp_64 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 171 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_19_load = load i8 %tmp_19_addr" [top.cpp:68]   --->   Operation 171 'load' 'tmp_19_load' <Predicate = (tmp_64 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 172 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_20_load = load i8 %tmp_20_addr" [top.cpp:68]   --->   Operation 172 'load' 'tmp_20_load' <Predicate = (tmp_64 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 173 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_21_load = load i8 %tmp_21_addr" [top.cpp:68]   --->   Operation 173 'load' 'tmp_21_load' <Predicate = (tmp_64 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 174 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_22_load = load i8 %tmp_22_addr" [top.cpp:68]   --->   Operation 174 'load' 'tmp_22_load' <Predicate = (tmp_64 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 175 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_23_load = load i8 %tmp_23_addr" [top.cpp:68]   --->   Operation 175 'load' 'tmp_23_load' <Predicate = (tmp_64 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 176 [1/1] (0.83ns)   --->   "%tmp_82 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %tmp_16_load, i3 1, i24 %tmp_17_load, i3 2, i24 %tmp_18_load, i3 3, i24 %tmp_19_load, i3 4, i24 %tmp_20_load, i3 5, i24 %tmp_21_load, i3 6, i24 %tmp_22_load, i3 7, i24 %tmp_23_load, i24 0, i3 %tmp_64" [top.cpp:68]   --->   Operation 176 'sparsemux' 'tmp_82' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_24_load = load i8 %tmp_24_addr" [top.cpp:68]   --->   Operation 177 'load' 'tmp_24_load' <Predicate = (tmp_64 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 178 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_25_load = load i8 %tmp_25_addr" [top.cpp:68]   --->   Operation 178 'load' 'tmp_25_load' <Predicate = (tmp_64 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 179 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_26_load = load i8 %tmp_26_addr" [top.cpp:68]   --->   Operation 179 'load' 'tmp_26_load' <Predicate = (tmp_64 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 180 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_27_load = load i8 %tmp_27_addr" [top.cpp:68]   --->   Operation 180 'load' 'tmp_27_load' <Predicate = (tmp_64 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 181 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_28_load = load i8 %tmp_28_addr" [top.cpp:68]   --->   Operation 181 'load' 'tmp_28_load' <Predicate = (tmp_64 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 182 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_29_load = load i8 %tmp_29_addr" [top.cpp:68]   --->   Operation 182 'load' 'tmp_29_load' <Predicate = (tmp_64 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 183 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_30_load = load i8 %tmp_30_addr" [top.cpp:68]   --->   Operation 183 'load' 'tmp_30_load' <Predicate = (tmp_64 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 184 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_31_load = load i8 %tmp_31_addr" [top.cpp:68]   --->   Operation 184 'load' 'tmp_31_load' <Predicate = (tmp_64 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 185 [1/1] (0.83ns)   --->   "%tmp_90 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %tmp_24_load, i3 1, i24 %tmp_25_load, i3 2, i24 %tmp_26_load, i3 3, i24 %tmp_27_load, i3 4, i24 %tmp_28_load, i3 5, i24 %tmp_29_load, i3 6, i24 %tmp_30_load, i3 7, i24 %tmp_31_load, i24 0, i3 %tmp_64" [top.cpp:68]   --->   Operation 185 'sparsemux' 'tmp_90' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_32_load = load i8 %tmp_32_addr" [top.cpp:68]   --->   Operation 186 'load' 'tmp_32_load' <Predicate = (tmp_64 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 187 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_33_load = load i8 %tmp_33_addr" [top.cpp:68]   --->   Operation 187 'load' 'tmp_33_load' <Predicate = (tmp_64 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 188 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_34_load = load i8 %tmp_34_addr" [top.cpp:68]   --->   Operation 188 'load' 'tmp_34_load' <Predicate = (tmp_64 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 189 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_35_load = load i8 %tmp_35_addr" [top.cpp:68]   --->   Operation 189 'load' 'tmp_35_load' <Predicate = (tmp_64 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 190 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_36_load = load i8 %tmp_36_addr" [top.cpp:68]   --->   Operation 190 'load' 'tmp_36_load' <Predicate = (tmp_64 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 191 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_37_load = load i8 %tmp_37_addr" [top.cpp:68]   --->   Operation 191 'load' 'tmp_37_load' <Predicate = (tmp_64 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 192 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_38_load = load i8 %tmp_38_addr" [top.cpp:68]   --->   Operation 192 'load' 'tmp_38_load' <Predicate = (tmp_64 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 193 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_39_load = load i8 %tmp_39_addr" [top.cpp:68]   --->   Operation 193 'load' 'tmp_39_load' <Predicate = (tmp_64 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 194 [1/1] (0.83ns)   --->   "%tmp_98 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %tmp_32_load, i3 1, i24 %tmp_33_load, i3 2, i24 %tmp_34_load, i3 3, i24 %tmp_35_load, i3 4, i24 %tmp_36_load, i3 5, i24 %tmp_37_load, i3 6, i24 %tmp_38_load, i3 7, i24 %tmp_39_load, i24 0, i3 %tmp_64" [top.cpp:68]   --->   Operation 194 'sparsemux' 'tmp_98' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_40_load = load i8 %tmp_40_addr" [top.cpp:68]   --->   Operation 195 'load' 'tmp_40_load' <Predicate = (tmp_64 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 196 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_41_load = load i8 %tmp_41_addr" [top.cpp:68]   --->   Operation 196 'load' 'tmp_41_load' <Predicate = (tmp_64 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 197 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_42_load = load i8 %tmp_42_addr" [top.cpp:68]   --->   Operation 197 'load' 'tmp_42_load' <Predicate = (tmp_64 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 198 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_43_load = load i8 %tmp_43_addr" [top.cpp:68]   --->   Operation 198 'load' 'tmp_43_load' <Predicate = (tmp_64 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 199 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_44_load = load i8 %tmp_44_addr" [top.cpp:68]   --->   Operation 199 'load' 'tmp_44_load' <Predicate = (tmp_64 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 200 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_45_load = load i8 %tmp_45_addr" [top.cpp:68]   --->   Operation 200 'load' 'tmp_45_load' <Predicate = (tmp_64 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 201 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_46_load = load i8 %tmp_46_addr" [top.cpp:68]   --->   Operation 201 'load' 'tmp_46_load' <Predicate = (tmp_64 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 202 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_47_load = load i8 %tmp_47_addr" [top.cpp:68]   --->   Operation 202 'load' 'tmp_47_load' <Predicate = (tmp_64 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 203 [1/1] (0.83ns)   --->   "%tmp_106 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %tmp_40_load, i3 1, i24 %tmp_41_load, i3 2, i24 %tmp_42_load, i3 3, i24 %tmp_43_load, i3 4, i24 %tmp_44_load, i3 5, i24 %tmp_45_load, i3 6, i24 %tmp_46_load, i3 7, i24 %tmp_47_load, i24 0, i3 %tmp_64" [top.cpp:68]   --->   Operation 203 'sparsemux' 'tmp_106' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_48_load = load i8 %tmp_48_addr" [top.cpp:68]   --->   Operation 204 'load' 'tmp_48_load' <Predicate = (tmp_64 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 205 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_49_load = load i8 %tmp_49_addr" [top.cpp:68]   --->   Operation 205 'load' 'tmp_49_load' <Predicate = (tmp_64 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 206 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_50_load = load i8 %tmp_50_addr" [top.cpp:68]   --->   Operation 206 'load' 'tmp_50_load' <Predicate = (tmp_64 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 207 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_51_load = load i8 %tmp_51_addr" [top.cpp:68]   --->   Operation 207 'load' 'tmp_51_load' <Predicate = (tmp_64 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 208 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_52_load = load i8 %tmp_52_addr" [top.cpp:68]   --->   Operation 208 'load' 'tmp_52_load' <Predicate = (tmp_64 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 209 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_53_load = load i8 %tmp_53_addr" [top.cpp:68]   --->   Operation 209 'load' 'tmp_53_load' <Predicate = (tmp_64 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 210 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_54_load = load i8 %tmp_54_addr" [top.cpp:68]   --->   Operation 210 'load' 'tmp_54_load' <Predicate = (tmp_64 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 211 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_55_load = load i8 %tmp_55_addr" [top.cpp:68]   --->   Operation 211 'load' 'tmp_55_load' <Predicate = (tmp_64 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 212 [1/1] (0.83ns)   --->   "%tmp_114 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %tmp_48_load, i3 1, i24 %tmp_49_load, i3 2, i24 %tmp_50_load, i3 3, i24 %tmp_51_load, i3 4, i24 %tmp_52_load, i3 5, i24 %tmp_53_load, i3 6, i24 %tmp_54_load, i3 7, i24 %tmp_55_load, i24 0, i3 %tmp_64" [top.cpp:68]   --->   Operation 212 'sparsemux' 'tmp_114' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_56_load = load i8 %tmp_56_addr" [top.cpp:68]   --->   Operation 213 'load' 'tmp_56_load' <Predicate = (tmp_64 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 214 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_57_load = load i8 %tmp_57_addr" [top.cpp:68]   --->   Operation 214 'load' 'tmp_57_load' <Predicate = (tmp_64 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 215 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_58_load = load i8 %tmp_58_addr" [top.cpp:68]   --->   Operation 215 'load' 'tmp_58_load' <Predicate = (tmp_64 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 216 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_59_load = load i8 %tmp_59_addr" [top.cpp:68]   --->   Operation 216 'load' 'tmp_59_load' <Predicate = (tmp_64 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 217 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_60_load = load i8 %tmp_60_addr" [top.cpp:68]   --->   Operation 217 'load' 'tmp_60_load' <Predicate = (tmp_64 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 218 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_61_load = load i8 %tmp_61_addr" [top.cpp:68]   --->   Operation 218 'load' 'tmp_61_load' <Predicate = (tmp_64 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 219 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_62_load = load i8 %tmp_62_addr" [top.cpp:68]   --->   Operation 219 'load' 'tmp_62_load' <Predicate = (tmp_64 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 220 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_63_load = load i8 %tmp_63_addr" [top.cpp:68]   --->   Operation 220 'load' 'tmp_63_load' <Predicate = (tmp_64 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 221 [1/1] (0.83ns)   --->   "%tmp_122 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %tmp_56_load, i3 1, i24 %tmp_57_load, i3 2, i24 %tmp_58_load, i3 3, i24 %tmp_59_load, i3 4, i24 %tmp_60_load, i3 5, i24 %tmp_61_load, i3 6, i24 %tmp_62_load, i3 7, i24 %tmp_63_load, i24 0, i3 %tmp_64" [top.cpp:68]   --->   Operation 221 'sparsemux' 'tmp_122' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 516 'ret' 'ret_ln0' <Predicate = (tmp_65)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 7.27>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:66]   --->   Operation 222 'specpipeline' 'specpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [top.cpp:65]   --->   Operation 223 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [top.cpp:65]   --->   Operation 224 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%add_ln68_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %lshr_ln7, i6 %zext_ln51_read" [top.cpp:68]   --->   Operation 225 'bitconcatenate' 'add_ln68_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln68_8 = zext i11 %add_ln68_8" [top.cpp:68]   --->   Operation 226 'zext' 'zext_ln68_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i24 %C_1, i64 0, i64 %zext_ln68_8" [top.cpp:68]   --->   Operation 227 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%C_1_addr_41 = getelementptr i24 %C_1_18, i64 0, i64 %zext_ln68_8" [top.cpp:68]   --->   Operation 228 'getelementptr' 'C_1_addr_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i24 %C_2, i64 0, i64 %zext_ln68_8" [top.cpp:68]   --->   Operation 229 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i24 %C_3, i64 0, i64 %zext_ln68_8" [top.cpp:68]   --->   Operation 230 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i24 %C_4, i64 0, i64 %zext_ln68_8" [top.cpp:68]   --->   Operation 231 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr i24 %C_5, i64 0, i64 %zext_ln68_8" [top.cpp:68]   --->   Operation 232 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i24 %C_6, i64 0, i64 %zext_ln68_8" [top.cpp:68]   --->   Operation 233 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i24 %C_7, i64 0, i64 %zext_ln68_8" [top.cpp:68]   --->   Operation 234 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i24 %tmp_66" [top.cpp:68]   --->   Operation 235 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (3.38ns)   --->   "%mul_ln68 = mul i41 %sext_ln68, i41 %conv7_i_cast" [top.cpp:68]   --->   Operation 236 'mul' 'mul_ln68' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i41 %mul_ln68" [top.cpp:68]   --->   Operation 237 'sext' 'sext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_1, i32 47" [top.cpp:68]   --->   Operation 238 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln68, i32 14, i32 37" [top.cpp:68]   --->   Operation 239 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_1, i32 13" [top.cpp:68]   --->   Operation 240 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln68)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_1, i32 37" [top.cpp:68]   --->   Operation 241 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i1 %tmp_68" [top.cpp:68]   --->   Operation 242 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (1.10ns)   --->   "%add_ln68 = add i24 %trunc_ln6, i24 %zext_ln68" [top.cpp:68]   --->   Operation 243 'add' 'add_ln68' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln68, i32 23" [top.cpp:68]   --->   Operation 244 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln68)   --->   "%xor_ln68 = xor i1 %tmp_70, i1 1" [top.cpp:68]   --->   Operation 245 'xor' 'xor_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68 = and i1 %tmp_69, i1 %xor_ln68" [top.cpp:68]   --->   Operation 246 'and' 'and_ln68' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_4)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_1, i32 38" [top.cpp:68]   --->   Operation 247 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln68, i32 39, i32 40" [top.cpp:68]   --->   Operation 248 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.62ns)   --->   "%icmp_ln68 = icmp_eq  i2 %tmp_72, i2 3" [top.cpp:68]   --->   Operation 249 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln68, i32 38, i32 40" [top.cpp:68]   --->   Operation 250 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.74ns)   --->   "%icmp_ln68_1 = icmp_eq  i3 %tmp_73, i3 7" [top.cpp:68]   --->   Operation 251 'icmp' 'icmp_ln68_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.74ns)   --->   "%icmp_ln68_2 = icmp_eq  i3 %tmp_73, i3 0" [top.cpp:68]   --->   Operation 252 'icmp' 'icmp_ln68_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_3)   --->   "%select_ln68 = select i1 %and_ln68, i1 %icmp_ln68_1, i1 %icmp_ln68_2" [top.cpp:68]   --->   Operation 253 'select' 'select_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_4)   --->   "%xor_ln68_1 = xor i1 %tmp_71, i1 1" [top.cpp:68]   --->   Operation 254 'xor' 'xor_ln68_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_4)   --->   "%and_ln68_1 = and i1 %icmp_ln68, i1 %xor_ln68_1" [top.cpp:68]   --->   Operation 255 'and' 'and_ln68_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_4)   --->   "%select_ln68_1 = select i1 %and_ln68, i1 %and_ln68_1, i1 %icmp_ln68_1" [top.cpp:68]   --->   Operation 256 'select' 'select_ln68_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%and_ln68_2 = and i1 %and_ln68, i1 %icmp_ln68_1" [top.cpp:68]   --->   Operation 257 'and' 'and_ln68_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_3)   --->   "%xor_ln68_2 = xor i1 %select_ln68, i1 1" [top.cpp:68]   --->   Operation 258 'xor' 'xor_ln68_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_3)   --->   "%or_ln68 = or i1 %tmp_70, i1 %xor_ln68_2" [top.cpp:68]   --->   Operation 259 'or' 'or_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_3)   --->   "%xor_ln68_3 = xor i1 %tmp_67, i1 1" [top.cpp:68]   --->   Operation 260 'xor' 'xor_ln68_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_3 = and i1 %or_ln68, i1 %xor_ln68_3" [top.cpp:68]   --->   Operation 261 'and' 'and_ln68_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_4 = and i1 %tmp_70, i1 %select_ln68_1" [top.cpp:68]   --->   Operation 262 'and' 'and_ln68_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%or_ln68_16 = or i1 %and_ln68_2, i1 %and_ln68_4" [top.cpp:68]   --->   Operation 263 'or' 'or_ln68_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%xor_ln68_4 = xor i1 %or_ln68_16, i1 1" [top.cpp:68]   --->   Operation 264 'xor' 'xor_ln68_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%and_ln68_5 = and i1 %tmp_67, i1 %xor_ln68_4" [top.cpp:68]   --->   Operation 265 'and' 'and_ln68_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln68_3)   --->   "%select_ln68_2 = select i1 %and_ln68_3, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 266 'select' 'select_ln68_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln68_1 = or i1 %and_ln68_3, i1 %and_ln68_5" [top.cpp:68]   --->   Operation 267 'or' 'or_ln68_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln68_3 = select i1 %or_ln68_1, i24 %select_ln68_2, i24 %add_ln68" [top.cpp:68]   --->   Operation 268 'select' 'select_ln68_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln68_2 = sext i24 %tmp_74" [top.cpp:68]   --->   Operation 269 'sext' 'sext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (3.38ns)   --->   "%mul_ln68_1 = mul i41 %sext_ln68_2, i41 %conv7_i_cast" [top.cpp:68]   --->   Operation 270 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln68_3 = sext i41 %mul_ln68_1" [top.cpp:68]   --->   Operation 271 'sext' 'sext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_3, i32 47" [top.cpp:68]   --->   Operation 272 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln68_1, i32 14, i32 37" [top.cpp:68]   --->   Operation 273 'partselect' 'trunc_ln68_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_3, i32 13" [top.cpp:68]   --->   Operation 274 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_6)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_3, i32 37" [top.cpp:68]   --->   Operation 275 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i1 %tmp_76" [top.cpp:68]   --->   Operation 276 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (1.10ns)   --->   "%add_ln68_1 = add i24 %trunc_ln68_1, i24 %zext_ln68_1" [top.cpp:68]   --->   Operation 277 'add' 'add_ln68_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln68_1, i32 23" [top.cpp:68]   --->   Operation 278 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_6)   --->   "%xor_ln68_5 = xor i1 %tmp_78, i1 1" [top.cpp:68]   --->   Operation 279 'xor' 'xor_ln68_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_6 = and i1 %tmp_77, i1 %xor_ln68_5" [top.cpp:68]   --->   Operation 280 'and' 'and_ln68_6' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_10)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_3, i32 38" [top.cpp:68]   --->   Operation 281 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln68_1, i32 39, i32 40" [top.cpp:68]   --->   Operation 282 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.62ns)   --->   "%icmp_ln68_3 = icmp_eq  i2 %tmp_80, i2 3" [top.cpp:68]   --->   Operation 283 'icmp' 'icmp_ln68_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln68_1, i32 38, i32 40" [top.cpp:68]   --->   Operation 284 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.74ns)   --->   "%icmp_ln68_4 = icmp_eq  i3 %tmp_81, i3 7" [top.cpp:68]   --->   Operation 285 'icmp' 'icmp_ln68_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.74ns)   --->   "%icmp_ln68_5 = icmp_eq  i3 %tmp_81, i3 0" [top.cpp:68]   --->   Operation 286 'icmp' 'icmp_ln68_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_9)   --->   "%select_ln68_4 = select i1 %and_ln68_6, i1 %icmp_ln68_4, i1 %icmp_ln68_5" [top.cpp:68]   --->   Operation 287 'select' 'select_ln68_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_10)   --->   "%xor_ln68_6 = xor i1 %tmp_79, i1 1" [top.cpp:68]   --->   Operation 288 'xor' 'xor_ln68_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_10)   --->   "%and_ln68_7 = and i1 %icmp_ln68_3, i1 %xor_ln68_6" [top.cpp:68]   --->   Operation 289 'and' 'and_ln68_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_10)   --->   "%select_ln68_5 = select i1 %and_ln68_6, i1 %and_ln68_7, i1 %icmp_ln68_4" [top.cpp:68]   --->   Operation 290 'select' 'select_ln68_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_3)   --->   "%and_ln68_8 = and i1 %and_ln68_6, i1 %icmp_ln68_4" [top.cpp:68]   --->   Operation 291 'and' 'and_ln68_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_9)   --->   "%xor_ln68_7 = xor i1 %select_ln68_4, i1 1" [top.cpp:68]   --->   Operation 292 'xor' 'xor_ln68_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_9)   --->   "%or_ln68_2 = or i1 %tmp_78, i1 %xor_ln68_7" [top.cpp:68]   --->   Operation 293 'or' 'or_ln68_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_9)   --->   "%xor_ln68_8 = xor i1 %tmp_75, i1 1" [top.cpp:68]   --->   Operation 294 'xor' 'xor_ln68_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_9 = and i1 %or_ln68_2, i1 %xor_ln68_8" [top.cpp:68]   --->   Operation 295 'and' 'and_ln68_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_10 = and i1 %tmp_78, i1 %select_ln68_5" [top.cpp:68]   --->   Operation 296 'and' 'and_ln68_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_3)   --->   "%or_ln68_17 = or i1 %and_ln68_8, i1 %and_ln68_10" [top.cpp:68]   --->   Operation 297 'or' 'or_ln68_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_3)   --->   "%xor_ln68_9 = xor i1 %or_ln68_17, i1 1" [top.cpp:68]   --->   Operation 298 'xor' 'xor_ln68_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_3)   --->   "%and_ln68_11 = and i1 %tmp_75, i1 %xor_ln68_9" [top.cpp:68]   --->   Operation 299 'and' 'and_ln68_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln68_7)   --->   "%select_ln68_6 = select i1 %and_ln68_9, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 300 'select' 'select_ln68_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln68_3 = or i1 %and_ln68_9, i1 %and_ln68_11" [top.cpp:68]   --->   Operation 301 'or' 'or_ln68_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln68_7 = select i1 %or_ln68_3, i24 %select_ln68_6, i24 %add_ln68_1" [top.cpp:68]   --->   Operation 302 'select' 'select_ln68_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln68_4 = sext i24 %tmp_82" [top.cpp:68]   --->   Operation 303 'sext' 'sext_ln68_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (3.38ns)   --->   "%mul_ln68_2 = mul i41 %sext_ln68_4, i41 %conv7_i_cast" [top.cpp:68]   --->   Operation 304 'mul' 'mul_ln68_2' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln68_5 = sext i41 %mul_ln68_2" [top.cpp:68]   --->   Operation 305 'sext' 'sext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_5, i32 47" [top.cpp:68]   --->   Operation 306 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln68_2 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln68_2, i32 14, i32 37" [top.cpp:68]   --->   Operation 307 'partselect' 'trunc_ln68_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_5, i32 13" [top.cpp:68]   --->   Operation 308 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_12)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_5, i32 37" [top.cpp:68]   --->   Operation 309 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i1 %tmp_84" [top.cpp:68]   --->   Operation 310 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (1.10ns)   --->   "%add_ln68_2 = add i24 %trunc_ln68_2, i24 %zext_ln68_2" [top.cpp:68]   --->   Operation 311 'add' 'add_ln68_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln68_2, i32 23" [top.cpp:68]   --->   Operation 312 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_12)   --->   "%xor_ln68_10 = xor i1 %tmp_86, i1 1" [top.cpp:68]   --->   Operation 313 'xor' 'xor_ln68_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_12 = and i1 %tmp_85, i1 %xor_ln68_10" [top.cpp:68]   --->   Operation 314 'and' 'and_ln68_12' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_16)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_5, i32 38" [top.cpp:68]   --->   Operation 315 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln68_2, i32 39, i32 40" [top.cpp:68]   --->   Operation 316 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.62ns)   --->   "%icmp_ln68_6 = icmp_eq  i2 %tmp_88, i2 3" [top.cpp:68]   --->   Operation 317 'icmp' 'icmp_ln68_6' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln68_2, i32 38, i32 40" [top.cpp:68]   --->   Operation 318 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.74ns)   --->   "%icmp_ln68_7 = icmp_eq  i3 %tmp_89, i3 7" [top.cpp:68]   --->   Operation 319 'icmp' 'icmp_ln68_7' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.74ns)   --->   "%icmp_ln68_8 = icmp_eq  i3 %tmp_89, i3 0" [top.cpp:68]   --->   Operation 320 'icmp' 'icmp_ln68_8' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_15)   --->   "%select_ln68_8 = select i1 %and_ln68_12, i1 %icmp_ln68_7, i1 %icmp_ln68_8" [top.cpp:68]   --->   Operation 321 'select' 'select_ln68_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_16)   --->   "%xor_ln68_11 = xor i1 %tmp_87, i1 1" [top.cpp:68]   --->   Operation 322 'xor' 'xor_ln68_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_16)   --->   "%and_ln68_13 = and i1 %icmp_ln68_6, i1 %xor_ln68_11" [top.cpp:68]   --->   Operation 323 'and' 'and_ln68_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_16)   --->   "%select_ln68_9 = select i1 %and_ln68_12, i1 %and_ln68_13, i1 %icmp_ln68_7" [top.cpp:68]   --->   Operation 324 'select' 'select_ln68_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%and_ln68_14 = and i1 %and_ln68_12, i1 %icmp_ln68_7" [top.cpp:68]   --->   Operation 325 'and' 'and_ln68_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_15)   --->   "%xor_ln68_12 = xor i1 %select_ln68_8, i1 1" [top.cpp:68]   --->   Operation 326 'xor' 'xor_ln68_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_15)   --->   "%or_ln68_4 = or i1 %tmp_86, i1 %xor_ln68_12" [top.cpp:68]   --->   Operation 327 'or' 'or_ln68_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_15)   --->   "%xor_ln68_13 = xor i1 %tmp_83, i1 1" [top.cpp:68]   --->   Operation 328 'xor' 'xor_ln68_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_15 = and i1 %or_ln68_4, i1 %xor_ln68_13" [top.cpp:68]   --->   Operation 329 'and' 'and_ln68_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_16 = and i1 %tmp_86, i1 %select_ln68_9" [top.cpp:68]   --->   Operation 330 'and' 'and_ln68_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%or_ln68_18 = or i1 %and_ln68_14, i1 %and_ln68_16" [top.cpp:68]   --->   Operation 331 'or' 'or_ln68_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%xor_ln68_14 = xor i1 %or_ln68_18, i1 1" [top.cpp:68]   --->   Operation 332 'xor' 'xor_ln68_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%and_ln68_17 = and i1 %tmp_83, i1 %xor_ln68_14" [top.cpp:68]   --->   Operation 333 'and' 'and_ln68_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln68_11)   --->   "%select_ln68_10 = select i1 %and_ln68_15, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 334 'select' 'select_ln68_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln68_5 = or i1 %and_ln68_15, i1 %and_ln68_17" [top.cpp:68]   --->   Operation 335 'or' 'or_ln68_5' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln68_11 = select i1 %or_ln68_5, i24 %select_ln68_10, i24 %add_ln68_2" [top.cpp:68]   --->   Operation 336 'select' 'select_ln68_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln68_6 = sext i24 %tmp_90" [top.cpp:68]   --->   Operation 337 'sext' 'sext_ln68_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (3.38ns)   --->   "%mul_ln68_3 = mul i41 %sext_ln68_6, i41 %conv7_i_cast" [top.cpp:68]   --->   Operation 338 'mul' 'mul_ln68_3' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln68_7 = sext i41 %mul_ln68_3" [top.cpp:68]   --->   Operation 339 'sext' 'sext_ln68_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_7, i32 47" [top.cpp:68]   --->   Operation 340 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln68_3 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln68_3, i32 14, i32 37" [top.cpp:68]   --->   Operation 341 'partselect' 'trunc_ln68_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_7, i32 13" [top.cpp:68]   --->   Operation 342 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_18)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_7, i32 37" [top.cpp:68]   --->   Operation 343 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln68_3 = zext i1 %tmp_92" [top.cpp:68]   --->   Operation 344 'zext' 'zext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (1.10ns)   --->   "%add_ln68_3 = add i24 %trunc_ln68_3, i24 %zext_ln68_3" [top.cpp:68]   --->   Operation 345 'add' 'add_ln68_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln68_3, i32 23" [top.cpp:68]   --->   Operation 346 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_18)   --->   "%xor_ln68_15 = xor i1 %tmp_94, i1 1" [top.cpp:68]   --->   Operation 347 'xor' 'xor_ln68_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_18 = and i1 %tmp_93, i1 %xor_ln68_15" [top.cpp:68]   --->   Operation 348 'and' 'and_ln68_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_22)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_7, i32 38" [top.cpp:68]   --->   Operation 349 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln68_3, i32 39, i32 40" [top.cpp:68]   --->   Operation 350 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.62ns)   --->   "%icmp_ln68_9 = icmp_eq  i2 %tmp_96, i2 3" [top.cpp:68]   --->   Operation 351 'icmp' 'icmp_ln68_9' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln68_3, i32 38, i32 40" [top.cpp:68]   --->   Operation 352 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.74ns)   --->   "%icmp_ln68_10 = icmp_eq  i3 %tmp_97, i3 7" [top.cpp:68]   --->   Operation 353 'icmp' 'icmp_ln68_10' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.74ns)   --->   "%icmp_ln68_11 = icmp_eq  i3 %tmp_97, i3 0" [top.cpp:68]   --->   Operation 354 'icmp' 'icmp_ln68_11' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_21)   --->   "%select_ln68_12 = select i1 %and_ln68_18, i1 %icmp_ln68_10, i1 %icmp_ln68_11" [top.cpp:68]   --->   Operation 355 'select' 'select_ln68_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_22)   --->   "%xor_ln68_16 = xor i1 %tmp_95, i1 1" [top.cpp:68]   --->   Operation 356 'xor' 'xor_ln68_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_22)   --->   "%and_ln68_19 = and i1 %icmp_ln68_9, i1 %xor_ln68_16" [top.cpp:68]   --->   Operation 357 'and' 'and_ln68_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_22)   --->   "%select_ln68_13 = select i1 %and_ln68_18, i1 %and_ln68_19, i1 %icmp_ln68_10" [top.cpp:68]   --->   Operation 358 'select' 'select_ln68_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%and_ln68_20 = and i1 %and_ln68_18, i1 %icmp_ln68_10" [top.cpp:68]   --->   Operation 359 'and' 'and_ln68_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_21)   --->   "%xor_ln68_17 = xor i1 %select_ln68_12, i1 1" [top.cpp:68]   --->   Operation 360 'xor' 'xor_ln68_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_21)   --->   "%or_ln68_6 = or i1 %tmp_94, i1 %xor_ln68_17" [top.cpp:68]   --->   Operation 361 'or' 'or_ln68_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_21)   --->   "%xor_ln68_18 = xor i1 %tmp_91, i1 1" [top.cpp:68]   --->   Operation 362 'xor' 'xor_ln68_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_21 = and i1 %or_ln68_6, i1 %xor_ln68_18" [top.cpp:68]   --->   Operation 363 'and' 'and_ln68_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_22 = and i1 %tmp_94, i1 %select_ln68_13" [top.cpp:68]   --->   Operation 364 'and' 'and_ln68_22' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%or_ln68_19 = or i1 %and_ln68_20, i1 %and_ln68_22" [top.cpp:68]   --->   Operation 365 'or' 'or_ln68_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%xor_ln68_19 = xor i1 %or_ln68_19, i1 1" [top.cpp:68]   --->   Operation 366 'xor' 'xor_ln68_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%and_ln68_23 = and i1 %tmp_91, i1 %xor_ln68_19" [top.cpp:68]   --->   Operation 367 'and' 'and_ln68_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln68_15)   --->   "%select_ln68_14 = select i1 %and_ln68_21, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 368 'select' 'select_ln68_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln68_7 = or i1 %and_ln68_21, i1 %and_ln68_23" [top.cpp:68]   --->   Operation 369 'or' 'or_ln68_7' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln68_15 = select i1 %or_ln68_7, i24 %select_ln68_14, i24 %add_ln68_3" [top.cpp:68]   --->   Operation 370 'select' 'select_ln68_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln68_8 = sext i24 %tmp_98" [top.cpp:68]   --->   Operation 371 'sext' 'sext_ln68_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (3.38ns)   --->   "%mul_ln68_4 = mul i41 %sext_ln68_8, i41 %conv7_i_cast" [top.cpp:68]   --->   Operation 372 'mul' 'mul_ln68_4' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln68_9 = sext i41 %mul_ln68_4" [top.cpp:68]   --->   Operation 373 'sext' 'sext_ln68_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_9, i32 47" [top.cpp:68]   --->   Operation 374 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln68_4 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln68_4, i32 14, i32 37" [top.cpp:68]   --->   Operation 375 'partselect' 'trunc_ln68_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_9, i32 13" [top.cpp:68]   --->   Operation 376 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_24)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_9, i32 37" [top.cpp:68]   --->   Operation 377 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln68_4 = zext i1 %tmp_100" [top.cpp:68]   --->   Operation 378 'zext' 'zext_ln68_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (1.10ns)   --->   "%add_ln68_4 = add i24 %trunc_ln68_4, i24 %zext_ln68_4" [top.cpp:68]   --->   Operation 379 'add' 'add_ln68_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln68_4, i32 23" [top.cpp:68]   --->   Operation 380 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_24)   --->   "%xor_ln68_20 = xor i1 %tmp_102, i1 1" [top.cpp:68]   --->   Operation 381 'xor' 'xor_ln68_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_24 = and i1 %tmp_101, i1 %xor_ln68_20" [top.cpp:68]   --->   Operation 382 'and' 'and_ln68_24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_28)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_9, i32 38" [top.cpp:68]   --->   Operation 383 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln68_4, i32 39, i32 40" [top.cpp:68]   --->   Operation 384 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.62ns)   --->   "%icmp_ln68_12 = icmp_eq  i2 %tmp_104, i2 3" [top.cpp:68]   --->   Operation 385 'icmp' 'icmp_ln68_12' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln68_4, i32 38, i32 40" [top.cpp:68]   --->   Operation 386 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.74ns)   --->   "%icmp_ln68_13 = icmp_eq  i3 %tmp_105, i3 7" [top.cpp:68]   --->   Operation 387 'icmp' 'icmp_ln68_13' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.74ns)   --->   "%icmp_ln68_14 = icmp_eq  i3 %tmp_105, i3 0" [top.cpp:68]   --->   Operation 388 'icmp' 'icmp_ln68_14' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_27)   --->   "%select_ln68_16 = select i1 %and_ln68_24, i1 %icmp_ln68_13, i1 %icmp_ln68_14" [top.cpp:68]   --->   Operation 389 'select' 'select_ln68_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_28)   --->   "%xor_ln68_21 = xor i1 %tmp_103, i1 1" [top.cpp:68]   --->   Operation 390 'xor' 'xor_ln68_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_28)   --->   "%and_ln68_25 = and i1 %icmp_ln68_12, i1 %xor_ln68_21" [top.cpp:68]   --->   Operation 391 'and' 'and_ln68_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_28)   --->   "%select_ln68_17 = select i1 %and_ln68_24, i1 %and_ln68_25, i1 %icmp_ln68_13" [top.cpp:68]   --->   Operation 392 'select' 'select_ln68_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%and_ln68_26 = and i1 %and_ln68_24, i1 %icmp_ln68_13" [top.cpp:68]   --->   Operation 393 'and' 'and_ln68_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_27)   --->   "%xor_ln68_22 = xor i1 %select_ln68_16, i1 1" [top.cpp:68]   --->   Operation 394 'xor' 'xor_ln68_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_27)   --->   "%or_ln68_8 = or i1 %tmp_102, i1 %xor_ln68_22" [top.cpp:68]   --->   Operation 395 'or' 'or_ln68_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_27)   --->   "%xor_ln68_23 = xor i1 %tmp_99, i1 1" [top.cpp:68]   --->   Operation 396 'xor' 'xor_ln68_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_27 = and i1 %or_ln68_8, i1 %xor_ln68_23" [top.cpp:68]   --->   Operation 397 'and' 'and_ln68_27' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_28 = and i1 %tmp_102, i1 %select_ln68_17" [top.cpp:68]   --->   Operation 398 'and' 'and_ln68_28' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%or_ln68_20 = or i1 %and_ln68_26, i1 %and_ln68_28" [top.cpp:68]   --->   Operation 399 'or' 'or_ln68_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%xor_ln68_24 = xor i1 %or_ln68_20, i1 1" [top.cpp:68]   --->   Operation 400 'xor' 'xor_ln68_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%and_ln68_29 = and i1 %tmp_99, i1 %xor_ln68_24" [top.cpp:68]   --->   Operation 401 'and' 'and_ln68_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node select_ln68_19)   --->   "%select_ln68_18 = select i1 %and_ln68_27, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 402 'select' 'select_ln68_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln68_9 = or i1 %and_ln68_27, i1 %and_ln68_29" [top.cpp:68]   --->   Operation 403 'or' 'or_ln68_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln68_19 = select i1 %or_ln68_9, i24 %select_ln68_18, i24 %add_ln68_4" [top.cpp:68]   --->   Operation 404 'select' 'select_ln68_19' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln68_10 = sext i24 %tmp_106" [top.cpp:68]   --->   Operation 405 'sext' 'sext_ln68_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (3.38ns)   --->   "%mul_ln68_5 = mul i41 %sext_ln68_10, i41 %conv7_i_cast" [top.cpp:68]   --->   Operation 406 'mul' 'mul_ln68_5' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln68_11 = sext i41 %mul_ln68_5" [top.cpp:68]   --->   Operation 407 'sext' 'sext_ln68_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_11, i32 47" [top.cpp:68]   --->   Operation 408 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln68_5 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln68_5, i32 14, i32 37" [top.cpp:68]   --->   Operation 409 'partselect' 'trunc_ln68_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_11, i32 13" [top.cpp:68]   --->   Operation 410 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_30)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_11, i32 37" [top.cpp:68]   --->   Operation 411 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln68_5 = zext i1 %tmp_108" [top.cpp:68]   --->   Operation 412 'zext' 'zext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (1.10ns)   --->   "%add_ln68_5 = add i24 %trunc_ln68_5, i24 %zext_ln68_5" [top.cpp:68]   --->   Operation 413 'add' 'add_ln68_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln68_5, i32 23" [top.cpp:68]   --->   Operation 414 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_30)   --->   "%xor_ln68_25 = xor i1 %tmp_110, i1 1" [top.cpp:68]   --->   Operation 415 'xor' 'xor_ln68_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_30 = and i1 %tmp_109, i1 %xor_ln68_25" [top.cpp:68]   --->   Operation 416 'and' 'and_ln68_30' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_34)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_11, i32 38" [top.cpp:68]   --->   Operation 417 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln68_5, i32 39, i32 40" [top.cpp:68]   --->   Operation 418 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.62ns)   --->   "%icmp_ln68_15 = icmp_eq  i2 %tmp_112, i2 3" [top.cpp:68]   --->   Operation 419 'icmp' 'icmp_ln68_15' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln68_5, i32 38, i32 40" [top.cpp:68]   --->   Operation 420 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.74ns)   --->   "%icmp_ln68_16 = icmp_eq  i3 %tmp_113, i3 7" [top.cpp:68]   --->   Operation 421 'icmp' 'icmp_ln68_16' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.74ns)   --->   "%icmp_ln68_17 = icmp_eq  i3 %tmp_113, i3 0" [top.cpp:68]   --->   Operation 422 'icmp' 'icmp_ln68_17' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_33)   --->   "%select_ln68_20 = select i1 %and_ln68_30, i1 %icmp_ln68_16, i1 %icmp_ln68_17" [top.cpp:68]   --->   Operation 423 'select' 'select_ln68_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_34)   --->   "%xor_ln68_26 = xor i1 %tmp_111, i1 1" [top.cpp:68]   --->   Operation 424 'xor' 'xor_ln68_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_34)   --->   "%and_ln68_31 = and i1 %icmp_ln68_15, i1 %xor_ln68_26" [top.cpp:68]   --->   Operation 425 'and' 'and_ln68_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_34)   --->   "%select_ln68_21 = select i1 %and_ln68_30, i1 %and_ln68_31, i1 %icmp_ln68_16" [top.cpp:68]   --->   Operation 426 'select' 'select_ln68_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%and_ln68_32 = and i1 %and_ln68_30, i1 %icmp_ln68_16" [top.cpp:68]   --->   Operation 427 'and' 'and_ln68_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_33)   --->   "%xor_ln68_27 = xor i1 %select_ln68_20, i1 1" [top.cpp:68]   --->   Operation 428 'xor' 'xor_ln68_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_33)   --->   "%or_ln68_10 = or i1 %tmp_110, i1 %xor_ln68_27" [top.cpp:68]   --->   Operation 429 'or' 'or_ln68_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_33)   --->   "%xor_ln68_28 = xor i1 %tmp_107, i1 1" [top.cpp:68]   --->   Operation 430 'xor' 'xor_ln68_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_33 = and i1 %or_ln68_10, i1 %xor_ln68_28" [top.cpp:68]   --->   Operation 431 'and' 'and_ln68_33' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_34 = and i1 %tmp_110, i1 %select_ln68_21" [top.cpp:68]   --->   Operation 432 'and' 'and_ln68_34' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%or_ln68_21 = or i1 %and_ln68_32, i1 %and_ln68_34" [top.cpp:68]   --->   Operation 433 'or' 'or_ln68_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%xor_ln68_29 = xor i1 %or_ln68_21, i1 1" [top.cpp:68]   --->   Operation 434 'xor' 'xor_ln68_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%and_ln68_35 = and i1 %tmp_107, i1 %xor_ln68_29" [top.cpp:68]   --->   Operation 435 'and' 'and_ln68_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln68_23)   --->   "%select_ln68_22 = select i1 %and_ln68_33, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 436 'select' 'select_ln68_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln68_11 = or i1 %and_ln68_33, i1 %and_ln68_35" [top.cpp:68]   --->   Operation 437 'or' 'or_ln68_11' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln68_23 = select i1 %or_ln68_11, i24 %select_ln68_22, i24 %add_ln68_5" [top.cpp:68]   --->   Operation 438 'select' 'select_ln68_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln68_12 = sext i24 %tmp_114" [top.cpp:68]   --->   Operation 439 'sext' 'sext_ln68_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (3.38ns)   --->   "%mul_ln68_6 = mul i41 %sext_ln68_12, i41 %conv7_i_cast" [top.cpp:68]   --->   Operation 440 'mul' 'mul_ln68_6' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln68_13 = sext i41 %mul_ln68_6" [top.cpp:68]   --->   Operation 441 'sext' 'sext_ln68_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_13, i32 47" [top.cpp:68]   --->   Operation 442 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln68_6 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln68_6, i32 14, i32 37" [top.cpp:68]   --->   Operation 443 'partselect' 'trunc_ln68_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_13, i32 13" [top.cpp:68]   --->   Operation 444 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_36)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_13, i32 37" [top.cpp:68]   --->   Operation 445 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln68_6 = zext i1 %tmp_116" [top.cpp:68]   --->   Operation 446 'zext' 'zext_ln68_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (1.10ns)   --->   "%add_ln68_6 = add i24 %trunc_ln68_6, i24 %zext_ln68_6" [top.cpp:68]   --->   Operation 447 'add' 'add_ln68_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln68_6, i32 23" [top.cpp:68]   --->   Operation 448 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_36)   --->   "%xor_ln68_30 = xor i1 %tmp_118, i1 1" [top.cpp:68]   --->   Operation 449 'xor' 'xor_ln68_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_36 = and i1 %tmp_117, i1 %xor_ln68_30" [top.cpp:68]   --->   Operation 450 'and' 'and_ln68_36' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_40)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_13, i32 38" [top.cpp:68]   --->   Operation 451 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln68_6, i32 39, i32 40" [top.cpp:68]   --->   Operation 452 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.62ns)   --->   "%icmp_ln68_18 = icmp_eq  i2 %tmp_120, i2 3" [top.cpp:68]   --->   Operation 453 'icmp' 'icmp_ln68_18' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln68_6, i32 38, i32 40" [top.cpp:68]   --->   Operation 454 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.74ns)   --->   "%icmp_ln68_19 = icmp_eq  i3 %tmp_121, i3 7" [top.cpp:68]   --->   Operation 455 'icmp' 'icmp_ln68_19' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (0.74ns)   --->   "%icmp_ln68_20 = icmp_eq  i3 %tmp_121, i3 0" [top.cpp:68]   --->   Operation 456 'icmp' 'icmp_ln68_20' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_39)   --->   "%select_ln68_24 = select i1 %and_ln68_36, i1 %icmp_ln68_19, i1 %icmp_ln68_20" [top.cpp:68]   --->   Operation 457 'select' 'select_ln68_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_40)   --->   "%xor_ln68_31 = xor i1 %tmp_119, i1 1" [top.cpp:68]   --->   Operation 458 'xor' 'xor_ln68_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_40)   --->   "%and_ln68_37 = and i1 %icmp_ln68_18, i1 %xor_ln68_31" [top.cpp:68]   --->   Operation 459 'and' 'and_ln68_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_40)   --->   "%select_ln68_25 = select i1 %and_ln68_36, i1 %and_ln68_37, i1 %icmp_ln68_19" [top.cpp:68]   --->   Operation 460 'select' 'select_ln68_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%and_ln68_38 = and i1 %and_ln68_36, i1 %icmp_ln68_19" [top.cpp:68]   --->   Operation 461 'and' 'and_ln68_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_39)   --->   "%xor_ln68_32 = xor i1 %select_ln68_24, i1 1" [top.cpp:68]   --->   Operation 462 'xor' 'xor_ln68_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_39)   --->   "%or_ln68_12 = or i1 %tmp_118, i1 %xor_ln68_32" [top.cpp:68]   --->   Operation 463 'or' 'or_ln68_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_39)   --->   "%xor_ln68_33 = xor i1 %tmp_115, i1 1" [top.cpp:68]   --->   Operation 464 'xor' 'xor_ln68_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_39 = and i1 %or_ln68_12, i1 %xor_ln68_33" [top.cpp:68]   --->   Operation 465 'and' 'and_ln68_39' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_40 = and i1 %tmp_118, i1 %select_ln68_25" [top.cpp:68]   --->   Operation 466 'and' 'and_ln68_40' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%or_ln68_22 = or i1 %and_ln68_38, i1 %and_ln68_40" [top.cpp:68]   --->   Operation 467 'or' 'or_ln68_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%xor_ln68_34 = xor i1 %or_ln68_22, i1 1" [top.cpp:68]   --->   Operation 468 'xor' 'xor_ln68_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%and_ln68_41 = and i1 %tmp_115, i1 %xor_ln68_34" [top.cpp:68]   --->   Operation 469 'and' 'and_ln68_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node select_ln68_27)   --->   "%select_ln68_26 = select i1 %and_ln68_39, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 470 'select' 'select_ln68_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln68_13 = or i1 %and_ln68_39, i1 %and_ln68_41" [top.cpp:68]   --->   Operation 471 'or' 'or_ln68_13' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln68_27 = select i1 %or_ln68_13, i24 %select_ln68_26, i24 %add_ln68_6" [top.cpp:68]   --->   Operation 472 'select' 'select_ln68_27' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln68_14 = sext i24 %tmp_122" [top.cpp:68]   --->   Operation 473 'sext' 'sext_ln68_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (3.38ns)   --->   "%mul_ln68_7 = mul i41 %sext_ln68_14, i41 %conv7_i_cast" [top.cpp:68]   --->   Operation 474 'mul' 'mul_ln68_7' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln68_15 = sext i41 %mul_ln68_7" [top.cpp:68]   --->   Operation 475 'sext' 'sext_ln68_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_15, i32 47" [top.cpp:68]   --->   Operation 476 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln68_7 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln68_7, i32 14, i32 37" [top.cpp:68]   --->   Operation 477 'partselect' 'trunc_ln68_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_15, i32 13" [top.cpp:68]   --->   Operation 478 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_42)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_15, i32 37" [top.cpp:68]   --->   Operation 479 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln68_7 = zext i1 %tmp_124" [top.cpp:68]   --->   Operation 480 'zext' 'zext_ln68_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (1.10ns)   --->   "%add_ln68_7 = add i24 %trunc_ln68_7, i24 %zext_ln68_7" [top.cpp:68]   --->   Operation 481 'add' 'add_ln68_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln68_7, i32 23" [top.cpp:68]   --->   Operation 482 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_42)   --->   "%xor_ln68_35 = xor i1 %tmp_126, i1 1" [top.cpp:68]   --->   Operation 483 'xor' 'xor_ln68_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_42 = and i1 %tmp_125, i1 %xor_ln68_35" [top.cpp:68]   --->   Operation 484 'and' 'and_ln68_42' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_46)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln68_15, i32 38" [top.cpp:68]   --->   Operation 485 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln68_7, i32 39, i32 40" [top.cpp:68]   --->   Operation 486 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.62ns)   --->   "%icmp_ln68_21 = icmp_eq  i2 %tmp_128, i2 3" [top.cpp:68]   --->   Operation 487 'icmp' 'icmp_ln68_21' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln68_7, i32 38, i32 40" [top.cpp:68]   --->   Operation 488 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.74ns)   --->   "%icmp_ln68_22 = icmp_eq  i3 %tmp_129, i3 7" [top.cpp:68]   --->   Operation 489 'icmp' 'icmp_ln68_22' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.74ns)   --->   "%icmp_ln68_23 = icmp_eq  i3 %tmp_129, i3 0" [top.cpp:68]   --->   Operation 490 'icmp' 'icmp_ln68_23' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_45)   --->   "%select_ln68_28 = select i1 %and_ln68_42, i1 %icmp_ln68_22, i1 %icmp_ln68_23" [top.cpp:68]   --->   Operation 491 'select' 'select_ln68_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_46)   --->   "%xor_ln68_36 = xor i1 %tmp_127, i1 1" [top.cpp:68]   --->   Operation 492 'xor' 'xor_ln68_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_46)   --->   "%and_ln68_43 = and i1 %icmp_ln68_21, i1 %xor_ln68_36" [top.cpp:68]   --->   Operation 493 'and' 'and_ln68_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_46)   --->   "%select_ln68_29 = select i1 %and_ln68_42, i1 %and_ln68_43, i1 %icmp_ln68_22" [top.cpp:68]   --->   Operation 494 'select' 'select_ln68_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%and_ln68_44 = and i1 %and_ln68_42, i1 %icmp_ln68_22" [top.cpp:68]   --->   Operation 495 'and' 'and_ln68_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_45)   --->   "%xor_ln68_37 = xor i1 %select_ln68_28, i1 1" [top.cpp:68]   --->   Operation 496 'xor' 'xor_ln68_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_45)   --->   "%or_ln68_14 = or i1 %tmp_126, i1 %xor_ln68_37" [top.cpp:68]   --->   Operation 497 'or' 'or_ln68_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_45)   --->   "%xor_ln68_38 = xor i1 %tmp_123, i1 1" [top.cpp:68]   --->   Operation 498 'xor' 'xor_ln68_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_45 = and i1 %or_ln68_14, i1 %xor_ln68_38" [top.cpp:68]   --->   Operation 499 'and' 'and_ln68_45' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln68_46 = and i1 %tmp_126, i1 %select_ln68_29" [top.cpp:68]   --->   Operation 500 'and' 'and_ln68_46' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%or_ln68_23 = or i1 %and_ln68_44, i1 %and_ln68_46" [top.cpp:68]   --->   Operation 501 'or' 'or_ln68_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%xor_ln68_39 = xor i1 %or_ln68_23, i1 1" [top.cpp:68]   --->   Operation 502 'xor' 'xor_ln68_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%and_ln68_47 = and i1 %tmp_123, i1 %xor_ln68_39" [top.cpp:68]   --->   Operation 503 'and' 'and_ln68_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node select_ln68_31)   --->   "%select_ln68_30 = select i1 %and_ln68_45, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 504 'select' 'select_ln68_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 505 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln68_15 = or i1 %and_ln68_45, i1 %and_ln68_47" [top.cpp:68]   --->   Operation 505 'or' 'or_ln68_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln68_31 = select i1 %or_ln68_15, i24 %select_ln68_30, i24 %add_ln68_7" [top.cpp:68]   --->   Operation 506 'select' 'select_ln68_31' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 507 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln68 = store i24 %select_ln68_3, i11 %C_1_addr" [top.cpp:68]   --->   Operation 507 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 508 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln68 = store i24 %select_ln68_7, i11 %C_1_addr_41" [top.cpp:68]   --->   Operation 508 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 509 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln68 = store i24 %select_ln68_11, i11 %C_2_addr" [top.cpp:68]   --->   Operation 509 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 510 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln68 = store i24 %select_ln68_15, i11 %C_3_addr" [top.cpp:68]   --->   Operation 510 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 511 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln68 = store i24 %select_ln68_19, i11 %C_4_addr" [top.cpp:68]   --->   Operation 511 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 512 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln68 = store i24 %select_ln68_23, i11 %C_5_addr" [top.cpp:68]   --->   Operation 512 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 513 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln68 = store i24 %select_ln68_27, i11 %C_6_addr" [top.cpp:68]   --->   Operation 513 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 514 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln68 = store i24 %select_ln68_31, i11 %C_7_addr" [top.cpp:68]   --->   Operation 514 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.body77" [top.cpp:65]   --->   Operation 515 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.899ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln65', top.cpp:65) of constant 0 on local variable 'i', top.cpp:65 [83]  (0.489 ns)
	'load' operation 9 bit ('i', top.cpp:65) on local variable 'i', top.cpp:65 [86]  (0.000 ns)
	'add' operation 9 bit ('add_ln65', top.cpp:65) [522]  (0.921 ns)
	'store' operation 0 bit ('store_ln65', top.cpp:65) of variable 'add_ln65', top.cpp:65 on local variable 'i', top.cpp:65 [523]  (0.489 ns)

 <State 2>: 2.189ns
The critical path consists of the following:
	'load' operation 24 bit ('mux_case_0275', top.cpp:68) on array 'tmp' [170]  (1.352 ns)
	'sparsemux' operation 24 bit ('tmp_66', top.cpp:68) [178]  (0.837 ns)

 <State 3>: 7.277ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln68', top.cpp:68) [180]  (3.387 ns)
	'add' operation 24 bit ('add_ln68', top.cpp:68) [187]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln68', top.cpp:68) [189]  (0.000 ns)
	'and' operation 1 bit ('and_ln68', top.cpp:68) [190]  (0.331 ns)
	'select' operation 1 bit ('select_ln68', top.cpp:68) [197]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln68_2', top.cpp:68) [202]  (0.000 ns)
	'or' operation 1 bit ('or_ln68', top.cpp:68) [203]  (0.000 ns)
	'and' operation 1 bit ('and_ln68_3', top.cpp:68) [205]  (0.331 ns)
	'or' operation 1 bit ('or_ln68_1', top.cpp:68) [211]  (0.331 ns)
	'select' operation 24 bit ('select_ln68_3', top.cpp:68) [212]  (0.435 ns)
	'store' operation 0 bit ('store_ln68', top.cpp:68) of variable 'select_ln68_3', top.cpp:68 on array 'C_1' [514]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
